#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 24 15:04:29 2023
# Process ID: 4209
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7
# Command line: vivado -mode gui -source ./vivado/noelvmp_vivado.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado.log
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado.jou
#-----------------------------------------------------------
start_gui
source ./vivado/noelvmp_vivado.tcl
# create_project noelv-digilent-arty-a7 ./vivado/noelv-digilent-arty-a7 -part XC7A100TI-csg324-1L -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
# set_property source_mgmt_mode DisplayOnly [current_project]
# set_property top testbench [get_filesets sim_1]
# set_property top_lib work [get_filesets sim_1]
# set_property target_language verilog [current_project]
# set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
# set_property strategy {Performance_ExplorePostRoutePhysOpt} [get_runs impl_1]
# read_vhdl -library grlib ./../../lib/grlib/stdlib/version.vhd
# read_vhdl -library grlib ./../../lib/grlib/stdlib/config_types.vhd
# read_vhdl -library grlib ./grlib_config.vhd
# read_vhdl -library grlib ./../../lib/grlib/stdlib/stdlib.vhd
# read_vhdl -library grlib ./../../lib/grlib/stdlib/stdio.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/stdlib/stdio.vhd]
# read_vhdl -library grlib ./../../lib/grlib/stdlib/testlib.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/stdlib/testlib.vhd]
# read_vhdl -library grlib ./../../lib/grlib/util/util.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/util/util.vhd]
# read_vhdl -library grlib ./../../lib/grlib/sparc/sparc.vhd
# read_vhdl -library grlib ./../../lib/grlib/sparc/sparc_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/sparc/sparc_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/sparc/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/sparc/cpu_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/riscv/riscv.vhd
# read_vhdl -library grlib ./../../lib/grlib/riscv/riscv_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/riscv/riscv_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/riscv/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/riscv/cpu_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/modgen/multlib.vhd
# read_vhdl -library grlib ./../../lib/grlib/modgen/leaves.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/amba.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/devices.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/defmst.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrl.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrlx.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrlsp.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrldp.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrl3p.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrl4p.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/ahbctrl.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/dma2ahb_pkg.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/dma2ahb.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/ahbmst.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/ahblitm2ahbm.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/dma2ahb_tp.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/amba/dma2ahb_tp.vhd]
# read_vhdl -library grlib ./../../lib/grlib/amba/amba_tp.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/amba/amba_tp.vhd]
# read_vhdl -library grlib ./../../lib/grlib/dftlib/dftlib.vhd
# read_vhdl -library grlib ./../../lib/grlib/dftlib/trstmux.vhd
# read_vhdl -library grlib ./../../lib/grlib/dftlib/synciotest.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/generic_bm_pkg.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/ahb_be.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/axi4_be.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bmahbmst.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bm_fre.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bm_me_rc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bm_me_wc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/fifo_control_rc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/fifo_control_wc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/generic_bm_ahb.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/generic_bm_axi.vhd
# read_vhdl -library techmap ./../../lib/techmap/gencomp/gencomp.vhd
# read_vhdl -library techmap ./../../lib/techmap/gencomp/netcomp.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allclkgen.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allmem.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allmul.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allpads.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/alltap.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/memory_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/ddr_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/mul_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/ddr_phy_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/ddrphy_datapath.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/fifo_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/sim_pll.vhd
# set_property used_in_synthesis false [get_files ./../../lib/techmap/inferred/sim_pll.vhd]
# read_vhdl -library techmap ./../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
# set_property used_in_synthesis false [get_files ./../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
# read_vhdl -library techmap ./../../lib/techmap/unisim/memory_kintex7.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/memory_ultrascale.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/memory_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/buffer_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/pads_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/clkgen_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/tap_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/ddr_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/ddr_phy_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/sysmon_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/mul_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/spictrl_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/techbuf.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkgen.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkmux.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkinv.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkand.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grgates.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ddr_ireg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ddr_oreg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/inpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/inpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iodpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/lvds_combo.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/odpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/outpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/outpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/toutpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/toutpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/skew_outpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ddrphy.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram64.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram_2p.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram_dp.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncfifo_2p.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/regfile_3p.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/tap.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/nandtree.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grlfpw_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grfpw_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/leon3_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/leon4_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/mul_61x61.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/cpu_disas_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ringosc.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grpci2_phy_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/system_monitor.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/inpad_ddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/outpad_ddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad_ddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram128bw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram256bw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram128.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram156bw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/techmult.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/spictrl_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/scanreg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncrambw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram_2pbw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/sdram_phy.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncreg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/serdes.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad_tm.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/toutpad_tm.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/memrwcol.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/cdcbus.vhd
# read_vhdl -library eth ./../../lib/eth/comp/ethcomp.vhd
# read_vhdl -library eth ./../../lib/eth/core/greth_pkg.vhd
# read_vhdl -library eth ./../../lib/eth/core/eth_rstgen.vhd
# read_vhdl -library eth ./../../lib/eth/core/eth_edcl_ahb_mst.vhd
# read_vhdl -library eth ./../../lib/eth/core/eth_ahb_mst.vhd
# read_vhdl -library eth ./../../lib/eth/core/greth_tx.vhd
# read_vhdl -library eth ./../../lib/eth/core/greth_rx.vhd
# read_vhdl -library eth ./../../lib/eth/core/grethc.vhd
# read_vhdl -library eth ./../../lib/eth/wrapper/greth_gen.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/arith/arith.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/arith/mul32.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/arith/div32.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/memctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/sdctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/sdctrl64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/sdmctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/srctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmuconfig.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmuiface.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/libmmu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmutlbcam.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmulrue.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmulru.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmutlb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmutw.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3/leon3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3/grfpushwx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/tbufmem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/tbufmem_2p.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/dsu3x.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/dsu3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/dsu3_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libfpu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libiu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libcache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libleon3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_acache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_icache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_dcache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/cachemem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_cache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/grfpwx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/grlfpwx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/iu3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/proc3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/grfpwxsh.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3x.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3cg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3s.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3sh.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/l3stat.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/cmvalidbits.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon4/leon4.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/irqmp/irqmp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/irqmp/irqamp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/irqmp/irqmp_bmode.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2cache/pkg/l2cache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/canfd/canfd.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahbm2axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahbm2axi3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahbm2axi4.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/axinullslv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axib.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axi3b.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axi4b.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axi_l.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/misc.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/rstgen.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/gptimer.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbram.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbdpram.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbtrace_mmb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbtrace_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbtrace.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grgpio.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbstat.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/logan.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/apbps2.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/charrom_package.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/charrom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/apbvga.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/svgactrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grsysmon.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/gracectrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grgpreg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahb_mst_iface.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grgprbank.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grversion.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/apb3cdc.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbsmux.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbmmux.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grtachom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/net/net.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/uart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/libdcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/apbuart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/dcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/dcom_uart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/ahbuart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sim.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sim.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sram16.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sram16.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/phy.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/phy.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ser_phy.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ser_phy.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ahbrep.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ahbrep.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/delay_wire.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/delay_wire.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/pwm_check.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/pwm_check.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ramback.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ramback.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/slavecheck_slv.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/slavecheck_slv.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ddrram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ddrram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ddr2ram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ddr2ram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ddr3ram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ddr3ram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sdrtestmod.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sdrtestmod.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ahbram_sim.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ahbram_sim.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/aximem.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/aximem.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/axirep.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/axirep.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/axixmem.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/axixmem.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sramtestmod.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sramtestmod.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/uartprint.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/uartprint.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/dfi_phy_sim.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/dfi_phy_sim.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/dfi_phy_sim_fr.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/dfi_phy_sim_fr.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtag.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/libjtagcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/bscanregs.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/bscanregsbd.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagcom2.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/ahbjtag.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/ahbjtag_bsd.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagcomrv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/ahbjtagrv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagtst.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/jtag/jtagtst.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtag_rv.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/jtag/jtag_rv.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/greth/ethernet_mac.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth_gbit.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greths.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth_gbit_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greths_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/grethm.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/grethm_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/rgmii.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/rgmii_kc705.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/rgmii_series6.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/comma_detect.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/elastic_buffer.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/gmii_to_mii.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/word_aligner.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrpkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrintpkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrphy_wrap.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spax_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spax_ddr.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2buf.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spax.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spa.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr1spax.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr1spax_ddr.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrspa.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_pkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2axi_mig_7series.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/axi_mig_7series.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2avl_async.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2avl_async_be.vhd
# read_verilog -library gaisler ./../../lib/gaisler/ddr/mig_interface_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/ddr/mig_interface_model.v]
# read_vhdl -library gaisler ./../../lib/gaisler/nand/nandpkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_pkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_apb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/mem2buf.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/buf2mem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_ctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_acc.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/subsys/subsys.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/subsys/leon_dsu_stat_base.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/grplic.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic_encoder.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic_gateway.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic_target.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/grplic_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5/leon5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/leon5int.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/itbufmem5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/bht_pap.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/btb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/inst_text.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/iu5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/cctrl5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/cachemem5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/regfile5_ram.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/regfile5_dff.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/nanofpu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/cpucore5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/tbufmem5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/dbgmod5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/irqmp5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/l5stat.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/leon5sys.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_mem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv_cfg_64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv_cpu_cfg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/clint/clint.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/clint/clint_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/utilnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/noelvint.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/nvsupport.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/mmuconfig.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/bhtnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/btbnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/btbdmnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rasnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/tbufmemnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/fputilnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/cachememnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/mul64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/div64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/regfile64sramnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/regfile64dffnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/progbuf.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/alunv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rvvi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/iunv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/itracenv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/cpucorenv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rvdmx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rvdm.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/cctrlnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/mulfp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/nanofpunv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/subsys/noelvcpu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/subsys/dummy_pnp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/subsys/noelvsys.vhd
# read_vhdl -library work ./../../lib/work/debug/debug.vhd
# set_property used_in_synthesis false [get_files ./../../lib/work/debug/debug.vhd]
# read_vhdl -library work ./../../lib/work/debug/grtestmod.vhd
# set_property used_in_synthesis false [get_files ./../../lib/work/debug/grtestmod.vhd]
# read_vhdl -library work ./../../lib/work/debug/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work ./rtl/axi_mig3_7series.vhd
# read_vhdl -library work ./../../boards/digilent-arty-a7/ahb2axi_mig3_arty_a7.vhd
# read_vhdl -library work ./rtl/clockers_mig.vhd
# read_vhdl -library work ./config.vhd
# read_vhdl -library work ./cfg/config_local.vhd
# read_vhdl -library work ./../noelv-generic/rtl/core/rev.vhd
# read_vhdl -library work ./../noelv-generic/rtl/core/cfgmap.vhd
# read_vhdl -library work ./../noelv-generic/rtl/core/noelvcore.vhd
# read_vhdl -library work ./rtl/ahbrom.vhd
# read_vhdl -library work ./rtl/ahbrom64.vhd
# read_vhdl -library work ./rtl/ahbrom128.vhd
# read_vhdl -library work ./rtl/noelvmp.vhd
# read_vhdl -library work ./tb/testbench.vhd
# set_property used_in_synthesis false [get_files ./tb/testbench.vhd]
# add_files -fileset sim_1 prom.srec ram.srec
# read_xdc ./../../boards/digilent-arty-a7/Arty-XC7A100TI.xdc
# set_property used_in_synthesis true [get_files ./../../boards/digilent-arty-a7/Arty-XC7A100TI.xdc]
# set_property used_in_implementation true [get_files ./../../boards/digilent-arty-a7/Arty-XC7A100TI.xdc]
# read_xdc ./../../boards/digilent-arty-a7/voltage_config.xdc
# set_property used_in_synthesis true [get_files ./../../boards/digilent-arty-a7/voltage_config.xdc]
# set_property used_in_implementation true [get_files ./../../boards/digilent-arty-a7/voltage_config.xdc]
# read_xdc ./../../boards/digilent-arty-a7/mig-XC7A100TI/mig-XC7A100TI.xdc
# set_property used_in_synthesis true [get_files ./../../boards/digilent-arty-a7/mig-XC7A100TI/mig-XC7A100TI.xdc]
# set_property used_in_implementation true [get_files ./../../boards/digilent-arty-a7/mig-XC7A100TI/mig-XC7A100TI.xdc]
# read_xdc ./noelvmp_jtag.xdc
# set_property used_in_synthesis true [get_files ./noelvmp_jtag.xdc]
# set_property used_in_implementation true [get_files ./noelvmp_jtag.xdc]
# set_property target_simulator ModelSim [current_project]
# set_property top_lib work [current_fileset]
# set_property top_arch rtl [current_fileset]
# set_property top noelvmp [current_fileset]
# set_property target_language verilog [current_project]
# import_ip -files vivado/mig.xci -name mig
# import_ip -files vivado/mig_cdc.xci -name mig_cdc
# generate_target  all [get_files ./vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig.xci] -force 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'...
# generate_target  all [get_files ./vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig_cdc/mig_cdc.xci] -force 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_cdc'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig_cdc/mig_cdc_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_cdc'...
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/intelFPGA/19.1/modelsim_ase/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/modelsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/modelsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/modelsim/ram.srec'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/modelsim'
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xpm modelsim_lib/msim/xpm 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap grlib modelsim_lib/msim/grlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap techmap modelsim_lib/msim/techmap 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap eth modelsim_lib/msim/eth 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap gaisler modelsim_lib/msim/gaisler 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap work modelsim_lib/msim/work 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap fifo_generator_v13_2_4 modelsim_lib/msim/fifo_generator_v13_2_4 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap axi_clock_converter_v2_1_18 modelsim_lib/msim/axi_clock_converter_v2_1_18 
Modifying modelsim.ini
Failed to open executable /opt/intelFPGA/19.1/modelsim_ase/bin/../linux/../linux_x86_64pe/vlog in execute mode needed for the option -64.
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s) while executing '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/modelsim/compile.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator XSim [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/ram.srec'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v" into library gaisler
INFO: [VRFC 10-311] analyzing module mig_interface_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1223]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1228]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v:1229]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig/mig/user_design/rtl/mig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.srcs/sources_1/ip/mig_cdc/sim/mig_cdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_cdc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/version.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/config_types.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/grlib_config.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/stdio.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/stdlib/testlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/util/util.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'report_version'
INFO: [VRFC 10-3107] analyzing entity 'report_design'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/sparc/sparc.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/sparc/sparc_disas.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/sparc/cpu_disas.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_disas'
INFO: [VRFC 10-3107] analyzing entity 'fpu_disas'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/riscv/riscv.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/riscv/riscv_disas.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/riscv/cpu_disas.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_disas'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'cpu_disas' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/riscv/cpu_disas.vhd:38]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/modgen/multlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/modgen/leaves.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'FLIPFLOP'
INFO: [VRFC 10-3107] analyzing entity 'PP_LOW'
INFO: [VRFC 10-3107] analyzing entity 'PP_MIDDLE'
INFO: [VRFC 10-3107] analyzing entity 'PP_HIGH'
INFO: [VRFC 10-3107] analyzing entity 'R_GATE'
INFO: [VRFC 10-3107] analyzing entity 'DECODER'
INFO: [VRFC 10-3107] analyzing entity 'FULL_ADDER'
INFO: [VRFC 10-3107] analyzing entity 'HALF_ADDER'
INFO: [VRFC 10-3107] analyzing entity 'INVBLOCK'
INFO: [VRFC 10-3107] analyzing entity 'XXOR1'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK0'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK1'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK2'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK1A'
INFO: [VRFC 10-3107] analyzing entity 'BLOCK2A'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_5_64'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_64'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_64_64'
INFO: [VRFC 10-3107] analyzing entity 'XXOR2'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_32'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_32'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_32'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_32_32'
INFO: [VRFC 10-3107] analyzing entity 'PRESTAGE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_0_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_1_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_2_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_3_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_4_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_5_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLC_6_128'
INFO: [VRFC 10-3107] analyzing entity 'XORSTAGE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLCTREE_128'
INFO: [VRFC 10-3107] analyzing entity 'DBLCADDER_128_128'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_18_18'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_18_18'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_18_18'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_10'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_10'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_10'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_9'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_18'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_18'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_18'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_17'
INFO: [VRFC 10-3107] analyzing entity 'BOOTHCODER_34_34'
INFO: [VRFC 10-3107] analyzing entity 'WALLACE_34_34'
INFO: [VRFC 10-3107] analyzing entity 'MULTIPLIER_34_34'
INFO: [VRFC 10-3107] analyzing entity 'MUL_33_33'
INFO: [VRFC 10-3107] analyzing entity 'ADD32'
INFO: [VRFC 10-3107] analyzing entity 'MUL_17_17'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/amba.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/devices.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/defmst.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbdefmst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrlx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlsp.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrlsp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrldp.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrldp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl3p.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrl3p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl4p.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'apbctrl4p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/dma2ahb_pkg.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/dma2ahb.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'DMA2AHB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahbmst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahblitm2ahbm.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahblitm2ahbm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/dma2ahb_tp.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/amba_tp.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/dftlib.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'trstmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/synciotest.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'synciotest'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/generic_bm_pkg.vhd" into library grlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/ahb_be.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'ahb_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/axi4_be.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'axi4_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/bmahbmst.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'bmahbmst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/bm_fre.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'bm_fr_end'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/bm_me_rc.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'bm_me_rc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/bm_me_wc.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'bm_me_wc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/fifo_control_rc.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_control_rc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/fifo_control_wc.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_control_wc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/generic_bm_ahb.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'generic_bm_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/generic_bm/generic_bm_axi.vhd" into library grlib
INFO: [VRFC 10-3107] analyzing entity 'generic_bm_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/gencomp/gencomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/gencomp/netcomp.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allclkgen.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allddr.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allmem.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allmul.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/alltech/allpads.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/alltech/alltap.vhd" into library techmap
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'generic_syncram_2p_reg'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_3p'
INFO: [VRFC 10-3107] analyzing entity 'generic_regfile_4p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/ddr_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'gen_iddr_reg'
INFO: [VRFC 10-3107] analyzing entity 'gen_oddr_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'gen_mul_61x61'
INFO: [VRFC 10-3107] analyzing entity 'gen_mult_pipe'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/ddr_phy_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'generic_ddr_phy_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'generic_ddr2_phy_wo_pads'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/ddrphy_datapath.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/fifo_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'generic_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/sim_pll.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'sim_pll'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/lpddr2_phy_inferred.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkswitch'
INFO: [VRFC 10-3107] analyzing entity 'generic_lpddr2phy_wo_pads'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_ultrascale.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram64'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram128'
INFO: [VRFC 10-3107] analyzing entity 'ultrascale_syncram128bw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_dp'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_2p'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram64'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram128'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram128bw'
INFO: [VRFC 10-3107] analyzing entity 'unisim_syncram_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkbuf_xilinx'
INFO: [VRFC 10-3107] analyzing entity 'clkmux_xilinx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_inpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iopad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_outpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_toutpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_skew_outpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_clkpad'
INFO: [VRFC 10-3107] analyzing entity 'unisim_inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_clkpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_clkpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iopad_ds'
INFO: [VRFC 10-3107] analyzing entity 'unisim_outpad_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtex5'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtex7'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_kintexu'
INFO: [VRFC 10-3107] analyzing entity 'clkgen_virtexup'
INFO: [VRFC 10-3107] analyzing entity 'clkand_unisim'
INFO: [VRFC 10-3107] analyzing entity 'clkmux_unisim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'virtex_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex2_tap'
INFO: [VRFC 10-3107] analyzing entity 'spartan3_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex4_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex5_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex6_tap'
INFO: [VRFC 10-3107] analyzing entity 'spartan6_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtex7_tap'
INFO: [VRFC 10-3107] analyzing entity 'kintex7_tap'
INFO: [VRFC 10-3107] analyzing entity 'kintexu_tap'
INFO: [VRFC 10-3107] analyzing entity 'virtexup_tap'
INFO: [VRFC 10-3107] analyzing entity 'artix7_tap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'unisim_iddr_reg'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iddre1_reg'
INFO: [VRFC 10-3107] analyzing entity 'unisim_iddre2_reg'
INFO: [VRFC 10-3107] analyzing entity 'unisim_oddr_reg'
INFO: [VRFC 10-3107] analyzing entity 'oddrv2'
INFO: [VRFC 10-3107] analyzing entity 'oddrc3e'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_phy_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'virtex4_ddr_phy'
INFO: [VRFC 10-3107] analyzing entity 'virtex2_ddr_phy'
INFO: [VRFC 10-3107] analyzing entity 'spartan3e_ddr_phy'
INFO: [VRFC 10-3107] analyzing entity 'virtex5_ddr2_phy_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'spartan3a_ddr2_phy'
INFO: [VRFC 10-3107] analyzing entity 'spartan6_ddr2_phy_wo_pads'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/sysmon_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'sysmon_virtex5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/mul_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'virtex4_mul_61x61'
INFO: [VRFC 10-3107] analyzing entity 'virtex6_mul_61x61'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/spictrl_unisim.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'spictrl_unisim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'techbuf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkgen.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkinv.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkinv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkand.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkand'
INFO: [VRFC 10-3107] analyzing entity 'clkrand'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grmux2'
INFO: [VRFC 10-3107] analyzing entity 'grmux2v'
INFO: [VRFC 10-3107] analyzing entity 'grdff'
INFO: [VRFC 10-3107] analyzing entity 'gror2'
INFO: [VRFC 10-3107] analyzing entity 'grand12'
INFO: [VRFC 10-3107] analyzing entity 'grnand2'
INFO: [VRFC 10-3107] analyzing entity 'grand2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ddr_ireg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ddr_oreg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkpad'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkpad_ds.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'clkpad_ds'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'inpad'
INFO: [VRFC 10-3107] analyzing entity 'inpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad_ds.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'inpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'inpad_dsv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iodpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iodpad'
INFO: [VRFC 10-3107] analyzing entity 'iodpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iopad'
INFO: [VRFC 10-3107] analyzing entity 'iopadv'
INFO: [VRFC 10-3107] analyzing entity 'iopadvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad_ds.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iopad_ds'
INFO: [VRFC 10-3107] analyzing entity 'iopad_dsv'
INFO: [VRFC 10-3107] analyzing entity 'iopad_dsvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/lvds_combo.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'lvds_combo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/odpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'odpad'
INFO: [VRFC 10-3107] analyzing entity 'odpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'outpad'
INFO: [VRFC 10-3107] analyzing entity 'outpadv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad_ds.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'outpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'outpad_dsv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/toutpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'toutpad'
INFO: [VRFC 10-3107] analyzing entity 'toutpadv'
INFO: [VRFC 10-3107] analyzing entity 'toutpadvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/toutpad_ds.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'toutpad_ds'
INFO: [VRFC 10-3107] analyzing entity 'toutpad_dsv'
INFO: [VRFC 10-3107] analyzing entity 'toutpad_dsvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/skew_outpad.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'skew_outpad'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddrphy.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ddrphy'
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'ddrpads'
INFO: [VRFC 10-3107] analyzing entity 'ddr2pads'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'lpddr2phy_wo_pads'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_dp.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_dp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncfifo_2p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncfifo_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/regfile_3p.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'regfile_3p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'tap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/nandtree.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'nandtree'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grlfpw_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grlfpw_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grfpw_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grfpw_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/leon3_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'leon3_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/leon4_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'leon4_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/mul_61x61.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'mul_61x61'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/cpu_disas_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'cpu_disas_net'
INFO: [VRFC 10-3107] analyzing entity 'fpu_disas_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ringosc.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'ringosc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grpci2_phy_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'grpci2_phy_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/system_monitor.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'system_monitor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad_ddr.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'inpad_ddr'
INFO: [VRFC 10-3107] analyzing entity 'inpad_ddrv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad_ddr.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'outpad_ddr'
INFO: [VRFC 10-3107] analyzing entity 'outpad_ddrv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad_ddr.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iopad_ddr'
INFO: [VRFC 10-3107] analyzing entity 'iopad_ddrv'
INFO: [VRFC 10-3107] analyzing entity 'iopad_ddrvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram128bw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram128bw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram256bw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram256bw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram128.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram128'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram156bw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram156bw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'techmult'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/spictrl_net.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'spictrl_net'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/scanreg.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'scanregi'
INFO: [VRFC 10-3107] analyzing entity 'scanrego'
INFO: [VRFC 10-3107] analyzing entity 'scanregto'
INFO: [VRFC 10-3107] analyzing entity 'scanregio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncrambw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncrambw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2pbw.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncram_2pbw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/sdram_phy.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'sdram_phy'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'syncreg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/serdes.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'serdes'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad_tm.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'iopad_tm'
INFO: [VRFC 10-3107] analyzing entity 'iopad_tmvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/toutpad_tm.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'toutpad_tm'
INFO: [VRFC 10-3107] analyzing entity 'toutpad_tmvv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'memrwcol'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/cdcbus.vhd" into library techmap
INFO: [VRFC 10-3107] analyzing entity 'cdcbus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/comp/ethcomp.vhd" into library eth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_pkg.vhd" into library eth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'eth_rstgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'eth_edcl_ahb_mst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'eth_ahb_mst'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'greth_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'greth_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'grethc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/wrapper/greth_gen.vhd" into library eth
INFO: [VRFC 10-3107] analyzing entity 'greth_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/arith/arith.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/arith/mul32.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mul32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/arith/div32.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'div32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/memctrl.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/sdctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/sdctrl64.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdctrl64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/sdmctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdmctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/memctrl/srctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'srctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmuconfig.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmuiface.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/libmmu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmutlbcam.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutlbcam'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmulrue.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmulrue'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmulru.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmulru'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmutlb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutlb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmutw.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmutw'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/srmmu/mmu.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3/leon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3/grfpushwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpushwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/tbufmem_2p.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem_2p'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3x.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/dsu3_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dsu3_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libfpu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libiu.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libcache.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/libleon3.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/regfile_3p_l3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile_3p_l3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_acache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_acache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_icache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_icache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_dcache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_dcache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cachemem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cachemem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/mmu_cache.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mmu_cache'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/grfpwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/grlfpwx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grlfpwx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/iu3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'iu3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/proc3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'proc3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/grfpwxsh.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grfpwxsh'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3x.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3x'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3cg.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3cg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3s.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/leon3sh.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon3sh'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/l3stat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l3stat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon3v3/cmvalidbits.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cmvalidbits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon4/leon4.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqamp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqamp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/irqmp/irqmp_bmode.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp_bmode'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/l2cache/pkg/l2cache.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/canfd/canfd.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axi.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahbm2axi.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbm2axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahbm2axi3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbm2axi3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahbm2axi4.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbm2axi4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axinullslv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axinullslv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axib'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi3b.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi3b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi4b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi_l.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi_l'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/misc.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rstgen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gptimer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbdpram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbdpram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbtrace_mmb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbtrace_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbtrace'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgpio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbstat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/logan.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'logan'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/apbps2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbps2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/charrom_package.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/charrom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'charrom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/apbvga.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbvga'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/svgactrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'svgactrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grsysmon.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grsysmon'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gracectrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gracectrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpreg.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgpreg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahb_mst_iface.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb_mst_iface'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgprbank.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grgprbank'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grversion'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/apb3cdc.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apb3cdc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbsmux.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbsmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbmmux.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbmmux'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grtachom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grtachom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/net/net.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/uart.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/libdcom.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'apbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dcom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dcom_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbuart'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sim.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sram16.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sram16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/phy.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'phy'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ser_phy.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ser_phy'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ahbrep.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbrep'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/delay_wire.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'delay_wire'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/pwm_check.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'pwm_check'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ramback.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ramback'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/slavecheck_slv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'slavecheck_slv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddrram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddrram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr2ram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr3ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sdrtestmod.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sdrtestmod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ahbram_sim.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbram_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/aximem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'aximem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/axirep.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axirep'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/axixmem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axixmem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/sramtestmod.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'sramtestmod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/uartprint.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'uartprint'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/dfi_phy_sim.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dfi_phy_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/sim/dfi_phy_sim_fr.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dfi_phy_sim_fr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtag.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/libjtagcom.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/bscanregs.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bscanregs'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/bscanregsbd.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bscanregsbd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcom2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtag'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag_bsd.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtag_bsd'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcomrv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'jtagcomrv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtagrv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahbjtagrv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagtst.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtag_rv.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/ethernet_mac.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_gbit.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth_gbit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greths.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greths'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_gbit_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greth_gbit_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greths_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'greths_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grethm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grethm_mb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rgmii'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_kc705.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rgmii_kc705'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii_series6.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rgmii_series6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/comma_detect.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'comma_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/elastic_buffer.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'elastic_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/gmii_to_mii.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'gmii_to_mii'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/word_aligner.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'word_aligner'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrpkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrintpkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrphy_wrap.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wrap'
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wrap_cbd'
INFO: [VRFC 10-3107] analyzing entity 'ddrphy_wrap_cbd_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wrap'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wrap_cbd'
INFO: [VRFC 10-3107] analyzing entity 'ddr2phy_wrap_cbd_wo_pads'
INFO: [VRFC 10-3107] analyzing entity 'lpddr2phy_wrap_cbd_wo_pads'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spax_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spax_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spax_ddr.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spax_ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2buf.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2buf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spax.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spax'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr2spa.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr2spa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr1spax.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr1spax'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddr1spax_ddr.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddr1spax_ddr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ddrspa.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ddrspa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_pkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series_ddr2_dq16_ad13_ba3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series_ddr3_dq16_ad15_ba3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2mig_7series_cpci_xc7k'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2axi_mig_7series.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi_mig_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/axi_mig_7series.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'axi_mig_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2avl_async.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2avl_async'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/ahb2avl_async_be.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'ahb2avl_async_be'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/nand/nandpkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_pkg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_apb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_apb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/mem2buf.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mem2buf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/buf2mem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'buf2mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_ctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_acc.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_acc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/grdmac2/grdmac2_axi.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grdmac2_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/subsys/subsys.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/subsys/leon_dsu_stat_base.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon_dsu_stat_base'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grplic'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'plic_encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'plic_gateway'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'plic_target'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'grplic_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5/leon5.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5int.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/itbufmem5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'itbufmem5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/bht_pap.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bht_pap'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/btb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'btb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/inst_text.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'inst_text'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/iu5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'iu5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cctrl5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cctrl5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cachemem5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cachemem5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_ram.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile5_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/regfile5_dff.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile5_dff'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/nanofpu.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'nanofpu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/cpucore5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cpucore5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/tbufmem5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmem5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/dbgmod5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dbgmod5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/irqmp5.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'irqmp5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/l5stat.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l5stat'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/leon5v0/leon5sys.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'leon5sys'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_mem.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/l2c_lite/l2c_lite_axi.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'l2c_lite_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/pkg/noelv_cfg_64.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/pkg/noelv.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/pkg/noelv_cpu_cfg.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'clint'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'clint_ahb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/utilnv.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/noelvint.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mmuconfig.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'bhtnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'btbnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'btbdmnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rasnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'tbufmemnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/fputilnv.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cachememnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mul64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'div64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile64sramnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64dffnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'regfile64dffnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'progbuf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvvi.vhd" into library gaisler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'iunv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'itracenv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cpucorenv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rvdmx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'rvdm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'cctrlnv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mulfp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'mulfp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'nanofpunv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'noelvcpu'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/dummy_pnp.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'dummy_pnp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd" into library gaisler
INFO: [VRFC 10-3107] analyzing entity 'noelvsys'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/work/debug/debug.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/work/debug/grtestmod.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'grtestmod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/work/debug/cpu_disas.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'cpu_disas'
INFO: [VRFC 10-3107] analyzing entity 'gaisler_cpu_disas'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/axi_mig3_7series.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'axi_mig3_7series'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-arty-a7/ahb2axi_mig3_arty_a7.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahb2axi_mig3_arty_a7'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/clockers_mig.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'clockers_mig'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/config.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/cfg/config_local.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/rev.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/cfgmap.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'noelvcore'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/ahbrom.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahbrom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/ahbrom64.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahbrom64'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/ahbrom128.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ahbrom128'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/noelvmp.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'noelvmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.stdio
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.amba
Compiling package grlib.devices
Compiling package techmap.gencomp
Compiling package gaisler.sim
Compiling package ieee.math_real
Compiling package grlib.testlib
Compiling package work.debug
Compiling package work.config
Compiling package gaisler.leon3
Compiling package gaisler.uart
Compiling package gaisler.misc
Compiling package gaisler.net
Compiling package gaisler.jtag
Compiling package gaisler.axi
Compiling package gaisler.plic
Compiling package gaisler.l2cache
Compiling package gaisler.noelv_cfg
Compiling package gaisler.noelv
Compiling package work.config_local
Compiling package work.rev
Compiling package work.cfgmap
Compiling package techmap.allpads
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package gaisler.noelv_cpu_cfg
Compiling package techmap.netcomp
Compiling package gaisler.noelvint
Compiling package gaisler.utilnv
Compiling package gaisler.mmucacheconfig
Compiling package grlib.riscv
Compiling package gaisler.nvsupport
Compiling package gaisler.fputilnv
Compiling package gaisler.alunv
Compiling package grlib.multlib
Compiling package techmap.allmul
Compiling package grlib.sparc
Compiling package techmap.allmem
Compiling package ieee.std_logic_textio
Compiling package gaisler.libdcom
Compiling package grlib.dftlib
Compiling package gaisler.libjtagcom
Compiling package techmap.alltap
Compiling package techmap.allclkgen
Compiling package gaisler.ethernet_mac
Compiling package eth.ethcomp
Compiling package eth.grethpkg
Compiling module work.glbl
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbram0:_A...]
Compiling architecture rtl of entity gaisler.ahbram_sim [\ahbram_sim(hmask=2048,tech=0,kb...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbram1:_A...]
Compiling architecture rtl of entity gaisler.ahbram_sim [\ahbram_sim(hindex=1,haddr=3072,...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVTTL")(1,9)(1...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(voltage=3)\]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,voltage=3)\]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(iostandard="LVTTL")(1,5)(...]
Compiling architecture rtl of entity techmap.unisim_iopad [\unisim_iopad(voltage=3)\]
Compiling architecture rtl of entity techmap.iopad [\iopad(tech=50,voltage=3)\]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG(iostandard="LVTTL")(1,9)(...]
Compiling architecture rtl of entity techmap.unisim_clkpad [\unisim_clkpad(voltage=3,arch=2,...]
Compiling architecture rtl of entity techmap.clkpad [\clkpad(tech=50,voltage=3,arch=2...]
Compiling architecture rtl of entity techmap.inpadv [\inpadv(tech=50,voltage=3,width=...]
Compiling architecture rtl of entity techmap.outpadv [\outpadv(tech=50,voltage=3,width...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVTTL")(1,9)(1...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(voltage=3)\]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,voltage=3)\]
Compiling architecture rtl of entity gaisler.rstgen [rstgen_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture impl of entity work.clockers_mig [clockers_mig_default]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(venid=1,devid=7)\]
Compiling architecture rtl of entity gaisler.dcom_uart [\dcom_uart(pindex=6,paddr=2144)\]
Compiling architecture struct of entity gaisler.dcom [dcom_default]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbuart6:_...]
Compiling architecture struct of entity gaisler.ahbuart [\ahbuart(pindex=6,paddr=2144)\]
Compiling architecture rtl of entity techmap.clkbuf_xilinx [\clkbuf_xilinx(buftype=2)\]
Compiling architecture rtl of entity techmap.techbuf [\techbuf(buftype=2,tech=50)\]
Compiling architecture rtl of entity techmap.grdff [\grdff(tech=0)\]
Compiling architecture rtl of entity techmap.grnand2 [\grnand2(tech=50)\]
Compiling architecture rtl of entity gaisler.jtagcom2 [\jtagcom2(gatetech=50,isel=1)\]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(hindex=1,venid=1,devid=2...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(1,5)\]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture rtl of entity techmap.artix7_tap [artix7_tap_default]
Compiling architecture rtl of entity techmap.tap [\tap(tech=50,irlen=6)\]
Compiling architecture rtl of entity grlib.trstmux [\trstmux(scantest=0)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbjtag_AH...]
Compiling architecture struct of entity gaisler.ahbjtag [\ahbjtag(tech=50,hindex=1)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbstat2:_...]
Compiling architecture rtl of entity gaisler.ahbstat [\ahbstat(pindex=2,paddr=2080,pir...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="grgpio3:_2...]
Compiling architecture rtl of entity gaisler.grgpio [\grgpio(pindex=3,paddr=2096,imas...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=7)\]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=7,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=7,dbit...]
Compiling architecture behav of entity techmap.generic_syncram_2p [\generic_syncram_2p(abits=3)\]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=3,dbit...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=9,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=9,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=9,dbit...]
Compiling architecture rtl of entity eth.eth_rstgen [eth_rstgen_default]
Compiling architecture rtl of entity eth.greth_tx [greth_tx_default]
Compiling architecture rtl of entity eth.greth_rx [greth_rx_default]
Compiling architecture rtl of entity eth.eth_edcl_ahb_mst [eth_edcl_ahb_mst_default]
Compiling architecture rtl of entity eth.eth_ahb_mst [eth_ahb_mst_default]
Compiling architecture rtl of entity eth.grethc [\grethc(mdcscaler=83,enable_mdio...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="greth1:_10...]
Compiling architecture rtl of entity gaisler.greth_mb [\greth_mb(hindex=1,ehindex=2,pin...]
Compiling architecture rtl of entity gaisler.grethm_mb [\grethm_mb(hindex=1,ehindex=2,pi...]
Compiling architecture rtl of entity grlib.apbctrlx [\apbctrlx(hindex0=4,haddr0=4032,...]
Compiling architecture struct of entity grlib.apbctrl [\apbctrl(hindex=4,haddr=4032,nsl...]
Compiling architecture simple of entity techmap.gen_mult_pipe [\gen_mult_pipe(a_width=65,b_widt...]
Compiling architecture rtl of entity techmap.techmult [\techmult(tech=50,a_width=65,b_w...]
Compiling architecture rtl of entity gaisler.mul64 [\mul64(fabtech=50,split=0)(63,0)...]
Compiling architecture rtl of entity gaisler.div64 [\div64(fabtech=50,hiperf=1)\]
Compiling architecture behav of entity techmap.generic_syncram_2p [\generic_syncram_2p(abits=5,dbit...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=5,dbit...]
Compiling architecture rtl of entity gaisler.regfile64sramnv [\regfile64sramnv(tech=50,testen=...]
Compiling architecture rtl of entity gaisler.regfile64sramnv [\regfile64sramnv(tech=50,reg0wri...]
Compiling architecture behav of entity techmap.unisim_syncram64 [\unisim_syncram64(abits=6)\]
Compiling architecture rtl of entity techmap.syncram64 [\syncram64(tech=50,custombits=84...]
Compiling architecture rtl of entity gaisler.tbufmemnv [\tbufmemnv(tech=50,tbuf=4,proc=1...]
Compiling architecture rtl of entity gaisler.nanofpunv [nanofpunv_default]
Compiling architecture rtl of entity gaisler.itracenv [\itracenv(hindex=0,fabtech=50,me...]
Compiling architecture rtl of entity gaisler.iunv [\iunv(hindex=0,fabtech=50,memtec...]
Compiling architecture rtl of entity gaisler.cctrlnv [\cctrlnv(hindex=0,physaddr=32,iw...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture ramb16_s36_s36_v of entity unisim.RAMB16_S36_S36 [\RAMB16_S36_S36(sim_collision_ch...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=6,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(dbits=64)\]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,dbits=64,cus...]
Compiling architecture rtl of entity gaisler.bhtnv [\bhtnv(tech=50,nentries=64,hleng...]
Compiling architecture rtl of entity gaisler.btbdmnv [\btbdmnv(nentries=16,pcbits=41,d...]
Compiling architecture rtl of entity gaisler.rasnv [\rasnv(depth=8,pcbits=41)\]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=7,dbits=21...]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=7,dbits=2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,sim_de...]
Compiling architecture ramb16_s36_v of entity unisim.RAMB16_S36 [\RAMB16_S36(0,35)(0,35)(1,11)(0,...]
Compiling architecture behav of entity techmap.unisim_syncram [unisim_syncram_default]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=9,dbits=3...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=7,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=7,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=7,dbit...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=7,dbits=20...]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=7,dbits=2...]
Compiling architecture rtl of entity gaisler.cachememnv [\cachememnv(tech=50,iways=4,ilin...]
Compiling architecture rtl of entity gaisler.cpucorenv [\cpucorenv(fabtech=50,memtech=50...]
Compiling architecture hier of entity gaisler.noelvcpu [\noelvcpu(hindex=0,fabtech=50,me...]
Compiling architecture rtl of entity grlib.ahbctrl [\ahbctrl(split=1,rrobin=1,nahbm=...]
Compiling architecture rtl of entity gaisler.progbuf [\progbuf(size=8)\]
Compiling architecture rtl of entity gaisler.rvdmx [\rvdmx(hindex=8,haddr=4064,hmask...]
Compiling architecture rtl of entity gaisler.rvdm [\rvdm(hindex=8,haddr=4064,hmask=...]
Compiling architecture behav of entity techmap.unisim_syncram64 [\unisim_syncram64(abits=7)\]
Compiling architecture rtl of entity techmap.syncram64 [\syncram64(tech=50,abits=7,custo...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=7)\]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=7,dbits=3...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbtrace11...]
Compiling architecture rtl of entity gaisler.ahbtrace_mmb [\ahbtrace_mmb(hindex=11,tech=50,...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="apbuart8:_...]
Compiling architecture rtl of entity gaisler.apbuart [\apbuart(pindex=8,paddr=16,conso...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="gptimer7:_...]
Compiling architecture rtl of entity gaisler.gptimer [\gptimer(pindex=7,pirq=2,sepirq=...]
Compiling architecture rtl of entity gaisler.clint_ahb [\clint_ahb(hindex=5,haddr=3584,n...]
Compiling architecture rtl of entity gaisler.plic_gateway [\plic_gateway(pendingbuff=1,irqt...]
Compiling architecture rtl of entity gaisler.plic_encoder [\plic_encoder(srcbits=5,prbits=3...]
Compiling architecture rtl of entity gaisler.plic_target [\plic_target(srcbits=5)\]
Compiling architecture rtl of entity gaisler.grplic_ahb [\grplic_ahb(hindex=6,haddr=3968,...]
Compiling architecture hier of entity gaisler.noelvsys [\noelvsys(fabtech=50,memtech=50,...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="grversion1...]
Compiling architecture rtl of entity gaisler.grversion [\grversion(pindex=1,paddr=2064,v...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="testmod2:_...]
Compiling architecture rtl of entity gaisler.ahbrep [\ahbrep(hindex=2,haddr=2048)\]
Compiling architecture rtl of entity work.noelvcore [\noelvcore(fabtech=50,memtech=50...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVCMOS12")(1,9...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(level=1,voltage=12...]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,level=1,voltage=1...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVCMOS18")(1,9...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(level=1,voltage=1)...]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,level=1,voltage=1...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVCMOS18")(1,9...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(level=1,voltage=1...]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,level=1,voltage=...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="NOEL-V_Dem...]
Compiling architecture beh of entity grlib.report_design [\report_design(msg1="NOEL-V_Demo...]
Compiling architecture rtl of entity work.noelvmp [\noelvmp(fabtech=50,memtech=50,p...]
Compiling architecture behav of entity work.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 24 15:14:20 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:05 . Memory (MB): peak = 393.227 ; gain = 0.000 ; free physical = 5394 ; free virtual = 47922
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 24 15:14:20 2023...
run_program: Time (s): cpu = 00:02:13 ; elapsed = 00:01:57 . Memory (MB): peak = 7213.938 ; gain = 0.000 ; free physical = 6416 ; free virtual = 48944
INFO: [USF-XSim-69] 'elaborate' step finished in '117' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
NOEL-V Demonstration design for Digilent Arty A7 board, 83 MHz
GRLIB Version 2022.4.0, build 4280
Target technology: artix7    , memory library: artix7    
ahbctrl: AHB arbiter/multiplexer rev 1
ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
ahbctrl: AHB masters: 5, AHB slaves: 12
ahbctrl: Configuration area at 0xfffff000, 4 kbyte
ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
ahbctrl: slv2: Cobham Gaisler          Test report module              
ahbctrl:       memory at 0x80000000, size 1 Mbyte
ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
ahbctrl:       memory at 0xfc000000, size 1 Mbyte
ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
ahbctrl:       memory at 0xe0000000, size 1 Mbyte
ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
ahbctrl:       memory at 0xf8000000, size 64 Mbyte
ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
ahbctrl:       memory at 0xfe000000, size 16 Mbyte
ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
ahbctrl:       I/O port at 0xfff00000, size 128kbyte
apbctrl: APB Bridge at 0xfc000000 rev 1
apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
apbctrl:       I/O ports at 0xfc081000, size 256 byte 
apbctrl: slv2: Cobham Gaisler          AHB Status Register             
apbctrl:       I/O ports at 0xfc082000, size 256 byte 
apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
apbctrl:       I/O ports at 0xfc083000, size 256 byte 
apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
apbctrl:       I/O ports at 0xfc084000, size 256 byte 
apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
apbctrl:       I/O ports at 0xfc086000, size 256 byte 
apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
apbctrl:       I/O ports at 0xfc000000, size 256 byte 
apbctrl: slv8: Cobham Gaisler          Generic UART                    
apbctrl:       I/O ports at 0xfc001000, size 256 byte 
ahbram1: AHB SRAM Module rev 1, 1024 kbytes
ahbram0: AHB SRAM Module rev 1, 1024 kbytes
greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
grgpio3: 20-bit GPIO Unit rev 3
ahbstat2: AHB status unit rev 0, irq 4
ahbjtag AHB Debug JTAG rev 2
ahbuart6: AHB Debug UART rev 0
testmod2: Test report module
grversion1: General Version Number rev 0
gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
ahbtrace11: AHB Trace Buffer, 2 kbytes
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:25 ; elapsed = 00:02:05 . Memory (MB): peak = 7213.938 ; gain = 0.000 ; free physical = 6703 ; free virtual = 49247
run 100 ns
run 100 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/d3/core0/noelv0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
NOEL-V Demonstration design for Digilent Arty A7 board, 83 MHz
GRLIB Version 2022.4.0, build 4280
Target technology: artix7    , memory library: artix7    
ahbctrl: AHB arbiter/multiplexer rev 1
ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
ahbctrl: AHB masters: 5, AHB slaves: 12
ahbctrl: Configuration area at 0xfffff000, 4 kbyte
ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
ahbctrl: slv2: Cobham Gaisler          Test report module              
ahbctrl:       memory at 0x80000000, size 1 Mbyte
ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
ahbctrl:       memory at 0xfc000000, size 1 Mbyte
ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
ahbctrl:       memory at 0xe0000000, size 1 Mbyte
ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
ahbctrl:       memory at 0xf8000000, size 64 Mbyte
ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
ahbctrl:       memory at 0xfe000000, size 16 Mbyte
ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
ahbctrl:       I/O port at 0xfff00000, size 128kbyte
apbctrl: APB Bridge at 0xfc000000 rev 1
apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
apbctrl:       I/O ports at 0xfc081000, size 256 byte 
apbctrl: slv2: Cobham Gaisler          AHB Status Register             
apbctrl:       I/O ports at 0xfc082000, size 256 byte 
apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
apbctrl:       I/O ports at 0xfc083000, size 256 byte 
apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
apbctrl:       I/O ports at 0xfc084000, size 256 byte 
apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
apbctrl:       I/O ports at 0xfc086000, size 256 byte 
apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
apbctrl:       I/O ports at 0xfc000000, size 256 byte 
apbctrl: slv8: Cobham Gaisler          Generic UART                    
apbctrl:       I/O ports at 0xfc001000, size 256 byte 
ahbram1: AHB SRAM Module rev 1, 1024 kbytes
ahbram0: AHB SRAM Module rev 1, 1024 kbytes
greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
grgpio3: 20-bit GPIO Unit rev 3
ahbstat2: AHB status unit rev 0, irq 4
ahbjtag AHB Debug JTAG rev 2
ahbuart6: AHB Debug UART rev 0
testmod2: Test report module
grversion1: General Version Number rev 0
gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
ahbtrace11: AHB Trace Buffer, 2 kbytes
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7507.629 ; gain = 0.000 ; free physical = 4668 ; free virtual = 45343
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/ram.srec'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/noelvmp.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'noelvmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-2989] 'tx_data' is not declared [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd:230]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd:54]
INFO: [VRFC 10-3070] VHDL file '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/ram.srec'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/rtl/noelvmp.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'noelvmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd, line 116. Unresolved signal "etx_en" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/ram.srec'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd, line 116. Unresolved signal "etx_en" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/prom.srec'
INFO: [SIM-utils-43] Exported '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim/ram.srec'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/tb/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f3026bbafc8749bc91d6373774dfa0ac --incr --debug typical --relax --mt 8 -L grlib -L techmap -L eth -L gaisler -L work -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L fifo_generator_v13_2_4 -L axi_clock_converter_v2_1_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav work.testbench work.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package grlib.version
Compiling package grlib.stdlib
Compiling package grlib.stdio
Compiling package grlib.config_types
Compiling package grlib.config
Compiling package grlib.amba
Compiling package grlib.devices
Compiling package techmap.gencomp
Compiling package gaisler.sim
Compiling package ieee.math_real
Compiling package grlib.testlib
Compiling package work.debug
Compiling package work.config
Compiling package gaisler.leon3
Compiling package gaisler.uart
Compiling package gaisler.misc
Compiling package gaisler.net
Compiling package gaisler.jtag
Compiling package gaisler.axi
Compiling package gaisler.plic
Compiling package gaisler.l2cache
Compiling package gaisler.noelv_cfg
Compiling package gaisler.noelv
Compiling package work.config_local
Compiling package work.rev
Compiling package work.cfgmap
Compiling package techmap.allpads
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package gaisler.noelv_cpu_cfg
Compiling package techmap.netcomp
Compiling package gaisler.noelvint
Compiling package gaisler.utilnv
Compiling package gaisler.mmucacheconfig
Compiling package grlib.riscv
Compiling package gaisler.nvsupport
Compiling package gaisler.fputilnv
Compiling package gaisler.alunv
Compiling package grlib.multlib
Compiling package techmap.allmul
Compiling package grlib.sparc
Compiling package techmap.allmem
Compiling package ieee.std_logic_textio
Compiling package gaisler.libdcom
Compiling package grlib.dftlib
Compiling package gaisler.libjtagcom
Compiling package techmap.alltap
Compiling package techmap.allclkgen
Compiling package gaisler.ethernet_mac
Compiling package eth.ethcomp
Compiling package eth.grethpkg
Compiling module work.glbl
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbram0:_A...]
Compiling architecture rtl of entity gaisler.ahbram_sim [\ahbram_sim(hmask=2048,tech=0,kb...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbram1:_A...]
Compiling architecture rtl of entity gaisler.ahbram_sim [\ahbram_sim(hindex=1,haddr=3072,...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVTTL")(1,9)(1...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(voltage=3)\]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,voltage=3)\]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(iostandard="LVTTL")(1,5)(...]
Compiling architecture rtl of entity techmap.unisim_iopad [\unisim_iopad(voltage=3)\]
Compiling architecture rtl of entity techmap.iopad [\iopad(tech=50,voltage=3)\]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG(iostandard="LVTTL")(1,9)(...]
Compiling architecture rtl of entity techmap.unisim_clkpad [\unisim_clkpad(voltage=3,arch=2,...]
Compiling architecture rtl of entity techmap.clkpad [\clkpad(tech=50,voltage=3,arch=2...]
Compiling architecture rtl of entity techmap.inpadv [\inpadv(tech=50,voltage=3,width=...]
Compiling architecture rtl of entity techmap.outpadv [\outpadv(tech=50,voltage=3,width...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVTTL")(1,9)(1...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(voltage=3)\]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,voltage=3)\]
Compiling architecture rtl of entity gaisler.rstgen [rstgen_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture impl of entity work.clockers_mig [clockers_mig_default]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(venid=1,devid=7)\]
Compiling architecture rtl of entity gaisler.dcom_uart [\dcom_uart(pindex=6,paddr=2144)\]
Compiling architecture struct of entity gaisler.dcom [dcom_default]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbuart6:_...]
Compiling architecture struct of entity gaisler.ahbuart [\ahbuart(pindex=6,paddr=2144)\]
Compiling architecture rtl of entity techmap.clkbuf_xilinx [\clkbuf_xilinx(buftype=2)\]
Compiling architecture rtl of entity techmap.techbuf [\techbuf(buftype=2,tech=50)\]
Compiling architecture rtl of entity techmap.grdff [\grdff(tech=0)\]
Compiling architecture rtl of entity techmap.grnand2 [\grnand2(tech=50)\]
Compiling architecture rtl of entity gaisler.jtagcom2 [\jtagcom2(gatetech=50,isel=1)\]
Compiling architecture rtl of entity grlib.ahbmst [\ahbmst(hindex=1,venid=1,devid=2...]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(1,5)\]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture rtl of entity techmap.artix7_tap [artix7_tap_default]
Compiling architecture rtl of entity techmap.tap [\tap(tech=50,irlen=6)\]
Compiling architecture rtl of entity grlib.trstmux [\trstmux(scantest=0)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbjtag_AH...]
Compiling architecture struct of entity gaisler.ahbjtag [\ahbjtag(tech=50,hindex=1)\]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbstat2:_...]
Compiling architecture rtl of entity gaisler.ahbstat [\ahbstat(pindex=2,paddr=2080,pir...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="grgpio3:_2...]
Compiling architecture rtl of entity gaisler.grgpio [\grgpio(pindex=3,paddr=2096,imas...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=7)\]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=7,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=7,dbit...]
Compiling architecture behav of entity techmap.generic_syncram_2p [\generic_syncram_2p(abits=3)\]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=3,dbit...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=9,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=9,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=9,dbit...]
Compiling architecture rtl of entity eth.eth_rstgen [eth_rstgen_default]
Compiling architecture rtl of entity eth.greth_tx [greth_tx_default]
Compiling architecture rtl of entity eth.greth_rx [greth_rx_default]
Compiling architecture rtl of entity eth.eth_edcl_ahb_mst [eth_edcl_ahb_mst_default]
Compiling architecture rtl of entity eth.eth_ahb_mst [eth_ahb_mst_default]
Compiling architecture rtl of entity eth.grethc [\grethc(mdcscaler=83,enable_mdio...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="greth1:_10...]
Compiling architecture rtl of entity gaisler.greth_mb [\greth_mb(hindex=1,ehindex=2,pin...]
Compiling architecture rtl of entity gaisler.grethm_mb [\grethm_mb(hindex=1,ehindex=2,pi...]
Compiling architecture rtl of entity grlib.apbctrlx [\apbctrlx(hindex0=4,haddr0=4032,...]
Compiling architecture struct of entity grlib.apbctrl [\apbctrl(hindex=4,haddr=4032,nsl...]
Compiling architecture simple of entity techmap.gen_mult_pipe [\gen_mult_pipe(a_width=65,b_widt...]
Compiling architecture rtl of entity techmap.techmult [\techmult(tech=50,a_width=65,b_w...]
Compiling architecture rtl of entity gaisler.mul64 [\mul64(fabtech=50,split=0)(63,0)...]
Compiling architecture rtl of entity gaisler.div64 [\div64(fabtech=50,hiperf=1)\]
Compiling architecture behav of entity techmap.generic_syncram_2p [\generic_syncram_2p(abits=5,dbit...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=5,dbit...]
Compiling architecture rtl of entity gaisler.regfile64sramnv [\regfile64sramnv(tech=50,testen=...]
Compiling architecture rtl of entity gaisler.regfile64sramnv [\regfile64sramnv(tech=50,reg0wri...]
Compiling architecture behav of entity techmap.unisim_syncram64 [\unisim_syncram64(abits=6)\]
Compiling architecture rtl of entity techmap.syncram64 [\syncram64(tech=50,custombits=84...]
Compiling architecture rtl of entity gaisler.tbufmemnv [\tbufmemnv(tech=50,tbuf=4,proc=1...]
Compiling architecture rtl of entity gaisler.nanofpunv [nanofpunv_default]
Compiling architecture rtl of entity gaisler.itracenv [\itracenv(hindex=0,fabtech=50,me...]
Compiling architecture rtl of entity gaisler.iunv [\iunv(hindex=0,fabtech=50,memtec...]
Compiling architecture rtl of entity gaisler.cctrlnv [\cctrlnv(hindex=0,physaddr=32,iw...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture ramb16_s36_s36_v of entity unisim.RAMB16_S36_S36 [\RAMB16_S36_S36(sim_collision_ch...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=6,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(dbits=64)\]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,dbits=64,cus...]
Compiling architecture rtl of entity gaisler.bhtnv [\bhtnv(tech=50,nentries=64,hleng...]
Compiling architecture rtl of entity gaisler.btbdmnv [\btbdmnv(nentries=16,pcbits=41,d...]
Compiling architecture rtl of entity gaisler.rasnv [\rasnv(depth=8,pcbits=41)\]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=7,dbits=21...]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=7,dbits=2...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,sim_de...]
Compiling architecture ramb16_s36_v of entity unisim.RAMB16_S36 [\RAMB16_S36(0,35)(0,35)(1,11)(0,...]
Compiling architecture behav of entity techmap.unisim_syncram [unisim_syncram_default]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=9,dbits=3...]
Compiling architecture behav of entity techmap.unisim_syncram_dp [\unisim_syncram_dp(abits=7,dbits...]
Compiling architecture behav of entity techmap.unisim_syncram_2p [\unisim_syncram_2p(abits=7,dbits...]
Compiling architecture rtl of entity techmap.memrwcol [\memrwcol(techwrfst=0,techrwcol=...]
Compiling architecture rtl of entity techmap.syncram_2p [\syncram_2p(tech=50,abits=7,dbit...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=7,dbits=20...]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=7,dbits=2...]
Compiling architecture rtl of entity gaisler.cachememnv [\cachememnv(tech=50,iways=4,ilin...]
Compiling architecture rtl of entity gaisler.cpucorenv [\cpucorenv(fabtech=50,memtech=50...]
Compiling architecture hier of entity gaisler.noelvcpu [\noelvcpu(hindex=0,fabtech=50,me...]
Compiling architecture rtl of entity grlib.ahbctrl [\ahbctrl(split=1,rrobin=1,nahbm=...]
Compiling architecture rtl of entity gaisler.progbuf [\progbuf(size=8)\]
Compiling architecture rtl of entity gaisler.rvdmx [\rvdmx(hindex=8,haddr=4064,hmask...]
Compiling architecture rtl of entity gaisler.rvdm [\rvdm(hindex=8,haddr=4064,hmask=...]
Compiling architecture behav of entity techmap.unisim_syncram64 [\unisim_syncram64(abits=7)\]
Compiling architecture rtl of entity techmap.syncram64 [\syncram64(tech=50,abits=7,custo...]
Compiling architecture behav of entity techmap.unisim_syncram [\unisim_syncram(abits=7)\]
Compiling architecture rtl of entity techmap.syncram [\syncram(tech=50,abits=7,dbits=3...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="ahbtrace11...]
Compiling architecture rtl of entity gaisler.ahbtrace_mmb [\ahbtrace_mmb(hindex=11,tech=50,...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="apbuart8:_...]
Compiling architecture rtl of entity gaisler.apbuart [\apbuart(pindex=8,paddr=16,conso...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="gptimer7:_...]
Compiling architecture rtl of entity gaisler.gptimer [\gptimer(pindex=7,pirq=2,sepirq=...]
Compiling architecture rtl of entity gaisler.clint_ahb [\clint_ahb(hindex=5,haddr=3584,n...]
Compiling architecture rtl of entity gaisler.plic_gateway [\plic_gateway(pendingbuff=1,irqt...]
Compiling architecture rtl of entity gaisler.plic_encoder [\plic_encoder(srcbits=5,prbits=3...]
Compiling architecture rtl of entity gaisler.plic_target [\plic_target(srcbits=5)\]
Compiling architecture rtl of entity gaisler.grplic_ahb [\grplic_ahb(hindex=6,haddr=3968,...]
Compiling architecture hier of entity gaisler.noelvsys [\noelvsys(fabtech=50,memtech=50,...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="grversion1...]
Compiling architecture rtl of entity gaisler.grversion [\grversion(pindex=1,paddr=2064,v...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="testmod2:_...]
Compiling architecture rtl of entity gaisler.ahbrep [\ahbrep(hindex=2,haddr=2048)\]
Compiling architecture rtl of entity work.noelvcore [\noelvcore(fabtech=50,memtech=50...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVCMOS12")(1,9...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(level=1,voltage=12...]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,level=1,voltage=1...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(iostandard="LVCMOS18")(1,9...]
Compiling architecture rtl of entity techmap.unisim_inpad [\unisim_inpad(level=1,voltage=1)...]
Compiling architecture rtl of entity techmap.inpad [\inpad(tech=50,level=1,voltage=1...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(iostandard="LVCMOS18")(1,9...]
Compiling architecture rtl of entity techmap.unisim_outpad [\unisim_outpad(level=1,voltage=1...]
Compiling architecture rtl of entity techmap.outpad [\outpad(tech=50,level=1,voltage=...]
Compiling architecture beh of entity grlib.report_version [\report_version(msg1="NOEL-V_Dem...]
Compiling architecture beh of entity grlib.report_design [\report_design(msg1="NOEL-V_Demo...]
Compiling architecture rtl of entity work.noelvmp [\noelvmp(fabtech=50,memtech=50,p...]
Compiling architecture behav of entity work.testbench
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:02:04 ; elapsed = 00:01:53 . Memory (MB): peak = 7507.629 ; gain = 0.000 ; free physical = 4283 ; free virtual = 45201
INFO: [USF-XSim-69] 'elaborate' step finished in '112' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-digilent-arty-a7/vivado/noelv-digilent-arty-a7/noelv-digilent-arty-a7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
NOEL-V Demonstration design for Digilent Arty A7 board, 83 MHz
GRLIB Version 2022.4.0, build 4280
Target technology: artix7    , memory library: artix7    
ahbctrl: AHB arbiter/multiplexer rev 1
ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
ahbctrl: AHB masters: 5, AHB slaves: 12
ahbctrl: Configuration area at 0xfffff000, 4 kbyte
ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
ahbctrl: slv2: Cobham Gaisler          Test report module              
ahbctrl:       memory at 0x80000000, size 1 Mbyte
ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
ahbctrl:       memory at 0xfc000000, size 1 Mbyte
ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
ahbctrl:       memory at 0xe0000000, size 1 Mbyte
ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
ahbctrl:       memory at 0xf8000000, size 64 Mbyte
ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
ahbctrl:       memory at 0xfe000000, size 16 Mbyte
ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
ahbctrl:       I/O port at 0xfff00000, size 128kbyte
apbctrl: APB Bridge at 0xfc000000 rev 1
apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
apbctrl:       I/O ports at 0xfc081000, size 256 byte 
apbctrl: slv2: Cobham Gaisler          AHB Status Register             
apbctrl:       I/O ports at 0xfc082000, size 256 byte 
apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
apbctrl:       I/O ports at 0xfc083000, size 256 byte 
apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
apbctrl:       I/O ports at 0xfc084000, size 256 byte 
apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
apbctrl:       I/O ports at 0xfc086000, size 256 byte 
apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
apbctrl:       I/O ports at 0xfc000000, size 256 byte 
apbctrl: slv8: Cobham Gaisler          Generic UART                    
apbctrl:       I/O ports at 0xfc001000, size 256 byte 
ahbram1: AHB SRAM Module rev 1, 1024 kbytes
ahbram0: AHB SRAM Module rev 1, 1024 kbytes
greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
grgpio3: 20-bit GPIO Unit rev 3
ahbstat2: AHB status unit rev 0, irq 4
ahbjtag AHB Debug JTAG rev 2
ahbuart6: AHB Debug UART rev 0
testmod2: Test report module
grversion1: General Version Number rev 0
gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
ahbtrace11: AHB Trace Buffer, 2 kbytes
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:08 ; elapsed = 00:01:57 . Memory (MB): peak = 7507.629 ; gain = 0.000 ; free physical = 4101 ; free virtual = 45022
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 01:27:41 2023...
