Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Apr  1 19:50:32 2024
| Host         : Thimira running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Reg_Bank_control_sets_placed.rpt
| Design       : Reg_Bank
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_0/REN[3] | Res_IBUF         |                2 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_0/REN[2] | Res_IBUF         |                2 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_1/REN[0] | Res_IBUF         |                3 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_1/REN[1] | Res_IBUF         |                1 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_1/REN[3] | Res_IBUF         |                1 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_1/REN[2] | Res_IBUF         |                1 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_0/REN[1] | Res_IBUF         |                3 |              4 |
|  Clk_IBUF_BUFG | Decoder_3_to_8_0/Decode_2_to_4_0/REN[0] | Res_IBUF         |                1 |              4 |
+----------------+-----------------------------------------+------------------+------------------+----------------+


