#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  8 07:44:13 2024
# Process ID: 13784
# Current directory: C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1/top.vds
# Journal file: C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12650H
# CPU Frequency     :2688 MHz
# CPU Physical cores:10
# CPU Logical cores :16
# Host memory       :16868 MB
# Swap memory       :18280 MB
# Total Virtual     :35149 MB
# Available Virtual :6292 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 566.691 ; gain = 237.434
Command: read_checkpoint -auto_incremental -incremental C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/utils_1/imports/synth_1/system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/utils_1/imports/synth_1/system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1419.512 ; gain = 449.254
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/clock_div.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/hex_to_seg.v:28]
WARNING: [Synth 8-10929] literal value 'h3CB54A truncated to fit in 12 bits [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:71]
WARNING: [Synth 8-10929] literal value 'hFFCC00 truncated to fit in 12 bits [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:75]
WARNING: [Synth 8-10929] literal value 'hFF6D00 truncated to fit in 12 bits [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:79]
WARNING: [Synth 8-10929] literal value 'hFF3B30 truncated to fit in 12 bits [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:83]
WARNING: [Synth 8-10929] literal value 'hAF52DE truncated to fit in 12 bits [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:87]
WARNING: [Synth 8-10929] literal value 'h5AC8FA truncated to fit in 12 bits [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:91]
INFO: [Synth 8-11241] undeclared symbol 'keyboard_ascii_ready', assumed default net type 'wire' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:145]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/baud_rate_generator.v:15]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/baud_rate_generator.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_receiver.v:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_receiver.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_transmitter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/uart_transmitter.v:15]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/single_pulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/single_pulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ps2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ps2' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ps2.v:26]
WARNING: [Synth 8-689] width (8) of port connection 'rx_data' does not match port width (9) of module 'ps2' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:107]
INFO: [Synth 8-6157] synthesizing module 'ps2_to_ascii' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ps2_to_ascii2.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ps2_to_ascii2.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ps2_to_ascii' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ps2_to_ascii2.v:27]
WARNING: [Synth 8-689] width (8) of port connection 'ascii_code' does not match port width (12) of module 'ps2_to_ascii' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-689] width (12) of port connection 'data_in' does not match port width (8) of module 'uart_transmitter' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:147]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'ascii_input' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_input.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_input' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'rgb_generator' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:22]
WARNING: [Synth 8-151] case item 16'b1000100101110110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101110111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100101111111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110000111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110001111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110010111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110011111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110100111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110101111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110110111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100110111111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111000111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111001111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010010 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010011 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010100 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010101 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010110 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111010111 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111011000 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
WARNING: [Synth 8-151] case item 16'b1000100111011001 is unreachable [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:36]
INFO: [Common 17-14] Message 'Synth 8-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rgb_generator' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/rgb_generator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'segment_ascii' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/segment_ascii.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/clock_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/clock_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'quad_seven_seg' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_seg' [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/hex_to_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_seg' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/hex_to_seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quad_seven_seg' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/quad_seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_ascii' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/segment_ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-7137] Register ascii_buffer_reg in module top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:154]
WARNING: [Synth 8-3848] Net keyboard_ascii_ready in module/entity top does not have driver. [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/top.v:145]
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.684 ; gain = 581.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.684 ; gain = 581.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.684 ; gain = 581.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1551.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/constrs_1/new/port_map.xdc]
Finished Parsing XDC File [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/constrs_1/new/port_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/constrs_1/new/port_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1634.367 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1634.367 ; gain = 664.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1634.367 ; gain = 664.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1634.367 ; gain = 664.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.367 ; gain = 664.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	             2048 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ascii_index1, operation Mode is: A*(B:0x160).
DSP Report: operator ascii_index1 is absorbed into DSP ascii_index1.
WARNING: [Synth 8-3936] Found unconnected internal register 'rom/addr_reg_reg' and it is trimmed from '16' to '15' bits. [C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.srcs/sources_1/new/ascii_rom.v:33]
DSP Report: Generating DSP ascii_index1, operation Mode is: A*(B:0x180).
DSP Report: operator ascii_index1 is absorbed into DSP ascii_index1.
WARNING: [Synth 8-7129] Port sw[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1667.031 ; gain = 696.773
---------------------------------------------------------------------------------
 Sort Area is  ascii_index1_0 : 0 0 : 212 212 : Used 1 time 0
 Sort Area is  ascii_index1_2 : 0 0 : 129 129 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|rgb_generator | sel        | 16384x8       | Block RAM      | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ascii_input   | A*(B:0x160) | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_generator | A*(B:0x180) | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1667.031 ; gain = 696.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance v/rg/sel_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance v/rg/sel_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance v/rg/sel_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance v/rg/sel_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ascii_input   | A*B         | 30     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_generator | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    39|
|3     |DSP48E1  |     2|
|4     |LUT1     |    39|
|5     |LUT2     |   229|
|6     |LUT3     |   148|
|7     |LUT4     |   109|
|8     |LUT5     |  1471|
|9     |LUT6     |  4810|
|10    |MUXF7    |   834|
|11    |MUXF8    |   389|
|12    |RAMB36E1 |     4|
|16    |FDCE     |  2240|
|17    |FDPE     |    10|
|18    |FDRE     |    92|
|19    |LDC      |     8|
|20    |IBUF     |    15|
|21    |OBUF     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1851.488 ; gain = 881.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1851.488 ; gain = 798.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1851.488 ; gain = 881.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1851.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'ascii_input' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1851.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

Synth Design complete | Checksum: 25fe56e2
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1851.488 ; gain = 1278.332
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1851.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/TeeGooodgood/OneDrive/Documents/programing/university/year3/HWSyn-lab/final_project/final_project.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 07:45:13 2024...
