{
    "MlibObjs": {},
    "stat": {
        "totalObjSize": 155213,
        "mop/quad": 2.9142857142857141,
        "ru_self_cgstart": {
            "ru_majflt": 8,
            "ru_utime_sec": 0.048522999999999997,
            "ru_nivcsw": 38,
            "ru_stime_sec": 0.020795000000000001,
            "ru_maxrss_kb": 82776,
            "ru_minflt": 4983,
            "ru_nvcsw": 424
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0077840000000000001,
            "ru_nivcsw": 3,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 69632,
            "ru_minflt": 740,
            "ru_nvcsw": 48
        },
        "nMops": 1938,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.010651000000000001,
            "ru_nivcsw": 4,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 82776,
            "ru_minflt": 960,
            "ru_nvcsw": 66
        },
        "nQuads": 665,
        "CodeGen(%)": 24.022547561262048,
        "ru_self_end": {
            "ru_majflt": 10,
            "ru_utime_sec": 0.063865000000000005,
            "ru_nivcsw": 140,
            "ru_stime_sec": 0.035479999999999998,
            "ru_maxrss_kb": 92828,
            "ru_minflt": 6735,
            "ru_nvcsw": 605
        },
        "mopSpeed": 126319.90614000775,
        "quadSpeed": 43345.065832355598,
        "outputSizePerQuad": 233.0,
        "Frontend(%)": 75.977452438737956
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "bytes": 7566,
                "mode": 4,
                "mod": "...MASTER...",
                "checksum": 0
            }
        },
        "ALU": {
            "trjvP_d": {
                "out": "trjvP_d.o",
                "bytes": 14056,
                "mode": 4,
                "mod": "ALU",
                "checksum": 0,
                "archive": "archive.3/_39461_archive_1.a"
            }
        }
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "ALU",
        "ALU"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ALU": [
            "ALU",
            "trjvP",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "SIMBData": {
        "bytes": 90213,
        "out": "amcQwB.o"
    },
    "CompileProcesses": [
        "cgproc.39461.json"
    ],
    "Misc": {
        "csrc": "csrc",
        "cwd": "/media/sf_Cumt/Documents/ICCodes/mcu51",
        "csrc_abs": "/media/sf_Cumt/Documents/ICCodes/mcu51/csrc",
        "archive_dir": "archive.3",
        "daidir": "simv.daidir",
        "daidir_abs": "/media/sf_Cumt/Documents/ICCodes/mcu51/simv.daidir",
        "default_output_dir": "csrc"
    },
    "CompileStatus": "Successful"
}