@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":62:50:62:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":84:50:84:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":107:49:107:61|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":124:87:124:99|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":141:80:141:92|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":159:62:159:74|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":179:76:179:88|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":204:80:204:92|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":225:79:225:91|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":243:33:243:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":260:33:260:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":275:45:275:57|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":292:31:292:43|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":320:54:320:66|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":351:54:351:66|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":387:53:387:65|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":426:53:426:65|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":450:50:450:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":476:50:476:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":497:49:497:61|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":528:33:528:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":553:33:553:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":630:35:630:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":687:35:687:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":770:35:770:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":853:35:853:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":969:35:969:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1073:40:1073:52|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1098:32:1098:44|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1122:32:1122:44|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1159:15:1159:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:94:1162:106|User defined pragma syn_black_box detected
@W: CD326 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\pcie_mfx1_top.vhd":644:3:644:14|Port ox_ipx_tx_dwen of entity work.pcie_mfdev_subsys_work_pcie_mfx1_top_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":62:50:62:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":84:50:84:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":107:49:107:61|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":124:87:124:99|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":141:80:141:92|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":159:62:159:74|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":179:76:179:88|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":204:80:204:92|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":225:79:225:91|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":243:33:243:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":260:33:260:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":275:45:275:57|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":292:31:292:43|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":320:54:320:66|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":351:54:351:66|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":387:53:387:65|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":426:53:426:65|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":450:50:450:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":476:50:476:62|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":497:49:497:61|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":528:33:528:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":553:33:553:45|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":630:35:630:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":687:35:687:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":770:35:770:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":853:35:853:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":969:35:969:47|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1073:40:1073:52|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1098:32:1098:44|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1122:32:1122:44|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1159:15:1159:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:94:1162:106|User defined pragma syn_black_box detected
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Pruning unused register I50905559064282CED274D62360FCE175.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Pruning unused register I50905559064282CED274D62360FCE175.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Pruning unused register I50905559064282CED274D62360FCE175.I69053399285CDFC39ECE32CB2CD079E5[1:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Optimizing register bit I50905559064282CED274D62360FCE175.I10F60E589450CD09FF7A498641DE26F8[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Pruning unused register I50905559064282CED274D62360FCE175.I10F60E589450CD09FF7A498641DE26F8[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2145:11:2145:43|Removing wire I699007EC5E66211A0130F7D3AB75EE12, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2145:58:2145:90|Removing wire I9310DFCF28F8C33DD2AFB8C0D2CEFACD, as there is no assignment to it.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused register I2A05666985F9532640F2423B1E7872D8[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused register I94914DEFD0BF8E6E975C4FECCB51F5B8. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Removing unused bit 0 of I2D3AC641109F53FE7256D712A04790E2[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused bits 3 to 0 of I2A05666985F9532640F2423B1E7872D8[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Optimizing register bit I2D3AC641109F53FE7256D712A04790E2[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Optimizing register bit I2D3AC641109F53FE7256D712A04790E2[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Optimizing register bit I2D3AC641109F53FE7256D712A04790E2[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Optimizing register bit I2D3AC641109F53FE7256D712A04790E2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Optimizing register bit I8CD7C783B10692F81C0A4AE2406FA17C to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning register bits 3 to 0 of I2D3AC641109F53FE7256D712A04790E2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused register I8CD7C783B10692F81C0A4AE2406FA17C. Make sure that there are no unused intermediate registers.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2577:22:2577:130|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2578:88:2578:120|Referenced variable I50BC02B32FFEA3FDDA09A1A76C72EDE6 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2579:86:2579:118|Referenced variable I23CD01FB20FA1C856A43C90DA2FE8B37 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2580:49:2580:81|Referenced variable IB733A674E6EDACC67D7A142D9C749704 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2582:1:2582:6|Feedback mux created for signal I9C49DC380ED90CDC0B86D16428C58A39[15:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2582:1:2582:6|All reachable assignments to I9C49DC380ED90CDC0B86D16428C58A39[15:2] assign 0, register removed by optimization
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2613:104:2613:109|Pruning unused register I009CBD7EE983A10185FB1BC848B106B8[15:0]. Make sure that there are no unused intermediate registers.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2817:104:2818:111|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2824:46:2824:47|Referenced variable I6B25926923BB34891F18EDE430675796 is not in sensitivity list.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit I6B25926923BB34891F18EDE430675796[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit I6B25926923BB34891F18EDE430675796[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit I6B25926923BB34891F18EDE430675796[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit I6B25926923BB34891F18EDE430675796[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit I6B25926923BB34891F18EDE430675796[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Optimizing register bit ID0A5ECECBEC8CE692F380DDF069E842F[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Pruning register bits 18 to 6 of ID0A5ECECBEC8CE692F380DDF069E842F[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Pruning register bits 4 to 3 of ID0A5ECECBEC8CE692F380DDF069E842F[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2835:1:2835:6|Pruning register bits 7 to 3 of I6B25926923BB34891F18EDE430675796[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":243:72:243:104|Object I151EFB3B054C018111728D0669873D94 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":245:8:245:40|Object IC12312890F81D79D8CED15EE1E99727F is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I69053399285CDFC39ECE32CB2CD079E5[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I54914F2A3BF3DCF1F71C331952F7B6C0[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Optimizing register bit I260136A9A24C25C95FB2C4050C40596A[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Optimizing register bit I95FD0A1F8137860FD05FEA74508A613F[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused bits 3 to 0 of I2A05666985F9532640F2423B1E7872D8[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning register bits 3 to 0 of I2D3AC641109F53FE7256D712A04790E2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|Pruning unused register I05305DB38B053FE192F0B71598347D85. Make sure that there are no unused intermediate registers.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 0 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2236:111:2236:116|All reachable assignments to bit 1 of IC7779D4175ADF3F75C21392F9E824B6D[11:0] assign 0, register removed by optimization.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2165:35:2165:106|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:109:2168:141|Referenced variable I260136A9A24C25C95FB2C4050C40596A is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:86:2174:118|Referenced variable I9AA568501293D14DB94CBECC5A62ABD4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2168:73:2168:105|Referenced variable I58CBAA0FEF77AA53C1962EF903B6E7BB is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:73:2170:105|Referenced variable IA6F6E55416AAFD05DDA78F9841BC80B4 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2173:50:2173:82|Referenced variable IE2D0FB5EB0F870B2171CF15DBF995185 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2170:109:2170:141|Referenced variable I3319191F6960A33CEA37C0BE3D18B87E is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2174:50:2174:82|Referenced variable I27F3E9958336B5B55EC5DD89EBD32846 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2171:7:2171:39|Referenced variable I98A5F7A73018ADA8369DAA8753CA8782 is not in sensitivity list.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[15:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Feedback mux created for signal I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[15:5] assign 0, register removed by optimization
@W: CL251 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[4] assign 1, register removed by optimization
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|All reachable assignments to I58CBAA0FEF77AA53C1962EF903B6E7BB[2:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 15 to 11 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 9 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bit 7 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2176:1:2176:6|Pruning register bits 5 to 3 of I260136A9A24C25C95FB2C4050C40596A[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG296 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2474:46:2474:117|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2477:52:2477:84|Referenced variable I6ACE98A18452CD5394A3C8B4583C68B9 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2476:38:2476:70|Referenced variable IE10C2D271B10BCBDD51ACC08364CF5A2 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2478:38:2478:70|Referenced variable I696440664361E19595FC920398AFDC38 is not in sensitivity list.
@W: CG290 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2479:4:2479:36|Referenced variable I54914F2A3BF3DCF1F71C331952F7B6C0 is not in sensitivity list.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I3D06B59E9F972357D2C9F413D0AD6BC8[4:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 3 of IF6762A005DECEE1D2D7F163C75BFEEC4[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Removing unused bit 7 of I54914F2A3BF3DCF1F71C331952F7B6C0[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL113 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Feedback mux created for signal I6ACE98A18452CD5394A3C8B4583C68B9[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|All reachable assignments to I6ACE98A18452CD5394A3C8B4583C68B9[31:0] assign 0, register removed by optimization
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 3 to 1 of I54914F2A3BF3DCF1F71C331952F7B6C0[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 10 to 1 of I95FD0A1F8137860FD05FEA74508A613F[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning unused register I54914F2A3BF3DCF1F71C331952F7B6C0[15:8]. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":243:72:243:104|Object I151EFB3B054C018111728D0669873D94 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":245:8:245:40|Object IC12312890F81D79D8CED15EE1E99727F is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I69053399285CDFC39ECE32CB2CD079E5[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I10F60E589450CD09FF7A498641DE26F8[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I7443F8A38FD149075A7DFFAF8C0D2BE9. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I690EDD8A1FA9E66FB9012E57D65F740E[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I10F60E589450CD09FF7A498641DE26F8[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I7443F8A38FD149075A7DFFAF8C0D2BE9. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I690EDD8A1FA9E66FB9012E57D65F740E[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3696:87:3696:92|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3854:97:3854:102|Pruning unused register I23B9845BB3A093CE647D68158F400F36. Make sure that there are no unused intermediate registers.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":4192:95:4192:127|Removing wire IFD8A5AA76F99D6914AE0274FCD000AD1, as there is no assignment to it.
@W: CG360 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":4194:11:4194:43|Removing wire I58FB5703785F6B602E564F2C3886577D, as there is no assignment to it.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":243:72:243:104|Object I151EFB3B054C018111728D0669873D94 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":245:8:245:40|Object IC12312890F81D79D8CED15EE1E99727F is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I69053399285CDFC39ECE32CB2CD079E5[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1309:17:1309:22|Pruning unused register IA6B00370F90E5BFE7B5D8852390CF107[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":185:0:185:5|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I7B20D86E7F1979C68D189FA6BA2F30A2[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":185:0:185:5|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I151EFB3B054C018111728D0669873D94[1:0]. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1506:97:1506:129|Object I87570FA9CFC0EF2B57A30C0D3942AD58 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|Removing unused bit 10 of I96151A81C6E1327A706028BA81B3E8AE[10:0]. Either assign all bits or reduce the width of the signal.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|All reachable assignments to bit 0 of I0CE969690E7FBD3AD68AAD352783F26A[9:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|All reachable assignments to bit 1 of I0CE969690E7FBD3AD68AAD352783F26A[9:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|All reachable assignments to bit 2 of I0CE969690E7FBD3AD68AAD352783F26A[9:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|All reachable assignments to bit 3 of I0CE969690E7FBD3AD68AAD352783F26A[9:0] assign 0, register removed by optimization.
@W: CL208 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|All reachable assignments to bit 4 of I0CE969690E7FBD3AD68AAD352783F26A[9:0] assign 0, register removed by optimization.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|Pruning unused register IF9EE6A022EB9CA07758C3F88273952CB. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|Pruning unused register IA30591CFD911D315F76A63BA264689D4. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":243:72:243:104|Object I151EFB3B054C018111728D0669873D94 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":245:8:245:40|Object IC12312890F81D79D8CED15EE1E99727F is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning unused register I8CDDE92DE2910086C77F2B20C50D61C7.I69053399285CDFC39ECE32CB2CD079E5[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1717:0:1717:5|Pruning unused register I50905559064282CED274D62360FCE175.ICA80E74165E79AFA565A1A052BE49F09[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1770:80:1770:85|Pruning unused register I50905559064282CED274D62360FCE175.I10F60E589450CD09FF7A498641DE26F8[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1770:80:1770:85|Pruning unused register I50905559064282CED274D62360FCE175.I3B1A460AD69AD5EDF9D4E82F6E592EB8. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1770:80:1770:85|Pruning unused register I50905559064282CED274D62360FCE175.I102EDFAABB65014FC78C55AF4345F765[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Pruning unused register I0FF03F7D70F3047C91A55F9744DDD7AE. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Pruning unused register IC93C4C87277AF77C73E35A77E14FC4B1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Pruning unused register I54BE80AB8C90F3E5819921EF5354732A. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Removing unused bit 8 of I71DBDE411F9CED520FD43A4EF5CBD656[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Pruning register bit 3 of I93F6D99D18FD6FF40EF5AD5288D5C88E[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Pruning register bits 1 to 0 of IC7779D4175ADF3F75C21392F9E824B6D[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":695:37:695:42|Pruning unused register IA6B00370F90E5BFE7B5D8852390CF107[1:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1770:80:1770:85|Sharing sequential element I50905559064282CED274D62360FCE175.IFF286C818F68AC994E321B59884941FB and merging I50905559064282CED274D62360FCE175.I38F39AED09C0507E780D3D35EA7FA06B. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1770:80:1770:85|Sharing sequential element I50905559064282CED274D62360FCE175.I12B0B530CC957C3C059E79DA5211C283 and merging I50905559064282CED274D62360FCE175.I5C932555D8570D3003C70AC0892028C4. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 9 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 8 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 7 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 6 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 5 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|Pruning register bits 3 to 1 of IC52F3B77F7E45A74323561D6A6F6028A[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|Pruning register bits 4 to 1 of ID5D5AB03A95A35F722F49CD4B0E185F1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1575:37:1575:42|Pruning unused register ID5D5AB03A95A35F722F49CD4B0E185F1[0]. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1474:7:1474:39|Input port bits 1 to 0 of IDC6EA54AB52AEAD439CEF7521615AE1B[47:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL297 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":176:83:177:5|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1309:17:1309:22|Pruning register bit 2 of I369C3845EEBC3367BADAF446789A185D[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 9 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 8 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 7 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 6 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 5 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":3854:97:3854:102|Pruning register bit 10 of I28BEA4229042F20DC4BAC5A80E0CF354[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL156 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":4194:11:4194:43|*Input I58FB5703785F6B602E564F2C3886577D[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":4194:11:4194:43|*Input I58FB5703785F6B602E564F2C3886577D[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":4194:11:4194:43|*Input I58FB5703785F6B602E564F2C3886577D[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":4194:11:4194:43|*Input I58FB5703785F6B602E564F2C3886577D[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 3 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 2 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 1 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1953:65:1953:97|Input port bits 3 to 0 of I9F8484FBCA62AC2BC8E1CB3333CC09DC[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1954:7:1954:39|Input port bits 31 to 12 of I38F41A809C185C6FC2C37D7677D6013A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1954:7:1954:39|Input port bits 3 to 0 of I38F41A809C185C6FC2C37D7677D6013A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1956:0:1956:32|Input port bits 3 to 0 of I410A0939BF5AB6CE2A725DB6210E101F[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 3 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 2 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":250:55:250:60|Pruning register bit 1 of I8CDDE92DE2910086C77F2B20C50D61C7.I150212E44B1214E167CE3FB321CC3459[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2481:14:2481:19|Pruning register bits 7 to 6 of I5443E4A5B263B816648B0A53C6158A99[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2399:108:2399:140|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2591:65:2591:97|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2592:60:2592:92|Input port bits 31 to 15 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2592:60:2592:92|Input port bits 11 to 8 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2592:60:2592:92|Input port bits 4 to 0 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2592:6:2592:38|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2564:7:2564:39|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2564:60:2564:92|Input port bits 3 to 1 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2565:0:2565:32|Input port bits 31 to 2 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused register I356A069246FC6CDBCBD45DF848899082. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused register I62799291AE8B63348A817ACCB8915B60. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning unused register I93FEA934E2F91A4D5E773376B9B26FED. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1954:7:1954:39|Input port bits 3 to 0 of I38F41A809C185C6FC2C37D7677D6013A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1956:0:1956:32|Input port bits 3 to 0 of I410A0939BF5AB6CE2A725DB6210E101F[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL279 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2015:53:2015:58|Pruning register bits 2 to 1 of I2D3AC641109F53FE7256D712A04790E2[31:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1953:65:1953:97|Input port bits 2 to 0 of I9F8484FBCA62AC2BC8E1CB3333CC09DC[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":1956:0:1956:32|Input port bits 2 to 0 of I410A0939BF5AB6CE2A725DB6210E101F[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2134:106:2134:138|Input port bits 1 to 0 of I3D49ADB3C231E0C52B4EE7C42AB0DF8B[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bits 31 to 11 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:71:2135:103|Input port bit 9 of I3C3096B9DAB1C65EA381C7E05B767FB3[31:0] is unused
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2135:17:2135:49|Input port bits 3 to 2 of IE789C637CC57CC8ECB73F88C9790C5E4[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":2196:72:2196:104|Input port bits 1 to 0 of I438B8BD876741F9B46EB770E92F808B7[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Sharing sequential element I50905559064282CED274D62360FCE175.I169F661B2921E0FA4AFB7C3794399862 and merging I50905559064282CED274D62360FCE175.I87FD0B6E6C89D593796D3B1F631D5100. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\project\PCIe_ECP5_MF\work\clarity\versa_ecp5\pcie_subsys\pcie_mfx1_top\src\vlog\pcie_mfdev_v6.v":124:21:124:26|Sharing sequential element I50905559064282CED274D62360FCE175.I7A2B537BEB4654059703B476744C6D18 and merging I50905559064282CED274D62360FCE175.I07E46217B3640C9CD06BF9B9D5D78F68. Add a syn_preserve attribute to the element to prevent sharing.

