"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7257],{4496:(e,s,t)=>{t.r(s),t.d(s,{assets:()=>i,contentTitle:()=>r,default:()=>u,frontMatter:()=>c,metadata:()=>n,toc:()=>d});const n=JSON.parse('{"id":"KnowledgeBase/workflows/schematic-steps","title":"Schematic Design Steps","description":"","source":"@site/docs/KnowledgeBase/06_workflows/schematic-steps.md","sourceDirName":"KnowledgeBase/06_workflows","slug":"/KnowledgeBase/workflows/schematic-steps","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/workflows/schematic-steps","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/06_workflows/schematic-steps.md","tags":[],"version":"current","frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"PCB Layout Workflow","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/workflows/pcb-layout"},"next":{"title":"Symbols and Eeschema","permalink":"/PCB-Design-with-KiCad/docs/category/symbols-and-eeschema"}}');var o=t(4848),a=t(8453);const c={},r="Schematic Design Steps",i={},d=[];function l(e){const s={h1:"h1",header:"header",...(0,a.R)(),...e.components};return(0,o.jsx)(s.header,{children:(0,o.jsx)(s.h1,{id:"schematic-design-steps",children:"Schematic Design Steps"})})}function u(e={}){const{wrapper:s}={...(0,a.R)(),...e.components};return s?(0,o.jsx)(s,{...e,children:(0,o.jsx)(l,{...e})}):l(e)}},8453:(e,s,t)=>{t.d(s,{R:()=>c,x:()=>r});var n=t(6540);const o={},a=n.createContext(o);function c(e){const s=n.useContext(a);return n.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function r(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:c(e.components),n.createElement(a.Provider,{value:s},e.children)}}}]);