[ START MERGED ]
uart_u1/n5 u_state_3__N_1889
uart_u1/sys_rstn_N_889 n17031
yp_adc_u1/n22 yp_adc_u1/reg_cfg_cnt_3
uart_u1/u1/wren_i_inv uart_u1/u1/wren_i
uart_u1/u1/invout_1 uart_u1/full
uart_u1/u1/invout_0 uart_u1/empty
uart_u1/u1/rden_i_inv uart_u1/u1/rden_i
mclk1_N_406 clk1
xp_adc_u1/n22 xp_adc_u1/reg_cfg_cnt_3
uart_u1/n10776 uart_u1/tx_state_2__N_2008
[ END MERGED ]
[ START CLIPPED ]
n17022
yp_adc_u1/clk_cnt_5256_add_4_1/S0
yp_adc_u1/clk_cnt_5256_add_4_1/CI
yp_adc_u1/clk_cnt_5256_add_4_17/S1
yp_adc_u1/clk_cnt_5256_add_4_17/CO
xi_data_15__I_0/acc1_5248_5393_add_4_16/CO
xi_data_15__I_0/add_5791_18/S1
xi_data_15__I_0/add_5791_18/CO
xi_data_15__I_0/diff3_res1_add_4_2/S0
xi_data_15__I_0/diff3_res1_add_4_2/CI
xi_data_15__I_0/acc2_5249_5392_add_4_16/CO
xi_data_15__I_0/acc3_5250_5391_add_4_2/S0
xi_data_15__I_0/acc3_5250_5391_add_4_2/CI
xi_data_15__I_0/diff3_res1_add_4_18/S1
xi_data_15__I_0/diff3_res1_add_4_18/CO
xi_data_15__I_0/add_5796_2/S0
xi_data_15__I_0/add_5796_2/CI
xi_data_15__I_0/acc1_5248_5393_add_4_2/S0
xi_data_15__I_0/acc1_5248_5393_add_4_2/CI
xi_data_15__I_0/acc3_5250_5391_add_4_16/CO
xi_data_15__I_0/add_5796_18/S1
xi_data_15__I_0/add_5796_18/CO
xi_data_15__I_0/word_count_5251_5252_add_4_1/S0
xi_data_15__I_0/word_count_5251_5252_add_4_1/CI
xi_data_15__I_0/add_5791_2/S0
xi_data_15__I_0/add_5791_2/CI
xi_data_15__I_0/word_count_5251_5252_add_4_5/CO
xi_data_15__I_0/acc2_5249_5392_add_4_2/S0
xi_data_15__I_0/acc2_5249_5392_add_4_2/CI
uart_u1/u1/r_ctr_4/CO
uart_u1/u1/r_ctr_cia/S1
uart_u1/u1/r_ctr_cia/S0
uart_u1/u1/w_ctr_4/CO
uart_u1/u1/w_ctr_cia/S1
uart_u1/u1/w_ctr_cia/S0
uart_u1/u1/a1/S1
uart_u1/u1/a1/C1
uart_u1/u1/g_cmp_ci_a/S1
uart_u1/u1/g_cmp_ci_a/S0
uart_u1/u1/a0/S1
uart_u1/u1/a0/C1
uart_u1/u1/e_cmp_ci_a/S1
uart_u1/u1/e_cmp_ci_a/S0
uart_u1/u1/bdcnt_bctr_4/CO
uart_u1/u1/bdcnt_bctr_cia/S1
uart_u1/u1/bdcnt_bctr_cia/S0
uart_u1/rx_reg_addr_5266_5390_add_4_5/CO
uart_u1/rx_cmd_5267_add_4_1/S0
uart_u1/rx_cmd_5267_add_4_1/CI
uart_u1/rx_reg_data_5268_add_4_1/S0
uart_u1/rx_reg_data_5268_add_4_1/CI
uart_u1/rx_reg_data_5268_add_4_9/S1
uart_u1/rx_reg_data_5268_add_4_9/CO
uart_u1/rx_cmd_5267_add_4_9/S1
uart_u1/rx_cmd_5267_add_4_9/CO
uart_u1/tx_freq_cnt_5261_add_4_1/S0
uart_u1/tx_freq_cnt_5261_add_4_1/CI
uart_u1/tx_freq_cnt_5261_add_4_11/S1
uart_u1/tx_freq_cnt_5261_add_4_11/CO
uart_u1/add_2499_add_4_1/S0
uart_u1/add_2499_add_4_1/CI
uart_u1/add_4700_add_4_1/S0
uart_u1/add_4700_add_4_1/CI
uart_u1/add_2499_add_4_9/S1
uart_u1/add_2499_add_4_9/CO
uart_u1/add_4700_add_4_9/S1
uart_u1/add_4700_add_4_9/CO
uart_u1/rx_freq_cnt_5262_add_4_1/S0
uart_u1/rx_freq_cnt_5262_add_4_1/CI
uart_u1/rx_freq_cnt_5262_add_4_11/S1
uart_u1/rx_freq_cnt_5262_add_4_11/CO
uart_u1/rx_bit_cnt_5263_add_4_1/S0
uart_u1/rx_bit_cnt_5263_add_4_1/CI
uart_u1/rx_bit_cnt_5263_add_4_9/S1
uart_u1/rx_bit_cnt_5263_add_4_9/CO
uart_u1/rx_byte_cnt_5264_5265_add_4_1/S0
uart_u1/rx_byte_cnt_5264_5265_add_4_1/CI
uart_u1/rx_byte_cnt_5264_5265_add_4_3/S1
uart_u1/rx_byte_cnt_5264_5265_add_4_3/CO
uart_u1/rx_reg_addr_5266_5390_add_4_1/S0
uart_u1/rx_reg_addr_5266_5390_add_4_1/CI
xpos_pid_u1/add_5244_add_4_15/CO
xpos_pid_u1/add_4652_add_4_2/S0
xpos_pid_u1/add_4652_add_4_2/CI
xpos_pid_u1/add_4652_add_4_12/CO
xpos_pid_u1/add_5244_add_4_1/S0
xpos_pid_u1/add_5244_add_4_1/CI
add_6_add_4_1/S0
add_6_add_4_1/CI
xp_adc_u1/clk_cnt_5254_add_4_17/S1
xp_adc_u1/clk_cnt_5254_add_4_17/CO
xp_adc_u1/clk_cnt_5254_add_4_1/S0
xp_adc_u1/clk_cnt_5254_add_4_1/CI
pll_u1/PLLInst_0/CLKINTFB
pll_u1/PLLInst_0/CLKOK
add_10162_2/S1
add_10162_2/S0
add_10162_2/CI
add_10162_4/S1
add_10162_4/S0
add_6_add_4_33/S1
add_6_add_4_33/CO
add_10162_6/S1
add_10162_6/S0
add_10162_8/S1
add_10162_8/S0
add_10162_10/S1
add_10162_10/S0
add_10162_12/S1
add_10162_12/S0
add_10162_14/S1
add_10162_14/S0
add_10162_16/S1
add_10162_16/S0
add_10162_18/S1
add_10162_18/S0
add_10162_20/S1
add_10162_20/S0
add_10162_22/S1
add_10162_22/S0
add_10162_24/S1
add_10162_24/S0
add_10162_26/S1
add_10162_26/S0
add_10162_28/S0
add_10162_28/CO
add_10163_2/S1
add_10163_2/S0
add_10163_2/CI
add_10163_4/S1
add_10163_4/S0
add_10163_6/S1
add_10163_6/S0
add_10163_8/S1
add_10163_8/S0
add_10163_10/S1
add_10163_10/S0
add_10163_12/S1
add_10163_12/S0
add_10163_14/S1
add_10163_14/S0
add_10163_16/S1
add_10163_16/S0
add_10163_18/S1
add_10163_18/S0
add_10163_20/S1
add_10163_20/S0
add_10163_22/S1
add_10163_22/S0
add_10163_24/S0
add_10163_24/CO
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.7.0.96.1 -- WARNING: Map write only section -- Tue Oct 23 00:35:54 2018

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "ydac_cs" SITE "92" ;
LOCATE COMP "ydac_rst" SITE "90" ;
LOCATE COMP "ydac_ldac" SITE "91" ;
LOCATE COMP "xdac_sdi" SITE "138" ;
LOCATE COMP "xdac_sck" SITE "143" ;
LOCATE COMP "xdac_rstsel" SITE "144" ;
LOCATE COMP "xdac_ldac" SITE "137" ;
LOCATE COMP "xdac_cs" SITE "142" ;
LOCATE COMP "xdac_rst" SITE "134" ;
LOCATE COMP "ypadc_rvs" SITE "122" ;
LOCATE COMP "ypadc_sdo1" SITE "113" ;
LOCATE COMP "ypadc_sdo0" SITE "120" ;
LOCATE COMP "ypadc_sdi" SITE "115" ;
LOCATE COMP "ypadc_sck" SITE "119" ;
LOCATE COMP "ypadc_rst" SITE "114" ;
LOCATE COMP "ypadc_cs" SITE "116" ;
LOCATE COMP "xpadc_sdi" SITE "125" ;
LOCATE COMP "xpadc_sck" SITE "129" ;
LOCATE COMP "xpadc_rst" SITE "124" ;
LOCATE COMP "xpadc_cs" SITE "127" ;
LOCATE COMP "yiadc_clkin" SITE "15" ;
LOCATE COMP "xiadc_clkin" SITE "19" ;
LOCATE COMP "xy_status" SITE "36" ;
LOCATE COMP "cfg_done" SITE "72" ;
LOCATE COMP "uart_rx1" SITE "38" ;
LOCATE COMP "xpadc_sdo0" SITE "130" ;
LOCATE COMP "xiadc_mdat" SITE "21" ;
LOCATE COMP "clk_in" SITE "78" ;
LOCATE COMP "uart_tx2" SITE "39" ;
LOCATE COMP "uart_tx1" SITE "37" ;
LOCATE COMP "temp_clk" SITE "73" ;
LOCATE COMP "temp_cs" SITE "77" ;
LOCATE COMP "ydac_sdi" SITE "96" ;
LOCATE COMP "ydac_sck" SITE "94" ;
LOCATE COMP "ydac_rstsel" SITE "93" ;
FREQUENCY NET "clk2" 50.000000 MHz ;
FREQUENCY NET "clk_in_c" 20.000000 MHz ;
FREQUENCY NET "clk1" 20.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
