Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 11 21:10:31 2025
| Host         : DESKTOP-J62N7IH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.966        0.000                      0                31324        0.036        0.000                      0                31324       18.750        0.000                       0                 10908  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         19.966        0.000                      0                29232        0.036        0.000                      0                29232       18.750        0.000                       0                 10908  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              25.985        0.000                      0                 2092        0.597        0.000                      0                 2092  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       19.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.966ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[250]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.479ns  (logic 9.790ns (50.259%)  route 9.689ns (49.741%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.567    22.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y101        LUT5 (Prop_lut5_I2_O)        0.373    22.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[250]_i_1/O
                         net (fo=1, routed)           0.000    22.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[250]_i_1_n_0
    SLICE_X65Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.716    42.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[250]/C
                         clock pessimism              0.129    43.024    
                         clock uncertainty           -0.601    42.423    
    SLICE_X65Y101        FDCE (Setup_fdce_C_D)        0.031    42.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[250]
  -------------------------------------------------------------------
                         required time                         42.454    
                         arrival time                         -22.488    
  -------------------------------------------------------------------
                         slack                                 19.966    

Slack (MET) :             19.966ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[232]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 9.790ns (50.457%)  route 9.613ns (49.543%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 42.721 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.490    22.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.373    22.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[232]_i_1/O
                         net (fo=1, routed)           0.000    22.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[232]_i_1_n_0
    SLICE_X65Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.542    42.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[232]/C
                         clock pessimism              0.229    42.950    
                         clock uncertainty           -0.601    42.349    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.029    42.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[232]
  -------------------------------------------------------------------
                         required time                         42.378    
                         arrival time                         -22.412    
  -------------------------------------------------------------------
                         slack                                 19.966    

Slack (MET) :             19.966ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[233]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.405ns  (logic 9.790ns (50.452%)  route 9.615ns (49.549%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 42.721 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.492    22.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.373    22.414 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[233]_i_1/O
                         net (fo=1, routed)           0.000    22.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[233]_i_1_n_0
    SLICE_X65Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.542    42.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[233]/C
                         clock pessimism              0.229    42.950    
                         clock uncertainty           -0.601    42.349    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.031    42.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[233]
  -------------------------------------------------------------------
                         required time                         42.380    
                         arrival time                         -22.414    
  -------------------------------------------------------------------
                         slack                                 19.966    

Slack (MET) :             19.971ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.472ns  (logic 9.790ns (50.277%)  route 9.682ns (49.723%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.560    22.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y102        LUT5 (Prop_lut5_I2_O)        0.373    22.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[252]_i_1/O
                         net (fo=1, routed)           0.000    22.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[252]_i_1_n_0
    SLICE_X65Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.716    42.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[252]/C
                         clock pessimism              0.129    43.024    
                         clock uncertainty           -0.601    42.423    
    SLICE_X65Y102        FDCE (Setup_fdce_C_D)        0.029    42.452    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -22.481    
  -------------------------------------------------------------------
                         slack                                 19.971    

Slack (MET) :             19.972ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.474ns  (logic 9.790ns (50.272%)  route 9.684ns (49.728%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.562    22.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y101        LUT5 (Prop_lut5_I2_O)        0.373    22.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[251]_i_1/O
                         net (fo=1, routed)           0.000    22.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[251]_i_1_n_0
    SLICE_X65Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.716    42.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[251]/C
                         clock pessimism              0.129    43.024    
                         clock uncertainty           -0.601    42.423    
    SLICE_X65Y101        FDCE (Setup_fdce_C_D)        0.032    42.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         42.455    
                         arrival time                         -22.483    
  -------------------------------------------------------------------
                         slack                                 19.972    

Slack (MET) :             20.042ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[231]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.328ns  (logic 9.790ns (50.653%)  route 9.538ns (49.347%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.720 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.415    21.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X64Y95         LUT5 (Prop_lut5_I2_O)        0.373    22.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[231]_i_1/O
                         net (fo=1, routed)           0.000    22.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[231]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.541    42.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X64Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[231]/C
                         clock pessimism              0.229    42.949    
                         clock uncertainty           -0.601    42.348    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.031    42.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[231]
  -------------------------------------------------------------------
                         required time                         42.379    
                         arrival time                         -22.337    
  -------------------------------------------------------------------
                         slack                                 20.042    

Slack (MET) :             20.051ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.394ns  (logic 9.790ns (50.480%)  route 9.604ns (49.521%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.481    22.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y102        LUT5 (Prop_lut5_I2_O)        0.373    22.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[253]_i_1/O
                         net (fo=1, routed)           0.000    22.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[253]_i_1_n_0
    SLICE_X65Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.716    42.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[253]/C
                         clock pessimism              0.129    43.024    
                         clock uncertainty           -0.601    42.423    
    SLICE_X65Y102        FDCE (Setup_fdce_C_D)        0.031    42.454    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         42.454    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                 20.051    

Slack (MET) :             20.087ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[229]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 9.790ns (50.767%)  route 9.494ns (49.234%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.720 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.372    21.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y95         LUT5 (Prop_lut5_I2_O)        0.373    22.293 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[229]_i_1/O
                         net (fo=1, routed)           0.000    22.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[229]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.541    42.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[229]/C
                         clock pessimism              0.229    42.949    
                         clock uncertainty           -0.601    42.348    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.032    42.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[229]
  -------------------------------------------------------------------
                         required time                         42.380    
                         arrival time                         -22.293    
  -------------------------------------------------------------------
                         slack                                 20.087    

Slack (MET) :             20.132ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.314ns  (logic 9.790ns (50.689%)  route 9.524ns (49.311%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 42.895 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.401    21.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y102        LUT5 (Prop_lut5_I2_O)        0.373    22.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_1/O
                         net (fo=1, routed)           0.000    22.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_1_n_0
    SLICE_X65Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.716    42.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]/C
                         clock pessimism              0.129    43.024    
                         clock uncertainty           -0.601    42.423    
    SLICE_X65Y102        FDCE (Setup_fdce_C_D)        0.032    42.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         42.455    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                 20.132    

Slack (MET) :             20.180ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[129]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.211ns  (logic 9.790ns (50.961%)  route 9.421ns (49.039%))
  Logic Levels:           67  (CARRY4=64 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 42.708 - 40.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X67Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg_reg[1]/Q
                         net (fo=6, routed)           1.556     5.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/n_reg[1]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.124     5.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302/O
                         net (fo=1, routed)           0.000     5.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[255]_i_302_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286/CO[3]
                         net (fo=1, routed)           0.000     5.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_286_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277/CO[3]
                         net (fo=1, routed)           0.000     5.791    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_277_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_268_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259/CO[3]
                         net (fo=1, routed)           0.000     6.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_259_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250/CO[3]
                         net (fo=1, routed)           0.000     6.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_250_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.247 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241/CO[3]
                         net (fo=1, routed)           0.000     6.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_241_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232/CO[3]
                         net (fo=1, routed)           0.000     6.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_232_n_0
    SLICE_X80Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223/CO[3]
                         net (fo=1, routed)           0.000     6.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_223_n_0
    SLICE_X80Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214/CO[3]
                         net (fo=1, routed)           0.000     6.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_214_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205/CO[3]
                         net (fo=1, routed)           0.000     6.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_205_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196/CO[3]
                         net (fo=1, routed)           0.000     6.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_196_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187/CO[3]
                         net (fo=1, routed)           0.000     6.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_187_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_178_n_0
    SLICE_X80Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_169_n_0
    SLICE_X80Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160/CO[3]
                         net (fo=1, routed)           0.000     7.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_160_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151/CO[3]
                         net (fo=1, routed)           0.009     7.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_151_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142/CO[3]
                         net (fo=1, routed)           0.000     7.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_142_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_133_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124/CO[3]
                         net (fo=1, routed)           0.000     7.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_124_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115/CO[3]
                         net (fo=1, routed)           0.000     7.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_115_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_106_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97/CO[3]
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_97_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_88_n_0
    SLICE_X80Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_79_n_0
    SLICE_X80Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70/CO[3]
                         net (fo=1, routed)           0.000     8.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_70_n_0
    SLICE_X80Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61/CO[3]
                         net (fo=1, routed)           0.000     8.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_61_n_0
    SLICE_X80Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_52_n_0
    SLICE_X80Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_43_n_0
    SLICE_X80Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_34_n_0
    SLICE_X80Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_25_n_0
    SLICE_X80Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_16_n_0
    SLICE_X80Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_14_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_13/CO[0]
                         net (fo=385, routed)         5.548    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/tmp1
    SLICE_X87Y52         LUT3 (Prop_lut3_I2_O)        0.373    15.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5/O
                         net (fo=1, routed)           0.000    15.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[11]_i_5_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[11]_i_2_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[15]_i_2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X87Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[31]_i_2_n_0
    SLICE_X87Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[35]_i_2_n_0
    SLICE_X87Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[39]_i_2_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[43]_i_2_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[47]_i_2_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[51]_i_2_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[55]_i_2_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[59]_i_2_n_0
    SLICE_X87Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[63]_i_2_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[67]_i_2_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[71]_i_2_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[75]_i_2_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[79]_i_2_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[83]_i_2_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[87]_i_2_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[91]_i_2_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[95]_i_2_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.009    18.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[99]_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[103]_i_2_n_0
    SLICE_X87Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[107]_i_2_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[111]_i_2_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[115]_i_2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[119]_i_2_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[123]_i_2_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[127]_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3/CO[0]
                         net (fo=128, routed)         2.298    21.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[255]_i_3_n_3
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.373    22.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[129]_i_1/O
                         net (fo=1, routed)           0.000    22.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg[129]_i_1_n_0
    SLICE_X65Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.529    42.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X65Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[129]/C
                         clock pessimism              0.264    42.972    
                         clock uncertainty           -0.601    42.371    
    SLICE_X65Y71         FDCE (Setup_fdce_C_D)        0.029    42.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/a_reg_reg[129]
  -------------------------------------------------------------------
                         required time                         42.400    
                         arrival time                         -22.220    
  -------------------------------------------------------------------
                         slack                                 20.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.568%)  route 0.205ns (52.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X65Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[23]/Q
                         net (fo=1, routed)           0.205     1.268    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_bytes_rcvd[23]
    SLICE_X64Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.313 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_REG_FOR_SMPL.buffer_length_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.313    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/D[23]
    SLICE_X64Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X64Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.479%)  route 0.241ns (59.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.581     0.917    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[12]/Q
                         net (fo=1, routed)           0.241     1.322    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X3Y7          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.887     1.253    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y7          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.990    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.286    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.562     0.898    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.094    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X38Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X38Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.562     0.898    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.094    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X36Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.829     1.195    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X36Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.561     0.896    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.093    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X34Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.826     1.192    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X34Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.282     0.910    
    SLICE_X34Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.057    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.556     0.892    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y61         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.088    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X34Y61         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y61         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1056]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.573     0.909    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X27Y54         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1056]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1056]/Q
                         net (fo=1, routed)           0.056     1.105    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X26Y54         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.843     1.209    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X26Y54         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.069    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X18Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X18Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X18Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.126    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X22Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.862     1.228    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X22Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.943    
    SLICE_X22Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X22Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.861     1.227    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X22Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X22Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y28    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y34    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       25.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.985ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[195]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 0.642ns (5.046%)  route 12.081ns (94.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.748    15.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[195]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.543    42.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[195]/C
                         clock pessimism              0.129    42.851    
                         clock uncertainty           -0.601    42.250    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[195]
  -------------------------------------------------------------------
                         required time                         41.845    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 25.985    

Slack (MET) :             25.985ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[196]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 0.642ns (5.046%)  route 12.081ns (94.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.748    15.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[196]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.543    42.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[196]/C
                         clock pessimism              0.129    42.851    
                         clock uncertainty           -0.601    42.250    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[196]
  -------------------------------------------------------------------
                         required time                         41.845    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 25.985    

Slack (MET) :             25.985ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[197]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 0.642ns (5.046%)  route 12.081ns (94.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.748    15.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.543    42.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[197]/C
                         clock pessimism              0.129    42.851    
                         clock uncertainty           -0.601    42.250    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[197]
  -------------------------------------------------------------------
                         required time                         41.845    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 25.985    

Slack (MET) :             25.985ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[198]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 0.642ns (5.046%)  route 12.081ns (94.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.748    15.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.543    42.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[198]/C
                         clock pessimism              0.129    42.851    
                         clock uncertainty           -0.601    42.250    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[198]
  -------------------------------------------------------------------
                         required time                         41.845    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 25.985    

Slack (MET) :             25.985ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[199]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 0.642ns (5.046%)  route 12.081ns (94.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.748    15.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y88         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[199]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.543    42.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[199]/C
                         clock pessimism              0.129    42.851    
                         clock uncertainty           -0.601    42.250    
    SLICE_X89Y88         FDCE (Recov_fdce_C_CLR)     -0.405    41.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[199]
  -------------------------------------------------------------------
                         required time                         41.845    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 25.985    

Slack (MET) :             26.063ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[216]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.646ns  (logic 0.642ns (5.077%)  route 12.004ns (94.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 42.724 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.672    15.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X80Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.545    42.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[216]/C
                         clock pessimism              0.129    42.853    
                         clock uncertainty           -0.601    42.252    
    SLICE_X80Y93         FDCE (Recov_fdce_C_CLR)     -0.405    41.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[216]
  -------------------------------------------------------------------
                         required time                         41.847    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 26.063    

Slack (MET) :             26.063ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[217]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.646ns  (logic 0.642ns (5.077%)  route 12.004ns (94.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 42.724 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.672    15.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X80Y93         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.545    42.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[217]/C
                         clock pessimism              0.129    42.853    
                         clock uncertainty           -0.601    42.252    
    SLICE_X80Y93         FDCE (Recov_fdce_C_CLR)     -0.405    41.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[217]
  -------------------------------------------------------------------
                         required time                         41.847    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 26.063    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[200]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 0.642ns (5.103%)  route 11.940ns (94.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 42.723 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.607    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[200]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.544    42.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[200]/C
                         clock pessimism              0.129    42.852    
                         clock uncertainty           -0.601    42.251    
    SLICE_X89Y89         FDCE (Recov_fdce_C_CLR)     -0.405    41.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[200]
  -------------------------------------------------------------------
                         required time                         41.846    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 26.127    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[201]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 0.642ns (5.103%)  route 11.940ns (94.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 42.723 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.607    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[201]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.544    42.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[201]/C
                         clock pessimism              0.129    42.852    
                         clock uncertainty           -0.601    42.251    
    SLICE_X89Y89         FDCE (Recov_fdce_C_CLR)     -0.405    41.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[201]
  -------------------------------------------------------------------
                         required time                         41.846    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 26.127    

Slack (MET) :             26.127ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[202]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 0.642ns (5.103%)  route 11.940ns (94.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 42.723 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          3.333     6.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2141, routed)        8.607    15.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/bit_index_reg[0]_rep_1
    SLICE_X89Y89         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[202]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.544    42.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X89Y89         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[202]/C
                         clock pessimism              0.129    42.852    
                         clock uncertainty           -0.601    42.251    
    SLICE_X89Y89         FDCE (Recov_fdce_C_CLR)     -0.405    41.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/temp_result_reg[202]
  -------------------------------------------------------------------
                         required time                         41.846    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 26.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.116%)  route 0.376ns (66.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.203     1.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[10]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.116%)  route 0.376ns (66.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.203     1.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[11]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.116%)  route 0.376ns (66.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.203     1.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[12]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.116%)  route 0.376ns (66.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.203     1.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[13]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.116%)  route 0.376ns (66.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.203     1.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[14]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.116%)  route 0.376ns (66.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.203     1.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[9]/C
                         clock pessimism             -0.264     0.943    
    SLICE_X54Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.174%)  route 0.430ns (69.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.258     1.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[15]/C
                         clock pessimism             -0.264     0.942    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.174%)  route 0.430ns (69.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.258     1.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[16]/C
                         clock pessimism             -0.264     0.942    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.174%)  route 0.430ns (69.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.258     1.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[17]/C
                         clock pessimism             -0.264     0.942    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.174%)  route 0.430ns (69.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.575     0.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_reset_n_reg/Q
                         net (fo=2, routed)           0.173     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/r_reg_reg[255]_0
    SLICE_X56Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.269 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2/O
                         net (fo=1026, routed)        0.258     1.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/running_i_2_n_0
    SLICE_X54Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/clk
    SLICE_X54Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[18]/C
                         clock pessimism             -0.264     0.942    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/b_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.652    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.124ns (5.725%)  route 2.042ns (94.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.042     2.042    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y105        LUT1 (Prop_lut1_I0_O)        0.124     2.166 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.166    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.652     2.831    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.045ns (5.034%)  route 0.849ns (94.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.849     0.849    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y105        LUT1 (Prop_lut1_I0_O)        0.045     0.894 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.894    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 0.642ns (12.989%)  route 4.301ns (87.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          4.301     7.956    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     8.080 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.080    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X64Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.553     2.732    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X64Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.518ns (10.843%)  route 4.259ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          4.259     7.914    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X84Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.562     2.741    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X84Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 0.609ns (14.005%)  route 3.739ns (85.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.937     6.406    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.153     6.559 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.802     7.361    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y43         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.495     2.674    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y43         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 0.609ns (14.005%)  route 3.739ns (85.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.937     6.406    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.153     6.559 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.802     7.361    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y43         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.495     2.674    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y43         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 0.609ns (14.005%)  route 3.739ns (85.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.937     6.406    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X32Y43         LUT1 (Prop_lut1_I0_O)        0.153     6.559 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.802     7.361    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X32Y43         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.495     2.674    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X32Y43         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.580ns (13.400%)  route 3.748ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.127     6.596    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.720 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.341    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.580ns (13.400%)  route 3.748ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.127     6.596    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.720 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.341    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.580ns (13.400%)  route 3.748ns (86.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.127     6.596    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.720 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     7.341    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.273ns  (logic 0.610ns (14.276%)  route 3.663ns (85.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.127     6.596    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y42         LUT1 (Prop_lut1_I0_O)        0.154     6.750 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.286    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.273ns  (logic 0.610ns (14.276%)  route 3.663ns (85.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.719     3.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.127     6.596    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y42         LUT1 (Prop_lut1_I0_O)        0.154     6.750 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.286    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X48Y42         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.492     2.671    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y42         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.359    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.404 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.523    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X61Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.838     1.204    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X61Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.359    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.404 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.523    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X61Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.838     1.204    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X61Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.473%)  route 0.424ns (69.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.305     1.359    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.404 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.523    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X61Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.838     1.204    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X61Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.947%)  route 0.445ns (73.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y105        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.445     1.583    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X45Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X45Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.872%)  route 0.664ns (78.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.549     1.603    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.115     1.763    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y27         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.812     1.178    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y27         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.872%)  route 0.664ns (78.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.549     1.603    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.115     1.763    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y27         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.812     1.178    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y27         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.872%)  route 0.664ns (78.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.549     1.603    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.115     1.763    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y27         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.812     1.178    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y27         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.190ns (20.744%)  route 0.726ns (79.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.549     1.603    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.049     1.652 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.828    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.810     1.176    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.190ns (20.744%)  route 0.726ns (79.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.549     1.603    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.049     1.652 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.828    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.810     1.176    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.190ns (20.744%)  route 0.726ns (79.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X68Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.549     1.603    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y26         LUT1 (Prop_lut1_I0_O)        0.049     1.652 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.828    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.810     1.176    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.460ns  (logic 1.056ns (23.677%)  route 3.404ns (76.323%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.781     3.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X91Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y55         FDCE (Prop_fdce_C_Q)         0.456     3.531 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[7]/Q
                         net (fo=2, routed)           0.782     4.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg_n_0_[7]
    SLICE_X91Y55         LUT4 (Prop_lut4_I2_O)        0.150     4.463 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_2/O
                         net (fo=1, routed)           0.364     4.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_2_n_0
    SLICE_X90Y55         LUT5 (Prop_lut5_I4_O)        0.326     5.152 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tready_INST_0_i_1/O
                         net (fo=11, routed)          1.783     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msgin_valid
    SLICE_X51Y64         LUT5 (Prop_lut5_I0_O)        0.124     7.060 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg_i_2/O
                         net (fo=1, routed)           0.475     7.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg0
    SLICE_X51Y65         LDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.186ns (35.973%)  route 0.331ns (64.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/Q
                         net (fo=5, routed)           0.184     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg_0
    SLICE_X51Y64         LUT5 (Prop_lut5_I4_O)        0.045     1.253 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg_i_2/O
                         net (fo=1, routed)           0.147     1.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg0
    SLICE_X51Y65         LDPE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 1.165ns (30.355%)  route 2.673ns (69.645%))
  Logic Levels:           4  (LDPE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.767     0.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.510     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.433     1.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     1.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           1.300     3.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y56         LUT4 (Prop_lut4_I2_O)        0.150     3.408 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.430     3.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_516
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.541     2.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.723ns  (logic 1.139ns (41.830%)  route 1.584ns (58.170%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.767     0.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.510     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.433     1.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     1.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.641     2.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124     2.723 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_519
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.454     2.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 1.139ns (41.845%)  route 1.583ns (58.155%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.767     0.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.510     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.433     1.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     1.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.640     2.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124     2.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     2.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_520
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.454     2.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__0/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 1.139ns (43.624%)  route 1.472ns (56.376%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.767     0.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.510     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.433     1.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     1.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.529     2.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124     2.611 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_517
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.454     2.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.524ns  (logic 1.139ns (45.120%)  route 1.385ns (54.880%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.767     0.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.510     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.433     1.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     1.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.442     2.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.124     2.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_518
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.459     2.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.304ns  (logic 0.891ns (68.314%)  route 0.413ns (31.686%))
  Logic Levels:           2  (LDPE=1 LUT6=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.767     0.767 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.413     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/valid_in_reg
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ready_in_reg_i_1/O
                         net (fo=1, routed)           0.000     1.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg_1
    SLICE_X51Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       1.461     2.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.270ns (64.705%)  route 0.147ns (35.295%))
  Logic Levels:           2  (LDPE=1 LUT6=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.225     0.225 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.147     0.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/valid_in_reg
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ready_in_reg_i_1/O
                         net (fo=1, routed)           0.000     0.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg_1
    SLICE_X51Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y64         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/ready_in_reg_reg/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.360ns (43.197%)  route 0.473ns (56.803%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.225     0.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.170     0.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.135     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.168     0.788    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_518
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.360ns (40.317%)  route 0.533ns (59.683%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.225     0.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.170     0.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.135     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.228     0.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_517
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.360ns (38.922%)  route 0.565ns (61.078%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.225     0.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.170     0.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.135     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.260     0.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_519
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.360ns (38.922%)  route 0.565ns (61.078%))
  Logic Levels:           4  (LDPE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.225     0.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.170     0.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.135     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.260     0.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_520
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.808     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__0/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.357ns (26.253%)  route 1.003ns (73.747%))
  Logic Levels:           4  (LDPE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         LDPE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/G
    SLICE_X51Y65         LDPE (EnToQ_ldpe_G_Q)        0.225     0.225 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg_reg/Q
                         net (fo=2, routed)           0.170     0.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/valid_in_reg
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.135     0.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state_reg[1]_rep__0_1
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.540     1.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_2_n_0
    SLICE_X65Y56         LUT4 (Prop_lut4_I2_O)        0.042     1.202 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.158     1.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/blakley_mul_inst_n_516
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10909, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[2]/C





