---
date: 2019-08-30
layout: post
title: CMOS Circuit Design - book notes
tags: chips, cmos
---

<a href="{% post_url 2019-08-30-cmos-ckt-design %}">
    <img src="/px/chips/cmos-ckt-design-sim-3rd.png" width="95%">
</a>

<div style="columns: 3;">

<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch01-intro.pdf"><strong>Introduction</strong></a>
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch02-well.pdf"><strong>Wells</strong></a><br>
    Patterning<br>
    Layout<br>
    Resistance Calculations<br>
    N-Well/Substrate Diode<br>
    RC Delay<br>
    Twin Wells
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch03-metal.pdf"><strong>Metal Layers</strong></a><br>
    Bonding pads<br>
    Metal & Via characteristics<br>
    Crosstalk<br>
    Ground Bounce<br>
    Layout Examples
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch04-active-poly.pdf"><strong>Active & Poly Layers</strong></a><br>
    Layout<br>
    Wire Connections<br>
    ESD Protection
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch05-res-caps-fets.pdf"><strong>Resistors, Capacitors, MOSFETs</strong></a><br>
    Resistors<br>
    Capacitors<br>
    MOSFETs<br>
    Layout Examples
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch06-mosfet-ops.pdf"><strong>MOSFET basics</strong></a><br>
    Capacitance<br>
    Threshold Voltage<br>
    I/V characteristics<br>
    Spice Modeling<br>
    Short-Channel Factors
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch07-fabrication.pdf"><strong>Manufacturing Basics</strong></a><br>
    Unit Processes<br>
    Process Integration<br>
    Backend
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch08-noise.pdf"><strong>Noise</strong></a><br>
    Signals<br>
    Circuit Noise<br>
    Discussion
</div>

<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch09-analog-models.pdf"><strong>Analog Models</strong></a><br>
    Long-Channel MOSFETs<br>
    Short-Channel MOSFETs<br>
    Noise Modeling
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch10-digital-models.pdf"><strong>Digital Models</strong></a><br>
    Model<br>
    Pass Gates<br>
    Measurements
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch11-inverter.pdf"><strong>Inverters</strong></a><br>
    DC Behavior<br>
    Switching Behavior<br>
    Layout<br>
    Large-Load Sizing<br>
    Other Configurations
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch12-static-logic.pdf"><strong>Static Logic</strong></a><br>
    DC Behavior<br>
    Layout<br>
    Switching Behavior<br>
    Complex Gates
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch13-clocked-logic.pdf"><strong>Clocked Logic</strong></a><br>
    <!--
    <a href="/cmos/transmission-gates.html">Transmission Gates</a><br>
    -->
    Transmission Gates<br>
    Applications<br>
    Latches & FlipFlops<br>
    Examples
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch14-dynamic-logic.pdf"><strong>Dynamic Logic</strong></a><br>
    Fundamentals<br>
    Clocked Logic
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch15-layout-basics.pdf"><strong>Layout Basics</strong></a><br>
    Chip Layout<br>
    Steps
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch16-memory-basics.pdf"><strong>Memory Basics</strong></a><br>
    Arrays<br>
    Peripheries<br>
    Bitcells
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch17-sensing.pdf"><strong>Sensing Circuits</strong></a><br>
    Intro<br>
    Resistive Memory<br>
    CMOS Imagers
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch18-special-ckts.pdf"><strong>Special-Purpose Circuits</strong></a><br>
    Schmitt Triggers<br>
    Multivibrators<br>
    Input Buffers<br>
    Charge Pumps
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch19-digital-plls.pdf"><strong>Digital PLLs</strong></a><br>
    Phase Detector<br>
    Voltage-Controlled Oscillator (VCO)<br>
    Loop Filter<br>
    System Factors<br>
    Delay-Locked Loops<br>
    Examples
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch20-current-mirrors.pdf"><strong>Current Mirrors</strong></a><br>
    Intro<br>
    Cascoding<br>
    Biasing
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch21-amplifiers.pdf"><strong>Amplifiers</strong></a><br>
    Gate-Drain-Connected Loads<br>
    Current Source Loads<br>
    Push-Pull Amps
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch22-diff-amplifiers.pdf"><strong>Differential Amplifiers</strong></a><br>
    Source-Coupled Pair<br>
    Source Cross-Coupled Pair<br>
    Cascode Loads<br>
    Wide-Swing Diff Amps    
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch23-voltage-refs.pdf"><strong>Voltage References</strong></a><br>
    MOSFET-Resistor Refs<br>
    Parasitic Diode-Based Refs
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch24-op-amps.pdf"><strong>Operational Amplifiers (OAs)</strong></a><br>
    2-Stage OAs<br>
    OA with Output Buffer<br>
    Operational Transconductance Amp (OTA)<br>
    Gain Enhancement<br>
    Examples
</div>

<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch25-dynamic-analog-ckts.pdf"><strong>Dynamic Analog Circuits</strong></a><br>
    MOSFET switches<br>
    Fully-Differential Ckts<br>
    Switched-Capacitor Ckts<br>
    Examples
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch26-op-amps-p2.pdf"><strong>Operational Amplifiers, Pt.2</strong></a><br>
    Biasing for Power & Speed<br>
    Concepts<br>
    Basic Design<br>
    Design using Switched-Capacitor CMFB
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch27-nonlinear-analog-ckts.pdf"><strong>Nonlinear Analog Circuits</strong></a><br>
    Comparators<br>
    Adaptive Biasing<br>
    Analog Multipliers
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch28-data-cnvrtr-basics.pdf"><strong>Data Converters</strong></a><br>
    Analog vs Discrete Time Signals<br>
    Analog-to-Digital Conversion<br>
    Sample & Hold (S/H)<br>
    Digital-to-Analog (DAC) Specs<br>
    Analog-to-Digital (ADC) Specs<br>
    Mixed-Signal Layout Issues
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch29-data-cnvrtr-archs.pdf"><strong>Data Converter Architectures</strong></a><br>
    DAC Architectures<br>
    ADC Architectures
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch30-data-cnvrtr-design.pdf"><strong>Data Converter Designs</strong></a><br>
    R-2R DAC Topologies<br>
    OAs in Data Converters<br>
    Implementing ADCs
</div>


<div class="textcard">
<a href="/pdfs/cmos_layout_sim/ch31-feedback-amps.pdf"><strong>Feedback Amplifiers</strong></a><br>
    Feedback Equation<br>
    Negative Feedback Properties<br>
    Recognizing Feedback Topologies<br>
    Voltage Amp<br>
    Transimpedance Amp<br>
    Transconductance Amp<br>
    Current Amp<br>
    Stability<br>
    Examples
</div>

</div>