# Details

Date : 2022-08-01 18:34:18

Directory d:\\git\\clash-moisc\\Clash\\ClashProject

Total : 92 files,  16079 codes, 1113 comments, 1507 blanks, all 18699 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [README.md](/README.md) | Markdown | 253 | 2 | 78 | 333 |
| [Setup.hs](/Setup.hs) | Haskell | 4 | 0 | 2 | 6 |
| [bin/Clash.hs](/bin/Clash.hs) | Haskell | 5 | 0 | 3 | 8 |
| [bin/Clashi.hs](/bin/Clashi.hs) | Haskell | 5 | 0 | 3 | 8 |
| [compileSpeicherTest.vcd](/compileSpeicherTest.vcd) | vcd | 64 | 0 | 1 | 65 |
| [doc/Graph.svg](/doc/Graph.svg) | XML | 482 | 115 | 130 | 727 |
| [doc/statemachine.dot](/doc/statemachine.dot) | Graphviz (DOT) | 147 | 1 | 16 | 164 |
| [generate_alu.sh](/generate_alu.sh) | Shell Script | 2 | 3 | 1 | 6 |
| [generate_fsm.sh](/generate_fsm.sh) | Shell Script | 2 | 3 | 1 | 6 |
| [generate_iobuf.sh](/generate_iobuf.sh) | Shell Script | 1 | 3 | 1 | 5 |
| [generate_ioctr.sh](/generate_ioctr.sh) | Shell Script | 1 | 3 | 1 | 5 |
| [generate_mem.sh](/generate_mem.sh) | Shell Script | 1 | 3 | 1 | 5 |
| [generate_moisc.sh](/generate_moisc.sh) | Shell Script | 1 | 3 | 1 | 5 |
| [mosicImpl.cabal](/mosicImpl.cabal) | Cabal | 107 | 11 | 16 | 134 |
| [mydump.vcd](/mydump.vcd) | vcd | 16 | 0 | 1 | 17 |
| [src/CyclicAccurate/CyclicAccurateInterfaces.hs](/src/CyclicAccurate/CyclicAccurateInterfaces.hs) | Haskell | 235 | 3 | 42 | 280 |
| [src/CyclicAccurate/CyclicAccurateMOISC.hs](/src/CyclicAccurate/CyclicAccurateMOISC.hs) | Haskell | 35 | 0 | 8 | 43 |
| [src/CyclicAccurate/CyclicAccurateStates.hs](/src/CyclicAccurate/CyclicAccurateStates.hs) | Haskell | 42 | 0 | 2 | 44 |
| [src/CyclicAccurate/Fsm.hs](/src/CyclicAccurate/Fsm.hs) | Haskell | 930 | 203 | 107 | 1,240 |
| [src/CyclicAccurate/IoBuffer.hs](/src/CyclicAccurate/IoBuffer.hs) | Haskell | 31 | 23 | 9 | 63 |
| [src/CyclicAccurate/IoController.hs](/src/CyclicAccurate/IoController.hs) | Haskell | 88 | 23 | 6 | 117 |
| [src/CyclicMonad/MonadInterfaces.hs](/src/CyclicMonad/MonadInterfaces.hs) | Haskell | 254 | 4 | 42 | 300 |
| [src/CyclicMonad/MonadMoisc.hs](/src/CyclicMonad/MonadMoisc.hs) | Haskell | 417 | 9 | 23 | 449 |
| [src/Example/Bundletest.hs](/src/Example/Bundletest.hs) | Haskell | 28 | 1 | 3 | 32 |
| [src/Example/MonadTest.hs](/src/Example/MonadTest.hs) | Haskell | 0 | 46 | 1 | 47 |
| [src/Example/MonoidTest.hs](/src/Example/MonoidTest.hs) | Haskell | 40 | 3 | 14 | 57 |
| [src/Example/Project.hs](/src/Example/Project.hs) | Haskell | 6 | 10 | 4 | 20 |
| [src/Example/RWStest.hs](/src/Example/RWStest.hs) | Haskell | 59 | 3 | 21 | 83 |
| [src/JoinedState/JoinedStateFSM.hs](/src/JoinedState/JoinedStateFSM.hs) | Haskell | 245 | 16 | 47 | 308 |
| [src/StandardEntities/Alu.hs](/src/StandardEntities/Alu.hs) | Haskell | 88 | 53 | 8 | 149 |
| [src/StandardEntities/Barbies.hs](/src/StandardEntities/Barbies.hs) | Haskell | 22 | 1 | 6 | 29 |
| [src/StandardEntities/Instructions.hs](/src/StandardEntities/Instructions.hs) | Haskell | 48 | 1 | 4 | 53 |
| [src/StandardEntities/Mem.hs](/src/StandardEntities/Mem.hs) | Haskell | 33 | 19 | 10 | 62 |
| [src/StandardEntities/Registers.hs](/src/StandardEntities/Registers.hs) | Haskell | 43 | 1 | 17 | 61 |
| [stack.yaml](/stack.yaml) | YAML | 11 | 0 | 2 | 13 |
| [stack.yaml.lock](/stack.yaml.lock) | YAML | 70 | 4 | 2 | 76 |
| [tests/Tests/Example/Project.hs](/tests/Tests/Example/Project.hs) | Haskell | 19 | 0 | 8 | 27 |
| [tests/doctests.hs](/tests/doctests.hs) | Haskell | 16 | 0 | 5 | 21 |
| [tests/unittests.hs](/tests/unittests.hs) | Haskell | 7 | 0 | 4 | 11 |
| [verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.sdc](/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.v](/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.v) | Verilog | 237 | 85 | 99 | 421 |
| [verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer_shim.cpp](/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer_shim.cpp) | C++ | 13 | 0 | 10 | 23 |
| [verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/clash-manifest.json](/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/clash-manifest.json) | JSON | 112 | 0 | 0 | 112 |
| [verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/edam.py](/verilog/Lib.IoBuffer.topEntityComparisonIoBuffer/edam.py) | Python | 50 | 15 | 7 | 72 |
| [verilog/Main.topEntity/DramTest.sdc](/verilog/Main.topEntity/DramTest.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [verilog/Main.topEntity/DramTest.v](/verilog/Main.topEntity/DramTest.v) | Verilog | 62 | 17 | 21 | 100 |
| [verilog/Main.topEntity/DramTest_shim.cpp](/verilog/Main.topEntity/DramTest_shim.cpp) | C++ | 13 | 0 | 10 | 23 |
| [verilog/Main.topEntity/clash-manifest.json](/verilog/Main.topEntity/clash-manifest.json) | JSON | 102 | 0 | 0 | 102 |
| [verilog/Main.topEntity/edam.py](/verilog/Main.topEntity/edam.py) | Python | 55 | 15 | 7 | 77 |
| [vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU.sdc](/vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU.vhdl](/vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU.vhdl) | VHDL | 188 | 27 | 41 | 256 |
| [vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU_types.vhdl](/vhdl/Lib.Alu.topEntitiyComparisonAlu/ALU_types.vhdl) | VHDL | 132 | 0 | 8 | 140 |
| [vhdl/Lib.Alu.topEntitiyComparisonAlu/clash-manifest.json](/vhdl/Lib.Alu.topEntitiyComparisonAlu/clash-manifest.json) | JSON | 140 | 0 | 0 | 140 |
| [vhdl/Lib.Alu.topEntitiyComparisonAlu/edam.py](/vhdl/Lib.Alu.topEntitiyComparisonAlu/edam.py) | Python | 55 | 15 | 7 | 77 |
| [vhdl/Lib.Alu.topEntityAlu/ALU.vhdl](/vhdl/Lib.Alu.topEntityAlu/ALU.vhdl) | VHDL | 130 | 24 | 29 | 183 |
| [vhdl/Lib.Alu.topEntityAlu/ALU_types.vhdl](/vhdl/Lib.Alu.topEntityAlu/ALU_types.vhdl) | VHDL | 120 | 0 | 7 | 127 |
| [vhdl/Lib.Alu.topEntityAlu/clash-manifest.json](/vhdl/Lib.Alu.topEntityAlu/clash-manifest.json) | JSON | 112 | 0 | 0 | 112 |
| [vhdl/Lib.Alu.topEntityAlu/edam.py](/vhdl/Lib.Alu.topEntityAlu/edam.py) | Python | 50 | 15 | 7 | 72 |
| [vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM.sdc](/vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM.vhdl](/vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM.vhdl) | VHDL | 2,165 | 28 | 97 | 2,290 |
| [vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM_types.vhdl](/vhdl/Lib.Fsm.topEntitiyComparisonFsm/FSM_types.vhdl) | VHDL | 397 | 0 | 9 | 406 |
| [vhdl/Lib.Fsm.topEntitiyComparisonFsm/clash-manifest.json](/vhdl/Lib.Fsm.topEntitiyComparisonFsm/clash-manifest.json) | JSON | 258 | 0 | 0 | 258 |
| [vhdl/Lib.Fsm.topEntitiyComparisonFsm/edam.py](/vhdl/Lib.Fsm.topEntitiyComparisonFsm/edam.py) | Python | 55 | 15 | 7 | 77 |
| [vhdl/Lib.Fsm.topEntityFsm/FSM.sdc](/vhdl/Lib.Fsm.topEntityFsm/FSM.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.Fsm.topEntityFsm/FSM.vhdl](/vhdl/Lib.Fsm.topEntityFsm/FSM.vhdl) | VHDL | 2,047 | 18 | 81 | 2,146 |
| [vhdl/Lib.Fsm.topEntityFsm/FSM_types.vhdl](/vhdl/Lib.Fsm.topEntityFsm/FSM_types.vhdl) | VHDL | 353 | 0 | 8 | 361 |
| [vhdl/Lib.Fsm.topEntityFsm/clash-manifest.json](/vhdl/Lib.Fsm.topEntityFsm/clash-manifest.json) | JSON | 266 | 0 | 0 | 266 |
| [vhdl/Lib.Fsm.topEntityFsm/edam.py](/vhdl/Lib.Fsm.topEntityFsm/edam.py) | Python | 55 | 15 | 7 | 77 |
| [vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.sdc](/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.vhdl](/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer.vhdl) | VHDL | 327 | 90 | 119 | 536 |
| [vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer_types.vhdl](/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/IoBuffer_types.vhdl) | VHDL | 110 | 0 | 7 | 117 |
| [vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/clash-manifest.json](/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/clash-manifest.json) | JSON | 112 | 0 | 0 | 112 |
| [vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/edam.py](/vhdl/Lib.IoBuffer.topEntityComparisonIoBuffer/edam.py) | Python | 55 | 15 | 7 | 77 |
| [vhdl/Lib.Mem.topEntitiyComparisonMem/Mem.sdc](/vhdl/Lib.Mem.topEntitiyComparisonMem/Mem.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.Mem.topEntitiyComparisonMem/Mem.vhdl](/vhdl/Lib.Mem.topEntitiyComparisonMem/Mem.vhdl) | VHDL | 94 | 19 | 22 | 135 |
| [vhdl/Lib.Mem.topEntitiyComparisonMem/Mem_types.vhdl](/vhdl/Lib.Mem.topEntitiyComparisonMem/Mem_types.vhdl) | VHDL | 105 | 0 | 9 | 114 |
| [vhdl/Lib.Mem.topEntitiyComparisonMem/clash-manifest.json](/vhdl/Lib.Mem.topEntitiyComparisonMem/clash-manifest.json) | JSON | 123 | 0 | 0 | 123 |
| [vhdl/Lib.Mem.topEntitiyComparisonMem/edam.py](/vhdl/Lib.Mem.topEntitiyComparisonMem/edam.py) | Python | 60 | 15 | 7 | 82 |
| [vhdl/Lib.Mosic.topEntity/Lib_Mosic_topEntity_types.vhdl](/vhdl/Lib.Mosic.topEntity/Lib_Mosic_topEntity_types.vhdl) | VHDL | 441 | 0 | 9 | 450 |
| [vhdl/Lib.Mosic.topEntity/clash-manifest.json](/vhdl/Lib.Mosic.topEntity/clash-manifest.json) | JSON | 109 | 0 | 0 | 109 |
| [vhdl/Lib.Mosic.topEntity/edam.py](/vhdl/Lib.Mosic.topEntity/edam.py) | Python | 60 | 15 | 7 | 82 |
| [vhdl/Lib.Mosic.topEntity/topentity.sdc](/vhdl/Lib.Mosic.topEntity/topentity.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.Mosic.topEntity/topentity.vhdl](/vhdl/Lib.Mosic.topEntity/topentity.vhdl) | VHDL | 2,355 | 62 | 119 | 2,536 |
| [vhdl/Lib.topEntityComparisonIoController/IoCtr.sdc](/vhdl/Lib.topEntityComparisonIoController/IoCtr.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Lib.topEntityComparisonIoController/IoCtr.vhdl](/vhdl/Lib.topEntityComparisonIoController/IoCtr.vhdl) | VHDL | 165 | 12 | 30 | 207 |
| [vhdl/Lib.topEntityComparisonIoController/IoCtr_types.vhdl](/vhdl/Lib.topEntityComparisonIoController/IoCtr_types.vhdl) | VHDL | 174 | 0 | 7 | 181 |
| [vhdl/Lib.topEntityComparisonIoController/clash-manifest.json](/vhdl/Lib.topEntityComparisonIoController/clash-manifest.json) | JSON | 133 | 0 | 0 | 133 |
| [vhdl/Lib.topEntityComparisonIoController/edam.py](/vhdl/Lib.topEntityComparisonIoController/edam.py) | Python | 55 | 15 | 7 | 77 |
| [vhdl/Main.topEntity/Main_topEntity_types.vhdl](/vhdl/Main.topEntity/Main_topEntity_types.vhdl) | VHDL | 142 | 0 | 8 | 150 |
| [vhdl/Main.topEntity/clash-manifest.json](/vhdl/Main.topEntity/clash-manifest.json) | JSON | 108 | 0 | 0 | 108 |
| [vhdl/Main.topEntity/topEntity.sdc](/vhdl/Main.topEntity/topEntity.sdc) | Xilinx Design Constraints | 1 | 0 | 2 | 3 |
| [vhdl/Main.topEntity/topEntity.vhdl](/vhdl/Main.topEntity/topEntity.vhdl) | VHDL | 316 | 11 | 16 | 343 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)