<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterPressure.h source code [llvm/llvm/include/llvm/CodeGen/RegisterPressure.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::IntervalPressure,llvm::LiveRegSet,llvm::PressureChange,llvm::PressureDiff,llvm::PressureDiffs,llvm::RegPressureDelta,llvm::RegPressureTracker,llvm::RegionPressure,llvm::RegisterMaskPair,llvm::RegisterOperands,llvm::RegisterPressure "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/RegisterPressure.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='RegisterPressure.h.html'>RegisterPressure.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterPressure.h - Dynamic Register Pressure -----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the RegisterPressure class which can be used to track</i></td></tr>
<tr><th id="10">10</th><td><i>// MachineInstr level register pressure.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_REGISTERPRESSURE_H">LLVM_CODEGEN_REGISTERPRESSURE_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_REGISTERPRESSURE_H" data-ref="_M/LLVM_CODEGEN_REGISTERPRESSURE_H">LLVM_CODEGEN_REGISTERPRESSURE_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" id="llvm::RegisterClassInfo">RegisterClassInfo</a>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>struct</b> <dfn class="type def" id="llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</dfn> {</td></tr>
<tr><th id="40">40</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</dfn>; <i class="doc">///&lt; Virtual register or register unit.</i></td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <dfn class="decl def" id="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">RegisterMaskPair</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="218RegUnit" title='RegUnit' data-type='unsigned int' data-ref="218RegUnit">RegUnit</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="219LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="219LaneMask">LaneMask</dfn>)</td></tr>
<tr><th id="44">44</th><td>      : <a class="member" href="#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>(<a class="local col8 ref" href="#218RegUnit" title='RegUnit' data-ref="218RegUnit">RegUnit</a>), <a class="member" href="#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a><a class="ref" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_">(</a><a class="local col9 ref" href="#219LaneMask" title='LaneMask' data-ref="219LaneMask">LaneMask</a>) {}</td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// Base class for register pressure results.</i></td></tr>
<tr><th id="48">48</th><td><b>struct</b> <dfn class="type def" id="llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</dfn> {</td></tr>
<tr><th id="49">49</th><td>  <i class="doc">/// Map of max reg pressure indexed by pressure set ID, not class ID.</i></td></tr>
<tr><th id="50">50</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure">MaxSetPressure</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <i class="doc">/// List of live in virtual registers or physical register units.</i></td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>,<var>8</var>&gt; <dfn class="decl" id="llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>,<var>8</var>&gt; <dfn class="decl" id="llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE" title='llvm::RegisterPressure::dump' data-ref="_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="220TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="220TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// RegisterPressure computed within a region of instructions delimited by</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// TopIdx and BottomIdx.  During pressure computation, the maximum pressure per</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// register pressure set is increased. Once pressure within a region is fully</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// computed, the live-in and live-out sets are recorded.</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">///</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// This is preferable to RegionPressure when LiveIntervals are available,</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// because delimiting regions by SlotIndex is more robust and convenient than</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// holding block iterators. The block contents can change without invalidating</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// the pressure result.</i></td></tr>
<tr><th id="68">68</th><td><b>struct</b> <dfn class="type def" id="llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</dfn> : <a class="type" href="#llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</a> {</td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Record the boundary of the region being tracked.</i></td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl" id="llvm::IntervalPressure::TopIdx" title='llvm::IntervalPressure::TopIdx' data-ref="llvm::IntervalPressure::TopIdx">TopIdx</dfn>;</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl" id="llvm::IntervalPressure::BottomIdx" title='llvm::IntervalPressure::BottomIdx' data-ref="llvm::IntervalPressure::BottomIdx">BottomIdx</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16IntervalPressure5resetEv" title='llvm::IntervalPressure::reset' data-ref="_ZN4llvm16IntervalPressure5resetEv">reset</dfn>();</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE" title='llvm::IntervalPressure::openTop' data-ref="_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE">openTop</dfn>(<a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="221NextTop" title='NextTop' data-type='llvm::SlotIndex' data-ref="221NextTop">NextTop</dfn>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE" title='llvm::IntervalPressure::openBottom' data-ref="_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE">openBottom</dfn>(<a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="222PrevBottom" title='PrevBottom' data-type='llvm::SlotIndex' data-ref="222PrevBottom">PrevBottom</dfn>);</td></tr>
<tr><th id="78">78</th><td>};</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// RegisterPressure computed within a region of instructions delimited by</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// TopPos and BottomPos. This is a less precise version of IntervalPressure for</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">/// use when LiveIntervals are unavailable.</i></td></tr>
<tr><th id="83">83</th><td><b>struct</b> <dfn class="type def" id="llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</dfn> : <a class="type" href="#llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</a> {</td></tr>
<tr><th id="84">84</th><td>  <i class="doc">/// Record the boundary of the region being tracked.</i></td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl" id="llvm::RegionPressure::TopPos" title='llvm::RegionPressure::TopPos' data-ref="llvm::RegionPressure::TopPos">TopPos</dfn>;</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl" id="llvm::RegionPressure::BottomPos" title='llvm::RegionPressure::BottomPos' data-ref="llvm::RegionPressure::BottomPos">BottomPos</dfn>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14RegionPressure5resetEv" title='llvm::RegionPressure::reset' data-ref="_ZN4llvm14RegionPressure5resetEv">reset</dfn>();</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegionPressure::openTop' data-ref="_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">openTop</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="223PrevTop" title='PrevTop' data-type='MachineBasicBlock::const_iterator' data-ref="223PrevTop">PrevTop</dfn>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegionPressure::openBottom' data-ref="_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">openBottom</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="224PrevBottom" title='PrevBottom' data-type='MachineBasicBlock::const_iterator' data-ref="224PrevBottom">PrevBottom</dfn>);</td></tr>
<tr><th id="93">93</th><td>};</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i class="doc">/// Capture a change in pressure for a single pressure set. UnitInc may be</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// expressed in terms of upward or downward pressure depending on the client</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">/// and will be dynamically adjusted for current liveness.</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">///</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">/// Pressure increments are tiny, typically 1-2 units, and this is only for</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">/// heuristics, so we don't check UnitInc overflow. Instead, we may have a</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// higher level assert that pressure is consistent within a region. We also</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">/// effectively ignore dead defs which don't affect heuristics much.</i></td></tr>
<tr><th id="103">103</th><td><b>class</b> <dfn class="type def" id="llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</dfn> {</td></tr>
<tr><th id="104">104</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</dfn> = <var>0</var>; <i>// ID+1. 0=Invalid.</i></td></tr>
<tr><th id="105">105</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="decl" id="llvm::PressureChange::UnitInc" title='llvm::PressureChange::UnitInc' data-ref="llvm::PressureChange::UnitInc">UnitInc</dfn> = <var>0</var>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><b>public</b>:</td></tr>
<tr><th id="108">108</th><td>  <dfn class="decl def" id="_ZN4llvm14PressureChangeC1Ev" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ev">PressureChange</dfn>() = <b>default</b>;</td></tr>
<tr><th id="109">109</th><td>  <dfn class="decl def" id="_ZN4llvm14PressureChangeC1Ej" title='llvm::PressureChange::PressureChange' data-ref="_ZN4llvm14PressureChangeC1Ej">PressureChange</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="225id" title='id' data-type='unsigned int' data-ref="225id">id</dfn>): <a class="member" href="#llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</a>(<a class="local col5 ref" href="#225id" title='id' data-ref="225id">id</a> + <var>1</var>) {</td></tr>
<tr><th id="110">110</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (id &lt; std::numeric_limits&lt;uint16_t&gt;::max() &amp;&amp; &quot;PSetID overflow.&quot;) ? void (0) : __assert_fail (&quot;id &lt; std::numeric_limits&lt;uint16_t&gt;::max() &amp;&amp; \&quot;PSetID overflow.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterPressure.h&quot;, 110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#225id" title='id' data-ref="225id">id</a> &lt; std::<a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsItE3maxEv" title='std::numeric_limits&lt;unsigned short&gt;::max' data-ref="_ZNSt14numeric_limitsItE3maxEv">max</a>() &amp;&amp; <q>"PSetID overflow."</q>);</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</a> &gt; <var>0</var>; }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14PressureChange7getPSetEv" title='llvm::PressureChange::getPSet' data-ref="_ZNK4llvm14PressureChange7getPSetEv">getPSet</dfn>() <em>const</em> {</td></tr>
<tr><th id="116">116</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;invalid PressureChange&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;invalid PressureChange\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterPressure.h&quot;, 116, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14PressureChange7isValidEv" title='llvm::PressureChange::isValid' data-ref="_ZNK4llvm14PressureChange7isValidEv">isValid</a>() &amp;&amp; <q>"invalid PressureChange"</q>);</td></tr>
<tr><th id="117">117</th><td>    <b>return</b> <a class="member" href="#llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</a> - <var>1</var>;</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i>// If PSetID is invalid, return UINT16_MAX to give it lowest priority.</i></td></tr>
<tr><th id="121">121</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14PressureChange12getPSetOrMaxEv" title='llvm::PressureChange::getPSetOrMax' data-ref="_ZNK4llvm14PressureChange12getPSetOrMaxEv">getPSetOrMax</dfn>() <em>const</em> {</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> (<a class="member" href="#llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</a> - <var>1</var>) &amp; <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsItE3maxEv" title='std::numeric_limits&lt;unsigned short&gt;::max' data-ref="_ZNSt14numeric_limitsItE3maxEv">max</a>();</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm14PressureChange10getUnitIncEv" title='llvm::PressureChange::getUnitInc' data-ref="_ZNK4llvm14PressureChange10getUnitIncEv">getUnitInc</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::PressureChange::UnitInc" title='llvm::PressureChange::UnitInc' data-ref="llvm::PressureChange::UnitInc">UnitInc</a>; }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14PressureChange10setUnitIncEi" title='llvm::PressureChange::setUnitInc' data-ref="_ZN4llvm14PressureChange10setUnitIncEi">setUnitInc</dfn>(<em>int</em> <dfn class="local col6 decl" id="226Inc" title='Inc' data-type='int' data-ref="226Inc">Inc</dfn>) { <a class="member" href="#llvm::PressureChange::UnitInc" title='llvm::PressureChange::UnitInc' data-ref="llvm::PressureChange::UnitInc">UnitInc</a> = <a class="local col6 ref" href="#226Inc" title='Inc' data-ref="226Inc">Inc</a>; }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14PressureChangeeqERKS0_" title='llvm::PressureChange::operator==' data-ref="_ZNK4llvm14PressureChangeeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> &amp;<dfn class="local col7 decl" id="227RHS" title='RHS' data-type='const llvm::PressureChange &amp;' data-ref="227RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <a class="member" href="#llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</a> == <a class="local col7 ref" href="#227RHS" title='RHS' data-ref="227RHS">RHS</a>.<a class="member" href="#llvm::PressureChange::PSetID" title='llvm::PressureChange::PSetID' data-ref="llvm::PressureChange::PSetID">PSetID</a> &amp;&amp; <a class="member" href="#llvm::PressureChange::UnitInc" title='llvm::PressureChange::UnitInc' data-ref="llvm::PressureChange::UnitInc">UnitInc</a> == <a class="local col7 ref" href="#227RHS" title='RHS' data-ref="227RHS">RHS</a>.<a class="member" href="#llvm::PressureChange::UnitInc" title='llvm::PressureChange::UnitInc' data-ref="llvm::PressureChange::UnitInc">UnitInc</a>;</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td>};</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i class="doc">/// List of PressureChanges in order of increasing, unique PSetID.</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">///</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// Use a small fixed number, because we can fit more PressureChanges in an</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// empty SmallVector than ever need to be tracked per register class. If more</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">/// PSets are affected, then we only track the most constrained.</i></td></tr>
<tr><th id="139">139</th><td><b>class</b> <dfn class="type def" id="llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</dfn> {</td></tr>
<tr><th id="140">140</th><td>  <i>// The initial design was for MaxPSets=4, but that requires PSet partitions,</i></td></tr>
<tr><th id="141">141</th><td><i>  // which are not yet implemented. (PSet partitions are equivalent PSets given</i></td></tr>
<tr><th id="142">142</th><td><i>  // the register classes actually in use within the scheduling region.)</i></td></tr>
<tr><th id="143">143</th><td>  <b>enum</b> { <dfn class="enum" id="llvm::PressureDiff::MaxPSets" title='llvm::PressureDiff::MaxPSets' data-ref="llvm::PressureDiff::MaxPSets">MaxPSets</dfn> = <var>16</var> };</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="decl" id="llvm::PressureDiff::PressureChanges" title='llvm::PressureDiff::PressureChanges' data-ref="llvm::PressureDiff::PressureChanges">PressureChanges</dfn>[<a class="enum" href="#llvm::PressureDiff::MaxPSets" title='llvm::PressureDiff::MaxPSets' data-ref="llvm::PressureDiff::MaxPSets">MaxPSets</a>];</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <b>using</b> <dfn class="typedef" id="llvm::PressureDiff::iterator" title='llvm::PressureDiff::iterator' data-type='llvm::PressureChange *' data-ref="llvm::PressureDiff::iterator">iterator</dfn> = <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> *;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <a class="typedef" href="#llvm::PressureDiff::iterator" title='llvm::PressureDiff::iterator' data-type='llvm::PressureChange *' data-ref="llvm::PressureDiff::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm12PressureDiff14nonconst_beginEv" title='llvm::PressureDiff::nonconst_begin' data-ref="_ZN4llvm12PressureDiff14nonconst_beginEv">nonconst_begin</dfn>() { <b>return</b> &amp;<a class="member" href="#llvm::PressureDiff::PressureChanges" title='llvm::PressureDiff::PressureChanges' data-ref="llvm::PressureDiff::PressureChanges">PressureChanges</a>[<var>0</var>]; }</td></tr>
<tr><th id="150">150</th><td>  <a class="typedef" href="#llvm::PressureDiff::iterator" title='llvm::PressureDiff::iterator' data-type='llvm::PressureChange *' data-ref="llvm::PressureDiff::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm12PressureDiff12nonconst_endEv" title='llvm::PressureDiff::nonconst_end' data-ref="_ZN4llvm12PressureDiff12nonconst_endEv">nonconst_end</dfn>() { <b>return</b> &amp;<a class="member" href="#llvm::PressureDiff::PressureChanges" title='llvm::PressureDiff::PressureChanges' data-ref="llvm::PressureDiff::PressureChanges">PressureChanges</a>[<a class="enum" href="#llvm::PressureDiff::MaxPSets" title='llvm::PressureDiff::MaxPSets' data-ref="llvm::PressureDiff::MaxPSets">MaxPSets</a>]; }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><b>public</b>:</td></tr>
<tr><th id="153">153</th><td>  <b>using</b> <dfn class="typedef" id="llvm::PressureDiff::const_iterator" title='llvm::PressureDiff::const_iterator' data-type='const llvm::PressureChange *' data-ref="llvm::PressureDiff::const_iterator">const_iterator</dfn> = <em>const</em> <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> *;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <a class="typedef" href="#llvm::PressureDiff::const_iterator" title='llvm::PressureDiff::const_iterator' data-type='const llvm::PressureChange *' data-ref="llvm::PressureDiff::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm12PressureDiff5beginEv" title='llvm::PressureDiff::begin' data-ref="_ZNK4llvm12PressureDiff5beginEv">begin</dfn>() <em>const</em> { <b>return</b> &amp;<a class="member" href="#llvm::PressureDiff::PressureChanges" title='llvm::PressureDiff::PressureChanges' data-ref="llvm::PressureDiff::PressureChanges">PressureChanges</a>[<var>0</var>]; }</td></tr>
<tr><th id="156">156</th><td>  <a class="typedef" href="#llvm::PressureDiff::const_iterator" title='llvm::PressureDiff::const_iterator' data-type='const llvm::PressureChange *' data-ref="llvm::PressureDiff::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm12PressureDiff3endEv" title='llvm::PressureDiff::end' data-ref="_ZNK4llvm12PressureDiff3endEv">end</dfn>() <em>const</em> { <b>return</b> &amp;<a class="member" href="#llvm::PressureDiff::PressureChanges" title='llvm::PressureDiff::PressureChanges' data-ref="llvm::PressureDiff::PressureChanges">PressureChanges</a>[<a class="enum" href="#llvm::PressureDiff::MaxPSets" title='llvm::PressureDiff::MaxPSets' data-ref="llvm::PressureDiff::MaxPSets">MaxPSets</a>]; }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE" title='llvm::PressureDiff::addPressureChange' data-ref="_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE">addPressureChange</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="228RegUnit" title='RegUnit' data-type='unsigned int' data-ref="228RegUnit">RegUnit</dfn>, <em>bool</em> <dfn class="local col9 decl" id="229IsDec" title='IsDec' data-type='bool' data-ref="229IsDec">IsDec</dfn>,</td></tr>
<tr><th id="159">159</th><td>                         <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="230MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="230MRI">MRI</dfn>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE" title='llvm::PressureDiff::dump' data-ref="_ZNK4llvm12PressureDiff4dumpERKNS_18TargetRegisterInfoE">dump</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="231TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="231TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="162">162</th><td>};</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i class="doc">/// List of registers defined and used by a machine instruction.</i></td></tr>
<tr><th id="165">165</th><td><b>class</b> <dfn class="type def" id="llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</dfn> {</td></tr>
<tr><th id="166">166</th><td><b>public</b>:</td></tr>
<tr><th id="167">167</th><td>  <i class="doc">/// List of virtual registers and register units read by the instruction.</i></td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <dfn class="decl" id="llvm::RegisterOperands::Uses" title='llvm::RegisterOperands::Uses' data-ref="llvm::RegisterOperands::Uses">Uses</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <i class="doc">/// List of virtual registers and register units defined by the</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">  /// instruction which are not dead.</i></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <dfn class="decl" id="llvm::RegisterOperands::Defs" title='llvm::RegisterOperands::Defs' data-ref="llvm::RegisterOperands::Defs">Defs</dfn>;</td></tr>
<tr><th id="172">172</th><td>  <i class="doc">/// List of virtual registers and register units defined by the</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// instruction but dead.</i></td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>, <var>8</var>&gt; <dfn class="decl" id="llvm::RegisterOperands::DeadDefs" title='llvm::RegisterOperands::DeadDefs' data-ref="llvm::RegisterOperands::DeadDefs">DeadDefs</dfn>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i class="doc">/// Analyze the given instruction<span class="command"> \p</span> <span class="arg">MI</span> and fill in the Uses, Defs and</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// DeadDefs list based on the MachineOperand flags.</i></td></tr>
<tr><th id="178">178</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn>, <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="233TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="233TRI">TRI</dfn>,</td></tr>
<tr><th id="179">179</th><td>               <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="234MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="234MRI">MRI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="235TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="235TrackLaneMasks">TrackLaneMasks</dfn>,</td></tr>
<tr><th id="180">180</th><td>               <em>bool</em> <dfn class="local col6 decl" id="236IgnoreDead" title='IgnoreDead' data-type='bool' data-ref="236IgnoreDead">IgnoreDead</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i class="doc">/// Use liveness information to find dead defs not marked with a dead flag</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// and move them to the DeadDefs vector.</i></td></tr>
<tr><th id="184">184</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE" title='llvm::RegisterOperands::detectDeadDefs' data-ref="_ZN4llvm16RegisterOperands14detectDeadDefsERKNS_12MachineInstrERKNS_13LiveIntervalsE">detectDeadDefs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="237MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="237MI">MI</dfn>, <em>const</em> <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col8 decl" id="238LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="238LIS">LIS</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i class="doc">/// Use liveness information to find out which uses/defs are partially</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// undefined/dead and adjust the RegisterMaskPairs accordingly.</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">  /// If<span class="command"> \p</span> <span class="arg">AddFlagsMI</span> is given then missing read-undef and dead flags will be</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  /// added to the instruction.</i></td></tr>
<tr><th id="190">190</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE" title='llvm::RegisterOperands::adjustLaneLiveness' data-ref="_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE">adjustLaneLiveness</dfn>(<em>const</em> <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col9 decl" id="239LIS" title='LIS' data-type='const llvm::LiveIntervals &amp;' data-ref="239LIS">LIS</dfn>,</td></tr>
<tr><th id="191">191</th><td>                          <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="240MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="240MRI">MRI</dfn>, <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="241Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="241Pos">Pos</dfn>,</td></tr>
<tr><th id="192">192</th><td>                          <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="242AddFlagsMI" title='AddFlagsMI' data-type='llvm::MachineInstr *' data-ref="242AddFlagsMI">AddFlagsMI</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="193">193</th><td>};</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i class="doc">/// Array of PressureDiffs.</i></td></tr>
<tr><th id="196">196</th><td><b>class</b> <dfn class="type def" id="llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</dfn> {</td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> *<dfn class="decl" id="llvm::PressureDiffs::PDiffArray" title='llvm::PressureDiffs::PDiffArray' data-ref="llvm::PressureDiffs::PDiffArray">PDiffArray</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="198">198</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::PressureDiffs::Size" title='llvm::PressureDiffs::Size' data-ref="llvm::PressureDiffs::Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="199">199</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::PressureDiffs::Max" title='llvm::PressureDiffs::Max' data-ref="llvm::PressureDiffs::Max">Max</dfn> = <var>0</var>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>public</b>:</td></tr>
<tr><th id="202">202</th><td>  <dfn class="decl" id="_ZN4llvm13PressureDiffsC1Ev" title='llvm::PressureDiffs::PressureDiffs' data-ref="_ZN4llvm13PressureDiffsC1Ev">PressureDiffs</dfn>() = <b>default</b>;</td></tr>
<tr><th id="203">203</th><td>  <dfn class="decl def" id="_ZN4llvm13PressureDiffsD1Ev" title='llvm::PressureDiffs::~PressureDiffs' data-ref="_ZN4llvm13PressureDiffsD1Ev">~PressureDiffs</dfn>() { <a class="ref" href="../../../../../include/stdlib.h.html#free" title='free' data-ref="free">free</a>(<a class="member" href="#llvm::PressureDiffs::PDiffArray" title='llvm::PressureDiffs::PDiffArray' data-ref="llvm::PressureDiffs::PDiffArray">PDiffArray</a>); }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm13PressureDiffs5clearEv" title='llvm::PressureDiffs::clear' data-ref="_ZN4llvm13PressureDiffs5clearEv">clear</dfn>() { <a class="member" href="#llvm::PressureDiffs::Size" title='llvm::PressureDiffs::Size' data-ref="llvm::PressureDiffs::Size">Size</a> = <var>0</var>; }</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13PressureDiffs4initEj" title='llvm::PressureDiffs::init' data-ref="_ZN4llvm13PressureDiffs4initEj">init</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="243N" title='N' data-type='unsigned int' data-ref="243N">N</dfn>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="decl def" id="_ZN4llvm13PressureDiffsixEj" title='llvm::PressureDiffs::operator[]' data-ref="_ZN4llvm13PressureDiffsixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="244Idx" title='Idx' data-type='unsigned int' data-ref="244Idx">Idx</dfn>) {</td></tr>
<tr><th id="210">210</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; Size &amp;&amp; &quot;PressureDiff index out of bounds&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; Size &amp;&amp; \&quot;PressureDiff index out of bounds\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterPressure.h&quot;, 210, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#244Idx" title='Idx' data-ref="244Idx">Idx</a> &lt; <a class="member" href="#llvm::PressureDiffs::Size" title='llvm::PressureDiffs::Size' data-ref="llvm::PressureDiffs::Size">Size</a> &amp;&amp; <q>"PressureDiff index out of bounds"</q>);</td></tr>
<tr><th id="211">211</th><td>    <b>return</b> <a class="member" href="#llvm::PressureDiffs::PDiffArray" title='llvm::PressureDiffs::PDiffArray' data-ref="llvm::PressureDiffs::PDiffArray">PDiffArray</a>[<a class="local col4 ref" href="#244Idx" title='Idx' data-ref="244Idx">Idx</a>];</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td>  <em>const</em> <a class="type" href="#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="decl def" id="_ZNK4llvm13PressureDiffsixEj" title='llvm::PressureDiffs::operator[]' data-ref="_ZNK4llvm13PressureDiffsixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="245Idx" title='Idx' data-type='unsigned int' data-ref="245Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="214">214</th><td>    <b>return</b> <b>const_cast</b>&lt;<a class="type" href="#llvm::PressureDiffs" title='llvm::PressureDiffs' data-ref="llvm::PressureDiffs">PressureDiffs</a>*&gt;(<b>this</b>)-&gt;<a class="member" href="#_ZN4llvm13PressureDiffsixEj" title='llvm::PressureDiffs::operator[]' data-ref="_ZN4llvm13PressureDiffsixEj"><b>operator</b>[]</a>(<a class="local col5 ref" href="#245Idx" title='Idx' data-ref="245Idx">Idx</a>);</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// Record pressure difference induced by the given operand list to</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// node with index<span class="command"> \p</span> <span class="arg">Idx.</span></i></td></tr>
<tr><th id="219">219</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13PressureDiffs14addInstructionEjRKNS_16RegisterOperandsERKNS_19MachineRegisterInfoE" title='llvm::PressureDiffs::addInstruction' data-ref="_ZN4llvm13PressureDiffs14addInstructionEjRKNS_16RegisterOperandsERKNS_19MachineRegisterInfoE">addInstruction</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="246Idx" title='Idx' data-type='unsigned int' data-ref="246Idx">Idx</dfn>, <em>const</em> <a class="type" href="#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col7 decl" id="247RegOpers" title='RegOpers' data-type='const llvm::RegisterOperands &amp;' data-ref="247RegOpers">RegOpers</dfn>,</td></tr>
<tr><th id="220">220</th><td>                      <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="248MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="248MRI">MRI</dfn>);</td></tr>
<tr><th id="221">221</th><td>};</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i class="doc">/// Store the effects of a change in pressure on things that MI scheduler cares</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">/// about.</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">///</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">/// Excess records the value of the largest difference in register units beyond</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">/// the target's pressure limits across the affected pressure sets, where</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">/// largest is defined as the absolute value of the difference. Negative</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">/// ExcessUnits indicates a reduction in pressure that had already exceeded the</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">/// target's limits.</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">///</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">/// CriticalMax records the largest increase in the tracker's max pressure that</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">/// exceeds the critical limit for some pressure set determined by the client.</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">///</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">/// CurrentMax records the largest increase in the tracker's max pressure that</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">/// exceeds the current limit for some pressure set determined by the client.</i></td></tr>
<tr><th id="237">237</th><td><b>struct</b> <dfn class="type def" id="llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</dfn> {</td></tr>
<tr><th id="238">238</th><td>  <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="decl" id="llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</dfn>;</td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="decl" id="llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</dfn>;</td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a> <dfn class="decl" id="llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</dfn>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <dfn class="decl def" id="_ZN4llvm16RegPressureDeltaC1Ev" title='llvm::RegPressureDelta::RegPressureDelta' data-ref="_ZN4llvm16RegPressureDeltaC1Ev">RegPressureDelta</dfn>() = <b>default</b>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16RegPressureDeltaeqERKS0_" title='llvm::RegPressureDelta::operator==' data-ref="_ZNK4llvm16RegPressureDeltaeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col9 decl" id="249RHS" title='RHS' data-type='const llvm::RegPressureDelta &amp;' data-ref="249RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <a class="member" href="#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> <a class="ref" href="#_ZNK4llvm14PressureChangeeqERKS0_" title='llvm::PressureChange::operator==' data-ref="_ZNK4llvm14PressureChangeeqERKS0_">==</a> <a class="local col9 ref" href="#249RHS" title='RHS' data-ref="249RHS">RHS</a>.<a class="member" href="#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess">Excess</a> &amp;&amp; <a class="member" href="#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a> <a class="ref" href="#_ZNK4llvm14PressureChangeeqERKS0_" title='llvm::PressureChange::operator==' data-ref="_ZNK4llvm14PressureChangeeqERKS0_">==</a> <a class="local col9 ref" href="#249RHS" title='RHS' data-ref="249RHS">RHS</a>.<a class="member" href="#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax">CriticalMax</a></td></tr>
<tr><th id="246">246</th><td>      &amp;&amp; <a class="member" href="#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a> <a class="ref" href="#_ZNK4llvm14PressureChangeeqERKS0_" title='llvm::PressureChange::operator==' data-ref="_ZNK4llvm14PressureChangeeqERKS0_">==</a> <a class="local col9 ref" href="#249RHS" title='RHS' data-ref="249RHS">RHS</a>.<a class="member" href="#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax">CurrentMax</a>;</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16RegPressureDeltaneERKS0_" title='llvm::RegPressureDelta::operator!=' data-ref="_ZNK4llvm16RegPressureDeltaneERKS0_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col0 decl" id="250RHS" title='RHS' data-type='const llvm::RegPressureDelta &amp;' data-ref="250RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="249">249</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm16RegPressureDeltaeqERKS0_" title='llvm::RegPressureDelta::operator==' data-ref="_ZNK4llvm16RegPressureDeltaeqERKS0_"><b>operator</b>==</a>(<a class="local col0 ref" href="#250RHS" title='RHS' data-ref="250RHS">RHS</a>);</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td>};</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i class="doc">/// A set of live virtual registers and physical register units.</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">///</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">/// This is a wrapper around a SparseSet which deals with mapping register unit</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">/// and virtual register indexes to an index usable by the sparse set.</i></td></tr>
<tr><th id="257">257</th><td><b>class</b> <dfn class="type def" id="llvm::LiveRegSet" title='llvm::LiveRegSet' data-ref="llvm::LiveRegSet">LiveRegSet</dfn> {</td></tr>
<tr><th id="258">258</th><td><b>private</b>:</td></tr>
<tr><th id="259">259</th><td>  <b>struct</b> <dfn class="type def" id="llvm::LiveRegSet::IndexMaskPair" title='llvm::LiveRegSet::IndexMaskPair' data-ref="llvm::LiveRegSet::IndexMaskPair">IndexMaskPair</dfn> {</td></tr>
<tr><th id="260">260</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::LiveRegSet::IndexMaskPair::Index" title='llvm::LiveRegSet::IndexMaskPair::Index' data-ref="llvm::LiveRegSet::IndexMaskPair::Index">Index</dfn>;</td></tr>
<tr><th id="261">261</th><td>    <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</dfn>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <dfn class="decl def" id="_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE" title='llvm::LiveRegSet::IndexMaskPair::IndexMaskPair' data-ref="_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE">IndexMaskPair</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="251Index" title='Index' data-type='unsigned int' data-ref="251Index">Index</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="252LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="252LaneMask">LaneMask</dfn>)</td></tr>
<tr><th id="264">264</th><td>        : <a class="member" href="#llvm::LiveRegSet::IndexMaskPair::Index" title='llvm::LiveRegSet::IndexMaskPair::Index' data-ref="llvm::LiveRegSet::IndexMaskPair::Index">Index</a>(<a class="local col1 ref" href="#251Index" title='Index' data-ref="251Index">Index</a>), <a class="member" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a><a class="ref" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_">(</a><a class="local col2 ref" href="#252LaneMask" title='LaneMask' data-ref="252LaneMask">LaneMask</a>) {}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10LiveRegSet13IndexMaskPair17getSparseSetIndexEv" title='llvm::LiveRegSet::IndexMaskPair::getSparseSetIndex' data-ref="_ZNK4llvm10LiveRegSet13IndexMaskPair17getSparseSetIndexEv">getSparseSetIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="267">267</th><td>      <b>return</b> <a class="member" href="#llvm::LiveRegSet::IndexMaskPair::Index" title='llvm::LiveRegSet::IndexMaskPair::Index' data-ref="llvm::LiveRegSet::IndexMaskPair::Index">Index</a>;</td></tr>
<tr><th id="268">268</th><td>    }</td></tr>
<tr><th id="269">269</th><td>  };</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <b>using</b> <dfn class="typedef" id="llvm::LiveRegSet::RegSet" title='llvm::LiveRegSet::RegSet' data-type='SparseSet&lt;llvm::LiveRegSet::IndexMaskPair&gt;' data-ref="llvm::LiveRegSet::RegSet">RegSet</dfn> = <a class="type" href="../ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<a class="type" href="#llvm::LiveRegSet::IndexMaskPair" title='llvm::LiveRegSet::IndexMaskPair' data-ref="llvm::LiveRegSet::IndexMaskPair">IndexMaskPair</a>&gt;;</td></tr>
<tr><th id="272">272</th><td>  <a class="typedef" href="#llvm::LiveRegSet::RegSet" title='llvm::LiveRegSet::RegSet' data-type='SparseSet&lt;llvm::LiveRegSet::IndexMaskPair&gt;' data-ref="llvm::LiveRegSet::RegSet">RegSet</a> <dfn class="decl" id="llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</dfn>;</td></tr>
<tr><th id="273">273</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::LiveRegSet::NumRegUnits" title='llvm::LiveRegSet::NumRegUnits' data-ref="llvm::LiveRegSet::NumRegUnits">NumRegUnits</dfn>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj" title='llvm::LiveRegSet::getSparseIndexFromReg' data-ref="_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj">getSparseIndexFromReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="253Reg" title='Reg' data-type='unsigned int' data-ref="253Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="276">276</th><td>    <b>if</b> (<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#253Reg" title='Reg' data-ref="253Reg">Reg</a>))</td></tr>
<tr><th id="277">277</th><td>      <b>return</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col3 ref" href="#253Reg" title='Reg' data-ref="253Reg">Reg</a>) + <a class="member" href="#llvm::LiveRegSet::NumRegUnits" title='llvm::LiveRegSet::NumRegUnits' data-ref="llvm::LiveRegSet::NumRegUnits">NumRegUnits</a>;</td></tr>
<tr><th id="278">278</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &lt; NumRegUnits) ? void (0) : __assert_fail (&quot;Reg &lt; NumRegUnits&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterPressure.h&quot;, 278, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#253Reg" title='Reg' data-ref="253Reg">Reg</a> &lt; <a class="member" href="#llvm::LiveRegSet::NumRegUnits" title='llvm::LiveRegSet::NumRegUnits' data-ref="llvm::LiveRegSet::NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <a class="local col3 ref" href="#253Reg" title='Reg' data-ref="253Reg">Reg</a>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10LiveRegSet21getRegFromSparseIndexEj" title='llvm::LiveRegSet::getRegFromSparseIndex' data-ref="_ZNK4llvm10LiveRegSet21getRegFromSparseIndexEj">getRegFromSparseIndex</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="254SparseIndex" title='SparseIndex' data-type='unsigned int' data-ref="254SparseIndex">SparseIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>    <b>if</b> (<a class="local col4 ref" href="#254SparseIndex" title='SparseIndex' data-ref="254SparseIndex">SparseIndex</a> &gt;= <a class="member" href="#llvm::LiveRegSet::NumRegUnits" title='llvm::LiveRegSet::NumRegUnits' data-ref="llvm::LiveRegSet::NumRegUnits">NumRegUnits</a>)</td></tr>
<tr><th id="284">284</th><td>      <b>return</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col4 ref" href="#254SparseIndex" title='SparseIndex' data-ref="254SparseIndex">SparseIndex</a>-<a class="member" href="#llvm::LiveRegSet::NumRegUnits" title='llvm::LiveRegSet::NumRegUnits' data-ref="llvm::LiveRegSet::NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <a class="local col4 ref" href="#254SparseIndex" title='SparseIndex' data-ref="254SparseIndex">SparseIndex</a>;</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><b>public</b>:</td></tr>
<tr><th id="289">289</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm10LiveRegSet5clearEv" title='llvm::LiveRegSet::clear' data-ref="_ZN4llvm10LiveRegSet5clearEv">clear</dfn>();</td></tr>
<tr><th id="290">290</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE" title='llvm::LiveRegSet::init' data-ref="_ZN4llvm10LiveRegSet4initERKNS_19MachineRegisterInfoE">init</dfn>(<em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="255MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="255MRI">MRI</dfn>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZNK4llvm10LiveRegSet8containsEj" title='llvm::LiveRegSet::contains' data-ref="_ZNK4llvm10LiveRegSet8containsEj">contains</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="256Reg" title='Reg' data-type='unsigned int' data-ref="256Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="293">293</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="257SparseIndex" title='SparseIndex' data-type='unsigned int' data-ref="257SparseIndex">SparseIndex</dfn> = <a class="member" href="#_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj" title='llvm::LiveRegSet::getSparseIndexFromReg' data-ref="_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj">getSparseIndexFromReg</a>(<a class="local col6 ref" href="#256Reg" title='Reg' data-ref="256Reg">Reg</a>);</td></tr>
<tr><th id="294">294</th><td>    <a class="typedef" href="#llvm::LiveRegSet::RegSet" title='llvm::LiveRegSet::RegSet' data-type='SparseSet&lt;llvm::LiveRegSet::IndexMaskPair&gt;' data-ref="llvm::LiveRegSet::RegSet">RegSet</a>::<a class="typedef" href="../ADT/SparseSet.h.html#llvm::SparseSet{llvm::LiveRegSet::IndexMaskPair,llvm::identity{unsignedint},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;llvm::LiveRegSet::IndexMaskPair, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{llvm::LiveRegSet::IndexMaskPair,llvm::identity{unsignedint},unsignedchar}::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="258I" title='I' data-type='RegSet::const_iterator' data-ref="258I">I</dfn> = <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE" title='llvm::SparseSet::find' data-ref="_ZNK4llvm9SparseSet4findERKNT0_13argument_typeE">find</a>(<a class="local col7 ref" href="#257SparseIndex" title='SparseIndex' data-ref="257SparseIndex">SparseIndex</a>);</td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a> == <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-ref="_ZNK4llvm9SparseSet3endEv">end</a>())</td></tr>
<tr><th id="296">296</th><td>      <b>return</b> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a>-&gt;<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc">/// Mark the<span class="command"> \p</span> <span class="arg">Pair.LaneMask</span> lanes of<span class="command"> \p</span> <span class="arg">Pair.Reg</span> as live.</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">  /// Returns the previously live lanes of<span class="command"> \p</span> <span class="arg">Pair.Reg.</span></i></td></tr>
<tr><th id="302">302</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE" title='llvm::LiveRegSet::insert' data-ref="_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE">insert</dfn>(<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col9 decl" id="259Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="259Pair">Pair</dfn>) {</td></tr>
<tr><th id="303">303</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="260SparseIndex" title='SparseIndex' data-type='unsigned int' data-ref="260SparseIndex">SparseIndex</dfn> = <a class="member" href="#_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj" title='llvm::LiveRegSet::getSparseIndexFromReg' data-ref="_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj">getSparseIndexFromReg</a>(<a class="local col9 ref" href="#259Pair" title='Pair' data-ref="259Pair">Pair</a>.<a class="ref" href="#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>);</td></tr>
<tr><th id="304">304</th><td>    <em>auto</em> <dfn class="local col1 decl" id="261InsertRes" title='InsertRes' data-type='std::pair&lt;llvm::LiveRegSet::IndexMaskPair *, bool&gt;' data-ref="261InsertRes">InsertRes</dfn> = <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="type" href="#llvm::LiveRegSet::IndexMaskPair" title='llvm::LiveRegSet::IndexMaskPair' data-ref="llvm::LiveRegSet::IndexMaskPair">IndexMaskPair</a><a class="ref" href="#_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE" title='llvm::LiveRegSet::IndexMaskPair::IndexMaskPair' data-ref="_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col0 ref" href="#260SparseIndex" title='SparseIndex' data-ref="260SparseIndex">SparseIndex</a>, <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#259Pair" title='Pair' data-ref="259Pair">Pair</a>.<a class="ref" href="#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>));</td></tr>
<tr><th id="305">305</th><td>    <b>if</b> (!<a class="local col1 ref" href="#261InsertRes" title='InsertRes' data-ref="261InsertRes">InsertRes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::LiveRegSet::IndexMaskPair *, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="306">306</th><td>      <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="262PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="262PrevMask">PrevMask</dfn> = <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#261InsertRes" title='InsertRes' data-ref="261InsertRes">InsertRes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::LiveRegSet::IndexMaskPair *, bool&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="307">307</th><td>      <a class="local col1 ref" href="#261InsertRes" title='InsertRes' data-ref="261InsertRes">InsertRes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::LiveRegSet::IndexMaskPair *, bool&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#259Pair" title='Pair' data-ref="259Pair">Pair</a>.<a class="ref" href="#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="308">308</th><td>      <b>return</b> <a class="local col2 ref" href="#262PrevMask" title='PrevMask' data-ref="262PrevMask">PrevMask</a>;</td></tr>
<tr><th id="309">309</th><td>    }</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// Clears the<span class="command"> \p</span> <span class="arg">Pair.LaneMask</span> lanes of<span class="command"> \p</span> <span class="arg">Pair.Reg</span> (mark them as dead).</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// Returns the previously live lanes of<span class="command"> \p</span> <span class="arg">Pair.Reg.</span></i></td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl def" id="_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE" title='llvm::LiveRegSet::erase' data-ref="_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE">erase</dfn>(<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col3 decl" id="263Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="263Pair">Pair</dfn>) {</td></tr>
<tr><th id="316">316</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="264SparseIndex" title='SparseIndex' data-type='unsigned int' data-ref="264SparseIndex">SparseIndex</dfn> = <a class="member" href="#_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj" title='llvm::LiveRegSet::getSparseIndexFromReg' data-ref="_ZNK4llvm10LiveRegSet21getSparseIndexFromRegEj">getSparseIndexFromReg</a>(<a class="local col3 ref" href="#263Pair" title='Pair' data-ref="263Pair">Pair</a>.<a class="ref" href="#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>);</td></tr>
<tr><th id="317">317</th><td>    <a class="typedef" href="#llvm::LiveRegSet::RegSet" title='llvm::LiveRegSet::RegSet' data-type='SparseSet&lt;llvm::LiveRegSet::IndexMaskPair&gt;' data-ref="llvm::LiveRegSet::RegSet">RegSet</a>::<a class="typedef" href="../ADT/SparseSet.h.html#llvm::SparseSet{llvm::LiveRegSet::IndexMaskPair,llvm::identity{unsignedint},unsignedchar}::iterator" title='llvm::SparseSet&lt;llvm::LiveRegSet::IndexMaskPair, llvm::identity&lt;unsigned int&gt;, unsigned char&gt;::iterator' data-type='typename DenseT::iterator' data-ref="llvm::SparseSet{llvm::LiveRegSet::IndexMaskPair,llvm::identity{unsignedint},unsignedchar}::iterator">iterator</a> <dfn class="local col5 decl" id="265I" title='I' data-type='RegSet::iterator' data-ref="265I">I</dfn> = <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet4findERKNT0_13argument_typeE" title='llvm::SparseSet::find' data-ref="_ZN4llvm9SparseSet4findERKNT0_13argument_typeE">find</a>(<a class="local col4 ref" href="#264SparseIndex" title='SparseIndex' data-ref="264SparseIndex">SparseIndex</a>);</td></tr>
<tr><th id="318">318</th><td>    <b>if</b> (<a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a> == <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-ref="_ZN4llvm9SparseSet3endEv">end</a>())</td></tr>
<tr><th id="319">319</th><td>      <b>return</b> <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="320">320</th><td>    <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="266PrevMask" title='PrevMask' data-type='llvm::LaneBitmask' data-ref="266PrevMask">PrevMask</dfn> = <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a>-&gt;<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="321">321</th><td>    <a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a>-&gt;<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a> <a class="ref" href="../MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col3 ref" href="#263Pair" title='Pair' data-ref="263Pair">Pair</a>.<a class="ref" href="#llvm::RegisterMaskPair::LaneMask" title='llvm::RegisterMaskPair::LaneMask' data-ref="llvm::RegisterMaskPair::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <a class="local col6 ref" href="#266PrevMask" title='PrevMask' data-ref="266PrevMask">PrevMask</a>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="decl def" id="_ZNK4llvm10LiveRegSet4sizeEv" title='llvm::LiveRegSet::size' data-ref="_ZNK4llvm10LiveRegSet4sizeEv">size</dfn>() <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet4sizeEv" title='llvm::SparseSet::size' data-ref="_ZNK4llvm9SparseSet4sizeEv">size</a>();</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <b>template</b>&lt;<b>typename</b> ContainerT&gt;</td></tr>
<tr><th id="330">330</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10LiveRegSet8appendToERT_" title='llvm::LiveRegSet::appendTo' data-ref="_ZNK4llvm10LiveRegSet8appendToERT_">appendTo</dfn>(ContainerT &amp;<dfn class="local col7 decl" id="267To" title='To' data-type='ContainerT &amp;' data-ref="267To">To</dfn>) <em>const</em> {</td></tr>
<tr><th id="331">331</th><td>    <b>for</b> (<em>const</em> <a class="type" href="#llvm::LiveRegSet::IndexMaskPair" title='llvm::LiveRegSet::IndexMaskPair' data-ref="llvm::LiveRegSet::IndexMaskPair">IndexMaskPair</a> &amp;<dfn class="local col8 decl" id="268P" title='P' data-type='const llvm::LiveRegSet::IndexMaskPair &amp;' data-ref="268P">P</dfn> : <a class="member" href="#llvm::LiveRegSet::Regs" title='llvm::LiveRegSet::Regs' data-ref="llvm::LiveRegSet::Regs">Regs</a>) {</td></tr>
<tr><th id="332">332</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="269Reg" title='Reg' data-type='unsigned int' data-ref="269Reg">Reg</dfn> = <a class="member" href="#_ZNK4llvm10LiveRegSet21getRegFromSparseIndexEj" title='llvm::LiveRegSet::getRegFromSparseIndex' data-ref="_ZNK4llvm10LiveRegSet21getRegFromSparseIndexEj">getRegFromSparseIndex</a>(<a class="local col8 ref" href="#268P" title='P' data-ref="268P">P</a>.<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::Index" title='llvm::LiveRegSet::IndexMaskPair::Index' data-ref="llvm::LiveRegSet::IndexMaskPair::Index">Index</a>);</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="local col8 ref" href="#268P" title='P' data-ref="268P">P</a>.<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a>.<a class="ref" href="../MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="334">334</th><td>        <a class="local col7 ref" href="#267To" title='To' data-ref="267To">To</a>.push_back(<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a><a class="ref" href="#_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE" title='llvm::RegisterMaskPair::RegisterMaskPair' data-ref="_ZN4llvm16RegisterMaskPairC1EjNS_11LaneBitmaskE">(</a><a class="local col9 ref" href="#269Reg" title='Reg' data-ref="269Reg">Reg</a>, <a class="ref fake" href="../MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#268P" title='P' data-ref="268P">P</a>.<a class="ref" href="#llvm::LiveRegSet::IndexMaskPair::LaneMask" title='llvm::LiveRegSet::IndexMaskPair::LaneMask' data-ref="llvm::LiveRegSet::IndexMaskPair::LaneMask">LaneMask</a>));</td></tr>
<tr><th id="335">335</th><td>    }</td></tr>
<tr><th id="336">336</th><td>  }</td></tr>
<tr><th id="337">337</th><td>};</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i class="doc">/// Track the current register pressure at some position in the instruction</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">/// stream, and remember the high water mark within the region traversed. This</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">/// does not automatically consider live-through ranges. The client may</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">/// independently adjust for global liveness.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">///</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">/// Each RegPressureTracker only works within a MachineBasicBlock. Pressure can</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">/// be tracked across a larger region by storing a RegisterPressure result at</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">/// each block boundary and explicitly adjusting pressure to account for block</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">/// live-in and live-out register sets.</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">///</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">/// RegPressureTracker holds a reference to a RegisterPressure result that it</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">/// computes incrementally. During downward tracking, P.BottomIdx or P.BottomPos</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">/// is invalid until it reaches the end of the block or closeRegion() is</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">/// explicitly called. Similarly, P.TopIdx is invalid during upward</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">/// tracking. Changing direction has the side effect of closing region, and</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">/// traversing past TopIdx or BottomIdx reopens it.</i></td></tr>
<tr><th id="355">355</th><td><b>class</b> <dfn class="type def" id="llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</dfn> {</td></tr>
<tr><th id="356">356</th><td>  <em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::RegPressureTracker::MF" title='llvm::RegPressureTracker::MF' data-ref="llvm::RegPressureTracker::MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="357">357</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::RegPressureTracker::TRI" title='llvm::RegPressureTracker::TRI' data-ref="llvm::RegPressureTracker::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="358">358</th><td>  <em>const</em> <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="decl" id="llvm::RegPressureTracker::RCI" title='llvm::RegPressureTracker::RCI' data-ref="llvm::RegPressureTracker::RCI">RCI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="llvm::RegPressureTracker::MRI" title='llvm::RegPressureTracker::MRI' data-ref="llvm::RegPressureTracker::MRI">MRI</dfn>;</td></tr>
<tr><th id="360">360</th><td>  <em>const</em> <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="decl" id="llvm::RegPressureTracker::LIS" title='llvm::RegPressureTracker::LIS' data-ref="llvm::RegPressureTracker::LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <i class="doc">/// We currently only allow pressure tracking within a block.</i></td></tr>
<tr><th id="363">363</th><td>  <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::RegPressureTracker::MBB" title='llvm::RegPressureTracker::MBB' data-ref="llvm::RegPressureTracker::MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i class="doc">/// Track the max pressure within the region traversed so far.</i></td></tr>
<tr><th id="366">366</th><td>  <a class="type" href="#llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</a> &amp;<dfn class="decl" id="llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</dfn>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i class="doc">/// Run in two modes dependending on whether constructed with IntervalPressure</i></td></tr>
<tr><th id="369">369</th><td><i class="doc">  /// or RegisterPressure. If requireIntervals is false, LIS are ignored.</i></td></tr>
<tr><th id="370">370</th><td>  <em>bool</em> <dfn class="decl" id="llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</dfn>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i class="doc">/// True if UntiedDefs will be populated.</i></td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl" id="llvm::RegPressureTracker::TrackUntiedDefs" title='llvm::RegPressureTracker::TrackUntiedDefs' data-ref="llvm::RegPressureTracker::TrackUntiedDefs">TrackUntiedDefs</dfn> = <b>false</b>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i class="doc">/// True if lanemasks should be tracked.</i></td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <dfn class="decl" id="llvm::RegPressureTracker::TrackLaneMasks" title='llvm::RegPressureTracker::TrackLaneMasks' data-ref="llvm::RegPressureTracker::TrackLaneMasks">TrackLaneMasks</dfn> = <b>false</b>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i class="doc">/// Register pressure corresponds to liveness before this instruction</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">  /// iterator. It may point to the end of the block or a DebugValue rather than</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  /// an instruction.</i></td></tr>
<tr><th id="381">381</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl" id="llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</dfn>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i class="doc">/// Pressure map indexed by pressure set ID, not class ID.</i></td></tr>
<tr><th id="384">384</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</dfn>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <i class="doc">/// Set of live registers.</i></td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="#llvm::LiveRegSet" title='llvm::LiveRegSet' data-ref="llvm::LiveRegSet">LiveRegSet</a> <dfn class="decl" id="llvm::RegPressureTracker::LiveRegs" title='llvm::RegPressureTracker::LiveRegs' data-ref="llvm::RegPressureTracker::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i class="doc">/// Set of vreg defs that start a live range.</i></td></tr>
<tr><th id="390">390</th><td>  <a class="type" href="../ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<em>unsigned</em>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::RegPressureTracker::UntiedDefs" title='llvm::RegPressureTracker::UntiedDefs' data-ref="llvm::RegPressureTracker::UntiedDefs">UntiedDefs</dfn>;</td></tr>
<tr><th id="391">391</th><td>  <i class="doc">/// Live-through pressure.</i></td></tr>
<tr><th id="392">392</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</dfn>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><b>public</b>:</td></tr>
<tr><th id="395">395</th><td>  <dfn class="decl def" id="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">RegPressureTracker</dfn>(<a class="type" href="#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> &amp;<dfn class="local col0 decl" id="270rp" title='rp' data-type='llvm::IntervalPressure &amp;' data-ref="270rp">rp</dfn>) : <a class="member" href="#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>(<a class="local col0 ref" href="#270rp" title='rp' data-ref="270rp">rp</a>), <a class="member" href="#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>(<b>true</b>) {}</td></tr>
<tr><th id="396">396</th><td>  <dfn class="decl def" id="_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE">RegPressureTracker</dfn>(<a class="type" href="#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure">RegionPressure</a> &amp;<dfn class="local col1 decl" id="271rp" title='rp' data-type='llvm::RegionPressure &amp;' data-ref="271rp">rp</dfn>) : <a class="member" href="#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>(<a class="local col1 ref" href="#271rp" title='rp' data-ref="271rp">rp</a>), <a class="member" href="#llvm::RegPressureTracker::RequireIntervals" title='llvm::RegPressureTracker::RequireIntervals' data-ref="llvm::RegPressureTracker::RequireIntervals">RequireIntervals</a>(<b>false</b>) {}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker5resetEv" title='llvm::RegPressureTracker::reset' data-ref="_ZN4llvm18RegPressureTracker5resetEv">reset</dfn>();</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="272mf" title='mf' data-type='const llvm::MachineFunction *' data-ref="272mf">mf</dfn>, <em>const</em> <a class="type" href="RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> *<dfn class="local col3 decl" id="273rci" title='rci' data-type='const llvm::RegisterClassInfo *' data-ref="273rci">rci</dfn>,</td></tr>
<tr><th id="401">401</th><td>            <em>const</em> <a class="type" href="LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col4 decl" id="274lis" title='lis' data-type='const llvm::LiveIntervals *' data-ref="274lis">lis</dfn>, <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="275mbb" title='mbb' data-type='const llvm::MachineBasicBlock *' data-ref="275mbb">mbb</dfn>,</td></tr>
<tr><th id="402">402</th><td>            <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="276pos" title='pos' data-type='MachineBasicBlock::const_iterator' data-ref="276pos">pos</dfn>,</td></tr>
<tr><th id="403">403</th><td>            <em>bool</em> <dfn class="local col7 decl" id="277TrackLaneMasks" title='TrackLaneMasks' data-type='bool' data-ref="277TrackLaneMasks">TrackLaneMasks</dfn>, <em>bool</em> <dfn class="local col8 decl" id="278TrackUntiedDefs" title='TrackUntiedDefs' data-type='bool' data-ref="278TrackUntiedDefs">TrackUntiedDefs</dfn>);</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <i class="doc">/// Force liveness of virtual registers or physical register</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  /// units. Particularly useful to initialize the livein/out state of the</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  /// tracker before the first call to advance/recede.</i></td></tr>
<tr><th id="408">408</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::addLiveRegs' data-ref="_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE">addLiveRegs</dfn>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col9 decl" id="279Regs" title='Regs' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="279Regs">Regs</dfn>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i class="doc">/// Get the MI position corresponding to this register pressure.</i></td></tr>
<tr><th id="411">411</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm18RegPressureTracker6getPosEv" title='llvm::RegPressureTracker::getPos' data-ref="_ZNK4llvm18RegPressureTracker6getPosEv">getPos</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="member" href="#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a>; }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// Reset the MI position corresponding to the register pressure. This allows</i></td></tr>
<tr><th id="414">414</th><td><i>  // schedulers to move instructions above the RegPressureTracker's</i></td></tr>
<tr><th id="415">415</th><td><i>  // CurrPos. Since the pressure is computed before CurrPos, the iterator</i></td></tr>
<tr><th id="416">416</th><td><i>  // position changes while pressure does not.</i></td></tr>
<tr><th id="417">417</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE" title='llvm::RegPressureTracker::setPos' data-ref="_ZN4llvm18RegPressureTracker6setPosENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE">setPos</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="280Pos" title='Pos' data-type='MachineBasicBlock::const_iterator' data-ref="280Pos">Pos</dfn>) { <a class="member" href="#llvm::RegPressureTracker::CurrPos" title='llvm::RegPressureTracker::CurrPos' data-ref="llvm::RegPressureTracker::CurrPos">CurrPos</a> <a class="ref" href="MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSERKS3_">=</a> <a class="local col0 ref" href="#280Pos" title='Pos' data-ref="280Pos">Pos</a>; }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i class="doc">/// Recede across the previous instruction.</i></td></tr>
<tr><th id="420">420</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</dfn>(<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; *<dfn class="local col1 decl" id="281LiveUses" title='LiveUses' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; *' data-ref="281LiveUses">LiveUses</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i class="doc">/// Recede across the previous instruction.</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">  /// This "low-level" variant assumes that recedeSkipDebugValues() was</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">  /// called previously and takes precomputed RegisterOperands for the</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="426">426</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col2 decl" id="282RegOpers" title='RegOpers' data-type='const llvm::RegisterOperands &amp;' data-ref="282RegOpers">RegOpers</dfn>,</td></tr>
<tr><th id="427">427</th><td>              <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; *<dfn class="local col3 decl" id="283LiveUses" title='LiveUses' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; *' data-ref="283LiveUses">LiveUses</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i class="doc">/// Recede until we find an instruction which is not a DebugValue.</i></td></tr>
<tr><th id="430">430</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</dfn>();</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i class="doc">/// Advance across the current instruction.</i></td></tr>
<tr><th id="433">433</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker7advanceEv" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceEv">advance</dfn>();</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i class="doc">/// Advance across the current instruction.</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// This is a "low-level" variant of advance() which takes precomputed</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">  /// RegisterOperands of the instruction.</i></td></tr>
<tr><th id="438">438</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE" title='llvm::RegPressureTracker::advance' data-ref="_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE">advance</dfn>(<em>const</em> <a class="type" href="#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands">RegisterOperands</a> &amp;<dfn class="local col4 decl" id="284RegOpers" title='RegOpers' data-type='const llvm::RegisterOperands &amp;' data-ref="284RegOpers">RegOpers</dfn>);</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i class="doc">/// Finalize the region boundaries and recored live ins and live outs.</i></td></tr>
<tr><th id="441">441</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker11closeRegionEv" title='llvm::RegPressureTracker::closeRegion' data-ref="_ZN4llvm18RegPressureTracker11closeRegionEv">closeRegion</dfn>();</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i class="doc">/// Initialize the LiveThru pressure set based on the untied defs found in</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">  /// RPTracker.</i></td></tr>
<tr><th id="445">445</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker12initLiveThruERKS0_" title='llvm::RegPressureTracker::initLiveThru' data-ref="_ZN4llvm18RegPressureTracker12initLiveThruERKS0_">initLiveThru</dfn>(<em>const</em> <a class="type" href="#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col5 decl" id="285RPTracker" title='RPTracker' data-type='const llvm::RegPressureTracker &amp;' data-ref="285RPTracker">RPTracker</dfn>);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i class="doc">/// Copy an existing live thru pressure result.</i></td></tr>
<tr><th id="448">448</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm18RegPressureTracker12initLiveThruENS_8ArrayRefIjEE" title='llvm::RegPressureTracker::initLiveThru' data-ref="_ZN4llvm18RegPressureTracker12initLiveThruENS_8ArrayRefIjEE">initLiveThru</dfn>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="286PressureSet" title='PressureSet' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="286PressureSet">PressureSet</dfn>) {</td></tr>
<tr><th id="449">449</th><td>    <a class="member" href="#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignET_S0_" title='std::vector::assign' data-ref="_ZNSt6vector6assignET_S0_">assign</a>(<a class="local col6 ref" href="#286PressureSet" title='PressureSet' data-ref="286PressureSet">PressureSet</a>.<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col6 ref" href="#286PressureSet" title='PressureSet' data-ref="286PressureSet">PressureSet</a>.<a class="ref" href="../ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="decl def" id="_ZNK4llvm18RegPressureTracker11getLiveThruEv" title='llvm::RegPressureTracker::getLiveThru' data-ref="_ZNK4llvm18RegPressureTracker11getLiveThruEv">getLiveThru</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::RegPressureTracker::LiveThruPressure" title='llvm::RegPressureTracker::LiveThruPressure' data-ref="llvm::RegPressureTracker::LiveThruPressure">LiveThruPressure</a>; }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i class="doc">/// Get the resulting register pressure over the traversed region.</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  /// This result is complete if closeRegion() was explicitly invoked.</i></td></tr>
<tr><th id="456">456</th><td>  <a class="type" href="#llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</a> &amp;<dfn class="decl def" id="_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</dfn>() { <b>return</b> <a class="member" href="#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>; }</td></tr>
<tr><th id="457">457</th><td>  <em>const</em> <a class="type" href="#llvm::RegisterPressure" title='llvm::RegisterPressure' data-ref="llvm::RegisterPressure">RegisterPressure</a> &amp;<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZNK4llvm18RegPressureTracker11getPressureEv">getPressure</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::RegPressureTracker::P" title='llvm::RegPressureTracker::P' data-ref="llvm::RegPressureTracker::P">P</a>; }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <i class="doc">/// Get the register set pressure at the current position, which may be less</i></td></tr>
<tr><th id="460">460</th><td><i class="doc">  /// than the pressure across the traversed region.</i></td></tr>
<tr><th id="461">461</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="decl def" id="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv" title='llvm::RegPressureTracker::getRegSetPressureAtPos' data-ref="_ZNK4llvm18RegPressureTracker22getRegSetPressureAtPosEv">getRegSetPressureAtPos</dfn>() <em>const</em> {</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> <a class="member" href="#llvm::RegPressureTracker::CurrSetPressure" title='llvm::RegPressureTracker::CurrSetPressure' data-ref="llvm::RegPressureTracker::CurrSetPressure">CurrSetPressure</a>;</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</dfn>() <em>const</em>;</td></tr>
<tr><th id="466">466</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</dfn>() <em>const</em>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker8closeTopEv" title='llvm::RegPressureTracker::closeTop' data-ref="_ZN4llvm18RegPressureTracker8closeTopEv">closeTop</dfn>();</td></tr>
<tr><th id="469">469</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker11closeBottomEv" title='llvm::RegPressureTracker::closeBottom' data-ref="_ZN4llvm18RegPressureTracker11closeBottomEv">closeBottom</dfn>();</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i class="doc">/// Consider the pressure increase caused by traversing this instruction</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">  /// bottom-up. Find the pressure set with the most change beyond its pressure</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">  /// limit based on the tracker's current pressure, and record the number of</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  /// excess register units of that pressure set introduced by this instruction.</i></td></tr>
<tr><th id="475">475</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getMaxUpwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getMaxUpwardPressureDelta</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="287MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="287MI">MI</dfn>,</td></tr>
<tr><th id="476">476</th><td>                                 <a class="type" href="#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> *<dfn class="local col8 decl" id="288PDiff" title='PDiff' data-type='llvm::PressureDiff *' data-ref="288PDiff">PDiff</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                 <a class="type" href="#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col9 decl" id="289Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="289Delta">Delta</dfn>,</td></tr>
<tr><th id="478">478</th><td>                                 <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col0 decl" id="290CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="290CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="479">479</th><td>                                 <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="291MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="291MaxPressureLimit">MaxPressureLimit</dfn>);</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getUpwardPressureDelta' data-ref="_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getUpwardPressureDelta</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="292MI">MI</dfn>,</td></tr>
<tr><th id="482">482</th><td>                              <i>/*const*/</i> <a class="type" href="#llvm::PressureDiff" title='llvm::PressureDiff' data-ref="llvm::PressureDiff">PressureDiff</a> &amp;<dfn class="local col3 decl" id="293PDiff" title='PDiff' data-type='llvm::PressureDiff &amp;' data-ref="293PDiff">PDiff</dfn>,</td></tr>
<tr><th id="483">483</th><td>                              <a class="type" href="#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col4 decl" id="294Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="294Delta">Delta</dfn>,</td></tr>
<tr><th id="484">484</th><td>                              <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col5 decl" id="295CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="295CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="485">485</th><td>                              <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="296MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="296MaxPressureLimit">MaxPressureLimit</dfn>) <em>const</em>;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i class="doc">/// Consider the pressure increase caused by traversing this instruction</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">  /// top-down. Find the pressure set with the most change beyond its pressure</i></td></tr>
<tr><th id="489">489</th><td><i class="doc">  /// limit based on the tracker's current pressure, and record the number of</i></td></tr>
<tr><th id="490">490</th><td><i class="doc">  /// excess register units of that pressure set introduced by this instruction.</i></td></tr>
<tr><th id="491">491</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxDownwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxDownwardPressureDelta</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="297MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="297MI">MI</dfn>,</td></tr>
<tr><th id="492">492</th><td>                                   <a class="type" href="#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col8 decl" id="298Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="298Delta">Delta</dfn>,</td></tr>
<tr><th id="493">493</th><td>                                   <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col9 decl" id="299CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="299CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="494">494</th><td>                                   <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="300MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="300MaxPressureLimit">MaxPressureLimit</dfn>);</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <i class="doc">/// Find the pressure set with the most change beyond its pressure limit after</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// traversing this instruction either upward or downward depending on the</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// closed end of the current region.</i></td></tr>
<tr><th id="499">499</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm18RegPressureTracker19getMaxPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxPressureDelta' data-ref="_ZN4llvm18RegPressureTracker19getMaxPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxPressureDelta</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="301MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="301MI">MI</dfn>,</td></tr>
<tr><th id="500">500</th><td>                           <a class="type" href="#llvm::RegPressureDelta" title='llvm::RegPressureDelta' data-ref="llvm::RegPressureDelta">RegPressureDelta</a> &amp;<dfn class="local col2 decl" id="302Delta" title='Delta' data-type='llvm::RegPressureDelta &amp;' data-ref="302Delta">Delta</dfn>,</td></tr>
<tr><th id="501">501</th><td>                           <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::PressureChange" title='llvm::PressureChange' data-ref="llvm::PressureChange">PressureChange</a>&gt; <dfn class="local col3 decl" id="303CriticalPSets" title='CriticalPSets' data-type='ArrayRef&lt;llvm::PressureChange&gt;' data-ref="303CriticalPSets">CriticalPSets</dfn>,</td></tr>
<tr><th id="502">502</th><td>                           <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="304MaxPressureLimit" title='MaxPressureLimit' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="304MaxPressureLimit">MaxPressureLimit</dfn>) {</td></tr>
<tr><th id="503">503</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>())</td></tr>
<tr><th id="504">504</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE" title='llvm::RegPressureTracker::getMaxDownwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE">getMaxDownwardPressureDelta</a>(<a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#302Delta" title='Delta' data-ref="302Delta">Delta</a></span>, <a class="ref fake" href="../ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::PressureChange&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14PressureChangeEEC1ERKS2_"></a><a class="local col3 ref" href="#303CriticalPSets" title='CriticalPSets' data-ref="303CriticalPSets">CriticalPSets</a>,</td></tr>
<tr><th id="505">505</th><td>                                         <a class="ref fake" href="../ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col4 ref" href="#304MaxPressureLimit" title='MaxPressureLimit' data-ref="304MaxPressureLimit">MaxPressureLimit</a>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isBottomClosed() &amp;&amp; &quot;Uninitialized pressure tracker&quot;) ? void (0) : __assert_fail (&quot;isBottomClosed() &amp;&amp; \&quot;Uninitialized pressure tracker\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterPressure.h&quot;, 507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>() &amp;&amp; <q>"Uninitialized pressure tracker"</q>);</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE" title='llvm::RegPressureTracker::getMaxUpwardPressureDelta' data-ref="_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE">getMaxUpwardPressureDelta</a>(<a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI">MI</a>, <b>nullptr</b>, <span class='refarg'><a class="local col2 ref" href="#302Delta" title='Delta' data-ref="302Delta">Delta</a></span>, <a class="ref fake" href="../ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::PressureChange&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14PressureChangeEEC1ERKS2_"></a><a class="local col3 ref" href="#303CriticalPSets" title='CriticalPSets' data-ref="303CriticalPSets">CriticalPSets</a>,</td></tr>
<tr><th id="509">509</th><td>                                     <a class="ref fake" href="../ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col4 ref" href="#304MaxPressureLimit" title='MaxPressureLimit' data-ref="304MaxPressureLimit">MaxPressureLimit</a>);</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <i class="doc">/// Get the pressure of each PSet after traversing this instruction bottom-up.</i></td></tr>
<tr><th id="513">513</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getUpwardPressure</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="305MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="305MI">MI</dfn>,</td></tr>
<tr><th id="514">514</th><td>                         <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="306PressureResult" title='PressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="306PressureResult">PressureResult</dfn>,</td></tr>
<tr><th id="515">515</th><td>                         <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="307MaxPressureResult" title='MaxPressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="307MaxPressureResult">MaxPressureResult</dfn>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i class="doc">/// Get the pressure of each PSet after traversing this instruction top-down.</i></td></tr>
<tr><th id="518">518</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getDownwardPressure</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="308MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="308MI">MI</dfn>,</td></tr>
<tr><th id="519">519</th><td>                           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="309PressureResult" title='PressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="309PressureResult">PressureResult</dfn>,</td></tr>
<tr><th id="520">520</th><td>                           <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="310MaxPressureResult" title='MaxPressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="310MaxPressureResult">MaxPressureResult</dfn>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm18RegPressureTracker20getPressureAfterInstEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getPressureAfterInst' data-ref="_ZN4llvm18RegPressureTracker20getPressureAfterInstEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getPressureAfterInst</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="311MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="311MI">MI</dfn>,</td></tr>
<tr><th id="523">523</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="312PressureResult" title='PressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="312PressureResult">PressureResult</dfn>,</td></tr>
<tr><th id="524">524</th><td>                            <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="313MaxPressureResult" title='MaxPressureResult' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="313MaxPressureResult">MaxPressureResult</dfn>) {</td></tr>
<tr><th id="525">525</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm18RegPressureTracker11isTopClosedEv" title='llvm::RegPressureTracker::isTopClosed' data-ref="_ZNK4llvm18RegPressureTracker11isTopClosedEv">isTopClosed</a>())</td></tr>
<tr><th id="526">526</th><td>      <b>return</b> <a class="member" href="#_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getUpwardPressure</a>(<a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#312PressureResult" title='PressureResult' data-ref="312PressureResult">PressureResult</a></span>, <span class='refarg'><a class="local col3 ref" href="#313MaxPressureResult" title='MaxPressureResult' data-ref="313MaxPressureResult">MaxPressureResult</a></span>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isBottomClosed() &amp;&amp; &quot;Uninitialized pressure tracker&quot;) ? void (0) : __assert_fail (&quot;isBottomClosed() &amp;&amp; \&quot;Uninitialized pressure tracker\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/RegisterPressure.h&quot;, 528, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm18RegPressureTracker14isBottomClosedEv" title='llvm::RegPressureTracker::isBottomClosed' data-ref="_ZNK4llvm18RegPressureTracker14isBottomClosedEv">isBottomClosed</a>() &amp;&amp; <q>"Uninitialized pressure tracker"</q>);</td></tr>
<tr><th id="529">529</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_" title='llvm::RegPressureTracker::getDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_">getDownwardPressure</a>(<a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#312PressureResult" title='PressureResult' data-ref="312PressureResult">PressureResult</a></span>, <span class='refarg'><a class="local col3 ref" href="#313MaxPressureResult" title='MaxPressureResult' data-ref="313MaxPressureResult">MaxPressureResult</a></span>);</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18RegPressureTracker12hasUntiedDefEj" title='llvm::RegPressureTracker::hasUntiedDef' data-ref="_ZNK4llvm18RegPressureTracker12hasUntiedDefEj">hasUntiedDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="314VirtReg" title='VirtReg' data-type='unsigned int' data-ref="314VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <a class="member" href="#llvm::RegPressureTracker::UntiedDefs" title='llvm::RegPressureTracker::UntiedDefs' data-ref="llvm::RegPressureTracker::UntiedDefs">UntiedDefs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="local col4 ref" href="#314VirtReg" title='VirtReg' data-ref="314VirtReg">VirtReg</a>);</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker4dumpEv" title='llvm::RegPressureTracker::dump' data-ref="_ZNK4llvm18RegPressureTracker4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><b>protected</b>:</td></tr>
<tr><th id="539">539</th><td>  <i class="doc">/// Add Reg to the live out set and increase max pressure.</i></td></tr>
<tr><th id="540">540</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveOut' data-ref="_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE">discoverLiveOut</dfn>(<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col5 decl" id="315Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="315Pair">Pair</dfn>);</td></tr>
<tr><th id="541">541</th><td>  <i class="doc">/// Add Reg to the live in set and increase max pressure.</i></td></tr>
<tr><th id="542">542</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE" title='llvm::RegPressureTracker::discoverLiveIn' data-ref="_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE">discoverLiveIn</dfn>(<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col6 decl" id="316Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="316Pair">Pair</dfn>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <i class="doc">/// Get the SlotIndex for the first nondebug instruction including or</i></td></tr>
<tr><th id="545">545</th><td><i class="doc">  /// after the current position.</i></td></tr>
<tr><th id="546">546</th><td>  <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker11getCurrSlotEv" title='llvm::RegPressureTracker::getCurrSlot' data-ref="_ZNK4llvm18RegPressureTracker11getCurrSlotEv">getCurrSlot</dfn>() <em>const</em>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::increaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_">increaseRegPressure</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="317RegUnit" title='RegUnit' data-type='unsigned int' data-ref="317RegUnit">RegUnit</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="318PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="318PreviousMask">PreviousMask</dfn>,</td></tr>
<tr><th id="549">549</th><td>                           <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="319NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="319NewMask">NewMask</dfn>);</td></tr>
<tr><th id="550">550</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_" title='llvm::RegPressureTracker::decreaseRegPressure' data-ref="_ZN4llvm18RegPressureTracker19decreaseRegPressureEjNS_11LaneBitmaskES1_">decreaseRegPressure</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="320RegUnit" title='RegUnit' data-type='unsigned int' data-ref="320RegUnit">RegUnit</dfn>, <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="321PreviousMask" title='PreviousMask' data-type='llvm::LaneBitmask' data-ref="321PreviousMask">PreviousMask</dfn>,</td></tr>
<tr><th id="551">551</th><td>                           <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="322NewMask" title='NewMask' data-type='llvm::LaneBitmask' data-ref="322NewMask">NewMask</dfn>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::bumpDeadDefs' data-ref="_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE">bumpDeadDefs</dfn>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; <dfn class="local col3 decl" id="323DeadDefs" title='DeadDefs' data-type='ArrayRef&lt;llvm::RegisterMaskPair&gt;' data-ref="323DeadDefs">DeadDefs</dfn>);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpUpwardPressure' data-ref="_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE">bumpUpwardPressure</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="324MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="324MI">MI</dfn>);</td></tr>
<tr><th id="556">556</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE" title='llvm::RegPressureTracker::bumpDownwardPressure' data-ref="_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE">bumpDownwardPressure</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="325MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="325MI">MI</dfn>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE" title='llvm::RegPressureTracker::discoverLiveInOrOut' data-ref="_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE">discoverLiveInOrOut</dfn>(<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a> <dfn class="local col6 decl" id="326Pair" title='Pair' data-type='llvm::RegisterMaskPair' data-ref="326Pair">Pair</dfn>,</td></tr>
<tr><th id="559">559</th><td>                           <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::RegisterMaskPair" title='llvm::RegisterMaskPair' data-ref="llvm::RegisterMaskPair">RegisterMaskPair</a>&gt; &amp;<dfn class="local col7 decl" id="327LiveInOrOut" title='LiveInOrOut' data-type='SmallVectorImpl&lt;llvm::RegisterMaskPair&gt; &amp;' data-ref="327LiveInOrOut">LiveInOrOut</dfn>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLastUsedLanes' data-ref="_ZNK4llvm18RegPressureTracker16getLastUsedLanesEjNS_9SlotIndexE">getLastUsedLanes</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="328RegUnit" title='RegUnit' data-type='unsigned int' data-ref="328RegUnit">RegUnit</dfn>, <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="329Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="329Pos">Pos</dfn>) <em>const</em>;</td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker14getLiveLanesAtEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLiveLanesAt' data-ref="_ZNK4llvm18RegPressureTracker14getLiveLanesAtEjNS_9SlotIndexE">getLiveLanesAt</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="330RegUnit" title='RegUnit' data-type='unsigned int' data-ref="330RegUnit">RegUnit</dfn>, <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="331Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="331Pos">Pos</dfn>) <em>const</em>;</td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZNK4llvm18RegPressureTracker16getLiveThroughAtEjNS_9SlotIndexE" title='llvm::RegPressureTracker::getLiveThroughAt' data-ref="_ZNK4llvm18RegPressureTracker16getLiveThroughAtEjNS_9SlotIndexE">getLiveThroughAt</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="332RegUnit" title='RegUnit' data-type='unsigned int' data-ref="332RegUnit">RegUnit</dfn>, <a class="type" href="SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="333Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="333Pos">Pos</dfn>) <em>const</em>;</td></tr>
<tr><th id="564">564</th><td>};</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='llvm::dumpRegSetPressure' data-ref="_ZN4llvm18dumpRegSetPressureENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">dumpRegSetPressure</dfn>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="334SetPressure" title='SetPressure' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="334SetPressure">SetPressure</dfn>,</td></tr>
<tr><th id="567">567</th><td>                        <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="335TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="335TRI">TRI</dfn>);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_CODEGEN_REGISTERPRESSURE_H</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/MachinePipeliner.cpp.html'>llvm/llvm/lib/CodeGen/MachinePipeliner.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
