

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Tue Jun 11 19:35:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.417|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  433|  13407399|  433|  13407399|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |   min  |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |   18436|     18436|         6|          1|          1|        18432|    yes   |
        |- Loop 2     |      33|        33|         3|          1|          1|           32|    yes   |
        |- Loop 3     |  105570|  13407390|    105570|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |    3138|      3138|         4|          1|          1|         3136|    yes   |
        | + Loop 3.2  |  102427|    102427|        30|          2|          1|        51200|    yes   |
        |- Loop 4     |     416|     18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 30
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 4, States = { 21 22 23 24 }
  Pipeline-2 : II = 2, D = 30, States = { 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
  Pipeline-3 : II = 1, D = 6, States = { 57 58 59 60 61 62 }
  Pipeline-4 : II = 1, D = 3, States = { 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s & !tmp_82)
	20  / (!tmp_s & tmp_82)
	57  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	19  / (!tmp_87)
	18  / (tmp_87)
18 --> 
	17  / true
19 --> 
20 --> 
	21  / (tmp_86)
	19  / (!tmp_86)
21 --> 
	25  / (exitcond_flatten30)
	22  / (!exitcond_flatten30)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	21  / true
25 --> 
	26  / true
26 --> 
	56  / (exitcond_flatten32)
	27  / (!exitcond_flatten32)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	26  / true
56 --> 
	20  / true
57 --> 
	63  / (exitcond_flatten)
	58  / (!exitcond_flatten)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	57  / true
63 --> 
	64  / true
64 --> 
	67  / (exitcond)
	65  / (!exitcond)
65 --> 
	66  / true
66 --> 
	64  / true
67 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 68 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:25]   --->   Operation 68 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 69 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [ULTRA_HLS/convolution.h:27]   --->   Operation 69 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 70 [1/1] (2.18ns)   --->   "%tmp_V_159 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:29]   --->   Operation 70 'read' 'tmp_V_159' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 71 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_159)" [ULTRA_HLS/convolution.h:31]   --->   Operation 71 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 72 [1/1] (2.18ns)   --->   "%tmp_V_161 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:33]   --->   Operation 72 'read' 'tmp_V_161' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 73 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_161)" [ULTRA_HLS/convolution.h:35]   --->   Operation 73 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 74 [1/1] (2.18ns)   --->   "%tmp_V_163 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:37]   --->   Operation 74 'read' 'tmp_V_163' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 75 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_163)" [ULTRA_HLS/convolution.h:39]   --->   Operation 75 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 76 [1/1] (2.18ns)   --->   "%tmp_V_165 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:41]   --->   Operation 76 'read' 'tmp_V_165' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_165)" [ULTRA_HLS/convolution.h:43]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 78 [1/1] (2.18ns)   --->   "%tmp_V_167 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:45]   --->   Operation 78 'read' 'tmp_V_167' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_167)" [ULTRA_HLS/convolution.h:47]   --->   Operation 79 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 80 [1/1] (2.18ns)   --->   "%tmp_V_169 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:49]   --->   Operation 80 'read' 'tmp_V_169' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 81 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_169)" [ULTRA_HLS/convolution.h:51]   --->   Operation 81 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([448 x i8]* @A_V_3_0, [448 x i8]* @A_V_3_1, [448 x i8]* @A_V_3_2, [448 x i8]* @A_V_3_3, [448 x i8]* @A_V_3_4, [448 x i8]* @A_V_3_5, [448 x i8]* @A_V_3_6, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:16]   --->   Operation 84 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6144 x i8]* @B_V_3_0, [6144 x i8]* @B_V_3_1, [6144 x i8]* @B_V_3_2, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:17]   --->   Operation 85 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i8]* @bias_V_7, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:18]   --->   Operation 86 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.18ns)   --->   "%tmp_V_171 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:53]   --->   Operation 87 'read' 'tmp_V_171' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 88 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_171)" [ULTRA_HLS/convolution.h:55]   --->   Operation 88 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 89 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 4" [ULTRA_HLS/convolution.h:57]   --->   Operation 89 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %3" [ULTRA_HLS/convolution.h:57]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.42ns)   --->   "%tmp_82 = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/convolution.h:78]   --->   Operation 91 'icmp' 'tmp_82' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %.preheader487.preheader, label %7" [ULTRA_HLS/convolution.h:78]   --->   Operation 92 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_167 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 93 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_82)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_163 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 94 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_82)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_84 = sext i16 %tmp_V_161 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 95 'sext' 'tmp_84' <Predicate = (!tmp_s & !tmp_82)> <Delay = 0.00>
ST_8 : Operation 96 [3/3] (3.89ns)   --->   "%tmp8 = mul i32 %tmp_84, %tmp_84" [ULTRA_HLS/convolution.h:115]   --->   Operation 96 'mul' 'tmp8' <Predicate = (!tmp_s & !tmp_82)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [3/3] (3.89ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 97 'mul' 'tmp9' <Predicate = (!tmp_s & !tmp_82)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader487" [ULTRA_HLS/convolution.h:80]   --->   Operation 98 'br' <Predicate = (!tmp_s & tmp_82)> <Delay = 1.76>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_242 = trunc i16 %tmp_V_171 to i8" [ULTRA_HLS/convolution.h:59]   --->   Operation 99 'trunc' 'tmp_242' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %tmp_242, i8* @multiple_V_7, align 1" [ULTRA_HLS/convolution.h:59]   --->   Operation 100 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.76ns)   --->   "br label %.preheader491" [ULTRA_HLS/convolution.h:60]   --->   Operation 101 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 102 [2/3] (3.89ns)   --->   "%tmp8 = mul i32 %tmp_84, %tmp_84" [ULTRA_HLS/convolution.h:115]   --->   Operation 102 'mul' 'tmp8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [2/3] (3.89ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 103 'mul' 'tmp9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 104 [1/3] (0.00ns)   --->   "%tmp8 = mul i32 %tmp_84, %tmp_84" [ULTRA_HLS/convolution.h:115]   --->   Operation 104 'mul' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/3] (0.00ns)   --->   "%tmp9 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 105 'mul' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 106 [5/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 106 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 107 [4/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 107 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 108 [3/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 108 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 109 [2/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 109 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 110 [1/5] (3.95ns)   --->   "%p_9 = mul i32 %tmp9, %tmp8" [ULTRA_HLS/convolution.h:115]   --->   Operation 110 'mul' 'p_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 111 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_9, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 111 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (1.76ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:116]   --->   Operation 112 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.52>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%i8 = phi i31 [ 0, %7 ], [ %i, %9 ]" [ULTRA_HLS/convolution.h:116]   --->   Operation 113 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%i8_cast = zext i31 %i8 to i32" [ULTRA_HLS/convolution.h:116]   --->   Operation 114 'zext' 'i8_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_87 = icmp slt i32 %i8_cast, %KER_bound" [ULTRA_HLS/convolution.h:116]   --->   Operation 115 'icmp' 'tmp_87' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (2.52ns)   --->   "%i = add i31 %i8, 1" [ULTRA_HLS/convolution.h:116]   --->   Operation 116 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_87, label %9, label %.loopexit.loopexit" [ULTRA_HLS/convolution.h:116]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [ULTRA_HLS/convolution.h:117]   --->   Operation 118 'specregionbegin' 'tmp_90' <Predicate = (tmp_87)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:118]   --->   Operation 119 'speclooptripcount' <Predicate = (tmp_87)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:119]   --->   Operation 120 'specpipeline' <Predicate = (tmp_87)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (2.18ns)   --->   "%tmp_V_174 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:120]   --->   Operation 121 'read' 'tmp_V_174' <Predicate = (tmp_87)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 122 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_174)" [ULTRA_HLS/convolution.h:121]   --->   Operation 122 'write' <Predicate = (tmp_87)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_90)" [ULTRA_HLS/convolution.h:122]   --->   Operation 123 'specregionend' 'empty_146' <Predicate = (tmp_87)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:116]   --->   Operation 124 'br' <Predicate = (tmp_87)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 125 'br' <Predicate = (!tmp_s & !tmp_82)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit490"   --->   Operation 126 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/convolution.h:124]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 3.40>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_5, %6 ], [ 0, %.preheader487.preheader ]" [ULTRA_HLS/convolution.h:80]   --->   Operation 128 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [ULTRA_HLS/convolution.h:80]   --->   Operation 129 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (2.42ns)   --->   "%tmp_86 = icmp slt i16 %num_img_cast, %tmp_V_159" [ULTRA_HLS/convolution.h:80]   --->   Operation 130 'icmp' 'tmp_86' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [1/1] (1.94ns)   --->   "%num_img_5 = add i15 %num_img, 1" [ULTRA_HLS/convolution.h:80]   --->   Operation 131 'add' 'num_img_5' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %4, label %.loopexit.loopexit402" [ULTRA_HLS/convolution.h:80]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [ULTRA_HLS/convolution.h:81]   --->   Operation 133 'specregionbegin' 'tmp_89' <Predicate = (tmp_86)> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:82]   --->   Operation 134 'speclooptripcount' <Predicate = (tmp_86)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader485" [ULTRA_HLS/convolution.h:83]   --->   Operation 135 'br' <Predicate = (tmp_86)> <Delay = 1.76>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 136 'br' <Predicate = (!tmp_86)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 2.96>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 [ 0, %4 ], [ %indvar_flatten_next3, %5 ]"   --->   Operation 137 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%j2 = phi i3 [ 0, %4 ], [ %tmp_92_mid2_v, %5 ]" [ULTRA_HLS/convolution.h:89]   --->   Operation 138 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i10 [ 0, %4 ], [ %indvar_flatten_next2_7, %5 ]"   --->   Operation 139 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %4 ], [ %k_mid2, %5 ]" [ULTRA_HLS/convolution.h:85]   --->   Operation 140 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%i3 = phi i7 [ 0, %4 ], [ %i_5, %5 ]"   --->   Operation 141 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (1.99ns)   --->   "%exitcond_flatten30 = icmp eq i12 %indvar_flatten21, -960"   --->   Operation 142 'icmp' 'exitcond_flatten30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (1.54ns)   --->   "%indvar_flatten_next3 = add i12 %indvar_flatten21, 1"   --->   Operation 143 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten30, label %.preheader481.preheader, label %.preheader486.preheader"   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.77ns)   --->   "%exitcond_flatten31 = icmp eq i10 %indvar_flatten22, 448"   --->   Operation 145 'icmp' 'exitcond_flatten31' <Predicate = (!exitcond_flatten30)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (1.73ns)   --->   "%indvar_flatten44_op = add i10 %indvar_flatten22, 1"   --->   Operation 146 'add' 'indvar_flatten44_op' <Predicate = (!exitcond_flatten30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.68ns)   --->   "%indvar_flatten_next2_7 = select i1 %exitcond_flatten31, i10 1, i10 %indvar_flatten44_op"   --->   Operation 147 'select' 'indvar_flatten_next2_7' <Predicate = (!exitcond_flatten30)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 10> <Delay = 5.32>
ST_22 : Operation 148 [1/1] (1.65ns)   --->   "%j_7 = add i3 1, %j2" [ULTRA_HLS/convolution.h:83]   --->   Operation 148 'add' 'j_7' <Predicate = (!exitcond_flatten30 & exitcond_flatten31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.98ns)   --->   "%k_mid = select i1 %exitcond_flatten31, i3 0, i3 %k" [ULTRA_HLS/convolution.h:85]   --->   Operation 149 'select' 'k_mid' <Predicate = (!exitcond_flatten30)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.98ns)   --->   "%tmp_92_mid2_v = select i1 %exitcond_flatten31, i3 %j_7, i3 %j2" [ULTRA_HLS/convolution.h:89]   --->   Operation 150 'select' 'tmp_92_mid2_v' <Predicate = (!exitcond_flatten30)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node exitcond9_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten31, true" [ULTRA_HLS/convolution.h:85]   --->   Operation 151 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (1.48ns)   --->   "%exitcond19 = icmp eq i7 %i3, -64" [ULTRA_HLS/convolution.h:85]   --->   Operation 152 'icmp' 'exitcond19' <Predicate = (!exitcond_flatten30)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond9_mid = and i1 %exitcond19, %not_exitcond_flatten" [ULTRA_HLS/convolution.h:85]   --->   Operation 153 'and' 'exitcond9_mid' <Predicate = (!exitcond_flatten30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (1.65ns)   --->   "%k_4 = add i3 1, %k_mid" [ULTRA_HLS/convolution.h:84]   --->   Operation 154 'add' 'k_4' <Predicate = (!exitcond_flatten30)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node i3_mid2)   --->   "%tmp_220 = or i1 %exitcond9_mid, %exitcond_flatten31" [ULTRA_HLS/convolution.h:85]   --->   Operation 155 'or' 'tmp_220' <Predicate = (!exitcond_flatten30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.99ns) (out node of the LUT)   --->   "%i3_mid2 = select i1 %tmp_220, i7 0, i7 %i3" [ULTRA_HLS/convolution.h:85]   --->   Operation 156 'select' 'i3_mid2' <Predicate = (!exitcond_flatten30)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.98ns)   --->   "%k_mid2 = select i1 %exitcond9_mid, i3 %k_4, i3 %k_mid" [ULTRA_HLS/convolution.h:85]   --->   Operation 157 'select' 'k_mid2' <Predicate = (!exitcond_flatten30)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [ULTRA_HLS/convolution.h:86]   --->   Operation 158 'specregionbegin' 'tmp_98' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_98)" [ULTRA_HLS/convolution.h:90]   --->   Operation 159 'specregionend' 'empty_143' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i3_mid2, 1" [ULTRA_HLS/convolution.h:85]   --->   Operation 160 'add' 'i_5' <Predicate = (!exitcond_flatten30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader485" [ULTRA_HLS/convolution.h:85]   --->   Operation 161 'br' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.72>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_92_mid2_cast = zext i3 %tmp_92_mid2_v to i10" [ULTRA_HLS/convolution.h:85]   --->   Operation 162 'zext' 'tmp_92_mid2_cast' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (2.18ns)   --->   "%tmp_V_180 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:88]   --->   Operation 163 'read' 'tmp_V_180' <Predicate = (!exitcond_flatten30)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_99_cast = zext i7 %i3_mid2 to i10" [ULTRA_HLS/convolution.h:85]   --->   Operation 164 'zext' 'tmp_99_cast' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_221 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i3_mid2, i3 0)" [ULTRA_HLS/convolution.h:85]   --->   Operation 165 'bitconcatenate' 'tmp_221' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_222 = sub i10 %tmp_221, %tmp_99_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 166 'sub' 'tmp_222' <Predicate = (!exitcond_flatten30)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 167 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_223 = add i10 %tmp_92_mid2_cast, %tmp_222" [ULTRA_HLS/convolution.h:89]   --->   Operation 167 'add' 'tmp_223' <Predicate = (!exitcond_flatten30)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_263 = trunc i16 %tmp_V_180 to i8" [ULTRA_HLS/convolution.h:89]   --->   Operation 168 'trunc' 'tmp_263' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (1.30ns)   --->   "switch i3 %k_mid2, label %branch69 [
    i3 0, label %branch63
    i3 1, label %branch64
    i3 2, label %branch65
    i3 3, label %branch66
    i3 -4, label %branch67
    i3 -3, label %branch68
  ]" [ULTRA_HLS/convolution.h:89]   --->   Operation 169 'switch' <Predicate = (!exitcond_flatten30)> <Delay = 1.30>

State 24 <SV = 12> <Delay = 3.25>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:87]   --->   Operation 170 'specpipeline' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_240_cast = sext i10 %tmp_223 to i64" [ULTRA_HLS/convolution.h:89]   --->   Operation 171 'sext' 'tmp_240_cast' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%A_V_3_0_addr = getelementptr [448 x i8]* @A_V_3_0, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 172 'getelementptr' 'A_V_3_0_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%A_V_3_1_addr = getelementptr [448 x i8]* @A_V_3_1, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 173 'getelementptr' 'A_V_3_1_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%A_V_3_2_addr = getelementptr [448 x i8]* @A_V_3_2, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 174 'getelementptr' 'A_V_3_2_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%A_V_3_3_addr = getelementptr [448 x i8]* @A_V_3_3, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 175 'getelementptr' 'A_V_3_3_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%A_V_3_4_addr = getelementptr [448 x i8]* @A_V_3_4, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 176 'getelementptr' 'A_V_3_4_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_3_5_addr = getelementptr [448 x i8]* @A_V_3_5, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 177 'getelementptr' 'A_V_3_5_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%A_V_3_6_addr = getelementptr [448 x i8]* @A_V_3_6, i64 0, i64 %tmp_240_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 178 'getelementptr' 'A_V_3_6_addr' <Predicate = (!exitcond_flatten30)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_5_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 179 'store' <Predicate = (k_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 180 'br' <Predicate = (k_mid2 == 5)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_4_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 181 'store' <Predicate = (k_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 182 'br' <Predicate = (k_mid2 == 4)> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_3_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 183 'store' <Predicate = (k_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 184 'br' <Predicate = (k_mid2 == 3)> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_2_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 185 'store' <Predicate = (k_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 186 'br' <Predicate = (k_mid2 == 2)> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_1_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 187 'store' <Predicate = (k_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 188 'br' <Predicate = (k_mid2 == 1)> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_0_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 189 'store' <Predicate = (k_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 190 'br' <Predicate = (k_mid2 == 0)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (3.25ns)   --->   "store i8 %tmp_263, i8* %A_V_3_6_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 191 'store' <Predicate = (k_mid2 == 6) | (k_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 192 'br' <Predicate = (k_mid2 == 6) | (k_mid2 == 7)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.76>
ST_25 : Operation 193 [1/1] (1.76ns)   --->   "br label %.preheader481" [ULTRA_HLS/convolution.h:103]   --->   Operation 193 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 11> <Delay = 4.27>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i16 [ %indvar_flatten_next3_3, %ifFalse ], [ 0, %.preheader481.preheader ]"   --->   Operation 194 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%ia = phi i3 [ %tmp_133_1_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 195 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i15 [ %indvar_flatten_next3_2, %ifFalse ], [ 0, %.preheader481.preheader ]"   --->   Operation 196 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%ib = phi i3 [ %ib_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:98]   --->   Operation 197 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i13 [ %indvar_flatten_next3_1, %ifFalse ], [ 0, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:98]   --->   Operation 198 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%i4 = phi i6 [ %tmp_100_mid2, %ifFalse ], [ 0, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 199 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%p_4 = phi i25 [ %buf_V_5_2_2, %ifFalse ], [ 0, %.preheader481.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 200 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%j5 = phi i7 [ %j_9, %ifFalse ], [ 0, %.preheader481.preheader ]"   --->   Operation 201 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (1.65ns)   --->   "%tmp_94 = add i3 %ia, -1" [ULTRA_HLS/convolution.h:103]   --->   Operation 202 'add' 'tmp_94' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [1/1] (1.65ns)   --->   "%ia_1 = add i3 %ia, 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 203 'add' 'ia_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [1/1] (2.42ns)   --->   "%exitcond_flatten32 = icmp eq i16 %indvar_flatten23, -14336"   --->   Operation 204 'icmp' 'exitcond_flatten32' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [1/1] (2.07ns)   --->   "%indvar_flatten_next3_3 = add i16 %indvar_flatten23, 1"   --->   Operation 205 'add' 'indvar_flatten_next3_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten32, label %6, label %.preheader484.loopexit"   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (2.31ns)   --->   "%exitcond_flatten33 = icmp eq i15 %indvar_flatten24, 10240"   --->   Operation 207 'icmp' 'exitcond_flatten33' <Predicate = (!exitcond_flatten32)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 208 [1/1] (0.98ns)   --->   "%ib_mid = select i1 %exitcond_flatten33, i3 1, i3 %ib" [ULTRA_HLS/convolution.h:98]   --->   Operation 208 'select' 'ib_mid' <Predicate = (!exitcond_flatten32)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_9 = xor i1 %exitcond_flatten33, true" [ULTRA_HLS/convolution.h:98]   --->   Operation 209 'xor' 'not_exitcond_flatten_9' <Predicate = (!exitcond_flatten32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 210 [1/1] (1.48ns)   --->   "%exitcond20 = icmp eq i7 %j5, -64" [ULTRA_HLS/convolution.h:98]   --->   Operation 210 'icmp' 'exitcond20' <Predicate = (!exitcond_flatten32)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid3)   --->   "%exitcond1_mid = and i1 %exitcond20, %not_exitcond_flatten_9" [ULTRA_HLS/convolution.h:98]   --->   Operation 211 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 212 [1/1] (2.09ns)   --->   "%exitcond_flatten34 = icmp eq i13 %indvar_flatten25, 2048" [ULTRA_HLS/convolution.h:98]   --->   Operation 212 'icmp' 'exitcond_flatten34' <Predicate = (!exitcond_flatten32)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.97ns)   --->   "%exitcond_flatten65_m = and i1 %exitcond_flatten34, %not_exitcond_flatten_9" [ULTRA_HLS/convolution.h:98]   --->   Operation 213 'and' 'exitcond_flatten65_m' <Predicate = (!exitcond_flatten32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid3)   --->   "%exitcond_flatten65_n = xor i1 %exitcond_flatten34, true" [ULTRA_HLS/convolution.h:98]   --->   Operation 214 'xor' 'exitcond_flatten65_n' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid3)   --->   "%not_exitcond_flatten_10 = or i1 %exitcond_flatten33, %exitcond_flatten65_n" [ULTRA_HLS/convolution.h:98]   --->   Operation 215 'or' 'not_exitcond_flatten_10' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid3 = and i1 %exitcond1_mid, %not_exitcond_flatten_10" [ULTRA_HLS/convolution.h:98]   --->   Operation 216 'and' 'exitcond1_mid3' <Predicate = (!exitcond_flatten32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (1.67ns)   --->   "%indvar_flatten63_op = add i13 %indvar_flatten25, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 217 'add' 'indvar_flatten63_op' <Predicate = (!exitcond_flatten32)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 218 [1/1] (1.94ns)   --->   "%indvar_flatten78_op = add i15 %indvar_flatten24, 1"   --->   Operation 218 'add' 'indvar_flatten78_op' <Predicate = (!exitcond_flatten32)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 3.99>
ST_27 : Operation 219 [1/1] (0.98ns)   --->   "%tmp_133_1_mid2 = select i1 %exitcond_flatten33, i3 %ia_1, i3 %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 219 'select' 'tmp_133_1_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 220 [1/1] (1.65ns)   --->   "%ib_1 = add i3 1, %ib_mid" [ULTRA_HLS/convolution.h:93]   --->   Operation 220 'add' 'ib_1' <Predicate = (!exitcond_flatten32 & exitcond_flatten65_m)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 221 [1/1] (0.97ns)   --->   "%tmp_224 = or i1 %exitcond_flatten65_m, %exitcond_flatten33" [ULTRA_HLS/convolution.h:98]   --->   Operation 221 'or' 'tmp_224' <Predicate = (!exitcond_flatten32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 222 [1/1] (1.18ns)   --->   "%i4_mid = select i1 %tmp_224, i6 0, i6 %i4" [ULTRA_HLS/convolution.h:98]   --->   Operation 222 'select' 'i4_mid' <Predicate = (!exitcond_flatten32)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 223 [1/1] (0.98ns)   --->   "%ib_mid2 = select i1 %exitcond_flatten65_m, i3 %ib_1, i3 %ib_mid" [ULTRA_HLS/convolution.h:98]   --->   Operation 223 'select' 'ib_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (1.82ns)   --->   "%i_29 = add i6 1, %i4_mid" [ULTRA_HLS/convolution.h:95]   --->   Operation 224 'add' 'i_29' <Predicate = (!exitcond_flatten32 & exitcond1_mid3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%tmp_225 = or i1 %exitcond1_mid3, %exitcond_flatten65_m" [ULTRA_HLS/convolution.h:98]   --->   Operation 225 'or' 'tmp_225' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_264 = or i1 %tmp_225, %exitcond_flatten33" [ULTRA_HLS/convolution.h:98]   --->   Operation 226 'or' 'tmp_264' <Predicate = (!exitcond_flatten32)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (0.99ns)   --->   "%j5_mid2 = select i1 %tmp_264, i7 0, i7 %j5" [ULTRA_HLS/convolution.h:98]   --->   Operation 227 'select' 'j5_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (1.87ns)   --->   "%j_9 = add i7 %j5_mid2, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 228 'add' 'j_9' <Predicate = (!exitcond_flatten32)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (0.69ns)   --->   "%indvar_flatten_next3_1 = select i1 %tmp_224, i13 1, i13 %indvar_flatten63_op" [ULTRA_HLS/convolution.h:98]   --->   Operation 229 'select' 'indvar_flatten_next3_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.75ns)   --->   "%indvar_flatten_next3_2 = select i1 %exitcond_flatten33, i15 1, i15 %indvar_flatten78_op"   --->   Operation 230 'select' 'indvar_flatten_next3_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader481"   --->   Operation 231 'br' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>

State 28 <SV = 13> <Delay = 3.46>
ST_28 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_229)   --->   "%tmp_95_mid2 = select i1 %exitcond_flatten33, i3 %ia, i3 %tmp_94" [ULTRA_HLS/convolution.h:103]   --->   Operation 232 'select' 'tmp_95_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_229)   --->   "%tmp_95_mid2_cast = zext i3 %tmp_95_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 233 'zext' 'tmp_95_mid2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_133_1_mid2_cast = zext i3 %tmp_133_1_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 234 'zext' 'tmp_133_1_mid2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (1.65ns)   --->   "%ia_1_mid1 = add i3 2, %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 235 'add' 'ia_1_mid1' <Predicate = (!exitcond_flatten32 & exitcond_flatten33)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_231)   --->   "%tmp_133_2_mid2 = select i1 %exitcond_flatten33, i3 %ia_1_mid1, i3 %ia_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 236 'select' 'tmp_133_2_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_231)   --->   "%tmp_133_2_mid2_cast = zext i3 %tmp_133_2_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 237 'zext' 'tmp_133_2_mid2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 238 [1/1] (1.18ns)   --->   "%tmp_100_mid2 = select i1 %exitcond1_mid3, i6 %i_29, i6 %i4_mid" [ULTRA_HLS/convolution.h:103]   --->   Operation 238 'select' 'tmp_100_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_265 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_100_mid2, i6 0)" [ULTRA_HLS/convolution.h:103]   --->   Operation 239 'bitconcatenate' 'tmp_265' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_226 = zext i12 %tmp_265 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 240 'zext' 'tmp_226' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_106 = zext i7 %j5_mid2 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 241 'zext' 'tmp_106' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_106_cast = zext i7 %j5_mid2 to i10" [ULTRA_HLS/convolution.h:98]   --->   Operation 242 'zext' 'tmp_106_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_227 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j5_mid2, i3 0)" [ULTRA_HLS/convolution.h:98]   --->   Operation 243 'bitconcatenate' 'tmp_227' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 244 [1/1] (1.73ns)   --->   "%tmp_228 = sub i10 %tmp_227, %tmp_106_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 244 'sub' 'tmp_228' <Predicate = (!exitcond_flatten32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_229 = add i10 %tmp_95_mid2_cast, %tmp_228" [ULTRA_HLS/convolution.h:103]   --->   Operation 245 'add' 'tmp_229' <Predicate = (!exitcond_flatten32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (1.73ns)   --->   "%tmp_230 = add i10 %tmp_133_1_mid2_cast, %tmp_228" [ULTRA_HLS/convolution.h:103]   --->   Operation 246 'add' 'tmp_230' <Predicate = (!exitcond_flatten32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 247 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_231 = add i10 %tmp_133_2_mid2_cast, %tmp_228" [ULTRA_HLS/convolution.h:103]   --->   Operation 247 'add' 'tmp_231' <Predicate = (!exitcond_flatten32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [1/1] (1.54ns)   --->   "%tmp_232 = add i64 %tmp_106, %tmp_226" [ULTRA_HLS/convolution.h:103]   --->   Operation 248 'add' 'tmp_232' <Predicate = (!exitcond_flatten32)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_266 = trunc i64 %tmp_232 to i14" [ULTRA_HLS/convolution.h:103]   --->   Operation 249 'trunc' 'tmp_266' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_267 = trunc i64 %tmp_232 to i12" [ULTRA_HLS/convolution.h:103]   --->   Operation 250 'trunc' 'tmp_267' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch60 [
    i3 1, label %branch56
    i3 2, label %branch57
    i3 3, label %branch58
    i3 -4, label %branch59
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 251 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 252 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch54 [
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 252 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 253 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch48 [
    i3 1, label %branch44
    i3 2, label %branch45
    i3 3, label %branch46
    i3 -4, label %branch47
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 253 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 254 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch39 [
    i3 1, label %branch35
    i3 2, label %branch36
    i3 3, label %branch37
    i3 -4, label %branch38
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 254 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 255 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch33 [
    i3 1, label %branch29
    i3 2, label %branch30
    i3 3, label %branch31
    i3 -4, label %branch32
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 255 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 256 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch27 [
    i3 1, label %branch23
    i3 2, label %branch24
    i3 3, label %branch25
    i3 -4, label %branch26
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 256 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 257 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch18 [
    i3 1, label %branch14
    i3 2, label %branch15
    i3 3, label %branch16
    i3 -4, label %branch17
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 257 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 258 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch12 [
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 258 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>
ST_28 : Operation 259 [1/1] (1.30ns)   --->   "switch i3 %ib_mid2, label %branch6 [
    i3 1, label %branch2
    i3 2, label %branch3
    i3 3, label %branch4
    i3 -4, label %branch5
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 259 'switch' <Predicate = (!exitcond_flatten32)> <Delay = 1.30>

State 29 <SV = 14> <Delay = 3.62>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_249_cast = sext i10 %tmp_229 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 260 'sext' 'tmp_249_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%A_V_3_0_addr_1 = getelementptr [448 x i8]* @A_V_3_0, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 261 'getelementptr' 'A_V_3_0_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_250_cast = sext i10 %tmp_230 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 262 'sext' 'tmp_250_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%A_V_3_0_addr_2 = getelementptr [448 x i8]* @A_V_3_0, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 263 'getelementptr' 'A_V_3_0_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_251_cast = sext i10 %tmp_231 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 264 'sext' 'tmp_251_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%A_V_3_0_addr_3 = getelementptr [448 x i8]* @A_V_3_0, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 265 'getelementptr' 'A_V_3_0_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%A_V_3_1_addr_1 = getelementptr [448 x i8]* @A_V_3_1, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 266 'getelementptr' 'A_V_3_1_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%A_V_3_1_addr_2 = getelementptr [448 x i8]* @A_V_3_1, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 267 'getelementptr' 'A_V_3_1_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%A_V_3_1_addr_3 = getelementptr [448 x i8]* @A_V_3_1, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 268 'getelementptr' 'A_V_3_1_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%A_V_3_2_addr_1 = getelementptr [448 x i8]* @A_V_3_2, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 269 'getelementptr' 'A_V_3_2_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%A_V_3_2_addr_2 = getelementptr [448 x i8]* @A_V_3_2, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 270 'getelementptr' 'A_V_3_2_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%A_V_3_2_addr_3 = getelementptr [448 x i8]* @A_V_3_2, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 271 'getelementptr' 'A_V_3_2_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%A_V_3_3_addr_1 = getelementptr [448 x i8]* @A_V_3_3, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 272 'getelementptr' 'A_V_3_3_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%A_V_3_3_addr_2 = getelementptr [448 x i8]* @A_V_3_3, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 273 'getelementptr' 'A_V_3_3_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%A_V_3_3_addr_3 = getelementptr [448 x i8]* @A_V_3_3, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 274 'getelementptr' 'A_V_3_3_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%A_V_3_4_addr_1 = getelementptr [448 x i8]* @A_V_3_4, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 275 'getelementptr' 'A_V_3_4_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.00ns)   --->   "%A_V_3_4_addr_2 = getelementptr [448 x i8]* @A_V_3_4, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 276 'getelementptr' 'A_V_3_4_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%A_V_3_4_addr_3 = getelementptr [448 x i8]* @A_V_3_4, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 277 'getelementptr' 'A_V_3_4_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%A_V_3_5_addr_1 = getelementptr [448 x i8]* @A_V_3_5, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 278 'getelementptr' 'A_V_3_5_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%A_V_3_5_addr_2 = getelementptr [448 x i8]* @A_V_3_5, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 279 'getelementptr' 'A_V_3_5_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%A_V_3_5_addr_3 = getelementptr [448 x i8]* @A_V_3_5, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 280 'getelementptr' 'A_V_3_5_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%A_V_3_6_addr_1 = getelementptr [448 x i8]* @A_V_3_6, i64 0, i64 %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 281 'getelementptr' 'A_V_3_6_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%A_V_3_6_addr_2 = getelementptr [448 x i8]* @A_V_3_6, i64 0, i64 %tmp_250_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 282 'getelementptr' 'A_V_3_6_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (0.00ns)   --->   "%A_V_3_6_addr_3 = getelementptr [448 x i8]* @A_V_3_6, i64 0, i64 %tmp_251_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 283 'getelementptr' 'A_V_3_6_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%p_shl13_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_267, i2 0)" [ULTRA_HLS/convolution.h:103]   --->   Operation 284 'bitconcatenate' 'p_shl13_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (1.81ns)   --->   "%tmp_233 = sub i14 %p_shl13_cast, %tmp_266" [ULTRA_HLS/convolution.h:103]   --->   Operation 285 'sub' 'tmp_233' <Predicate = (!exitcond_flatten32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [1/1] (1.81ns)   --->   "%tmp_234 = add i14 1, %tmp_233" [ULTRA_HLS/convolution.h:103]   --->   Operation 286 'add' 'tmp_234' <Predicate = (!exitcond_flatten32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 287 [1/1] (1.81ns)   --->   "%tmp_235 = add i14 2, %tmp_233" [ULTRA_HLS/convolution.h:103]   --->   Operation 287 'add' 'tmp_235' <Predicate = (!exitcond_flatten32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [2/2] (3.25ns)   --->   "%A_V_3_3_load = load i8* %A_V_3_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 288 'load' 'A_V_3_3_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 289 [2/2] (3.25ns)   --->   "%A_V_3_2_load = load i8* %A_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 289 'load' 'A_V_3_2_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 290 [2/2] (3.25ns)   --->   "%A_V_3_1_load = load i8* %A_V_3_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 290 'load' 'A_V_3_1_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 291 [2/2] (3.25ns)   --->   "%A_V_3_0_load = load i8* %A_V_3_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 291 'load' 'A_V_3_0_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 292 [2/2] (3.25ns)   --->   "%A_V_3_4_load = load i8* %A_V_3_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 292 'load' 'A_V_3_4_load' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 293 [2/2] (3.25ns)   --->   "%A_V_3_4_load_1 = load i8* %A_V_3_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 293 'load' 'A_V_3_4_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 294 [2/2] (3.25ns)   --->   "%A_V_3_3_load_1 = load i8* %A_V_3_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 294 'load' 'A_V_3_3_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 295 [2/2] (3.25ns)   --->   "%A_V_3_2_load_1 = load i8* %A_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 295 'load' 'A_V_3_2_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 296 [2/2] (3.25ns)   --->   "%A_V_3_1_load_1 = load i8* %A_V_3_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 296 'load' 'A_V_3_1_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 297 [2/2] (3.25ns)   --->   "%A_V_3_5_load = load i8* %A_V_3_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 297 'load' 'A_V_3_5_load' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 298 [2/2] (3.25ns)   --->   "%A_V_3_5_load_1 = load i8* %A_V_3_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 298 'load' 'A_V_3_5_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 299 [2/2] (3.25ns)   --->   "%A_V_3_4_load_2 = load i8* %A_V_3_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 299 'load' 'A_V_3_4_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 300 [2/2] (3.25ns)   --->   "%A_V_3_3_load_2 = load i8* %A_V_3_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 300 'load' 'A_V_3_3_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 301 [2/2] (3.25ns)   --->   "%A_V_3_2_load_2 = load i8* %A_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 301 'load' 'A_V_3_2_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 302 [2/2] (3.25ns)   --->   "%A_V_3_6_load = load i8* %A_V_3_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 302 'load' 'A_V_3_6_load' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 303 [2/2] (3.25ns)   --->   "%A_V_3_3_load_3 = load i8* %A_V_3_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 303 'load' 'A_V_3_3_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 304 [2/2] (3.25ns)   --->   "%A_V_3_2_load_3 = load i8* %A_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 304 'load' 'A_V_3_2_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 305 [2/2] (3.25ns)   --->   "%A_V_3_1_load_2 = load i8* %A_V_3_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 305 'load' 'A_V_3_1_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 306 [2/2] (3.25ns)   --->   "%A_V_3_0_load_1 = load i8* %A_V_3_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 306 'load' 'A_V_3_0_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 307 [2/2] (3.25ns)   --->   "%A_V_3_4_load_3 = load i8* %A_V_3_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 307 'load' 'A_V_3_4_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 308 [2/2] (3.25ns)   --->   "%A_V_3_4_load_7 = load i8* %A_V_3_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 308 'load' 'A_V_3_4_load_7' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 309 [2/2] (3.25ns)   --->   "%A_V_3_3_load_7 = load i8* %A_V_3_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 309 'load' 'A_V_3_3_load_7' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 310 [2/2] (3.25ns)   --->   "%A_V_3_2_load_7 = load i8* %A_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 310 'load' 'A_V_3_2_load_7' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 311 [2/2] (3.25ns)   --->   "%A_V_3_1_load_5 = load i8* %A_V_3_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 311 'load' 'A_V_3_1_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 312 [2/2] (3.25ns)   --->   "%A_V_3_5_load_4 = load i8* %A_V_3_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 312 'load' 'A_V_3_5_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 313 [2/2] (3.25ns)   --->   "%A_V_3_5_load_5 = load i8* %A_V_3_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 313 'load' 'A_V_3_5_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 314 [2/2] (3.25ns)   --->   "%A_V_3_4_load_8 = load i8* %A_V_3_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 314 'load' 'A_V_3_4_load_8' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 315 [2/2] (3.25ns)   --->   "%A_V_3_3_load_8 = load i8* %A_V_3_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 315 'load' 'A_V_3_3_load_8' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 316 [2/2] (3.25ns)   --->   "%A_V_3_2_load_8 = load i8* %A_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 316 'load' 'A_V_3_2_load_8' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 317 [2/2] (3.25ns)   --->   "%A_V_3_6_load_2 = load i8* %A_V_3_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 317 'load' 'A_V_3_6_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_29 : Operation 318 [1/1] (1.48ns)   --->   "%ifzero = icmp eq i7 %j_9, -64" [ULTRA_HLS/convolution.h:98]   --->   Operation 318 'icmp' 'ifzero' <Predicate = (!exitcond_flatten32)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ULTRA_HLS/convolution.h:98]   --->   Operation 319 'br' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>

State 30 <SV = 15> <Delay = 3.25>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_254_cast = zext i14 %tmp_233 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 320 'zext' 'tmp_254_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (0.00ns)   --->   "%B_V_3_0_addr_1 = getelementptr [6144 x i8]* @B_V_3_0, i64 0, i64 %tmp_254_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 321 'getelementptr' 'B_V_3_0_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_255_cast = zext i14 %tmp_234 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 322 'zext' 'tmp_255_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%B_V_3_0_addr_2 = getelementptr [6144 x i8]* @B_V_3_0, i64 0, i64 %tmp_255_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 323 'getelementptr' 'B_V_3_0_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_256_cast = zext i14 %tmp_235 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 324 'zext' 'tmp_256_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 325 [1/1] (0.00ns)   --->   "%B_V_3_0_addr_3 = getelementptr [6144 x i8]* @B_V_3_0, i64 0, i64 %tmp_256_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 325 'getelementptr' 'B_V_3_0_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%B_V_3_1_addr_1 = getelementptr [6144 x i8]* @B_V_3_1, i64 0, i64 %tmp_254_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 326 'getelementptr' 'B_V_3_1_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%B_V_3_1_addr_2 = getelementptr [6144 x i8]* @B_V_3_1, i64 0, i64 %tmp_255_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 327 'getelementptr' 'B_V_3_1_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%B_V_3_1_addr_3 = getelementptr [6144 x i8]* @B_V_3_1, i64 0, i64 %tmp_256_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 328 'getelementptr' 'B_V_3_1_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%B_V_3_2_addr_1 = getelementptr [6144 x i8]* @B_V_3_2, i64 0, i64 %tmp_254_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 329 'getelementptr' 'B_V_3_2_addr_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "%B_V_3_2_addr_2 = getelementptr [6144 x i8]* @B_V_3_2, i64 0, i64 %tmp_255_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 330 'getelementptr' 'B_V_3_2_addr_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%B_V_3_2_addr_3 = getelementptr [6144 x i8]* @B_V_3_2, i64 0, i64 %tmp_256_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 331 'getelementptr' 'B_V_3_2_addr_3' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_30 : Operation 332 [1/2] (3.25ns)   --->   "%A_V_3_3_load = load i8* %A_V_3_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 332 'load' 'A_V_3_3_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 333 [1/2] (3.25ns)   --->   "%A_V_3_2_load = load i8* %A_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 333 'load' 'A_V_3_2_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 334 [1/2] (3.25ns)   --->   "%A_V_3_1_load = load i8* %A_V_3_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 334 'load' 'A_V_3_1_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 335 [1/2] (3.25ns)   --->   "%A_V_3_0_load = load i8* %A_V_3_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 335 'load' 'A_V_3_0_load' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 336 [1/2] (3.25ns)   --->   "%A_V_3_4_load = load i8* %A_V_3_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 336 'load' 'A_V_3_4_load' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 337 [2/2] (3.25ns)   --->   "%B_V_3_0_load = load i8* %B_V_3_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 337 'load' 'B_V_3_0_load' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 338 [1/2] (3.25ns)   --->   "%A_V_3_4_load_1 = load i8* %A_V_3_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 338 'load' 'A_V_3_4_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 339 [1/2] (3.25ns)   --->   "%A_V_3_3_load_1 = load i8* %A_V_3_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 339 'load' 'A_V_3_3_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 340 [1/2] (3.25ns)   --->   "%A_V_3_2_load_1 = load i8* %A_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 340 'load' 'A_V_3_2_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 341 [1/2] (3.25ns)   --->   "%A_V_3_1_load_1 = load i8* %A_V_3_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 341 'load' 'A_V_3_1_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 342 [1/2] (3.25ns)   --->   "%A_V_3_5_load = load i8* %A_V_3_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 342 'load' 'A_V_3_5_load' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 343 [2/2] (3.25ns)   --->   "%B_V_3_1_load = load i8* %B_V_3_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 343 'load' 'B_V_3_1_load' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 344 [1/2] (3.25ns)   --->   "%A_V_3_5_load_1 = load i8* %A_V_3_5_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 344 'load' 'A_V_3_5_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 345 [1/2] (3.25ns)   --->   "%A_V_3_4_load_2 = load i8* %A_V_3_4_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 345 'load' 'A_V_3_4_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 346 [1/2] (3.25ns)   --->   "%A_V_3_3_load_2 = load i8* %A_V_3_3_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 346 'load' 'A_V_3_3_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 347 [1/2] (3.25ns)   --->   "%A_V_3_2_load_2 = load i8* %A_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 347 'load' 'A_V_3_2_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 348 [1/2] (3.25ns)   --->   "%A_V_3_6_load = load i8* %A_V_3_6_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 348 'load' 'A_V_3_6_load' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 349 [2/2] (3.25ns)   --->   "%B_V_3_2_load = load i8* %B_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 349 'load' 'B_V_3_2_load' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 350 [1/2] (3.25ns)   --->   "%A_V_3_3_load_3 = load i8* %A_V_3_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 350 'load' 'A_V_3_3_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 351 [1/2] (3.25ns)   --->   "%A_V_3_2_load_3 = load i8* %A_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 351 'load' 'A_V_3_2_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 352 [1/2] (3.25ns)   --->   "%A_V_3_1_load_2 = load i8* %A_V_3_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 352 'load' 'A_V_3_1_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 353 [1/2] (3.25ns)   --->   "%A_V_3_0_load_1 = load i8* %A_V_3_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 353 'load' 'A_V_3_0_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 354 [1/2] (3.25ns)   --->   "%A_V_3_4_load_3 = load i8* %A_V_3_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 354 'load' 'A_V_3_4_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 355 [2/2] (3.25ns)   --->   "%B_V_3_0_load_1 = load i8* %B_V_3_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 355 'load' 'B_V_3_0_load_1' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 356 [2/2] (3.25ns)   --->   "%A_V_3_4_load_4 = load i8* %A_V_3_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 356 'load' 'A_V_3_4_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 357 [2/2] (3.25ns)   --->   "%A_V_3_3_load_4 = load i8* %A_V_3_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 357 'load' 'A_V_3_3_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 358 [2/2] (3.25ns)   --->   "%A_V_3_2_load_4 = load i8* %A_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 358 'load' 'A_V_3_2_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 359 [2/2] (3.25ns)   --->   "%A_V_3_1_load_3 = load i8* %A_V_3_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 359 'load' 'A_V_3_1_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 360 [2/2] (3.25ns)   --->   "%A_V_3_5_load_2 = load i8* %A_V_3_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 360 'load' 'A_V_3_5_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 361 [2/2] (3.25ns)   --->   "%A_V_3_5_load_3 = load i8* %A_V_3_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 361 'load' 'A_V_3_5_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 362 [2/2] (3.25ns)   --->   "%A_V_3_4_load_5 = load i8* %A_V_3_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 362 'load' 'A_V_3_4_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 363 [2/2] (3.25ns)   --->   "%A_V_3_3_load_5 = load i8* %A_V_3_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 363 'load' 'A_V_3_3_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 364 [2/2] (3.25ns)   --->   "%A_V_3_2_load_5 = load i8* %A_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 364 'load' 'A_V_3_2_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 365 [2/2] (3.25ns)   --->   "%A_V_3_6_load_1 = load i8* %A_V_3_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 365 'load' 'A_V_3_6_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 366 [2/2] (3.25ns)   --->   "%A_V_3_3_load_6 = load i8* %A_V_3_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 366 'load' 'A_V_3_3_load_6' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 367 [2/2] (3.25ns)   --->   "%A_V_3_2_load_6 = load i8* %A_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 367 'load' 'A_V_3_2_load_6' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 368 [2/2] (3.25ns)   --->   "%A_V_3_1_load_4 = load i8* %A_V_3_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 368 'load' 'A_V_3_1_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 369 [2/2] (3.25ns)   --->   "%A_V_3_0_load_2 = load i8* %A_V_3_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 369 'load' 'A_V_3_0_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 370 [2/2] (3.25ns)   --->   "%A_V_3_4_load_6 = load i8* %A_V_3_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 370 'load' 'A_V_3_4_load_6' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 371 [1/2] (3.25ns)   --->   "%A_V_3_4_load_7 = load i8* %A_V_3_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 371 'load' 'A_V_3_4_load_7' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 372 [1/2] (3.25ns)   --->   "%A_V_3_3_load_7 = load i8* %A_V_3_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 372 'load' 'A_V_3_3_load_7' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 373 [1/2] (3.25ns)   --->   "%A_V_3_2_load_7 = load i8* %A_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 373 'load' 'A_V_3_2_load_7' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 374 [1/2] (3.25ns)   --->   "%A_V_3_1_load_5 = load i8* %A_V_3_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 374 'load' 'A_V_3_1_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 375 [1/2] (3.25ns)   --->   "%A_V_3_5_load_4 = load i8* %A_V_3_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 375 'load' 'A_V_3_5_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 376 [2/2] (3.25ns)   --->   "%B_V_3_1_load_2 = load i8* %B_V_3_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 376 'load' 'B_V_3_1_load_2' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 377 [1/2] (3.25ns)   --->   "%A_V_3_5_load_5 = load i8* %A_V_3_5_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 377 'load' 'A_V_3_5_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 378 [1/2] (3.25ns)   --->   "%A_V_3_4_load_8 = load i8* %A_V_3_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 378 'load' 'A_V_3_4_load_8' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 379 [1/2] (3.25ns)   --->   "%A_V_3_3_load_8 = load i8* %A_V_3_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 379 'load' 'A_V_3_3_load_8' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 380 [1/2] (3.25ns)   --->   "%A_V_3_2_load_8 = load i8* %A_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 380 'load' 'A_V_3_2_load_8' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 381 [1/2] (3.25ns)   --->   "%A_V_3_6_load_2 = load i8* %A_V_3_6_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 381 'load' 'A_V_3_6_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_30 : Operation 382 [2/2] (3.25ns)   --->   "%B_V_3_2_load_2 = load i8* %B_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 382 'load' 'B_V_3_2_load_2' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>

State 31 <SV = 16> <Delay = 4.30>
ST_31 : Operation 383 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0140" [ULTRA_HLS/convolution.h:103]   --->   Operation 383 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_31 : Operation 384 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0140" [ULTRA_HLS/convolution.h:103]   --->   Operation 384 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_31 : Operation 385 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0140" [ULTRA_HLS/convolution.h:103]   --->   Operation 385 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_31 : Operation 386 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0140" [ULTRA_HLS/convolution.h:103]   --->   Operation 386 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_31 : Operation 387 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0140" [ULTRA_HLS/convolution.h:103]   --->   Operation 387 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_31 : Operation 388 [1/2] (3.25ns)   --->   "%B_V_3_0_load = load i8* %B_V_3_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 388 'load' 'B_V_3_0_load' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 389 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0124" [ULTRA_HLS/convolution.h:103]   --->   Operation 389 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_31 : Operation 390 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0124" [ULTRA_HLS/convolution.h:103]   --->   Operation 390 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_31 : Operation 391 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0124" [ULTRA_HLS/convolution.h:103]   --->   Operation 391 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_31 : Operation 392 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0124" [ULTRA_HLS/convolution.h:103]   --->   Operation 392 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_31 : Operation 393 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0124" [ULTRA_HLS/convolution.h:103]   --->   Operation 393 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_31 : Operation 394 [1/2] (3.25ns)   --->   "%B_V_3_1_load = load i8* %B_V_3_1_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 394 'load' 'B_V_3_1_load' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 395 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0108" [ULTRA_HLS/convolution.h:103]   --->   Operation 395 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_31 : Operation 396 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0108" [ULTRA_HLS/convolution.h:103]   --->   Operation 396 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_31 : Operation 397 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0108" [ULTRA_HLS/convolution.h:103]   --->   Operation 397 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_31 : Operation 398 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0108" [ULTRA_HLS/convolution.h:103]   --->   Operation 398 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_31 : Operation 399 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.0108" [ULTRA_HLS/convolution.h:103]   --->   Operation 399 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_31 : Operation 400 [1/2] (3.25ns)   --->   "%B_V_3_2_load = load i8* %B_V_3_2_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 400 'load' 'B_V_3_2_load' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 401 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.092" [ULTRA_HLS/convolution.h:103]   --->   Operation 401 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_31 : Operation 402 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.092" [ULTRA_HLS/convolution.h:103]   --->   Operation 402 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_31 : Operation 403 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.092" [ULTRA_HLS/convolution.h:103]   --->   Operation 403 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_31 : Operation 404 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.092" [ULTRA_HLS/convolution.h:103]   --->   Operation 404 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_31 : Operation 405 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.092" [ULTRA_HLS/convolution.h:103]   --->   Operation 405 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_31 : Operation 406 [1/2] (3.25ns)   --->   "%B_V_3_0_load_1 = load i8* %B_V_3_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 406 'load' 'B_V_3_0_load_1' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 407 [1/2] (3.25ns)   --->   "%A_V_3_4_load_4 = load i8* %A_V_3_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 407 'load' 'A_V_3_4_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 408 [1/2] (3.25ns)   --->   "%A_V_3_3_load_4 = load i8* %A_V_3_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 408 'load' 'A_V_3_3_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 409 [1/2] (3.25ns)   --->   "%A_V_3_2_load_4 = load i8* %A_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 409 'load' 'A_V_3_2_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 410 [1/2] (3.25ns)   --->   "%A_V_3_1_load_3 = load i8* %A_V_3_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 410 'load' 'A_V_3_1_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 411 [1/2] (3.25ns)   --->   "%A_V_3_5_load_2 = load i8* %A_V_3_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 411 'load' 'A_V_3_5_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 412 [2/2] (3.25ns)   --->   "%B_V_3_1_load_1 = load i8* %B_V_3_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 412 'load' 'B_V_3_1_load_1' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 413 [1/2] (3.25ns)   --->   "%A_V_3_5_load_3 = load i8* %A_V_3_5_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 413 'load' 'A_V_3_5_load_3' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 414 [1/2] (3.25ns)   --->   "%A_V_3_4_load_5 = load i8* %A_V_3_4_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 414 'load' 'A_V_3_4_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 415 [1/2] (3.25ns)   --->   "%A_V_3_3_load_5 = load i8* %A_V_3_3_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 415 'load' 'A_V_3_3_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 416 [1/2] (3.25ns)   --->   "%A_V_3_2_load_5 = load i8* %A_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 416 'load' 'A_V_3_2_load_5' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 417 [1/2] (3.25ns)   --->   "%A_V_3_6_load_1 = load i8* %A_V_3_6_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 417 'load' 'A_V_3_6_load_1' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 418 [2/2] (3.25ns)   --->   "%B_V_3_2_load_1 = load i8* %B_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 418 'load' 'B_V_3_2_load_1' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 419 [1/2] (3.25ns)   --->   "%A_V_3_3_load_6 = load i8* %A_V_3_3_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 419 'load' 'A_V_3_3_load_6' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 420 [1/2] (3.25ns)   --->   "%A_V_3_2_load_6 = load i8* %A_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 420 'load' 'A_V_3_2_load_6' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 421 [1/2] (3.25ns)   --->   "%A_V_3_1_load_4 = load i8* %A_V_3_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 421 'load' 'A_V_3_1_load_4' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 422 [1/2] (3.25ns)   --->   "%A_V_3_0_load_2 = load i8* %A_V_3_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 422 'load' 'A_V_3_0_load_2' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 423 [1/2] (3.25ns)   --->   "%A_V_3_4_load_6 = load i8* %A_V_3_4_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 423 'load' 'A_V_3_4_load_6' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 424 [2/2] (3.25ns)   --->   "%B_V_3_0_load_2 = load i8* %B_V_3_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 424 'load' 'B_V_3_0_load_2' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 425 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.029" [ULTRA_HLS/convolution.h:103]   --->   Operation 425 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_31 : Operation 426 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.029" [ULTRA_HLS/convolution.h:103]   --->   Operation 426 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_31 : Operation 427 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.029" [ULTRA_HLS/convolution.h:103]   --->   Operation 427 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_31 : Operation 428 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.029" [ULTRA_HLS/convolution.h:103]   --->   Operation 428 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_31 : Operation 429 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.029" [ULTRA_HLS/convolution.h:103]   --->   Operation 429 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_31 : Operation 430 [1/2] (3.25ns)   --->   "%B_V_3_1_load_2 = load i8* %B_V_3_1_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 430 'load' 'B_V_3_1_load_2' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 431 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.014" [ULTRA_HLS/convolution.h:103]   --->   Operation 431 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_31 : Operation 432 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.014" [ULTRA_HLS/convolution.h:103]   --->   Operation 432 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_31 : Operation 433 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.014" [ULTRA_HLS/convolution.h:103]   --->   Operation 433 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_31 : Operation 434 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.014" [ULTRA_HLS/convolution.h:103]   --->   Operation 434 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_31 : Operation 435 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.014" [ULTRA_HLS/convolution.h:103]   --->   Operation 435 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_31 : Operation 436 [1/1] (0.00ns)   --->   "%A_V_3_load_2_2_phi = phi i8 [ %A_V_3_2_load_8, %branch2 ], [ %A_V_3_3_load_8, %branch3 ], [ %A_V_3_4_load_8, %branch4 ], [ %A_V_3_5_load_5, %branch5 ], [ %A_V_3_6_load_2, %branch6 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 436 'phi' 'A_V_3_load_2_2_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_31 : Operation 437 [1/1] (0.00ns)   --->   "%lhs_V_12_2_2 = sext i8 %A_V_3_load_2_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 437 'sext' 'lhs_V_12_2_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_31 : Operation 438 [1/2] (3.25ns)   --->   "%B_V_3_2_load_2 = load i8* %B_V_3_2_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 438 'load' 'B_V_3_2_load_2' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%rhs_V_12_2_2 = sext i8 %B_V_3_2_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 439 'sext' 'rhs_V_12_2_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_31 : Operation 440 [3/3] (1.05ns)   --->   "%r_V_12_2_2 = mul i16 %lhs_V_12_2_2, %rhs_V_12_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 440 'mul' 'r_V_12_2_2' <Predicate = (!exitcond_flatten32)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 17> <Delay = 4.17>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "%A_V_3_load_0_0_phi = phi i8 [ %A_V_3_0_load, %branch56 ], [ %A_V_3_1_load, %branch57 ], [ %A_V_3_2_load, %branch58 ], [ %A_V_3_3_load, %branch59 ], [ %A_V_3_4_load, %branch60 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 441 'phi' 'A_V_3_load_0_0_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 442 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i8 %A_V_3_load_0_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 442 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %B_V_3_0_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 443 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 444 [1/1] (4.17ns)   --->   "%r_V_1 = mul i16 %lhs_V_s, %rhs_V_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 444 'mul' 'r_V_1' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "%A_V_3_load_0_1_phi = phi i8 [ %A_V_3_1_load_1, %branch50 ], [ %A_V_3_2_load_1, %branch51 ], [ %A_V_3_3_load_1, %branch52 ], [ %A_V_3_4_load_1, %branch53 ], [ %A_V_3_5_load, %branch54 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 445 'phi' 'A_V_3_load_0_1_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "%lhs_V_12_0_1 = sext i8 %A_V_3_load_0_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 446 'sext' 'lhs_V_12_0_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "%rhs_V_12_0_1 = sext i8 %B_V_3_1_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 447 'sext' 'rhs_V_12_0_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 448 [1/1] (4.17ns)   --->   "%r_V_12_0_1 = mul i16 %rhs_V_12_0_1, %lhs_V_12_0_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 448 'mul' 'r_V_12_0_1' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 449 [1/1] (0.00ns)   --->   "%A_V_3_load_0_2_phi = phi i8 [ %A_V_3_2_load_2, %branch44 ], [ %A_V_3_3_load_2, %branch45 ], [ %A_V_3_4_load_2, %branch46 ], [ %A_V_3_5_load_1, %branch47 ], [ %A_V_3_6_load, %branch48 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 449 'phi' 'A_V_3_load_0_2_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 450 [1/1] (0.00ns)   --->   "%lhs_V_12_0_2 = sext i8 %A_V_3_load_0_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 450 'sext' 'lhs_V_12_0_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 451 [1/1] (0.00ns)   --->   "%rhs_V_12_0_2 = sext i8 %B_V_3_2_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 451 'sext' 'rhs_V_12_0_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 452 [1/1] (4.17ns)   --->   "%r_V_12_0_2 = mul i16 %lhs_V_12_0_2, %rhs_V_12_0_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 452 'mul' 'r_V_12_0_2' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%A_V_3_load_1_0_phi = phi i8 [ %A_V_3_0_load_1, %branch35 ], [ %A_V_3_1_load_2, %branch36 ], [ %A_V_3_2_load_3, %branch37 ], [ %A_V_3_3_load_3, %branch38 ], [ %A_V_3_4_load_3, %branch39 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 453 'phi' 'A_V_3_load_1_0_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.076" [ULTRA_HLS/convolution.h:103]   --->   Operation 454 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_32 : Operation 455 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.076" [ULTRA_HLS/convolution.h:103]   --->   Operation 455 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_32 : Operation 456 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.076" [ULTRA_HLS/convolution.h:103]   --->   Operation 456 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_32 : Operation 457 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.076" [ULTRA_HLS/convolution.h:103]   --->   Operation 457 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_32 : Operation 458 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.076" [ULTRA_HLS/convolution.h:103]   --->   Operation 458 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_32 : Operation 459 [1/2] (3.25ns)   --->   "%B_V_3_1_load_1 = load i8* %B_V_3_1_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 459 'load' 'B_V_3_1_load_1' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_32 : Operation 460 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.060" [ULTRA_HLS/convolution.h:103]   --->   Operation 460 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_32 : Operation 461 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.060" [ULTRA_HLS/convolution.h:103]   --->   Operation 461 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_32 : Operation 462 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.060" [ULTRA_HLS/convolution.h:103]   --->   Operation 462 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_32 : Operation 463 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.060" [ULTRA_HLS/convolution.h:103]   --->   Operation 463 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_32 : Operation 464 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.060" [ULTRA_HLS/convolution.h:103]   --->   Operation 464 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_32 : Operation 465 [1/2] (3.25ns)   --->   "%B_V_3_2_load_1 = load i8* %B_V_3_2_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 465 'load' 'B_V_3_2_load_1' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_32 : Operation 466 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.044" [ULTRA_HLS/convolution.h:103]   --->   Operation 466 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 4)> <Delay = 1.90>
ST_32 : Operation 467 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.044" [ULTRA_HLS/convolution.h:103]   --->   Operation 467 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 3)> <Delay = 1.90>
ST_32 : Operation 468 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.044" [ULTRA_HLS/convolution.h:103]   --->   Operation 468 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 2)> <Delay = 1.90>
ST_32 : Operation 469 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.044" [ULTRA_HLS/convolution.h:103]   --->   Operation 469 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 == 1)> <Delay = 1.90>
ST_32 : Operation 470 [1/1] (1.90ns)   --->   "br label %.preheader.preheader.044" [ULTRA_HLS/convolution.h:103]   --->   Operation 470 'br' <Predicate = (!exitcond_flatten32 & ib_mid2 != 1 & ib_mid2 != 2 & ib_mid2 != 3 & ib_mid2 != 4)> <Delay = 1.90>
ST_32 : Operation 471 [1/2] (3.25ns)   --->   "%B_V_3_0_load_2 = load i8* %B_V_3_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 471 'load' 'B_V_3_0_load_2' <Predicate = (!exitcond_flatten32)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_32 : Operation 472 [1/1] (0.00ns)   --->   "%A_V_3_load_2_1_phi = phi i8 [ %A_V_3_1_load_5, %branch8 ], [ %A_V_3_2_load_7, %branch9 ], [ %A_V_3_3_load_7, %branch10 ], [ %A_V_3_4_load_7, %branch11 ], [ %A_V_3_5_load_4, %branch12 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 472 'phi' 'A_V_3_load_2_1_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%lhs_V_12_2_1 = sext i8 %A_V_3_load_2_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 473 'sext' 'lhs_V_12_2_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 474 [1/1] (0.00ns)   --->   "%rhs_V_12_2_1 = sext i8 %B_V_3_1_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 474 'sext' 'rhs_V_12_2_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_32 : Operation 475 [1/1] (4.17ns)   --->   "%r_V_12_2_1 = mul i16 %lhs_V_12_2_1, %rhs_V_12_2_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 475 'mul' 'r_V_12_2_1' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 476 [2/3] (1.05ns)   --->   "%r_V_12_2_2 = mul i16 %lhs_V_12_2_2, %rhs_V_12_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 476 'mul' 'r_V_12_2_2' <Predicate = (!exitcond_flatten32)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 18> <Delay = 4.17>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_139_cast = sext i16 %r_V_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 477 'sext' 'tmp_139_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_139_0_1_cast = sext i16 %r_V_12_0_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 478 'sext' 'tmp_139_0_1_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (0.00ns)   --->   "%lhs_V_12_1 = sext i8 %A_V_3_load_1_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 479 'sext' 'lhs_V_12_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%rhs_V_12_1 = sext i8 %B_V_3_0_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 480 'sext' 'rhs_V_12_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 481 [1/1] (4.17ns)   --->   "%r_V_12_1 = mul i16 %lhs_V_12_1, %rhs_V_12_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 481 'mul' 'r_V_12_1' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 482 [1/1] (0.00ns)   --->   "%A_V_3_load_1_1_phi = phi i8 [ %A_V_3_1_load_3, %branch29 ], [ %A_V_3_2_load_4, %branch30 ], [ %A_V_3_3_load_4, %branch31 ], [ %A_V_3_4_load_4, %branch32 ], [ %A_V_3_5_load_2, %branch33 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 482 'phi' 'A_V_3_load_1_1_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 483 [1/1] (0.00ns)   --->   "%lhs_V_12_1_1 = sext i8 %A_V_3_load_1_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 483 'sext' 'lhs_V_12_1_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%rhs_V_12_1_1 = sext i8 %B_V_3_1_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 484 'sext' 'rhs_V_12_1_1' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 485 [1/1] (4.17ns)   --->   "%r_V_12_1_1 = mul i16 %lhs_V_12_1_1, %rhs_V_12_1_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 485 'mul' 'r_V_12_1_1' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 486 [1/1] (0.00ns)   --->   "%A_V_3_load_1_2_phi = phi i8 [ %A_V_3_2_load_5, %branch23 ], [ %A_V_3_3_load_5, %branch24 ], [ %A_V_3_4_load_5, %branch25 ], [ %A_V_3_5_load_3, %branch26 ], [ %A_V_3_6_load_1, %branch27 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 486 'phi' 'A_V_3_load_1_2_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 487 [1/1] (0.00ns)   --->   "%lhs_V_12_1_2 = sext i8 %A_V_3_load_1_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 487 'sext' 'lhs_V_12_1_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%rhs_V_12_1_2 = sext i8 %B_V_3_2_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 488 'sext' 'rhs_V_12_1_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 489 [1/1] (4.17ns)   --->   "%r_V_12_1_2 = mul i16 %lhs_V_12_1_2, %rhs_V_12_1_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 489 'mul' 'r_V_12_1_2' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%A_V_3_load_2_0_phi = phi i8 [ %A_V_3_0_load_2, %branch14 ], [ %A_V_3_1_load_4, %branch15 ], [ %A_V_3_2_load_6, %branch16 ], [ %A_V_3_3_load_6, %branch17 ], [ %A_V_3_4_load_6, %branch18 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 490 'phi' 'A_V_3_load_2_0_phi' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%lhs_V_12_2 = sext i8 %A_V_3_load_2_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 491 'sext' 'lhs_V_12_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "%rhs_V_12_2 = sext i8 %B_V_3_0_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 492 'sext' 'rhs_V_12_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 493 [1/1] (4.17ns)   --->   "%r_V_12_2 = mul i16 %lhs_V_12_2, %rhs_V_12_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 493 'mul' 'r_V_12_2' <Predicate = (!exitcond_flatten32)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_139_2_1_cast = sext i16 %r_V_12_2_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 494 'sext' 'tmp_139_2_1_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 495 [1/3] (0.00ns)   --->   "%r_V_12_2_2 = mul i16 %lhs_V_12_2_2, %rhs_V_12_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 495 'mul' 'r_V_12_2_2' <Predicate = (!exitcond_flatten32)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_139_2_2_cast = sext i16 %r_V_12_2_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 496 'sext' 'tmp_139_2_2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_33 : Operation 497 [1/1] (2.07ns)   --->   "%tmp2 = add i17 %tmp_139_cast, %tmp_139_0_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 497 'add' 'tmp2' <Predicate = (!exitcond_flatten32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 498 [1/1] (3.02ns)   --->   "%tmp7 = add i17 %tmp_139_2_1_cast, %tmp_139_2_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 498 'add' 'tmp7' <Predicate = (!exitcond_flatten32)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 19> <Delay = 4.21>
ST_34 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_139_0_2_cast = sext i16 %r_V_12_0_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 499 'sext' 'tmp_139_0_2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_139_1_cast = sext i16 %r_V_12_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 500 'sext' 'tmp_139_1_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_139_1_1_cast = sext i16 %r_V_12_1_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 501 'sext' 'tmp_139_1_1_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_139_1_2_cast = sext i16 %r_V_12_1_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 502 'sext' 'tmp_139_1_2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_139_2_cast = sext i16 %r_V_12_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 503 'sext' 'tmp_139_2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 504 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i17 %tmp2 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 504 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 505 [1/1] (2.07ns)   --->   "%tmp3 = add i17 %tmp_139_0_2_cast, %tmp_139_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 505 'add' 'tmp3' <Predicate = (!exitcond_flatten32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 506 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 506 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 507 [1/1] (2.10ns)   --->   "%tmp1 = add i18 %tmp3_cast, %tmp2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 507 'add' 'tmp1' <Predicate = (!exitcond_flatten32)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 508 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_139_1_1_cast, %tmp_139_1_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 508 'add' 'tmp5' <Predicate = (!exitcond_flatten32)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 509 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 509 'sext' 'tmp5_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 510 [1/1] (2.10ns)   --->   "%tmp6 = add i17 %tmp7, %tmp_139_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 510 'add' 'tmp6' <Predicate = (!exitcond_flatten32)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 511 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i17 %tmp6 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 511 'sext' 'tmp6_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_34 : Operation 512 [1/1] (2.10ns)   --->   "%tmp4 = add i18 %tmp6_cast, %tmp5_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 512 'add' 'tmp4' <Predicate = (!exitcond_flatten32)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 2.32>
ST_35 : Operation 513 [1/1] (0.73ns)   --->   "%p_4_mid2 = select i1 %tmp_264, i25 0, i25 %p_4" [ULTRA_HLS/convolution.h:98]   --->   Operation 513 'select' 'p_4_mid2' <Predicate = (!exitcond_flatten32)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_100_mid2_cast = zext i6 %tmp_100_mid2 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 514 'zext' 'tmp_100_mid2_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_35 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [ULTRA_HLS/convolution.h:99]   --->   Operation 515 'specregionbegin' 'tmp_105' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_35 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:100]   --->   Operation 516 'specpipeline' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_35 : Operation 517 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i18 %tmp1 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 517 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_35 : Operation 518 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i18 %tmp4 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 518 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_35 : Operation 519 [1/1] (2.13ns)   --->   "%tmp_113 = add i19 %tmp4_cast, %tmp1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 519 'add' 'tmp_113' <Predicate = (!exitcond_flatten32)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 520 [1/1] (0.00ns)   --->   "%bias_V_7_addr_1 = getelementptr [32 x i8]* @bias_V_7, i64 0, i64 %tmp_100_mid2_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 520 'getelementptr' 'bias_V_7_addr_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_35 : Operation 521 [2/2] (2.32ns)   --->   "%bias_V_7_load = load i8* %bias_V_7_addr_1, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 521 'load' 'bias_V_7_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 36 <SV = 21> <Delay = 2.34>
ST_36 : Operation 522 [1/1] (0.00ns)   --->   "%p_cast = sext i19 %tmp_113 to i25" [ULTRA_HLS/convolution.h:103]   --->   Operation 522 'sext' 'p_cast' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_36 : Operation 523 [1/1] (2.34ns)   --->   "%buf_V_5_2_2 = add i25 %p_4_mid2, %p_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 523 'add' 'buf_V_5_2_2' <Predicate = (!exitcond_flatten32)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 524 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_105)" [ULTRA_HLS/convolution.h:104]   --->   Operation 524 'specregionend' 'empty_144' <Predicate = (!exitcond_flatten32)> <Delay = 0.00>
ST_36 : Operation 525 [1/2] (2.32ns)   --->   "%bias_V_7_load = load i8* %bias_V_7_addr_1, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 525 'load' 'bias_V_7_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 37 <SV = 22> <Delay = 2.34>
ST_37 : Operation 526 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = sext i8 %bias_V_7_load to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 526 'sext' 'rhs_V_4_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_37 : Operation 527 [1/1] (2.34ns)   --->   "%r_V = add i25 %rhs_V_4_cast, %buf_V_5_2_2" [ULTRA_HLS/convolution.h:105]   --->   Operation 527 'add' 'r_V' <Predicate = (ifzero)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [ULTRA_HLS/convolution.h:105]   --->   Operation 528 'bitselect' 'tmp_268' <Predicate = (ifzero)> <Delay = 0.00>
ST_37 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_111 = call i17 @_ssdm_op_PartSelect.i17.i25.i32.i32(i25 %r_V, i32 8, i32 24)" [ULTRA_HLS/convolution.h:105]   --->   Operation 529 'partselect' 'tmp_111' <Predicate = (ifzero)> <Delay = 0.00>

State 38 <SV = 23> <Delay = 2.34>
ST_38 : Operation 530 [1/1] (2.34ns)   --->   "%p_neg = sub i25 0, %r_V" [ULTRA_HLS/convolution.h:105]   --->   Operation 530 'sub' 'p_neg' <Predicate = (ifzero & tmp_268)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_108 = call i17 @_ssdm_op_PartSelect.i17.i25.i32.i32(i25 %p_neg, i32 8, i32 24)" [ULTRA_HLS/convolution.h:105]   --->   Operation 531 'partselect' 'tmp_108' <Predicate = (ifzero & tmp_268)> <Delay = 0.00>

State 39 <SV = 24> <Delay = 3.11>
ST_39 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_109 = sext i17 %tmp_108 to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 532 'sext' 'tmp_109' <Predicate = (ifzero & tmp_268)> <Delay = 0.00>
ST_39 : Operation 533 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_109 to i26" [ULTRA_HLS/convolution.h:105]   --->   Operation 533 'zext' 'p_lshr_cast' <Predicate = (ifzero & tmp_268)> <Delay = 0.00>
ST_39 : Operation 534 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 534 'sub' 'p_neg_t' <Predicate = (ifzero & tmp_268)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_112 = sext i17 %tmp_111 to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 535 'sext' 'tmp_112' <Predicate = (ifzero & !tmp_268)> <Delay = 0.00>
ST_39 : Operation 536 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i25 %tmp_112 to i26" [ULTRA_HLS/convolution.h:105]   --->   Operation 536 'zext' 'p_lshr_f_cast' <Predicate = (ifzero & !tmp_268)> <Delay = 0.00>
ST_39 : Operation 537 [1/1] (0.76ns)   --->   "%tmp_103 = select i1 %tmp_268, i26 %p_neg_t, i26 %p_lshr_f_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 537 'select' 'tmp_103' <Predicate = (ifzero)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 25> <Delay = 2.11>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_113_cast = sext i26 %tmp_103 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 538 'sext' 'tmp_113_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "%multiple_V_7_load = load i8* @multiple_V_7, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 539 'load' 'multiple_V_7_load' <Predicate = (ifzero)> <Delay = 0.00>
ST_40 : Operation 540 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %multiple_V_7_load to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 540 'sext' 'rhs_V_s' <Predicate = (ifzero)> <Delay = 0.00>
ST_40 : Operation 541 [7/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 541 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 26> <Delay = 2.11>
ST_41 : Operation 542 [6/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 542 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 2.11>
ST_42 : Operation 543 [5/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 543 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 2.11>
ST_43 : Operation 544 [4/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 544 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 2.11>
ST_44 : Operation 545 [3/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 545 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 2.11>
ST_45 : Operation 546 [2/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 546 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 31> <Delay = 2.11>
ST_46 : Operation 547 [1/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_113_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 547 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)" [ULTRA_HLS/convolution.h:105]   --->   Operation 548 'bitselect' 'tmp_269' <Predicate = (ifzero)> <Delay = 0.00>

State 47 <SV = 32> <Delay = 3.95>
ST_47 : Operation 549 [1/1] (0.00ns)   --->   "%sext_cast = sext i33 %r_V_s to i67" [ULTRA_HLS/convolution.h:105]   --->   Operation 549 'sext' 'sext_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_47 : Operation 550 [6/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 550 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 33> <Delay = 3.95>
ST_48 : Operation 551 [5/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 551 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 34> <Delay = 3.95>
ST_49 : Operation 552 [4/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 552 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 35> <Delay = 3.95>
ST_50 : Operation 553 [3/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 553 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 36> <Delay = 3.95>
ST_51 : Operation 554 [2/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 554 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 37> <Delay = 3.95>
ST_52 : Operation 555 [1/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 555 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_271 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:105]   --->   Operation 556 'partselect' 'tmp_271' <Predicate = (ifzero)> <Delay = 0.00>

State 53 <SV = 38> <Delay = 3.60>
ST_53 : Operation 557 [1/1] (3.60ns)   --->   "%neg_mul = sub i67 0, %mul" [ULTRA_HLS/convolution.h:105]   --->   Operation 557 'sub' 'neg_mul' <Predicate = (ifzero & tmp_269)> <Delay = 3.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 39> <Delay = 4.00>
ST_54 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_270 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:105]   --->   Operation 558 'partselect' 'tmp_270' <Predicate = (ifzero & tmp_269)> <Delay = 0.00>
ST_54 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_236 = sext i29 %tmp_270 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 559 'sext' 'tmp_236' <Predicate = (ifzero & tmp_269)> <Delay = 0.00>
ST_54 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_237 = sext i29 %tmp_271 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 560 'sext' 'tmp_237' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_238 = select i1 %tmp_269, i33 %tmp_236, i33 %tmp_237" [ULTRA_HLS/convolution.h:105]   --->   Operation 561 'select' 'tmp_238' <Predicate = (ifzero & tmp_269)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 562 [1/1] (2.46ns) (out node of the LUT)   --->   "%neg_ti = sub i33 0, %tmp_238" [ULTRA_HLS/convolution.h:105]   --->   Operation 562 'sub' 'neg_ti' <Predicate = (ifzero & tmp_269)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 563 [1/1] (0.73ns)   --->   "%tmp_104 = select i1 %tmp_269, i33 %neg_ti, i33 %tmp_237" [ULTRA_HLS/convolution.h:105]   --->   Operation 563 'select' 'tmp_104' <Predicate = (ifzero)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_104, i32 28)" [ULTRA_HLS/config.h:20->ULTRA_HLS/convolution.h:106]   --->   Operation 564 'bitselect' 'tmp_272' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_273 = trunc i33 %tmp_104 to i16" [ULTRA_HLS/convolution.h:106]   --->   Operation 565 'trunc' 'tmp_273' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 566 [1/1] (0.80ns)   --->   "%Outbuf_V = select i1 %tmp_272, i16 0, i16 %tmp_273" [ULTRA_HLS/convolution.h:106]   --->   Operation 566 'select' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 40> <Delay = 2.18>
ST_55 : Operation 567 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [ULTRA_HLS/convolution.h:107]   --->   Operation 567 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_55 : Operation 568 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 568 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 56 <SV = 12> <Delay = 0.00>
ST_56 : Operation 569 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_89)" [ULTRA_HLS/convolution.h:111]   --->   Operation 569 'specregionend' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 570 [1/1] (0.00ns)   --->   "br label %.preheader487" [ULTRA_HLS/convolution.h:80]   --->   Operation 570 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 8> <Delay = 3.29>
ST_57 : Operation 571 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i15 [ 0, %0 ], [ %indvar_flatten_next2, %1 ]"   --->   Operation 571 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 572 [1/1] (0.00ns)   --->   "%ka = phi i3 [ 2, %0 ], [ %tmp_85_mid2_v_v, %1 ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 572 'phi' 'ka' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 573 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]"   --->   Operation 573 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 574 [1/1] (0.00ns)   --->   "%kb = phi i3 [ 2, %0 ], [ %kb_mid2, %1 ]" [ULTRA_HLS/convolution.h:63]   --->   Operation 574 'phi' 'kb' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 575 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %1 ]" [ULTRA_HLS/convolution.h:63]   --->   Operation 575 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 576 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %tmp_93_mid2, %1 ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 576 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 577 [1/1] (0.00ns)   --->   "%i18 = phi i6 [ 0, %0 ], [ %i_28, %1 ]"   --->   Operation 577 'phi' 'i18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 578 [1/1] (2.31ns)   --->   "%exitcond_flatten = icmp eq i15 %indvar_flatten20, -14336"   --->   Operation 578 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 579 [1/1] (1.94ns)   --->   "%indvar_flatten_next2 = add i15 %indvar_flatten20, 1"   --->   Operation 579 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 580 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader489.preheader, label %.preheader493.preheader"   --->   Operation 580 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 581 [1/1] (2.20ns)   --->   "%exitcond_flatten28 = icmp eq i14 %indvar_flatten13, 6144"   --->   Operation 581 'icmp' 'exitcond_flatten28' <Predicate = (!exitcond_flatten)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 582 [1/1] (1.81ns)   --->   "%indvar_flatten13_op = add i14 %indvar_flatten13, 1"   --->   Operation 582 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 583 [1/1] (0.70ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten28, i14 1, i14 %indvar_flatten13_op"   --->   Operation 583 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 9> <Delay = 4.75>
ST_58 : Operation 584 [1/1] (0.98ns)   --->   "%kb_mid = select i1 %exitcond_flatten28, i3 2, i3 %kb" [ULTRA_HLS/convolution.h:63]   --->   Operation 584 'select' 'kb_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_244 = trunc i3 %kb to i2" [ULTRA_HLS/convolution.h:63]   --->   Operation 585 'trunc' 'tmp_244' <Predicate = (!exitcond_flatten & !exitcond_flatten28)> <Delay = 0.00>
ST_58 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%kb_t_mid = select i1 %exitcond_flatten28, i2 -2, i2 %tmp_244" [ULTRA_HLS/convolution.h:63]   --->   Operation 586 'select' 'kb_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 587 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_11 = xor i1 %exitcond_flatten28, true" [ULTRA_HLS/convolution.h:63]   --->   Operation 587 'xor' 'not_exitcond_flatten_11' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 588 [1/1] (2.09ns)   --->   "%exitcond_flatten29 = icmp eq i13 %indvar_flatten, 2048" [ULTRA_HLS/convolution.h:63]   --->   Operation 588 'icmp' 'exitcond_flatten29' <Predicate = (!exitcond_flatten)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 589 [1/1] (0.97ns)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten29, %not_exitcond_flatten_11" [ULTRA_HLS/convolution.h:63]   --->   Operation 589 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 590 [1/1] (1.65ns)   --->   "%kb_2 = add i3 -1, %kb_mid" [ULTRA_HLS/convolution.h:61]   --->   Operation 590 'add' 'kb_2' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 591 [1/1] (0.97ns)   --->   "%tmp_214 = or i1 %exitcond_flatten_mid, %exitcond_flatten28" [ULTRA_HLS/convolution.h:63]   --->   Operation 591 'or' 'tmp_214' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_245 = trunc i3 %kb_2 to i2" [ULTRA_HLS/convolution.h:61]   --->   Operation 592 'trunc' 'tmp_245' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_58 : Operation 593 [1/1] (0.99ns) (out node of the LUT)   --->   "%kb_t_mid2 = select i1 %exitcond_flatten_mid, i2 %tmp_245, i2 %kb_t_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 593 'select' 'kb_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 594 [1/1] (0.98ns)   --->   "%kb_mid2 = select i1 %exitcond_flatten_mid, i3 %kb_2, i3 %kb_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 594 'select' 'kb_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 595 [1/1] (1.67ns)   --->   "%indvar_flatten_op = add i13 %indvar_flatten, 1" [ULTRA_HLS/convolution.h:63]   --->   Operation 595 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 596 [1/1] (0.69ns)   --->   "%indvar_flatten_next = select i1 %tmp_214, i13 1, i13 %indvar_flatten_op" [ULTRA_HLS/convolution.h:63]   --->   Operation 596 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 10> <Delay = 5.41>
ST_59 : Operation 597 [1/1] (1.65ns)   --->   "%ka_3 = add i3 -1, %ka" [ULTRA_HLS/convolution.h:60]   --->   Operation 597 'add' 'ka_3' <Predicate = (!exitcond_flatten & exitcond_flatten28)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 598 [1/1] (0.98ns)   --->   "%tmp_85_mid2_v_v = select i1 %exitcond_flatten28, i3 %ka_3, i3 %ka" [ULTRA_HLS/convolution.h:67]   --->   Operation 598 'select' 'tmp_85_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 599 [1/1] (1.42ns)   --->   "%exitcond18 = icmp eq i6 %i18, -32" [ULTRA_HLS/convolution.h:63]   --->   Operation 599 'icmp' 'exitcond18' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node exitcond5_mid1)   --->   "%exitcond5_mid = and i1 %exitcond18, %not_exitcond_flatten_11" [ULTRA_HLS/convolution.h:63]   --->   Operation 600 'and' 'exitcond5_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 601 [1/1] (0.99ns)   --->   "%j_mid = select i1 %tmp_214, i7 0, i7 %j" [ULTRA_HLS/convolution.h:63]   --->   Operation 601 'select' 'j_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node exitcond5_mid1)   --->   "%exitcond_flatten_not = xor i1 %exitcond_flatten29, true" [ULTRA_HLS/convolution.h:63]   --->   Operation 602 'xor' 'exitcond_flatten_not' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node exitcond5_mid1)   --->   "%not_exitcond_flatten_8 = or i1 %exitcond_flatten28, %exitcond_flatten_not" [ULTRA_HLS/convolution.h:63]   --->   Operation 603 'or' 'not_exitcond_flatten_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 604 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond5_mid1 = and i1 %exitcond5_mid, %not_exitcond_flatten_8" [ULTRA_HLS/convolution.h:63]   --->   Operation 604 'and' 'exitcond5_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 605 [1/1] (1.87ns)   --->   "%j_8 = add i7 1, %j_mid" [ULTRA_HLS/convolution.h:62]   --->   Operation 605 'add' 'j_8' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node i18_mid2)   --->   "%tmp_215 = or i1 %exitcond5_mid1, %exitcond_flatten_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 606 'or' 'tmp_215' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node i18_mid2)   --->   "%tmp_253 = or i1 %tmp_215, %exitcond_flatten28" [ULTRA_HLS/convolution.h:63]   --->   Operation 607 'or' 'tmp_253' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 608 [1/1] (1.18ns) (out node of the LUT)   --->   "%i18_mid2 = select i1 %tmp_253, i6 0, i6 %i18" [ULTRA_HLS/convolution.h:63]   --->   Operation 608 'select' 'i18_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 609 [1/1] (0.99ns)   --->   "%tmp_93_mid2 = select i1 %exitcond5_mid1, i7 %j_8, i7 %j_mid" [ULTRA_HLS/convolution.h:67]   --->   Operation 609 'select' 'tmp_93_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 610 [1/1] (1.13ns)   --->   "switch i2 %kb_t_mid2, label %branch72 [
    i2 0, label %branch70
    i2 1, label %branch71
  ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 610 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.13>
ST_59 : Operation 611 [1/1] (1.82ns)   --->   "%i_28 = add i6 %i18_mid2, 1" [ULTRA_HLS/convolution.h:63]   --->   Operation 611 'add' 'i_28' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 1.54>
ST_60 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_93_mid2_cast = zext i7 %tmp_93_mid2 to i13" [ULTRA_HLS/convolution.h:67]   --->   Operation 612 'zext' 'tmp_93_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_60 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_216 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i18_mid2, i6 0)" [ULTRA_HLS/convolution.h:63]   --->   Operation 613 'bitconcatenate' 'tmp_216' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_60 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_231_cast = zext i12 %tmp_216 to i13" [ULTRA_HLS/convolution.h:67]   --->   Operation 614 'zext' 'tmp_231_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_60 : Operation 615 [1/1] (1.54ns)   --->   "%tmp_217 = add i13 %tmp_93_mid2_cast, %tmp_231_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 615 'add' 'tmp_217' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_260 = trunc i13 %tmp_217 to i12" [ULTRA_HLS/convolution.h:67]   --->   Operation 616 'trunc' 'tmp_260' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 61 <SV = 12> <Delay = 4.37>
ST_61 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_85_mid2_cast = sext i3 %tmp_85_mid2_v_v to i14" [ULTRA_HLS/convolution.h:67]   --->   Operation 617 'sext' 'tmp_85_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [ULTRA_HLS/convolution.h:64]   --->   Operation 618 'specregionbegin' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 619 [1/1] (2.18ns)   --->   "%tmp_V_177 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:66]   --->   Operation 619 'read' 'tmp_V_177' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_61 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_232_cast = zext i13 %tmp_217 to i14" [ULTRA_HLS/convolution.h:67]   --->   Operation 620 'zext' 'tmp_232_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 621 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_260, i2 0)" [ULTRA_HLS/convolution.h:67]   --->   Operation 621 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_218 = sub i14 %p_shl_cast, %tmp_232_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 622 'sub' 'tmp_218' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 623 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_219 = add i14 %tmp_85_mid2_cast, %tmp_218" [ULTRA_HLS/convolution.h:67]   --->   Operation 623 'add' 'tmp_219' <Predicate = (!exitcond_flatten)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_261 = trunc i16 %tmp_V_177 to i8" [ULTRA_HLS/convolution.h:67]   --->   Operation 624 'trunc' 'tmp_261' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 625 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_177)" [ULTRA_HLS/convolution.h:68]   --->   Operation 625 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_61 : Operation 626 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_96)" [ULTRA_HLS/convolution.h:69]   --->   Operation 626 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 627 [1/1] (0.00ns)   --->   "br label %.preheader491" [ULTRA_HLS/convolution.h:63]   --->   Operation 627 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 62 <SV = 13> <Delay = 3.25>
ST_62 : Operation 628 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:65]   --->   Operation 628 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_235_cast = zext i14 %tmp_219 to i64" [ULTRA_HLS/convolution.h:67]   --->   Operation 629 'zext' 'tmp_235_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 630 [1/1] (0.00ns)   --->   "%B_V_3_0_addr = getelementptr [6144 x i8]* @B_V_3_0, i64 0, i64 %tmp_235_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 630 'getelementptr' 'B_V_3_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 631 [1/1] (0.00ns)   --->   "%B_V_3_1_addr = getelementptr [6144 x i8]* @B_V_3_1, i64 0, i64 %tmp_235_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 631 'getelementptr' 'B_V_3_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 632 [1/1] (0.00ns)   --->   "%B_V_3_2_addr = getelementptr [6144 x i8]* @B_V_3_2, i64 0, i64 %tmp_235_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 632 'getelementptr' 'B_V_3_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 633 [1/1] (3.25ns)   --->   "store i8 %tmp_261, i8* %B_V_3_1_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 633 'store' <Predicate = (kb_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_62 : Operation 634 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 634 'br' <Predicate = (kb_t_mid2 == 1)> <Delay = 0.00>
ST_62 : Operation 635 [1/1] (3.25ns)   --->   "store i8 %tmp_261, i8* %B_V_3_0_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 635 'store' <Predicate = (kb_t_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_62 : Operation 636 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 636 'br' <Predicate = (kb_t_mid2 == 0)> <Delay = 0.00>
ST_62 : Operation 637 [1/1] (3.25ns)   --->   "store i8 %tmp_261, i8* %B_V_3_2_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 637 'store' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6144> <RAM>
ST_62 : Operation 638 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 638 'br' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1)> <Delay = 0.00>

State 63 <SV = 9> <Delay = 1.76>
ST_63 : Operation 639 [1/1] (1.76ns)   --->   "br label %.preheader489" [ULTRA_HLS/convolution.h:70]   --->   Operation 639 'br' <Predicate = true> <Delay = 1.76>

State 64 <SV = 10> <Delay = 1.82>
ST_64 : Operation 640 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ %i_27, %2 ], [ 0, %.preheader489.preheader ]"   --->   Operation 640 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 641 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i1, -32" [ULTRA_HLS/convolution.h:70]   --->   Operation 641 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 642 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 642 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 643 [1/1] (1.82ns)   --->   "%i_27 = add i6 %i1, 1" [ULTRA_HLS/convolution.h:70]   --->   Operation 643 'add' 'i_27' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 644 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit490.loopexit, label %2" [ULTRA_HLS/convolution.h:70]   --->   Operation 644 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 11> <Delay = 4.37>
ST_65 : Operation 645 [1/1] (2.18ns)   --->   "%tmp_V_176 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:73]   --->   Operation 645 'read' 'tmp_V_176' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_65 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_262 = trunc i16 %tmp_V_176 to i8" [ULTRA_HLS/convolution.h:74]   --->   Operation 646 'trunc' 'tmp_262' <Predicate = (!exitcond)> <Delay = 0.00>
ST_65 : Operation 647 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_176)" [ULTRA_HLS/convolution.h:75]   --->   Operation 647 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 66 <SV = 12> <Delay = 2.32>
ST_66 : Operation 648 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [ULTRA_HLS/convolution.h:71]   --->   Operation 648 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 649 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:72]   --->   Operation 649 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_91 = zext i6 %i1 to i64" [ULTRA_HLS/convolution.h:74]   --->   Operation 650 'zext' 'tmp_91' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 651 [1/1] (0.00ns)   --->   "%bias_V_7_addr = getelementptr [32 x i8]* @bias_V_7, i64 0, i64 %tmp_91" [ULTRA_HLS/convolution.h:74]   --->   Operation 651 'getelementptr' 'bias_V_7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 652 [1/1] (2.32ns)   --->   "store i8 %tmp_262, i8* %bias_V_7_addr, align 1" [ULTRA_HLS/convolution.h:74]   --->   Operation 652 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_66 : Operation 653 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp)" [ULTRA_HLS/convolution.h:76]   --->   Operation 653 'specregionend' 'empty_142' <Predicate = (!exitcond)> <Delay = 0.00>
ST_66 : Operation 654 [1/1] (0.00ns)   --->   "br label %.preheader489" [ULTRA_HLS/convolution.h:70]   --->   Operation 654 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 67 <SV = 11> <Delay = 0.00>
ST_67 : Operation 655 [1/1] (0.00ns)   --->   "br label %.loopexit490"   --->   Operation 655 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:25) [20]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:27) [21]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:29) [22]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:31) [23]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:33) [24]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:35) [25]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:37) [26]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:39) [27]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:41) [28]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:43) [29]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:45) [30]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:47) [31]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:49) [32]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:51) [33]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ULTRA_HLS/convolution.h:57) [36]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp8', ULTRA_HLS/convolution.h:115) [45]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/convolution.h:115) [47]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/convolution.h:115) [47]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/convolution.h:115) [47]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/convolution.h:115) [47]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_9', ULTRA_HLS/convolution.h:115) [47]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/convolution.h:115) [48]  (2.55 ns)

 <State 17>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i8', ULTRA_HLS/convolution.h:116) with incoming values : ('i', ULTRA_HLS/convolution.h:116) [51]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:116) [54]  (2.52 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:120) [60]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:121) [61]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_86', ULTRA_HLS/convolution.h:80) [71]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 2.97ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten30') [84]  (1.99 ns)
	blocking operation 0.978 ns on control path)

 <State 22>: 5.33ns
The critical path consists of the following:
	'icmp' operation ('exitcond19', ULTRA_HLS/convolution.h:85) [94]  (1.49 ns)
	'and' operation ('exitcond9_mid', ULTRA_HLS/convolution.h:85) [95]  (0.978 ns)
	'or' operation ('tmp_220', ULTRA_HLS/convolution.h:85) [97]  (0 ns)
	'select' operation ('i3_mid2', ULTRA_HLS/convolution.h:85) [98]  (0.993 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:85) [140]  (1.87 ns)

 <State 23>: 3.73ns
The critical path consists of the following:
	'add' operation ('tmp_223', ULTRA_HLS/convolution.h:89) [106]  (3.73 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_3_2_addr', ULTRA_HLS/convolution.h:89) [110]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:89) of variable 'tmp_263', ULTRA_HLS/convolution.h:89 on array 'A_V_3_2' [127]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23') with incoming values : ('indvar_flatten_next3_3') [147]  (1.77 ns)

 <State 26>: 4.28ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten24') with incoming values : ('indvar_flatten_next3_2') [149]  (0 ns)
	'icmp' operation ('exitcond_flatten33') [161]  (2.32 ns)
	'xor' operation ('not_exitcond_flatten_9', ULTRA_HLS/convolution.h:98) [170]  (0.978 ns)
	'and' operation ('exitcond_flatten65_m', ULTRA_HLS/convolution.h:98) [174]  (0.978 ns)

 <State 27>: 3.99ns
The critical path consists of the following:
	'or' operation ('tmp_224', ULTRA_HLS/convolution.h:98) [176]  (0.978 ns)
	'select' operation ('i4_mid', ULTRA_HLS/convolution.h:98) [177]  (1.19 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:95) [182]  (1.83 ns)

 <State 28>: 3.46ns
The critical path consists of the following:
	'sub' operation ('tmp_228', ULTRA_HLS/convolution.h:103) [196]  (1.73 ns)
	'add' operation ('tmp_231', ULTRA_HLS/convolution.h:103) [203]  (1.73 ns)

 <State 29>: 3.62ns
The critical path consists of the following:
	'sub' operation ('tmp_233', ULTRA_HLS/convolution.h:103) [228]  (1.81 ns)
	'add' operation ('tmp_234', ULTRA_HLS/convolution.h:103) [231]  (1.81 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_3_1_addr_1', ULTRA_HLS/convolution.h:103) [237]  (0 ns)
	'load' operation ('B_V_3_1_load', ULTRA_HLS/convolution.h:103) on array 'B_V_3_1' [285]  (3.25 ns)

 <State 31>: 4.3ns
The critical path consists of the following:
	'load' operation ('B_V_3_2_load_2', ULTRA_HLS/convolution.h:103) on array 'B_V_3_2' [446]  (3.25 ns)
	'mul' operation ('r_V_12_2_2', ULTRA_HLS/convolution.h:103) [448]  (1.05 ns)

 <State 32>: 4.17ns
The critical path consists of the following:
	'phi' operation ('A_V_3_load_0_0_phi', ULTRA_HLS/convolution.h:103) with incoming values : ('A_V_3_3_load', ULTRA_HLS/convolution.h:103) ('A_V_3_2_load', ULTRA_HLS/convolution.h:103) ('A_V_3_1_load', ULTRA_HLS/convolution.h:103) ('A_V_3_0_load', ULTRA_HLS/convolution.h:103) ('A_V_3_4_load', ULTRA_HLS/convolution.h:103) [260]  (0 ns)
	'mul' operation ('r_V_1', ULTRA_HLS/convolution.h:103) [264]  (4.17 ns)

 <State 33>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_12_1', ULTRA_HLS/convolution.h:103) [333]  (4.17 ns)

 <State 34>: 4.21ns
The critical path consists of the following:
	'add' operation ('tmp6', ULTRA_HLS/convolution.h:103) [459]  (2.11 ns)
	'add' operation ('tmp4', ULTRA_HLS/convolution.h:103) [461]  (2.11 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_7_addr_1', ULTRA_HLS/convolution.h:105) [471]  (0 ns)
	'load' operation ('bias_V_7_load', ULTRA_HLS/convolution.h:105) on array 'bias_V_7' [472]  (2.32 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'add' operation ('buf_V_5_2_2', ULTRA_HLS/convolution.h:103) [465]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'add' operation ('r.V', ULTRA_HLS/convolution.h:105) [474]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'sub' operation ('p_neg', ULTRA_HLS/convolution.h:105) [476]  (2.34 ns)

 <State 39>: 3.11ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ULTRA_HLS/convolution.h:105) [480]  (2.34 ns)
	'select' operation ('tmp_103', ULTRA_HLS/convolution.h:105) [484]  (0.766 ns)

 <State 40>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 41>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 42>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 43>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 44>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 45>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 46>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [488]  (2.12 ns)

 <State 47>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [490]  (3.95 ns)

 <State 48>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [490]  (3.95 ns)

 <State 49>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [490]  (3.95 ns)

 <State 50>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [490]  (3.95 ns)

 <State 51>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [490]  (3.95 ns)

 <State 52>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [490]  (3.95 ns)

 <State 53>: 3.61ns
The critical path consists of the following:
	'sub' operation ('neg_mul', ULTRA_HLS/convolution.h:105) [491]  (3.61 ns)

 <State 54>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_238', ULTRA_HLS/convolution.h:105) [497]  (0 ns)
	'sub' operation ('neg_ti', ULTRA_HLS/convolution.h:105) [498]  (2.46 ns)
	'select' operation ('tmp_104', ULTRA_HLS/convolution.h:105) [499]  (0.733 ns)
	'select' operation ('Outbuf.V', ULTRA_HLS/convolution.h:106) [502]  (0.805 ns)

 <State 55>: 2.19ns
The critical path consists of the following:
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:107) [503]  (2.19 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 3.3ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten') [530]  (2.32 ns)
	blocking operation 0.978 ns on control path)

 <State 58>: 4.76ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten29', ULTRA_HLS/convolution.h:63) [544]  (2.1 ns)
	'and' operation ('exitcond_flatten_mid', ULTRA_HLS/convolution.h:63) [545]  (0.978 ns)
	'or' operation ('tmp_214', ULTRA_HLS/convolution.h:63) [547]  (0.978 ns)
	'select' operation ('indvar_flatten_next', ULTRA_HLS/convolution.h:63) [592]  (0.7 ns)

 <State 59>: 5.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond18', ULTRA_HLS/convolution.h:63) [542]  (1.43 ns)
	'and' operation ('exitcond5_mid', ULTRA_HLS/convolution.h:63) [543]  (0 ns)
	'and' operation ('exitcond5_mid1', ULTRA_HLS/convolution.h:63) [553]  (0.978 ns)
	'or' operation ('tmp_215', ULTRA_HLS/convolution.h:63) [556]  (0 ns)
	'or' operation ('tmp_253', ULTRA_HLS/convolution.h:63) [557]  (0 ns)
	'select' operation ('i18_mid2', ULTRA_HLS/convolution.h:63) [558]  (1.19 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:63) [590]  (1.83 ns)

 <State 60>: 1.55ns
The critical path consists of the following:
	'add' operation ('tmp_217', ULTRA_HLS/convolution.h:67) [566]  (1.55 ns)

 <State 61>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:66) [563]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:68) [588]  (2.19 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_3_0_addr', ULTRA_HLS/convolution.h:67) [573]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:67) of variable 'tmp_261', ULTRA_HLS/convolution.h:67 on array 'B_V_3_0' [582]  (3.25 ns)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:70) [599]  (1.77 ns)

 <State 64>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:70) [599]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:70) [602]  (1.83 ns)

 <State 65>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:73) [607]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:75) [612]  (2.19 ns)

 <State 66>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_7_addr', ULTRA_HLS/convolution.h:74) [610]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:74) of variable 'tmp_262', ULTRA_HLS/convolution.h:74 on array 'bias_V_7' [611]  (2.32 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
