
HadesF4RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08008538  08008538  00018538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008980  08008980  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008980  08008980  00018980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008988  08008988  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008988  08008988  00018988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800898c  0800898c  0001898c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000435c  200001dc  08008b6c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004538  08008b6c  00024538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f90  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003506  00000000  00000000  0003819c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001448  00000000  00000000  0003b6a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012c0  00000000  00000000  0003caf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021fad  00000000  00000000  0003ddb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011106  00000000  00000000  0005fd5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca423  00000000  00000000  00070e63  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013b286  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c00  00000000  00000000  0013b304  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008520 	.word	0x08008520

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008520 	.word	0x08008520

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__gedf2>:
 800097c:	f04f 3cff 	mov.w	ip, #4294967295
 8000980:	e006      	b.n	8000990 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__ledf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	e002      	b.n	8000990 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__cmpdf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009a6:	d01b      	beq.n	80009e0 <__cmpdf2+0x54>
 80009a8:	b001      	add	sp, #4
 80009aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ae:	bf0c      	ite	eq
 80009b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b4:	ea91 0f03 	teqne	r1, r3
 80009b8:	bf02      	ittt	eq
 80009ba:	ea90 0f02 	teqeq	r0, r2
 80009be:	2000      	moveq	r0, #0
 80009c0:	4770      	bxeq	lr
 80009c2:	f110 0f00 	cmn.w	r0, #0
 80009c6:	ea91 0f03 	teq	r1, r3
 80009ca:	bf58      	it	pl
 80009cc:	4299      	cmppl	r1, r3
 80009ce:	bf08      	it	eq
 80009d0:	4290      	cmpeq	r0, r2
 80009d2:	bf2c      	ite	cs
 80009d4:	17d8      	asrcs	r0, r3, #31
 80009d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009da:	f040 0001 	orr.w	r0, r0, #1
 80009de:	4770      	bx	lr
 80009e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d102      	bne.n	80009f0 <__cmpdf2+0x64>
 80009ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ee:	d107      	bne.n	8000a00 <__cmpdf2+0x74>
 80009f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d1d6      	bne.n	80009a8 <__cmpdf2+0x1c>
 80009fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009fe:	d0d3      	beq.n	80009a8 <__cmpdf2+0x1c>
 8000a00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdrcmple>:
 8000a08:	4684      	mov	ip, r0
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4662      	mov	r2, ip
 8000a0e:	468c      	mov	ip, r1
 8000a10:	4619      	mov	r1, r3
 8000a12:	4663      	mov	r3, ip
 8000a14:	e000      	b.n	8000a18 <__aeabi_cdcmpeq>
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdcmpeq>:
 8000a18:	b501      	push	{r0, lr}
 8000a1a:	f7ff ffb7 	bl	800098c <__cmpdf2>
 8000a1e:	2800      	cmp	r0, #0
 8000a20:	bf48      	it	mi
 8000a22:	f110 0f00 	cmnmi.w	r0, #0
 8000a26:	bd01      	pop	{r0, pc}

08000a28 <__aeabi_dcmpeq>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff fff4 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a30:	bf0c      	ite	eq
 8000a32:	2001      	moveq	r0, #1
 8000a34:	2000      	movne	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmplt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffea 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmple>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffe0 	bl	8000a18 <__aeabi_cdcmpeq>
 8000a58:	bf94      	ite	ls
 8000a5a:	2001      	movls	r0, #1
 8000a5c:	2000      	movhi	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmpge>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffce 	bl	8000a08 <__aeabi_cdrcmple>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpgt>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffc4 	bl	8000a08 <__aeabi_cdrcmple>
 8000a80:	bf34      	ite	cc
 8000a82:	2001      	movcc	r0, #1
 8000a84:	2000      	movcs	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpun>:
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x10>
 8000a96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9a:	d10a      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x20>
 8000aa6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_dcmpun+0x26>
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0001 	mov.w	r0, #1
 8000ab6:	4770      	bx	lr

08000ab8 <__aeabi_d2iz>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d215      	bcs.n	8000aee <__aeabi_d2iz+0x36>
 8000ac2:	d511      	bpl.n	8000ae8 <__aeabi_d2iz+0x30>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d912      	bls.n	8000af4 <__aeabi_d2iz+0x3c>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ade:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	4240      	negne	r0, r0
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af2:	d105      	bne.n	8000b00 <__aeabi_d2iz+0x48>
 8000af4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afe:	4770      	bx	lr
 8000b00:	f04f 0000 	mov.w	r0, #0
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_uldivmod>:
 8000b08:	b953      	cbnz	r3, 8000b20 <__aeabi_uldivmod+0x18>
 8000b0a:	b94a      	cbnz	r2, 8000b20 <__aeabi_uldivmod+0x18>
 8000b0c:	2900      	cmp	r1, #0
 8000b0e:	bf08      	it	eq
 8000b10:	2800      	cmpeq	r0, #0
 8000b12:	bf1c      	itt	ne
 8000b14:	f04f 31ff 	movne.w	r1, #4294967295
 8000b18:	f04f 30ff 	movne.w	r0, #4294967295
 8000b1c:	f000 b972 	b.w	8000e04 <__aeabi_idiv0>
 8000b20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b28:	f000 f806 	bl	8000b38 <__udivmoddi4>
 8000b2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b34:	b004      	add	sp, #16
 8000b36:	4770      	bx	lr

08000b38 <__udivmoddi4>:
 8000b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b3c:	9e08      	ldr	r6, [sp, #32]
 8000b3e:	4604      	mov	r4, r0
 8000b40:	4688      	mov	r8, r1
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d14b      	bne.n	8000bde <__udivmoddi4+0xa6>
 8000b46:	428a      	cmp	r2, r1
 8000b48:	4615      	mov	r5, r2
 8000b4a:	d967      	bls.n	8000c1c <__udivmoddi4+0xe4>
 8000b4c:	fab2 f282 	clz	r2, r2
 8000b50:	b14a      	cbz	r2, 8000b66 <__udivmoddi4+0x2e>
 8000b52:	f1c2 0720 	rsb	r7, r2, #32
 8000b56:	fa01 f302 	lsl.w	r3, r1, r2
 8000b5a:	fa20 f707 	lsr.w	r7, r0, r7
 8000b5e:	4095      	lsls	r5, r2
 8000b60:	ea47 0803 	orr.w	r8, r7, r3
 8000b64:	4094      	lsls	r4, r2
 8000b66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b6a:	0c23      	lsrs	r3, r4, #16
 8000b6c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b70:	fa1f fc85 	uxth.w	ip, r5
 8000b74:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b78:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b7c:	fb07 f10c 	mul.w	r1, r7, ip
 8000b80:	4299      	cmp	r1, r3
 8000b82:	d909      	bls.n	8000b98 <__udivmoddi4+0x60>
 8000b84:	18eb      	adds	r3, r5, r3
 8000b86:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b8a:	f080 811b 	bcs.w	8000dc4 <__udivmoddi4+0x28c>
 8000b8e:	4299      	cmp	r1, r3
 8000b90:	f240 8118 	bls.w	8000dc4 <__udivmoddi4+0x28c>
 8000b94:	3f02      	subs	r7, #2
 8000b96:	442b      	add	r3, r5
 8000b98:	1a5b      	subs	r3, r3, r1
 8000b9a:	b2a4      	uxth	r4, r4
 8000b9c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ba0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ba4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bac:	45a4      	cmp	ip, r4
 8000bae:	d909      	bls.n	8000bc4 <__udivmoddi4+0x8c>
 8000bb0:	192c      	adds	r4, r5, r4
 8000bb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb6:	f080 8107 	bcs.w	8000dc8 <__udivmoddi4+0x290>
 8000bba:	45a4      	cmp	ip, r4
 8000bbc:	f240 8104 	bls.w	8000dc8 <__udivmoddi4+0x290>
 8000bc0:	3802      	subs	r0, #2
 8000bc2:	442c      	add	r4, r5
 8000bc4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc8:	eba4 040c 	sub.w	r4, r4, ip
 8000bcc:	2700      	movs	r7, #0
 8000bce:	b11e      	cbz	r6, 8000bd8 <__udivmoddi4+0xa0>
 8000bd0:	40d4      	lsrs	r4, r2
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd8:	4639      	mov	r1, r7
 8000bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d909      	bls.n	8000bf6 <__udivmoddi4+0xbe>
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	f000 80eb 	beq.w	8000dbe <__udivmoddi4+0x286>
 8000be8:	2700      	movs	r7, #0
 8000bea:	e9c6 0100 	strd	r0, r1, [r6]
 8000bee:	4638      	mov	r0, r7
 8000bf0:	4639      	mov	r1, r7
 8000bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf6:	fab3 f783 	clz	r7, r3
 8000bfa:	2f00      	cmp	r7, #0
 8000bfc:	d147      	bne.n	8000c8e <__udivmoddi4+0x156>
 8000bfe:	428b      	cmp	r3, r1
 8000c00:	d302      	bcc.n	8000c08 <__udivmoddi4+0xd0>
 8000c02:	4282      	cmp	r2, r0
 8000c04:	f200 80fa 	bhi.w	8000dfc <__udivmoddi4+0x2c4>
 8000c08:	1a84      	subs	r4, r0, r2
 8000c0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c0e:	2001      	movs	r0, #1
 8000c10:	4698      	mov	r8, r3
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d0e0      	beq.n	8000bd8 <__udivmoddi4+0xa0>
 8000c16:	e9c6 4800 	strd	r4, r8, [r6]
 8000c1a:	e7dd      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000c1c:	b902      	cbnz	r2, 8000c20 <__udivmoddi4+0xe8>
 8000c1e:	deff      	udf	#255	; 0xff
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	2a00      	cmp	r2, #0
 8000c26:	f040 808f 	bne.w	8000d48 <__udivmoddi4+0x210>
 8000c2a:	1b49      	subs	r1, r1, r5
 8000c2c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c30:	fa1f f885 	uxth.w	r8, r5
 8000c34:	2701      	movs	r7, #1
 8000c36:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c44:	fb08 f10c 	mul.w	r1, r8, ip
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	d907      	bls.n	8000c5c <__udivmoddi4+0x124>
 8000c4c:	18eb      	adds	r3, r5, r3
 8000c4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x122>
 8000c54:	4299      	cmp	r1, r3
 8000c56:	f200 80cd 	bhi.w	8000df4 <__udivmoddi4+0x2bc>
 8000c5a:	4684      	mov	ip, r0
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	b2a3      	uxth	r3, r4
 8000c60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c64:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c68:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c6c:	fb08 f800 	mul.w	r8, r8, r0
 8000c70:	45a0      	cmp	r8, r4
 8000c72:	d907      	bls.n	8000c84 <__udivmoddi4+0x14c>
 8000c74:	192c      	adds	r4, r5, r4
 8000c76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x14a>
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	f200 80b6 	bhi.w	8000dee <__udivmoddi4+0x2b6>
 8000c82:	4618      	mov	r0, r3
 8000c84:	eba4 0408 	sub.w	r4, r4, r8
 8000c88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c8c:	e79f      	b.n	8000bce <__udivmoddi4+0x96>
 8000c8e:	f1c7 0c20 	rsb	ip, r7, #32
 8000c92:	40bb      	lsls	r3, r7
 8000c94:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c98:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c9c:	fa01 f407 	lsl.w	r4, r1, r7
 8000ca0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ca4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ca8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cac:	4325      	orrs	r5, r4
 8000cae:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cb2:	0c2c      	lsrs	r4, r5, #16
 8000cb4:	fb08 3319 	mls	r3, r8, r9, r3
 8000cb8:	fa1f fa8e 	uxth.w	sl, lr
 8000cbc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cc0:	fb09 f40a 	mul.w	r4, r9, sl
 8000cc4:	429c      	cmp	r4, r3
 8000cc6:	fa02 f207 	lsl.w	r2, r2, r7
 8000cca:	fa00 f107 	lsl.w	r1, r0, r7
 8000cce:	d90b      	bls.n	8000ce8 <__udivmoddi4+0x1b0>
 8000cd0:	eb1e 0303 	adds.w	r3, lr, r3
 8000cd4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd8:	f080 8087 	bcs.w	8000dea <__udivmoddi4+0x2b2>
 8000cdc:	429c      	cmp	r4, r3
 8000cde:	f240 8084 	bls.w	8000dea <__udivmoddi4+0x2b2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	4473      	add	r3, lr
 8000ce8:	1b1b      	subs	r3, r3, r4
 8000cea:	b2ad      	uxth	r5, r5
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cf8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cfc:	45a2      	cmp	sl, r4
 8000cfe:	d908      	bls.n	8000d12 <__udivmoddi4+0x1da>
 8000d00:	eb1e 0404 	adds.w	r4, lr, r4
 8000d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d08:	d26b      	bcs.n	8000de2 <__udivmoddi4+0x2aa>
 8000d0a:	45a2      	cmp	sl, r4
 8000d0c:	d969      	bls.n	8000de2 <__udivmoddi4+0x2aa>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	4474      	add	r4, lr
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1a:	eba4 040a 	sub.w	r4, r4, sl
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c2      	mov	sl, r8
 8000d22:	464b      	mov	r3, r9
 8000d24:	d354      	bcc.n	8000dd0 <__udivmoddi4+0x298>
 8000d26:	d051      	beq.n	8000dcc <__udivmoddi4+0x294>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d069      	beq.n	8000e00 <__udivmoddi4+0x2c8>
 8000d2c:	ebb1 050a 	subs.w	r5, r1, sl
 8000d30:	eb64 0403 	sbc.w	r4, r4, r3
 8000d34:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d38:	40fd      	lsrs	r5, r7
 8000d3a:	40fc      	lsrs	r4, r7
 8000d3c:	ea4c 0505 	orr.w	r5, ip, r5
 8000d40:	e9c6 5400 	strd	r5, r4, [r6]
 8000d44:	2700      	movs	r7, #0
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000d48:	f1c2 0320 	rsb	r3, r2, #32
 8000d4c:	fa20 f703 	lsr.w	r7, r0, r3
 8000d50:	4095      	lsls	r5, r2
 8000d52:	fa01 f002 	lsl.w	r0, r1, r2
 8000d56:	fa21 f303 	lsr.w	r3, r1, r3
 8000d5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d5e:	4338      	orrs	r0, r7
 8000d60:	0c01      	lsrs	r1, r0, #16
 8000d62:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d66:	fa1f f885 	uxth.w	r8, r5
 8000d6a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d72:	fb07 f308 	mul.w	r3, r7, r8
 8000d76:	428b      	cmp	r3, r1
 8000d78:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7c:	d907      	bls.n	8000d8e <__udivmoddi4+0x256>
 8000d7e:	1869      	adds	r1, r5, r1
 8000d80:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d84:	d22f      	bcs.n	8000de6 <__udivmoddi4+0x2ae>
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d92d      	bls.n	8000de6 <__udivmoddi4+0x2ae>
 8000d8a:	3f02      	subs	r7, #2
 8000d8c:	4429      	add	r1, r5
 8000d8e:	1acb      	subs	r3, r1, r3
 8000d90:	b281      	uxth	r1, r0
 8000d92:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d96:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d9e:	fb00 f308 	mul.w	r3, r0, r8
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x27e>
 8000da6:	1869      	adds	r1, r5, r1
 8000da8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dac:	d217      	bcs.n	8000dde <__udivmoddi4+0x2a6>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d915      	bls.n	8000dde <__udivmoddi4+0x2a6>
 8000db2:	3802      	subs	r0, #2
 8000db4:	4429      	add	r1, r5
 8000db6:	1ac9      	subs	r1, r1, r3
 8000db8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dbc:	e73b      	b.n	8000c36 <__udivmoddi4+0xfe>
 8000dbe:	4637      	mov	r7, r6
 8000dc0:	4630      	mov	r0, r6
 8000dc2:	e709      	b.n	8000bd8 <__udivmoddi4+0xa0>
 8000dc4:	4607      	mov	r7, r0
 8000dc6:	e6e7      	b.n	8000b98 <__udivmoddi4+0x60>
 8000dc8:	4618      	mov	r0, r3
 8000dca:	e6fb      	b.n	8000bc4 <__udivmoddi4+0x8c>
 8000dcc:	4541      	cmp	r1, r8
 8000dce:	d2ab      	bcs.n	8000d28 <__udivmoddi4+0x1f0>
 8000dd0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dd4:	eb69 020e 	sbc.w	r2, r9, lr
 8000dd8:	3801      	subs	r0, #1
 8000dda:	4613      	mov	r3, r2
 8000ddc:	e7a4      	b.n	8000d28 <__udivmoddi4+0x1f0>
 8000dde:	4660      	mov	r0, ip
 8000de0:	e7e9      	b.n	8000db6 <__udivmoddi4+0x27e>
 8000de2:	4618      	mov	r0, r3
 8000de4:	e795      	b.n	8000d12 <__udivmoddi4+0x1da>
 8000de6:	4667      	mov	r7, ip
 8000de8:	e7d1      	b.n	8000d8e <__udivmoddi4+0x256>
 8000dea:	4681      	mov	r9, r0
 8000dec:	e77c      	b.n	8000ce8 <__udivmoddi4+0x1b0>
 8000dee:	3802      	subs	r0, #2
 8000df0:	442c      	add	r4, r5
 8000df2:	e747      	b.n	8000c84 <__udivmoddi4+0x14c>
 8000df4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df8:	442b      	add	r3, r5
 8000dfa:	e72f      	b.n	8000c5c <__udivmoddi4+0x124>
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	e708      	b.n	8000c12 <__udivmoddi4+0xda>
 8000e00:	4637      	mov	r7, r6
 8000e02:	e6e9      	b.n	8000bd8 <__udivmoddi4+0xa0>

08000e04 <__aeabi_idiv0>:
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <BMI088_Init>:
#include "BMI088.h"

uint8_t BMI088_Init(BMI088IMU *imu, I2C_HandleTypeDef *I2Chandle, GPIO_TypeDef *intAccPinBank, uint16_t intAccPin, GPIO_TypeDef *intGyrPinBank, uint16_t intGyrPin) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08c      	sub	sp, #48	; 0x30
 8000e0c:	af04      	add	r7, sp, #16
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
 8000e14:	807b      	strh	r3, [r7, #2]
	imu->I2Chandle     = I2Chandle;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	601a      	str	r2, [r3, #0]
	imu->intAccPinBank = intAccPinBank;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	605a      	str	r2, [r3, #4]
	imu->intAccPin     = intAccPin;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	887a      	ldrh	r2, [r7, #2]
 8000e26:	811a      	strh	r2, [r3, #8]
	imu->intGyrPinBank = intGyrPinBank;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e2c:	60da      	str	r2, [r3, #12]
	imu->intGyrPin     = intGyrPin;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000e32:	821a      	strh	r2, [r3, #16]
	imu->acc[0] = 0.0f;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f04f 0200 	mov.w	r2, #0
 8000e3a:	615a      	str	r2, [r3, #20]
	imu->acc[1] = 0.0f;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f04f 0200 	mov.w	r2, #0
 8000e42:	619a      	str	r2, [r3, #24]
	imu->acc[2] = 0.0f;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f04f 0200 	mov.w	r2, #0
 8000e4a:	61da      	str	r2, [r3, #28]
	imu->gyr[0] = 0.0f;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	621a      	str	r2, [r3, #32]
	imu->gyr[1] = 0.0f;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f04f 0200 	mov.w	r2, #0
 8000e5a:	625a      	str	r2, [r3, #36]	; 0x24
	imu->gyr[2] = 0.0f;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f04f 0200 	mov.w	r2, #0
 8000e62:	629a      	str	r2, [r3, #40]	; 0x28

	/* Soft reset */
//	txBuf[0] = BMI088_ACC_SOFTRESET; txBuf[1] = 0xB6;
//	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);

	HAL_Delay(50);
 8000e64:	2032      	movs	r0, #50	; 0x32
 8000e66:	f001 fa97 	bl	8002398 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_ACC_I2C_ADDR, BMI088_ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &chipID, 1, BMI088_I2C_TIMEOUT);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	6818      	ldr	r0, [r3, #0]
 8000e6e:	2364      	movs	r3, #100	; 0x64
 8000e70:	9302      	str	r3, [sp, #8]
 8000e72:	2301      	movs	r3, #1
 8000e74:	9301      	str	r3, [sp, #4]
 8000e76:	f107 0317 	add.w	r3, r7, #23
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2132      	movs	r1, #50	; 0x32
 8000e82:	f002 f9e1 	bl	8003248 <HAL_I2C_Mem_Read>

	if (chipID != 0x1E) {
 8000e86:	7dfb      	ldrb	r3, [r7, #23]
 8000e88:	2b1e      	cmp	r3, #30
 8000e8a:	d001      	beq.n	8000e90 <BMI088_Init+0x88>
		return 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	e0ca      	b.n	8001026 <BMI088_Init+0x21e>
	}

	/* Configure accelerometer LPF bandwidth (OSR4, 1000) and ODR (200 Hz, 1001) --> Actual bandwidth = 20 Hz */
	uint8_t accConf = 0x89;
 8000e90:	2389      	movs	r3, #137	; 0x89
 8000e92:	77fb      	strb	r3, [r7, #31]
	txBuf[0] = BMI088_ACC_CONF; txBuf[1] = accConf;
 8000e94:	2340      	movs	r3, #64	; 0x40
 8000e96:	763b      	strb	r3, [r7, #24]
 8000e98:	7ffb      	ldrb	r3, [r7, #31]
 8000e9a:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	6818      	ldr	r0, [r3, #0]
 8000ea0:	f107 0218 	add.w	r2, r7, #24
 8000ea4:	2364      	movs	r3, #100	; 0x64
 8000ea6:	9300      	str	r3, [sp, #0]
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	2132      	movs	r1, #50	; 0x32
 8000eac:	f001 fea8 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Accelerometer range (+-6G = 0x01) */
	uint8_t accRange = 0x01;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	77bb      	strb	r3, [r7, #30]
	txBuf[0] = BMI088_ACC_RANGE; txBuf[1] = accRange;
 8000eb4:	2341      	movs	r3, #65	; 0x41
 8000eb6:	763b      	strb	r3, [r7, #24]
 8000eb8:	7fbb      	ldrb	r3, [r7, #30]
 8000eba:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	6818      	ldr	r0, [r3, #0]
 8000ec0:	f107 0218 	add.w	r2, r7, #24
 8000ec4:	2364      	movs	r3, #100	; 0x64
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	2302      	movs	r3, #2
 8000eca:	2132      	movs	r1, #50	; 0x32
 8000ecc:	f001 fe98 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Configure INT1 and INT2 pin */
	uint8_t intConf = 0x0A;
 8000ed0:	230a      	movs	r3, #10
 8000ed2:	777b      	strb	r3, [r7, #29]
	txBuf[0] = BMI088_INT1_IO_CONF; txBuf[1] = intConf;
 8000ed4:	2353      	movs	r3, #83	; 0x53
 8000ed6:	763b      	strb	r3, [r7, #24]
 8000ed8:	7f7b      	ldrb	r3, [r7, #29]
 8000eda:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6818      	ldr	r0, [r3, #0]
 8000ee0:	f107 0218 	add.w	r2, r7, #24
 8000ee4:	2364      	movs	r3, #100	; 0x64
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	2302      	movs	r3, #2
 8000eea:	2132      	movs	r1, #50	; 0x32
 8000eec:	f001 fe88 	bl	8002c00 <HAL_I2C_Master_Transmit>

	txBuf[0] = BMI088_INT2_IO_CONF;
 8000ef0:	2354      	movs	r3, #84	; 0x54
 8000ef2:	763b      	strb	r3, [r7, #24]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	6818      	ldr	r0, [r3, #0]
 8000ef8:	f107 0218 	add.w	r2, r7, #24
 8000efc:	2364      	movs	r3, #100	; 0x64
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	2302      	movs	r3, #2
 8000f02:	2132      	movs	r1, #50	; 0x32
 8000f04:	f001 fe7c 	bl	8002c00 <HAL_I2C_Master_Transmit>

	txBuf[0] = BMI088_INT1_INT2_MAP_DATA; txBuf[1] = 0x44;
 8000f08:	2358      	movs	r3, #88	; 0x58
 8000f0a:	763b      	strb	r3, [r7, #24]
 8000f0c:	2344      	movs	r3, #68	; 0x44
 8000f0e:	767b      	strb	r3, [r7, #25]

	/* Set accelerometer to active mode */
	txBuf[0] = BMI088_ACC_PWR_CONF; txBuf[1] = 0x00;
 8000f10:	237c      	movs	r3, #124	; 0x7c
 8000f12:	763b      	strb	r3, [r7, #24]
 8000f14:	2300      	movs	r3, #0
 8000f16:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	f107 0218 	add.w	r2, r7, #24
 8000f20:	2364      	movs	r3, #100	; 0x64
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	2302      	movs	r3, #2
 8000f26:	2132      	movs	r1, #50	; 0x32
 8000f28:	f001 fe6a 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Switch accelerometer on */
	txBuf[0] = BMI088_ACC_PWR_CTRL; txBuf[1] = 0x04;
 8000f2c:	237d      	movs	r3, #125	; 0x7d
 8000f2e:	763b      	strb	r3, [r7, #24]
 8000f30:	2304      	movs	r3, #4
 8000f32:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	6818      	ldr	r0, [r3, #0]
 8000f38:	f107 0218 	add.w	r2, r7, #24
 8000f3c:	2364      	movs	r3, #100	; 0x64
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2302      	movs	r3, #2
 8000f42:	2132      	movs	r1, #50	; 0x32
 8000f44:	f001 fe5c 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Soft reset */
//	txBuf[0] = BMI088_GYR_SOFTRESET; txBuf[1] = 0xB6;
//	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);

	HAL_Delay(35);
 8000f48:	2023      	movs	r0, #35	; 0x23
 8000f4a:	f001 fa25 	bl	8002398 <HAL_Delay>

	/* Check chip ID */
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_GYR_I2C_ADDR, BMI088_GYR_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &chipID, 1, BMI088_I2C_TIMEOUT);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	2364      	movs	r3, #100	; 0x64
 8000f54:	9302      	str	r3, [sp, #8]
 8000f56:	2301      	movs	r3, #1
 8000f58:	9301      	str	r3, [sp, #4]
 8000f5a:	f107 0317 	add.w	r3, r7, #23
 8000f5e:	9300      	str	r3, [sp, #0]
 8000f60:	2301      	movs	r3, #1
 8000f62:	2200      	movs	r2, #0
 8000f64:	21d2      	movs	r1, #210	; 0xd2
 8000f66:	f002 f96f 	bl	8003248 <HAL_I2C_Mem_Read>

	if (chipID != 0x0F) {
 8000f6a:	7dfb      	ldrb	r3, [r7, #23]
 8000f6c:	2b0f      	cmp	r3, #15
 8000f6e:	d001      	beq.n	8000f74 <BMI088_Init+0x16c>
			return 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	e058      	b.n	8001026 <BMI088_Init+0x21e>
	}

	/* Gyro range (+- 500deg/s) */
	uint8_t gyrRange = 0x01;
 8000f74:	2301      	movs	r3, #1
 8000f76:	773b      	strb	r3, [r7, #28]
	txBuf[0] = BMI088_GYR_RANGE; txBuf[1] = gyrRange;
 8000f78:	230f      	movs	r3, #15
 8000f7a:	763b      	strb	r3, [r7, #24]
 8000f7c:	7f3b      	ldrb	r3, [r7, #28]
 8000f7e:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	6818      	ldr	r0, [r3, #0]
 8000f84:	f107 0218 	add.w	r2, r7, #24
 8000f88:	2364      	movs	r3, #100	; 0x64
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	21d2      	movs	r1, #210	; 0xd2
 8000f90:	f001 fe36 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Gyro bandwidth/ODR (116Hz / 1000 Hz) */
	uint8_t gyrBandwidth = 0x02;
 8000f94:	2302      	movs	r3, #2
 8000f96:	76fb      	strb	r3, [r7, #27]
	txBuf[0] = BMI088_GYR_BANDWIDTH; txBuf[1] = gyrBandwidth;
 8000f98:	2310      	movs	r3, #16
 8000f9a:	763b      	strb	r3, [r7, #24]
 8000f9c:	7efb      	ldrb	r3, [r7, #27]
 8000f9e:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	6818      	ldr	r0, [r3, #0]
 8000fa4:	f107 0218 	add.w	r2, r7, #24
 8000fa8:	2364      	movs	r3, #100	; 0x64
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2302      	movs	r3, #2
 8000fae:	21d2      	movs	r1, #210	; 0xd2
 8000fb0:	f001 fe26 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Gyro power mode */
	txBuf[0] = BMI088_GYR_LPM1; txBuf[1] = 0x00;
 8000fb4:	2311      	movs	r3, #17
 8000fb6:	763b      	strb	r3, [r7, #24]
 8000fb8:	2300      	movs	r3, #0
 8000fba:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	6818      	ldr	r0, [r3, #0]
 8000fc0:	f107 0218 	add.w	r2, r7, #24
 8000fc4:	2364      	movs	r3, #100	; 0x64
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	2302      	movs	r3, #2
 8000fca:	21d2      	movs	r1, #210	; 0xd2
 8000fcc:	f001 fe18 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Enable gyro interrupt and map to pins */
	txBuf[0] = BMI088_GYR_INT_CTRL; txBuf[1] = 0x80;
 8000fd0:	2315      	movs	r3, #21
 8000fd2:	763b      	strb	r3, [r7, #24]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	6818      	ldr	r0, [r3, #0]
 8000fdc:	f107 0218 	add.w	r2, r7, #24
 8000fe0:	2364      	movs	r3, #100	; 0x64
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	21d2      	movs	r1, #210	; 0xd2
 8000fe8:	f001 fe0a 	bl	8002c00 <HAL_I2C_Master_Transmit>

	txBuf[0] = BMI088_GYR_INT3_INT4_IO_CONF; txBuf[1] = 0x05;
 8000fec:	2316      	movs	r3, #22
 8000fee:	763b      	strb	r3, [r7, #24]
 8000ff0:	2305      	movs	r3, #5
 8000ff2:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	f107 0218 	add.w	r2, r7, #24
 8000ffc:	2364      	movs	r3, #100	; 0x64
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2302      	movs	r3, #2
 8001002:	21d2      	movs	r1, #210	; 0xd2
 8001004:	f001 fdfc 	bl	8002c00 <HAL_I2C_Master_Transmit>

	txBuf[0] = BMI088_GYR_INT3_INT4_IO_MAP; txBuf[1] = 0x81;
 8001008:	2318      	movs	r3, #24
 800100a:	763b      	strb	r3, [r7, #24]
 800100c:	2381      	movs	r3, #129	; 0x81
 800100e:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	f107 0218 	add.w	r2, r7, #24
 8001018:	2364      	movs	r3, #100	; 0x64
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2302      	movs	r3, #2
 800101e:	21d2      	movs	r1, #210	; 0xd2
 8001020:	f001 fdee 	bl	8002c00 <HAL_I2C_Master_Transmit>

	return 1;
 8001024:	2301      	movs	r3, #1
}
 8001026:	4618      	mov	r0, r3
 8001028:	3720      	adds	r7, #32
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <BMI088_ReadAcc>:

void BMI088_ReadAcc(BMI088IMU *imu) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af04      	add	r7, sp, #16
 8001036:	6078      	str	r0, [r7, #4]
	uint8_t rxBuf[6];
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_ACC_I2C_ADDR, BMI088_ACC_DATA, I2C_MEMADD_SIZE_8BIT, rxBuf, 6, BMI088_I2C_TIMEOUT);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6818      	ldr	r0, [r3, #0]
 800103c:	2364      	movs	r3, #100	; 0x64
 800103e:	9302      	str	r3, [sp, #8]
 8001040:	2306      	movs	r3, #6
 8001042:	9301      	str	r3, [sp, #4]
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	2301      	movs	r3, #1
 800104c:	2212      	movs	r2, #18
 800104e:	2132      	movs	r1, #50	; 0x32
 8001050:	f002 f8fa 	bl	8003248 <HAL_I2C_Mem_Read>

	int16_t accX = rxBuf[1];
 8001054:	7b7b      	ldrb	r3, [r7, #13]
 8001056:	82fb      	strh	r3, [r7, #22]
			accX <<= 8;
 8001058:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	82fb      	strh	r3, [r7, #22]
			accX |= rxBuf[0];
 8001060:	7b3b      	ldrb	r3, [r7, #12]
 8001062:	b21a      	sxth	r2, r3
 8001064:	8afb      	ldrh	r3, [r7, #22]
 8001066:	4313      	orrs	r3, r2
 8001068:	82fb      	strh	r3, [r7, #22]

	int16_t accY = rxBuf[3];
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	82bb      	strh	r3, [r7, #20]
			accY <<= 8;
 800106e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	82bb      	strh	r3, [r7, #20]
			accY |= rxBuf[2];
 8001076:	7bbb      	ldrb	r3, [r7, #14]
 8001078:	b21a      	sxth	r2, r3
 800107a:	8abb      	ldrh	r3, [r7, #20]
 800107c:	4313      	orrs	r3, r2
 800107e:	82bb      	strh	r3, [r7, #20]

	int16_t accZ = rxBuf[5];
 8001080:	7c7b      	ldrb	r3, [r7, #17]
 8001082:	827b      	strh	r3, [r7, #18]
			accZ <<= 8;
 8001084:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001088:	021b      	lsls	r3, r3, #8
 800108a:	827b      	strh	r3, [r7, #18]
			accZ |= rxBuf[4];
 800108c:	7c3b      	ldrb	r3, [r7, #16]
 800108e:	b21a      	sxth	r2, r3
 8001090:	8a7b      	ldrh	r3, [r7, #18]
 8001092:	4313      	orrs	r3, r2
 8001094:	827b      	strh	r3, [r7, #18]

	/* Scale (to m/s^2) and re-map axes */
	imu->acc[0] = -accY * 0.00179626456f;
 8001096:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800109a:	425b      	negs	r3, r3
 800109c:	ee07 3a90 	vmov	s15, r3
 80010a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80010f4 <BMI088_ReadAcc+0xc4>
 80010a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	edc3 7a05 	vstr	s15, [r3, #20]
	imu->acc[1] = -accX * 0.00179626456f;
 80010b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010b6:	425b      	negs	r3, r3
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80010f4 <BMI088_ReadAcc+0xc4>
 80010c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edc3 7a06 	vstr	s15, [r3, #24]
	imu->acc[2] = -accZ * 0.00179626456f;
 80010ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80010d2:	425b      	negs	r3, r3
 80010d4:	ee07 3a90 	vmov	s15, r3
 80010d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010dc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80010f4 <BMI088_ReadAcc+0xc4>
 80010e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	3aeb70a3 	.word	0x3aeb70a3

080010f8 <BMI088_ReadGyr>:

void BMI088_ReadGyr(BMI088IMU *imu) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	; 0x28
 80010fc:	af04      	add	r7, sp, #16
 80010fe:	6078      	str	r0, [r7, #4]
	uint8_t rxBuf[6];
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_GYR_I2C_ADDR, BMI088_GYR_DATA, I2C_MEMADD_SIZE_8BIT, rxBuf, 6, BMI088_I2C_TIMEOUT);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6818      	ldr	r0, [r3, #0]
 8001104:	2364      	movs	r3, #100	; 0x64
 8001106:	9302      	str	r3, [sp, #8]
 8001108:	2306      	movs	r3, #6
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2301      	movs	r3, #1
 8001114:	2202      	movs	r2, #2
 8001116:	21d2      	movs	r1, #210	; 0xd2
 8001118:	f002 f896 	bl	8003248 <HAL_I2C_Mem_Read>

	int16_t gyrX = rxBuf[1];
 800111c:	7b7b      	ldrb	r3, [r7, #13]
 800111e:	82fb      	strh	r3, [r7, #22]
			gyrX <<= 8;
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	82fb      	strh	r3, [r7, #22]
			gyrX |= rxBuf[0];
 8001128:	7b3b      	ldrb	r3, [r7, #12]
 800112a:	b21a      	sxth	r2, r3
 800112c:	8afb      	ldrh	r3, [r7, #22]
 800112e:	4313      	orrs	r3, r2
 8001130:	82fb      	strh	r3, [r7, #22]

	int16_t gyrY = rxBuf[3];
 8001132:	7bfb      	ldrb	r3, [r7, #15]
 8001134:	82bb      	strh	r3, [r7, #20]
			gyrY <<= 8;
 8001136:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	82bb      	strh	r3, [r7, #20]
			gyrY |= rxBuf[2];
 800113e:	7bbb      	ldrb	r3, [r7, #14]
 8001140:	b21a      	sxth	r2, r3
 8001142:	8abb      	ldrh	r3, [r7, #20]
 8001144:	4313      	orrs	r3, r2
 8001146:	82bb      	strh	r3, [r7, #20]

	int16_t gyrZ = rxBuf[5];
 8001148:	7c7b      	ldrb	r3, [r7, #17]
 800114a:	827b      	strh	r3, [r7, #18]
			gyrZ <<= 8;
 800114c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001150:	021b      	lsls	r3, r3, #8
 8001152:	827b      	strh	r3, [r7, #18]
			gyrZ |= rxBuf[4];
 8001154:	7c3b      	ldrb	r3, [r7, #16]
 8001156:	b21a      	sxth	r2, r3
 8001158:	8a7b      	ldrh	r3, [r7, #18]
 800115a:	4313      	orrs	r3, r2
 800115c:	827b      	strh	r3, [r7, #18]

	/* Scale (to rad/s) and re-map axes */
	imu->gyr[0] = -gyrY * 0.00026632423f;
 800115e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001162:	425b      	negs	r3, r3
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80011bc <BMI088_ReadGyr+0xc4>
 8001170:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	edc3 7a08 	vstr	s15, [r3, #32]
	imu->gyr[1] = -gyrX * 0.00026632423f;
 800117a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800117e:	425b      	negs	r3, r3
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80011bc <BMI088_ReadGyr+0xc4>
 800118c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	imu->gyr[2] = -gyrZ * 0.00026632423f;
 8001196:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800119a:	425b      	negs	r3, r3
 800119c:	ee07 3a90 	vmov	s15, r3
 80011a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a4:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80011bc <BMI088_ReadGyr+0xc4>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	398ba16f 	.word	0x398ba16f

080011c0 <IISMagnetometer_Init>:
#include "IIS2MDC.h"

uint8_t IISMagnetometer_Init(IISMagnetometer *mag, I2C_HandleTypeDef *I2Chandle, GPIO_TypeDef *intPinBank, uint16_t intPin) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af04      	add	r7, sp, #16
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	807b      	strh	r3, [r7, #2]
	mag->I2Chandle  = I2Chandle;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	68ba      	ldr	r2, [r7, #8]
 80011d2:	601a      	str	r2, [r3, #0]
	mag->intPinBank = intPinBank;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	605a      	str	r2, [r3, #4]
	mag->intPin     = intPin;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	887a      	ldrh	r2, [r7, #2]
 80011de:	811a      	strh	r2, [r3, #8]
	mag->xyz[0]     = 0;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f04f 0200 	mov.w	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
	mag->xyz[1]     = 0;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
	mag->xyz[2]     = 0;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	615a      	str	r2, [r3, #20]
	mag->tempC      = 0.0f;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]

	/* Check device ID register */
	uint8_t whoAmI;
	HAL_I2C_Mem_Read(mag->I2Chandle, IIS_I2C_ADDR, IIS_WHOAMI_REG, I2C_MEMADD_SIZE_8BIT, &whoAmI, 1, IIS_I2C_TIMEOUT);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	2364      	movs	r3, #100	; 0x64
 8001206:	9302      	str	r3, [sp, #8]
 8001208:	2301      	movs	r3, #1
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	f107 0314 	add.w	r3, r7, #20
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	2301      	movs	r3, #1
 8001214:	224f      	movs	r2, #79	; 0x4f
 8001216:	213c      	movs	r1, #60	; 0x3c
 8001218:	f002 f816 	bl	8003248 <HAL_I2C_Mem_Read>

	if (whoAmI != IIS_WHOAMI) {
 800121c:	7d3b      	ldrb	r3, [r7, #20]
 800121e:	2b40      	cmp	r3, #64	; 0x40
 8001220:	d001      	beq.n	8001226 <IISMagnetometer_Init+0x66>
		return 0;
 8001222:	2300      	movs	r3, #0
 8001224:	e030      	b.n	8001288 <IISMagnetometer_Init+0xc8>

	/* Configure sensor */
	uint8_t txBuf[2];

	/* Temperature compensation = 1, Reboot = 0, Soft_Rst = 0, Low Power = 0, ODR 100 Hz = 11, MODE CONTINUOUS 00 */
	uint8_t cfgRegA = 0x8C;
 8001226:	238c      	movs	r3, #140	; 0x8c
 8001228:	75fb      	strb	r3, [r7, #23]
	txBuf[0] = IIS_CFG_REG_A; txBuf[1] = cfgRegA;
 800122a:	2360      	movs	r3, #96	; 0x60
 800122c:	743b      	strb	r3, [r7, #16]
 800122e:	7dfb      	ldrb	r3, [r7, #23]
 8001230:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	6818      	ldr	r0, [r3, #0]
 8001236:	f107 0210 	add.w	r2, r7, #16
 800123a:	2364      	movs	r3, #100	; 0x64
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2302      	movs	r3, #2
 8001240:	213c      	movs	r1, #60	; 0x3c
 8001242:	f001 fcdd 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* 0 0 0, Offset cancellation = 0, INT_on_DataOff = 0, Set_Freq = 0, Offset cancellation = 0, Low-pass filter = 1 */
	uint8_t cfgRegB = 0x01;
 8001246:	2301      	movs	r3, #1
 8001248:	75bb      	strb	r3, [r7, #22]
	txBuf[0] = IIS_CFG_REG_B; txBuf[1] = cfgRegB;
 800124a:	2361      	movs	r3, #97	; 0x61
 800124c:	743b      	strb	r3, [r7, #16]
 800124e:	7dbb      	ldrb	r3, [r7, #22]
 8001250:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	6818      	ldr	r0, [r3, #0]
 8001256:	f107 0210 	add.w	r2, r7, #16
 800125a:	2364      	movs	r3, #100	; 0x64
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	2302      	movs	r3, #2
 8001260:	213c      	movs	r1, #60	; 0x3c
 8001262:	f001 fccd 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* 0, INT_on_PIN = 0, I2C_DIS = 0, BDU = 0, BLE = 0, 0, Self_test = 0, DRDY_on_PIN = 1 */
	uint8_t cfgRegC = 0x01;
 8001266:	2301      	movs	r3, #1
 8001268:	757b      	strb	r3, [r7, #21]
	txBuf[0] = IIS_CFG_REG_C; txBuf[1] = cfgRegC;
 800126a:	2362      	movs	r3, #98	; 0x62
 800126c:	743b      	strb	r3, [r7, #16]
 800126e:	7d7b      	ldrb	r3, [r7, #21]
 8001270:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f107 0210 	add.w	r2, r7, #16
 800127a:	2364      	movs	r3, #100	; 0x64
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	2302      	movs	r3, #2
 8001280:	213c      	movs	r1, #60	; 0x3c
 8001282:	f001 fcbd 	bl	8002c00 <HAL_I2C_Master_Transmit>

	return 1;
 8001286:	2301      	movs	r3, #1
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <MPRLSBarometer_Init>:
#include "MPRLS.h"

uint8_t MPRLSBarometer_Init(MPRLSBarometer *bar, I2C_HandleTypeDef *I2Chandle, GPIO_TypeDef *rstPinBank, uint16_t rstPin, GPIO_TypeDef *intPinBank, uint16_t intPin) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
 800129c:	807b      	strh	r3, [r7, #2]
	bar->I2Chandle  = I2Chandle;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	68ba      	ldr	r2, [r7, #8]
 80012a2:	601a      	str	r2, [r3, #0]
	bar->rstPinBank = rstPinBank;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	605a      	str	r2, [r3, #4]
	bar->rstPin     = rstPin;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	887a      	ldrh	r2, [r7, #2]
 80012ae:	811a      	strh	r2, [r3, #8]
	bar->intPinBank = intPinBank;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	6a3a      	ldr	r2, [r7, #32]
 80012b4:	60da      	str	r2, [r3, #12]
	bar->intPin     = intPin;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80012ba:	821a      	strh	r2, [r3, #16]
	bar->pressurePa = 0.0f;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	f04f 0200 	mov.w	r2, #0
 80012c2:	615a      	str	r2, [r3, #20]

	MPRLSBarometer_Reset(bar);
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f000 f80d 	bl	80012e4 <MPRLSBarometer_Reset>

	HAL_Delay(10);
 80012ca:	200a      	movs	r0, #10
 80012cc:	f001 f864 	bl	8002398 <HAL_Delay>

	uint8_t status = MPRLSBarometer_ReadStatus(bar);
 80012d0:	68f8      	ldr	r0, [r7, #12]
 80012d2:	f000 f82a 	bl	800132a <MPRLSBarometer_ReadStatus>
 80012d6:	4603      	mov	r3, r0
 80012d8:	75fb      	strb	r3, [r7, #23]

	return status;
 80012da:	7dfb      	ldrb	r3, [r7, #23]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <MPRLSBarometer_Reset>:

void MPRLSBarometer_Reset(MPRLSBarometer *bar) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(bar->rstPinBank, bar->rstPin, GPIO_PIN_SET);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6858      	ldr	r0, [r3, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	891b      	ldrh	r3, [r3, #8]
 80012f4:	2201      	movs	r2, #1
 80012f6:	4619      	mov	r1, r3
 80012f8:	f001 fb26 	bl	8002948 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bar->rstPinBank, bar->rstPin, GPIO_PIN_RESET);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6858      	ldr	r0, [r3, #4]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	891b      	ldrh	r3, [r3, #8]
 8001304:	2200      	movs	r2, #0
 8001306:	4619      	mov	r1, r3
 8001308:	f001 fb1e 	bl	8002948 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800130c:	200a      	movs	r0, #10
 800130e:	f001 f843 	bl	8002398 <HAL_Delay>
	HAL_GPIO_WritePin(bar->rstPinBank, bar->rstPin, GPIO_PIN_SET);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6858      	ldr	r0, [r3, #4]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	891b      	ldrh	r3, [r3, #8]
 800131a:	2201      	movs	r2, #1
 800131c:	4619      	mov	r1, r3
 800131e:	f001 fb13 	bl	8002948 <HAL_GPIO_WritePin>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <MPRLSBarometer_ReadStatus>:

uint8_t MPRLSBarometer_ReadStatus(MPRLSBarometer *bar) {
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af02      	add	r7, sp, #8
 8001330:	6078      	str	r0, [r7, #4]
	uint8_t status;
	HAL_I2C_Master_Receive(bar->I2Chandle, MPRLS_I2C_ADDR, &status, 1, MPRLS_I2C_TIMEOUT);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6818      	ldr	r0, [r3, #0]
 8001336:	f107 020f 	add.w	r2, r7, #15
 800133a:	2364      	movs	r3, #100	; 0x64
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2301      	movs	r3, #1
 8001340:	2130      	movs	r1, #48	; 0x30
 8001342:	f001 fd5b 	bl	8002dfc <HAL_I2C_Master_Receive>

	return status;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <MPRLSBarometer_ReadPressure>:

uint8_t MPRLSBarometer_ReadPressure(MPRLSBarometer *bar) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af02      	add	r7, sp, #8
 8001356:	6078      	str	r0, [r7, #4]
	/* Send read data request */
	uint8_t txBuf[3] = {0xAA, 0x00, 0x00};
 8001358:	23aa      	movs	r3, #170	; 0xaa
 800135a:	733b      	strb	r3, [r7, #12]
 800135c:	2300      	movs	r3, #0
 800135e:	737b      	strb	r3, [r7, #13]
 8001360:	2300      	movs	r3, #0
 8001362:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(bar->I2Chandle, MPRLS_I2C_ADDR, txBuf, 3, MPRLS_I2C_TIMEOUT);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6818      	ldr	r0, [r3, #0]
 8001368:	f107 020c 	add.w	r2, r7, #12
 800136c:	2364      	movs	r3, #100	; 0x64
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	2303      	movs	r3, #3
 8001372:	2130      	movs	r1, #48	; 0x30
 8001374:	f001 fc44 	bl	8002c00 <HAL_I2C_Master_Transmit>

	/* Wait until EOC indicator is set */
	while (!HAL_GPIO_ReadPin(bar->intPinBank, bar->intPin)) {
 8001378:	e002      	b.n	8001380 <MPRLSBarometer_ReadPressure+0x30>
		HAL_Delay(5);
 800137a:	2005      	movs	r0, #5
 800137c:	f001 f80c 	bl	8002398 <HAL_Delay>
	while (!HAL_GPIO_ReadPin(bar->intPinBank, bar->intPin)) {
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68da      	ldr	r2, [r3, #12]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	8a1b      	ldrh	r3, [r3, #16]
 8001388:	4619      	mov	r1, r3
 800138a:	4610      	mov	r0, r2
 800138c:	f001 fac4 	bl	8002918 <HAL_GPIO_ReadPin>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f1      	beq.n	800137a <MPRLSBarometer_ReadPressure+0x2a>
	}

	/* Request four bytes (1x status, 3x data) */
	uint8_t rxBuf[4];
	HAL_I2C_Master_Receive(bar->I2Chandle, MPRLS_I2C_ADDR, rxBuf, 4, MPRLS_I2C_TIMEOUT);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	f107 0208 	add.w	r2, r7, #8
 800139e:	2364      	movs	r3, #100	; 0x64
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2304      	movs	r3, #4
 80013a4:	2130      	movs	r1, #48	; 0x30
 80013a6:	f001 fd29 	bl	8002dfc <HAL_I2C_Master_Receive>

	/* Check status byte */
	if ((rxBuf[0] & MPRLS_STATUS_MATHSAT) || (rxBuf[0] & MPRLS_STATUS_FAILED)) {
 80013aa:	7a3b      	ldrb	r3, [r7, #8]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d104      	bne.n	80013be <MPRLSBarometer_ReadPressure+0x6e>
 80013b4:	7a3b      	ldrb	r3, [r7, #8]
 80013b6:	f003 0304 	and.w	r3, r3, #4
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MPRLSBarometer_ReadPressure+0x72>
		return 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	e03a      	b.n	8001438 <MPRLSBarometer_ReadPressure+0xe8>
	}

	/* Compute raw pressure reading */
	uint32_t pressureRaw = rxBuf[1];
 80013c2:	7a7b      	ldrb	r3, [r7, #9]
 80013c4:	617b      	str	r3, [r7, #20]
			 pressureRaw <<= 8;
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	617b      	str	r3, [r7, #20]
			 pressureRaw |= rxBuf[2];
 80013cc:	7abb      	ldrb	r3, [r7, #10]
 80013ce:	461a      	mov	r2, r3
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	617b      	str	r3, [r7, #20]
			 pressureRaw <<= 8;
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	617b      	str	r3, [r7, #20]
			 pressureRaw |= rxBuf[3];
 80013dc:	7afb      	ldrb	r3, [r7, #11]
 80013de:	461a      	mov	r2, r3
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	617b      	str	r3, [r7, #20]

	/* Convert to pressure reading in Pascal */
	float psi  = (pressureRaw - 0x19999A) * (MPRLS_PSI_MAX - MPRLS_PSI_MIN);
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	4613      	mov	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	009a      	lsls	r2, r3, #2
 80013f0:	4413      	add	r3, r2
 80013f2:	f1a3 7320 	sub.w	r3, r3, #41943040	; 0x2800000
 80013f6:	3b0a      	subs	r3, #10
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001400:	edc7 7a04 	vstr	s15, [r7, #16]
		  psi /= (float) (0xE66666 - 0x19999A);
 8001404:	ed97 7a04 	vldr	s14, [r7, #16]
 8001408:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8001440 <MPRLSBarometer_ReadPressure+0xf0>
 800140c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001410:	edc7 7a04 	vstr	s15, [r7, #16]
		  psi += MPRLS_PSI_MIN;
 8001414:	edd7 7a04 	vldr	s15, [r7, #16]
 8001418:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001444 <MPRLSBarometer_ReadPressure+0xf4>
 800141c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001420:	edc7 7a04 	vstr	s15, [r7, #16]

	bar->pressurePa = MPRLS_PSI_TO_PA * psi;
 8001424:	edd7 7a04 	vldr	s15, [r7, #16]
 8001428:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001448 <MPRLSBarometer_ReadPressure+0xf8>
 800142c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	edc3 7a05 	vstr	s15, [r3, #20]

	/* Success */
	return 1;
 8001436:	2301      	movs	r3, #1
}
 8001438:	4618      	mov	r0, r3
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	4b4ccccc 	.word	0x4b4ccccc
 8001444:	00000000 	.word	0x00000000
 8001448:	45d7760f 	.word	0x45d7760f

0800144c <TMP100_Init>:
#include "TMP100.h"

void TMP100_Init(TMP100 *tmp, I2C_HandleTypeDef *I2Chandle) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af02      	add	r7, sp, #8
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
	tmp->I2Chandle = I2Chandle;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	601a      	str	r2, [r3, #0]
	tmp->temp_C = 0.0f;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	605a      	str	r2, [r3, #4]

	/* Configure sensor */
	uint8_t txBuf[] = {TMP100_REG_CONF,  0x60};
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <TMP100_Init+0x3c>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(tmp->I2Chandle, TMP100_I2C_ADDR, txBuf, 2, TMP100_I2C_TIMEOUT);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6818      	ldr	r0, [r3, #0]
 800146e:	f107 020c 	add.w	r2, r7, #12
 8001472:	2364      	movs	r3, #100	; 0x64
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2302      	movs	r3, #2
 8001478:	219c      	movs	r1, #156	; 0x9c
 800147a:	f001 fbc1 	bl	8002c00 <HAL_I2C_Master_Transmit>
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	08008538 	.word	0x08008538

0800148c <UBloxGPS_Init>:
#include "UBLOX.h"

void UBloxGPS_Init(UBloxGPS *gps, UART_HandleTypeDef *uart, GPIO_TypeDef *rstPinBank, uint16_t rstPin, GPIO_TypeDef *ppsPinBank, uint16_t ppsPin, GPIO_TypeDef *lnaEnablePinBank, uint16_t lnaEnablePin) {
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
 8001498:	807b      	strh	r3, [r7, #2]
	gps->uart             = uart;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	68ba      	ldr	r2, [r7, #8]
 800149e:	601a      	str	r2, [r3, #0]
	gps->rstPinBank       = rstPinBank;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	605a      	str	r2, [r3, #4]
	gps->rstPin           = rstPin;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	887a      	ldrh	r2, [r7, #2]
 80014aa:	811a      	strh	r2, [r3, #8]
	gps->ppsPinBank       = ppsPinBank;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	60da      	str	r2, [r3, #12]
	gps->ppsPin           = ppsPin;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	8bba      	ldrh	r2, [r7, #28]
 80014b6:	821a      	strh	r2, [r3, #16]
	gps->lnaEnablePinBank = lnaEnablePinBank;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a3a      	ldr	r2, [r7, #32]
 80014bc:	615a      	str	r2, [r3, #20]
	gps->lnaEnablePin     = lnaEnablePin;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80014c2:	831a      	strh	r2, [r3, #24]

	gps->latitude    = 0.0f;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f04f 0200 	mov.w	r2, #0
 80014ca:	61da      	str	r2, [r3, #28]
	gps->longitude   = 0.0f;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	621a      	str	r2, [r3, #32]
	gps->altitude    = 0.0f;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	625a      	str	r2, [r3, #36]	; 0x24
	gps->course      = 0.0f;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28
	gps->groundSpeed = 0.0f;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	62da      	str	r2, [r3, #44]	; 0x2c

	gps->uartBufIndex  = 0;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	gps->uartBufLength = 0;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2200      	movs	r2, #0
 80014f8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
}
 80014fc:	bf00      	nop
 80014fe:	3714      	adds	r7, #20
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <UBloxGPS_Reset>:

void UBloxGPS_Reset(UBloxGPS *gps) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(gps->rstPinBank, gps->rstPin, GPIO_PIN_SET);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6858      	ldr	r0, [r3, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	891b      	ldrh	r3, [r3, #8]
 8001518:	2201      	movs	r2, #1
 800151a:	4619      	mov	r1, r3
 800151c:	f001 fa14 	bl	8002948 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gps->rstPinBank, gps->rstPin, GPIO_PIN_RESET);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6858      	ldr	r0, [r3, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	891b      	ldrh	r3, [r3, #8]
 8001528:	2200      	movs	r2, #0
 800152a:	4619      	mov	r1, r3
 800152c:	f001 fa0c 	bl	8002948 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001530:	2032      	movs	r0, #50	; 0x32
 8001532:	f000 ff31 	bl	8002398 <HAL_Delay>
	HAL_GPIO_WritePin(gps->rstPinBank, gps->rstPin, GPIO_PIN_SET);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6858      	ldr	r0, [r3, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	891b      	ldrh	r3, [r3, #8]
 800153e:	2201      	movs	r2, #1
 8001540:	4619      	mov	r1, r3
 8001542:	f001 fa01 	bl	8002948 <HAL_GPIO_WritePin>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4a07      	ldr	r2, [pc, #28]	; (800157c <vApplicationGetIdleTaskMemory+0x2c>)
 8001560:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	4a06      	ldr	r2, [pc, #24]	; (8001580 <vApplicationGetIdleTaskMemory+0x30>)
 8001566:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2280      	movs	r2, #128	; 0x80
 800156c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800156e:	bf00      	nop
 8001570:	3714      	adds	r7, #20
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	200001f8 	.word	0x200001f8
 8001580:	2000024c 	.word	0x2000024c

08001584 <printDebug>:
const uint32_t SAMPLE_TIME_GPSDBG_MS = 1000;
const uint32_t SAMPLE_TIME_DBG_MS = 250;
const uint32_t SAMPLE_TIME_LED_MS = 1000;

/* UART-to-USB debug output */
void printDebug(char *buf) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) buf, strlen(buf), HAL_MAX_DELAY);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7fe fe1f 	bl	80001d0 <strlen>
 8001592:	4603      	mov	r3, r0
 8001594:	b29a      	uxth	r2, r3
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	4806      	ldr	r0, [pc, #24]	; (80015b8 <printDebug+0x34>)
 800159e:	f003 fb1a 	bl	8004bd6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t *) "\n", 1, HAL_MAX_DELAY);
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	2201      	movs	r2, #1
 80015a8:	4904      	ldr	r1, [pc, #16]	; (80015bc <printDebug+0x38>)
 80015aa:	4803      	ldr	r0, [pc, #12]	; (80015b8 <printDebug+0x34>)
 80015ac:	f003 fb13 	bl	8004bd6 <HAL_UART_Transmit>
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	200042ec 	.word	0x200042ec
 80015bc:	0800853c 	.word	0x0800853c

080015c0 <main>:
	float fData[7];
	uint8_t uiData[28];
} SensorData;

int main(void)
{
 80015c0:	b5b0      	push	{r4, r5, r7, lr}
 80015c2:	b0a4      	sub	sp, #144	; 0x90
 80015c4:	af00      	add	r7, sp, #0
  HAL_Init();
 80015c6:	f000 fea5 	bl	8002314 <HAL_Init>

  SystemClock_Config();
 80015ca:	f000 f993 	bl	80018f4 <SystemClock_Config>

  MX_GPIO_Init();
 80015ce:	f000 fb03 	bl	8001bd8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80015d2:	f000 f9f9 	bl	80019c8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80015d6:	f000 fa25 	bl	8001a24 <MX_I2C2_Init>
  MX_I2C3_Init();
 80015da:	f000 fa51 	bl	8001a80 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 80015de:	f000 fa7d 	bl	8001adc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80015e2:	f000 faa5 	bl	8001b30 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80015e6:	f000 facd 	bl	8001b84 <MX_USART3_UART_Init>

  printDebug("NAVC started.\n");
 80015ea:	4835      	ldr	r0, [pc, #212]	; (80016c0 <main+0x100>)
 80015ec:	f7ff ffca 	bl	8001584 <printDebug>

  printDebug("Initialising sensors...\r\n");
 80015f0:	4834      	ldr	r0, [pc, #208]	; (80016c4 <main+0x104>)
 80015f2:	f7ff ffc7 	bl	8001584 <printDebug>
  initPeripherals();
 80015f6:	f000 f8e7 	bl	80017c8 <initPeripherals>

  osThreadDef(heartbeatLEDTask, heartbeatTask, osPriorityNormal, 0, 128);
 80015fa:	4b33      	ldr	r3, [pc, #204]	; (80016c8 <main+0x108>)
 80015fc:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8001600:	461d      	mov	r5, r3
 8001602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001606:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800160a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartbeatHandle = osThreadCreate(osThread(heartbeatLEDTask), NULL);
 800160e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001612:	2100      	movs	r1, #0
 8001614:	4618      	mov	r0, r3
 8001616:	f004 f826 	bl	8005666 <osThreadCreate>
 800161a:	4602      	mov	r2, r0
 800161c:	4b2b      	ldr	r3, [pc, #172]	; (80016cc <main+0x10c>)
 800161e:	601a      	str	r2, [r3, #0]

  /* Sensor tasks */
  osThreadDef(barometerReadTask, barometerReadTask, osPriorityNormal, 0, 128);
 8001620:	4b2b      	ldr	r3, [pc, #172]	; (80016d0 <main+0x110>)
 8001622:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001626:	461d      	mov	r5, r3
 8001628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001630:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  barometerReadHandle = osThreadCreate(osThread(barometerReadTask), NULL);
 8001634:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001638:	2100      	movs	r1, #0
 800163a:	4618      	mov	r0, r3
 800163c:	f004 f813 	bl	8005666 <osThreadCreate>
 8001640:	4602      	mov	r2, r0
 8001642:	4b24      	ldr	r3, [pc, #144]	; (80016d4 <main+0x114>)
 8001644:	601a      	str	r2, [r3, #0]

  osThreadDef(imuGyroReadTask, imuGyroReadTask, osPriorityNormal, 0, 128);
 8001646:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <main+0x118>)
 8001648:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800164c:	461d      	mov	r5, r3
 800164e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001652:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuGyroReadHandle = osThreadCreate(osThread(imuGyroReadTask), NULL);
 800165a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800165e:	2100      	movs	r1, #0
 8001660:	4618      	mov	r0, r3
 8001662:	f004 f800 	bl	8005666 <osThreadCreate>
 8001666:	4602      	mov	r2, r0
 8001668:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <main+0x11c>)
 800166a:	601a      	str	r2, [r3, #0]

  osThreadDef(imuAccReadTask, imuAccReadTask, osPriorityNormal, 0, 128);
 800166c:	4b1c      	ldr	r3, [pc, #112]	; (80016e0 <main+0x120>)
 800166e:	f107 0420 	add.w	r4, r7, #32
 8001672:	461d      	mov	r5, r3
 8001674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001678:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800167c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuAccReadHandle = osThreadCreate(osThread(imuAccReadTask), NULL);
 8001680:	f107 0320 	add.w	r3, r7, #32
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f003 ffed 	bl	8005666 <osThreadCreate>
 800168c:	4602      	mov	r2, r0
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <main+0x124>)
 8001690:	601a      	str	r2, [r3, #0]

  /* Serial debug output task */
  osThreadDef(debugSerialTask, debugSerialTask, osPriorityAboveNormal, 0, 2048);
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <main+0x128>)
 8001694:	1d3c      	adds	r4, r7, #4
 8001696:	461d      	mov	r5, r3
 8001698:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800169a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800169c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  debugSerialHandle = osThreadCreate(osThread(debugSerialTask), NULL);
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f003 ffdc 	bl	8005666 <osThreadCreate>
 80016ae:	4602      	mov	r2, r0
 80016b0:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <main+0x12c>)
 80016b2:	601a      	str	r2, [r3, #0]

  printDebug("Starting RTOS scheduler...\n");
 80016b4:	480e      	ldr	r0, [pc, #56]	; (80016f0 <main+0x130>)
 80016b6:	f7ff ff65 	bl	8001584 <printDebug>
  osKernelStart();
 80016ba:	f003 ffcd 	bl	8005658 <osKernelStart>
  
  while (1)
 80016be:	e7fe      	b.n	80016be <main+0xfe>
 80016c0:	08008540 	.word	0x08008540
 80016c4:	08008550 	.word	0x08008550
 80016c8:	0800859c 	.word	0x0800859c
 80016cc:	20004458 	.word	0x20004458
 80016d0:	080085cc 	.word	0x080085cc
 80016d4:	200042b8 	.word	0x200042b8
 80016d8:	080085f8 	.word	0x080085f8
 80016dc:	20004454 	.word	0x20004454
 80016e0:	08008624 	.word	0x08008624
 80016e4:	200042b4 	.word	0x200042b4
 80016e8:	08008650 	.word	0x08008650
 80016ec:	200042e8 	.word	0x200042e8
 80016f0:	0800856c 	.word	0x0800856c

080016f4 <heartbeatTask>:
  }

}

void heartbeatTask(void const * argument)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB, LEDA_Pin);
 80016fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001700:	4803      	ldr	r0, [pc, #12]	; (8001710 <heartbeatTask+0x1c>)
 8001702:	f001 f93a 	bl	800297a <HAL_GPIO_TogglePin>
    osDelay(1000);
 8001706:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800170a:	f003 fff8 	bl	80056fe <osDelay>
	HAL_GPIO_TogglePin(GPIOB, LEDA_Pin);
 800170e:	e7f5      	b.n	80016fc <heartbeatTask+0x8>
 8001710:	40020400 	.word	0x40020400

08001714 <barometerReadTask>:
  }

}

void barometerReadTask (void const *argument) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]

	for (;;) {
		MPRLSBarometer_ReadPressure(&bar);
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <barometerReadTask+0x20>)
 800171e:	f7ff fe17 	bl	8001350 <MPRLSBarometer_ReadPressure>
		SensorData.fData[0] = bar.pressurePa;
 8001722:	4b04      	ldr	r3, [pc, #16]	; (8001734 <barometerReadTask+0x20>)
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	4a04      	ldr	r2, [pc, #16]	; (8001738 <barometerReadTask+0x24>)
 8001728:	6013      	str	r3, [r2, #0]
		osDelay(10);
 800172a:	200a      	movs	r0, #10
 800172c:	f003 ffe7 	bl	80056fe <osDelay>
		MPRLSBarometer_ReadPressure(&bar);
 8001730:	e7f4      	b.n	800171c <barometerReadTask+0x8>
 8001732:	bf00      	nop
 8001734:	200044b8 	.word	0x200044b8
 8001738:	2000449c 	.word	0x2000449c

0800173c <imuGyroReadTask>:
	}

}

void imuGyroReadTask (void const *argument) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

	for (;;) {
		BMI088_ReadGyr(&imu);
 8001744:	4809      	ldr	r0, [pc, #36]	; (800176c <imuGyroReadTask+0x30>)
 8001746:	f7ff fcd7 	bl	80010f8 <BMI088_ReadGyr>
		SensorData.fData[1] = imu.gyr[0];
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <imuGyroReadTask+0x30>)
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	4a08      	ldr	r2, [pc, #32]	; (8001770 <imuGyroReadTask+0x34>)
 8001750:	6053      	str	r3, [r2, #4]
		SensorData.fData[2] = imu.gyr[1];
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <imuGyroReadTask+0x30>)
 8001754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001756:	4a06      	ldr	r2, [pc, #24]	; (8001770 <imuGyroReadTask+0x34>)
 8001758:	6093      	str	r3, [r2, #8]
		SensorData.fData[3] = imu.gyr[2];
 800175a:	4b04      	ldr	r3, [pc, #16]	; (800176c <imuGyroReadTask+0x30>)
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	4a04      	ldr	r2, [pc, #16]	; (8001770 <imuGyroReadTask+0x34>)
 8001760:	60d3      	str	r3, [r2, #12]
		osDelay(1);
 8001762:	2001      	movs	r0, #1
 8001764:	f003 ffcb 	bl	80056fe <osDelay>
		BMI088_ReadGyr(&imu);
 8001768:	e7ec      	b.n	8001744 <imuGyroReadTask+0x8>
 800176a:	bf00      	nop
 800176c:	200042bc 	.word	0x200042bc
 8001770:	2000449c 	.word	0x2000449c

08001774 <imuAccReadTask>:
	}

}

void imuAccReadTask (void const *argument) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

	for (;;) {
		BMI088_ReadAcc(&imu);
 800177c:	4809      	ldr	r0, [pc, #36]	; (80017a4 <imuAccReadTask+0x30>)
 800177e:	f7ff fc57 	bl	8001030 <BMI088_ReadAcc>
		SensorData.fData[4] = imu.acc[0];
 8001782:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <imuAccReadTask+0x30>)
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	4a08      	ldr	r2, [pc, #32]	; (80017a8 <imuAccReadTask+0x34>)
 8001788:	6113      	str	r3, [r2, #16]
		SensorData.fData[5] = imu.acc[1];
 800178a:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <imuAccReadTask+0x30>)
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	4a06      	ldr	r2, [pc, #24]	; (80017a8 <imuAccReadTask+0x34>)
 8001790:	6153      	str	r3, [r2, #20]
		SensorData.fData[6] = imu.acc[2];
 8001792:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <imuAccReadTask+0x30>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <imuAccReadTask+0x34>)
 8001798:	6193      	str	r3, [r2, #24]
		osDelay(5);
 800179a:	2005      	movs	r0, #5
 800179c:	f003 ffaf 	bl	80056fe <osDelay>
		BMI088_ReadAcc(&imu);
 80017a0:	e7ec      	b.n	800177c <imuAccReadTask+0x8>
 80017a2:	bf00      	nop
 80017a4:	200042bc 	.word	0x200042bc
 80017a8:	2000449c 	.word	0x2000449c

080017ac <debugSerialTask>:
	}

}

void debugSerialTask (void const *argument) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
	for (;;) {
		printDebug((char *) SensorData.uiData);
 80017b4:	4803      	ldr	r0, [pc, #12]	; (80017c4 <debugSerialTask+0x18>)
 80017b6:	f7ff fee5 	bl	8001584 <printDebug>
		osDelay(1000);
 80017ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017be:	f003 ff9e 	bl	80056fe <osDelay>
		printDebug((char *) SensorData.uiData);
 80017c2:	e7f7      	b.n	80017b4 <debugSerialTask+0x8>
 80017c4:	2000449c 	.word	0x2000449c

080017c8 <initPeripherals>:
	}
}

void initPeripherals() {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af04      	add	r7, sp, #16
	/* Initialise pressure sensor */
	uint8_t statBar = (MPRLSBarometer_Init(&bar, &hi2c1, BARNRST_GPIO_Port, BARNRST_Pin, INTBAR_GPIO_Port, INTBAR_Pin) == MPRLS_STATUS_POWERED);
 80017ce:	2301      	movs	r3, #1
 80017d0:	9301      	str	r3, [sp, #4]
 80017d2:	4b38      	ldr	r3, [pc, #224]	; (80018b4 <initPeripherals+0xec>)
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	2380      	movs	r3, #128	; 0x80
 80017d8:	4a37      	ldr	r2, [pc, #220]	; (80018b8 <initPeripherals+0xf0>)
 80017da:	4938      	ldr	r1, [pc, #224]	; (80018bc <initPeripherals+0xf4>)
 80017dc:	4838      	ldr	r0, [pc, #224]	; (80018c0 <initPeripherals+0xf8>)
 80017de:	f7ff fd57 	bl	8001290 <MPRLSBarometer_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b40      	cmp	r3, #64	; 0x40
 80017e6:	bf0c      	ite	eq
 80017e8:	2301      	moveq	r3, #1
 80017ea:	2300      	movne	r3, #0
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	71fb      	strb	r3, [r7, #7]
	if (statBar == 1) {
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d102      	bne.n	80017fc <initPeripherals+0x34>
	  printDebug("Barometer initialised.\r\n");
 80017f6:	4833      	ldr	r0, [pc, #204]	; (80018c4 <initPeripherals+0xfc>)
 80017f8:	f7ff fec4 	bl	8001584 <printDebug>
	}

	/* Initialise magnetometer */
	uint8_t statMag = IISMagnetometer_Init(&mag, &hi2c1, GPIOA, INTMAG_Pin);
 80017fc:	2340      	movs	r3, #64	; 0x40
 80017fe:	4a2e      	ldr	r2, [pc, #184]	; (80018b8 <initPeripherals+0xf0>)
 8001800:	492e      	ldr	r1, [pc, #184]	; (80018bc <initPeripherals+0xf4>)
 8001802:	4831      	ldr	r0, [pc, #196]	; (80018c8 <initPeripherals+0x100>)
 8001804:	f7ff fcdc 	bl	80011c0 <IISMagnetometer_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	71bb      	strb	r3, [r7, #6]
	if (statMag == 1) {
 800180c:	79bb      	ldrb	r3, [r7, #6]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d102      	bne.n	8001818 <initPeripherals+0x50>
	  printDebug("Magnetometer initialised.\r\n");
 8001812:	482e      	ldr	r0, [pc, #184]	; (80018cc <initPeripherals+0x104>)
 8001814:	f7ff feb6 	bl	8001584 <printDebug>
	}

	/* Initialise IMU */
	uint8_t statIMU = BMI088_Init(&imu, &hi2c1, GPIOA, INTACC_Pin, GPIOA, INTGYR_Pin);
 8001818:	2320      	movs	r3, #32
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <initPeripherals+0xf0>)
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	2310      	movs	r3, #16
 8001822:	4a25      	ldr	r2, [pc, #148]	; (80018b8 <initPeripherals+0xf0>)
 8001824:	4925      	ldr	r1, [pc, #148]	; (80018bc <initPeripherals+0xf4>)
 8001826:	482a      	ldr	r0, [pc, #168]	; (80018d0 <initPeripherals+0x108>)
 8001828:	f7ff faee 	bl	8000e08 <BMI088_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	717b      	strb	r3, [r7, #5]
	if (statIMU == 1) {
 8001830:	797b      	ldrb	r3, [r7, #5]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d102      	bne.n	800183c <initPeripherals+0x74>
	  printDebug("IMU initialised.\r\n");
 8001836:	4827      	ldr	r0, [pc, #156]	; (80018d4 <initPeripherals+0x10c>)
 8001838:	f7ff fea4 	bl	8001584 <printDebug>
	}

	/* Initialise temperature sensor */
	TMP100_Init(&tmp, &hi2c1);
 800183c:	491f      	ldr	r1, [pc, #124]	; (80018bc <initPeripherals+0xf4>)
 800183e:	4826      	ldr	r0, [pc, #152]	; (80018d8 <initPeripherals+0x110>)
 8001840:	f7ff fe04 	bl	800144c <TMP100_Init>
	printDebug("Temperature sensor initialised.\r\n");
 8001844:	4825      	ldr	r0, [pc, #148]	; (80018dc <initPeripherals+0x114>)
 8001846:	f7ff fe9d 	bl	8001584 <printDebug>

	/* Initialise GPS receiver */
	UBloxGPS_Init(&gps, &huart1, GPIOC, GPSNRST_Pin, GPIOC, GPSPPS_Pin, GPIOC, GPSLNAEN_Pin);
 800184a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184e:	9303      	str	r3, [sp, #12]
 8001850:	4b23      	ldr	r3, [pc, #140]	; (80018e0 <initPeripherals+0x118>)
 8001852:	9302      	str	r3, [sp, #8]
 8001854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001858:	9301      	str	r3, [sp, #4]
 800185a:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <initPeripherals+0x118>)
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001862:	4a1f      	ldr	r2, [pc, #124]	; (80018e0 <initPeripherals+0x118>)
 8001864:	491f      	ldr	r1, [pc, #124]	; (80018e4 <initPeripherals+0x11c>)
 8001866:	4820      	ldr	r0, [pc, #128]	; (80018e8 <initPeripherals+0x120>)
 8001868:	f7ff fe10 	bl	800148c <UBloxGPS_Init>
	UBloxGPS_Reset(&gps);
 800186c:	481e      	ldr	r0, [pc, #120]	; (80018e8 <initPeripherals+0x120>)
 800186e:	f7ff fe4b 	bl	8001508 <UBloxGPS_Reset>
	printDebug("GPS receiver initialised.\r\n");
 8001872:	481e      	ldr	r0, [pc, #120]	; (80018ec <initPeripherals+0x124>)
 8001874:	f7ff fe86 	bl	8001584 <printDebug>

	uint8_t status = statBar + statMag + statIMU;
 8001878:	79fa      	ldrb	r2, [r7, #7]
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	4413      	add	r3, r2
 800187e:	b2da      	uxtb	r2, r3
 8001880:	797b      	ldrb	r3, [r7, #5]
 8001882:	4413      	add	r3, r2
 8001884:	713b      	strb	r3, [r7, #4]
	if (status < 3) {
 8001886:	793b      	ldrb	r3, [r7, #4]
 8001888:	2b02      	cmp	r3, #2
 800188a:	d809      	bhi.n	80018a0 <initPeripherals+0xd8>
		printDebug("Error: at least one sensor could not be initialised!\r\n");
 800188c:	4818      	ldr	r0, [pc, #96]	; (80018f0 <initPeripherals+0x128>)
 800188e:	f7ff fe79 	bl	8001584 <printDebug>
		HAL_GPIO_WritePin(GPIOB, LEDB_Pin, GPIO_PIN_SET);
 8001892:	2201      	movs	r2, #1
 8001894:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001898:	4806      	ldr	r0, [pc, #24]	; (80018b4 <initPeripherals+0xec>)
 800189a:	f001 f855 	bl	8002948 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOB, LEDB_Pin, GPIO_PIN_RESET);
	}
}
 800189e:	e005      	b.n	80018ac <initPeripherals+0xe4>
		HAL_GPIO_WritePin(GPIOB, LEDB_Pin, GPIO_PIN_RESET);
 80018a0:	2200      	movs	r2, #0
 80018a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018a6:	4803      	ldr	r0, [pc, #12]	; (80018b4 <initPeripherals+0xec>)
 80018a8:	f001 f84e 	bl	8002948 <HAL_GPIO_WritePin>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40020400 	.word	0x40020400
 80018b8:	40020000 	.word	0x40020000
 80018bc:	2000432c 	.word	0x2000432c
 80018c0:	200044b8 	.word	0x200044b8
 80018c4:	0800866c 	.word	0x0800866c
 80018c8:	200044d4 	.word	0x200044d4
 80018cc:	08008688 	.word	0x08008688
 80018d0:	200042bc 	.word	0x200042bc
 80018d4:	080086a4 	.word	0x080086a4
 80018d8:	200041a4 	.word	0x200041a4
 80018dc:	080086b8 	.word	0x080086b8
 80018e0:	40020800 	.word	0x40020800
 80018e4:	20004414 	.word	0x20004414
 80018e8:	200041ac 	.word	0x200041ac
 80018ec:	080086dc 	.word	0x080086dc
 80018f0:	080086f8 	.word	0x080086f8

080018f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b094      	sub	sp, #80	; 0x50
 80018f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	2230      	movs	r2, #48	; 0x30
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f005 f8e9 	bl	8006ada <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	4b28      	ldr	r3, [pc, #160]	; (80019c0 <SystemClock_Config+0xcc>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	4a27      	ldr	r2, [pc, #156]	; (80019c0 <SystemClock_Config+0xcc>)
 8001922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001926:	6413      	str	r3, [r2, #64]	; 0x40
 8001928:	4b25      	ldr	r3, [pc, #148]	; (80019c0 <SystemClock_Config+0xcc>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001934:	2300      	movs	r3, #0
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <SystemClock_Config+0xd0>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a21      	ldr	r2, [pc, #132]	; (80019c4 <SystemClock_Config+0xd0>)
 800193e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	4b1f      	ldr	r3, [pc, #124]	; (80019c4 <SystemClock_Config+0xd0>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001950:	2301      	movs	r3, #1
 8001952:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001954:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195a:	2302      	movs	r3, #2
 800195c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800195e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001962:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001964:	2319      	movs	r3, #25
 8001966:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001968:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800196c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800196e:	2302      	movs	r3, #2
 8001970:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001972:	2304      	movs	r3, #4
 8001974:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001976:	f107 0320 	add.w	r3, r7, #32
 800197a:	4618      	mov	r0, r3
 800197c:	f002 fa64 	bl	8003e48 <HAL_RCC_OscConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001986:	f000 f9eb 	bl	8001d60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198a:	230f      	movs	r3, #15
 800198c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800198e:	2302      	movs	r3, #2
 8001990:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001996:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800199a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800199c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	2105      	movs	r1, #5
 80019a8:	4618      	mov	r0, r3
 80019aa:	f002 fc8f 	bl	80042cc <HAL_RCC_ClockConfig>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80019b4:	f000 f9d4 	bl	8001d60 <Error_Handler>
  }
}
 80019b8:	bf00      	nop
 80019ba:	3750      	adds	r7, #80	; 0x50
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40007000 	.word	0x40007000

080019c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019ce:	4a13      	ldr	r2, [pc, #76]	; (8001a1c <MX_I2C1_Init+0x54>)
 80019d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <MX_I2C1_Init+0x58>)
 80019d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ec:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019f8:	4b07      	ldr	r3, [pc, #28]	; (8001a18 <MX_I2C1_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019fe:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <MX_I2C1_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a04:	4804      	ldr	r0, [pc, #16]	; (8001a18 <MX_I2C1_Init+0x50>)
 8001a06:	f000 ffd3 	bl	80029b0 <HAL_I2C_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a10:	f000 f9a6 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	2000432c 	.word	0x2000432c
 8001a1c:	40005400 	.word	0x40005400
 8001a20:	000186a0 	.word	0x000186a0

08001a24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a2a:	4a13      	ldr	r2, [pc, #76]	; (8001a78 <MX_I2C2_Init+0x54>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a30:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <MX_I2C2_Init+0x58>)
 8001a32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a34:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a40:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a46:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a48:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a54:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a5a:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a60:	4804      	ldr	r0, [pc, #16]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a62:	f000 ffa5 	bl	80029b0 <HAL_I2C_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a6c:	f000 f978 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20004380 	.word	0x20004380
 8001a78:	40005800 	.word	0x40005800
 8001a7c:	000186a0 	.word	0x000186a0

08001a80 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001a86:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <MX_I2C3_Init+0x54>)
 8001a88:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001a8a:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001a8c:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <MX_I2C3_Init+0x58>)
 8001a8e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001a9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001aa2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aa4:	4b0a      	ldr	r3, [pc, #40]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab0:	4b07      	ldr	r3, [pc, #28]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001abc:	4804      	ldr	r0, [pc, #16]	; (8001ad0 <MX_I2C3_Init+0x50>)
 8001abe:	f000 ff77 	bl	80029b0 <HAL_I2C_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ac8:	f000 f94a 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20004260 	.word	0x20004260
 8001ad4:	40005c00 	.word	0x40005c00
 8001ad8:	000186a0 	.word	0x000186a0

08001adc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001ae2:	4a12      	ldr	r2, [pc, #72]	; (8001b2c <MX_USART1_UART_Init+0x50>)
 8001ae4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9800;
 8001ae6:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001ae8:	f242 6248 	movw	r2, #9800	; 0x2648
 8001aec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001b02:	220c      	movs	r2, #12
 8001b04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b12:	4805      	ldr	r0, [pc, #20]	; (8001b28 <MX_USART1_UART_Init+0x4c>)
 8001b14:	f003 f812 	bl	8004b3c <HAL_UART_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b1e:	f000 f91f 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20004414 	.word	0x20004414
 8001b2c:	40011000 	.word	0x40011000

08001b30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b36:	4a12      	ldr	r2, [pc, #72]	; (8001b80 <MX_USART2_UART_Init+0x50>)
 8001b38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b42:	4b0e      	ldr	r3, [pc, #56]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b48:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b54:	4b09      	ldr	r3, [pc, #36]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b56:	220c      	movs	r2, #12
 8001b58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5a:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_USART2_UART_Init+0x4c>)
 8001b68:	f002 ffe8 	bl	8004b3c <HAL_UART_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b72:	f000 f8f5 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2000445c 	.word	0x2000445c
 8001b80:	40004400 	.word	0x40004400

08001b84 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	; (8001bd4 <MX_USART3_UART_Init+0x50>)
 8001b8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001b90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ba8:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001baa:	220c      	movs	r2, #12
 8001bac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bae:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bba:	4805      	ldr	r0, [pc, #20]	; (8001bd0 <MX_USART3_UART_Init+0x4c>)
 8001bbc:	f002 ffbe 	bl	8004b3c <HAL_UART_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001bc6:	f000 f8cb 	bl	8001d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200042ec 	.word	0x200042ec
 8001bd4:	40004800 	.word	0x40004800

08001bd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08a      	sub	sp, #40	; 0x28
 8001bdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bde:	f107 0314 	add.w	r3, r7, #20
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
 8001bec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	4b4e      	ldr	r3, [pc, #312]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a4d      	ldr	r2, [pc, #308]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001bf8:	f043 0304 	orr.w	r3, r3, #4
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b4b      	ldr	r3, [pc, #300]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0304 	and.w	r3, r3, #4
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b47      	ldr	r3, [pc, #284]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a46      	ldr	r2, [pc, #280]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b44      	ldr	r3, [pc, #272]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	4b40      	ldr	r3, [pc, #256]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a3f      	ldr	r2, [pc, #252]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b3d      	ldr	r3, [pc, #244]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	4b39      	ldr	r3, [pc, #228]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	4a38      	ldr	r2, [pc, #224]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	6313      	str	r3, [r2, #48]	; 0x30
 8001c52:	4b36      	ldr	r3, [pc, #216]	; (8001d2c <MX_GPIO_Init+0x154>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPSNRST_Pin|FCCTXA_Pin|FCCTXB_Pin|FCCTXC_Pin 
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f244 01f0 	movw	r1, #16624	; 0x40f0
 8001c64:	4832      	ldr	r0, [pc, #200]	; (8001d30 <MX_GPIO_Init+0x158>)
 8001c66:	f000 fe6f 	bl	8002948 <HAL_GPIO_WritePin>
                          |FCCTXD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BARNRST_GPIO_Port, BARNRST_Pin, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2180      	movs	r1, #128	; 0x80
 8001c6e:	4831      	ldr	r0, [pc, #196]	; (8001d34 <MX_GPIO_Init+0x15c>)
 8001c70:	f000 fe6a 	bl	8002948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDA_Pin|LEDB_Pin|LEDC_Pin|LEDD_Pin, GPIO_PIN_RESET);
 8001c74:	2200      	movs	r2, #0
 8001c76:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001c7a:	482f      	ldr	r0, [pc, #188]	; (8001d38 <MX_GPIO_Init+0x160>)
 8001c7c:	f000 fe64 	bl	8002948 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPSLNAEN_Pin FCCRXA_Pin FCCRXB_Pin FCCRXC_Pin 
                           FCCRXD_Pin GPSPPS_Pin */
  GPIO_InitStruct.Pin = GPSLNAEN_Pin|FCCRXA_Pin|FCCRXB_Pin|FCCRXC_Pin 
 8001c80:	f243 030f 	movw	r3, #12303	; 0x300f
 8001c84:	617b      	str	r3, [r7, #20]
                          |FCCRXD_Pin|GPSPPS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4619      	mov	r1, r3
 8001c94:	4826      	ldr	r0, [pc, #152]	; (8001d30 <MX_GPIO_Init+0x158>)
 8001c96:	f000 fca5 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPSNRST_Pin FCCTXA_Pin FCCTXB_Pin FCCTXC_Pin 
                           FCCTXD_Pin */
  GPIO_InitStruct.Pin = GPSNRST_Pin|FCCTXA_Pin|FCCTXB_Pin|FCCTXC_Pin 
 8001c9a:	f244 03f0 	movw	r3, #16624	; 0x40f0
 8001c9e:	617b      	str	r3, [r7, #20]
                          |FCCTXD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cac:	f107 0314 	add.w	r3, r7, #20
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	481f      	ldr	r0, [pc, #124]	; (8001d30 <MX_GPIO_Init+0x158>)
 8001cb4:	f000 fc96 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTACC_Pin INTGYR_Pin INTMAG_Pin */
  GPIO_InitStruct.Pin = INTACC_Pin|INTGYR_Pin|INTMAG_Pin;
 8001cb8:	2370      	movs	r3, #112	; 0x70
 8001cba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	481a      	ldr	r0, [pc, #104]	; (8001d34 <MX_GPIO_Init+0x15c>)
 8001ccc:	f000 fc8a 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BARNRST_Pin */
  GPIO_InitStruct.Pin = BARNRST_Pin;
 8001cd0:	2380      	movs	r3, #128	; 0x80
 8001cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BARNRST_GPIO_Port, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4813      	ldr	r0, [pc, #76]	; (8001d34 <MX_GPIO_Init+0x15c>)
 8001ce8:	f000 fc7c 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTBAR_Pin */
  GPIO_InitStruct.Pin = INTBAR_Pin;
 8001cec:	2301      	movs	r3, #1
 8001cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTBAR_GPIO_Port, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480e      	ldr	r0, [pc, #56]	; (8001d38 <MX_GPIO_Init+0x160>)
 8001d00:	f000 fc70 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDA_Pin LEDB_Pin LEDC_Pin LEDD_Pin */
  GPIO_InitStruct.Pin = LEDA_Pin|LEDB_Pin|LEDC_Pin|LEDD_Pin;
 8001d04:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001d08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4806      	ldr	r0, [pc, #24]	; (8001d38 <MX_GPIO_Init+0x160>)
 8001d1e:	f000 fc61 	bl	80025e4 <HAL_GPIO_Init>

}
 8001d22:	bf00      	nop
 8001d24:	3728      	adds	r7, #40	; 0x28
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020800 	.word	0x40020800
 8001d34:	40020000 	.word	0x40020000
 8001d38:	40020400 	.word	0x40020400

08001d3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a04      	ldr	r2, [pc, #16]	; (8001d5c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d101      	bne.n	8001d52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d4e:	f000 fb03 	bl	8002358 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40010000 	.word	0x40010000

08001d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
	...

08001d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_MspInit+0x54>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	4a11      	ldr	r2, [pc, #68]	; (8001dc4 <HAL_MspInit+0x54>)
 8001d80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d84:	6453      	str	r3, [r2, #68]	; 0x44
 8001d86:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <HAL_MspInit+0x54>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	603b      	str	r3, [r7, #0]
 8001d96:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <HAL_MspInit+0x54>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	; (8001dc4 <HAL_MspInit+0x54>)
 8001d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da0:	6413      	str	r3, [r2, #64]	; 0x40
 8001da2:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <HAL_MspInit+0x54>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001daa:	603b      	str	r3, [r7, #0]
 8001dac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dae:	2200      	movs	r2, #0
 8001db0:	210f      	movs	r1, #15
 8001db2:	f06f 0001 	mvn.w	r0, #1
 8001db6:	f000 fbc9 	bl	800254c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800

08001dc8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08e      	sub	sp, #56	; 0x38
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a5c      	ldr	r2, [pc, #368]	; (8001f58 <HAL_I2C_MspInit+0x190>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d12d      	bne.n	8001e46 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	623b      	str	r3, [r7, #32]
 8001dee:	4b5b      	ldr	r3, [pc, #364]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	4a5a      	ldr	r2, [pc, #360]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001df4:	f043 0302 	orr.w	r3, r3, #2
 8001df8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfa:	4b58      	ldr	r3, [pc, #352]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	623b      	str	r3, [r7, #32]
 8001e04:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e06:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e0c:	2312      	movs	r3, #18
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e10:	2301      	movs	r3, #1
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e14:	2303      	movs	r3, #3
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e18:	2304      	movs	r3, #4
 8001e1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e20:	4619      	mov	r1, r3
 8001e22:	484f      	ldr	r0, [pc, #316]	; (8001f60 <HAL_I2C_MspInit+0x198>)
 8001e24:	f000 fbde 	bl	80025e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
 8001e2c:	4b4b      	ldr	r3, [pc, #300]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	4a4a      	ldr	r2, [pc, #296]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e36:	6413      	str	r3, [r2, #64]	; 0x40
 8001e38:	4b48      	ldr	r3, [pc, #288]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e40:	61fb      	str	r3, [r7, #28]
 8001e42:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001e44:	e083      	b.n	8001f4e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a46      	ldr	r2, [pc, #280]	; (8001f64 <HAL_I2C_MspInit+0x19c>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d12d      	bne.n	8001eac <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e50:	2300      	movs	r3, #0
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	4b41      	ldr	r3, [pc, #260]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e58:	4a40      	ldr	r2, [pc, #256]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e5a:	f043 0302 	orr.w	r3, r3, #2
 8001e5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e60:	4b3e      	ldr	r3, [pc, #248]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	61bb      	str	r3, [r7, #24]
 8001e6a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e6c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e72:	2312      	movs	r3, #18
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e76:	2301      	movs	r3, #1
 8001e78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e7e:	2304      	movs	r3, #4
 8001e80:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e86:	4619      	mov	r1, r3
 8001e88:	4835      	ldr	r0, [pc, #212]	; (8001f60 <HAL_I2C_MspInit+0x198>)
 8001e8a:	f000 fbab 	bl	80025e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	4b32      	ldr	r3, [pc, #200]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a31      	ldr	r2, [pc, #196]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001e98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b2f      	ldr	r3, [pc, #188]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697b      	ldr	r3, [r7, #20]
}
 8001eaa:	e050      	b.n	8001f4e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a2d      	ldr	r2, [pc, #180]	; (8001f68 <HAL_I2C_MspInit+0x1a0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d14b      	bne.n	8001f4e <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b28      	ldr	r3, [pc, #160]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a27      	ldr	r2, [pc, #156]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b25      	ldr	r3, [pc, #148]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	4b21      	ldr	r3, [pc, #132]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a20      	ldr	r2, [pc, #128]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001eee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef4:	2312      	movs	r3, #18
 8001ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efc:	2303      	movs	r3, #3
 8001efe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f00:	2304      	movs	r3, #4
 8001f02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4818      	ldr	r0, [pc, #96]	; (8001f6c <HAL_I2C_MspInit+0x1a4>)
 8001f0c:	f000 fb6a 	bl	80025e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f16:	2312      	movs	r3, #18
 8001f18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f22:	2304      	movs	r3, #4
 8001f24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4810      	ldr	r0, [pc, #64]	; (8001f70 <HAL_I2C_MspInit+0x1a8>)
 8001f2e:	f000 fb59 	bl	80025e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	4a08      	ldr	r2, [pc, #32]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001f3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f40:	6413      	str	r3, [r2, #64]	; 0x40
 8001f42:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <HAL_I2C_MspInit+0x194>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
}
 8001f4e:	bf00      	nop
 8001f50:	3738      	adds	r7, #56	; 0x38
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40005400 	.word	0x40005400
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020400 	.word	0x40020400
 8001f64:	40005800 	.word	0x40005800
 8001f68:	40005c00 	.word	0x40005c00
 8001f6c:	40020800 	.word	0x40020800
 8001f70:	40020000 	.word	0x40020000

08001f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08e      	sub	sp, #56	; 0x38
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a4f      	ldr	r2, [pc, #316]	; (80020d0 <HAL_UART_MspInit+0x15c>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d134      	bne.n	8002000 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	623b      	str	r3, [r7, #32]
 8001f9a:	4b4e      	ldr	r3, [pc, #312]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	4a4d      	ldr	r2, [pc, #308]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8001fa0:	f043 0310 	orr.w	r3, r3, #16
 8001fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa6:	4b4b      	ldr	r3, [pc, #300]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	623b      	str	r3, [r7, #32]
 8001fb0:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
 8001fb6:	4b47      	ldr	r3, [pc, #284]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a46      	ldr	r2, [pc, #280]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8001fbc:	f043 0302 	orr.w	r3, r3, #2
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b44      	ldr	r3, [pc, #272]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	61fb      	str	r3, [r7, #28]
 8001fcc:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fce:	23c0      	movs	r3, #192	; 0xc0
 8001fd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fde:	2307      	movs	r3, #7
 8001fe0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	483b      	ldr	r0, [pc, #236]	; (80020d8 <HAL_UART_MspInit+0x164>)
 8001fea:	f000 fafb 	bl	80025e4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	2025      	movs	r0, #37	; 0x25
 8001ff4:	f000 faaa 	bl	800254c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ff8:	2025      	movs	r0, #37	; 0x25
 8001ffa:	f000 fac3 	bl	8002584 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ffe:	e063      	b.n	80020c8 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART2)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a35      	ldr	r2, [pc, #212]	; (80020dc <HAL_UART_MspInit+0x168>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d12c      	bne.n	8002064 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	61bb      	str	r3, [r7, #24]
 800200e:	4b31      	ldr	r3, [pc, #196]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	4a30      	ldr	r2, [pc, #192]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002018:	6413      	str	r3, [r2, #64]	; 0x40
 800201a:	4b2e      	ldr	r3, [pc, #184]	; (80020d4 <HAL_UART_MspInit+0x160>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002022:	61bb      	str	r3, [r7, #24]
 8002024:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	4b2a      	ldr	r3, [pc, #168]	; (80020d4 <HAL_UART_MspInit+0x160>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	4a29      	ldr	r2, [pc, #164]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	6313      	str	r3, [r2, #48]	; 0x30
 8002036:	4b27      	ldr	r3, [pc, #156]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	617b      	str	r3, [r7, #20]
 8002040:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002042:	230c      	movs	r3, #12
 8002044:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002046:	2302      	movs	r3, #2
 8002048:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800204a:	2301      	movs	r3, #1
 800204c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204e:	2303      	movs	r3, #3
 8002050:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002052:	2307      	movs	r3, #7
 8002054:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	4820      	ldr	r0, [pc, #128]	; (80020e0 <HAL_UART_MspInit+0x16c>)
 800205e:	f000 fac1 	bl	80025e4 <HAL_GPIO_Init>
}
 8002062:	e031      	b.n	80020c8 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART3)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a1e      	ldr	r2, [pc, #120]	; (80020e4 <HAL_UART_MspInit+0x170>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d12c      	bne.n	80020c8 <HAL_UART_MspInit+0x154>
    __HAL_RCC_USART3_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	4b18      	ldr	r3, [pc, #96]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002076:	4a17      	ldr	r2, [pc, #92]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800207c:	6413      	str	r3, [r2, #64]	; 0x40
 800207e:	4b15      	ldr	r3, [pc, #84]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002086:	613b      	str	r3, [r7, #16]
 8002088:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	4a10      	ldr	r2, [pc, #64]	; (80020d4 <HAL_UART_MspInit+0x160>)
 8002094:	f043 0304 	orr.w	r3, r3, #4
 8002098:	6313      	str	r3, [r2, #48]	; 0x30
 800209a:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <HAL_UART_MspInit+0x160>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	f003 0304 	and.w	r3, r3, #4
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80020a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020b0:	2301      	movs	r3, #1
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b4:	2303      	movs	r3, #3
 80020b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020b8:	2307      	movs	r3, #7
 80020ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020c0:	4619      	mov	r1, r3
 80020c2:	4809      	ldr	r0, [pc, #36]	; (80020e8 <HAL_UART_MspInit+0x174>)
 80020c4:	f000 fa8e 	bl	80025e4 <HAL_GPIO_Init>
}
 80020c8:	bf00      	nop
 80020ca:	3738      	adds	r7, #56	; 0x38
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40011000 	.word	0x40011000
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40020400 	.word	0x40020400
 80020dc:	40004400 	.word	0x40004400
 80020e0:	40020000 	.word	0x40020000
 80020e4:	40004800 	.word	0x40004800
 80020e8:	40020800 	.word	0x40020800

080020ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08c      	sub	sp, #48	; 0x30
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80020fc:	2200      	movs	r2, #0
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	2019      	movs	r0, #25
 8002102:	f000 fa23 	bl	800254c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8002106:	2019      	movs	r0, #25
 8002108:	f000 fa3c 	bl	8002584 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <HAL_InitTick+0xa4>)
 8002112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002114:	4a1e      	ldr	r2, [pc, #120]	; (8002190 <HAL_InitTick+0xa4>)
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	6453      	str	r3, [r2, #68]	; 0x44
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <HAL_InitTick+0xa4>)
 800211e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002128:	f107 0210 	add.w	r2, r7, #16
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	4611      	mov	r1, r2
 8002132:	4618      	mov	r0, r3
 8002134:	f002 fa92 	bl	800465c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002138:	f002 fa7c 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 800213c:	4603      	mov	r3, r0
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002144:	4a13      	ldr	r2, [pc, #76]	; (8002194 <HAL_InitTick+0xa8>)
 8002146:	fba2 2303 	umull	r2, r3, r2, r3
 800214a:	0c9b      	lsrs	r3, r3, #18
 800214c:	3b01      	subs	r3, #1
 800214e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002150:	4b11      	ldr	r3, [pc, #68]	; (8002198 <HAL_InitTick+0xac>)
 8002152:	4a12      	ldr	r2, [pc, #72]	; (800219c <HAL_InitTick+0xb0>)
 8002154:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002156:	4b10      	ldr	r3, [pc, #64]	; (8002198 <HAL_InitTick+0xac>)
 8002158:	f240 32e7 	movw	r2, #999	; 0x3e7
 800215c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800215e:	4a0e      	ldr	r2, [pc, #56]	; (8002198 <HAL_InitTick+0xac>)
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002164:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <HAL_InitTick+0xac>)
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216a:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_InitTick+0xac>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002170:	4809      	ldr	r0, [pc, #36]	; (8002198 <HAL_InitTick+0xac>)
 8002172:	f002 faa5 	bl	80046c0 <HAL_TIM_Base_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d104      	bne.n	8002186 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800217c:	4806      	ldr	r0, [pc, #24]	; (8002198 <HAL_InitTick+0xac>)
 800217e:	f002 fad4 	bl	800472a <HAL_TIM_Base_Start_IT>
 8002182:	4603      	mov	r3, r0
 8002184:	e000      	b.n	8002188 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	3730      	adds	r7, #48	; 0x30
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40023800 	.word	0x40023800
 8002194:	431bde83 	.word	0x431bde83
 8002198:	200044f0 	.word	0x200044f0
 800219c:	40010000 	.word	0x40010000

080021a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <HardFault_Handler+0x4>

080021b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <MemManage_Handler+0x4>

080021ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021be:	e7fe      	b.n	80021be <BusFault_Handler+0x4>

080021c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c4:	e7fe      	b.n	80021c4 <UsageFault_Handler+0x4>

080021c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021d8:	4802      	ldr	r0, [pc, #8]	; (80021e4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021da:	f002 faca 	bl	8004772 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	200044f0 	.word	0x200044f0

080021e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021ec:	4802      	ldr	r0, [pc, #8]	; (80021f8 <USART1_IRQHandler+0x10>)
 80021ee:	f002 fd8b 	bl	8004d08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20004414 	.word	0x20004414

080021fc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002204:	4b11      	ldr	r3, [pc, #68]	; (800224c <_sbrk+0x50>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d102      	bne.n	8002212 <_sbrk+0x16>
		heap_end = &end;
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <_sbrk+0x50>)
 800220e:	4a10      	ldr	r2, [pc, #64]	; (8002250 <_sbrk+0x54>)
 8002210:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <_sbrk+0x50>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002218:	4b0c      	ldr	r3, [pc, #48]	; (800224c <_sbrk+0x50>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4413      	add	r3, r2
 8002220:	466a      	mov	r2, sp
 8002222:	4293      	cmp	r3, r2
 8002224:	d907      	bls.n	8002236 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002226:	f004 fc23 	bl	8006a70 <__errno>
 800222a:	4602      	mov	r2, r0
 800222c:	230c      	movs	r3, #12
 800222e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002230:	f04f 33ff 	mov.w	r3, #4294967295
 8002234:	e006      	b.n	8002244 <_sbrk+0x48>
	}

	heap_end += incr;
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <_sbrk+0x50>)
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	4a03      	ldr	r2, [pc, #12]	; (800224c <_sbrk+0x50>)
 8002240:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002242:	68fb      	ldr	r3, [r7, #12]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	2000044c 	.word	0x2000044c
 8002250:	20004538 	.word	0x20004538

08002254 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002258:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <SystemInit+0x60>)
 800225a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225e:	4a15      	ldr	r2, [pc, #84]	; (80022b4 <SystemInit+0x60>)
 8002260:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002264:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002268:	4b13      	ldr	r3, [pc, #76]	; (80022b8 <SystemInit+0x64>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <SystemInit+0x64>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002274:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <SystemInit+0x64>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800227a:	4b0f      	ldr	r3, [pc, #60]	; (80022b8 <SystemInit+0x64>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a0e      	ldr	r2, [pc, #56]	; (80022b8 <SystemInit+0x64>)
 8002280:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002284:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002288:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800228a:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <SystemInit+0x64>)
 800228c:	4a0b      	ldr	r2, [pc, #44]	; (80022bc <SystemInit+0x68>)
 800228e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002290:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <SystemInit+0x64>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a08      	ldr	r2, [pc, #32]	; (80022b8 <SystemInit+0x64>)
 8002296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800229a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800229c:	4b06      	ldr	r3, [pc, #24]	; (80022b8 <SystemInit+0x64>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022a2:	4b04      	ldr	r3, [pc, #16]	; (80022b4 <SystemInit+0x60>)
 80022a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80022a8:	609a      	str	r2, [r3, #8]
#endif
}
 80022aa:	bf00      	nop
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	e000ed00 	.word	0xe000ed00
 80022b8:	40023800 	.word	0x40023800
 80022bc:	24003010 	.word	0x24003010

080022c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80022c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80022c6:	e003      	b.n	80022d0 <LoopCopyDataInit>

080022c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80022c8:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80022ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80022cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80022ce:	3104      	adds	r1, #4

080022d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022d0:	480b      	ldr	r0, [pc, #44]	; (8002300 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022d2:	4b0c      	ldr	r3, [pc, #48]	; (8002304 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022d8:	d3f6      	bcc.n	80022c8 <CopyDataInit>
  ldr  r2, =_sbss
 80022da:	4a0b      	ldr	r2, [pc, #44]	; (8002308 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80022dc:	e002      	b.n	80022e4 <LoopFillZerobss>

080022de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80022de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80022e0:	f842 3b04 	str.w	r3, [r2], #4

080022e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022e8:	d3f9      	bcc.n	80022de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022ea:	f7ff ffb3 	bl	8002254 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022ee:	f004 fbc5 	bl	8006a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022f2:	f7ff f965 	bl	80015c0 <main>
  bx  lr    
 80022f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022f8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80022fc:	08008990 	.word	0x08008990
  ldr  r0, =_sdata
 8002300:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002304:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8002308:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 800230c:	20004538 	.word	0x20004538

08002310 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002310:	e7fe      	b.n	8002310 <ADC_IRQHandler>
	...

08002314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002318:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <HAL_Init+0x40>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0d      	ldr	r2, [pc, #52]	; (8002354 <HAL_Init+0x40>)
 800231e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002322:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_Init+0x40>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a0a      	ldr	r2, [pc, #40]	; (8002354 <HAL_Init+0x40>)
 800232a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800232e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <HAL_Init+0x40>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a07      	ldr	r2, [pc, #28]	; (8002354 <HAL_Init+0x40>)
 8002336:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800233a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800233c:	2003      	movs	r0, #3
 800233e:	f000 f8fa 	bl	8002536 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002342:	2000      	movs	r0, #0
 8002344:	f7ff fed2 	bl	80020ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002348:	f7ff fd12 	bl	8001d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023c00 	.word	0x40023c00

08002358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800235c:	4b06      	ldr	r3, [pc, #24]	; (8002378 <HAL_IncTick+0x20>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	461a      	mov	r2, r3
 8002362:	4b06      	ldr	r3, [pc, #24]	; (800237c <HAL_IncTick+0x24>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4413      	add	r3, r2
 8002368:	4a04      	ldr	r2, [pc, #16]	; (800237c <HAL_IncTick+0x24>)
 800236a:	6013      	str	r3, [r2, #0]
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	20000004 	.word	0x20000004
 800237c:	20004530 	.word	0x20004530

08002380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return uwTick;
 8002384:	4b03      	ldr	r3, [pc, #12]	; (8002394 <HAL_GetTick+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20004530 	.word	0x20004530

08002398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023a0:	f7ff ffee 	bl	8002380 <HAL_GetTick>
 80023a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b0:	d005      	beq.n	80023be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <HAL_Delay+0x40>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	461a      	mov	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	4413      	add	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023be:	bf00      	nop
 80023c0:	f7ff ffde 	bl	8002380 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d8f7      	bhi.n	80023c0 <HAL_Delay+0x28>
  {
  }
}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	20000004 	.word	0x20000004

080023dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023f8:	4013      	ands	r3, r2
 80023fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002404:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800240c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800240e:	4a04      	ldr	r2, [pc, #16]	; (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	60d3      	str	r3, [r2, #12]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002428:	4b04      	ldr	r3, [pc, #16]	; (800243c <__NVIC_GetPriorityGrouping+0x18>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	0a1b      	lsrs	r3, r3, #8
 800242e:	f003 0307 	and.w	r3, r3, #7
}
 8002432:	4618      	mov	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	2b00      	cmp	r3, #0
 8002450:	db0b      	blt.n	800246a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	f003 021f 	and.w	r2, r3, #31
 8002458:	4907      	ldr	r1, [pc, #28]	; (8002478 <__NVIC_EnableIRQ+0x38>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	095b      	lsrs	r3, r3, #5
 8002460:	2001      	movs	r0, #1
 8002462:	fa00 f202 	lsl.w	r2, r0, r2
 8002466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000e100 	.word	0xe000e100

0800247c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	db0a      	blt.n	80024a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	b2da      	uxtb	r2, r3
 8002494:	490c      	ldr	r1, [pc, #48]	; (80024c8 <__NVIC_SetPriority+0x4c>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	0112      	lsls	r2, r2, #4
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	440b      	add	r3, r1
 80024a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a4:	e00a      	b.n	80024bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4908      	ldr	r1, [pc, #32]	; (80024cc <__NVIC_SetPriority+0x50>)
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	3b04      	subs	r3, #4
 80024b4:	0112      	lsls	r2, r2, #4
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	440b      	add	r3, r1
 80024ba:	761a      	strb	r2, [r3, #24]
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000e100 	.word	0xe000e100
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b089      	sub	sp, #36	; 0x24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f1c3 0307 	rsb	r3, r3, #7
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	bf28      	it	cs
 80024ee:	2304      	movcs	r3, #4
 80024f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3304      	adds	r3, #4
 80024f6:	2b06      	cmp	r3, #6
 80024f8:	d902      	bls.n	8002500 <NVIC_EncodePriority+0x30>
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3b03      	subs	r3, #3
 80024fe:	e000      	b.n	8002502 <NVIC_EncodePriority+0x32>
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002504:	f04f 32ff 	mov.w	r2, #4294967295
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43da      	mvns	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	401a      	ands	r2, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002518:	f04f 31ff 	mov.w	r1, #4294967295
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	43d9      	mvns	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	4313      	orrs	r3, r2
         );
}
 800252a:	4618      	mov	r0, r3
 800252c:	3724      	adds	r7, #36	; 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7ff ff4c 	bl	80023dc <__NVIC_SetPriorityGrouping>
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
 8002558:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800255e:	f7ff ff61 	bl	8002424 <__NVIC_GetPriorityGrouping>
 8002562:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	68b9      	ldr	r1, [r7, #8]
 8002568:	6978      	ldr	r0, [r7, #20]
 800256a:	f7ff ffb1 	bl	80024d0 <NVIC_EncodePriority>
 800256e:	4602      	mov	r2, r0
 8002570:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff ff80 	bl	800247c <__NVIC_SetPriority>
}
 800257c:	bf00      	nop
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff ff54 	bl	8002440 <__NVIC_EnableIRQ>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d004      	beq.n	80025be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2280      	movs	r2, #128	; 0x80
 80025b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00c      	b.n	80025d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2205      	movs	r2, #5
 80025c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 0201 	bic.w	r2, r2, #1
 80025d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	; 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	e16b      	b.n	80028d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002600:	2201      	movs	r2, #1
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	429a      	cmp	r2, r3
 800261a:	f040 815a 	bne.w	80028d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b02      	cmp	r3, #2
 8002624:	d003      	beq.n	800262e <HAL_GPIO_Init+0x4a>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b12      	cmp	r3, #18
 800262c:	d123      	bne.n	8002676 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	08da      	lsrs	r2, r3, #3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3208      	adds	r2, #8
 8002636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	f003 0307 	and.w	r3, r3, #7
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	220f      	movs	r2, #15
 8002646:	fa02 f303 	lsl.w	r3, r2, r3
 800264a:	43db      	mvns	r3, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4013      	ands	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	691a      	ldr	r2, [r3, #16]
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	f003 0307 	and.w	r3, r3, #7
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	4313      	orrs	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	08da      	lsrs	r2, r3, #3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	3208      	adds	r2, #8
 8002670:	69b9      	ldr	r1, [r7, #24]
 8002672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	2203      	movs	r2, #3
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43db      	mvns	r3, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4013      	ands	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0203 	and.w	r2, r3, #3
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d00b      	beq.n	80026ca <HAL_GPIO_Init+0xe6>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d007      	beq.n	80026ca <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026be:	2b11      	cmp	r3, #17
 80026c0:	d003      	beq.n	80026ca <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b12      	cmp	r3, #18
 80026c8:	d130      	bne.n	800272c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	2203      	movs	r2, #3
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4013      	ands	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002700:	2201      	movs	r2, #1
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4013      	ands	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	f003 0201 	and.w	r2, r3, #1
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4313      	orrs	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	2203      	movs	r2, #3
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4013      	ands	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 80b4 	beq.w	80028d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <HAL_GPIO_Init+0x308>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a5e      	ldr	r2, [pc, #376]	; (80028ec <HAL_GPIO_Init+0x308>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b5c      	ldr	r3, [pc, #368]	; (80028ec <HAL_GPIO_Init+0x308>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002786:	4a5a      	ldr	r2, [pc, #360]	; (80028f0 <HAL_GPIO_Init+0x30c>)
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	3302      	adds	r3, #2
 800278e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	220f      	movs	r2, #15
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4013      	ands	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a51      	ldr	r2, [pc, #324]	; (80028f4 <HAL_GPIO_Init+0x310>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d02b      	beq.n	800280a <HAL_GPIO_Init+0x226>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a50      	ldr	r2, [pc, #320]	; (80028f8 <HAL_GPIO_Init+0x314>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d025      	beq.n	8002806 <HAL_GPIO_Init+0x222>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a4f      	ldr	r2, [pc, #316]	; (80028fc <HAL_GPIO_Init+0x318>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d01f      	beq.n	8002802 <HAL_GPIO_Init+0x21e>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4e      	ldr	r2, [pc, #312]	; (8002900 <HAL_GPIO_Init+0x31c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d019      	beq.n	80027fe <HAL_GPIO_Init+0x21a>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4d      	ldr	r2, [pc, #308]	; (8002904 <HAL_GPIO_Init+0x320>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d013      	beq.n	80027fa <HAL_GPIO_Init+0x216>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4c      	ldr	r2, [pc, #304]	; (8002908 <HAL_GPIO_Init+0x324>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d00d      	beq.n	80027f6 <HAL_GPIO_Init+0x212>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4b      	ldr	r2, [pc, #300]	; (800290c <HAL_GPIO_Init+0x328>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d007      	beq.n	80027f2 <HAL_GPIO_Init+0x20e>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a4a      	ldr	r2, [pc, #296]	; (8002910 <HAL_GPIO_Init+0x32c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d101      	bne.n	80027ee <HAL_GPIO_Init+0x20a>
 80027ea:	2307      	movs	r3, #7
 80027ec:	e00e      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027ee:	2308      	movs	r3, #8
 80027f0:	e00c      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027f2:	2306      	movs	r3, #6
 80027f4:	e00a      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027f6:	2305      	movs	r3, #5
 80027f8:	e008      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027fa:	2304      	movs	r3, #4
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x228>
 80027fe:	2303      	movs	r3, #3
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x228>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x228>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x228>
 800280a:	2300      	movs	r3, #0
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	f002 0203 	and.w	r2, r2, #3
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800281c:	4934      	ldr	r1, [pc, #208]	; (80028f0 <HAL_GPIO_Init+0x30c>)
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800282a:	4b3a      	ldr	r3, [pc, #232]	; (8002914 <HAL_GPIO_Init+0x330>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800284e:	4a31      	ldr	r2, [pc, #196]	; (8002914 <HAL_GPIO_Init+0x330>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002854:	4b2f      	ldr	r3, [pc, #188]	; (8002914 <HAL_GPIO_Init+0x330>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002878:	4a26      	ldr	r2, [pc, #152]	; (8002914 <HAL_GPIO_Init+0x330>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287e:	4b25      	ldr	r3, [pc, #148]	; (8002914 <HAL_GPIO_Init+0x330>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028a2:	4a1c      	ldr	r2, [pc, #112]	; (8002914 <HAL_GPIO_Init+0x330>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a8:	4b1a      	ldr	r3, [pc, #104]	; (8002914 <HAL_GPIO_Init+0x330>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028cc:	4a11      	ldr	r2, [pc, #68]	; (8002914 <HAL_GPIO_Init+0x330>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3301      	adds	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b0f      	cmp	r3, #15
 80028dc:	f67f ae90 	bls.w	8002600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028e0:	bf00      	nop
 80028e2:	3724      	adds	r7, #36	; 0x24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40013800 	.word	0x40013800
 80028f4:	40020000 	.word	0x40020000
 80028f8:	40020400 	.word	0x40020400
 80028fc:	40020800 	.word	0x40020800
 8002900:	40020c00 	.word	0x40020c00
 8002904:	40021000 	.word	0x40021000
 8002908:	40021400 	.word	0x40021400
 800290c:	40021800 	.word	0x40021800
 8002910:	40021c00 	.word	0x40021c00
 8002914:	40013c00 	.word	0x40013c00

08002918 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	460b      	mov	r3, r1
 8002922:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691a      	ldr	r2, [r3, #16]
 8002928:	887b      	ldrh	r3, [r7, #2]
 800292a:	4013      	ands	r3, r2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d002      	beq.n	8002936 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
 8002934:	e001      	b.n	800293a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002936:	2300      	movs	r3, #0
 8002938:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800293a:	7bfb      	ldrb	r3, [r7, #15]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	807b      	strh	r3, [r7, #2]
 8002954:	4613      	mov	r3, r2
 8002956:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002958:	787b      	ldrb	r3, [r7, #1]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800295e:	887a      	ldrh	r2, [r7, #2]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002964:	e003      	b.n	800296e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002966:	887b      	ldrh	r3, [r7, #2]
 8002968:	041a      	lsls	r2, r3, #16
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	619a      	str	r2, [r3, #24]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	460b      	mov	r3, r1
 8002984:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695a      	ldr	r2, [r3, #20]
 800298a:	887b      	ldrh	r3, [r7, #2]
 800298c:	401a      	ands	r2, r3
 800298e:	887b      	ldrh	r3, [r7, #2]
 8002990:	429a      	cmp	r2, r3
 8002992:	d104      	bne.n	800299e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002994:	887b      	ldrh	r3, [r7, #2]
 8002996:	041a      	lsls	r2, r3, #16
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800299c:	e002      	b.n	80029a4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800299e:	887a      	ldrh	r2, [r7, #2]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	619a      	str	r2, [r3, #24]
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e10f      	b.n	8002be2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d106      	bne.n	80029dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff f9f6 	bl	8001dc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2224      	movs	r2, #36	; 0x24
 80029e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0201 	bic.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029f4:	f001 fe0a 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 80029f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	4a7b      	ldr	r2, [pc, #492]	; (8002bec <HAL_I2C_Init+0x23c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d807      	bhi.n	8002a14 <HAL_I2C_Init+0x64>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4a7a      	ldr	r2, [pc, #488]	; (8002bf0 <HAL_I2C_Init+0x240>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	bf94      	ite	ls
 8002a0c:	2301      	movls	r3, #1
 8002a0e:	2300      	movhi	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	e006      	b.n	8002a22 <HAL_I2C_Init+0x72>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4a77      	ldr	r2, [pc, #476]	; (8002bf4 <HAL_I2C_Init+0x244>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	bf94      	ite	ls
 8002a1c:	2301      	movls	r3, #1
 8002a1e:	2300      	movhi	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e0db      	b.n	8002be2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4a72      	ldr	r2, [pc, #456]	; (8002bf8 <HAL_I2C_Init+0x248>)
 8002a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a32:	0c9b      	lsrs	r3, r3, #18
 8002a34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68ba      	ldr	r2, [r7, #8]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6a1b      	ldr	r3, [r3, #32]
 8002a50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	4a64      	ldr	r2, [pc, #400]	; (8002bec <HAL_I2C_Init+0x23c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d802      	bhi.n	8002a64 <HAL_I2C_Init+0xb4>
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	3301      	adds	r3, #1
 8002a62:	e009      	b.n	8002a78 <HAL_I2C_Init+0xc8>
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	4a63      	ldr	r2, [pc, #396]	; (8002bfc <HAL_I2C_Init+0x24c>)
 8002a70:	fba2 2303 	umull	r2, r3, r2, r3
 8002a74:	099b      	lsrs	r3, r3, #6
 8002a76:	3301      	adds	r3, #1
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	6812      	ldr	r2, [r2, #0]
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	4956      	ldr	r1, [pc, #344]	; (8002bec <HAL_I2C_Init+0x23c>)
 8002a94:	428b      	cmp	r3, r1
 8002a96:	d80d      	bhi.n	8002ab4 <HAL_I2C_Init+0x104>
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	1e59      	subs	r1, r3, #1
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	bf38      	it	cc
 8002ab0:	2304      	movcc	r3, #4
 8002ab2:	e04f      	b.n	8002b54 <HAL_I2C_Init+0x1a4>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d111      	bne.n	8002ae0 <HAL_I2C_Init+0x130>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	1e58      	subs	r0, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6859      	ldr	r1, [r3, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	440b      	add	r3, r1
 8002aca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf0c      	ite	eq
 8002ad8:	2301      	moveq	r3, #1
 8002ada:	2300      	movne	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	e012      	b.n	8002b06 <HAL_I2C_Init+0x156>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1e58      	subs	r0, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6859      	ldr	r1, [r3, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	0099      	lsls	r1, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af6:	3301      	adds	r3, #1
 8002af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_I2C_Init+0x15e>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e022      	b.n	8002b54 <HAL_I2C_Init+0x1a4>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10e      	bne.n	8002b34 <HAL_I2C_Init+0x184>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1e58      	subs	r0, r3, #1
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6859      	ldr	r1, [r3, #4]
 8002b1e:	460b      	mov	r3, r1
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	440b      	add	r3, r1
 8002b24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b28:	3301      	adds	r3, #1
 8002b2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b32:	e00f      	b.n	8002b54 <HAL_I2C_Init+0x1a4>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1e58      	subs	r0, r3, #1
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	0099      	lsls	r1, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	6809      	ldr	r1, [r1, #0]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69da      	ldr	r2, [r3, #28]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6911      	ldr	r1, [r2, #16]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	68d2      	ldr	r2, [r2, #12]
 8002b8e:	4311      	orrs	r1, r2
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6812      	ldr	r2, [r2, #0]
 8002b94:	430b      	orrs	r3, r1
 8002b96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695a      	ldr	r2, [r3, #20]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0201 	orr.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	000186a0 	.word	0x000186a0
 8002bf0:	001e847f 	.word	0x001e847f
 8002bf4:	003d08ff 	.word	0x003d08ff
 8002bf8:	431bde83 	.word	0x431bde83
 8002bfc:	10624dd3 	.word	0x10624dd3

08002c00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b088      	sub	sp, #32
 8002c04:	af02      	add	r7, sp, #8
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	817b      	strh	r3, [r7, #10]
 8002c10:	4613      	mov	r3, r2
 8002c12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c14:	f7ff fbb4 	bl	8002380 <HAL_GetTick>
 8002c18:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b20      	cmp	r3, #32
 8002c24:	f040 80e0 	bne.w	8002de8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	2319      	movs	r3, #25
 8002c2e:	2201      	movs	r2, #1
 8002c30:	4970      	ldr	r1, [pc, #448]	; (8002df4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 ff2a 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	e0d3      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_I2C_Master_Transmit+0x50>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e0cc      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d007      	beq.n	8002c76 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f042 0201 	orr.w	r2, r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2221      	movs	r2, #33	; 0x21
 8002c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2210      	movs	r2, #16
 8002c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	893a      	ldrh	r2, [r7, #8]
 8002ca6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cac:	b29a      	uxth	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4a50      	ldr	r2, [pc, #320]	; (8002df8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cb8:	8979      	ldrh	r1, [r7, #10]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	6a3a      	ldr	r2, [r7, #32]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fce8 	bl	8003694 <I2C_MasterRequestWrite>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e08d      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	613b      	str	r3, [r7, #16]
 8002ce2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ce4:	e066      	b.n	8002db4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	6a39      	ldr	r1, [r7, #32]
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f000 ffa4 	bl	8003c38 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00d      	beq.n	8002d12 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d107      	bne.n	8002d0e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e06b      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	781a      	ldrb	r2, [r3, #0]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d22:	1c5a      	adds	r2, r3, #1
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d11b      	bne.n	8002d88 <HAL_I2C_Master_Transmit+0x188>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d017      	beq.n	8002d88 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5c:	781a      	ldrb	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	1c5a      	adds	r2, r3, #1
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	6a39      	ldr	r1, [r7, #32]
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 ff94 	bl	8003cba <I2C_WaitOnBTFFlagUntilTimeout>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00d      	beq.n	8002db4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d107      	bne.n	8002db0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e01a      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d194      	bne.n	8002ce6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e000      	b.n	8002dea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
  }
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	00100002 	.word	0x00100002
 8002df8:	ffff0000 	.word	0xffff0000

08002dfc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08c      	sub	sp, #48	; 0x30
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	607a      	str	r2, [r7, #4]
 8002e06:	461a      	mov	r2, r3
 8002e08:	460b      	mov	r3, r1
 8002e0a:	817b      	strh	r3, [r7, #10]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e10:	f7ff fab6 	bl	8002380 <HAL_GetTick>
 8002e14:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b20      	cmp	r3, #32
 8002e20:	f040 820b 	bne.w	800323a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	2319      	movs	r3, #25
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	497c      	ldr	r1, [pc, #496]	; (8003020 <HAL_I2C_Master_Receive+0x224>)
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 fe2c 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	e1fe      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d101      	bne.n	8002e4c <HAL_I2C_Master_Receive+0x50>
 8002e48:	2302      	movs	r3, #2
 8002e4a:	e1f7      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d007      	beq.n	8002e72 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f042 0201 	orr.w	r2, r2, #1
 8002e70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e80:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2222      	movs	r2, #34	; 0x22
 8002e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2210      	movs	r2, #16
 8002e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	893a      	ldrh	r2, [r7, #8]
 8002ea2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	4a5c      	ldr	r2, [pc, #368]	; (8003024 <HAL_I2C_Master_Receive+0x228>)
 8002eb2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002eb4:	8979      	ldrh	r1, [r7, #10]
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 fc60 	bl	8003780 <I2C_MasterRequestRead>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e1b8      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d113      	bne.n	8002efa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	623b      	str	r3, [r7, #32]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	623b      	str	r3, [r7, #32]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	623b      	str	r3, [r7, #32]
 8002ee6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	e18c      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d11b      	bne.n	8002f3a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f12:	2300      	movs	r3, #0
 8002f14:	61fb      	str	r3, [r7, #28]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	61fb      	str	r3, [r7, #28]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	61fb      	str	r3, [r7, #28]
 8002f26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	e16c      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d11b      	bne.n	8002f7a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f62:	2300      	movs	r3, #0
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	695b      	ldr	r3, [r3, #20]
 8002f6c:	61bb      	str	r3, [r7, #24]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	61bb      	str	r3, [r7, #24]
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	e14c      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	617b      	str	r3, [r7, #20]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002fa0:	e138      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa6:	2b03      	cmp	r3, #3
 8002fa8:	f200 80f1 	bhi.w	800318e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d123      	bne.n	8002ffc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f000 febf 	bl	8003d3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e139      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	691a      	ldr	r2, [r3, #16]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ffa:	e10b      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003000:	2b02      	cmp	r3, #2
 8003002:	d14e      	bne.n	80030a2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300a:	2200      	movs	r2, #0
 800300c:	4906      	ldr	r1, [pc, #24]	; (8003028 <HAL_I2C_Master_Receive+0x22c>)
 800300e:	68f8      	ldr	r0, [r7, #12]
 8003010:	f000 fd3c 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d008      	beq.n	800302c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e10e      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
 800301e:	bf00      	nop
 8003020:	00100002 	.word	0x00100002
 8003024:	ffff0000 	.word	0xffff0000
 8003028:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800303a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	691a      	ldr	r2, [r3, #16]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003064:	b29b      	uxth	r3, r3
 8003066:	3b01      	subs	r3, #1
 8003068:	b29a      	uxth	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	691a      	ldr	r2, [r3, #16]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003080:	1c5a      	adds	r2, r3, #1
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800308a:	3b01      	subs	r3, #1
 800308c:	b29a      	uxth	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003096:	b29b      	uxth	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030a0:	e0b8      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a8:	2200      	movs	r2, #0
 80030aa:	4966      	ldr	r1, [pc, #408]	; (8003244 <HAL_I2C_Master_Receive+0x448>)
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 fced 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e0bf      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	691a      	ldr	r2, [r3, #16]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003104:	2200      	movs	r2, #0
 8003106:	494f      	ldr	r1, [pc, #316]	; (8003244 <HAL_I2C_Master_Receive+0x448>)
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 fcbf 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e091      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691a      	ldr	r2, [r3, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800318c:	e042      	b.n	8003214 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003190:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 fdd2 	bl	8003d3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e04c      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	691a      	ldr	r2, [r3, #16]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ac:	b2d2      	uxtb	r2, r2
 80031ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031be:	3b01      	subs	r3, #1
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f003 0304 	and.w	r3, r3, #4
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d118      	bne.n	8003214 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	b2d2      	uxtb	r2, r2
 80031ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	1c5a      	adds	r2, r3, #1
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003218:	2b00      	cmp	r3, #0
 800321a:	f47f aec2 	bne.w	8002fa2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003236:	2300      	movs	r3, #0
 8003238:	e000      	b.n	800323c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800323a:	2302      	movs	r3, #2
  }
}
 800323c:	4618      	mov	r0, r3
 800323e:	3728      	adds	r7, #40	; 0x28
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	00010004 	.word	0x00010004

08003248 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08c      	sub	sp, #48	; 0x30
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	4608      	mov	r0, r1
 8003252:	4611      	mov	r1, r2
 8003254:	461a      	mov	r2, r3
 8003256:	4603      	mov	r3, r0
 8003258:	817b      	strh	r3, [r7, #10]
 800325a:	460b      	mov	r3, r1
 800325c:	813b      	strh	r3, [r7, #8]
 800325e:	4613      	mov	r3, r2
 8003260:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003262:	f7ff f88d 	bl	8002380 <HAL_GetTick>
 8003266:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b20      	cmp	r3, #32
 8003272:	f040 8208 	bne.w	8003686 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	2319      	movs	r3, #25
 800327c:	2201      	movs	r2, #1
 800327e:	497b      	ldr	r1, [pc, #492]	; (800346c <HAL_I2C_Mem_Read+0x224>)
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fc03 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800328c:	2302      	movs	r3, #2
 800328e:	e1fb      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_I2C_Mem_Read+0x56>
 800329a:	2302      	movs	r3, #2
 800329c:	e1f4      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d007      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2222      	movs	r2, #34	; 0x22
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2240      	movs	r2, #64	; 0x40
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80032f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a5b      	ldr	r2, [pc, #364]	; (8003470 <HAL_I2C_Mem_Read+0x228>)
 8003304:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003306:	88f8      	ldrh	r0, [r7, #6]
 8003308:	893a      	ldrh	r2, [r7, #8]
 800330a:	8979      	ldrh	r1, [r7, #10]
 800330c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	4603      	mov	r3, r0
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 fae8 	bl	80038ec <I2C_RequestMemoryRead>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e1b0      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332a:	2b00      	cmp	r3, #0
 800332c:	d113      	bne.n	8003356 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332e:	2300      	movs	r3, #0
 8003330:	623b      	str	r3, [r7, #32]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	623b      	str	r3, [r7, #32]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	623b      	str	r3, [r7, #32]
 8003342:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	e184      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335a:	2b01      	cmp	r3, #1
 800335c:	d11b      	bne.n	8003396 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800336c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	61fb      	str	r3, [r7, #28]
 8003382:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	e164      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	2b02      	cmp	r3, #2
 800339c:	d11b      	bne.n	80033d6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033be:	2300      	movs	r3, #0
 80033c0:	61bb      	str	r3, [r7, #24]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	e144      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	617b      	str	r3, [r7, #20]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80033ec:	e138      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	f200 80f1 	bhi.w	80035da <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d123      	bne.n	8003448 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003402:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 fc99 	bl	8003d3c <I2C_WaitOnRXNEFlagUntilTimeout>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e139      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691a      	ldr	r2, [r3, #16]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	b2d2      	uxtb	r2, r2
 8003420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343c:	b29b      	uxth	r3, r3
 800343e:	3b01      	subs	r3, #1
 8003440:	b29a      	uxth	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003446:	e10b      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344c:	2b02      	cmp	r3, #2
 800344e:	d14e      	bne.n	80034ee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003456:	2200      	movs	r2, #0
 8003458:	4906      	ldr	r1, [pc, #24]	; (8003474 <HAL_I2C_Mem_Read+0x22c>)
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 fb16 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d008      	beq.n	8003478 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e10e      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
 800346a:	bf00      	nop
 800346c:	00100002 	.word	0x00100002
 8003470:	ffff0000 	.word	0xffff0000
 8003474:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691a      	ldr	r2, [r3, #16]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034ec:	e0b8      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f4:	2200      	movs	r2, #0
 80034f6:	4966      	ldr	r1, [pc, #408]	; (8003690 <HAL_I2C_Mem_Read+0x448>)
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 fac7 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0bf      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003516:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003534:	3b01      	subs	r3, #1
 8003536:	b29a      	uxth	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b01      	subs	r3, #1
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003550:	2200      	movs	r2, #0
 8003552:	494f      	ldr	r1, [pc, #316]	; (8003690 <HAL_I2C_Mem_Read+0x448>)
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fa99 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e091      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003572:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359c:	b29b      	uxth	r3, r3
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035d8:	e042      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 fbac 	bl	8003d3c <I2C_WaitOnRXNEFlagUntilTimeout>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e04c      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	b2d2      	uxtb	r2, r2
 80035fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800360a:	3b01      	subs	r3, #1
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003616:	b29b      	uxth	r3, r3
 8003618:	3b01      	subs	r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b04      	cmp	r3, #4
 800362c:	d118      	bne.n	8003660 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003664:	2b00      	cmp	r3, #0
 8003666:	f47f aec2 	bne.w	80033ee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2220      	movs	r2, #32
 800366e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	e000      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003686:	2302      	movs	r3, #2
  }
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	; 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	00010004 	.word	0x00010004

08003694 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af02      	add	r7, sp, #8
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	607a      	str	r2, [r7, #4]
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	460b      	mov	r3, r1
 80036a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b08      	cmp	r3, #8
 80036ae:	d006      	beq.n	80036be <I2C_MasterRequestWrite+0x2a>
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d003      	beq.n	80036be <I2C_MasterRequestWrite+0x2a>
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036bc:	d108      	bne.n	80036d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	e00b      	b.n	80036e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d4:	2b12      	cmp	r3, #18
 80036d6:	d107      	bne.n	80036e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f9c9 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e035      	b.n	8003770 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800370c:	d108      	bne.n	8003720 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800370e:	897b      	ldrh	r3, [r7, #10]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	461a      	mov	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800371c:	611a      	str	r2, [r3, #16]
 800371e:	e01b      	b.n	8003758 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003720:	897b      	ldrh	r3, [r7, #10]
 8003722:	11db      	asrs	r3, r3, #7
 8003724:	b2db      	uxtb	r3, r3
 8003726:	f003 0306 	and.w	r3, r3, #6
 800372a:	b2db      	uxtb	r3, r3
 800372c:	f063 030f 	orn	r3, r3, #15
 8003730:	b2da      	uxtb	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	490e      	ldr	r1, [pc, #56]	; (8003778 <I2C_MasterRequestWrite+0xe4>)
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f000 f9fb 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e010      	b.n	8003770 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800374e:	897b      	ldrh	r3, [r7, #10]
 8003750:	b2da      	uxtb	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	4907      	ldr	r1, [pc, #28]	; (800377c <I2C_MasterRequestWrite+0xe8>)
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f000 f9eb 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e000      	b.n	8003770 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	00010008 	.word	0x00010008
 800377c:	00010002 	.word	0x00010002

08003780 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af02      	add	r7, sp, #8
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	603b      	str	r3, [r7, #0]
 800378c:	460b      	mov	r3, r1
 800378e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d006      	beq.n	80037ba <I2C_MasterRequestRead+0x3a>
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d003      	beq.n	80037ba <I2C_MasterRequestRead+0x3a>
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037b8:	d108      	bne.n	80037cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	e00b      	b.n	80037e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d0:	2b11      	cmp	r3, #17
 80037d2:	d107      	bne.n	80037e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 f94b 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e06d      	b.n	80038dc <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003808:	d108      	bne.n	800381c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800380a:	897b      	ldrh	r3, [r7, #10]
 800380c:	b2db      	uxtb	r3, r3
 800380e:	f043 0301 	orr.w	r3, r3, #1
 8003812:	b2da      	uxtb	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	611a      	str	r2, [r3, #16]
 800381a:	e053      	b.n	80038c4 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800381c:	897b      	ldrh	r3, [r7, #10]
 800381e:	11db      	asrs	r3, r3, #7
 8003820:	b2db      	uxtb	r3, r3
 8003822:	f003 0306 	and.w	r3, r3, #6
 8003826:	b2db      	uxtb	r3, r3
 8003828:	f063 030f 	orn	r3, r3, #15
 800382c:	b2da      	uxtb	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	492a      	ldr	r1, [pc, #168]	; (80038e4 <I2C_MasterRequestRead+0x164>)
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f000 f97d 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e048      	b.n	80038dc <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800384a:	897b      	ldrh	r3, [r7, #10]
 800384c:	b2da      	uxtb	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	4923      	ldr	r1, [pc, #140]	; (80038e8 <I2C_MasterRequestRead+0x168>)
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f96d 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e038      	b.n	80038dc <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386a:	2300      	movs	r3, #0
 800386c:	613b      	str	r3, [r7, #16]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	613b      	str	r3, [r7, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800388e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f8f5 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e017      	b.n	80038dc <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80038ac:	897b      	ldrh	r3, [r7, #10]
 80038ae:	11db      	asrs	r3, r3, #7
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f003 0306 	and.w	r3, r3, #6
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	f063 030e 	orn	r3, r3, #14
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	4907      	ldr	r1, [pc, #28]	; (80038e8 <I2C_MasterRequestRead+0x168>)
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 f935 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	00010008 	.word	0x00010008
 80038e8:	00010002 	.word	0x00010002

080038ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b088      	sub	sp, #32
 80038f0:	af02      	add	r7, sp, #8
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	4608      	mov	r0, r1
 80038f6:	4611      	mov	r1, r2
 80038f8:	461a      	mov	r2, r3
 80038fa:	4603      	mov	r3, r0
 80038fc:	817b      	strh	r3, [r7, #10]
 80038fe:	460b      	mov	r3, r1
 8003900:	813b      	strh	r3, [r7, #8]
 8003902:	4613      	mov	r3, r2
 8003904:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003914:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003924:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	6a3b      	ldr	r3, [r7, #32]
 800392c:	2200      	movs	r2, #0
 800392e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f8aa 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e09e      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003942:	897b      	ldrh	r3, [r7, #10]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	461a      	mov	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003950:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003954:	6a3a      	ldr	r2, [r7, #32]
 8003956:	494c      	ldr	r1, [pc, #304]	; (8003a88 <I2C_RequestMemoryRead+0x19c>)
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 f8ee 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e08b      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800397e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003980:	6a39      	ldr	r1, [r7, #32]
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f958 	bl	8003c38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00d      	beq.n	80039aa <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	2b04      	cmp	r3, #4
 8003994:	d107      	bne.n	80039a6 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e06a      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039aa:	88fb      	ldrh	r3, [r7, #6]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d105      	bne.n	80039bc <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039b0:	893b      	ldrh	r3, [r7, #8]
 80039b2:	b2da      	uxtb	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	611a      	str	r2, [r3, #16]
 80039ba:	e021      	b.n	8003a00 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039bc:	893b      	ldrh	r3, [r7, #8]
 80039be:	0a1b      	lsrs	r3, r3, #8
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039cc:	6a39      	ldr	r1, [r7, #32]
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 f932 	bl	8003c38 <I2C_WaitOnTXEFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00d      	beq.n	80039f6 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d107      	bne.n	80039f2 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e044      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039f6:	893b      	ldrh	r3, [r7, #8]
 80039f8:	b2da      	uxtb	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a02:	6a39      	ldr	r1, [r7, #32]
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f917 	bl	8003c38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00d      	beq.n	8003a2c <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	2b04      	cmp	r3, #4
 8003a16:	d107      	bne.n	8003a28 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a26:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e029      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a3a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3e:	9300      	str	r3, [sp, #0]
 8003a40:	6a3b      	ldr	r3, [r7, #32]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 f81f 	bl	8003a8c <I2C_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e013      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a58:	897b      	ldrh	r3, [r7, #10]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	f043 0301 	orr.w	r3, r3, #1
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	6a3a      	ldr	r2, [r7, #32]
 8003a6c:	4906      	ldr	r1, [pc, #24]	; (8003a88 <I2C_RequestMemoryRead+0x19c>)
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 f863 	bl	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	00010002 	.word	0x00010002

08003a8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	603b      	str	r3, [r7, #0]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a9c:	e025      	b.n	8003aea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa4:	d021      	beq.n	8003aea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aa6:	f7fe fc6b 	bl	8002380 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d302      	bcc.n	8003abc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d116      	bne.n	8003aea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad6:	f043 0220 	orr.w	r2, r3, #32
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e023      	b.n	8003b32 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	0c1b      	lsrs	r3, r3, #16
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d10d      	bne.n	8003b10 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	43da      	mvns	r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	4013      	ands	r3, r2
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	bf0c      	ite	eq
 8003b06:	2301      	moveq	r3, #1
 8003b08:	2300      	movne	r3, #0
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	e00c      	b.n	8003b2a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	43da      	mvns	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	bf0c      	ite	eq
 8003b22:	2301      	moveq	r3, #1
 8003b24:	2300      	movne	r3, #0
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	461a      	mov	r2, r3
 8003b2a:	79fb      	ldrb	r3, [r7, #7]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d0b6      	beq.n	8003a9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b084      	sub	sp, #16
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	60f8      	str	r0, [r7, #12]
 8003b42:	60b9      	str	r1, [r7, #8]
 8003b44:	607a      	str	r2, [r7, #4]
 8003b46:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b48:	e051      	b.n	8003bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b58:	d123      	bne.n	8003ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b68:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b72:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	f043 0204 	orr.w	r2, r3, #4
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e046      	b.n	8003c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d021      	beq.n	8003bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003baa:	f7fe fbe9 	bl	8002380 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d302      	bcc.n	8003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d116      	bne.n	8003bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	f043 0220 	orr.w	r2, r3, #32
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e020      	b.n	8003c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	0c1b      	lsrs	r3, r3, #16
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d10c      	bne.n	8003c12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	43da      	mvns	r2, r3
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	4013      	ands	r3, r2
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	bf14      	ite	ne
 8003c0a:	2301      	movne	r3, #1
 8003c0c:	2300      	moveq	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	e00b      	b.n	8003c2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	43da      	mvns	r2, r3
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	bf14      	ite	ne
 8003c24:	2301      	movne	r3, #1
 8003c26:	2300      	moveq	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d18d      	bne.n	8003b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c44:	e02d      	b.n	8003ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f000 f8ce 	bl	8003de8 <I2C_IsAcknowledgeFailed>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e02d      	b.n	8003cb2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5c:	d021      	beq.n	8003ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fe fb8f 	bl	8002380 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d116      	bne.n	8003ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f043 0220 	orr.w	r2, r3, #32
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e007      	b.n	8003cb2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cac:	2b80      	cmp	r3, #128	; 0x80
 8003cae:	d1ca      	bne.n	8003c46 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	60f8      	str	r0, [r7, #12]
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cc6:	e02d      	b.n	8003d24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f88d 	bl	8003de8 <I2C_IsAcknowledgeFailed>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e02d      	b.n	8003d34 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cde:	d021      	beq.n	8003d24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce0:	f7fe fb4e 	bl	8002380 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d302      	bcc.n	8003cf6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d116      	bne.n	8003d24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d10:	f043 0220 	orr.w	r2, r3, #32
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e007      	b.n	8003d34 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d1ca      	bne.n	8003cc8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d48:	e042      	b.n	8003dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b10      	cmp	r3, #16
 8003d56:	d119      	bne.n	8003d8c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0210 	mvn.w	r2, #16
 8003d60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e029      	b.n	8003de0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d8c:	f7fe faf8 	bl	8002380 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d302      	bcc.n	8003da2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d116      	bne.n	8003dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbc:	f043 0220 	orr.w	r2, r3, #32
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e007      	b.n	8003de0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dda:	2b40      	cmp	r3, #64	; 0x40
 8003ddc:	d1b5      	bne.n	8003d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dfe:	d11b      	bne.n	8003e38 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e08:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e24:	f043 0204 	orr.w	r2, r3, #4
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
	...

08003e48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e22d      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d075      	beq.n	8003f52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e66:	4ba3      	ldr	r3, [pc, #652]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d00c      	beq.n	8003e8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e72:	4ba0      	ldr	r3, [pc, #640]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d112      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e7e:	4b9d      	ldr	r3, [pc, #628]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e8a:	d10b      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e8c:	4b99      	ldr	r3, [pc, #612]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d05b      	beq.n	8003f50 <HAL_RCC_OscConfig+0x108>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d157      	bne.n	8003f50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e208      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eac:	d106      	bne.n	8003ebc <HAL_RCC_OscConfig+0x74>
 8003eae:	4b91      	ldr	r3, [pc, #580]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a90      	ldr	r2, [pc, #576]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	e01d      	b.n	8003ef8 <HAL_RCC_OscConfig+0xb0>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ec4:	d10c      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x98>
 8003ec6:	4b8b      	ldr	r3, [pc, #556]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a8a      	ldr	r2, [pc, #552]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ecc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	4b88      	ldr	r3, [pc, #544]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a87      	ldr	r2, [pc, #540]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	e00b      	b.n	8003ef8 <HAL_RCC_OscConfig+0xb0>
 8003ee0:	4b84      	ldr	r3, [pc, #528]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a83      	ldr	r2, [pc, #524]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ee6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	4b81      	ldr	r3, [pc, #516]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a80      	ldr	r2, [pc, #512]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ef2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ef6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d013      	beq.n	8003f28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f00:	f7fe fa3e 	bl	8002380 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f08:	f7fe fa3a 	bl	8002380 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b64      	cmp	r3, #100	; 0x64
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e1cd      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1a:	4b76      	ldr	r3, [pc, #472]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0xc0>
 8003f26:	e014      	b.n	8003f52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f28:	f7fe fa2a 	bl	8002380 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f30:	f7fe fa26 	bl	8002380 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b64      	cmp	r3, #100	; 0x64
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e1b9      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f42:	4b6c      	ldr	r3, [pc, #432]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0xe8>
 8003f4e:	e000      	b.n	8003f52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d063      	beq.n	8004026 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f5e:	4b65      	ldr	r3, [pc, #404]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 030c 	and.w	r3, r3, #12
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00b      	beq.n	8003f82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f6a:	4b62      	ldr	r3, [pc, #392]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d11c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f76:	4b5f      	ldr	r3, [pc, #380]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d116      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f82:	4b5c      	ldr	r3, [pc, #368]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <HAL_RCC_OscConfig+0x152>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d001      	beq.n	8003f9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e18d      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f9a:	4b56      	ldr	r3, [pc, #344]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	4952      	ldr	r1, [pc, #328]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fae:	e03a      	b.n	8004026 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d020      	beq.n	8003ffa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb8:	4b4f      	ldr	r3, [pc, #316]	; (80040f8 <HAL_RCC_OscConfig+0x2b0>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fbe:	f7fe f9df 	bl	8002380 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fc6:	f7fe f9db 	bl	8002380 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e16e      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd8:	4b46      	ldr	r3, [pc, #280]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0f0      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe4:	4b43      	ldr	r3, [pc, #268]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4940      	ldr	r1, [pc, #256]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	600b      	str	r3, [r1, #0]
 8003ff8:	e015      	b.n	8004026 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffa:	4b3f      	ldr	r3, [pc, #252]	; (80040f8 <HAL_RCC_OscConfig+0x2b0>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004000:	f7fe f9be 	bl	8002380 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004008:	f7fe f9ba 	bl	8002380 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e14d      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401a:	4b36      	ldr	r3, [pc, #216]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b00      	cmp	r3, #0
 8004030:	d030      	beq.n	8004094 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d016      	beq.n	8004068 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800403a:	4b30      	ldr	r3, [pc, #192]	; (80040fc <HAL_RCC_OscConfig+0x2b4>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004040:	f7fe f99e 	bl	8002380 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004048:	f7fe f99a 	bl	8002380 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e12d      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800405a:	4b26      	ldr	r3, [pc, #152]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 800405c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f0      	beq.n	8004048 <HAL_RCC_OscConfig+0x200>
 8004066:	e015      	b.n	8004094 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004068:	4b24      	ldr	r3, [pc, #144]	; (80040fc <HAL_RCC_OscConfig+0x2b4>)
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800406e:	f7fe f987 	bl	8002380 <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004076:	f7fe f983 	bl	8002380 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e116      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004088:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 800408a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1f0      	bne.n	8004076 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 80a0 	beq.w	80041e2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040a2:	2300      	movs	r3, #0
 80040a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a6:	4b13      	ldr	r3, [pc, #76]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 80040a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10f      	bne.n	80040d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	4b0f      	ldr	r3, [pc, #60]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 80040b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ba:	4a0e      	ldr	r2, [pc, #56]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 80040bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040c0:	6413      	str	r3, [r2, #64]	; 0x40
 80040c2:	4b0c      	ldr	r3, [pc, #48]	; (80040f4 <HAL_RCC_OscConfig+0x2ac>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80040ce:	2301      	movs	r3, #1
 80040d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d2:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <HAL_RCC_OscConfig+0x2b8>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d121      	bne.n	8004122 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040de:	4b08      	ldr	r3, [pc, #32]	; (8004100 <HAL_RCC_OscConfig+0x2b8>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a07      	ldr	r2, [pc, #28]	; (8004100 <HAL_RCC_OscConfig+0x2b8>)
 80040e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040ea:	f7fe f949 	bl	8002380 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f0:	e011      	b.n	8004116 <HAL_RCC_OscConfig+0x2ce>
 80040f2:	bf00      	nop
 80040f4:	40023800 	.word	0x40023800
 80040f8:	42470000 	.word	0x42470000
 80040fc:	42470e80 	.word	0x42470e80
 8004100:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004104:	f7fe f93c 	bl	8002380 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e0cf      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004116:	4b6a      	ldr	r3, [pc, #424]	; (80042c0 <HAL_RCC_OscConfig+0x478>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2b01      	cmp	r3, #1
 8004128:	d106      	bne.n	8004138 <HAL_RCC_OscConfig+0x2f0>
 800412a:	4b66      	ldr	r3, [pc, #408]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 800412c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412e:	4a65      	ldr	r2, [pc, #404]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004130:	f043 0301 	orr.w	r3, r3, #1
 8004134:	6713      	str	r3, [r2, #112]	; 0x70
 8004136:	e01c      	b.n	8004172 <HAL_RCC_OscConfig+0x32a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2b05      	cmp	r3, #5
 800413e:	d10c      	bne.n	800415a <HAL_RCC_OscConfig+0x312>
 8004140:	4b60      	ldr	r3, [pc, #384]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004144:	4a5f      	ldr	r2, [pc, #380]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004146:	f043 0304 	orr.w	r3, r3, #4
 800414a:	6713      	str	r3, [r2, #112]	; 0x70
 800414c:	4b5d      	ldr	r3, [pc, #372]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 800414e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004150:	4a5c      	ldr	r2, [pc, #368]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004152:	f043 0301 	orr.w	r3, r3, #1
 8004156:	6713      	str	r3, [r2, #112]	; 0x70
 8004158:	e00b      	b.n	8004172 <HAL_RCC_OscConfig+0x32a>
 800415a:	4b5a      	ldr	r3, [pc, #360]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 800415c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800415e:	4a59      	ldr	r2, [pc, #356]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004160:	f023 0301 	bic.w	r3, r3, #1
 8004164:	6713      	str	r3, [r2, #112]	; 0x70
 8004166:	4b57      	ldr	r3, [pc, #348]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800416a:	4a56      	ldr	r2, [pc, #344]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 800416c:	f023 0304 	bic.w	r3, r3, #4
 8004170:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d015      	beq.n	80041a6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417a:	f7fe f901 	bl	8002380 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004180:	e00a      	b.n	8004198 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004182:	f7fe f8fd 	bl	8002380 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004190:	4293      	cmp	r3, r2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e08e      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004198:	4b4a      	ldr	r3, [pc, #296]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 800419a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0ee      	beq.n	8004182 <HAL_RCC_OscConfig+0x33a>
 80041a4:	e014      	b.n	80041d0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a6:	f7fe f8eb 	bl	8002380 <HAL_GetTick>
 80041aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ac:	e00a      	b.n	80041c4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041ae:	f7fe f8e7 	bl	8002380 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80041bc:	4293      	cmp	r3, r2
 80041be:	d901      	bls.n	80041c4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e078      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c4:	4b3f      	ldr	r3, [pc, #252]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 80041c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1ee      	bne.n	80041ae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d105      	bne.n	80041e2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d6:	4b3b      	ldr	r3, [pc, #236]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	4a3a      	ldr	r2, [pc, #232]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 80041dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d064      	beq.n	80042b4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041ea:	4b36      	ldr	r3, [pc, #216]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 030c 	and.w	r3, r3, #12
 80041f2:	2b08      	cmp	r3, #8
 80041f4:	d05c      	beq.n	80042b0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d141      	bne.n	8004282 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fe:	4b32      	ldr	r3, [pc, #200]	; (80042c8 <HAL_RCC_OscConfig+0x480>)
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004204:	f7fe f8bc 	bl	8002380 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800420c:	f7fe f8b8 	bl	8002380 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e04b      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421e:	4b29      	ldr	r3, [pc, #164]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f0      	bne.n	800420c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69da      	ldr	r2, [r3, #28]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004238:	019b      	lsls	r3, r3, #6
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004240:	085b      	lsrs	r3, r3, #1
 8004242:	3b01      	subs	r3, #1
 8004244:	041b      	lsls	r3, r3, #16
 8004246:	431a      	orrs	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	061b      	lsls	r3, r3, #24
 800424e:	491d      	ldr	r1, [pc, #116]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004250:	4313      	orrs	r3, r2
 8004252:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004254:	4b1c      	ldr	r3, [pc, #112]	; (80042c8 <HAL_RCC_OscConfig+0x480>)
 8004256:	2201      	movs	r2, #1
 8004258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425a:	f7fe f891 	bl	8002380 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004262:	f7fe f88d 	bl	8002380 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e020      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004274:	4b13      	ldr	r3, [pc, #76]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCC_OscConfig+0x41a>
 8004280:	e018      	b.n	80042b4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004282:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <HAL_RCC_OscConfig+0x480>)
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004288:	f7fe f87a 	bl	8002380 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004290:	f7fe f876 	bl	8002380 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e009      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a2:	4b08      	ldr	r3, [pc, #32]	; (80042c4 <HAL_RCC_OscConfig+0x47c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f0      	bne.n	8004290 <HAL_RCC_OscConfig+0x448>
 80042ae:	e001      	b.n	80042b4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40007000 	.word	0x40007000
 80042c4:	40023800 	.word	0x40023800
 80042c8:	42470060 	.word	0x42470060

080042cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e0ca      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042e0:	4b67      	ldr	r3, [pc, #412]	; (8004480 <HAL_RCC_ClockConfig+0x1b4>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 030f 	and.w	r3, r3, #15
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d90c      	bls.n	8004308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ee:	4b64      	ldr	r3, [pc, #400]	; (8004480 <HAL_RCC_ClockConfig+0x1b4>)
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	b2d2      	uxtb	r2, r2
 80042f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042f6:	4b62      	ldr	r3, [pc, #392]	; (8004480 <HAL_RCC_ClockConfig+0x1b4>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 030f 	and.w	r3, r3, #15
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	429a      	cmp	r2, r3
 8004302:	d001      	beq.n	8004308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e0b6      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d020      	beq.n	8004356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0304 	and.w	r3, r3, #4
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004320:	4b58      	ldr	r3, [pc, #352]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	4a57      	ldr	r2, [pc, #348]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 8004326:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800432a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0308 	and.w	r3, r3, #8
 8004334:	2b00      	cmp	r3, #0
 8004336:	d005      	beq.n	8004344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004338:	4b52      	ldr	r3, [pc, #328]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	4a51      	ldr	r2, [pc, #324]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800433e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004344:	4b4f      	ldr	r3, [pc, #316]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	494c      	ldr	r1, [pc, #304]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 8004352:	4313      	orrs	r3, r2
 8004354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d044      	beq.n	80043ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d107      	bne.n	800437a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436a:	4b46      	ldr	r3, [pc, #280]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d119      	bne.n	80043aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e07d      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	2b02      	cmp	r3, #2
 8004380:	d003      	beq.n	800438a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004386:	2b03      	cmp	r3, #3
 8004388:	d107      	bne.n	800439a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800438a:	4b3e      	ldr	r3, [pc, #248]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d109      	bne.n	80043aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e06d      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800439a:	4b3a      	ldr	r3, [pc, #232]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e065      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043aa:	4b36      	ldr	r3, [pc, #216]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f023 0203 	bic.w	r2, r3, #3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	4933      	ldr	r1, [pc, #204]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043bc:	f7fd ffe0 	bl	8002380 <HAL_GetTick>
 80043c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043c2:	e00a      	b.n	80043da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043c4:	f7fd ffdc 	bl	8002380 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d901      	bls.n	80043da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e04d      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043da:	4b2a      	ldr	r3, [pc, #168]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 020c 	and.w	r2, r3, #12
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d1eb      	bne.n	80043c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043ec:	4b24      	ldr	r3, [pc, #144]	; (8004480 <HAL_RCC_ClockConfig+0x1b4>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d20c      	bcs.n	8004414 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043fa:	4b21      	ldr	r3, [pc, #132]	; (8004480 <HAL_RCC_ClockConfig+0x1b4>)
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004402:	4b1f      	ldr	r3, [pc, #124]	; (8004480 <HAL_RCC_ClockConfig+0x1b4>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d001      	beq.n	8004414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e030      	b.n	8004476 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d008      	beq.n	8004432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004420:	4b18      	ldr	r3, [pc, #96]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	4915      	ldr	r1, [pc, #84]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800442e:	4313      	orrs	r3, r2
 8004430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0308 	and.w	r3, r3, #8
 800443a:	2b00      	cmp	r3, #0
 800443c:	d009      	beq.n	8004452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800443e:	4b11      	ldr	r3, [pc, #68]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	490d      	ldr	r1, [pc, #52]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800444e:	4313      	orrs	r3, r2
 8004450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004452:	f000 f81d 	bl	8004490 <HAL_RCC_GetSysClockFreq>
 8004456:	4601      	mov	r1, r0
 8004458:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <HAL_RCC_ClockConfig+0x1b8>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	091b      	lsrs	r3, r3, #4
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	4a09      	ldr	r2, [pc, #36]	; (8004488 <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	5cd3      	ldrb	r3, [r2, r3]
 8004466:	fa21 f303 	lsr.w	r3, r1, r3
 800446a:	4a08      	ldr	r2, [pc, #32]	; (800448c <HAL_RCC_ClockConfig+0x1c0>)
 800446c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800446e:	2000      	movs	r0, #0
 8004470:	f7fd fe3c 	bl	80020ec <HAL_InitTick>

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	40023c00 	.word	0x40023c00
 8004484:	40023800 	.word	0x40023800
 8004488:	08008738 	.word	0x08008738
 800448c:	20000000 	.word	0x20000000

08004490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004492:	b085      	sub	sp, #20
 8004494:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004496:	2300      	movs	r3, #0
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	2300      	movs	r3, #0
 800449c:	60fb      	str	r3, [r7, #12]
 800449e:	2300      	movs	r3, #0
 80044a0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044a6:	4b50      	ldr	r3, [pc, #320]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x158>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 030c 	and.w	r3, r3, #12
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d007      	beq.n	80044c2 <HAL_RCC_GetSysClockFreq+0x32>
 80044b2:	2b08      	cmp	r3, #8
 80044b4:	d008      	beq.n	80044c8 <HAL_RCC_GetSysClockFreq+0x38>
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	f040 808d 	bne.w	80045d6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044bc:	4b4b      	ldr	r3, [pc, #300]	; (80045ec <HAL_RCC_GetSysClockFreq+0x15c>)
 80044be:	60bb      	str	r3, [r7, #8]
       break;
 80044c0:	e08c      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044c2:	4b4b      	ldr	r3, [pc, #300]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80044c4:	60bb      	str	r3, [r7, #8]
      break;
 80044c6:	e089      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044c8:	4b47      	ldr	r3, [pc, #284]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x158>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044d2:	4b45      	ldr	r3, [pc, #276]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x158>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d023      	beq.n	8004526 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044de:	4b42      	ldr	r3, [pc, #264]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x158>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	099b      	lsrs	r3, r3, #6
 80044e4:	f04f 0400 	mov.w	r4, #0
 80044e8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80044ec:	f04f 0200 	mov.w	r2, #0
 80044f0:	ea03 0501 	and.w	r5, r3, r1
 80044f4:	ea04 0602 	and.w	r6, r4, r2
 80044f8:	4a3d      	ldr	r2, [pc, #244]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x160>)
 80044fa:	fb02 f106 	mul.w	r1, r2, r6
 80044fe:	2200      	movs	r2, #0
 8004500:	fb02 f205 	mul.w	r2, r2, r5
 8004504:	440a      	add	r2, r1
 8004506:	493a      	ldr	r1, [pc, #232]	; (80045f0 <HAL_RCC_GetSysClockFreq+0x160>)
 8004508:	fba5 0101 	umull	r0, r1, r5, r1
 800450c:	1853      	adds	r3, r2, r1
 800450e:	4619      	mov	r1, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f04f 0400 	mov.w	r4, #0
 8004516:	461a      	mov	r2, r3
 8004518:	4623      	mov	r3, r4
 800451a:	f7fc faf5 	bl	8000b08 <__aeabi_uldivmod>
 800451e:	4603      	mov	r3, r0
 8004520:	460c      	mov	r4, r1
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	e049      	b.n	80045ba <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004526:	4b30      	ldr	r3, [pc, #192]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x158>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	099b      	lsrs	r3, r3, #6
 800452c:	f04f 0400 	mov.w	r4, #0
 8004530:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004534:	f04f 0200 	mov.w	r2, #0
 8004538:	ea03 0501 	and.w	r5, r3, r1
 800453c:	ea04 0602 	and.w	r6, r4, r2
 8004540:	4629      	mov	r1, r5
 8004542:	4632      	mov	r2, r6
 8004544:	f04f 0300 	mov.w	r3, #0
 8004548:	f04f 0400 	mov.w	r4, #0
 800454c:	0154      	lsls	r4, r2, #5
 800454e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004552:	014b      	lsls	r3, r1, #5
 8004554:	4619      	mov	r1, r3
 8004556:	4622      	mov	r2, r4
 8004558:	1b49      	subs	r1, r1, r5
 800455a:	eb62 0206 	sbc.w	r2, r2, r6
 800455e:	f04f 0300 	mov.w	r3, #0
 8004562:	f04f 0400 	mov.w	r4, #0
 8004566:	0194      	lsls	r4, r2, #6
 8004568:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800456c:	018b      	lsls	r3, r1, #6
 800456e:	1a5b      	subs	r3, r3, r1
 8004570:	eb64 0402 	sbc.w	r4, r4, r2
 8004574:	f04f 0100 	mov.w	r1, #0
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	00e2      	lsls	r2, r4, #3
 800457e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004582:	00d9      	lsls	r1, r3, #3
 8004584:	460b      	mov	r3, r1
 8004586:	4614      	mov	r4, r2
 8004588:	195b      	adds	r3, r3, r5
 800458a:	eb44 0406 	adc.w	r4, r4, r6
 800458e:	f04f 0100 	mov.w	r1, #0
 8004592:	f04f 0200 	mov.w	r2, #0
 8004596:	02a2      	lsls	r2, r4, #10
 8004598:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800459c:	0299      	lsls	r1, r3, #10
 800459e:	460b      	mov	r3, r1
 80045a0:	4614      	mov	r4, r2
 80045a2:	4618      	mov	r0, r3
 80045a4:	4621      	mov	r1, r4
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f04f 0400 	mov.w	r4, #0
 80045ac:	461a      	mov	r2, r3
 80045ae:	4623      	mov	r3, r4
 80045b0:	f7fc faaa 	bl	8000b08 <__aeabi_uldivmod>
 80045b4:	4603      	mov	r3, r0
 80045b6:	460c      	mov	r4, r1
 80045b8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <HAL_RCC_GetSysClockFreq+0x158>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	0c1b      	lsrs	r3, r3, #16
 80045c0:	f003 0303 	and.w	r3, r3, #3
 80045c4:	3301      	adds	r3, #1
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d2:	60bb      	str	r3, [r7, #8]
      break;
 80045d4:	e002      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045d6:	4b05      	ldr	r3, [pc, #20]	; (80045ec <HAL_RCC_GetSysClockFreq+0x15c>)
 80045d8:	60bb      	str	r3, [r7, #8]
      break;
 80045da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045dc:	68bb      	ldr	r3, [r7, #8]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40023800 	.word	0x40023800
 80045ec:	00f42400 	.word	0x00f42400
 80045f0:	017d7840 	.word	0x017d7840

080045f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045f8:	4b03      	ldr	r3, [pc, #12]	; (8004608 <HAL_RCC_GetHCLKFreq+0x14>)
 80045fa:	681b      	ldr	r3, [r3, #0]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	20000000 	.word	0x20000000

0800460c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004610:	f7ff fff0 	bl	80045f4 <HAL_RCC_GetHCLKFreq>
 8004614:	4601      	mov	r1, r0
 8004616:	4b05      	ldr	r3, [pc, #20]	; (800462c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	0a9b      	lsrs	r3, r3, #10
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	4a03      	ldr	r2, [pc, #12]	; (8004630 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004622:	5cd3      	ldrb	r3, [r2, r3]
 8004624:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004628:	4618      	mov	r0, r3
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40023800 	.word	0x40023800
 8004630:	08008748 	.word	0x08008748

08004634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004638:	f7ff ffdc 	bl	80045f4 <HAL_RCC_GetHCLKFreq>
 800463c:	4601      	mov	r1, r0
 800463e:	4b05      	ldr	r3, [pc, #20]	; (8004654 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	0b5b      	lsrs	r3, r3, #13
 8004644:	f003 0307 	and.w	r3, r3, #7
 8004648:	4a03      	ldr	r2, [pc, #12]	; (8004658 <HAL_RCC_GetPCLK2Freq+0x24>)
 800464a:	5cd3      	ldrb	r3, [r2, r3]
 800464c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004650:	4618      	mov	r0, r3
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40023800 	.word	0x40023800
 8004658:	08008748 	.word	0x08008748

0800465c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	220f      	movs	r2, #15
 800466a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800466c:	4b12      	ldr	r3, [pc, #72]	; (80046b8 <HAL_RCC_GetClockConfig+0x5c>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 0203 	and.w	r2, r3, #3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004678:	4b0f      	ldr	r3, [pc, #60]	; (80046b8 <HAL_RCC_GetClockConfig+0x5c>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004684:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <HAL_RCC_GetClockConfig+0x5c>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004690:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <HAL_RCC_GetClockConfig+0x5c>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	08db      	lsrs	r3, r3, #3
 8004696:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800469e:	4b07      	ldr	r3, [pc, #28]	; (80046bc <HAL_RCC_GetClockConfig+0x60>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 020f 	and.w	r2, r3, #15
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	601a      	str	r2, [r3, #0]
}
 80046aa:	bf00      	nop
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	40023800 	.word	0x40023800
 80046bc:	40023c00 	.word	0x40023c00

080046c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e01d      	b.n	800470e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f815 	bl	8004716 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3304      	adds	r3, #4
 80046fc:	4619      	mov	r1, r3
 80046fe:	4610      	mov	r0, r2
 8004700:	f000 f968 	bl	80049d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800471e:	bf00      	nop
 8004720:	370c      	adds	r7, #12
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800472a:	b480      	push	{r7}
 800472c:	b085      	sub	sp, #20
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68da      	ldr	r2, [r3, #12]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f042 0201 	orr.w	r2, r2, #1
 8004740:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2b06      	cmp	r3, #6
 8004752:	d007      	beq.n	8004764 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0201 	orr.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b082      	sub	sp, #8
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b02      	cmp	r3, #2
 8004786:	d122      	bne.n	80047ce <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b02      	cmp	r3, #2
 8004794:	d11b      	bne.n	80047ce <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f06f 0202 	mvn.w	r2, #2
 800479e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	f003 0303 	and.w	r3, r3, #3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f8ee 	bl	8004996 <HAL_TIM_IC_CaptureCallback>
 80047ba:	e005      	b.n	80047c8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 f8e0 	bl	8004982 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f8f1 	bl	80049aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0304 	and.w	r3, r3, #4
 80047d8:	2b04      	cmp	r3, #4
 80047da:	d122      	bne.n	8004822 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	f003 0304 	and.w	r3, r3, #4
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d11b      	bne.n	8004822 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f06f 0204 	mvn.w	r2, #4
 80047f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 f8c4 	bl	8004996 <HAL_TIM_IC_CaptureCallback>
 800480e:	e005      	b.n	800481c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 f8b6 	bl	8004982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 f8c7 	bl	80049aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	f003 0308 	and.w	r3, r3, #8
 800482c:	2b08      	cmp	r3, #8
 800482e:	d122      	bne.n	8004876 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	f003 0308 	and.w	r3, r3, #8
 800483a:	2b08      	cmp	r3, #8
 800483c:	d11b      	bne.n	8004876 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f06f 0208 	mvn.w	r2, #8
 8004846:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2204      	movs	r2, #4
 800484c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69db      	ldr	r3, [r3, #28]
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f89a 	bl	8004996 <HAL_TIM_IC_CaptureCallback>
 8004862:	e005      	b.n	8004870 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 f88c 	bl	8004982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f89d 	bl	80049aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	f003 0310 	and.w	r3, r3, #16
 8004880:	2b10      	cmp	r3, #16
 8004882:	d122      	bne.n	80048ca <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	2b10      	cmp	r3, #16
 8004890:	d11b      	bne.n	80048ca <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f06f 0210 	mvn.w	r2, #16
 800489a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2208      	movs	r2, #8
 80048a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	69db      	ldr	r3, [r3, #28]
 80048a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d003      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f870 	bl	8004996 <HAL_TIM_IC_CaptureCallback>
 80048b6:	e005      	b.n	80048c4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 f862 	bl	8004982 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f873 	bl	80049aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d10e      	bne.n	80048f6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d107      	bne.n	80048f6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f06f 0201 	mvn.w	r2, #1
 80048ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7fd fa23 	bl	8001d3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004900:	2b80      	cmp	r3, #128	; 0x80
 8004902:	d10e      	bne.n	8004922 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800490e:	2b80      	cmp	r3, #128	; 0x80
 8004910:	d107      	bne.n	8004922 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800491a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 f903 	bl	8004b28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800492c:	2b40      	cmp	r3, #64	; 0x40
 800492e:	d10e      	bne.n	800494e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800493a:	2b40      	cmp	r3, #64	; 0x40
 800493c:	d107      	bne.n	800494e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f838 	bl	80049be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	f003 0320 	and.w	r3, r3, #32
 8004958:	2b20      	cmp	r3, #32
 800495a:	d10e      	bne.n	800497a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f003 0320 	and.w	r3, r3, #32
 8004966:	2b20      	cmp	r3, #32
 8004968:	d107      	bne.n	800497a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f06f 0220 	mvn.w	r2, #32
 8004972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f8cd 	bl	8004b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800497a:	bf00      	nop
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004982:	b480      	push	{r7}
 8004984:	b083      	sub	sp, #12
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800498a:	bf00      	nop
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr

08004996 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004996:	b480      	push	{r7}
 8004998:	b083      	sub	sp, #12
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr

080049aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a40      	ldr	r2, [pc, #256]	; (8004ae8 <TIM_Base_SetConfig+0x114>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d013      	beq.n	8004a14 <TIM_Base_SetConfig+0x40>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f2:	d00f      	beq.n	8004a14 <TIM_Base_SetConfig+0x40>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a3d      	ldr	r2, [pc, #244]	; (8004aec <TIM_Base_SetConfig+0x118>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d00b      	beq.n	8004a14 <TIM_Base_SetConfig+0x40>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a3c      	ldr	r2, [pc, #240]	; (8004af0 <TIM_Base_SetConfig+0x11c>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d007      	beq.n	8004a14 <TIM_Base_SetConfig+0x40>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a3b      	ldr	r2, [pc, #236]	; (8004af4 <TIM_Base_SetConfig+0x120>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d003      	beq.n	8004a14 <TIM_Base_SetConfig+0x40>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a3a      	ldr	r2, [pc, #232]	; (8004af8 <TIM_Base_SetConfig+0x124>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d108      	bne.n	8004a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a2f      	ldr	r2, [pc, #188]	; (8004ae8 <TIM_Base_SetConfig+0x114>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d02b      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a34:	d027      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a2c      	ldr	r2, [pc, #176]	; (8004aec <TIM_Base_SetConfig+0x118>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d023      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a2b      	ldr	r2, [pc, #172]	; (8004af0 <TIM_Base_SetConfig+0x11c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d01f      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a2a      	ldr	r2, [pc, #168]	; (8004af4 <TIM_Base_SetConfig+0x120>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d01b      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a29      	ldr	r2, [pc, #164]	; (8004af8 <TIM_Base_SetConfig+0x124>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d017      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a28      	ldr	r2, [pc, #160]	; (8004afc <TIM_Base_SetConfig+0x128>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d013      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a27      	ldr	r2, [pc, #156]	; (8004b00 <TIM_Base_SetConfig+0x12c>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00f      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a26      	ldr	r2, [pc, #152]	; (8004b04 <TIM_Base_SetConfig+0x130>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d00b      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a25      	ldr	r2, [pc, #148]	; (8004b08 <TIM_Base_SetConfig+0x134>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d007      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a24      	ldr	r2, [pc, #144]	; (8004b0c <TIM_Base_SetConfig+0x138>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d003      	beq.n	8004a86 <TIM_Base_SetConfig+0xb2>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a23      	ldr	r2, [pc, #140]	; (8004b10 <TIM_Base_SetConfig+0x13c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d108      	bne.n	8004a98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	68fa      	ldr	r2, [r7, #12]
 8004aaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	689a      	ldr	r2, [r3, #8]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a0a      	ldr	r2, [pc, #40]	; (8004ae8 <TIM_Base_SetConfig+0x114>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d003      	beq.n	8004acc <TIM_Base_SetConfig+0xf8>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a0c      	ldr	r2, [pc, #48]	; (8004af8 <TIM_Base_SetConfig+0x124>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d103      	bne.n	8004ad4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	691a      	ldr	r2, [r3, #16]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	615a      	str	r2, [r3, #20]
}
 8004ada:	bf00      	nop
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	40010000 	.word	0x40010000
 8004aec:	40000400 	.word	0x40000400
 8004af0:	40000800 	.word	0x40000800
 8004af4:	40000c00 	.word	0x40000c00
 8004af8:	40010400 	.word	0x40010400
 8004afc:	40014000 	.word	0x40014000
 8004b00:	40014400 	.word	0x40014400
 8004b04:	40014800 	.word	0x40014800
 8004b08:	40001800 	.word	0x40001800
 8004b0c:	40001c00 	.word	0x40001c00
 8004b10:	40002000 	.word	0x40002000

08004b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e03f      	b.n	8004bce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fd fa06 	bl	8001f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2224      	movs	r2, #36	; 0x24
 8004b6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fb47 	bl	8005214 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691a      	ldr	r2, [r3, #16]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695a      	ldr	r2, [r3, #20]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ba4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68da      	ldr	r2, [r3, #12]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3708      	adds	r7, #8
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b088      	sub	sp, #32
 8004bda:	af02      	add	r7, sp, #8
 8004bdc:	60f8      	str	r0, [r7, #12]
 8004bde:	60b9      	str	r1, [r7, #8]
 8004be0:	603b      	str	r3, [r7, #0]
 8004be2:	4613      	mov	r3, r2
 8004be4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b20      	cmp	r3, #32
 8004bf4:	f040 8083 	bne.w	8004cfe <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d002      	beq.n	8004c04 <HAL_UART_Transmit+0x2e>
 8004bfe:	88fb      	ldrh	r3, [r7, #6]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e07b      	b.n	8004d00 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_UART_Transmit+0x40>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e074      	b.n	8004d00 <HAL_UART_Transmit+0x12a>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2221      	movs	r2, #33	; 0x21
 8004c28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004c2c:	f7fd fba8 	bl	8002380 <HAL_GetTick>
 8004c30:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	88fa      	ldrh	r2, [r7, #6]
 8004c36:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	88fa      	ldrh	r2, [r7, #6]
 8004c3c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004c3e:	e042      	b.n	8004cc6 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	3b01      	subs	r3, #1
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c56:	d122      	bne.n	8004c9e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	9300      	str	r3, [sp, #0]
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2180      	movs	r1, #128	; 0x80
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f000 f96a 	bl	8004f3c <UART_WaitOnFlagUntilTimeout>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e046      	b.n	8004d00 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	881b      	ldrh	r3, [r3, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c84:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d103      	bne.n	8004c96 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	3302      	adds	r3, #2
 8004c92:	60bb      	str	r3, [r7, #8]
 8004c94:	e017      	b.n	8004cc6 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	60bb      	str	r3, [r7, #8]
 8004c9c:	e013      	b.n	8004cc6 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	9300      	str	r3, [sp, #0]
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2180      	movs	r1, #128	; 0x80
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 f947 	bl	8004f3c <UART_WaitOnFlagUntilTimeout>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e023      	b.n	8004d00 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	1c5a      	adds	r2, r3, #1
 8004cbc:	60ba      	str	r2, [r7, #8]
 8004cbe:	781a      	ldrb	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1b7      	bne.n	8004c40 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	9300      	str	r3, [sp, #0]
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	2140      	movs	r1, #64	; 0x40
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 f92e 	bl	8004f3c <UART_WaitOnFlagUntilTimeout>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e00a      	b.n	8004d00 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e000      	b.n	8004d00 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004cfe:	2302      	movs	r3, #2
  }
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b088      	sub	sp, #32
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10d      	bne.n	8004d5a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	f003 0320 	and.w	r3, r3, #32
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_UART_IRQHandler+0x52>
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	f003 0320 	and.w	r3, r3, #32
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f9dc 	bl	8005110 <UART_Receive_IT>
      return;
 8004d58:	e0cc      	b.n	8004ef4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80ab 	beq.w	8004eb8 <HAL_UART_IRQHandler+0x1b0>
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d105      	bne.n	8004d78 <HAL_UART_IRQHandler+0x70>
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80a0 	beq.w	8004eb8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_UART_IRQHandler+0x90>
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d90:	f043 0201 	orr.w	r2, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	f003 0304 	and.w	r3, r3, #4
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00a      	beq.n	8004db8 <HAL_UART_IRQHandler+0xb0>
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d005      	beq.n	8004db8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004db0:	f043 0202 	orr.w	r2, r3, #2
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <HAL_UART_IRQHandler+0xd0>
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d005      	beq.n	8004dd8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dd0:	f043 0204 	orr.w	r2, r3, #4
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	f003 0308 	and.w	r3, r3, #8
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_UART_IRQHandler+0xf0>
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d005      	beq.n	8004df8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df0:	f043 0208 	orr.w	r2, r3, #8
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d078      	beq.n	8004ef2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f003 0320 	and.w	r3, r3, #32
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d007      	beq.n	8004e1a <HAL_UART_IRQHandler+0x112>
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f97b 	bl	8005110 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e24:	2b40      	cmp	r3, #64	; 0x40
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e34:	f003 0308 	and.w	r3, r3, #8
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d102      	bne.n	8004e42 <HAL_UART_IRQHandler+0x13a>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d031      	beq.n	8004ea6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f8c4 	bl	8004fd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e52:	2b40      	cmp	r3, #64	; 0x40
 8004e54:	d123      	bne.n	8004e9e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695a      	ldr	r2, [r3, #20]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e64:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d013      	beq.n	8004e96 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e72:	4a22      	ldr	r2, [pc, #136]	; (8004efc <HAL_UART_IRQHandler+0x1f4>)
 8004e74:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7fd fb90 	bl	80025a0 <HAL_DMA_Abort_IT>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d016      	beq.n	8004eb4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e90:	4610      	mov	r0, r2
 8004e92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e94:	e00e      	b.n	8004eb4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f846 	bl	8004f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e9c:	e00a      	b.n	8004eb4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f842 	bl	8004f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea4:	e006      	b.n	8004eb4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f83e 	bl	8004f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004eb2:	e01e      	b.n	8004ef2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb4:	bf00      	nop
    return;
 8004eb6:	e01c      	b.n	8004ef2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d008      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x1cc>
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 f8b1 	bl	8005034 <UART_Transmit_IT>
    return;
 8004ed2:	e00f      	b.n	8004ef4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <HAL_UART_IRQHandler+0x1ec>
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f8f9 	bl	80050e0 <UART_EndTransmit_IT>
    return;
 8004eee:	bf00      	nop
 8004ef0:	e000      	b.n	8004ef4 <HAL_UART_IRQHandler+0x1ec>
    return;
 8004ef2:	bf00      	nop
  }
}
 8004ef4:	3720      	adds	r7, #32
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	0800500d 	.word	0x0800500d

08004f00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f30:	bf00      	nop
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	603b      	str	r3, [r7, #0]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f4c:	e02c      	b.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f54:	d028      	beq.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d007      	beq.n	8004f6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004f5c:	f7fd fa10 	bl	8002380 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d21d      	bcs.n	8004fa8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68da      	ldr	r2, [r3, #12]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004f7a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695a      	ldr	r2, [r3, #20]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f022 0201 	bic.w	r2, r2, #1
 8004f8a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2220      	movs	r2, #32
 8004f98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e00f      	b.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2301      	moveq	r3, #1
 8004fba:	2300      	movne	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	79fb      	ldrb	r3, [r7, #7]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d0c3      	beq.n	8004f4e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004fe6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695a      	ldr	r2, [r3, #20]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0201 	bic.w	r2, r2, #1
 8004ff6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005018:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f7ff ff7e 	bl	8004f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800502c:	bf00      	nop
 800502e:	3710      	adds	r7, #16
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005042:	b2db      	uxtb	r3, r3
 8005044:	2b21      	cmp	r3, #33	; 0x21
 8005046:	d144      	bne.n	80050d2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005050:	d11a      	bne.n	8005088 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	881b      	ldrh	r3, [r3, #0]
 800505c:	461a      	mov	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005066:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d105      	bne.n	800507c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	1c9a      	adds	r2, r3, #2
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	621a      	str	r2, [r3, #32]
 800507a:	e00e      	b.n	800509a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	621a      	str	r2, [r3, #32]
 8005086:	e008      	b.n	800509a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	1c59      	adds	r1, r3, #1
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6211      	str	r1, [r2, #32]
 8005092:	781a      	ldrb	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800509e:	b29b      	uxth	r3, r3
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	4619      	mov	r1, r3
 80050a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10f      	bne.n	80050ce <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68da      	ldr	r2, [r3, #12]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	e000      	b.n	80050d4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80050d2:	2302      	movs	r3, #2
  }
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3714      	adds	r7, #20
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68da      	ldr	r2, [r3, #12]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f7ff fefd 	bl	8004f00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b22      	cmp	r3, #34	; 0x22
 8005122:	d171      	bne.n	8005208 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800512c:	d123      	bne.n	8005176 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005132:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10e      	bne.n	800515a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	b29b      	uxth	r3, r3
 8005144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005148:	b29a      	uxth	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005152:	1c9a      	adds	r2, r3, #2
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	629a      	str	r2, [r3, #40]	; 0x28
 8005158:	e029      	b.n	80051ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	b29b      	uxth	r3, r3
 8005162:	b2db      	uxtb	r3, r3
 8005164:	b29a      	uxth	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	629a      	str	r2, [r3, #40]	; 0x28
 8005174:	e01b      	b.n	80051ae <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10a      	bne.n	8005194 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6858      	ldr	r0, [r3, #4]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005188:	1c59      	adds	r1, r3, #1
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	6291      	str	r1, [r2, #40]	; 0x28
 800518e:	b2c2      	uxtb	r2, r0
 8005190:	701a      	strb	r2, [r3, #0]
 8005192:	e00c      	b.n	80051ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	b2da      	uxtb	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a0:	1c58      	adds	r0, r3, #1
 80051a2:	6879      	ldr	r1, [r7, #4]
 80051a4:	6288      	str	r0, [r1, #40]	; 0x28
 80051a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80051aa:	b2d2      	uxtb	r2, r2
 80051ac:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	4619      	mov	r1, r3
 80051bc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d120      	bne.n	8005204 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68da      	ldr	r2, [r3, #12]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 0220 	bic.w	r2, r2, #32
 80051d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68da      	ldr	r2, [r3, #12]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	695a      	ldr	r2, [r3, #20]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 0201 	bic.w	r2, r2, #1
 80051f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2220      	movs	r2, #32
 80051f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f7ff fe8a 	bl	8004f14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	e002      	b.n	800520a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005204:	2300      	movs	r3, #0
 8005206:	e000      	b.n	800520a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005208:	2302      	movs	r3, #2
  }
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
	...

08005214 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005214:	b5b0      	push	{r4, r5, r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	689a      	ldr	r2, [r3, #8]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	4313      	orrs	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005254:	f023 030c 	bic.w	r3, r3, #12
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	68f9      	ldr	r1, [r7, #12]
 800525e:	430b      	orrs	r3, r1
 8005260:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	695b      	ldr	r3, [r3, #20]
 8005268:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	699a      	ldr	r2, [r3, #24]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	430a      	orrs	r2, r1
 8005276:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005280:	f040 80e4 	bne.w	800544c <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4aab      	ldr	r2, [pc, #684]	; (8005538 <UART_SetConfig+0x324>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d004      	beq.n	8005298 <UART_SetConfig+0x84>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4aaa      	ldr	r2, [pc, #680]	; (800553c <UART_SetConfig+0x328>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d16c      	bne.n	8005372 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005298:	f7ff f9cc 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 800529c:	4602      	mov	r2, r0
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	009a      	lsls	r2, r3, #2
 80052a6:	441a      	add	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b2:	4aa3      	ldr	r2, [pc, #652]	; (8005540 <UART_SetConfig+0x32c>)
 80052b4:	fba2 2303 	umull	r2, r3, r2, r3
 80052b8:	095b      	lsrs	r3, r3, #5
 80052ba:	011c      	lsls	r4, r3, #4
 80052bc:	f7ff f9ba 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 80052c0:	4602      	mov	r2, r0
 80052c2:	4613      	mov	r3, r2
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	4413      	add	r3, r2
 80052c8:	009a      	lsls	r2, r3, #2
 80052ca:	441a      	add	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	fbb2 f5f3 	udiv	r5, r2, r3
 80052d6:	f7ff f9ad 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 80052da:	4602      	mov	r2, r0
 80052dc:	4613      	mov	r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	009a      	lsls	r2, r3, #2
 80052e4:	441a      	add	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	005b      	lsls	r3, r3, #1
 80052ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f0:	4a93      	ldr	r2, [pc, #588]	; (8005540 <UART_SetConfig+0x32c>)
 80052f2:	fba2 2303 	umull	r2, r3, r2, r3
 80052f6:	095b      	lsrs	r3, r3, #5
 80052f8:	2264      	movs	r2, #100	; 0x64
 80052fa:	fb02 f303 	mul.w	r3, r2, r3
 80052fe:	1aeb      	subs	r3, r5, r3
 8005300:	00db      	lsls	r3, r3, #3
 8005302:	3332      	adds	r3, #50	; 0x32
 8005304:	4a8e      	ldr	r2, [pc, #568]	; (8005540 <UART_SetConfig+0x32c>)
 8005306:	fba2 2303 	umull	r2, r3, r2, r3
 800530a:	095b      	lsrs	r3, r3, #5
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005312:	441c      	add	r4, r3
 8005314:	f7ff f98e 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 8005318:	4602      	mov	r2, r0
 800531a:	4613      	mov	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	009a      	lsls	r2, r3, #2
 8005322:	441a      	add	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	fbb2 f5f3 	udiv	r5, r2, r3
 800532e:	f7ff f981 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 8005332:	4602      	mov	r2, r0
 8005334:	4613      	mov	r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	4413      	add	r3, r2
 800533a:	009a      	lsls	r2, r3, #2
 800533c:	441a      	add	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	fbb2 f3f3 	udiv	r3, r2, r3
 8005348:	4a7d      	ldr	r2, [pc, #500]	; (8005540 <UART_SetConfig+0x32c>)
 800534a:	fba2 2303 	umull	r2, r3, r2, r3
 800534e:	095b      	lsrs	r3, r3, #5
 8005350:	2264      	movs	r2, #100	; 0x64
 8005352:	fb02 f303 	mul.w	r3, r2, r3
 8005356:	1aeb      	subs	r3, r5, r3
 8005358:	00db      	lsls	r3, r3, #3
 800535a:	3332      	adds	r3, #50	; 0x32
 800535c:	4a78      	ldr	r2, [pc, #480]	; (8005540 <UART_SetConfig+0x32c>)
 800535e:	fba2 2303 	umull	r2, r3, r2, r3
 8005362:	095b      	lsrs	r3, r3, #5
 8005364:	f003 0207 	and.w	r2, r3, #7
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4422      	add	r2, r4
 800536e:	609a      	str	r2, [r3, #8]
 8005370:	e154      	b.n	800561c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005372:	f7ff f94b 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 8005376:	4602      	mov	r2, r0
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	009a      	lsls	r2, r3, #2
 8005380:	441a      	add	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	fbb2 f3f3 	udiv	r3, r2, r3
 800538c:	4a6c      	ldr	r2, [pc, #432]	; (8005540 <UART_SetConfig+0x32c>)
 800538e:	fba2 2303 	umull	r2, r3, r2, r3
 8005392:	095b      	lsrs	r3, r3, #5
 8005394:	011c      	lsls	r4, r3, #4
 8005396:	f7ff f939 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 800539a:	4602      	mov	r2, r0
 800539c:	4613      	mov	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4413      	add	r3, r2
 80053a2:	009a      	lsls	r2, r3, #2
 80053a4:	441a      	add	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	fbb2 f5f3 	udiv	r5, r2, r3
 80053b0:	f7ff f92c 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 80053b4:	4602      	mov	r2, r0
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	009a      	lsls	r2, r3, #2
 80053be:	441a      	add	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ca:	4a5d      	ldr	r2, [pc, #372]	; (8005540 <UART_SetConfig+0x32c>)
 80053cc:	fba2 2303 	umull	r2, r3, r2, r3
 80053d0:	095b      	lsrs	r3, r3, #5
 80053d2:	2264      	movs	r2, #100	; 0x64
 80053d4:	fb02 f303 	mul.w	r3, r2, r3
 80053d8:	1aeb      	subs	r3, r5, r3
 80053da:	00db      	lsls	r3, r3, #3
 80053dc:	3332      	adds	r3, #50	; 0x32
 80053de:	4a58      	ldr	r2, [pc, #352]	; (8005540 <UART_SetConfig+0x32c>)
 80053e0:	fba2 2303 	umull	r2, r3, r2, r3
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80053ec:	441c      	add	r4, r3
 80053ee:	f7ff f90d 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 80053f2:	4602      	mov	r2, r0
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	009a      	lsls	r2, r3, #2
 80053fc:	441a      	add	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	005b      	lsls	r3, r3, #1
 8005404:	fbb2 f5f3 	udiv	r5, r2, r3
 8005408:	f7ff f900 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 800540c:	4602      	mov	r2, r0
 800540e:	4613      	mov	r3, r2
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	4413      	add	r3, r2
 8005414:	009a      	lsls	r2, r3, #2
 8005416:	441a      	add	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005422:	4a47      	ldr	r2, [pc, #284]	; (8005540 <UART_SetConfig+0x32c>)
 8005424:	fba2 2303 	umull	r2, r3, r2, r3
 8005428:	095b      	lsrs	r3, r3, #5
 800542a:	2264      	movs	r2, #100	; 0x64
 800542c:	fb02 f303 	mul.w	r3, r2, r3
 8005430:	1aeb      	subs	r3, r5, r3
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	3332      	adds	r3, #50	; 0x32
 8005436:	4a42      	ldr	r2, [pc, #264]	; (8005540 <UART_SetConfig+0x32c>)
 8005438:	fba2 2303 	umull	r2, r3, r2, r3
 800543c:	095b      	lsrs	r3, r3, #5
 800543e:	f003 0207 	and.w	r2, r3, #7
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4422      	add	r2, r4
 8005448:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800544a:	e0e7      	b.n	800561c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a39      	ldr	r2, [pc, #228]	; (8005538 <UART_SetConfig+0x324>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d004      	beq.n	8005460 <UART_SetConfig+0x24c>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a38      	ldr	r2, [pc, #224]	; (800553c <UART_SetConfig+0x328>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d171      	bne.n	8005544 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005460:	f7ff f8e8 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 8005464:	4602      	mov	r2, r0
 8005466:	4613      	mov	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	009a      	lsls	r2, r3, #2
 800546e:	441a      	add	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	fbb2 f3f3 	udiv	r3, r2, r3
 800547a:	4a31      	ldr	r2, [pc, #196]	; (8005540 <UART_SetConfig+0x32c>)
 800547c:	fba2 2303 	umull	r2, r3, r2, r3
 8005480:	095b      	lsrs	r3, r3, #5
 8005482:	011c      	lsls	r4, r3, #4
 8005484:	f7ff f8d6 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 8005488:	4602      	mov	r2, r0
 800548a:	4613      	mov	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4413      	add	r3, r2
 8005490:	009a      	lsls	r2, r3, #2
 8005492:	441a      	add	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	fbb2 f5f3 	udiv	r5, r2, r3
 800549e:	f7ff f8c9 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 80054a2:	4602      	mov	r2, r0
 80054a4:	4613      	mov	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	009a      	lsls	r2, r3, #2
 80054ac:	441a      	add	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b8:	4a21      	ldr	r2, [pc, #132]	; (8005540 <UART_SetConfig+0x32c>)
 80054ba:	fba2 2303 	umull	r2, r3, r2, r3
 80054be:	095b      	lsrs	r3, r3, #5
 80054c0:	2264      	movs	r2, #100	; 0x64
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	1aeb      	subs	r3, r5, r3
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	3332      	adds	r3, #50	; 0x32
 80054cc:	4a1c      	ldr	r2, [pc, #112]	; (8005540 <UART_SetConfig+0x32c>)
 80054ce:	fba2 2303 	umull	r2, r3, r2, r3
 80054d2:	095b      	lsrs	r3, r3, #5
 80054d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054d8:	441c      	add	r4, r3
 80054da:	f7ff f8ab 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 80054de:	4602      	mov	r2, r0
 80054e0:	4613      	mov	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4413      	add	r3, r2
 80054e6:	009a      	lsls	r2, r3, #2
 80054e8:	441a      	add	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	fbb2 f5f3 	udiv	r5, r2, r3
 80054f4:	f7ff f89e 	bl	8004634 <HAL_RCC_GetPCLK2Freq>
 80054f8:	4602      	mov	r2, r0
 80054fa:	4613      	mov	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4413      	add	r3, r2
 8005500:	009a      	lsls	r2, r3, #2
 8005502:	441a      	add	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	fbb2 f3f3 	udiv	r3, r2, r3
 800550e:	4a0c      	ldr	r2, [pc, #48]	; (8005540 <UART_SetConfig+0x32c>)
 8005510:	fba2 2303 	umull	r2, r3, r2, r3
 8005514:	095b      	lsrs	r3, r3, #5
 8005516:	2264      	movs	r2, #100	; 0x64
 8005518:	fb02 f303 	mul.w	r3, r2, r3
 800551c:	1aeb      	subs	r3, r5, r3
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	3332      	adds	r3, #50	; 0x32
 8005522:	4a07      	ldr	r2, [pc, #28]	; (8005540 <UART_SetConfig+0x32c>)
 8005524:	fba2 2303 	umull	r2, r3, r2, r3
 8005528:	095b      	lsrs	r3, r3, #5
 800552a:	f003 020f 	and.w	r2, r3, #15
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4422      	add	r2, r4
 8005534:	609a      	str	r2, [r3, #8]
 8005536:	e071      	b.n	800561c <UART_SetConfig+0x408>
 8005538:	40011000 	.word	0x40011000
 800553c:	40011400 	.word	0x40011400
 8005540:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005544:	f7ff f862 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 8005548:	4602      	mov	r2, r0
 800554a:	4613      	mov	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4413      	add	r3, r2
 8005550:	009a      	lsls	r2, r3, #2
 8005552:	441a      	add	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	fbb2 f3f3 	udiv	r3, r2, r3
 800555e:	4a31      	ldr	r2, [pc, #196]	; (8005624 <UART_SetConfig+0x410>)
 8005560:	fba2 2303 	umull	r2, r3, r2, r3
 8005564:	095b      	lsrs	r3, r3, #5
 8005566:	011c      	lsls	r4, r3, #4
 8005568:	f7ff f850 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 800556c:	4602      	mov	r2, r0
 800556e:	4613      	mov	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	009a      	lsls	r2, r3, #2
 8005576:	441a      	add	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005582:	f7ff f843 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 8005586:	4602      	mov	r2, r0
 8005588:	4613      	mov	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	4413      	add	r3, r2
 800558e:	009a      	lsls	r2, r3, #2
 8005590:	441a      	add	r2, r3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	fbb2 f3f3 	udiv	r3, r2, r3
 800559c:	4a21      	ldr	r2, [pc, #132]	; (8005624 <UART_SetConfig+0x410>)
 800559e:	fba2 2303 	umull	r2, r3, r2, r3
 80055a2:	095b      	lsrs	r3, r3, #5
 80055a4:	2264      	movs	r2, #100	; 0x64
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	1aeb      	subs	r3, r5, r3
 80055ac:	011b      	lsls	r3, r3, #4
 80055ae:	3332      	adds	r3, #50	; 0x32
 80055b0:	4a1c      	ldr	r2, [pc, #112]	; (8005624 <UART_SetConfig+0x410>)
 80055b2:	fba2 2303 	umull	r2, r3, r2, r3
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055bc:	441c      	add	r4, r3
 80055be:	f7ff f825 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 80055c2:	4602      	mov	r2, r0
 80055c4:	4613      	mov	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	009a      	lsls	r2, r3, #2
 80055cc:	441a      	add	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	fbb2 f5f3 	udiv	r5, r2, r3
 80055d8:	f7ff f818 	bl	800460c <HAL_RCC_GetPCLK1Freq>
 80055dc:	4602      	mov	r2, r0
 80055de:	4613      	mov	r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	009a      	lsls	r2, r3, #2
 80055e6:	441a      	add	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f2:	4a0c      	ldr	r2, [pc, #48]	; (8005624 <UART_SetConfig+0x410>)
 80055f4:	fba2 2303 	umull	r2, r3, r2, r3
 80055f8:	095b      	lsrs	r3, r3, #5
 80055fa:	2264      	movs	r2, #100	; 0x64
 80055fc:	fb02 f303 	mul.w	r3, r2, r3
 8005600:	1aeb      	subs	r3, r5, r3
 8005602:	011b      	lsls	r3, r3, #4
 8005604:	3332      	adds	r3, #50	; 0x32
 8005606:	4a07      	ldr	r2, [pc, #28]	; (8005624 <UART_SetConfig+0x410>)
 8005608:	fba2 2303 	umull	r2, r3, r2, r3
 800560c:	095b      	lsrs	r3, r3, #5
 800560e:	f003 020f 	and.w	r2, r3, #15
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4422      	add	r2, r4
 8005618:	609a      	str	r2, [r3, #8]
}
 800561a:	e7ff      	b.n	800561c <UART_SetConfig+0x408>
 800561c:	bf00      	nop
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bdb0      	pop	{r4, r5, r7, pc}
 8005624:	51eb851f 	.word	0x51eb851f

08005628 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	4603      	mov	r3, r0
 8005630:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005632:	2300      	movs	r3, #0
 8005634:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005636:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800563a:	2b84      	cmp	r3, #132	; 0x84
 800563c:	d005      	beq.n	800564a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800563e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4413      	add	r3, r2
 8005646:	3303      	adds	r3, #3
 8005648:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800564a:	68fb      	ldr	r3, [r7, #12]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800565c:	f000 fad2 	bl	8005c04 <vTaskStartScheduler>
  
  return osOK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	bd80      	pop	{r7, pc}

08005666 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005666:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005668:	b089      	sub	sp, #36	; 0x24
 800566a:	af04      	add	r7, sp, #16
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d020      	beq.n	80056ba <osThreadCreate+0x54>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d01c      	beq.n	80056ba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685c      	ldr	r4, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681d      	ldr	r5, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691e      	ldr	r6, [r3, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005692:	4618      	mov	r0, r3
 8005694:	f7ff ffc8 	bl	8005628 <makeFreeRtosPriority>
 8005698:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056a2:	9202      	str	r2, [sp, #8]
 80056a4:	9301      	str	r3, [sp, #4]
 80056a6:	9100      	str	r1, [sp, #0]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	4632      	mov	r2, r6
 80056ac:	4629      	mov	r1, r5
 80056ae:	4620      	mov	r0, r4
 80056b0:	f000 f8ed 	bl	800588e <xTaskCreateStatic>
 80056b4:	4603      	mov	r3, r0
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	e01c      	b.n	80056f4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685c      	ldr	r4, [r3, #4]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056c6:	b29e      	uxth	r6, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7ff ffaa 	bl	8005628 <makeFreeRtosPriority>
 80056d4:	4602      	mov	r2, r0
 80056d6:	f107 030c 	add.w	r3, r7, #12
 80056da:	9301      	str	r3, [sp, #4]
 80056dc:	9200      	str	r2, [sp, #0]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	4632      	mov	r2, r6
 80056e2:	4629      	mov	r1, r5
 80056e4:	4620      	mov	r0, r4
 80056e6:	f000 f92b 	bl	8005940 <xTaskCreate>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d001      	beq.n	80056f4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80056f0:	2300      	movs	r3, #0
 80056f2:	e000      	b.n	80056f6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80056f4:	68fb      	ldr	r3, [r7, #12]
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3714      	adds	r7, #20
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056fe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <osDelay+0x16>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	e000      	b.n	8005716 <osDelay+0x18>
 8005714:	2301      	movs	r3, #1
 8005716:	4618      	mov	r0, r3
 8005718:	f000 fa40 	bl	8005b9c <vTaskDelay>
  
  return osOK;
 800571c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005726:	b480      	push	{r7}
 8005728:	b083      	sub	sp, #12
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f103 0208 	add.w	r2, r3, #8
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f04f 32ff 	mov.w	r2, #4294967295
 800573e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f103 0208 	add.w	r2, r3, #8
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f103 0208 	add.w	r2, r3, #8
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800575a:	bf00      	nop
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	1c5a      	adds	r2, r3, #1
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	601a      	str	r2, [r3, #0]
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057de:	d103      	bne.n	80057e8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	691b      	ldr	r3, [r3, #16]
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	e00c      	b.n	8005802 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3308      	adds	r3, #8
 80057ec:	60fb      	str	r3, [r7, #12]
 80057ee:	e002      	b.n	80057f6 <vListInsert+0x2e>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	60fb      	str	r3, [r7, #12]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68ba      	ldr	r2, [r7, #8]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d2f6      	bcs.n	80057f0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	601a      	str	r2, [r3, #0]
}
 800582e:	bf00      	nop
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800583a:	b480      	push	{r7}
 800583c:	b085      	sub	sp, #20
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6892      	ldr	r2, [r2, #8]
 8005850:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	6852      	ldr	r2, [r2, #4]
 800585a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	429a      	cmp	r2, r3
 8005864:	d103      	bne.n	800586e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	689a      	ldr	r2, [r3, #8]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	1e5a      	subs	r2, r3, #1
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800588e:	b580      	push	{r7, lr}
 8005890:	b08e      	sub	sp, #56	; 0x38
 8005892:	af04      	add	r7, sp, #16
 8005894:	60f8      	str	r0, [r7, #12]
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	607a      	str	r2, [r7, #4]
 800589a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800589c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d109      	bne.n	80058b6 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	623b      	str	r3, [r7, #32]
 80058b4:	e7fe      	b.n	80058b4 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80058b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d109      	bne.n	80058d0 <xTaskCreateStatic+0x42>
 80058bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c0:	f383 8811 	msr	BASEPRI, r3
 80058c4:	f3bf 8f6f 	isb	sy
 80058c8:	f3bf 8f4f 	dsb	sy
 80058cc:	61fb      	str	r3, [r7, #28]
 80058ce:	e7fe      	b.n	80058ce <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80058d0:	2354      	movs	r3, #84	; 0x54
 80058d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	2b54      	cmp	r3, #84	; 0x54
 80058d8:	d009      	beq.n	80058ee <xTaskCreateStatic+0x60>
 80058da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058de:	f383 8811 	msr	BASEPRI, r3
 80058e2:	f3bf 8f6f 	isb	sy
 80058e6:	f3bf 8f4f 	dsb	sy
 80058ea:	61bb      	str	r3, [r7, #24]
 80058ec:	e7fe      	b.n	80058ec <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80058ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d01e      	beq.n	8005932 <xTaskCreateStatic+0xa4>
 80058f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d01b      	beq.n	8005932 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80058fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005900:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005902:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	2202      	movs	r2, #2
 8005908:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800590c:	2300      	movs	r3, #0
 800590e:	9303      	str	r3, [sp, #12]
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	9302      	str	r3, [sp, #8]
 8005914:	f107 0314 	add.w	r3, r7, #20
 8005918:	9301      	str	r3, [sp, #4]
 800591a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 f850 	bl	80059ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800592a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800592c:	f000 f8cc 	bl	8005ac8 <prvAddNewTaskToReadyList>
 8005930:	e001      	b.n	8005936 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005936:	697b      	ldr	r3, [r7, #20]
	}
 8005938:	4618      	mov	r0, r3
 800593a:	3728      	adds	r7, #40	; 0x28
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08c      	sub	sp, #48	; 0x30
 8005944:	af04      	add	r7, sp, #16
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	4613      	mov	r3, r2
 800594e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005950:	88fb      	ldrh	r3, [r7, #6]
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4618      	mov	r0, r3
 8005956:	f000 feb5 	bl	80066c4 <pvPortMalloc>
 800595a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00e      	beq.n	8005980 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005962:	2054      	movs	r0, #84	; 0x54
 8005964:	f000 feae 	bl	80066c4 <pvPortMalloc>
 8005968:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	697a      	ldr	r2, [r7, #20]
 8005974:	631a      	str	r2, [r3, #48]	; 0x30
 8005976:	e005      	b.n	8005984 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005978:	6978      	ldr	r0, [r7, #20]
 800597a:	f000 ff65 	bl	8006848 <vPortFree>
 800597e:	e001      	b.n	8005984 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005980:	2300      	movs	r3, #0
 8005982:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d017      	beq.n	80059ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005992:	88fa      	ldrh	r2, [r7, #6]
 8005994:	2300      	movs	r3, #0
 8005996:	9303      	str	r3, [sp, #12]
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	9302      	str	r3, [sp, #8]
 800599c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800599e:	9301      	str	r3, [sp, #4]
 80059a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f80e 	bl	80059ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059ae:	69f8      	ldr	r0, [r7, #28]
 80059b0:	f000 f88a 	bl	8005ac8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80059b4:	2301      	movs	r3, #1
 80059b6:	61bb      	str	r3, [r7, #24]
 80059b8:	e002      	b.n	80059c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80059ba:	f04f 33ff 	mov.w	r3, #4294967295
 80059be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80059c0:	69bb      	ldr	r3, [r7, #24]
	}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3720      	adds	r7, #32
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b088      	sub	sp, #32
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	607a      	str	r2, [r7, #4]
 80059d6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80059d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80059e2:	3b01      	subs	r3, #1
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f023 0307 	bic.w	r3, r3, #7
 80059f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d009      	beq.n	8005a10 <prvInitialiseNewTask+0x46>
 80059fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a00:	f383 8811 	msr	BASEPRI, r3
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	617b      	str	r3, [r7, #20]
 8005a0e:	e7fe      	b.n	8005a0e <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a10:	2300      	movs	r3, #0
 8005a12:	61fb      	str	r3, [r7, #28]
 8005a14:	e012      	b.n	8005a3c <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	7819      	ldrb	r1, [r3, #0]
 8005a1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	4413      	add	r3, r2
 8005a24:	3334      	adds	r3, #52	; 0x34
 8005a26:	460a      	mov	r2, r1
 8005a28:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	4413      	add	r3, r2
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d006      	beq.n	8005a44 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	61fb      	str	r3, [r7, #28]
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	2b0f      	cmp	r3, #15
 8005a40:	d9e9      	bls.n	8005a16 <prvInitialiseNewTask+0x4c>
 8005a42:	e000      	b.n	8005a46 <prvInitialiseNewTask+0x7c>
		{
			break;
 8005a44:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a50:	2b06      	cmp	r3, #6
 8005a52:	d901      	bls.n	8005a58 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a54:	2306      	movs	r3, #6
 8005a56:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a5c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a62:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a66:	2200      	movs	r2, #0
 8005a68:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6c:	3304      	adds	r3, #4
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7ff fe79 	bl	8005766 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a76:	3318      	adds	r3, #24
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7ff fe74 	bl	8005766 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a86:	f1c3 0207 	rsb	r2, r3, #7
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a92:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a96:	2200      	movs	r2, #0
 8005a98:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	68f9      	ldr	r1, [r7, #12]
 8005aa6:	69b8      	ldr	r0, [r7, #24]
 8005aa8:	f000 fc08 	bl	80062bc <pxPortInitialiseStack>
 8005aac:	4602      	mov	r2, r0
 8005aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d002      	beq.n	8005abe <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005abc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005abe:	bf00      	nop
 8005ac0:	3720      	adds	r7, #32
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ad0:	f000 fd1c 	bl	800650c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ad4:	4b2a      	ldr	r3, [pc, #168]	; (8005b80 <prvAddNewTaskToReadyList+0xb8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	4a29      	ldr	r2, [pc, #164]	; (8005b80 <prvAddNewTaskToReadyList+0xb8>)
 8005adc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ade:	4b29      	ldr	r3, [pc, #164]	; (8005b84 <prvAddNewTaskToReadyList+0xbc>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d109      	bne.n	8005afa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005ae6:	4a27      	ldr	r2, [pc, #156]	; (8005b84 <prvAddNewTaskToReadyList+0xbc>)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005aec:	4b24      	ldr	r3, [pc, #144]	; (8005b80 <prvAddNewTaskToReadyList+0xb8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d110      	bne.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005af4:	f000 fabc 	bl	8006070 <prvInitialiseTaskLists>
 8005af8:	e00d      	b.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005afa:	4b23      	ldr	r3, [pc, #140]	; (8005b88 <prvAddNewTaskToReadyList+0xc0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d109      	bne.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b02:	4b20      	ldr	r3, [pc, #128]	; (8005b84 <prvAddNewTaskToReadyList+0xbc>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d802      	bhi.n	8005b16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b10:	4a1c      	ldr	r2, [pc, #112]	; (8005b84 <prvAddNewTaskToReadyList+0xbc>)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b16:	4b1d      	ldr	r3, [pc, #116]	; (8005b8c <prvAddNewTaskToReadyList+0xc4>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	4a1b      	ldr	r2, [pc, #108]	; (8005b8c <prvAddNewTaskToReadyList+0xc4>)
 8005b1e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b24:	2201      	movs	r2, #1
 8005b26:	409a      	lsls	r2, r3
 8005b28:	4b19      	ldr	r3, [pc, #100]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	4a18      	ldr	r2, [pc, #96]	; (8005b90 <prvAddNewTaskToReadyList+0xc8>)
 8005b30:	6013      	str	r3, [r2, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b36:	4613      	mov	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	4a15      	ldr	r2, [pc, #84]	; (8005b94 <prvAddNewTaskToReadyList+0xcc>)
 8005b40:	441a      	add	r2, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	3304      	adds	r3, #4
 8005b46:	4619      	mov	r1, r3
 8005b48:	4610      	mov	r0, r2
 8005b4a:	f7ff fe19 	bl	8005780 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b4e:	f000 fd0b 	bl	8006568 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b52:	4b0d      	ldr	r3, [pc, #52]	; (8005b88 <prvAddNewTaskToReadyList+0xc0>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00e      	beq.n	8005b78 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b5a:	4b0a      	ldr	r3, [pc, #40]	; (8005b84 <prvAddNewTaskToReadyList+0xbc>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d207      	bcs.n	8005b78 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b68:	4b0b      	ldr	r3, [pc, #44]	; (8005b98 <prvAddNewTaskToReadyList+0xd0>)
 8005b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b78:	bf00      	nop
 8005b7a:	3708      	adds	r7, #8
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	20000550 	.word	0x20000550
 8005b84:	20000450 	.word	0x20000450
 8005b88:	2000055c 	.word	0x2000055c
 8005b8c:	2000056c 	.word	0x2000056c
 8005b90:	20000558 	.word	0x20000558
 8005b94:	20000454 	.word	0x20000454
 8005b98:	e000ed04 	.word	0xe000ed04

08005b9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d016      	beq.n	8005bdc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005bae:	4b13      	ldr	r3, [pc, #76]	; (8005bfc <vTaskDelay+0x60>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d009      	beq.n	8005bca <vTaskDelay+0x2e>
 8005bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bba:	f383 8811 	msr	BASEPRI, r3
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f3bf 8f4f 	dsb	sy
 8005bc6:	60bb      	str	r3, [r7, #8]
 8005bc8:	e7fe      	b.n	8005bc8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005bca:	f000 f879 	bl	8005cc0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005bce:	2100      	movs	r1, #0
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 fb0d 	bl	80061f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bd6:	f000 f881 	bl	8005cdc <xTaskResumeAll>
 8005bda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d107      	bne.n	8005bf2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005be2:	4b07      	ldr	r3, [pc, #28]	; (8005c00 <vTaskDelay+0x64>)
 8005be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bf2:	bf00      	nop
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000578 	.word	0x20000578
 8005c00:	e000ed04 	.word	0xe000ed04

08005c04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b08a      	sub	sp, #40	; 0x28
 8005c08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c12:	463a      	mov	r2, r7
 8005c14:	1d39      	adds	r1, r7, #4
 8005c16:	f107 0308 	add.w	r3, r7, #8
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7fb fc98 	bl	8001550 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c20:	6839      	ldr	r1, [r7, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	9202      	str	r2, [sp, #8]
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	2300      	movs	r3, #0
 8005c30:	460a      	mov	r2, r1
 8005c32:	491d      	ldr	r1, [pc, #116]	; (8005ca8 <vTaskStartScheduler+0xa4>)
 8005c34:	481d      	ldr	r0, [pc, #116]	; (8005cac <vTaskStartScheduler+0xa8>)
 8005c36:	f7ff fe2a 	bl	800588e <xTaskCreateStatic>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	4b1c      	ldr	r3, [pc, #112]	; (8005cb0 <vTaskStartScheduler+0xac>)
 8005c3e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c40:	4b1b      	ldr	r3, [pc, #108]	; (8005cb0 <vTaskStartScheduler+0xac>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	617b      	str	r3, [r7, #20]
 8005c4c:	e001      	b.n	8005c52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d115      	bne.n	8005c84 <vTaskStartScheduler+0x80>
 8005c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c5c:	f383 8811 	msr	BASEPRI, r3
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c6a:	4b12      	ldr	r3, [pc, #72]	; (8005cb4 <vTaskStartScheduler+0xb0>)
 8005c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c72:	4b11      	ldr	r3, [pc, #68]	; (8005cb8 <vTaskStartScheduler+0xb4>)
 8005c74:	2201      	movs	r2, #1
 8005c76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005c78:	4b10      	ldr	r3, [pc, #64]	; (8005cbc <vTaskStartScheduler+0xb8>)
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c7e:	f000 fba7 	bl	80063d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c82:	e00d      	b.n	8005ca0 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8a:	d109      	bne.n	8005ca0 <vTaskStartScheduler+0x9c>
 8005c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c90:	f383 8811 	msr	BASEPRI, r3
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	60fb      	str	r3, [r7, #12]
 8005c9e:	e7fe      	b.n	8005c9e <vTaskStartScheduler+0x9a>
}
 8005ca0:	bf00      	nop
 8005ca2:	3718      	adds	r7, #24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	08008730 	.word	0x08008730
 8005cac:	08006041 	.word	0x08006041
 8005cb0:	20000574 	.word	0x20000574
 8005cb4:	20000570 	.word	0x20000570
 8005cb8:	2000055c 	.word	0x2000055c
 8005cbc:	20000554 	.word	0x20000554

08005cc0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005cc4:	4b04      	ldr	r3, [pc, #16]	; (8005cd8 <vTaskSuspendAll+0x18>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4a03      	ldr	r2, [pc, #12]	; (8005cd8 <vTaskSuspendAll+0x18>)
 8005ccc:	6013      	str	r3, [r2, #0]
}
 8005cce:	bf00      	nop
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	20000578 	.word	0x20000578

08005cdc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005cea:	4b41      	ldr	r3, [pc, #260]	; (8005df0 <xTaskResumeAll+0x114>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d109      	bne.n	8005d06 <xTaskResumeAll+0x2a>
 8005cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	603b      	str	r3, [r7, #0]
 8005d04:	e7fe      	b.n	8005d04 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d06:	f000 fc01 	bl	800650c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d0a:	4b39      	ldr	r3, [pc, #228]	; (8005df0 <xTaskResumeAll+0x114>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	4a37      	ldr	r2, [pc, #220]	; (8005df0 <xTaskResumeAll+0x114>)
 8005d12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d14:	4b36      	ldr	r3, [pc, #216]	; (8005df0 <xTaskResumeAll+0x114>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d161      	bne.n	8005de0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d1c:	4b35      	ldr	r3, [pc, #212]	; (8005df4 <xTaskResumeAll+0x118>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d05d      	beq.n	8005de0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d24:	e02e      	b.n	8005d84 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005d26:	4b34      	ldr	r3, [pc, #208]	; (8005df8 <xTaskResumeAll+0x11c>)
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	3318      	adds	r3, #24
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7ff fd81 	bl	800583a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7ff fd7c 	bl	800583a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d46:	2201      	movs	r2, #1
 8005d48:	409a      	lsls	r2, r3
 8005d4a:	4b2c      	ldr	r3, [pc, #176]	; (8005dfc <xTaskResumeAll+0x120>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	4a2a      	ldr	r2, [pc, #168]	; (8005dfc <xTaskResumeAll+0x120>)
 8005d52:	6013      	str	r3, [r2, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d58:	4613      	mov	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	4413      	add	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	4a27      	ldr	r2, [pc, #156]	; (8005e00 <xTaskResumeAll+0x124>)
 8005d62:	441a      	add	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	3304      	adds	r3, #4
 8005d68:	4619      	mov	r1, r3
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	f7ff fd08 	bl	8005780 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d74:	4b23      	ldr	r3, [pc, #140]	; (8005e04 <xTaskResumeAll+0x128>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d302      	bcc.n	8005d84 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8005d7e:	4b22      	ldr	r3, [pc, #136]	; (8005e08 <xTaskResumeAll+0x12c>)
 8005d80:	2201      	movs	r2, #1
 8005d82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d84:	4b1c      	ldr	r3, [pc, #112]	; (8005df8 <xTaskResumeAll+0x11c>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1cc      	bne.n	8005d26 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d001      	beq.n	8005d96 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d92:	f000 fa07 	bl	80061a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005d96:	4b1d      	ldr	r3, [pc, #116]	; (8005e0c <xTaskResumeAll+0x130>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d010      	beq.n	8005dc4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005da2:	f000 f837 	bl	8005e14 <xTaskIncrementTick>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005dac:	4b16      	ldr	r3, [pc, #88]	; (8005e08 <xTaskResumeAll+0x12c>)
 8005dae:	2201      	movs	r2, #1
 8005db0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3b01      	subs	r3, #1
 8005db6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1f1      	bne.n	8005da2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8005dbe:	4b13      	ldr	r3, [pc, #76]	; (8005e0c <xTaskResumeAll+0x130>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005dc4:	4b10      	ldr	r3, [pc, #64]	; (8005e08 <xTaskResumeAll+0x12c>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d009      	beq.n	8005de0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005dd0:	4b0f      	ldr	r3, [pc, #60]	; (8005e10 <xTaskResumeAll+0x134>)
 8005dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005de0:	f000 fbc2 	bl	8006568 <vPortExitCritical>

	return xAlreadyYielded;
 8005de4:	68bb      	ldr	r3, [r7, #8]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20000578 	.word	0x20000578
 8005df4:	20000550 	.word	0x20000550
 8005df8:	20000510 	.word	0x20000510
 8005dfc:	20000558 	.word	0x20000558
 8005e00:	20000454 	.word	0x20000454
 8005e04:	20000450 	.word	0x20000450
 8005e08:	20000564 	.word	0x20000564
 8005e0c:	20000560 	.word	0x20000560
 8005e10:	e000ed04 	.word	0xe000ed04

08005e14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e1e:	4b50      	ldr	r3, [pc, #320]	; (8005f60 <xTaskIncrementTick+0x14c>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f040 808c 	bne.w	8005f40 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e28:	4b4e      	ldr	r3, [pc, #312]	; (8005f64 <xTaskIncrementTick+0x150>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e30:	4a4c      	ldr	r2, [pc, #304]	; (8005f64 <xTaskIncrementTick+0x150>)
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d11f      	bne.n	8005e7c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e3c:	4b4a      	ldr	r3, [pc, #296]	; (8005f68 <xTaskIncrementTick+0x154>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d009      	beq.n	8005e5a <xTaskIncrementTick+0x46>
 8005e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4a:	f383 8811 	msr	BASEPRI, r3
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f3bf 8f4f 	dsb	sy
 8005e56:	603b      	str	r3, [r7, #0]
 8005e58:	e7fe      	b.n	8005e58 <xTaskIncrementTick+0x44>
 8005e5a:	4b43      	ldr	r3, [pc, #268]	; (8005f68 <xTaskIncrementTick+0x154>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	4b42      	ldr	r3, [pc, #264]	; (8005f6c <xTaskIncrementTick+0x158>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a40      	ldr	r2, [pc, #256]	; (8005f68 <xTaskIncrementTick+0x154>)
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	4a40      	ldr	r2, [pc, #256]	; (8005f6c <xTaskIncrementTick+0x158>)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6013      	str	r3, [r2, #0]
 8005e6e:	4b40      	ldr	r3, [pc, #256]	; (8005f70 <xTaskIncrementTick+0x15c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	3301      	adds	r3, #1
 8005e74:	4a3e      	ldr	r2, [pc, #248]	; (8005f70 <xTaskIncrementTick+0x15c>)
 8005e76:	6013      	str	r3, [r2, #0]
 8005e78:	f000 f994 	bl	80061a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e7c:	4b3d      	ldr	r3, [pc, #244]	; (8005f74 <xTaskIncrementTick+0x160>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d34d      	bcc.n	8005f22 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e86:	4b38      	ldr	r3, [pc, #224]	; (8005f68 <xTaskIncrementTick+0x154>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <xTaskIncrementTick+0x80>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <xTaskIncrementTick+0x82>
 8005e94:	2300      	movs	r3, #0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d004      	beq.n	8005ea4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e9a:	4b36      	ldr	r3, [pc, #216]	; (8005f74 <xTaskIncrementTick+0x160>)
 8005e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea0:	601a      	str	r2, [r3, #0]
					break;
 8005ea2:	e03e      	b.n	8005f22 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005ea4:	4b30      	ldr	r3, [pc, #192]	; (8005f68 <xTaskIncrementTick+0x154>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d203      	bcs.n	8005ec4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005ebc:	4a2d      	ldr	r2, [pc, #180]	; (8005f74 <xTaskIncrementTick+0x160>)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6013      	str	r3, [r2, #0]
						break;
 8005ec2:	e02e      	b.n	8005f22 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	3304      	adds	r3, #4
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7ff fcb6 	bl	800583a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d004      	beq.n	8005ee0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	3318      	adds	r3, #24
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7ff fcad 	bl	800583a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	4b23      	ldr	r3, [pc, #140]	; (8005f78 <xTaskIncrementTick+0x164>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	4a22      	ldr	r2, [pc, #136]	; (8005f78 <xTaskIncrementTick+0x164>)
 8005ef0:	6013      	str	r3, [r2, #0]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	4413      	add	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4a1f      	ldr	r2, [pc, #124]	; (8005f7c <xTaskIncrementTick+0x168>)
 8005f00:	441a      	add	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	3304      	adds	r3, #4
 8005f06:	4619      	mov	r1, r3
 8005f08:	4610      	mov	r0, r2
 8005f0a:	f7ff fc39 	bl	8005780 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f12:	4b1b      	ldr	r3, [pc, #108]	; (8005f80 <xTaskIncrementTick+0x16c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d3b4      	bcc.n	8005e86 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f20:	e7b1      	b.n	8005e86 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f22:	4b17      	ldr	r3, [pc, #92]	; (8005f80 <xTaskIncrementTick+0x16c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f28:	4914      	ldr	r1, [pc, #80]	; (8005f7c <xTaskIncrementTick+0x168>)
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	440b      	add	r3, r1
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d907      	bls.n	8005f4a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	e004      	b.n	8005f4a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005f40:	4b10      	ldr	r3, [pc, #64]	; (8005f84 <xTaskIncrementTick+0x170>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3301      	adds	r3, #1
 8005f46:	4a0f      	ldr	r2, [pc, #60]	; (8005f84 <xTaskIncrementTick+0x170>)
 8005f48:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005f4a:	4b0f      	ldr	r3, [pc, #60]	; (8005f88 <xTaskIncrementTick+0x174>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8005f52:	2301      	movs	r3, #1
 8005f54:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005f56:	697b      	ldr	r3, [r7, #20]
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3718      	adds	r7, #24
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	20000578 	.word	0x20000578
 8005f64:	20000554 	.word	0x20000554
 8005f68:	20000508 	.word	0x20000508
 8005f6c:	2000050c 	.word	0x2000050c
 8005f70:	20000568 	.word	0x20000568
 8005f74:	20000570 	.word	0x20000570
 8005f78:	20000558 	.word	0x20000558
 8005f7c:	20000454 	.word	0x20000454
 8005f80:	20000450 	.word	0x20000450
 8005f84:	20000560 	.word	0x20000560
 8005f88:	20000564 	.word	0x20000564

08005f8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f92:	4b26      	ldr	r3, [pc, #152]	; (800602c <vTaskSwitchContext+0xa0>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f9a:	4b25      	ldr	r3, [pc, #148]	; (8006030 <vTaskSwitchContext+0xa4>)
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005fa0:	e03e      	b.n	8006020 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8005fa2:	4b23      	ldr	r3, [pc, #140]	; (8006030 <vTaskSwitchContext+0xa4>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005fa8:	4b22      	ldr	r3, [pc, #136]	; (8006034 <vTaskSwitchContext+0xa8>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	fab3 f383 	clz	r3, r3
 8005fb4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005fb6:	7afb      	ldrb	r3, [r7, #11]
 8005fb8:	f1c3 031f 	rsb	r3, r3, #31
 8005fbc:	617b      	str	r3, [r7, #20]
 8005fbe:	491e      	ldr	r1, [pc, #120]	; (8006038 <vTaskSwitchContext+0xac>)
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4413      	add	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	440b      	add	r3, r1
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d109      	bne.n	8005fe6 <vTaskSwitchContext+0x5a>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	607b      	str	r3, [r7, #4]
 8005fe4:	e7fe      	b.n	8005fe4 <vTaskSwitchContext+0x58>
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	4413      	add	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4a11      	ldr	r2, [pc, #68]	; (8006038 <vTaskSwitchContext+0xac>)
 8005ff2:	4413      	add	r3, r2
 8005ff4:	613b      	str	r3, [r7, #16]
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	605a      	str	r2, [r3, #4]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	3308      	adds	r3, #8
 8006008:	429a      	cmp	r2, r3
 800600a:	d104      	bne.n	8006016 <vTaskSwitchContext+0x8a>
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	685a      	ldr	r2, [r3, #4]
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	605a      	str	r2, [r3, #4]
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	4a07      	ldr	r2, [pc, #28]	; (800603c <vTaskSwitchContext+0xb0>)
 800601e:	6013      	str	r3, [r2, #0]
}
 8006020:	bf00      	nop
 8006022:	371c      	adds	r7, #28
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	20000578 	.word	0x20000578
 8006030:	20000564 	.word	0x20000564
 8006034:	20000558 	.word	0x20000558
 8006038:	20000454 	.word	0x20000454
 800603c:	20000450 	.word	0x20000450

08006040 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006048:	f000 f852 	bl	80060f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800604c:	4b06      	ldr	r3, [pc, #24]	; (8006068 <prvIdleTask+0x28>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d9f9      	bls.n	8006048 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006054:	4b05      	ldr	r3, [pc, #20]	; (800606c <prvIdleTask+0x2c>)
 8006056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006064:	e7f0      	b.n	8006048 <prvIdleTask+0x8>
 8006066:	bf00      	nop
 8006068:	20000454 	.word	0x20000454
 800606c:	e000ed04 	.word	0xe000ed04

08006070 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006076:	2300      	movs	r3, #0
 8006078:	607b      	str	r3, [r7, #4]
 800607a:	e00c      	b.n	8006096 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4413      	add	r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4a12      	ldr	r2, [pc, #72]	; (80060d0 <prvInitialiseTaskLists+0x60>)
 8006088:	4413      	add	r3, r2
 800608a:	4618      	mov	r0, r3
 800608c:	f7ff fb4b 	bl	8005726 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	3301      	adds	r3, #1
 8006094:	607b      	str	r3, [r7, #4]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b06      	cmp	r3, #6
 800609a:	d9ef      	bls.n	800607c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800609c:	480d      	ldr	r0, [pc, #52]	; (80060d4 <prvInitialiseTaskLists+0x64>)
 800609e:	f7ff fb42 	bl	8005726 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80060a2:	480d      	ldr	r0, [pc, #52]	; (80060d8 <prvInitialiseTaskLists+0x68>)
 80060a4:	f7ff fb3f 	bl	8005726 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80060a8:	480c      	ldr	r0, [pc, #48]	; (80060dc <prvInitialiseTaskLists+0x6c>)
 80060aa:	f7ff fb3c 	bl	8005726 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80060ae:	480c      	ldr	r0, [pc, #48]	; (80060e0 <prvInitialiseTaskLists+0x70>)
 80060b0:	f7ff fb39 	bl	8005726 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80060b4:	480b      	ldr	r0, [pc, #44]	; (80060e4 <prvInitialiseTaskLists+0x74>)
 80060b6:	f7ff fb36 	bl	8005726 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80060ba:	4b0b      	ldr	r3, [pc, #44]	; (80060e8 <prvInitialiseTaskLists+0x78>)
 80060bc:	4a05      	ldr	r2, [pc, #20]	; (80060d4 <prvInitialiseTaskLists+0x64>)
 80060be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060c0:	4b0a      	ldr	r3, [pc, #40]	; (80060ec <prvInitialiseTaskLists+0x7c>)
 80060c2:	4a05      	ldr	r2, [pc, #20]	; (80060d8 <prvInitialiseTaskLists+0x68>)
 80060c4:	601a      	str	r2, [r3, #0]
}
 80060c6:	bf00      	nop
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	20000454 	.word	0x20000454
 80060d4:	200004e0 	.word	0x200004e0
 80060d8:	200004f4 	.word	0x200004f4
 80060dc:	20000510 	.word	0x20000510
 80060e0:	20000524 	.word	0x20000524
 80060e4:	2000053c 	.word	0x2000053c
 80060e8:	20000508 	.word	0x20000508
 80060ec:	2000050c 	.word	0x2000050c

080060f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060f6:	e019      	b.n	800612c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80060f8:	f000 fa08 	bl	800650c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80060fc:	4b0f      	ldr	r3, [pc, #60]	; (800613c <prvCheckTasksWaitingTermination+0x4c>)
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	3304      	adds	r3, #4
 8006108:	4618      	mov	r0, r3
 800610a:	f7ff fb96 	bl	800583a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800610e:	4b0c      	ldr	r3, [pc, #48]	; (8006140 <prvCheckTasksWaitingTermination+0x50>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3b01      	subs	r3, #1
 8006114:	4a0a      	ldr	r2, [pc, #40]	; (8006140 <prvCheckTasksWaitingTermination+0x50>)
 8006116:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006118:	4b0a      	ldr	r3, [pc, #40]	; (8006144 <prvCheckTasksWaitingTermination+0x54>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	3b01      	subs	r3, #1
 800611e:	4a09      	ldr	r2, [pc, #36]	; (8006144 <prvCheckTasksWaitingTermination+0x54>)
 8006120:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006122:	f000 fa21 	bl	8006568 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f80e 	bl	8006148 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800612c:	4b05      	ldr	r3, [pc, #20]	; (8006144 <prvCheckTasksWaitingTermination+0x54>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1e1      	bne.n	80060f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006134:	bf00      	nop
 8006136:	3708      	adds	r7, #8
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	20000524 	.word	0x20000524
 8006140:	20000550 	.word	0x20000550
 8006144:	20000538 	.word	0x20000538

08006148 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006156:	2b00      	cmp	r3, #0
 8006158:	d108      	bne.n	800616c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	4618      	mov	r0, r3
 8006160:	f000 fb72 	bl	8006848 <vPortFree>
				vPortFree( pxTCB );
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 fb6f 	bl	8006848 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800616a:	e017      	b.n	800619c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006172:	2b01      	cmp	r3, #1
 8006174:	d103      	bne.n	800617e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fb66 	bl	8006848 <vPortFree>
	}
 800617c:	e00e      	b.n	800619c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006184:	2b02      	cmp	r3, #2
 8006186:	d009      	beq.n	800619c <prvDeleteTCB+0x54>
 8006188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800618c:	f383 8811 	msr	BASEPRI, r3
 8006190:	f3bf 8f6f 	isb	sy
 8006194:	f3bf 8f4f 	dsb	sy
 8006198:	60fb      	str	r3, [r7, #12]
 800619a:	e7fe      	b.n	800619a <prvDeleteTCB+0x52>
	}
 800619c:	bf00      	nop
 800619e:	3710      	adds	r7, #16
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061aa:	4b0f      	ldr	r3, [pc, #60]	; (80061e8 <prvResetNextTaskUnblockTime+0x44>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d101      	bne.n	80061b8 <prvResetNextTaskUnblockTime+0x14>
 80061b4:	2301      	movs	r3, #1
 80061b6:	e000      	b.n	80061ba <prvResetNextTaskUnblockTime+0x16>
 80061b8:	2300      	movs	r3, #0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d004      	beq.n	80061c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80061be:	4b0b      	ldr	r3, [pc, #44]	; (80061ec <prvResetNextTaskUnblockTime+0x48>)
 80061c0:	f04f 32ff 	mov.w	r2, #4294967295
 80061c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80061c6:	e008      	b.n	80061da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80061c8:	4b07      	ldr	r3, [pc, #28]	; (80061e8 <prvResetNextTaskUnblockTime+0x44>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	4a05      	ldr	r2, [pc, #20]	; (80061ec <prvResetNextTaskUnblockTime+0x48>)
 80061d8:	6013      	str	r3, [r2, #0]
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	20000508 	.word	0x20000508
 80061ec:	20000570 	.word	0x20000570

080061f0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80061fa:	4b29      	ldr	r3, [pc, #164]	; (80062a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006200:	4b28      	ldr	r3, [pc, #160]	; (80062a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	3304      	adds	r3, #4
 8006206:	4618      	mov	r0, r3
 8006208:	f7ff fb17 	bl	800583a <uxListRemove>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d10b      	bne.n	800622a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006212:	4b24      	ldr	r3, [pc, #144]	; (80062a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006218:	2201      	movs	r2, #1
 800621a:	fa02 f303 	lsl.w	r3, r2, r3
 800621e:	43da      	mvns	r2, r3
 8006220:	4b21      	ldr	r3, [pc, #132]	; (80062a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4013      	ands	r3, r2
 8006226:	4a20      	ldr	r2, [pc, #128]	; (80062a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006228:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006230:	d10a      	bne.n	8006248 <prvAddCurrentTaskToDelayedList+0x58>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d007      	beq.n	8006248 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006238:	4b1a      	ldr	r3, [pc, #104]	; (80062a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	3304      	adds	r3, #4
 800623e:	4619      	mov	r1, r3
 8006240:	481a      	ldr	r0, [pc, #104]	; (80062ac <prvAddCurrentTaskToDelayedList+0xbc>)
 8006242:	f7ff fa9d 	bl	8005780 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006246:	e026      	b.n	8006296 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4413      	add	r3, r2
 800624e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006250:	4b14      	ldr	r3, [pc, #80]	; (80062a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68ba      	ldr	r2, [r7, #8]
 8006256:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	429a      	cmp	r2, r3
 800625e:	d209      	bcs.n	8006274 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006260:	4b13      	ldr	r3, [pc, #76]	; (80062b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	4b0f      	ldr	r3, [pc, #60]	; (80062a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3304      	adds	r3, #4
 800626a:	4619      	mov	r1, r3
 800626c:	4610      	mov	r0, r2
 800626e:	f7ff faab 	bl	80057c8 <vListInsert>
}
 8006272:	e010      	b.n	8006296 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006274:	4b0f      	ldr	r3, [pc, #60]	; (80062b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	4b0a      	ldr	r3, [pc, #40]	; (80062a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3304      	adds	r3, #4
 800627e:	4619      	mov	r1, r3
 8006280:	4610      	mov	r0, r2
 8006282:	f7ff faa1 	bl	80057c8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006286:	4b0c      	ldr	r3, [pc, #48]	; (80062b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68ba      	ldr	r2, [r7, #8]
 800628c:	429a      	cmp	r2, r3
 800628e:	d202      	bcs.n	8006296 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006290:	4a09      	ldr	r2, [pc, #36]	; (80062b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	6013      	str	r3, [r2, #0]
}
 8006296:	bf00      	nop
 8006298:	3710      	adds	r7, #16
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
 800629e:	bf00      	nop
 80062a0:	20000554 	.word	0x20000554
 80062a4:	20000450 	.word	0x20000450
 80062a8:	20000558 	.word	0x20000558
 80062ac:	2000053c 	.word	0x2000053c
 80062b0:	2000050c 	.word	0x2000050c
 80062b4:	20000508 	.word	0x20000508
 80062b8:	20000570 	.word	0x20000570

080062bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	3b04      	subs	r3, #4
 80062cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80062d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	3b04      	subs	r3, #4
 80062da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f023 0201 	bic.w	r2, r3, #1
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3b04      	subs	r3, #4
 80062ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80062ec:	4a0c      	ldr	r2, [pc, #48]	; (8006320 <pxPortInitialiseStack+0x64>)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	3b14      	subs	r3, #20
 80062f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	3b04      	subs	r3, #4
 8006302:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f06f 0202 	mvn.w	r2, #2
 800630a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	3b20      	subs	r3, #32
 8006310:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006312:	68fb      	ldr	r3, [r7, #12]
}
 8006314:	4618      	mov	r0, r3
 8006316:	3714      	adds	r7, #20
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr
 8006320:	08006325 	.word	0x08006325

08006324 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800632a:	2300      	movs	r3, #0
 800632c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800632e:	4b11      	ldr	r3, [pc, #68]	; (8006374 <prvTaskExitError+0x50>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006336:	d009      	beq.n	800634c <prvTaskExitError+0x28>
 8006338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633c:	f383 8811 	msr	BASEPRI, r3
 8006340:	f3bf 8f6f 	isb	sy
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	e7fe      	b.n	800634a <prvTaskExitError+0x26>
 800634c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006350:	f383 8811 	msr	BASEPRI, r3
 8006354:	f3bf 8f6f 	isb	sy
 8006358:	f3bf 8f4f 	dsb	sy
 800635c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800635e:	bf00      	nop
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d0fc      	beq.n	8006360 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006366:	bf00      	nop
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	20000008 	.word	0x20000008
	...

08006380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006380:	4b07      	ldr	r3, [pc, #28]	; (80063a0 <pxCurrentTCBConst2>)
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	6808      	ldr	r0, [r1, #0]
 8006386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638a:	f380 8809 	msr	PSP, r0
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f04f 0000 	mov.w	r0, #0
 8006396:	f380 8811 	msr	BASEPRI, r0
 800639a:	4770      	bx	lr
 800639c:	f3af 8000 	nop.w

080063a0 <pxCurrentTCBConst2>:
 80063a0:	20000450 	.word	0x20000450
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80063a4:	bf00      	nop
 80063a6:	bf00      	nop

080063a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80063a8:	4808      	ldr	r0, [pc, #32]	; (80063cc <prvPortStartFirstTask+0x24>)
 80063aa:	6800      	ldr	r0, [r0, #0]
 80063ac:	6800      	ldr	r0, [r0, #0]
 80063ae:	f380 8808 	msr	MSP, r0
 80063b2:	f04f 0000 	mov.w	r0, #0
 80063b6:	f380 8814 	msr	CONTROL, r0
 80063ba:	b662      	cpsie	i
 80063bc:	b661      	cpsie	f
 80063be:	f3bf 8f4f 	dsb	sy
 80063c2:	f3bf 8f6f 	isb	sy
 80063c6:	df00      	svc	0
 80063c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80063ca:	bf00      	nop
 80063cc:	e000ed08 	.word	0xe000ed08

080063d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80063d6:	4b44      	ldr	r3, [pc, #272]	; (80064e8 <xPortStartScheduler+0x118>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a44      	ldr	r2, [pc, #272]	; (80064ec <xPortStartScheduler+0x11c>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d109      	bne.n	80063f4 <xPortStartScheduler+0x24>
 80063e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e4:	f383 8811 	msr	BASEPRI, r3
 80063e8:	f3bf 8f6f 	isb	sy
 80063ec:	f3bf 8f4f 	dsb	sy
 80063f0:	613b      	str	r3, [r7, #16]
 80063f2:	e7fe      	b.n	80063f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80063f4:	4b3c      	ldr	r3, [pc, #240]	; (80064e8 <xPortStartScheduler+0x118>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a3d      	ldr	r2, [pc, #244]	; (80064f0 <xPortStartScheduler+0x120>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d109      	bne.n	8006412 <xPortStartScheduler+0x42>
 80063fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006402:	f383 8811 	msr	BASEPRI, r3
 8006406:	f3bf 8f6f 	isb	sy
 800640a:	f3bf 8f4f 	dsb	sy
 800640e:	60fb      	str	r3, [r7, #12]
 8006410:	e7fe      	b.n	8006410 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006412:	4b38      	ldr	r3, [pc, #224]	; (80064f4 <xPortStartScheduler+0x124>)
 8006414:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	b2db      	uxtb	r3, r3
 800641c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	22ff      	movs	r2, #255	; 0xff
 8006422:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	b2db      	uxtb	r3, r3
 800642a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800642c:	78fb      	ldrb	r3, [r7, #3]
 800642e:	b2db      	uxtb	r3, r3
 8006430:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006434:	b2da      	uxtb	r2, r3
 8006436:	4b30      	ldr	r3, [pc, #192]	; (80064f8 <xPortStartScheduler+0x128>)
 8006438:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800643a:	4b30      	ldr	r3, [pc, #192]	; (80064fc <xPortStartScheduler+0x12c>)
 800643c:	2207      	movs	r2, #7
 800643e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006440:	e009      	b.n	8006456 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8006442:	4b2e      	ldr	r3, [pc, #184]	; (80064fc <xPortStartScheduler+0x12c>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3b01      	subs	r3, #1
 8006448:	4a2c      	ldr	r2, [pc, #176]	; (80064fc <xPortStartScheduler+0x12c>)
 800644a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800644c:	78fb      	ldrb	r3, [r7, #3]
 800644e:	b2db      	uxtb	r3, r3
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	b2db      	uxtb	r3, r3
 8006454:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006456:	78fb      	ldrb	r3, [r7, #3]
 8006458:	b2db      	uxtb	r3, r3
 800645a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800645e:	2b80      	cmp	r3, #128	; 0x80
 8006460:	d0ef      	beq.n	8006442 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006462:	4b26      	ldr	r3, [pc, #152]	; (80064fc <xPortStartScheduler+0x12c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f1c3 0307 	rsb	r3, r3, #7
 800646a:	2b04      	cmp	r3, #4
 800646c:	d009      	beq.n	8006482 <xPortStartScheduler+0xb2>
 800646e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006472:	f383 8811 	msr	BASEPRI, r3
 8006476:	f3bf 8f6f 	isb	sy
 800647a:	f3bf 8f4f 	dsb	sy
 800647e:	60bb      	str	r3, [r7, #8]
 8006480:	e7fe      	b.n	8006480 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006482:	4b1e      	ldr	r3, [pc, #120]	; (80064fc <xPortStartScheduler+0x12c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	4a1c      	ldr	r2, [pc, #112]	; (80064fc <xPortStartScheduler+0x12c>)
 800648a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800648c:	4b1b      	ldr	r3, [pc, #108]	; (80064fc <xPortStartScheduler+0x12c>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006494:	4a19      	ldr	r2, [pc, #100]	; (80064fc <xPortStartScheduler+0x12c>)
 8006496:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	b2da      	uxtb	r2, r3
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064a0:	4b17      	ldr	r3, [pc, #92]	; (8006500 <xPortStartScheduler+0x130>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a16      	ldr	r2, [pc, #88]	; (8006500 <xPortStartScheduler+0x130>)
 80064a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80064ac:	4b14      	ldr	r3, [pc, #80]	; (8006500 <xPortStartScheduler+0x130>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a13      	ldr	r2, [pc, #76]	; (8006500 <xPortStartScheduler+0x130>)
 80064b2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80064b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80064b8:	f000 f8d6 	bl	8006668 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80064bc:	4b11      	ldr	r3, [pc, #68]	; (8006504 <xPortStartScheduler+0x134>)
 80064be:	2200      	movs	r2, #0
 80064c0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80064c2:	f000 f8f5 	bl	80066b0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80064c6:	4b10      	ldr	r3, [pc, #64]	; (8006508 <xPortStartScheduler+0x138>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a0f      	ldr	r2, [pc, #60]	; (8006508 <xPortStartScheduler+0x138>)
 80064cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80064d0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80064d2:	f7ff ff69 	bl	80063a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80064d6:	f7ff fd59 	bl	8005f8c <vTaskSwitchContext>
	prvTaskExitError();
 80064da:	f7ff ff23 	bl	8006324 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3718      	adds	r7, #24
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	e000ed00 	.word	0xe000ed00
 80064ec:	410fc271 	.word	0x410fc271
 80064f0:	410fc270 	.word	0x410fc270
 80064f4:	e000e400 	.word	0xe000e400
 80064f8:	2000057c 	.word	0x2000057c
 80064fc:	20000580 	.word	0x20000580
 8006500:	e000ed20 	.word	0xe000ed20
 8006504:	20000008 	.word	0x20000008
 8006508:	e000ef34 	.word	0xe000ef34

0800650c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006516:	f383 8811 	msr	BASEPRI, r3
 800651a:	f3bf 8f6f 	isb	sy
 800651e:	f3bf 8f4f 	dsb	sy
 8006522:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006524:	4b0e      	ldr	r3, [pc, #56]	; (8006560 <vPortEnterCritical+0x54>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	3301      	adds	r3, #1
 800652a:	4a0d      	ldr	r2, [pc, #52]	; (8006560 <vPortEnterCritical+0x54>)
 800652c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800652e:	4b0c      	ldr	r3, [pc, #48]	; (8006560 <vPortEnterCritical+0x54>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d10e      	bne.n	8006554 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006536:	4b0b      	ldr	r3, [pc, #44]	; (8006564 <vPortEnterCritical+0x58>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	b2db      	uxtb	r3, r3
 800653c:	2b00      	cmp	r3, #0
 800653e:	d009      	beq.n	8006554 <vPortEnterCritical+0x48>
 8006540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006544:	f383 8811 	msr	BASEPRI, r3
 8006548:	f3bf 8f6f 	isb	sy
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	603b      	str	r3, [r7, #0]
 8006552:	e7fe      	b.n	8006552 <vPortEnterCritical+0x46>
	}
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	20000008 	.word	0x20000008
 8006564:	e000ed04 	.word	0xe000ed04

08006568 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800656e:	4b11      	ldr	r3, [pc, #68]	; (80065b4 <vPortExitCritical+0x4c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d109      	bne.n	800658a <vPortExitCritical+0x22>
 8006576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	607b      	str	r3, [r7, #4]
 8006588:	e7fe      	b.n	8006588 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800658a:	4b0a      	ldr	r3, [pc, #40]	; (80065b4 <vPortExitCritical+0x4c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3b01      	subs	r3, #1
 8006590:	4a08      	ldr	r2, [pc, #32]	; (80065b4 <vPortExitCritical+0x4c>)
 8006592:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006594:	4b07      	ldr	r3, [pc, #28]	; (80065b4 <vPortExitCritical+0x4c>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d104      	bne.n	80065a6 <vPortExitCritical+0x3e>
 800659c:	2300      	movs	r3, #0
 800659e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80065a6:	bf00      	nop
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	20000008 	.word	0x20000008
	...

080065c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80065c0:	f3ef 8009 	mrs	r0, PSP
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	4b15      	ldr	r3, [pc, #84]	; (8006620 <pxCurrentTCBConst>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	f01e 0f10 	tst.w	lr, #16
 80065d0:	bf08      	it	eq
 80065d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80065d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065da:	6010      	str	r0, [r2, #0]
 80065dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80065e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80065e4:	f380 8811 	msr	BASEPRI, r0
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	f3bf 8f6f 	isb	sy
 80065f0:	f7ff fccc 	bl	8005f8c <vTaskSwitchContext>
 80065f4:	f04f 0000 	mov.w	r0, #0
 80065f8:	f380 8811 	msr	BASEPRI, r0
 80065fc:	bc09      	pop	{r0, r3}
 80065fe:	6819      	ldr	r1, [r3, #0]
 8006600:	6808      	ldr	r0, [r1, #0]
 8006602:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006606:	f01e 0f10 	tst.w	lr, #16
 800660a:	bf08      	it	eq
 800660c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006610:	f380 8809 	msr	PSP, r0
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	f3af 8000 	nop.w

08006620 <pxCurrentTCBConst>:
 8006620:	20000450 	.word	0x20000450
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop

08006628 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006640:	f7ff fbe8 	bl	8005e14 <xTaskIncrementTick>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800664a:	4b06      	ldr	r3, [pc, #24]	; (8006664 <SysTick_Handler+0x3c>)
 800664c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006650:	601a      	str	r2, [r3, #0]
 8006652:	2300      	movs	r3, #0
 8006654:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800665c:	bf00      	nop
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	e000ed04 	.word	0xe000ed04

08006668 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006668:	b480      	push	{r7}
 800666a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800666c:	4b0b      	ldr	r3, [pc, #44]	; (800669c <vPortSetupTimerInterrupt+0x34>)
 800666e:	2200      	movs	r2, #0
 8006670:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006672:	4b0b      	ldr	r3, [pc, #44]	; (80066a0 <vPortSetupTimerInterrupt+0x38>)
 8006674:	2200      	movs	r2, #0
 8006676:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006678:	4b0a      	ldr	r3, [pc, #40]	; (80066a4 <vPortSetupTimerInterrupt+0x3c>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a0a      	ldr	r2, [pc, #40]	; (80066a8 <vPortSetupTimerInterrupt+0x40>)
 800667e:	fba2 2303 	umull	r2, r3, r2, r3
 8006682:	099b      	lsrs	r3, r3, #6
 8006684:	4a09      	ldr	r2, [pc, #36]	; (80066ac <vPortSetupTimerInterrupt+0x44>)
 8006686:	3b01      	subs	r3, #1
 8006688:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800668a:	4b04      	ldr	r3, [pc, #16]	; (800669c <vPortSetupTimerInterrupt+0x34>)
 800668c:	2207      	movs	r2, #7
 800668e:	601a      	str	r2, [r3, #0]
}
 8006690:	bf00      	nop
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop
 800669c:	e000e010 	.word	0xe000e010
 80066a0:	e000e018 	.word	0xe000e018
 80066a4:	20000000 	.word	0x20000000
 80066a8:	10624dd3 	.word	0x10624dd3
 80066ac:	e000e014 	.word	0xe000e014

080066b0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80066b0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80066c0 <vPortEnableVFP+0x10>
 80066b4:	6801      	ldr	r1, [r0, #0]
 80066b6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80066ba:	6001      	str	r1, [r0, #0]
 80066bc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80066be:	bf00      	nop
 80066c0:	e000ed88 	.word	0xe000ed88

080066c4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b08a      	sub	sp, #40	; 0x28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80066cc:	2300      	movs	r3, #0
 80066ce:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80066d0:	f7ff faf6 	bl	8005cc0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80066d4:	4b57      	ldr	r3, [pc, #348]	; (8006834 <pvPortMalloc+0x170>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d101      	bne.n	80066e0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80066dc:	f000 f90c 	bl	80068f8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80066e0:	4b55      	ldr	r3, [pc, #340]	; (8006838 <pvPortMalloc+0x174>)
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4013      	ands	r3, r2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f040 808c 	bne.w	8006806 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d01c      	beq.n	800672e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80066f4:	2208      	movs	r2, #8
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4413      	add	r3, r2
 80066fa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f003 0307 	and.w	r3, r3, #7
 8006702:	2b00      	cmp	r3, #0
 8006704:	d013      	beq.n	800672e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f023 0307 	bic.w	r3, r3, #7
 800670c:	3308      	adds	r3, #8
 800670e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f003 0307 	and.w	r3, r3, #7
 8006716:	2b00      	cmp	r3, #0
 8006718:	d009      	beq.n	800672e <pvPortMalloc+0x6a>
	__asm volatile
 800671a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671e:	f383 8811 	msr	BASEPRI, r3
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	f3bf 8f4f 	dsb	sy
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	e7fe      	b.n	800672c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d068      	beq.n	8006806 <pvPortMalloc+0x142>
 8006734:	4b41      	ldr	r3, [pc, #260]	; (800683c <pvPortMalloc+0x178>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	429a      	cmp	r2, r3
 800673c:	d863      	bhi.n	8006806 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800673e:	4b40      	ldr	r3, [pc, #256]	; (8006840 <pvPortMalloc+0x17c>)
 8006740:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006742:	4b3f      	ldr	r3, [pc, #252]	; (8006840 <pvPortMalloc+0x17c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006748:	e004      	b.n	8006754 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800674a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	687a      	ldr	r2, [r7, #4]
 800675a:	429a      	cmp	r2, r3
 800675c:	d903      	bls.n	8006766 <pvPortMalloc+0xa2>
 800675e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1f1      	bne.n	800674a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006766:	4b33      	ldr	r3, [pc, #204]	; (8006834 <pvPortMalloc+0x170>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800676c:	429a      	cmp	r2, r3
 800676e:	d04a      	beq.n	8006806 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2208      	movs	r2, #8
 8006776:	4413      	add	r3, r2
 8006778:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800677a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	6a3b      	ldr	r3, [r7, #32]
 8006780:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	1ad2      	subs	r2, r2, r3
 800678a:	2308      	movs	r3, #8
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	429a      	cmp	r2, r3
 8006790:	d91e      	bls.n	80067d0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4413      	add	r3, r2
 8006798:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	f003 0307 	and.w	r3, r3, #7
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d009      	beq.n	80067b8 <pvPortMalloc+0xf4>
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
 80067b4:	613b      	str	r3, [r7, #16]
 80067b6:	e7fe      	b.n	80067b6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80067b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ba:	685a      	ldr	r2, [r3, #4]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	1ad2      	subs	r2, r2, r3
 80067c0:	69bb      	ldr	r3, [r7, #24]
 80067c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80067c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80067ca:	69b8      	ldr	r0, [r7, #24]
 80067cc:	f000 f8f6 	bl	80069bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80067d0:	4b1a      	ldr	r3, [pc, #104]	; (800683c <pvPortMalloc+0x178>)
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	4a18      	ldr	r2, [pc, #96]	; (800683c <pvPortMalloc+0x178>)
 80067dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80067de:	4b17      	ldr	r3, [pc, #92]	; (800683c <pvPortMalloc+0x178>)
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b18      	ldr	r3, [pc, #96]	; (8006844 <pvPortMalloc+0x180>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d203      	bcs.n	80067f2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80067ea:	4b14      	ldr	r3, [pc, #80]	; (800683c <pvPortMalloc+0x178>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a15      	ldr	r2, [pc, #84]	; (8006844 <pvPortMalloc+0x180>)
 80067f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80067f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	4b10      	ldr	r3, [pc, #64]	; (8006838 <pvPortMalloc+0x174>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	431a      	orrs	r2, r3
 80067fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006806:	f7ff fa69 	bl	8005cdc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	f003 0307 	and.w	r3, r3, #7
 8006810:	2b00      	cmp	r3, #0
 8006812:	d009      	beq.n	8006828 <pvPortMalloc+0x164>
 8006814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006818:	f383 8811 	msr	BASEPRI, r3
 800681c:	f3bf 8f6f 	isb	sy
 8006820:	f3bf 8f4f 	dsb	sy
 8006824:	60fb      	str	r3, [r7, #12]
 8006826:	e7fe      	b.n	8006826 <pvPortMalloc+0x162>
	return pvReturn;
 8006828:	69fb      	ldr	r3, [r7, #28]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3728      	adds	r7, #40	; 0x28
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	2000418c 	.word	0x2000418c
 8006838:	20004198 	.word	0x20004198
 800683c:	20004190 	.word	0x20004190
 8006840:	20004184 	.word	0x20004184
 8006844:	20004194 	.word	0x20004194

08006848 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b086      	sub	sp, #24
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d046      	beq.n	80068e8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800685a:	2308      	movs	r3, #8
 800685c:	425b      	negs	r3, r3
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	4413      	add	r3, r2
 8006862:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	4b20      	ldr	r3, [pc, #128]	; (80068f0 <vPortFree+0xa8>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4013      	ands	r3, r2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d109      	bne.n	800688a <vPortFree+0x42>
 8006876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	60fb      	str	r3, [r7, #12]
 8006888:	e7fe      	b.n	8006888 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d009      	beq.n	80068a6 <vPortFree+0x5e>
 8006892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	60bb      	str	r3, [r7, #8]
 80068a4:	e7fe      	b.n	80068a4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	685a      	ldr	r2, [r3, #4]
 80068aa:	4b11      	ldr	r3, [pc, #68]	; (80068f0 <vPortFree+0xa8>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4013      	ands	r3, r2
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d019      	beq.n	80068e8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d115      	bne.n	80068e8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <vPortFree+0xa8>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	43db      	mvns	r3, r3
 80068c6:	401a      	ands	r2, r3
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80068cc:	f7ff f9f8 	bl	8005cc0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	4b07      	ldr	r3, [pc, #28]	; (80068f4 <vPortFree+0xac>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4413      	add	r3, r2
 80068da:	4a06      	ldr	r2, [pc, #24]	; (80068f4 <vPortFree+0xac>)
 80068dc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80068de:	6938      	ldr	r0, [r7, #16]
 80068e0:	f000 f86c 	bl	80069bc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80068e4:	f7ff f9fa 	bl	8005cdc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80068e8:	bf00      	nop
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	20004198 	.word	0x20004198
 80068f4:	20004190 	.word	0x20004190

080068f8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80068fe:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006902:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006904:	4b27      	ldr	r3, [pc, #156]	; (80069a4 <prvHeapInit+0xac>)
 8006906:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00c      	beq.n	800692c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	3307      	adds	r3, #7
 8006916:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0307 	bic.w	r3, r3, #7
 800691e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006920:	68ba      	ldr	r2, [r7, #8]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	4a1f      	ldr	r2, [pc, #124]	; (80069a4 <prvHeapInit+0xac>)
 8006928:	4413      	add	r3, r2
 800692a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006930:	4a1d      	ldr	r2, [pc, #116]	; (80069a8 <prvHeapInit+0xb0>)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006936:	4b1c      	ldr	r3, [pc, #112]	; (80069a8 <prvHeapInit+0xb0>)
 8006938:	2200      	movs	r2, #0
 800693a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	4413      	add	r3, r2
 8006942:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006944:	2208      	movs	r2, #8
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	1a9b      	subs	r3, r3, r2
 800694a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f023 0307 	bic.w	r3, r3, #7
 8006952:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4a15      	ldr	r2, [pc, #84]	; (80069ac <prvHeapInit+0xb4>)
 8006958:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800695a:	4b14      	ldr	r3, [pc, #80]	; (80069ac <prvHeapInit+0xb4>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2200      	movs	r2, #0
 8006960:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006962:	4b12      	ldr	r3, [pc, #72]	; (80069ac <prvHeapInit+0xb4>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2200      	movs	r2, #0
 8006968:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	1ad2      	subs	r2, r2, r3
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006978:	4b0c      	ldr	r3, [pc, #48]	; (80069ac <prvHeapInit+0xb4>)
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	4a0a      	ldr	r2, [pc, #40]	; (80069b0 <prvHeapInit+0xb8>)
 8006986:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	4a09      	ldr	r2, [pc, #36]	; (80069b4 <prvHeapInit+0xbc>)
 800698e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006990:	4b09      	ldr	r3, [pc, #36]	; (80069b8 <prvHeapInit+0xc0>)
 8006992:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006996:	601a      	str	r2, [r3, #0]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	20000584 	.word	0x20000584
 80069a8:	20004184 	.word	0x20004184
 80069ac:	2000418c 	.word	0x2000418c
 80069b0:	20004194 	.word	0x20004194
 80069b4:	20004190 	.word	0x20004190
 80069b8:	20004198 	.word	0x20004198

080069bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80069c4:	4b28      	ldr	r3, [pc, #160]	; (8006a68 <prvInsertBlockIntoFreeList+0xac>)
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	e002      	b.n	80069d0 <prvInsertBlockIntoFreeList+0x14>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d8f7      	bhi.n	80069ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	68ba      	ldr	r2, [r7, #8]
 80069e4:	4413      	add	r3, r2
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d108      	bne.n	80069fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	441a      	add	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	68ba      	ldr	r2, [r7, #8]
 8006a08:	441a      	add	r2, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d118      	bne.n	8006a44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	4b15      	ldr	r3, [pc, #84]	; (8006a6c <prvInsertBlockIntoFreeList+0xb0>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d00d      	beq.n	8006a3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	441a      	add	r2, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	601a      	str	r2, [r3, #0]
 8006a38:	e008      	b.n	8006a4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a3a:	4b0c      	ldr	r3, [pc, #48]	; (8006a6c <prvInsertBlockIntoFreeList+0xb0>)
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	e003      	b.n	8006a4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d002      	beq.n	8006a5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a5a:	bf00      	nop
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	20004184 	.word	0x20004184
 8006a6c:	2000418c 	.word	0x2000418c

08006a70 <__errno>:
 8006a70:	4b01      	ldr	r3, [pc, #4]	; (8006a78 <__errno+0x8>)
 8006a72:	6818      	ldr	r0, [r3, #0]
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	2000000c 	.word	0x2000000c

08006a7c <__libc_init_array>:
 8006a7c:	b570      	push	{r4, r5, r6, lr}
 8006a7e:	4e0d      	ldr	r6, [pc, #52]	; (8006ab4 <__libc_init_array+0x38>)
 8006a80:	4c0d      	ldr	r4, [pc, #52]	; (8006ab8 <__libc_init_array+0x3c>)
 8006a82:	1ba4      	subs	r4, r4, r6
 8006a84:	10a4      	asrs	r4, r4, #2
 8006a86:	2500      	movs	r5, #0
 8006a88:	42a5      	cmp	r5, r4
 8006a8a:	d109      	bne.n	8006aa0 <__libc_init_array+0x24>
 8006a8c:	4e0b      	ldr	r6, [pc, #44]	; (8006abc <__libc_init_array+0x40>)
 8006a8e:	4c0c      	ldr	r4, [pc, #48]	; (8006ac0 <__libc_init_array+0x44>)
 8006a90:	f001 fd46 	bl	8008520 <_init>
 8006a94:	1ba4      	subs	r4, r4, r6
 8006a96:	10a4      	asrs	r4, r4, #2
 8006a98:	2500      	movs	r5, #0
 8006a9a:	42a5      	cmp	r5, r4
 8006a9c:	d105      	bne.n	8006aaa <__libc_init_array+0x2e>
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006aa4:	4798      	blx	r3
 8006aa6:	3501      	adds	r5, #1
 8006aa8:	e7ee      	b.n	8006a88 <__libc_init_array+0xc>
 8006aaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006aae:	4798      	blx	r3
 8006ab0:	3501      	adds	r5, #1
 8006ab2:	e7f2      	b.n	8006a9a <__libc_init_array+0x1e>
 8006ab4:	08008988 	.word	0x08008988
 8006ab8:	08008988 	.word	0x08008988
 8006abc:	08008988 	.word	0x08008988
 8006ac0:	0800898c 	.word	0x0800898c

08006ac4 <memcpy>:
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	1e43      	subs	r3, r0, #1
 8006ac8:	440a      	add	r2, r1
 8006aca:	4291      	cmp	r1, r2
 8006acc:	d100      	bne.n	8006ad0 <memcpy+0xc>
 8006ace:	bd10      	pop	{r4, pc}
 8006ad0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ad4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ad8:	e7f7      	b.n	8006aca <memcpy+0x6>

08006ada <memset>:
 8006ada:	4402      	add	r2, r0
 8006adc:	4603      	mov	r3, r0
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d100      	bne.n	8006ae4 <memset+0xa>
 8006ae2:	4770      	bx	lr
 8006ae4:	f803 1b01 	strb.w	r1, [r3], #1
 8006ae8:	e7f9      	b.n	8006ade <memset+0x4>

08006aea <__cvt>:
 8006aea:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aee:	ec55 4b10 	vmov	r4, r5, d0
 8006af2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006af4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006af8:	2d00      	cmp	r5, #0
 8006afa:	460e      	mov	r6, r1
 8006afc:	4691      	mov	r9, r2
 8006afe:	4619      	mov	r1, r3
 8006b00:	bfb8      	it	lt
 8006b02:	4622      	movlt	r2, r4
 8006b04:	462b      	mov	r3, r5
 8006b06:	f027 0720 	bic.w	r7, r7, #32
 8006b0a:	bfbb      	ittet	lt
 8006b0c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006b10:	461d      	movlt	r5, r3
 8006b12:	2300      	movge	r3, #0
 8006b14:	232d      	movlt	r3, #45	; 0x2d
 8006b16:	bfb8      	it	lt
 8006b18:	4614      	movlt	r4, r2
 8006b1a:	2f46      	cmp	r7, #70	; 0x46
 8006b1c:	700b      	strb	r3, [r1, #0]
 8006b1e:	d004      	beq.n	8006b2a <__cvt+0x40>
 8006b20:	2f45      	cmp	r7, #69	; 0x45
 8006b22:	d100      	bne.n	8006b26 <__cvt+0x3c>
 8006b24:	3601      	adds	r6, #1
 8006b26:	2102      	movs	r1, #2
 8006b28:	e000      	b.n	8006b2c <__cvt+0x42>
 8006b2a:	2103      	movs	r1, #3
 8006b2c:	ab03      	add	r3, sp, #12
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	ab02      	add	r3, sp, #8
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	4632      	mov	r2, r6
 8006b36:	4653      	mov	r3, sl
 8006b38:	ec45 4b10 	vmov	d0, r4, r5
 8006b3c:	f000 fbac 	bl	8007298 <_dtoa_r>
 8006b40:	2f47      	cmp	r7, #71	; 0x47
 8006b42:	4680      	mov	r8, r0
 8006b44:	d102      	bne.n	8006b4c <__cvt+0x62>
 8006b46:	f019 0f01 	tst.w	r9, #1
 8006b4a:	d026      	beq.n	8006b9a <__cvt+0xb0>
 8006b4c:	2f46      	cmp	r7, #70	; 0x46
 8006b4e:	eb08 0906 	add.w	r9, r8, r6
 8006b52:	d111      	bne.n	8006b78 <__cvt+0x8e>
 8006b54:	f898 3000 	ldrb.w	r3, [r8]
 8006b58:	2b30      	cmp	r3, #48	; 0x30
 8006b5a:	d10a      	bne.n	8006b72 <__cvt+0x88>
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	2300      	movs	r3, #0
 8006b60:	4620      	mov	r0, r4
 8006b62:	4629      	mov	r1, r5
 8006b64:	f7f9 ff60 	bl	8000a28 <__aeabi_dcmpeq>
 8006b68:	b918      	cbnz	r0, 8006b72 <__cvt+0x88>
 8006b6a:	f1c6 0601 	rsb	r6, r6, #1
 8006b6e:	f8ca 6000 	str.w	r6, [sl]
 8006b72:	f8da 3000 	ldr.w	r3, [sl]
 8006b76:	4499      	add	r9, r3
 8006b78:	2200      	movs	r2, #0
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	4629      	mov	r1, r5
 8006b80:	f7f9 ff52 	bl	8000a28 <__aeabi_dcmpeq>
 8006b84:	b938      	cbnz	r0, 8006b96 <__cvt+0xac>
 8006b86:	2230      	movs	r2, #48	; 0x30
 8006b88:	9b03      	ldr	r3, [sp, #12]
 8006b8a:	454b      	cmp	r3, r9
 8006b8c:	d205      	bcs.n	8006b9a <__cvt+0xb0>
 8006b8e:	1c59      	adds	r1, r3, #1
 8006b90:	9103      	str	r1, [sp, #12]
 8006b92:	701a      	strb	r2, [r3, #0]
 8006b94:	e7f8      	b.n	8006b88 <__cvt+0x9e>
 8006b96:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b9a:	9b03      	ldr	r3, [sp, #12]
 8006b9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b9e:	eba3 0308 	sub.w	r3, r3, r8
 8006ba2:	4640      	mov	r0, r8
 8006ba4:	6013      	str	r3, [r2, #0]
 8006ba6:	b004      	add	sp, #16
 8006ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006bac <__exponent>:
 8006bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bae:	2900      	cmp	r1, #0
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	bfba      	itte	lt
 8006bb4:	4249      	neglt	r1, r1
 8006bb6:	232d      	movlt	r3, #45	; 0x2d
 8006bb8:	232b      	movge	r3, #43	; 0x2b
 8006bba:	2909      	cmp	r1, #9
 8006bbc:	f804 2b02 	strb.w	r2, [r4], #2
 8006bc0:	7043      	strb	r3, [r0, #1]
 8006bc2:	dd20      	ble.n	8006c06 <__exponent+0x5a>
 8006bc4:	f10d 0307 	add.w	r3, sp, #7
 8006bc8:	461f      	mov	r7, r3
 8006bca:	260a      	movs	r6, #10
 8006bcc:	fb91 f5f6 	sdiv	r5, r1, r6
 8006bd0:	fb06 1115 	mls	r1, r6, r5, r1
 8006bd4:	3130      	adds	r1, #48	; 0x30
 8006bd6:	2d09      	cmp	r5, #9
 8006bd8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006bdc:	f103 32ff 	add.w	r2, r3, #4294967295
 8006be0:	4629      	mov	r1, r5
 8006be2:	dc09      	bgt.n	8006bf8 <__exponent+0x4c>
 8006be4:	3130      	adds	r1, #48	; 0x30
 8006be6:	3b02      	subs	r3, #2
 8006be8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006bec:	42bb      	cmp	r3, r7
 8006bee:	4622      	mov	r2, r4
 8006bf0:	d304      	bcc.n	8006bfc <__exponent+0x50>
 8006bf2:	1a10      	subs	r0, r2, r0
 8006bf4:	b003      	add	sp, #12
 8006bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	e7e7      	b.n	8006bcc <__exponent+0x20>
 8006bfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c00:	f804 2b01 	strb.w	r2, [r4], #1
 8006c04:	e7f2      	b.n	8006bec <__exponent+0x40>
 8006c06:	2330      	movs	r3, #48	; 0x30
 8006c08:	4419      	add	r1, r3
 8006c0a:	7083      	strb	r3, [r0, #2]
 8006c0c:	1d02      	adds	r2, r0, #4
 8006c0e:	70c1      	strb	r1, [r0, #3]
 8006c10:	e7ef      	b.n	8006bf2 <__exponent+0x46>
	...

08006c14 <_printf_float>:
 8006c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c18:	b08d      	sub	sp, #52	; 0x34
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006c20:	4616      	mov	r6, r2
 8006c22:	461f      	mov	r7, r3
 8006c24:	4605      	mov	r5, r0
 8006c26:	f001 f8ef 	bl	8007e08 <_localeconv_r>
 8006c2a:	6803      	ldr	r3, [r0, #0]
 8006c2c:	9304      	str	r3, [sp, #16]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7f9 face 	bl	80001d0 <strlen>
 8006c34:	2300      	movs	r3, #0
 8006c36:	930a      	str	r3, [sp, #40]	; 0x28
 8006c38:	f8d8 3000 	ldr.w	r3, [r8]
 8006c3c:	9005      	str	r0, [sp, #20]
 8006c3e:	3307      	adds	r3, #7
 8006c40:	f023 0307 	bic.w	r3, r3, #7
 8006c44:	f103 0208 	add.w	r2, r3, #8
 8006c48:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c4c:	f8d4 b000 	ldr.w	fp, [r4]
 8006c50:	f8c8 2000 	str.w	r2, [r8]
 8006c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c58:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c5c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c60:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c64:	9307      	str	r3, [sp, #28]
 8006c66:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c6e:	4ba7      	ldr	r3, [pc, #668]	; (8006f0c <_printf_float+0x2f8>)
 8006c70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c74:	f7f9 ff0a 	bl	8000a8c <__aeabi_dcmpun>
 8006c78:	bb70      	cbnz	r0, 8006cd8 <_printf_float+0xc4>
 8006c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c7e:	4ba3      	ldr	r3, [pc, #652]	; (8006f0c <_printf_float+0x2f8>)
 8006c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c84:	f7f9 fee4 	bl	8000a50 <__aeabi_dcmple>
 8006c88:	bb30      	cbnz	r0, 8006cd8 <_printf_float+0xc4>
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	4640      	mov	r0, r8
 8006c90:	4649      	mov	r1, r9
 8006c92:	f7f9 fed3 	bl	8000a3c <__aeabi_dcmplt>
 8006c96:	b110      	cbz	r0, 8006c9e <_printf_float+0x8a>
 8006c98:	232d      	movs	r3, #45	; 0x2d
 8006c9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c9e:	4a9c      	ldr	r2, [pc, #624]	; (8006f10 <_printf_float+0x2fc>)
 8006ca0:	4b9c      	ldr	r3, [pc, #624]	; (8006f14 <_printf_float+0x300>)
 8006ca2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006ca6:	bf8c      	ite	hi
 8006ca8:	4690      	movhi	r8, r2
 8006caa:	4698      	movls	r8, r3
 8006cac:	2303      	movs	r3, #3
 8006cae:	f02b 0204 	bic.w	r2, fp, #4
 8006cb2:	6123      	str	r3, [r4, #16]
 8006cb4:	6022      	str	r2, [r4, #0]
 8006cb6:	f04f 0900 	mov.w	r9, #0
 8006cba:	9700      	str	r7, [sp, #0]
 8006cbc:	4633      	mov	r3, r6
 8006cbe:	aa0b      	add	r2, sp, #44	; 0x2c
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	f000 f9e6 	bl	8007094 <_printf_common>
 8006cc8:	3001      	adds	r0, #1
 8006cca:	f040 808d 	bne.w	8006de8 <_printf_float+0x1d4>
 8006cce:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd2:	b00d      	add	sp, #52	; 0x34
 8006cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd8:	4642      	mov	r2, r8
 8006cda:	464b      	mov	r3, r9
 8006cdc:	4640      	mov	r0, r8
 8006cde:	4649      	mov	r1, r9
 8006ce0:	f7f9 fed4 	bl	8000a8c <__aeabi_dcmpun>
 8006ce4:	b110      	cbz	r0, 8006cec <_printf_float+0xd8>
 8006ce6:	4a8c      	ldr	r2, [pc, #560]	; (8006f18 <_printf_float+0x304>)
 8006ce8:	4b8c      	ldr	r3, [pc, #560]	; (8006f1c <_printf_float+0x308>)
 8006cea:	e7da      	b.n	8006ca2 <_printf_float+0x8e>
 8006cec:	6861      	ldr	r1, [r4, #4]
 8006cee:	1c4b      	adds	r3, r1, #1
 8006cf0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006cf4:	a80a      	add	r0, sp, #40	; 0x28
 8006cf6:	d13e      	bne.n	8006d76 <_printf_float+0x162>
 8006cf8:	2306      	movs	r3, #6
 8006cfa:	6063      	str	r3, [r4, #4]
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006d02:	ab09      	add	r3, sp, #36	; 0x24
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	ec49 8b10 	vmov	d0, r8, r9
 8006d0a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006d0e:	6022      	str	r2, [r4, #0]
 8006d10:	f8cd a004 	str.w	sl, [sp, #4]
 8006d14:	6861      	ldr	r1, [r4, #4]
 8006d16:	4628      	mov	r0, r5
 8006d18:	f7ff fee7 	bl	8006aea <__cvt>
 8006d1c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006d20:	2b47      	cmp	r3, #71	; 0x47
 8006d22:	4680      	mov	r8, r0
 8006d24:	d109      	bne.n	8006d3a <_printf_float+0x126>
 8006d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d28:	1cd8      	adds	r0, r3, #3
 8006d2a:	db02      	blt.n	8006d32 <_printf_float+0x11e>
 8006d2c:	6862      	ldr	r2, [r4, #4]
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	dd47      	ble.n	8006dc2 <_printf_float+0x1ae>
 8006d32:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d36:	fa5f fa8a 	uxtb.w	sl, sl
 8006d3a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006d3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d40:	d824      	bhi.n	8006d8c <_printf_float+0x178>
 8006d42:	3901      	subs	r1, #1
 8006d44:	4652      	mov	r2, sl
 8006d46:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d4a:	9109      	str	r1, [sp, #36]	; 0x24
 8006d4c:	f7ff ff2e 	bl	8006bac <__exponent>
 8006d50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d52:	1813      	adds	r3, r2, r0
 8006d54:	2a01      	cmp	r2, #1
 8006d56:	4681      	mov	r9, r0
 8006d58:	6123      	str	r3, [r4, #16]
 8006d5a:	dc02      	bgt.n	8006d62 <_printf_float+0x14e>
 8006d5c:	6822      	ldr	r2, [r4, #0]
 8006d5e:	07d1      	lsls	r1, r2, #31
 8006d60:	d501      	bpl.n	8006d66 <_printf_float+0x152>
 8006d62:	3301      	adds	r3, #1
 8006d64:	6123      	str	r3, [r4, #16]
 8006d66:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d0a5      	beq.n	8006cba <_printf_float+0xa6>
 8006d6e:	232d      	movs	r3, #45	; 0x2d
 8006d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d74:	e7a1      	b.n	8006cba <_printf_float+0xa6>
 8006d76:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006d7a:	f000 8177 	beq.w	800706c <_printf_float+0x458>
 8006d7e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006d82:	d1bb      	bne.n	8006cfc <_printf_float+0xe8>
 8006d84:	2900      	cmp	r1, #0
 8006d86:	d1b9      	bne.n	8006cfc <_printf_float+0xe8>
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e7b6      	b.n	8006cfa <_printf_float+0xe6>
 8006d8c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006d90:	d119      	bne.n	8006dc6 <_printf_float+0x1b2>
 8006d92:	2900      	cmp	r1, #0
 8006d94:	6863      	ldr	r3, [r4, #4]
 8006d96:	dd0c      	ble.n	8006db2 <_printf_float+0x19e>
 8006d98:	6121      	str	r1, [r4, #16]
 8006d9a:	b913      	cbnz	r3, 8006da2 <_printf_float+0x18e>
 8006d9c:	6822      	ldr	r2, [r4, #0]
 8006d9e:	07d2      	lsls	r2, r2, #31
 8006da0:	d502      	bpl.n	8006da8 <_printf_float+0x194>
 8006da2:	3301      	adds	r3, #1
 8006da4:	440b      	add	r3, r1
 8006da6:	6123      	str	r3, [r4, #16]
 8006da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006daa:	65a3      	str	r3, [r4, #88]	; 0x58
 8006dac:	f04f 0900 	mov.w	r9, #0
 8006db0:	e7d9      	b.n	8006d66 <_printf_float+0x152>
 8006db2:	b913      	cbnz	r3, 8006dba <_printf_float+0x1a6>
 8006db4:	6822      	ldr	r2, [r4, #0]
 8006db6:	07d0      	lsls	r0, r2, #31
 8006db8:	d501      	bpl.n	8006dbe <_printf_float+0x1aa>
 8006dba:	3302      	adds	r3, #2
 8006dbc:	e7f3      	b.n	8006da6 <_printf_float+0x192>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e7f1      	b.n	8006da6 <_printf_float+0x192>
 8006dc2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006dc6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	db05      	blt.n	8006dda <_printf_float+0x1c6>
 8006dce:	6822      	ldr	r2, [r4, #0]
 8006dd0:	6123      	str	r3, [r4, #16]
 8006dd2:	07d1      	lsls	r1, r2, #31
 8006dd4:	d5e8      	bpl.n	8006da8 <_printf_float+0x194>
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	e7e5      	b.n	8006da6 <_printf_float+0x192>
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	bfd4      	ite	le
 8006dde:	f1c3 0302 	rsble	r3, r3, #2
 8006de2:	2301      	movgt	r3, #1
 8006de4:	4413      	add	r3, r2
 8006de6:	e7de      	b.n	8006da6 <_printf_float+0x192>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	055a      	lsls	r2, r3, #21
 8006dec:	d407      	bmi.n	8006dfe <_printf_float+0x1ea>
 8006dee:	6923      	ldr	r3, [r4, #16]
 8006df0:	4642      	mov	r2, r8
 8006df2:	4631      	mov	r1, r6
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b8      	blx	r7
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d12b      	bne.n	8006e54 <_printf_float+0x240>
 8006dfc:	e767      	b.n	8006cce <_printf_float+0xba>
 8006dfe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006e02:	f240 80dc 	bls.w	8006fbe <_printf_float+0x3aa>
 8006e06:	2200      	movs	r2, #0
 8006e08:	2300      	movs	r3, #0
 8006e0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e0e:	f7f9 fe0b 	bl	8000a28 <__aeabi_dcmpeq>
 8006e12:	2800      	cmp	r0, #0
 8006e14:	d033      	beq.n	8006e7e <_printf_float+0x26a>
 8006e16:	2301      	movs	r3, #1
 8006e18:	4a41      	ldr	r2, [pc, #260]	; (8006f20 <_printf_float+0x30c>)
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	f43f af54 	beq.w	8006cce <_printf_float+0xba>
 8006e26:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	db02      	blt.n	8006e34 <_printf_float+0x220>
 8006e2e:	6823      	ldr	r3, [r4, #0]
 8006e30:	07d8      	lsls	r0, r3, #31
 8006e32:	d50f      	bpl.n	8006e54 <_printf_float+0x240>
 8006e34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	47b8      	blx	r7
 8006e3e:	3001      	adds	r0, #1
 8006e40:	f43f af45 	beq.w	8006cce <_printf_float+0xba>
 8006e44:	f04f 0800 	mov.w	r8, #0
 8006e48:	f104 091a 	add.w	r9, r4, #26
 8006e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	4543      	cmp	r3, r8
 8006e52:	dc09      	bgt.n	8006e68 <_printf_float+0x254>
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	079b      	lsls	r3, r3, #30
 8006e58:	f100 8103 	bmi.w	8007062 <_printf_float+0x44e>
 8006e5c:	68e0      	ldr	r0, [r4, #12]
 8006e5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e60:	4298      	cmp	r0, r3
 8006e62:	bfb8      	it	lt
 8006e64:	4618      	movlt	r0, r3
 8006e66:	e734      	b.n	8006cd2 <_printf_float+0xbe>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	464a      	mov	r2, r9
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f43f af2b 	beq.w	8006cce <_printf_float+0xba>
 8006e78:	f108 0801 	add.w	r8, r8, #1
 8006e7c:	e7e6      	b.n	8006e4c <_printf_float+0x238>
 8006e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	dc2b      	bgt.n	8006edc <_printf_float+0x2c8>
 8006e84:	2301      	movs	r3, #1
 8006e86:	4a26      	ldr	r2, [pc, #152]	; (8006f20 <_printf_float+0x30c>)
 8006e88:	4631      	mov	r1, r6
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	47b8      	blx	r7
 8006e8e:	3001      	adds	r0, #1
 8006e90:	f43f af1d 	beq.w	8006cce <_printf_float+0xba>
 8006e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e96:	b923      	cbnz	r3, 8006ea2 <_printf_float+0x28e>
 8006e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e9a:	b913      	cbnz	r3, 8006ea2 <_printf_float+0x28e>
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	07d9      	lsls	r1, r3, #31
 8006ea0:	d5d8      	bpl.n	8006e54 <_printf_float+0x240>
 8006ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ea6:	4631      	mov	r1, r6
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	47b8      	blx	r7
 8006eac:	3001      	adds	r0, #1
 8006eae:	f43f af0e 	beq.w	8006cce <_printf_float+0xba>
 8006eb2:	f04f 0900 	mov.w	r9, #0
 8006eb6:	f104 0a1a 	add.w	sl, r4, #26
 8006eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ebc:	425b      	negs	r3, r3
 8006ebe:	454b      	cmp	r3, r9
 8006ec0:	dc01      	bgt.n	8006ec6 <_printf_float+0x2b2>
 8006ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ec4:	e794      	b.n	8006df0 <_printf_float+0x1dc>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	4652      	mov	r2, sl
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4628      	mov	r0, r5
 8006ece:	47b8      	blx	r7
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	f43f aefc 	beq.w	8006cce <_printf_float+0xba>
 8006ed6:	f109 0901 	add.w	r9, r9, #1
 8006eda:	e7ee      	b.n	8006eba <_printf_float+0x2a6>
 8006edc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ede:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	bfa8      	it	ge
 8006ee4:	461a      	movge	r2, r3
 8006ee6:	2a00      	cmp	r2, #0
 8006ee8:	4691      	mov	r9, r2
 8006eea:	dd07      	ble.n	8006efc <_printf_float+0x2e8>
 8006eec:	4613      	mov	r3, r2
 8006eee:	4631      	mov	r1, r6
 8006ef0:	4642      	mov	r2, r8
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	f43f aee9 	beq.w	8006cce <_printf_float+0xba>
 8006efc:	f104 031a 	add.w	r3, r4, #26
 8006f00:	f04f 0b00 	mov.w	fp, #0
 8006f04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f08:	9306      	str	r3, [sp, #24]
 8006f0a:	e015      	b.n	8006f38 <_printf_float+0x324>
 8006f0c:	7fefffff 	.word	0x7fefffff
 8006f10:	08008754 	.word	0x08008754
 8006f14:	08008750 	.word	0x08008750
 8006f18:	0800875c 	.word	0x0800875c
 8006f1c:	08008758 	.word	0x08008758
 8006f20:	08008760 	.word	0x08008760
 8006f24:	2301      	movs	r3, #1
 8006f26:	9a06      	ldr	r2, [sp, #24]
 8006f28:	4631      	mov	r1, r6
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	47b8      	blx	r7
 8006f2e:	3001      	adds	r0, #1
 8006f30:	f43f aecd 	beq.w	8006cce <_printf_float+0xba>
 8006f34:	f10b 0b01 	add.w	fp, fp, #1
 8006f38:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006f3c:	ebaa 0309 	sub.w	r3, sl, r9
 8006f40:	455b      	cmp	r3, fp
 8006f42:	dcef      	bgt.n	8006f24 <_printf_float+0x310>
 8006f44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	44d0      	add	r8, sl
 8006f4c:	db15      	blt.n	8006f7a <_printf_float+0x366>
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	07da      	lsls	r2, r3, #31
 8006f52:	d412      	bmi.n	8006f7a <_printf_float+0x366>
 8006f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f58:	eba3 020a 	sub.w	r2, r3, sl
 8006f5c:	eba3 0a01 	sub.w	sl, r3, r1
 8006f60:	4592      	cmp	sl, r2
 8006f62:	bfa8      	it	ge
 8006f64:	4692      	movge	sl, r2
 8006f66:	f1ba 0f00 	cmp.w	sl, #0
 8006f6a:	dc0e      	bgt.n	8006f8a <_printf_float+0x376>
 8006f6c:	f04f 0800 	mov.w	r8, #0
 8006f70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f74:	f104 091a 	add.w	r9, r4, #26
 8006f78:	e019      	b.n	8006fae <_printf_float+0x39a>
 8006f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f7e:	4631      	mov	r1, r6
 8006f80:	4628      	mov	r0, r5
 8006f82:	47b8      	blx	r7
 8006f84:	3001      	adds	r0, #1
 8006f86:	d1e5      	bne.n	8006f54 <_printf_float+0x340>
 8006f88:	e6a1      	b.n	8006cce <_printf_float+0xba>
 8006f8a:	4653      	mov	r3, sl
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4628      	mov	r0, r5
 8006f92:	47b8      	blx	r7
 8006f94:	3001      	adds	r0, #1
 8006f96:	d1e9      	bne.n	8006f6c <_printf_float+0x358>
 8006f98:	e699      	b.n	8006cce <_printf_float+0xba>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	464a      	mov	r2, r9
 8006f9e:	4631      	mov	r1, r6
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	47b8      	blx	r7
 8006fa4:	3001      	adds	r0, #1
 8006fa6:	f43f ae92 	beq.w	8006cce <_printf_float+0xba>
 8006faa:	f108 0801 	add.w	r8, r8, #1
 8006fae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fb2:	1a9b      	subs	r3, r3, r2
 8006fb4:	eba3 030a 	sub.w	r3, r3, sl
 8006fb8:	4543      	cmp	r3, r8
 8006fba:	dcee      	bgt.n	8006f9a <_printf_float+0x386>
 8006fbc:	e74a      	b.n	8006e54 <_printf_float+0x240>
 8006fbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fc0:	2a01      	cmp	r2, #1
 8006fc2:	dc01      	bgt.n	8006fc8 <_printf_float+0x3b4>
 8006fc4:	07db      	lsls	r3, r3, #31
 8006fc6:	d53a      	bpl.n	800703e <_printf_float+0x42a>
 8006fc8:	2301      	movs	r3, #1
 8006fca:	4642      	mov	r2, r8
 8006fcc:	4631      	mov	r1, r6
 8006fce:	4628      	mov	r0, r5
 8006fd0:	47b8      	blx	r7
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	f43f ae7b 	beq.w	8006cce <_printf_float+0xba>
 8006fd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fdc:	4631      	mov	r1, r6
 8006fde:	4628      	mov	r0, r5
 8006fe0:	47b8      	blx	r7
 8006fe2:	3001      	adds	r0, #1
 8006fe4:	f108 0801 	add.w	r8, r8, #1
 8006fe8:	f43f ae71 	beq.w	8006cce <_printf_float+0xba>
 8006fec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f103 3aff 	add.w	sl, r3, #4294967295
 8006ff4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f7f9 fd15 	bl	8000a28 <__aeabi_dcmpeq>
 8006ffe:	b9c8      	cbnz	r0, 8007034 <_printf_float+0x420>
 8007000:	4653      	mov	r3, sl
 8007002:	4642      	mov	r2, r8
 8007004:	4631      	mov	r1, r6
 8007006:	4628      	mov	r0, r5
 8007008:	47b8      	blx	r7
 800700a:	3001      	adds	r0, #1
 800700c:	d10e      	bne.n	800702c <_printf_float+0x418>
 800700e:	e65e      	b.n	8006cce <_printf_float+0xba>
 8007010:	2301      	movs	r3, #1
 8007012:	4652      	mov	r2, sl
 8007014:	4631      	mov	r1, r6
 8007016:	4628      	mov	r0, r5
 8007018:	47b8      	blx	r7
 800701a:	3001      	adds	r0, #1
 800701c:	f43f ae57 	beq.w	8006cce <_printf_float+0xba>
 8007020:	f108 0801 	add.w	r8, r8, #1
 8007024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007026:	3b01      	subs	r3, #1
 8007028:	4543      	cmp	r3, r8
 800702a:	dcf1      	bgt.n	8007010 <_printf_float+0x3fc>
 800702c:	464b      	mov	r3, r9
 800702e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007032:	e6de      	b.n	8006df2 <_printf_float+0x1de>
 8007034:	f04f 0800 	mov.w	r8, #0
 8007038:	f104 0a1a 	add.w	sl, r4, #26
 800703c:	e7f2      	b.n	8007024 <_printf_float+0x410>
 800703e:	2301      	movs	r3, #1
 8007040:	e7df      	b.n	8007002 <_printf_float+0x3ee>
 8007042:	2301      	movs	r3, #1
 8007044:	464a      	mov	r2, r9
 8007046:	4631      	mov	r1, r6
 8007048:	4628      	mov	r0, r5
 800704a:	47b8      	blx	r7
 800704c:	3001      	adds	r0, #1
 800704e:	f43f ae3e 	beq.w	8006cce <_printf_float+0xba>
 8007052:	f108 0801 	add.w	r8, r8, #1
 8007056:	68e3      	ldr	r3, [r4, #12]
 8007058:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800705a:	1a9b      	subs	r3, r3, r2
 800705c:	4543      	cmp	r3, r8
 800705e:	dcf0      	bgt.n	8007042 <_printf_float+0x42e>
 8007060:	e6fc      	b.n	8006e5c <_printf_float+0x248>
 8007062:	f04f 0800 	mov.w	r8, #0
 8007066:	f104 0919 	add.w	r9, r4, #25
 800706a:	e7f4      	b.n	8007056 <_printf_float+0x442>
 800706c:	2900      	cmp	r1, #0
 800706e:	f43f ae8b 	beq.w	8006d88 <_printf_float+0x174>
 8007072:	2300      	movs	r3, #0
 8007074:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007078:	ab09      	add	r3, sp, #36	; 0x24
 800707a:	9300      	str	r3, [sp, #0]
 800707c:	ec49 8b10 	vmov	d0, r8, r9
 8007080:	6022      	str	r2, [r4, #0]
 8007082:	f8cd a004 	str.w	sl, [sp, #4]
 8007086:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800708a:	4628      	mov	r0, r5
 800708c:	f7ff fd2d 	bl	8006aea <__cvt>
 8007090:	4680      	mov	r8, r0
 8007092:	e648      	b.n	8006d26 <_printf_float+0x112>

08007094 <_printf_common>:
 8007094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007098:	4691      	mov	r9, r2
 800709a:	461f      	mov	r7, r3
 800709c:	688a      	ldr	r2, [r1, #8]
 800709e:	690b      	ldr	r3, [r1, #16]
 80070a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070a4:	4293      	cmp	r3, r2
 80070a6:	bfb8      	it	lt
 80070a8:	4613      	movlt	r3, r2
 80070aa:	f8c9 3000 	str.w	r3, [r9]
 80070ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070b2:	4606      	mov	r6, r0
 80070b4:	460c      	mov	r4, r1
 80070b6:	b112      	cbz	r2, 80070be <_printf_common+0x2a>
 80070b8:	3301      	adds	r3, #1
 80070ba:	f8c9 3000 	str.w	r3, [r9]
 80070be:	6823      	ldr	r3, [r4, #0]
 80070c0:	0699      	lsls	r1, r3, #26
 80070c2:	bf42      	ittt	mi
 80070c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80070c8:	3302      	addmi	r3, #2
 80070ca:	f8c9 3000 	strmi.w	r3, [r9]
 80070ce:	6825      	ldr	r5, [r4, #0]
 80070d0:	f015 0506 	ands.w	r5, r5, #6
 80070d4:	d107      	bne.n	80070e6 <_printf_common+0x52>
 80070d6:	f104 0a19 	add.w	sl, r4, #25
 80070da:	68e3      	ldr	r3, [r4, #12]
 80070dc:	f8d9 2000 	ldr.w	r2, [r9]
 80070e0:	1a9b      	subs	r3, r3, r2
 80070e2:	42ab      	cmp	r3, r5
 80070e4:	dc28      	bgt.n	8007138 <_printf_common+0xa4>
 80070e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80070ea:	6822      	ldr	r2, [r4, #0]
 80070ec:	3300      	adds	r3, #0
 80070ee:	bf18      	it	ne
 80070f0:	2301      	movne	r3, #1
 80070f2:	0692      	lsls	r2, r2, #26
 80070f4:	d42d      	bmi.n	8007152 <_printf_common+0xbe>
 80070f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070fa:	4639      	mov	r1, r7
 80070fc:	4630      	mov	r0, r6
 80070fe:	47c0      	blx	r8
 8007100:	3001      	adds	r0, #1
 8007102:	d020      	beq.n	8007146 <_printf_common+0xb2>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	68e5      	ldr	r5, [r4, #12]
 8007108:	f8d9 2000 	ldr.w	r2, [r9]
 800710c:	f003 0306 	and.w	r3, r3, #6
 8007110:	2b04      	cmp	r3, #4
 8007112:	bf08      	it	eq
 8007114:	1aad      	subeq	r5, r5, r2
 8007116:	68a3      	ldr	r3, [r4, #8]
 8007118:	6922      	ldr	r2, [r4, #16]
 800711a:	bf0c      	ite	eq
 800711c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007120:	2500      	movne	r5, #0
 8007122:	4293      	cmp	r3, r2
 8007124:	bfc4      	itt	gt
 8007126:	1a9b      	subgt	r3, r3, r2
 8007128:	18ed      	addgt	r5, r5, r3
 800712a:	f04f 0900 	mov.w	r9, #0
 800712e:	341a      	adds	r4, #26
 8007130:	454d      	cmp	r5, r9
 8007132:	d11a      	bne.n	800716a <_printf_common+0xd6>
 8007134:	2000      	movs	r0, #0
 8007136:	e008      	b.n	800714a <_printf_common+0xb6>
 8007138:	2301      	movs	r3, #1
 800713a:	4652      	mov	r2, sl
 800713c:	4639      	mov	r1, r7
 800713e:	4630      	mov	r0, r6
 8007140:	47c0      	blx	r8
 8007142:	3001      	adds	r0, #1
 8007144:	d103      	bne.n	800714e <_printf_common+0xba>
 8007146:	f04f 30ff 	mov.w	r0, #4294967295
 800714a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800714e:	3501      	adds	r5, #1
 8007150:	e7c3      	b.n	80070da <_printf_common+0x46>
 8007152:	18e1      	adds	r1, r4, r3
 8007154:	1c5a      	adds	r2, r3, #1
 8007156:	2030      	movs	r0, #48	; 0x30
 8007158:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800715c:	4422      	add	r2, r4
 800715e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007162:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007166:	3302      	adds	r3, #2
 8007168:	e7c5      	b.n	80070f6 <_printf_common+0x62>
 800716a:	2301      	movs	r3, #1
 800716c:	4622      	mov	r2, r4
 800716e:	4639      	mov	r1, r7
 8007170:	4630      	mov	r0, r6
 8007172:	47c0      	blx	r8
 8007174:	3001      	adds	r0, #1
 8007176:	d0e6      	beq.n	8007146 <_printf_common+0xb2>
 8007178:	f109 0901 	add.w	r9, r9, #1
 800717c:	e7d8      	b.n	8007130 <_printf_common+0x9c>

0800717e <quorem>:
 800717e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007182:	6903      	ldr	r3, [r0, #16]
 8007184:	690c      	ldr	r4, [r1, #16]
 8007186:	42a3      	cmp	r3, r4
 8007188:	4680      	mov	r8, r0
 800718a:	f2c0 8082 	blt.w	8007292 <quorem+0x114>
 800718e:	3c01      	subs	r4, #1
 8007190:	f101 0714 	add.w	r7, r1, #20
 8007194:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007198:	f100 0614 	add.w	r6, r0, #20
 800719c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80071a0:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80071a4:	eb06 030c 	add.w	r3, r6, ip
 80071a8:	3501      	adds	r5, #1
 80071aa:	eb07 090c 	add.w	r9, r7, ip
 80071ae:	9301      	str	r3, [sp, #4]
 80071b0:	fbb0 f5f5 	udiv	r5, r0, r5
 80071b4:	b395      	cbz	r5, 800721c <quorem+0x9e>
 80071b6:	f04f 0a00 	mov.w	sl, #0
 80071ba:	4638      	mov	r0, r7
 80071bc:	46b6      	mov	lr, r6
 80071be:	46d3      	mov	fp, sl
 80071c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80071c4:	b293      	uxth	r3, r2
 80071c6:	fb05 a303 	mla	r3, r5, r3, sl
 80071ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	ebab 0303 	sub.w	r3, fp, r3
 80071d4:	0c12      	lsrs	r2, r2, #16
 80071d6:	f8de b000 	ldr.w	fp, [lr]
 80071da:	fb05 a202 	mla	r2, r5, r2, sl
 80071de:	fa13 f38b 	uxtah	r3, r3, fp
 80071e2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80071e6:	fa1f fb82 	uxth.w	fp, r2
 80071ea:	f8de 2000 	ldr.w	r2, [lr]
 80071ee:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80071f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071fc:	4581      	cmp	r9, r0
 80071fe:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007202:	f84e 3b04 	str.w	r3, [lr], #4
 8007206:	d2db      	bcs.n	80071c0 <quorem+0x42>
 8007208:	f856 300c 	ldr.w	r3, [r6, ip]
 800720c:	b933      	cbnz	r3, 800721c <quorem+0x9e>
 800720e:	9b01      	ldr	r3, [sp, #4]
 8007210:	3b04      	subs	r3, #4
 8007212:	429e      	cmp	r6, r3
 8007214:	461a      	mov	r2, r3
 8007216:	d330      	bcc.n	800727a <quorem+0xfc>
 8007218:	f8c8 4010 	str.w	r4, [r8, #16]
 800721c:	4640      	mov	r0, r8
 800721e:	f001 f831 	bl	8008284 <__mcmp>
 8007222:	2800      	cmp	r0, #0
 8007224:	db25      	blt.n	8007272 <quorem+0xf4>
 8007226:	3501      	adds	r5, #1
 8007228:	4630      	mov	r0, r6
 800722a:	f04f 0c00 	mov.w	ip, #0
 800722e:	f857 2b04 	ldr.w	r2, [r7], #4
 8007232:	f8d0 e000 	ldr.w	lr, [r0]
 8007236:	b293      	uxth	r3, r2
 8007238:	ebac 0303 	sub.w	r3, ip, r3
 800723c:	0c12      	lsrs	r2, r2, #16
 800723e:	fa13 f38e 	uxtah	r3, r3, lr
 8007242:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007246:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800724a:	b29b      	uxth	r3, r3
 800724c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007250:	45b9      	cmp	r9, r7
 8007252:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007256:	f840 3b04 	str.w	r3, [r0], #4
 800725a:	d2e8      	bcs.n	800722e <quorem+0xb0>
 800725c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007260:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007264:	b92a      	cbnz	r2, 8007272 <quorem+0xf4>
 8007266:	3b04      	subs	r3, #4
 8007268:	429e      	cmp	r6, r3
 800726a:	461a      	mov	r2, r3
 800726c:	d30b      	bcc.n	8007286 <quorem+0x108>
 800726e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007272:	4628      	mov	r0, r5
 8007274:	b003      	add	sp, #12
 8007276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727a:	6812      	ldr	r2, [r2, #0]
 800727c:	3b04      	subs	r3, #4
 800727e:	2a00      	cmp	r2, #0
 8007280:	d1ca      	bne.n	8007218 <quorem+0x9a>
 8007282:	3c01      	subs	r4, #1
 8007284:	e7c5      	b.n	8007212 <quorem+0x94>
 8007286:	6812      	ldr	r2, [r2, #0]
 8007288:	3b04      	subs	r3, #4
 800728a:	2a00      	cmp	r2, #0
 800728c:	d1ef      	bne.n	800726e <quorem+0xf0>
 800728e:	3c01      	subs	r4, #1
 8007290:	e7ea      	b.n	8007268 <quorem+0xea>
 8007292:	2000      	movs	r0, #0
 8007294:	e7ee      	b.n	8007274 <quorem+0xf6>
	...

08007298 <_dtoa_r>:
 8007298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800729c:	ec57 6b10 	vmov	r6, r7, d0
 80072a0:	b097      	sub	sp, #92	; 0x5c
 80072a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072a4:	9106      	str	r1, [sp, #24]
 80072a6:	4604      	mov	r4, r0
 80072a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80072aa:	9312      	str	r3, [sp, #72]	; 0x48
 80072ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80072b0:	e9cd 6700 	strd	r6, r7, [sp]
 80072b4:	b93d      	cbnz	r5, 80072c6 <_dtoa_r+0x2e>
 80072b6:	2010      	movs	r0, #16
 80072b8:	f000 fdb4 	bl	8007e24 <malloc>
 80072bc:	6260      	str	r0, [r4, #36]	; 0x24
 80072be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072c2:	6005      	str	r5, [r0, #0]
 80072c4:	60c5      	str	r5, [r0, #12]
 80072c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072c8:	6819      	ldr	r1, [r3, #0]
 80072ca:	b151      	cbz	r1, 80072e2 <_dtoa_r+0x4a>
 80072cc:	685a      	ldr	r2, [r3, #4]
 80072ce:	604a      	str	r2, [r1, #4]
 80072d0:	2301      	movs	r3, #1
 80072d2:	4093      	lsls	r3, r2
 80072d4:	608b      	str	r3, [r1, #8]
 80072d6:	4620      	mov	r0, r4
 80072d8:	f000 fdf2 	bl	8007ec0 <_Bfree>
 80072dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072de:	2200      	movs	r2, #0
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	1e3b      	subs	r3, r7, #0
 80072e4:	bfbb      	ittet	lt
 80072e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072ea:	9301      	strlt	r3, [sp, #4]
 80072ec:	2300      	movge	r3, #0
 80072ee:	2201      	movlt	r2, #1
 80072f0:	bfac      	ite	ge
 80072f2:	f8c8 3000 	strge.w	r3, [r8]
 80072f6:	f8c8 2000 	strlt.w	r2, [r8]
 80072fa:	4baf      	ldr	r3, [pc, #700]	; (80075b8 <_dtoa_r+0x320>)
 80072fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007300:	ea33 0308 	bics.w	r3, r3, r8
 8007304:	d114      	bne.n	8007330 <_dtoa_r+0x98>
 8007306:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007308:	f242 730f 	movw	r3, #9999	; 0x270f
 800730c:	6013      	str	r3, [r2, #0]
 800730e:	9b00      	ldr	r3, [sp, #0]
 8007310:	b923      	cbnz	r3, 800731c <_dtoa_r+0x84>
 8007312:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007316:	2800      	cmp	r0, #0
 8007318:	f000 8542 	beq.w	8007da0 <_dtoa_r+0xb08>
 800731c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800731e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80075cc <_dtoa_r+0x334>
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 8544 	beq.w	8007db0 <_dtoa_r+0xb18>
 8007328:	f10b 0303 	add.w	r3, fp, #3
 800732c:	f000 bd3e 	b.w	8007dac <_dtoa_r+0xb14>
 8007330:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007334:	2200      	movs	r2, #0
 8007336:	2300      	movs	r3, #0
 8007338:	4630      	mov	r0, r6
 800733a:	4639      	mov	r1, r7
 800733c:	f7f9 fb74 	bl	8000a28 <__aeabi_dcmpeq>
 8007340:	4681      	mov	r9, r0
 8007342:	b168      	cbz	r0, 8007360 <_dtoa_r+0xc8>
 8007344:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007346:	2301      	movs	r3, #1
 8007348:	6013      	str	r3, [r2, #0]
 800734a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 8524 	beq.w	8007d9a <_dtoa_r+0xb02>
 8007352:	4b9a      	ldr	r3, [pc, #616]	; (80075bc <_dtoa_r+0x324>)
 8007354:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007356:	f103 3bff 	add.w	fp, r3, #4294967295
 800735a:	6013      	str	r3, [r2, #0]
 800735c:	f000 bd28 	b.w	8007db0 <_dtoa_r+0xb18>
 8007360:	aa14      	add	r2, sp, #80	; 0x50
 8007362:	a915      	add	r1, sp, #84	; 0x54
 8007364:	ec47 6b10 	vmov	d0, r6, r7
 8007368:	4620      	mov	r0, r4
 800736a:	f001 f802 	bl	8008372 <__d2b>
 800736e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007372:	9004      	str	r0, [sp, #16]
 8007374:	2d00      	cmp	r5, #0
 8007376:	d07c      	beq.n	8007472 <_dtoa_r+0x1da>
 8007378:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800737c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007380:	46b2      	mov	sl, r6
 8007382:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007386:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800738a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800738e:	2200      	movs	r2, #0
 8007390:	4b8b      	ldr	r3, [pc, #556]	; (80075c0 <_dtoa_r+0x328>)
 8007392:	4650      	mov	r0, sl
 8007394:	4659      	mov	r1, fp
 8007396:	f7f8 ff27 	bl	80001e8 <__aeabi_dsub>
 800739a:	a381      	add	r3, pc, #516	; (adr r3, 80075a0 <_dtoa_r+0x308>)
 800739c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a0:	f7f9 f8da 	bl	8000558 <__aeabi_dmul>
 80073a4:	a380      	add	r3, pc, #512	; (adr r3, 80075a8 <_dtoa_r+0x310>)
 80073a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073aa:	f7f8 ff1f 	bl	80001ec <__adddf3>
 80073ae:	4606      	mov	r6, r0
 80073b0:	4628      	mov	r0, r5
 80073b2:	460f      	mov	r7, r1
 80073b4:	f7f9 f866 	bl	8000484 <__aeabi_i2d>
 80073b8:	a37d      	add	r3, pc, #500	; (adr r3, 80075b0 <_dtoa_r+0x318>)
 80073ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073be:	f7f9 f8cb 	bl	8000558 <__aeabi_dmul>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4630      	mov	r0, r6
 80073c8:	4639      	mov	r1, r7
 80073ca:	f7f8 ff0f 	bl	80001ec <__adddf3>
 80073ce:	4606      	mov	r6, r0
 80073d0:	460f      	mov	r7, r1
 80073d2:	f7f9 fb71 	bl	8000ab8 <__aeabi_d2iz>
 80073d6:	2200      	movs	r2, #0
 80073d8:	4682      	mov	sl, r0
 80073da:	2300      	movs	r3, #0
 80073dc:	4630      	mov	r0, r6
 80073de:	4639      	mov	r1, r7
 80073e0:	f7f9 fb2c 	bl	8000a3c <__aeabi_dcmplt>
 80073e4:	b148      	cbz	r0, 80073fa <_dtoa_r+0x162>
 80073e6:	4650      	mov	r0, sl
 80073e8:	f7f9 f84c 	bl	8000484 <__aeabi_i2d>
 80073ec:	4632      	mov	r2, r6
 80073ee:	463b      	mov	r3, r7
 80073f0:	f7f9 fb1a 	bl	8000a28 <__aeabi_dcmpeq>
 80073f4:	b908      	cbnz	r0, 80073fa <_dtoa_r+0x162>
 80073f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073fa:	f1ba 0f16 	cmp.w	sl, #22
 80073fe:	d859      	bhi.n	80074b4 <_dtoa_r+0x21c>
 8007400:	4970      	ldr	r1, [pc, #448]	; (80075c4 <_dtoa_r+0x32c>)
 8007402:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800740a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800740e:	f7f9 fb33 	bl	8000a78 <__aeabi_dcmpgt>
 8007412:	2800      	cmp	r0, #0
 8007414:	d050      	beq.n	80074b8 <_dtoa_r+0x220>
 8007416:	f10a 3aff 	add.w	sl, sl, #4294967295
 800741a:	2300      	movs	r3, #0
 800741c:	930f      	str	r3, [sp, #60]	; 0x3c
 800741e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007420:	1b5d      	subs	r5, r3, r5
 8007422:	f1b5 0801 	subs.w	r8, r5, #1
 8007426:	bf49      	itett	mi
 8007428:	f1c5 0301 	rsbmi	r3, r5, #1
 800742c:	2300      	movpl	r3, #0
 800742e:	9305      	strmi	r3, [sp, #20]
 8007430:	f04f 0800 	movmi.w	r8, #0
 8007434:	bf58      	it	pl
 8007436:	9305      	strpl	r3, [sp, #20]
 8007438:	f1ba 0f00 	cmp.w	sl, #0
 800743c:	db3e      	blt.n	80074bc <_dtoa_r+0x224>
 800743e:	2300      	movs	r3, #0
 8007440:	44d0      	add	r8, sl
 8007442:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007446:	9307      	str	r3, [sp, #28]
 8007448:	9b06      	ldr	r3, [sp, #24]
 800744a:	2b09      	cmp	r3, #9
 800744c:	f200 8090 	bhi.w	8007570 <_dtoa_r+0x2d8>
 8007450:	2b05      	cmp	r3, #5
 8007452:	bfc4      	itt	gt
 8007454:	3b04      	subgt	r3, #4
 8007456:	9306      	strgt	r3, [sp, #24]
 8007458:	9b06      	ldr	r3, [sp, #24]
 800745a:	f1a3 0302 	sub.w	r3, r3, #2
 800745e:	bfcc      	ite	gt
 8007460:	2500      	movgt	r5, #0
 8007462:	2501      	movle	r5, #1
 8007464:	2b03      	cmp	r3, #3
 8007466:	f200 808f 	bhi.w	8007588 <_dtoa_r+0x2f0>
 800746a:	e8df f003 	tbb	[pc, r3]
 800746e:	7f7d      	.short	0x7f7d
 8007470:	7131      	.short	0x7131
 8007472:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007476:	441d      	add	r5, r3
 8007478:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800747c:	2820      	cmp	r0, #32
 800747e:	dd13      	ble.n	80074a8 <_dtoa_r+0x210>
 8007480:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007484:	9b00      	ldr	r3, [sp, #0]
 8007486:	fa08 f800 	lsl.w	r8, r8, r0
 800748a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800748e:	fa23 f000 	lsr.w	r0, r3, r0
 8007492:	ea48 0000 	orr.w	r0, r8, r0
 8007496:	f7f8 ffe5 	bl	8000464 <__aeabi_ui2d>
 800749a:	2301      	movs	r3, #1
 800749c:	4682      	mov	sl, r0
 800749e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80074a2:	3d01      	subs	r5, #1
 80074a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80074a6:	e772      	b.n	800738e <_dtoa_r+0xf6>
 80074a8:	9b00      	ldr	r3, [sp, #0]
 80074aa:	f1c0 0020 	rsb	r0, r0, #32
 80074ae:	fa03 f000 	lsl.w	r0, r3, r0
 80074b2:	e7f0      	b.n	8007496 <_dtoa_r+0x1fe>
 80074b4:	2301      	movs	r3, #1
 80074b6:	e7b1      	b.n	800741c <_dtoa_r+0x184>
 80074b8:	900f      	str	r0, [sp, #60]	; 0x3c
 80074ba:	e7b0      	b.n	800741e <_dtoa_r+0x186>
 80074bc:	9b05      	ldr	r3, [sp, #20]
 80074be:	eba3 030a 	sub.w	r3, r3, sl
 80074c2:	9305      	str	r3, [sp, #20]
 80074c4:	f1ca 0300 	rsb	r3, sl, #0
 80074c8:	9307      	str	r3, [sp, #28]
 80074ca:	2300      	movs	r3, #0
 80074cc:	930e      	str	r3, [sp, #56]	; 0x38
 80074ce:	e7bb      	b.n	8007448 <_dtoa_r+0x1b0>
 80074d0:	2301      	movs	r3, #1
 80074d2:	930a      	str	r3, [sp, #40]	; 0x28
 80074d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	dd59      	ble.n	800758e <_dtoa_r+0x2f6>
 80074da:	9302      	str	r3, [sp, #8]
 80074dc:	4699      	mov	r9, r3
 80074de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80074e0:	2200      	movs	r2, #0
 80074e2:	6072      	str	r2, [r6, #4]
 80074e4:	2204      	movs	r2, #4
 80074e6:	f102 0014 	add.w	r0, r2, #20
 80074ea:	4298      	cmp	r0, r3
 80074ec:	6871      	ldr	r1, [r6, #4]
 80074ee:	d953      	bls.n	8007598 <_dtoa_r+0x300>
 80074f0:	4620      	mov	r0, r4
 80074f2:	f000 fcb1 	bl	8007e58 <_Balloc>
 80074f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074f8:	6030      	str	r0, [r6, #0]
 80074fa:	f1b9 0f0e 	cmp.w	r9, #14
 80074fe:	f8d3 b000 	ldr.w	fp, [r3]
 8007502:	f200 80e6 	bhi.w	80076d2 <_dtoa_r+0x43a>
 8007506:	2d00      	cmp	r5, #0
 8007508:	f000 80e3 	beq.w	80076d2 <_dtoa_r+0x43a>
 800750c:	ed9d 7b00 	vldr	d7, [sp]
 8007510:	f1ba 0f00 	cmp.w	sl, #0
 8007514:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007518:	dd74      	ble.n	8007604 <_dtoa_r+0x36c>
 800751a:	4a2a      	ldr	r2, [pc, #168]	; (80075c4 <_dtoa_r+0x32c>)
 800751c:	f00a 030f 	and.w	r3, sl, #15
 8007520:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007524:	ed93 7b00 	vldr	d7, [r3]
 8007528:	ea4f 162a 	mov.w	r6, sl, asr #4
 800752c:	06f0      	lsls	r0, r6, #27
 800752e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007532:	d565      	bpl.n	8007600 <_dtoa_r+0x368>
 8007534:	4b24      	ldr	r3, [pc, #144]	; (80075c8 <_dtoa_r+0x330>)
 8007536:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800753a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800753e:	f7f9 f935 	bl	80007ac <__aeabi_ddiv>
 8007542:	e9cd 0100 	strd	r0, r1, [sp]
 8007546:	f006 060f 	and.w	r6, r6, #15
 800754a:	2503      	movs	r5, #3
 800754c:	4f1e      	ldr	r7, [pc, #120]	; (80075c8 <_dtoa_r+0x330>)
 800754e:	e04c      	b.n	80075ea <_dtoa_r+0x352>
 8007550:	2301      	movs	r3, #1
 8007552:	930a      	str	r3, [sp, #40]	; 0x28
 8007554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007556:	4453      	add	r3, sl
 8007558:	f103 0901 	add.w	r9, r3, #1
 800755c:	9302      	str	r3, [sp, #8]
 800755e:	464b      	mov	r3, r9
 8007560:	2b01      	cmp	r3, #1
 8007562:	bfb8      	it	lt
 8007564:	2301      	movlt	r3, #1
 8007566:	e7ba      	b.n	80074de <_dtoa_r+0x246>
 8007568:	2300      	movs	r3, #0
 800756a:	e7b2      	b.n	80074d2 <_dtoa_r+0x23a>
 800756c:	2300      	movs	r3, #0
 800756e:	e7f0      	b.n	8007552 <_dtoa_r+0x2ba>
 8007570:	2501      	movs	r5, #1
 8007572:	2300      	movs	r3, #0
 8007574:	9306      	str	r3, [sp, #24]
 8007576:	950a      	str	r5, [sp, #40]	; 0x28
 8007578:	f04f 33ff 	mov.w	r3, #4294967295
 800757c:	9302      	str	r3, [sp, #8]
 800757e:	4699      	mov	r9, r3
 8007580:	2200      	movs	r2, #0
 8007582:	2312      	movs	r3, #18
 8007584:	920b      	str	r2, [sp, #44]	; 0x2c
 8007586:	e7aa      	b.n	80074de <_dtoa_r+0x246>
 8007588:	2301      	movs	r3, #1
 800758a:	930a      	str	r3, [sp, #40]	; 0x28
 800758c:	e7f4      	b.n	8007578 <_dtoa_r+0x2e0>
 800758e:	2301      	movs	r3, #1
 8007590:	9302      	str	r3, [sp, #8]
 8007592:	4699      	mov	r9, r3
 8007594:	461a      	mov	r2, r3
 8007596:	e7f5      	b.n	8007584 <_dtoa_r+0x2ec>
 8007598:	3101      	adds	r1, #1
 800759a:	6071      	str	r1, [r6, #4]
 800759c:	0052      	lsls	r2, r2, #1
 800759e:	e7a2      	b.n	80074e6 <_dtoa_r+0x24e>
 80075a0:	636f4361 	.word	0x636f4361
 80075a4:	3fd287a7 	.word	0x3fd287a7
 80075a8:	8b60c8b3 	.word	0x8b60c8b3
 80075ac:	3fc68a28 	.word	0x3fc68a28
 80075b0:	509f79fb 	.word	0x509f79fb
 80075b4:	3fd34413 	.word	0x3fd34413
 80075b8:	7ff00000 	.word	0x7ff00000
 80075bc:	08008761 	.word	0x08008761
 80075c0:	3ff80000 	.word	0x3ff80000
 80075c4:	080087a8 	.word	0x080087a8
 80075c8:	08008780 	.word	0x08008780
 80075cc:	0800876b 	.word	0x0800876b
 80075d0:	07f1      	lsls	r1, r6, #31
 80075d2:	d508      	bpl.n	80075e6 <_dtoa_r+0x34e>
 80075d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80075d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075dc:	f7f8 ffbc 	bl	8000558 <__aeabi_dmul>
 80075e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80075e4:	3501      	adds	r5, #1
 80075e6:	1076      	asrs	r6, r6, #1
 80075e8:	3708      	adds	r7, #8
 80075ea:	2e00      	cmp	r6, #0
 80075ec:	d1f0      	bne.n	80075d0 <_dtoa_r+0x338>
 80075ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80075f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075f6:	f7f9 f8d9 	bl	80007ac <__aeabi_ddiv>
 80075fa:	e9cd 0100 	strd	r0, r1, [sp]
 80075fe:	e01a      	b.n	8007636 <_dtoa_r+0x39e>
 8007600:	2502      	movs	r5, #2
 8007602:	e7a3      	b.n	800754c <_dtoa_r+0x2b4>
 8007604:	f000 80a0 	beq.w	8007748 <_dtoa_r+0x4b0>
 8007608:	f1ca 0600 	rsb	r6, sl, #0
 800760c:	4b9f      	ldr	r3, [pc, #636]	; (800788c <_dtoa_r+0x5f4>)
 800760e:	4fa0      	ldr	r7, [pc, #640]	; (8007890 <_dtoa_r+0x5f8>)
 8007610:	f006 020f 	and.w	r2, r6, #15
 8007614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007620:	f7f8 ff9a 	bl	8000558 <__aeabi_dmul>
 8007624:	e9cd 0100 	strd	r0, r1, [sp]
 8007628:	1136      	asrs	r6, r6, #4
 800762a:	2300      	movs	r3, #0
 800762c:	2502      	movs	r5, #2
 800762e:	2e00      	cmp	r6, #0
 8007630:	d17f      	bne.n	8007732 <_dtoa_r+0x49a>
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1e1      	bne.n	80075fa <_dtoa_r+0x362>
 8007636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007638:	2b00      	cmp	r3, #0
 800763a:	f000 8087 	beq.w	800774c <_dtoa_r+0x4b4>
 800763e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007642:	2200      	movs	r2, #0
 8007644:	4b93      	ldr	r3, [pc, #588]	; (8007894 <_dtoa_r+0x5fc>)
 8007646:	4630      	mov	r0, r6
 8007648:	4639      	mov	r1, r7
 800764a:	f7f9 f9f7 	bl	8000a3c <__aeabi_dcmplt>
 800764e:	2800      	cmp	r0, #0
 8007650:	d07c      	beq.n	800774c <_dtoa_r+0x4b4>
 8007652:	f1b9 0f00 	cmp.w	r9, #0
 8007656:	d079      	beq.n	800774c <_dtoa_r+0x4b4>
 8007658:	9b02      	ldr	r3, [sp, #8]
 800765a:	2b00      	cmp	r3, #0
 800765c:	dd35      	ble.n	80076ca <_dtoa_r+0x432>
 800765e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007662:	9308      	str	r3, [sp, #32]
 8007664:	4639      	mov	r1, r7
 8007666:	2200      	movs	r2, #0
 8007668:	4b8b      	ldr	r3, [pc, #556]	; (8007898 <_dtoa_r+0x600>)
 800766a:	4630      	mov	r0, r6
 800766c:	f7f8 ff74 	bl	8000558 <__aeabi_dmul>
 8007670:	e9cd 0100 	strd	r0, r1, [sp]
 8007674:	9f02      	ldr	r7, [sp, #8]
 8007676:	3501      	adds	r5, #1
 8007678:	4628      	mov	r0, r5
 800767a:	f7f8 ff03 	bl	8000484 <__aeabi_i2d>
 800767e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007682:	f7f8 ff69 	bl	8000558 <__aeabi_dmul>
 8007686:	2200      	movs	r2, #0
 8007688:	4b84      	ldr	r3, [pc, #528]	; (800789c <_dtoa_r+0x604>)
 800768a:	f7f8 fdaf 	bl	80001ec <__adddf3>
 800768e:	4605      	mov	r5, r0
 8007690:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007694:	2f00      	cmp	r7, #0
 8007696:	d15d      	bne.n	8007754 <_dtoa_r+0x4bc>
 8007698:	2200      	movs	r2, #0
 800769a:	4b81      	ldr	r3, [pc, #516]	; (80078a0 <_dtoa_r+0x608>)
 800769c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076a0:	f7f8 fda2 	bl	80001e8 <__aeabi_dsub>
 80076a4:	462a      	mov	r2, r5
 80076a6:	4633      	mov	r3, r6
 80076a8:	e9cd 0100 	strd	r0, r1, [sp]
 80076ac:	f7f9 f9e4 	bl	8000a78 <__aeabi_dcmpgt>
 80076b0:	2800      	cmp	r0, #0
 80076b2:	f040 8288 	bne.w	8007bc6 <_dtoa_r+0x92e>
 80076b6:	462a      	mov	r2, r5
 80076b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80076bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076c0:	f7f9 f9bc 	bl	8000a3c <__aeabi_dcmplt>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	f040 827c 	bne.w	8007bc2 <_dtoa_r+0x92a>
 80076ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80076ce:	e9cd 2300 	strd	r2, r3, [sp]
 80076d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f2c0 8150 	blt.w	800797a <_dtoa_r+0x6e2>
 80076da:	f1ba 0f0e 	cmp.w	sl, #14
 80076de:	f300 814c 	bgt.w	800797a <_dtoa_r+0x6e2>
 80076e2:	4b6a      	ldr	r3, [pc, #424]	; (800788c <_dtoa_r+0x5f4>)
 80076e4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80076e8:	ed93 7b00 	vldr	d7, [r3]
 80076ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80076f4:	f280 80d8 	bge.w	80078a8 <_dtoa_r+0x610>
 80076f8:	f1b9 0f00 	cmp.w	r9, #0
 80076fc:	f300 80d4 	bgt.w	80078a8 <_dtoa_r+0x610>
 8007700:	f040 825e 	bne.w	8007bc0 <_dtoa_r+0x928>
 8007704:	2200      	movs	r2, #0
 8007706:	4b66      	ldr	r3, [pc, #408]	; (80078a0 <_dtoa_r+0x608>)
 8007708:	ec51 0b17 	vmov	r0, r1, d7
 800770c:	f7f8 ff24 	bl	8000558 <__aeabi_dmul>
 8007710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007714:	f7f9 f9a6 	bl	8000a64 <__aeabi_dcmpge>
 8007718:	464f      	mov	r7, r9
 800771a:	464e      	mov	r6, r9
 800771c:	2800      	cmp	r0, #0
 800771e:	f040 8234 	bne.w	8007b8a <_dtoa_r+0x8f2>
 8007722:	2331      	movs	r3, #49	; 0x31
 8007724:	f10b 0501 	add.w	r5, fp, #1
 8007728:	f88b 3000 	strb.w	r3, [fp]
 800772c:	f10a 0a01 	add.w	sl, sl, #1
 8007730:	e22f      	b.n	8007b92 <_dtoa_r+0x8fa>
 8007732:	07f2      	lsls	r2, r6, #31
 8007734:	d505      	bpl.n	8007742 <_dtoa_r+0x4aa>
 8007736:	e9d7 2300 	ldrd	r2, r3, [r7]
 800773a:	f7f8 ff0d 	bl	8000558 <__aeabi_dmul>
 800773e:	3501      	adds	r5, #1
 8007740:	2301      	movs	r3, #1
 8007742:	1076      	asrs	r6, r6, #1
 8007744:	3708      	adds	r7, #8
 8007746:	e772      	b.n	800762e <_dtoa_r+0x396>
 8007748:	2502      	movs	r5, #2
 800774a:	e774      	b.n	8007636 <_dtoa_r+0x39e>
 800774c:	f8cd a020 	str.w	sl, [sp, #32]
 8007750:	464f      	mov	r7, r9
 8007752:	e791      	b.n	8007678 <_dtoa_r+0x3e0>
 8007754:	4b4d      	ldr	r3, [pc, #308]	; (800788c <_dtoa_r+0x5f4>)
 8007756:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800775a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800775e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007760:	2b00      	cmp	r3, #0
 8007762:	d047      	beq.n	80077f4 <_dtoa_r+0x55c>
 8007764:	4602      	mov	r2, r0
 8007766:	460b      	mov	r3, r1
 8007768:	2000      	movs	r0, #0
 800776a:	494e      	ldr	r1, [pc, #312]	; (80078a4 <_dtoa_r+0x60c>)
 800776c:	f7f9 f81e 	bl	80007ac <__aeabi_ddiv>
 8007770:	462a      	mov	r2, r5
 8007772:	4633      	mov	r3, r6
 8007774:	f7f8 fd38 	bl	80001e8 <__aeabi_dsub>
 8007778:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800777c:	465d      	mov	r5, fp
 800777e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007782:	f7f9 f999 	bl	8000ab8 <__aeabi_d2iz>
 8007786:	4606      	mov	r6, r0
 8007788:	f7f8 fe7c 	bl	8000484 <__aeabi_i2d>
 800778c:	4602      	mov	r2, r0
 800778e:	460b      	mov	r3, r1
 8007790:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007794:	f7f8 fd28 	bl	80001e8 <__aeabi_dsub>
 8007798:	3630      	adds	r6, #48	; 0x30
 800779a:	f805 6b01 	strb.w	r6, [r5], #1
 800779e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80077a2:	e9cd 0100 	strd	r0, r1, [sp]
 80077a6:	f7f9 f949 	bl	8000a3c <__aeabi_dcmplt>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d163      	bne.n	8007876 <_dtoa_r+0x5de>
 80077ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077b2:	2000      	movs	r0, #0
 80077b4:	4937      	ldr	r1, [pc, #220]	; (8007894 <_dtoa_r+0x5fc>)
 80077b6:	f7f8 fd17 	bl	80001e8 <__aeabi_dsub>
 80077ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80077be:	f7f9 f93d 	bl	8000a3c <__aeabi_dcmplt>
 80077c2:	2800      	cmp	r0, #0
 80077c4:	f040 80b7 	bne.w	8007936 <_dtoa_r+0x69e>
 80077c8:	eba5 030b 	sub.w	r3, r5, fp
 80077cc:	429f      	cmp	r7, r3
 80077ce:	f77f af7c 	ble.w	80076ca <_dtoa_r+0x432>
 80077d2:	2200      	movs	r2, #0
 80077d4:	4b30      	ldr	r3, [pc, #192]	; (8007898 <_dtoa_r+0x600>)
 80077d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077da:	f7f8 febd 	bl	8000558 <__aeabi_dmul>
 80077de:	2200      	movs	r2, #0
 80077e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80077e4:	4b2c      	ldr	r3, [pc, #176]	; (8007898 <_dtoa_r+0x600>)
 80077e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077ea:	f7f8 feb5 	bl	8000558 <__aeabi_dmul>
 80077ee:	e9cd 0100 	strd	r0, r1, [sp]
 80077f2:	e7c4      	b.n	800777e <_dtoa_r+0x4e6>
 80077f4:	462a      	mov	r2, r5
 80077f6:	4633      	mov	r3, r6
 80077f8:	f7f8 feae 	bl	8000558 <__aeabi_dmul>
 80077fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007800:	eb0b 0507 	add.w	r5, fp, r7
 8007804:	465e      	mov	r6, fp
 8007806:	e9dd 0100 	ldrd	r0, r1, [sp]
 800780a:	f7f9 f955 	bl	8000ab8 <__aeabi_d2iz>
 800780e:	4607      	mov	r7, r0
 8007810:	f7f8 fe38 	bl	8000484 <__aeabi_i2d>
 8007814:	3730      	adds	r7, #48	; 0x30
 8007816:	4602      	mov	r2, r0
 8007818:	460b      	mov	r3, r1
 800781a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800781e:	f7f8 fce3 	bl	80001e8 <__aeabi_dsub>
 8007822:	f806 7b01 	strb.w	r7, [r6], #1
 8007826:	42ae      	cmp	r6, r5
 8007828:	e9cd 0100 	strd	r0, r1, [sp]
 800782c:	f04f 0200 	mov.w	r2, #0
 8007830:	d126      	bne.n	8007880 <_dtoa_r+0x5e8>
 8007832:	4b1c      	ldr	r3, [pc, #112]	; (80078a4 <_dtoa_r+0x60c>)
 8007834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007838:	f7f8 fcd8 	bl	80001ec <__adddf3>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007844:	f7f9 f918 	bl	8000a78 <__aeabi_dcmpgt>
 8007848:	2800      	cmp	r0, #0
 800784a:	d174      	bne.n	8007936 <_dtoa_r+0x69e>
 800784c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007850:	2000      	movs	r0, #0
 8007852:	4914      	ldr	r1, [pc, #80]	; (80078a4 <_dtoa_r+0x60c>)
 8007854:	f7f8 fcc8 	bl	80001e8 <__aeabi_dsub>
 8007858:	4602      	mov	r2, r0
 800785a:	460b      	mov	r3, r1
 800785c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007860:	f7f9 f8ec 	bl	8000a3c <__aeabi_dcmplt>
 8007864:	2800      	cmp	r0, #0
 8007866:	f43f af30 	beq.w	80076ca <_dtoa_r+0x432>
 800786a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800786e:	2b30      	cmp	r3, #48	; 0x30
 8007870:	f105 32ff 	add.w	r2, r5, #4294967295
 8007874:	d002      	beq.n	800787c <_dtoa_r+0x5e4>
 8007876:	f8dd a020 	ldr.w	sl, [sp, #32]
 800787a:	e04a      	b.n	8007912 <_dtoa_r+0x67a>
 800787c:	4615      	mov	r5, r2
 800787e:	e7f4      	b.n	800786a <_dtoa_r+0x5d2>
 8007880:	4b05      	ldr	r3, [pc, #20]	; (8007898 <_dtoa_r+0x600>)
 8007882:	f7f8 fe69 	bl	8000558 <__aeabi_dmul>
 8007886:	e9cd 0100 	strd	r0, r1, [sp]
 800788a:	e7bc      	b.n	8007806 <_dtoa_r+0x56e>
 800788c:	080087a8 	.word	0x080087a8
 8007890:	08008780 	.word	0x08008780
 8007894:	3ff00000 	.word	0x3ff00000
 8007898:	40240000 	.word	0x40240000
 800789c:	401c0000 	.word	0x401c0000
 80078a0:	40140000 	.word	0x40140000
 80078a4:	3fe00000 	.word	0x3fe00000
 80078a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80078ac:	465d      	mov	r5, fp
 80078ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078b2:	4630      	mov	r0, r6
 80078b4:	4639      	mov	r1, r7
 80078b6:	f7f8 ff79 	bl	80007ac <__aeabi_ddiv>
 80078ba:	f7f9 f8fd 	bl	8000ab8 <__aeabi_d2iz>
 80078be:	4680      	mov	r8, r0
 80078c0:	f7f8 fde0 	bl	8000484 <__aeabi_i2d>
 80078c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078c8:	f7f8 fe46 	bl	8000558 <__aeabi_dmul>
 80078cc:	4602      	mov	r2, r0
 80078ce:	460b      	mov	r3, r1
 80078d0:	4630      	mov	r0, r6
 80078d2:	4639      	mov	r1, r7
 80078d4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80078d8:	f7f8 fc86 	bl	80001e8 <__aeabi_dsub>
 80078dc:	f805 6b01 	strb.w	r6, [r5], #1
 80078e0:	eba5 060b 	sub.w	r6, r5, fp
 80078e4:	45b1      	cmp	r9, r6
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	d139      	bne.n	8007960 <_dtoa_r+0x6c8>
 80078ec:	f7f8 fc7e 	bl	80001ec <__adddf3>
 80078f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078f4:	4606      	mov	r6, r0
 80078f6:	460f      	mov	r7, r1
 80078f8:	f7f9 f8be 	bl	8000a78 <__aeabi_dcmpgt>
 80078fc:	b9c8      	cbnz	r0, 8007932 <_dtoa_r+0x69a>
 80078fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007902:	4630      	mov	r0, r6
 8007904:	4639      	mov	r1, r7
 8007906:	f7f9 f88f 	bl	8000a28 <__aeabi_dcmpeq>
 800790a:	b110      	cbz	r0, 8007912 <_dtoa_r+0x67a>
 800790c:	f018 0f01 	tst.w	r8, #1
 8007910:	d10f      	bne.n	8007932 <_dtoa_r+0x69a>
 8007912:	9904      	ldr	r1, [sp, #16]
 8007914:	4620      	mov	r0, r4
 8007916:	f000 fad3 	bl	8007ec0 <_Bfree>
 800791a:	2300      	movs	r3, #0
 800791c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800791e:	702b      	strb	r3, [r5, #0]
 8007920:	f10a 0301 	add.w	r3, sl, #1
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 8241 	beq.w	8007db0 <_dtoa_r+0xb18>
 800792e:	601d      	str	r5, [r3, #0]
 8007930:	e23e      	b.n	8007db0 <_dtoa_r+0xb18>
 8007932:	f8cd a020 	str.w	sl, [sp, #32]
 8007936:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800793a:	2a39      	cmp	r2, #57	; 0x39
 800793c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007940:	d108      	bne.n	8007954 <_dtoa_r+0x6bc>
 8007942:	459b      	cmp	fp, r3
 8007944:	d10a      	bne.n	800795c <_dtoa_r+0x6c4>
 8007946:	9b08      	ldr	r3, [sp, #32]
 8007948:	3301      	adds	r3, #1
 800794a:	9308      	str	r3, [sp, #32]
 800794c:	2330      	movs	r3, #48	; 0x30
 800794e:	f88b 3000 	strb.w	r3, [fp]
 8007952:	465b      	mov	r3, fp
 8007954:	781a      	ldrb	r2, [r3, #0]
 8007956:	3201      	adds	r2, #1
 8007958:	701a      	strb	r2, [r3, #0]
 800795a:	e78c      	b.n	8007876 <_dtoa_r+0x5de>
 800795c:	461d      	mov	r5, r3
 800795e:	e7ea      	b.n	8007936 <_dtoa_r+0x69e>
 8007960:	2200      	movs	r2, #0
 8007962:	4b9b      	ldr	r3, [pc, #620]	; (8007bd0 <_dtoa_r+0x938>)
 8007964:	f7f8 fdf8 	bl	8000558 <__aeabi_dmul>
 8007968:	2200      	movs	r2, #0
 800796a:	2300      	movs	r3, #0
 800796c:	4606      	mov	r6, r0
 800796e:	460f      	mov	r7, r1
 8007970:	f7f9 f85a 	bl	8000a28 <__aeabi_dcmpeq>
 8007974:	2800      	cmp	r0, #0
 8007976:	d09a      	beq.n	80078ae <_dtoa_r+0x616>
 8007978:	e7cb      	b.n	8007912 <_dtoa_r+0x67a>
 800797a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800797c:	2a00      	cmp	r2, #0
 800797e:	f000 808b 	beq.w	8007a98 <_dtoa_r+0x800>
 8007982:	9a06      	ldr	r2, [sp, #24]
 8007984:	2a01      	cmp	r2, #1
 8007986:	dc6e      	bgt.n	8007a66 <_dtoa_r+0x7ce>
 8007988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800798a:	2a00      	cmp	r2, #0
 800798c:	d067      	beq.n	8007a5e <_dtoa_r+0x7c6>
 800798e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007992:	9f07      	ldr	r7, [sp, #28]
 8007994:	9d05      	ldr	r5, [sp, #20]
 8007996:	9a05      	ldr	r2, [sp, #20]
 8007998:	2101      	movs	r1, #1
 800799a:	441a      	add	r2, r3
 800799c:	4620      	mov	r0, r4
 800799e:	9205      	str	r2, [sp, #20]
 80079a0:	4498      	add	r8, r3
 80079a2:	f000 fb2d 	bl	8008000 <__i2b>
 80079a6:	4606      	mov	r6, r0
 80079a8:	2d00      	cmp	r5, #0
 80079aa:	dd0c      	ble.n	80079c6 <_dtoa_r+0x72e>
 80079ac:	f1b8 0f00 	cmp.w	r8, #0
 80079b0:	dd09      	ble.n	80079c6 <_dtoa_r+0x72e>
 80079b2:	4545      	cmp	r5, r8
 80079b4:	9a05      	ldr	r2, [sp, #20]
 80079b6:	462b      	mov	r3, r5
 80079b8:	bfa8      	it	ge
 80079ba:	4643      	movge	r3, r8
 80079bc:	1ad2      	subs	r2, r2, r3
 80079be:	9205      	str	r2, [sp, #20]
 80079c0:	1aed      	subs	r5, r5, r3
 80079c2:	eba8 0803 	sub.w	r8, r8, r3
 80079c6:	9b07      	ldr	r3, [sp, #28]
 80079c8:	b1eb      	cbz	r3, 8007a06 <_dtoa_r+0x76e>
 80079ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d067      	beq.n	8007aa0 <_dtoa_r+0x808>
 80079d0:	b18f      	cbz	r7, 80079f6 <_dtoa_r+0x75e>
 80079d2:	4631      	mov	r1, r6
 80079d4:	463a      	mov	r2, r7
 80079d6:	4620      	mov	r0, r4
 80079d8:	f000 fbb2 	bl	8008140 <__pow5mult>
 80079dc:	9a04      	ldr	r2, [sp, #16]
 80079de:	4601      	mov	r1, r0
 80079e0:	4606      	mov	r6, r0
 80079e2:	4620      	mov	r0, r4
 80079e4:	f000 fb15 	bl	8008012 <__multiply>
 80079e8:	9904      	ldr	r1, [sp, #16]
 80079ea:	9008      	str	r0, [sp, #32]
 80079ec:	4620      	mov	r0, r4
 80079ee:	f000 fa67 	bl	8007ec0 <_Bfree>
 80079f2:	9b08      	ldr	r3, [sp, #32]
 80079f4:	9304      	str	r3, [sp, #16]
 80079f6:	9b07      	ldr	r3, [sp, #28]
 80079f8:	1bda      	subs	r2, r3, r7
 80079fa:	d004      	beq.n	8007a06 <_dtoa_r+0x76e>
 80079fc:	9904      	ldr	r1, [sp, #16]
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 fb9e 	bl	8008140 <__pow5mult>
 8007a04:	9004      	str	r0, [sp, #16]
 8007a06:	2101      	movs	r1, #1
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f000 faf9 	bl	8008000 <__i2b>
 8007a0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a10:	4607      	mov	r7, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 81d0 	beq.w	8007db8 <_dtoa_r+0xb20>
 8007a18:	461a      	mov	r2, r3
 8007a1a:	4601      	mov	r1, r0
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 fb8f 	bl	8008140 <__pow5mult>
 8007a22:	9b06      	ldr	r3, [sp, #24]
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	4607      	mov	r7, r0
 8007a28:	dc40      	bgt.n	8007aac <_dtoa_r+0x814>
 8007a2a:	9b00      	ldr	r3, [sp, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d139      	bne.n	8007aa4 <_dtoa_r+0x80c>
 8007a30:	9b01      	ldr	r3, [sp, #4]
 8007a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d136      	bne.n	8007aa8 <_dtoa_r+0x810>
 8007a3a:	9b01      	ldr	r3, [sp, #4]
 8007a3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a40:	0d1b      	lsrs	r3, r3, #20
 8007a42:	051b      	lsls	r3, r3, #20
 8007a44:	b12b      	cbz	r3, 8007a52 <_dtoa_r+0x7ba>
 8007a46:	9b05      	ldr	r3, [sp, #20]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	9305      	str	r3, [sp, #20]
 8007a4c:	f108 0801 	add.w	r8, r8, #1
 8007a50:	2301      	movs	r3, #1
 8007a52:	9307      	str	r3, [sp, #28]
 8007a54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d12a      	bne.n	8007ab0 <_dtoa_r+0x818>
 8007a5a:	2001      	movs	r0, #1
 8007a5c:	e030      	b.n	8007ac0 <_dtoa_r+0x828>
 8007a5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a64:	e795      	b.n	8007992 <_dtoa_r+0x6fa>
 8007a66:	9b07      	ldr	r3, [sp, #28]
 8007a68:	f109 37ff 	add.w	r7, r9, #4294967295
 8007a6c:	42bb      	cmp	r3, r7
 8007a6e:	bfbf      	itttt	lt
 8007a70:	9b07      	ldrlt	r3, [sp, #28]
 8007a72:	9707      	strlt	r7, [sp, #28]
 8007a74:	1afa      	sublt	r2, r7, r3
 8007a76:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007a78:	bfbb      	ittet	lt
 8007a7a:	189b      	addlt	r3, r3, r2
 8007a7c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007a7e:	1bdf      	subge	r7, r3, r7
 8007a80:	2700      	movlt	r7, #0
 8007a82:	f1b9 0f00 	cmp.w	r9, #0
 8007a86:	bfb5      	itete	lt
 8007a88:	9b05      	ldrlt	r3, [sp, #20]
 8007a8a:	9d05      	ldrge	r5, [sp, #20]
 8007a8c:	eba3 0509 	sublt.w	r5, r3, r9
 8007a90:	464b      	movge	r3, r9
 8007a92:	bfb8      	it	lt
 8007a94:	2300      	movlt	r3, #0
 8007a96:	e77e      	b.n	8007996 <_dtoa_r+0x6fe>
 8007a98:	9f07      	ldr	r7, [sp, #28]
 8007a9a:	9d05      	ldr	r5, [sp, #20]
 8007a9c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007a9e:	e783      	b.n	80079a8 <_dtoa_r+0x710>
 8007aa0:	9a07      	ldr	r2, [sp, #28]
 8007aa2:	e7ab      	b.n	80079fc <_dtoa_r+0x764>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	e7d4      	b.n	8007a52 <_dtoa_r+0x7ba>
 8007aa8:	9b00      	ldr	r3, [sp, #0]
 8007aaa:	e7d2      	b.n	8007a52 <_dtoa_r+0x7ba>
 8007aac:	2300      	movs	r3, #0
 8007aae:	9307      	str	r3, [sp, #28]
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007ab6:	6918      	ldr	r0, [r3, #16]
 8007ab8:	f000 fa54 	bl	8007f64 <__hi0bits>
 8007abc:	f1c0 0020 	rsb	r0, r0, #32
 8007ac0:	4440      	add	r0, r8
 8007ac2:	f010 001f 	ands.w	r0, r0, #31
 8007ac6:	d047      	beq.n	8007b58 <_dtoa_r+0x8c0>
 8007ac8:	f1c0 0320 	rsb	r3, r0, #32
 8007acc:	2b04      	cmp	r3, #4
 8007ace:	dd3b      	ble.n	8007b48 <_dtoa_r+0x8b0>
 8007ad0:	9b05      	ldr	r3, [sp, #20]
 8007ad2:	f1c0 001c 	rsb	r0, r0, #28
 8007ad6:	4403      	add	r3, r0
 8007ad8:	9305      	str	r3, [sp, #20]
 8007ada:	4405      	add	r5, r0
 8007adc:	4480      	add	r8, r0
 8007ade:	9b05      	ldr	r3, [sp, #20]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	dd05      	ble.n	8007af0 <_dtoa_r+0x858>
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	9904      	ldr	r1, [sp, #16]
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f000 fb77 	bl	80081dc <__lshift>
 8007aee:	9004      	str	r0, [sp, #16]
 8007af0:	f1b8 0f00 	cmp.w	r8, #0
 8007af4:	dd05      	ble.n	8007b02 <_dtoa_r+0x86a>
 8007af6:	4639      	mov	r1, r7
 8007af8:	4642      	mov	r2, r8
 8007afa:	4620      	mov	r0, r4
 8007afc:	f000 fb6e 	bl	80081dc <__lshift>
 8007b00:	4607      	mov	r7, r0
 8007b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b04:	b353      	cbz	r3, 8007b5c <_dtoa_r+0x8c4>
 8007b06:	4639      	mov	r1, r7
 8007b08:	9804      	ldr	r0, [sp, #16]
 8007b0a:	f000 fbbb 	bl	8008284 <__mcmp>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	da24      	bge.n	8007b5c <_dtoa_r+0x8c4>
 8007b12:	2300      	movs	r3, #0
 8007b14:	220a      	movs	r2, #10
 8007b16:	9904      	ldr	r1, [sp, #16]
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 f9e8 	bl	8007eee <__multadd>
 8007b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b20:	9004      	str	r0, [sp, #16]
 8007b22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f000 814d 	beq.w	8007dc6 <_dtoa_r+0xb2e>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	4631      	mov	r1, r6
 8007b30:	220a      	movs	r2, #10
 8007b32:	4620      	mov	r0, r4
 8007b34:	f000 f9db 	bl	8007eee <__multadd>
 8007b38:	9b02      	ldr	r3, [sp, #8]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	4606      	mov	r6, r0
 8007b3e:	dc4f      	bgt.n	8007be0 <_dtoa_r+0x948>
 8007b40:	9b06      	ldr	r3, [sp, #24]
 8007b42:	2b02      	cmp	r3, #2
 8007b44:	dd4c      	ble.n	8007be0 <_dtoa_r+0x948>
 8007b46:	e011      	b.n	8007b6c <_dtoa_r+0x8d4>
 8007b48:	d0c9      	beq.n	8007ade <_dtoa_r+0x846>
 8007b4a:	9a05      	ldr	r2, [sp, #20]
 8007b4c:	331c      	adds	r3, #28
 8007b4e:	441a      	add	r2, r3
 8007b50:	9205      	str	r2, [sp, #20]
 8007b52:	441d      	add	r5, r3
 8007b54:	4498      	add	r8, r3
 8007b56:	e7c2      	b.n	8007ade <_dtoa_r+0x846>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	e7f6      	b.n	8007b4a <_dtoa_r+0x8b2>
 8007b5c:	f1b9 0f00 	cmp.w	r9, #0
 8007b60:	dc38      	bgt.n	8007bd4 <_dtoa_r+0x93c>
 8007b62:	9b06      	ldr	r3, [sp, #24]
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	dd35      	ble.n	8007bd4 <_dtoa_r+0x93c>
 8007b68:	f8cd 9008 	str.w	r9, [sp, #8]
 8007b6c:	9b02      	ldr	r3, [sp, #8]
 8007b6e:	b963      	cbnz	r3, 8007b8a <_dtoa_r+0x8f2>
 8007b70:	4639      	mov	r1, r7
 8007b72:	2205      	movs	r2, #5
 8007b74:	4620      	mov	r0, r4
 8007b76:	f000 f9ba 	bl	8007eee <__multadd>
 8007b7a:	4601      	mov	r1, r0
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	9804      	ldr	r0, [sp, #16]
 8007b80:	f000 fb80 	bl	8008284 <__mcmp>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	f73f adcc 	bgt.w	8007722 <_dtoa_r+0x48a>
 8007b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b8c:	465d      	mov	r5, fp
 8007b8e:	ea6f 0a03 	mvn.w	sl, r3
 8007b92:	f04f 0900 	mov.w	r9, #0
 8007b96:	4639      	mov	r1, r7
 8007b98:	4620      	mov	r0, r4
 8007b9a:	f000 f991 	bl	8007ec0 <_Bfree>
 8007b9e:	2e00      	cmp	r6, #0
 8007ba0:	f43f aeb7 	beq.w	8007912 <_dtoa_r+0x67a>
 8007ba4:	f1b9 0f00 	cmp.w	r9, #0
 8007ba8:	d005      	beq.n	8007bb6 <_dtoa_r+0x91e>
 8007baa:	45b1      	cmp	r9, r6
 8007bac:	d003      	beq.n	8007bb6 <_dtoa_r+0x91e>
 8007bae:	4649      	mov	r1, r9
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 f985 	bl	8007ec0 <_Bfree>
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4620      	mov	r0, r4
 8007bba:	f000 f981 	bl	8007ec0 <_Bfree>
 8007bbe:	e6a8      	b.n	8007912 <_dtoa_r+0x67a>
 8007bc0:	2700      	movs	r7, #0
 8007bc2:	463e      	mov	r6, r7
 8007bc4:	e7e1      	b.n	8007b8a <_dtoa_r+0x8f2>
 8007bc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007bca:	463e      	mov	r6, r7
 8007bcc:	e5a9      	b.n	8007722 <_dtoa_r+0x48a>
 8007bce:	bf00      	nop
 8007bd0:	40240000 	.word	0x40240000
 8007bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd6:	f8cd 9008 	str.w	r9, [sp, #8]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f000 80fa 	beq.w	8007dd4 <_dtoa_r+0xb3c>
 8007be0:	2d00      	cmp	r5, #0
 8007be2:	dd05      	ble.n	8007bf0 <_dtoa_r+0x958>
 8007be4:	4631      	mov	r1, r6
 8007be6:	462a      	mov	r2, r5
 8007be8:	4620      	mov	r0, r4
 8007bea:	f000 faf7 	bl	80081dc <__lshift>
 8007bee:	4606      	mov	r6, r0
 8007bf0:	9b07      	ldr	r3, [sp, #28]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d04c      	beq.n	8007c90 <_dtoa_r+0x9f8>
 8007bf6:	6871      	ldr	r1, [r6, #4]
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	f000 f92d 	bl	8007e58 <_Balloc>
 8007bfe:	6932      	ldr	r2, [r6, #16]
 8007c00:	3202      	adds	r2, #2
 8007c02:	4605      	mov	r5, r0
 8007c04:	0092      	lsls	r2, r2, #2
 8007c06:	f106 010c 	add.w	r1, r6, #12
 8007c0a:	300c      	adds	r0, #12
 8007c0c:	f7fe ff5a 	bl	8006ac4 <memcpy>
 8007c10:	2201      	movs	r2, #1
 8007c12:	4629      	mov	r1, r5
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 fae1 	bl	80081dc <__lshift>
 8007c1a:	9b00      	ldr	r3, [sp, #0]
 8007c1c:	f8cd b014 	str.w	fp, [sp, #20]
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	46b1      	mov	r9, r6
 8007c26:	9307      	str	r3, [sp, #28]
 8007c28:	4606      	mov	r6, r0
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	9804      	ldr	r0, [sp, #16]
 8007c2e:	f7ff faa6 	bl	800717e <quorem>
 8007c32:	4649      	mov	r1, r9
 8007c34:	4605      	mov	r5, r0
 8007c36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007c3a:	9804      	ldr	r0, [sp, #16]
 8007c3c:	f000 fb22 	bl	8008284 <__mcmp>
 8007c40:	4632      	mov	r2, r6
 8007c42:	9000      	str	r0, [sp, #0]
 8007c44:	4639      	mov	r1, r7
 8007c46:	4620      	mov	r0, r4
 8007c48:	f000 fb36 	bl	80082b8 <__mdiff>
 8007c4c:	68c3      	ldr	r3, [r0, #12]
 8007c4e:	4602      	mov	r2, r0
 8007c50:	bb03      	cbnz	r3, 8007c94 <_dtoa_r+0x9fc>
 8007c52:	4601      	mov	r1, r0
 8007c54:	9008      	str	r0, [sp, #32]
 8007c56:	9804      	ldr	r0, [sp, #16]
 8007c58:	f000 fb14 	bl	8008284 <__mcmp>
 8007c5c:	9a08      	ldr	r2, [sp, #32]
 8007c5e:	4603      	mov	r3, r0
 8007c60:	4611      	mov	r1, r2
 8007c62:	4620      	mov	r0, r4
 8007c64:	9308      	str	r3, [sp, #32]
 8007c66:	f000 f92b 	bl	8007ec0 <_Bfree>
 8007c6a:	9b08      	ldr	r3, [sp, #32]
 8007c6c:	b9a3      	cbnz	r3, 8007c98 <_dtoa_r+0xa00>
 8007c6e:	9a06      	ldr	r2, [sp, #24]
 8007c70:	b992      	cbnz	r2, 8007c98 <_dtoa_r+0xa00>
 8007c72:	9a07      	ldr	r2, [sp, #28]
 8007c74:	b982      	cbnz	r2, 8007c98 <_dtoa_r+0xa00>
 8007c76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007c7a:	d029      	beq.n	8007cd0 <_dtoa_r+0xa38>
 8007c7c:	9b00      	ldr	r3, [sp, #0]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	dd01      	ble.n	8007c86 <_dtoa_r+0x9ee>
 8007c82:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007c86:	9b05      	ldr	r3, [sp, #20]
 8007c88:	1c5d      	adds	r5, r3, #1
 8007c8a:	f883 8000 	strb.w	r8, [r3]
 8007c8e:	e782      	b.n	8007b96 <_dtoa_r+0x8fe>
 8007c90:	4630      	mov	r0, r6
 8007c92:	e7c2      	b.n	8007c1a <_dtoa_r+0x982>
 8007c94:	2301      	movs	r3, #1
 8007c96:	e7e3      	b.n	8007c60 <_dtoa_r+0x9c8>
 8007c98:	9a00      	ldr	r2, [sp, #0]
 8007c9a:	2a00      	cmp	r2, #0
 8007c9c:	db04      	blt.n	8007ca8 <_dtoa_r+0xa10>
 8007c9e:	d125      	bne.n	8007cec <_dtoa_r+0xa54>
 8007ca0:	9a06      	ldr	r2, [sp, #24]
 8007ca2:	bb1a      	cbnz	r2, 8007cec <_dtoa_r+0xa54>
 8007ca4:	9a07      	ldr	r2, [sp, #28]
 8007ca6:	bb0a      	cbnz	r2, 8007cec <_dtoa_r+0xa54>
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	ddec      	ble.n	8007c86 <_dtoa_r+0x9ee>
 8007cac:	2201      	movs	r2, #1
 8007cae:	9904      	ldr	r1, [sp, #16]
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fa93 	bl	80081dc <__lshift>
 8007cb6:	4639      	mov	r1, r7
 8007cb8:	9004      	str	r0, [sp, #16]
 8007cba:	f000 fae3 	bl	8008284 <__mcmp>
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	dc03      	bgt.n	8007cca <_dtoa_r+0xa32>
 8007cc2:	d1e0      	bne.n	8007c86 <_dtoa_r+0x9ee>
 8007cc4:	f018 0f01 	tst.w	r8, #1
 8007cc8:	d0dd      	beq.n	8007c86 <_dtoa_r+0x9ee>
 8007cca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007cce:	d1d8      	bne.n	8007c82 <_dtoa_r+0x9ea>
 8007cd0:	9b05      	ldr	r3, [sp, #20]
 8007cd2:	9a05      	ldr	r2, [sp, #20]
 8007cd4:	1c5d      	adds	r5, r3, #1
 8007cd6:	2339      	movs	r3, #57	; 0x39
 8007cd8:	7013      	strb	r3, [r2, #0]
 8007cda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007cde:	2b39      	cmp	r3, #57	; 0x39
 8007ce0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007ce4:	d04f      	beq.n	8007d86 <_dtoa_r+0xaee>
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	7013      	strb	r3, [r2, #0]
 8007cea:	e754      	b.n	8007b96 <_dtoa_r+0x8fe>
 8007cec:	9a05      	ldr	r2, [sp, #20]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f102 0501 	add.w	r5, r2, #1
 8007cf4:	dd06      	ble.n	8007d04 <_dtoa_r+0xa6c>
 8007cf6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007cfa:	d0e9      	beq.n	8007cd0 <_dtoa_r+0xa38>
 8007cfc:	f108 0801 	add.w	r8, r8, #1
 8007d00:	9b05      	ldr	r3, [sp, #20]
 8007d02:	e7c2      	b.n	8007c8a <_dtoa_r+0x9f2>
 8007d04:	9a02      	ldr	r2, [sp, #8]
 8007d06:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007d0a:	eba5 030b 	sub.w	r3, r5, fp
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d021      	beq.n	8007d56 <_dtoa_r+0xabe>
 8007d12:	2300      	movs	r3, #0
 8007d14:	220a      	movs	r2, #10
 8007d16:	9904      	ldr	r1, [sp, #16]
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f000 f8e8 	bl	8007eee <__multadd>
 8007d1e:	45b1      	cmp	r9, r6
 8007d20:	9004      	str	r0, [sp, #16]
 8007d22:	f04f 0300 	mov.w	r3, #0
 8007d26:	f04f 020a 	mov.w	r2, #10
 8007d2a:	4649      	mov	r1, r9
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	d105      	bne.n	8007d3c <_dtoa_r+0xaa4>
 8007d30:	f000 f8dd 	bl	8007eee <__multadd>
 8007d34:	4681      	mov	r9, r0
 8007d36:	4606      	mov	r6, r0
 8007d38:	9505      	str	r5, [sp, #20]
 8007d3a:	e776      	b.n	8007c2a <_dtoa_r+0x992>
 8007d3c:	f000 f8d7 	bl	8007eee <__multadd>
 8007d40:	4631      	mov	r1, r6
 8007d42:	4681      	mov	r9, r0
 8007d44:	2300      	movs	r3, #0
 8007d46:	220a      	movs	r2, #10
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f000 f8d0 	bl	8007eee <__multadd>
 8007d4e:	4606      	mov	r6, r0
 8007d50:	e7f2      	b.n	8007d38 <_dtoa_r+0xaa0>
 8007d52:	f04f 0900 	mov.w	r9, #0
 8007d56:	2201      	movs	r2, #1
 8007d58:	9904      	ldr	r1, [sp, #16]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	f000 fa3e 	bl	80081dc <__lshift>
 8007d60:	4639      	mov	r1, r7
 8007d62:	9004      	str	r0, [sp, #16]
 8007d64:	f000 fa8e 	bl	8008284 <__mcmp>
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	dcb6      	bgt.n	8007cda <_dtoa_r+0xa42>
 8007d6c:	d102      	bne.n	8007d74 <_dtoa_r+0xadc>
 8007d6e:	f018 0f01 	tst.w	r8, #1
 8007d72:	d1b2      	bne.n	8007cda <_dtoa_r+0xa42>
 8007d74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d78:	2b30      	cmp	r3, #48	; 0x30
 8007d7a:	f105 32ff 	add.w	r2, r5, #4294967295
 8007d7e:	f47f af0a 	bne.w	8007b96 <_dtoa_r+0x8fe>
 8007d82:	4615      	mov	r5, r2
 8007d84:	e7f6      	b.n	8007d74 <_dtoa_r+0xadc>
 8007d86:	4593      	cmp	fp, r2
 8007d88:	d105      	bne.n	8007d96 <_dtoa_r+0xafe>
 8007d8a:	2331      	movs	r3, #49	; 0x31
 8007d8c:	f10a 0a01 	add.w	sl, sl, #1
 8007d90:	f88b 3000 	strb.w	r3, [fp]
 8007d94:	e6ff      	b.n	8007b96 <_dtoa_r+0x8fe>
 8007d96:	4615      	mov	r5, r2
 8007d98:	e79f      	b.n	8007cda <_dtoa_r+0xa42>
 8007d9a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007e00 <_dtoa_r+0xb68>
 8007d9e:	e007      	b.n	8007db0 <_dtoa_r+0xb18>
 8007da0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007da2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007e04 <_dtoa_r+0xb6c>
 8007da6:	b11b      	cbz	r3, 8007db0 <_dtoa_r+0xb18>
 8007da8:	f10b 0308 	add.w	r3, fp, #8
 8007dac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	4658      	mov	r0, fp
 8007db2:	b017      	add	sp, #92	; 0x5c
 8007db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db8:	9b06      	ldr	r3, [sp, #24]
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	f77f ae35 	ble.w	8007a2a <_dtoa_r+0x792>
 8007dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dc2:	9307      	str	r3, [sp, #28]
 8007dc4:	e649      	b.n	8007a5a <_dtoa_r+0x7c2>
 8007dc6:	9b02      	ldr	r3, [sp, #8]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	dc03      	bgt.n	8007dd4 <_dtoa_r+0xb3c>
 8007dcc:	9b06      	ldr	r3, [sp, #24]
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	f73f aecc 	bgt.w	8007b6c <_dtoa_r+0x8d4>
 8007dd4:	465d      	mov	r5, fp
 8007dd6:	4639      	mov	r1, r7
 8007dd8:	9804      	ldr	r0, [sp, #16]
 8007dda:	f7ff f9d0 	bl	800717e <quorem>
 8007dde:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007de2:	f805 8b01 	strb.w	r8, [r5], #1
 8007de6:	9a02      	ldr	r2, [sp, #8]
 8007de8:	eba5 030b 	sub.w	r3, r5, fp
 8007dec:	429a      	cmp	r2, r3
 8007dee:	ddb0      	ble.n	8007d52 <_dtoa_r+0xaba>
 8007df0:	2300      	movs	r3, #0
 8007df2:	220a      	movs	r2, #10
 8007df4:	9904      	ldr	r1, [sp, #16]
 8007df6:	4620      	mov	r0, r4
 8007df8:	f000 f879 	bl	8007eee <__multadd>
 8007dfc:	9004      	str	r0, [sp, #16]
 8007dfe:	e7ea      	b.n	8007dd6 <_dtoa_r+0xb3e>
 8007e00:	08008760 	.word	0x08008760
 8007e04:	08008762 	.word	0x08008762

08007e08 <_localeconv_r>:
 8007e08:	4b04      	ldr	r3, [pc, #16]	; (8007e1c <_localeconv_r+0x14>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	6a18      	ldr	r0, [r3, #32]
 8007e0e:	4b04      	ldr	r3, [pc, #16]	; (8007e20 <_localeconv_r+0x18>)
 8007e10:	2800      	cmp	r0, #0
 8007e12:	bf08      	it	eq
 8007e14:	4618      	moveq	r0, r3
 8007e16:	30f0      	adds	r0, #240	; 0xf0
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop
 8007e1c:	2000000c 	.word	0x2000000c
 8007e20:	20000070 	.word	0x20000070

08007e24 <malloc>:
 8007e24:	4b02      	ldr	r3, [pc, #8]	; (8007e30 <malloc+0xc>)
 8007e26:	4601      	mov	r1, r0
 8007e28:	6818      	ldr	r0, [r3, #0]
 8007e2a:	f000 baff 	b.w	800842c <_malloc_r>
 8007e2e:	bf00      	nop
 8007e30:	2000000c 	.word	0x2000000c

08007e34 <__ascii_mbtowc>:
 8007e34:	b082      	sub	sp, #8
 8007e36:	b901      	cbnz	r1, 8007e3a <__ascii_mbtowc+0x6>
 8007e38:	a901      	add	r1, sp, #4
 8007e3a:	b142      	cbz	r2, 8007e4e <__ascii_mbtowc+0x1a>
 8007e3c:	b14b      	cbz	r3, 8007e52 <__ascii_mbtowc+0x1e>
 8007e3e:	7813      	ldrb	r3, [r2, #0]
 8007e40:	600b      	str	r3, [r1, #0]
 8007e42:	7812      	ldrb	r2, [r2, #0]
 8007e44:	1c10      	adds	r0, r2, #0
 8007e46:	bf18      	it	ne
 8007e48:	2001      	movne	r0, #1
 8007e4a:	b002      	add	sp, #8
 8007e4c:	4770      	bx	lr
 8007e4e:	4610      	mov	r0, r2
 8007e50:	e7fb      	b.n	8007e4a <__ascii_mbtowc+0x16>
 8007e52:	f06f 0001 	mvn.w	r0, #1
 8007e56:	e7f8      	b.n	8007e4a <__ascii_mbtowc+0x16>

08007e58 <_Balloc>:
 8007e58:	b570      	push	{r4, r5, r6, lr}
 8007e5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007e5c:	4604      	mov	r4, r0
 8007e5e:	460e      	mov	r6, r1
 8007e60:	b93d      	cbnz	r5, 8007e72 <_Balloc+0x1a>
 8007e62:	2010      	movs	r0, #16
 8007e64:	f7ff ffde 	bl	8007e24 <malloc>
 8007e68:	6260      	str	r0, [r4, #36]	; 0x24
 8007e6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007e6e:	6005      	str	r5, [r0, #0]
 8007e70:	60c5      	str	r5, [r0, #12]
 8007e72:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007e74:	68eb      	ldr	r3, [r5, #12]
 8007e76:	b183      	cbz	r3, 8007e9a <_Balloc+0x42>
 8007e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007e80:	b9b8      	cbnz	r0, 8007eb2 <_Balloc+0x5a>
 8007e82:	2101      	movs	r1, #1
 8007e84:	fa01 f506 	lsl.w	r5, r1, r6
 8007e88:	1d6a      	adds	r2, r5, #5
 8007e8a:	0092      	lsls	r2, r2, #2
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	f000 fabf 	bl	8008410 <_calloc_r>
 8007e92:	b160      	cbz	r0, 8007eae <_Balloc+0x56>
 8007e94:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007e98:	e00e      	b.n	8007eb8 <_Balloc+0x60>
 8007e9a:	2221      	movs	r2, #33	; 0x21
 8007e9c:	2104      	movs	r1, #4
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f000 fab6 	bl	8008410 <_calloc_r>
 8007ea4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ea6:	60e8      	str	r0, [r5, #12]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e4      	bne.n	8007e78 <_Balloc+0x20>
 8007eae:	2000      	movs	r0, #0
 8007eb0:	bd70      	pop	{r4, r5, r6, pc}
 8007eb2:	6802      	ldr	r2, [r0, #0]
 8007eb4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007eb8:	2300      	movs	r3, #0
 8007eba:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ebe:	e7f7      	b.n	8007eb0 <_Balloc+0x58>

08007ec0 <_Bfree>:
 8007ec0:	b570      	push	{r4, r5, r6, lr}
 8007ec2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007ec4:	4606      	mov	r6, r0
 8007ec6:	460d      	mov	r5, r1
 8007ec8:	b93c      	cbnz	r4, 8007eda <_Bfree+0x1a>
 8007eca:	2010      	movs	r0, #16
 8007ecc:	f7ff ffaa 	bl	8007e24 <malloc>
 8007ed0:	6270      	str	r0, [r6, #36]	; 0x24
 8007ed2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ed6:	6004      	str	r4, [r0, #0]
 8007ed8:	60c4      	str	r4, [r0, #12]
 8007eda:	b13d      	cbz	r5, 8007eec <_Bfree+0x2c>
 8007edc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007ede:	686a      	ldr	r2, [r5, #4]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ee6:	6029      	str	r1, [r5, #0]
 8007ee8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007eec:	bd70      	pop	{r4, r5, r6, pc}

08007eee <__multadd>:
 8007eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef2:	690d      	ldr	r5, [r1, #16]
 8007ef4:	461f      	mov	r7, r3
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	460c      	mov	r4, r1
 8007efa:	f101 0c14 	add.w	ip, r1, #20
 8007efe:	2300      	movs	r3, #0
 8007f00:	f8dc 0000 	ldr.w	r0, [ip]
 8007f04:	b281      	uxth	r1, r0
 8007f06:	fb02 7101 	mla	r1, r2, r1, r7
 8007f0a:	0c0f      	lsrs	r7, r1, #16
 8007f0c:	0c00      	lsrs	r0, r0, #16
 8007f0e:	fb02 7000 	mla	r0, r2, r0, r7
 8007f12:	b289      	uxth	r1, r1
 8007f14:	3301      	adds	r3, #1
 8007f16:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007f1a:	429d      	cmp	r5, r3
 8007f1c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007f20:	f84c 1b04 	str.w	r1, [ip], #4
 8007f24:	dcec      	bgt.n	8007f00 <__multadd+0x12>
 8007f26:	b1d7      	cbz	r7, 8007f5e <__multadd+0x70>
 8007f28:	68a3      	ldr	r3, [r4, #8]
 8007f2a:	42ab      	cmp	r3, r5
 8007f2c:	dc12      	bgt.n	8007f54 <__multadd+0x66>
 8007f2e:	6861      	ldr	r1, [r4, #4]
 8007f30:	4630      	mov	r0, r6
 8007f32:	3101      	adds	r1, #1
 8007f34:	f7ff ff90 	bl	8007e58 <_Balloc>
 8007f38:	6922      	ldr	r2, [r4, #16]
 8007f3a:	3202      	adds	r2, #2
 8007f3c:	f104 010c 	add.w	r1, r4, #12
 8007f40:	4680      	mov	r8, r0
 8007f42:	0092      	lsls	r2, r2, #2
 8007f44:	300c      	adds	r0, #12
 8007f46:	f7fe fdbd 	bl	8006ac4 <memcpy>
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	f7ff ffb7 	bl	8007ec0 <_Bfree>
 8007f52:	4644      	mov	r4, r8
 8007f54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f58:	3501      	adds	r5, #1
 8007f5a:	615f      	str	r7, [r3, #20]
 8007f5c:	6125      	str	r5, [r4, #16]
 8007f5e:	4620      	mov	r0, r4
 8007f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007f64 <__hi0bits>:
 8007f64:	0c02      	lsrs	r2, r0, #16
 8007f66:	0412      	lsls	r2, r2, #16
 8007f68:	4603      	mov	r3, r0
 8007f6a:	b9b2      	cbnz	r2, 8007f9a <__hi0bits+0x36>
 8007f6c:	0403      	lsls	r3, r0, #16
 8007f6e:	2010      	movs	r0, #16
 8007f70:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007f74:	bf04      	itt	eq
 8007f76:	021b      	lsleq	r3, r3, #8
 8007f78:	3008      	addeq	r0, #8
 8007f7a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007f7e:	bf04      	itt	eq
 8007f80:	011b      	lsleq	r3, r3, #4
 8007f82:	3004      	addeq	r0, #4
 8007f84:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007f88:	bf04      	itt	eq
 8007f8a:	009b      	lsleq	r3, r3, #2
 8007f8c:	3002      	addeq	r0, #2
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	db06      	blt.n	8007fa0 <__hi0bits+0x3c>
 8007f92:	005b      	lsls	r3, r3, #1
 8007f94:	d503      	bpl.n	8007f9e <__hi0bits+0x3a>
 8007f96:	3001      	adds	r0, #1
 8007f98:	4770      	bx	lr
 8007f9a:	2000      	movs	r0, #0
 8007f9c:	e7e8      	b.n	8007f70 <__hi0bits+0xc>
 8007f9e:	2020      	movs	r0, #32
 8007fa0:	4770      	bx	lr

08007fa2 <__lo0bits>:
 8007fa2:	6803      	ldr	r3, [r0, #0]
 8007fa4:	f013 0207 	ands.w	r2, r3, #7
 8007fa8:	4601      	mov	r1, r0
 8007faa:	d00b      	beq.n	8007fc4 <__lo0bits+0x22>
 8007fac:	07da      	lsls	r2, r3, #31
 8007fae:	d423      	bmi.n	8007ff8 <__lo0bits+0x56>
 8007fb0:	0798      	lsls	r0, r3, #30
 8007fb2:	bf49      	itett	mi
 8007fb4:	085b      	lsrmi	r3, r3, #1
 8007fb6:	089b      	lsrpl	r3, r3, #2
 8007fb8:	2001      	movmi	r0, #1
 8007fba:	600b      	strmi	r3, [r1, #0]
 8007fbc:	bf5c      	itt	pl
 8007fbe:	600b      	strpl	r3, [r1, #0]
 8007fc0:	2002      	movpl	r0, #2
 8007fc2:	4770      	bx	lr
 8007fc4:	b298      	uxth	r0, r3
 8007fc6:	b9a8      	cbnz	r0, 8007ff4 <__lo0bits+0x52>
 8007fc8:	0c1b      	lsrs	r3, r3, #16
 8007fca:	2010      	movs	r0, #16
 8007fcc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007fd0:	bf04      	itt	eq
 8007fd2:	0a1b      	lsreq	r3, r3, #8
 8007fd4:	3008      	addeq	r0, #8
 8007fd6:	071a      	lsls	r2, r3, #28
 8007fd8:	bf04      	itt	eq
 8007fda:	091b      	lsreq	r3, r3, #4
 8007fdc:	3004      	addeq	r0, #4
 8007fde:	079a      	lsls	r2, r3, #30
 8007fe0:	bf04      	itt	eq
 8007fe2:	089b      	lsreq	r3, r3, #2
 8007fe4:	3002      	addeq	r0, #2
 8007fe6:	07da      	lsls	r2, r3, #31
 8007fe8:	d402      	bmi.n	8007ff0 <__lo0bits+0x4e>
 8007fea:	085b      	lsrs	r3, r3, #1
 8007fec:	d006      	beq.n	8007ffc <__lo0bits+0x5a>
 8007fee:	3001      	adds	r0, #1
 8007ff0:	600b      	str	r3, [r1, #0]
 8007ff2:	4770      	bx	lr
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	e7e9      	b.n	8007fcc <__lo0bits+0x2a>
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	4770      	bx	lr
 8007ffc:	2020      	movs	r0, #32
 8007ffe:	4770      	bx	lr

08008000 <__i2b>:
 8008000:	b510      	push	{r4, lr}
 8008002:	460c      	mov	r4, r1
 8008004:	2101      	movs	r1, #1
 8008006:	f7ff ff27 	bl	8007e58 <_Balloc>
 800800a:	2201      	movs	r2, #1
 800800c:	6144      	str	r4, [r0, #20]
 800800e:	6102      	str	r2, [r0, #16]
 8008010:	bd10      	pop	{r4, pc}

08008012 <__multiply>:
 8008012:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008016:	4614      	mov	r4, r2
 8008018:	690a      	ldr	r2, [r1, #16]
 800801a:	6923      	ldr	r3, [r4, #16]
 800801c:	429a      	cmp	r2, r3
 800801e:	bfb8      	it	lt
 8008020:	460b      	movlt	r3, r1
 8008022:	4688      	mov	r8, r1
 8008024:	bfbc      	itt	lt
 8008026:	46a0      	movlt	r8, r4
 8008028:	461c      	movlt	r4, r3
 800802a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800802e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008032:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008036:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800803a:	eb07 0609 	add.w	r6, r7, r9
 800803e:	42b3      	cmp	r3, r6
 8008040:	bfb8      	it	lt
 8008042:	3101      	addlt	r1, #1
 8008044:	f7ff ff08 	bl	8007e58 <_Balloc>
 8008048:	f100 0514 	add.w	r5, r0, #20
 800804c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008050:	462b      	mov	r3, r5
 8008052:	2200      	movs	r2, #0
 8008054:	4573      	cmp	r3, lr
 8008056:	d316      	bcc.n	8008086 <__multiply+0x74>
 8008058:	f104 0214 	add.w	r2, r4, #20
 800805c:	f108 0114 	add.w	r1, r8, #20
 8008060:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008064:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008068:	9300      	str	r3, [sp, #0]
 800806a:	9b00      	ldr	r3, [sp, #0]
 800806c:	9201      	str	r2, [sp, #4]
 800806e:	4293      	cmp	r3, r2
 8008070:	d80c      	bhi.n	800808c <__multiply+0x7a>
 8008072:	2e00      	cmp	r6, #0
 8008074:	dd03      	ble.n	800807e <__multiply+0x6c>
 8008076:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800807a:	2b00      	cmp	r3, #0
 800807c:	d05d      	beq.n	800813a <__multiply+0x128>
 800807e:	6106      	str	r6, [r0, #16]
 8008080:	b003      	add	sp, #12
 8008082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008086:	f843 2b04 	str.w	r2, [r3], #4
 800808a:	e7e3      	b.n	8008054 <__multiply+0x42>
 800808c:	f8b2 b000 	ldrh.w	fp, [r2]
 8008090:	f1bb 0f00 	cmp.w	fp, #0
 8008094:	d023      	beq.n	80080de <__multiply+0xcc>
 8008096:	4689      	mov	r9, r1
 8008098:	46ac      	mov	ip, r5
 800809a:	f04f 0800 	mov.w	r8, #0
 800809e:	f859 4b04 	ldr.w	r4, [r9], #4
 80080a2:	f8dc a000 	ldr.w	sl, [ip]
 80080a6:	b2a3      	uxth	r3, r4
 80080a8:	fa1f fa8a 	uxth.w	sl, sl
 80080ac:	fb0b a303 	mla	r3, fp, r3, sl
 80080b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80080b4:	f8dc 4000 	ldr.w	r4, [ip]
 80080b8:	4443      	add	r3, r8
 80080ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80080be:	fb0b 840a 	mla	r4, fp, sl, r8
 80080c2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80080c6:	46e2      	mov	sl, ip
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80080ce:	454f      	cmp	r7, r9
 80080d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80080d4:	f84a 3b04 	str.w	r3, [sl], #4
 80080d8:	d82b      	bhi.n	8008132 <__multiply+0x120>
 80080da:	f8cc 8004 	str.w	r8, [ip, #4]
 80080de:	9b01      	ldr	r3, [sp, #4]
 80080e0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80080e4:	3204      	adds	r2, #4
 80080e6:	f1ba 0f00 	cmp.w	sl, #0
 80080ea:	d020      	beq.n	800812e <__multiply+0x11c>
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	4689      	mov	r9, r1
 80080f0:	46a8      	mov	r8, r5
 80080f2:	f04f 0b00 	mov.w	fp, #0
 80080f6:	f8b9 c000 	ldrh.w	ip, [r9]
 80080fa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80080fe:	fb0a 440c 	mla	r4, sl, ip, r4
 8008102:	445c      	add	r4, fp
 8008104:	46c4      	mov	ip, r8
 8008106:	b29b      	uxth	r3, r3
 8008108:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800810c:	f84c 3b04 	str.w	r3, [ip], #4
 8008110:	f859 3b04 	ldr.w	r3, [r9], #4
 8008114:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008118:	0c1b      	lsrs	r3, r3, #16
 800811a:	fb0a b303 	mla	r3, sl, r3, fp
 800811e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008122:	454f      	cmp	r7, r9
 8008124:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008128:	d805      	bhi.n	8008136 <__multiply+0x124>
 800812a:	f8c8 3004 	str.w	r3, [r8, #4]
 800812e:	3504      	adds	r5, #4
 8008130:	e79b      	b.n	800806a <__multiply+0x58>
 8008132:	46d4      	mov	ip, sl
 8008134:	e7b3      	b.n	800809e <__multiply+0x8c>
 8008136:	46e0      	mov	r8, ip
 8008138:	e7dd      	b.n	80080f6 <__multiply+0xe4>
 800813a:	3e01      	subs	r6, #1
 800813c:	e799      	b.n	8008072 <__multiply+0x60>
	...

08008140 <__pow5mult>:
 8008140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008144:	4615      	mov	r5, r2
 8008146:	f012 0203 	ands.w	r2, r2, #3
 800814a:	4606      	mov	r6, r0
 800814c:	460f      	mov	r7, r1
 800814e:	d007      	beq.n	8008160 <__pow5mult+0x20>
 8008150:	3a01      	subs	r2, #1
 8008152:	4c21      	ldr	r4, [pc, #132]	; (80081d8 <__pow5mult+0x98>)
 8008154:	2300      	movs	r3, #0
 8008156:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800815a:	f7ff fec8 	bl	8007eee <__multadd>
 800815e:	4607      	mov	r7, r0
 8008160:	10ad      	asrs	r5, r5, #2
 8008162:	d035      	beq.n	80081d0 <__pow5mult+0x90>
 8008164:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008166:	b93c      	cbnz	r4, 8008178 <__pow5mult+0x38>
 8008168:	2010      	movs	r0, #16
 800816a:	f7ff fe5b 	bl	8007e24 <malloc>
 800816e:	6270      	str	r0, [r6, #36]	; 0x24
 8008170:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008174:	6004      	str	r4, [r0, #0]
 8008176:	60c4      	str	r4, [r0, #12]
 8008178:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800817c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008180:	b94c      	cbnz	r4, 8008196 <__pow5mult+0x56>
 8008182:	f240 2171 	movw	r1, #625	; 0x271
 8008186:	4630      	mov	r0, r6
 8008188:	f7ff ff3a 	bl	8008000 <__i2b>
 800818c:	2300      	movs	r3, #0
 800818e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008192:	4604      	mov	r4, r0
 8008194:	6003      	str	r3, [r0, #0]
 8008196:	f04f 0800 	mov.w	r8, #0
 800819a:	07eb      	lsls	r3, r5, #31
 800819c:	d50a      	bpl.n	80081b4 <__pow5mult+0x74>
 800819e:	4639      	mov	r1, r7
 80081a0:	4622      	mov	r2, r4
 80081a2:	4630      	mov	r0, r6
 80081a4:	f7ff ff35 	bl	8008012 <__multiply>
 80081a8:	4639      	mov	r1, r7
 80081aa:	4681      	mov	r9, r0
 80081ac:	4630      	mov	r0, r6
 80081ae:	f7ff fe87 	bl	8007ec0 <_Bfree>
 80081b2:	464f      	mov	r7, r9
 80081b4:	106d      	asrs	r5, r5, #1
 80081b6:	d00b      	beq.n	80081d0 <__pow5mult+0x90>
 80081b8:	6820      	ldr	r0, [r4, #0]
 80081ba:	b938      	cbnz	r0, 80081cc <__pow5mult+0x8c>
 80081bc:	4622      	mov	r2, r4
 80081be:	4621      	mov	r1, r4
 80081c0:	4630      	mov	r0, r6
 80081c2:	f7ff ff26 	bl	8008012 <__multiply>
 80081c6:	6020      	str	r0, [r4, #0]
 80081c8:	f8c0 8000 	str.w	r8, [r0]
 80081cc:	4604      	mov	r4, r0
 80081ce:	e7e4      	b.n	800819a <__pow5mult+0x5a>
 80081d0:	4638      	mov	r0, r7
 80081d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081d6:	bf00      	nop
 80081d8:	08008870 	.word	0x08008870

080081dc <__lshift>:
 80081dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e0:	460c      	mov	r4, r1
 80081e2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081e6:	6923      	ldr	r3, [r4, #16]
 80081e8:	6849      	ldr	r1, [r1, #4]
 80081ea:	eb0a 0903 	add.w	r9, sl, r3
 80081ee:	68a3      	ldr	r3, [r4, #8]
 80081f0:	4607      	mov	r7, r0
 80081f2:	4616      	mov	r6, r2
 80081f4:	f109 0501 	add.w	r5, r9, #1
 80081f8:	42ab      	cmp	r3, r5
 80081fa:	db32      	blt.n	8008262 <__lshift+0x86>
 80081fc:	4638      	mov	r0, r7
 80081fe:	f7ff fe2b 	bl	8007e58 <_Balloc>
 8008202:	2300      	movs	r3, #0
 8008204:	4680      	mov	r8, r0
 8008206:	f100 0114 	add.w	r1, r0, #20
 800820a:	461a      	mov	r2, r3
 800820c:	4553      	cmp	r3, sl
 800820e:	db2b      	blt.n	8008268 <__lshift+0x8c>
 8008210:	6920      	ldr	r0, [r4, #16]
 8008212:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008216:	f104 0314 	add.w	r3, r4, #20
 800821a:	f016 021f 	ands.w	r2, r6, #31
 800821e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008222:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008226:	d025      	beq.n	8008274 <__lshift+0x98>
 8008228:	f1c2 0e20 	rsb	lr, r2, #32
 800822c:	2000      	movs	r0, #0
 800822e:	681e      	ldr	r6, [r3, #0]
 8008230:	468a      	mov	sl, r1
 8008232:	4096      	lsls	r6, r2
 8008234:	4330      	orrs	r0, r6
 8008236:	f84a 0b04 	str.w	r0, [sl], #4
 800823a:	f853 0b04 	ldr.w	r0, [r3], #4
 800823e:	459c      	cmp	ip, r3
 8008240:	fa20 f00e 	lsr.w	r0, r0, lr
 8008244:	d814      	bhi.n	8008270 <__lshift+0x94>
 8008246:	6048      	str	r0, [r1, #4]
 8008248:	b108      	cbz	r0, 800824e <__lshift+0x72>
 800824a:	f109 0502 	add.w	r5, r9, #2
 800824e:	3d01      	subs	r5, #1
 8008250:	4638      	mov	r0, r7
 8008252:	f8c8 5010 	str.w	r5, [r8, #16]
 8008256:	4621      	mov	r1, r4
 8008258:	f7ff fe32 	bl	8007ec0 <_Bfree>
 800825c:	4640      	mov	r0, r8
 800825e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008262:	3101      	adds	r1, #1
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	e7c7      	b.n	80081f8 <__lshift+0x1c>
 8008268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800826c:	3301      	adds	r3, #1
 800826e:	e7cd      	b.n	800820c <__lshift+0x30>
 8008270:	4651      	mov	r1, sl
 8008272:	e7dc      	b.n	800822e <__lshift+0x52>
 8008274:	3904      	subs	r1, #4
 8008276:	f853 2b04 	ldr.w	r2, [r3], #4
 800827a:	f841 2f04 	str.w	r2, [r1, #4]!
 800827e:	459c      	cmp	ip, r3
 8008280:	d8f9      	bhi.n	8008276 <__lshift+0x9a>
 8008282:	e7e4      	b.n	800824e <__lshift+0x72>

08008284 <__mcmp>:
 8008284:	6903      	ldr	r3, [r0, #16]
 8008286:	690a      	ldr	r2, [r1, #16]
 8008288:	1a9b      	subs	r3, r3, r2
 800828a:	b530      	push	{r4, r5, lr}
 800828c:	d10c      	bne.n	80082a8 <__mcmp+0x24>
 800828e:	0092      	lsls	r2, r2, #2
 8008290:	3014      	adds	r0, #20
 8008292:	3114      	adds	r1, #20
 8008294:	1884      	adds	r4, r0, r2
 8008296:	4411      	add	r1, r2
 8008298:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800829c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80082a0:	4295      	cmp	r5, r2
 80082a2:	d003      	beq.n	80082ac <__mcmp+0x28>
 80082a4:	d305      	bcc.n	80082b2 <__mcmp+0x2e>
 80082a6:	2301      	movs	r3, #1
 80082a8:	4618      	mov	r0, r3
 80082aa:	bd30      	pop	{r4, r5, pc}
 80082ac:	42a0      	cmp	r0, r4
 80082ae:	d3f3      	bcc.n	8008298 <__mcmp+0x14>
 80082b0:	e7fa      	b.n	80082a8 <__mcmp+0x24>
 80082b2:	f04f 33ff 	mov.w	r3, #4294967295
 80082b6:	e7f7      	b.n	80082a8 <__mcmp+0x24>

080082b8 <__mdiff>:
 80082b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082bc:	460d      	mov	r5, r1
 80082be:	4607      	mov	r7, r0
 80082c0:	4611      	mov	r1, r2
 80082c2:	4628      	mov	r0, r5
 80082c4:	4614      	mov	r4, r2
 80082c6:	f7ff ffdd 	bl	8008284 <__mcmp>
 80082ca:	1e06      	subs	r6, r0, #0
 80082cc:	d108      	bne.n	80082e0 <__mdiff+0x28>
 80082ce:	4631      	mov	r1, r6
 80082d0:	4638      	mov	r0, r7
 80082d2:	f7ff fdc1 	bl	8007e58 <_Balloc>
 80082d6:	2301      	movs	r3, #1
 80082d8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80082dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e0:	bfa4      	itt	ge
 80082e2:	4623      	movge	r3, r4
 80082e4:	462c      	movge	r4, r5
 80082e6:	4638      	mov	r0, r7
 80082e8:	6861      	ldr	r1, [r4, #4]
 80082ea:	bfa6      	itte	ge
 80082ec:	461d      	movge	r5, r3
 80082ee:	2600      	movge	r6, #0
 80082f0:	2601      	movlt	r6, #1
 80082f2:	f7ff fdb1 	bl	8007e58 <_Balloc>
 80082f6:	692b      	ldr	r3, [r5, #16]
 80082f8:	60c6      	str	r6, [r0, #12]
 80082fa:	6926      	ldr	r6, [r4, #16]
 80082fc:	f105 0914 	add.w	r9, r5, #20
 8008300:	f104 0214 	add.w	r2, r4, #20
 8008304:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008308:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800830c:	f100 0514 	add.w	r5, r0, #20
 8008310:	f04f 0e00 	mov.w	lr, #0
 8008314:	f852 ab04 	ldr.w	sl, [r2], #4
 8008318:	f859 4b04 	ldr.w	r4, [r9], #4
 800831c:	fa1e f18a 	uxtah	r1, lr, sl
 8008320:	b2a3      	uxth	r3, r4
 8008322:	1ac9      	subs	r1, r1, r3
 8008324:	0c23      	lsrs	r3, r4, #16
 8008326:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800832a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800832e:	b289      	uxth	r1, r1
 8008330:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008334:	45c8      	cmp	r8, r9
 8008336:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800833a:	4694      	mov	ip, r2
 800833c:	f845 3b04 	str.w	r3, [r5], #4
 8008340:	d8e8      	bhi.n	8008314 <__mdiff+0x5c>
 8008342:	45bc      	cmp	ip, r7
 8008344:	d304      	bcc.n	8008350 <__mdiff+0x98>
 8008346:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800834a:	b183      	cbz	r3, 800836e <__mdiff+0xb6>
 800834c:	6106      	str	r6, [r0, #16]
 800834e:	e7c5      	b.n	80082dc <__mdiff+0x24>
 8008350:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008354:	fa1e f381 	uxtah	r3, lr, r1
 8008358:	141a      	asrs	r2, r3, #16
 800835a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800835e:	b29b      	uxth	r3, r3
 8008360:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008364:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008368:	f845 3b04 	str.w	r3, [r5], #4
 800836c:	e7e9      	b.n	8008342 <__mdiff+0x8a>
 800836e:	3e01      	subs	r6, #1
 8008370:	e7e9      	b.n	8008346 <__mdiff+0x8e>

08008372 <__d2b>:
 8008372:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008376:	460e      	mov	r6, r1
 8008378:	2101      	movs	r1, #1
 800837a:	ec59 8b10 	vmov	r8, r9, d0
 800837e:	4615      	mov	r5, r2
 8008380:	f7ff fd6a 	bl	8007e58 <_Balloc>
 8008384:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008388:	4607      	mov	r7, r0
 800838a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800838e:	bb34      	cbnz	r4, 80083de <__d2b+0x6c>
 8008390:	9301      	str	r3, [sp, #4]
 8008392:	f1b8 0300 	subs.w	r3, r8, #0
 8008396:	d027      	beq.n	80083e8 <__d2b+0x76>
 8008398:	a802      	add	r0, sp, #8
 800839a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800839e:	f7ff fe00 	bl	8007fa2 <__lo0bits>
 80083a2:	9900      	ldr	r1, [sp, #0]
 80083a4:	b1f0      	cbz	r0, 80083e4 <__d2b+0x72>
 80083a6:	9a01      	ldr	r2, [sp, #4]
 80083a8:	f1c0 0320 	rsb	r3, r0, #32
 80083ac:	fa02 f303 	lsl.w	r3, r2, r3
 80083b0:	430b      	orrs	r3, r1
 80083b2:	40c2      	lsrs	r2, r0
 80083b4:	617b      	str	r3, [r7, #20]
 80083b6:	9201      	str	r2, [sp, #4]
 80083b8:	9b01      	ldr	r3, [sp, #4]
 80083ba:	61bb      	str	r3, [r7, #24]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	bf14      	ite	ne
 80083c0:	2102      	movne	r1, #2
 80083c2:	2101      	moveq	r1, #1
 80083c4:	6139      	str	r1, [r7, #16]
 80083c6:	b1c4      	cbz	r4, 80083fa <__d2b+0x88>
 80083c8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80083cc:	4404      	add	r4, r0
 80083ce:	6034      	str	r4, [r6, #0]
 80083d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80083d4:	6028      	str	r0, [r5, #0]
 80083d6:	4638      	mov	r0, r7
 80083d8:	b003      	add	sp, #12
 80083da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80083e2:	e7d5      	b.n	8008390 <__d2b+0x1e>
 80083e4:	6179      	str	r1, [r7, #20]
 80083e6:	e7e7      	b.n	80083b8 <__d2b+0x46>
 80083e8:	a801      	add	r0, sp, #4
 80083ea:	f7ff fdda 	bl	8007fa2 <__lo0bits>
 80083ee:	9b01      	ldr	r3, [sp, #4]
 80083f0:	617b      	str	r3, [r7, #20]
 80083f2:	2101      	movs	r1, #1
 80083f4:	6139      	str	r1, [r7, #16]
 80083f6:	3020      	adds	r0, #32
 80083f8:	e7e5      	b.n	80083c6 <__d2b+0x54>
 80083fa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80083fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008402:	6030      	str	r0, [r6, #0]
 8008404:	6918      	ldr	r0, [r3, #16]
 8008406:	f7ff fdad 	bl	8007f64 <__hi0bits>
 800840a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800840e:	e7e1      	b.n	80083d4 <__d2b+0x62>

08008410 <_calloc_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	fb02 f401 	mul.w	r4, r2, r1
 8008416:	4621      	mov	r1, r4
 8008418:	f000 f808 	bl	800842c <_malloc_r>
 800841c:	4605      	mov	r5, r0
 800841e:	b118      	cbz	r0, 8008428 <_calloc_r+0x18>
 8008420:	4622      	mov	r2, r4
 8008422:	2100      	movs	r1, #0
 8008424:	f7fe fb59 	bl	8006ada <memset>
 8008428:	4628      	mov	r0, r5
 800842a:	bd38      	pop	{r3, r4, r5, pc}

0800842c <_malloc_r>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	1ccd      	adds	r5, r1, #3
 8008430:	f025 0503 	bic.w	r5, r5, #3
 8008434:	3508      	adds	r5, #8
 8008436:	2d0c      	cmp	r5, #12
 8008438:	bf38      	it	cc
 800843a:	250c      	movcc	r5, #12
 800843c:	2d00      	cmp	r5, #0
 800843e:	4606      	mov	r6, r0
 8008440:	db01      	blt.n	8008446 <_malloc_r+0x1a>
 8008442:	42a9      	cmp	r1, r5
 8008444:	d903      	bls.n	800844e <_malloc_r+0x22>
 8008446:	230c      	movs	r3, #12
 8008448:	6033      	str	r3, [r6, #0]
 800844a:	2000      	movs	r0, #0
 800844c:	bd70      	pop	{r4, r5, r6, pc}
 800844e:	f000 f864 	bl	800851a <__malloc_lock>
 8008452:	4a21      	ldr	r2, [pc, #132]	; (80084d8 <_malloc_r+0xac>)
 8008454:	6814      	ldr	r4, [r2, #0]
 8008456:	4621      	mov	r1, r4
 8008458:	b991      	cbnz	r1, 8008480 <_malloc_r+0x54>
 800845a:	4c20      	ldr	r4, [pc, #128]	; (80084dc <_malloc_r+0xb0>)
 800845c:	6823      	ldr	r3, [r4, #0]
 800845e:	b91b      	cbnz	r3, 8008468 <_malloc_r+0x3c>
 8008460:	4630      	mov	r0, r6
 8008462:	f000 f83d 	bl	80084e0 <_sbrk_r>
 8008466:	6020      	str	r0, [r4, #0]
 8008468:	4629      	mov	r1, r5
 800846a:	4630      	mov	r0, r6
 800846c:	f000 f838 	bl	80084e0 <_sbrk_r>
 8008470:	1c43      	adds	r3, r0, #1
 8008472:	d124      	bne.n	80084be <_malloc_r+0x92>
 8008474:	230c      	movs	r3, #12
 8008476:	6033      	str	r3, [r6, #0]
 8008478:	4630      	mov	r0, r6
 800847a:	f000 f84f 	bl	800851c <__malloc_unlock>
 800847e:	e7e4      	b.n	800844a <_malloc_r+0x1e>
 8008480:	680b      	ldr	r3, [r1, #0]
 8008482:	1b5b      	subs	r3, r3, r5
 8008484:	d418      	bmi.n	80084b8 <_malloc_r+0x8c>
 8008486:	2b0b      	cmp	r3, #11
 8008488:	d90f      	bls.n	80084aa <_malloc_r+0x7e>
 800848a:	600b      	str	r3, [r1, #0]
 800848c:	50cd      	str	r5, [r1, r3]
 800848e:	18cc      	adds	r4, r1, r3
 8008490:	4630      	mov	r0, r6
 8008492:	f000 f843 	bl	800851c <__malloc_unlock>
 8008496:	f104 000b 	add.w	r0, r4, #11
 800849a:	1d23      	adds	r3, r4, #4
 800849c:	f020 0007 	bic.w	r0, r0, #7
 80084a0:	1ac3      	subs	r3, r0, r3
 80084a2:	d0d3      	beq.n	800844c <_malloc_r+0x20>
 80084a4:	425a      	negs	r2, r3
 80084a6:	50e2      	str	r2, [r4, r3]
 80084a8:	e7d0      	b.n	800844c <_malloc_r+0x20>
 80084aa:	428c      	cmp	r4, r1
 80084ac:	684b      	ldr	r3, [r1, #4]
 80084ae:	bf16      	itet	ne
 80084b0:	6063      	strne	r3, [r4, #4]
 80084b2:	6013      	streq	r3, [r2, #0]
 80084b4:	460c      	movne	r4, r1
 80084b6:	e7eb      	b.n	8008490 <_malloc_r+0x64>
 80084b8:	460c      	mov	r4, r1
 80084ba:	6849      	ldr	r1, [r1, #4]
 80084bc:	e7cc      	b.n	8008458 <_malloc_r+0x2c>
 80084be:	1cc4      	adds	r4, r0, #3
 80084c0:	f024 0403 	bic.w	r4, r4, #3
 80084c4:	42a0      	cmp	r0, r4
 80084c6:	d005      	beq.n	80084d4 <_malloc_r+0xa8>
 80084c8:	1a21      	subs	r1, r4, r0
 80084ca:	4630      	mov	r0, r6
 80084cc:	f000 f808 	bl	80084e0 <_sbrk_r>
 80084d0:	3001      	adds	r0, #1
 80084d2:	d0cf      	beq.n	8008474 <_malloc_r+0x48>
 80084d4:	6025      	str	r5, [r4, #0]
 80084d6:	e7db      	b.n	8008490 <_malloc_r+0x64>
 80084d8:	2000419c 	.word	0x2000419c
 80084dc:	200041a0 	.word	0x200041a0

080084e0 <_sbrk_r>:
 80084e0:	b538      	push	{r3, r4, r5, lr}
 80084e2:	4c06      	ldr	r4, [pc, #24]	; (80084fc <_sbrk_r+0x1c>)
 80084e4:	2300      	movs	r3, #0
 80084e6:	4605      	mov	r5, r0
 80084e8:	4608      	mov	r0, r1
 80084ea:	6023      	str	r3, [r4, #0]
 80084ec:	f7f9 fe86 	bl	80021fc <_sbrk>
 80084f0:	1c43      	adds	r3, r0, #1
 80084f2:	d102      	bne.n	80084fa <_sbrk_r+0x1a>
 80084f4:	6823      	ldr	r3, [r4, #0]
 80084f6:	b103      	cbz	r3, 80084fa <_sbrk_r+0x1a>
 80084f8:	602b      	str	r3, [r5, #0]
 80084fa:	bd38      	pop	{r3, r4, r5, pc}
 80084fc:	20004534 	.word	0x20004534

08008500 <__ascii_wctomb>:
 8008500:	b149      	cbz	r1, 8008516 <__ascii_wctomb+0x16>
 8008502:	2aff      	cmp	r2, #255	; 0xff
 8008504:	bf85      	ittet	hi
 8008506:	238a      	movhi	r3, #138	; 0x8a
 8008508:	6003      	strhi	r3, [r0, #0]
 800850a:	700a      	strbls	r2, [r1, #0]
 800850c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008510:	bf98      	it	ls
 8008512:	2001      	movls	r0, #1
 8008514:	4770      	bx	lr
 8008516:	4608      	mov	r0, r1
 8008518:	4770      	bx	lr

0800851a <__malloc_lock>:
 800851a:	4770      	bx	lr

0800851c <__malloc_unlock>:
 800851c:	4770      	bx	lr
	...

08008520 <_init>:
 8008520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008522:	bf00      	nop
 8008524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008526:	bc08      	pop	{r3}
 8008528:	469e      	mov	lr, r3
 800852a:	4770      	bx	lr

0800852c <_fini>:
 800852c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800852e:	bf00      	nop
 8008530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008532:	bc08      	pop	{r3}
 8008534:	469e      	mov	lr, r3
 8008536:	4770      	bx	lr
