// xc4vlx15
chip CHIP0 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		dsp, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		cfg {
			dcm Y0;
			dcm Y4;
			dcm Y56;
			dcm Y60;
		}, // X15
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		bram, // X20
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		bram, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		io, // X30
	}
	regs 4;
	reg_cfg REG2
	reg_clk REG2
}

// xc4vlx25 xq4vlx25
chip CHIP1 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		dsp, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			ccm Y20;
			ccm Y72;
			dcm Y76;
			dcm Y80;
			dcm Y84;
			dcm Y88;
			dcm Y92;
		}, // X17
		clblm, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		clblm, // X23
		bram, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		bram, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		clblm, // X33
		io, // X34
	}
	regs 6;
	reg_cfg REG3
	reg_clk REG3
}

// xc4vlx40 xq4vlx40
chip CHIP2 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		dsp, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		clblm, // X20
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			ccm Y20;
			ccm Y104;
			dcm Y108;
			dcm Y112;
			dcm Y116;
			dcm Y120;
			dcm Y124;
		}, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		bram, // X32
		clblm, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		bram, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		io, // X42
	}
	regs 8;
	reg_cfg REG4
	reg_clk REG4
}

// xc4vlx60 xq4vlx60
chip CHIP3 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		bram, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		dsp, // X15
		// break
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			ccm Y20;
			ccm Y104;
			dcm Y108;
			dcm Y112;
			dcm Y116;
			dcm Y120;
			dcm Y124;
		}, // X30
		clblm, // X31
		clblm, // X32
		clblm, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		clblm, // X43
		clblm, // X44
		bram, // X45
		// break
		clblm, // X46
		clblm, // X47
		clblm, // X48
		clblm, // X49
		bram, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		bram, // X55
		clblm, // X56
		clblm, // X57
		clblm, // X58
		clblm, // X59
		io, // X60
	}
	cols_vbrk X16, X46;
	regs 8;
	reg_cfg REG4
	reg_clk REG4
}

// xc4vlx80
chip CHIP4 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		bram, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		dsp, // X15
		// break
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			ccm Y32;
			ccm Y36;
			ccm Y120;
			ccm Y124;
			dcm Y128;
			dcm Y132;
			dcm Y136;
			dcm Y140;
			dcm Y144;
			dcm Y148;
			sysmon Y152;
		}, // X32
		clblm, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		clblm, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		clblm, // X48
		bram, // X49
		// break
		clblm, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		bram, // X54
		clblm, // X55
		clblm, // X56
		clblm, // X57
		clblm, // X58
		bram, // X59
		clblm, // X60
		clblm, // X61
		clblm, // X62
		clblm, // X63
		io, // X64
	}
	cols_vbrk X16, X50;
	regs 10;
	reg_cfg REG5
	reg_clk REG5
}

// xc4vlx100 xq4vlx100
chip CHIP5 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		bram, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		dsp, // X15
		// break
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		clblm, // X33
		clblm, // X34
		clblm, // X35
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			ccm Y32;
			ccm Y36;
			ccm Y152;
			ccm Y156;
			dcm Y160;
			dcm Y164;
			dcm Y168;
			dcm Y172;
			dcm Y176;
			dcm Y180;
			sysmon Y184;
		}, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		clblm, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		clblm, // X48
		clblm, // X49
		clblm, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		clblm, // X55
		clblm, // X56
		bram, // X57
		// break
		clblm, // X58
		clblm, // X59
		clblm, // X60
		clblm, // X61
		bram, // X62
		clblm, // X63
		clblm, // X64
		clblm, // X65
		clblm, // X66
		bram, // X67
		clblm, // X68
		clblm, // X69
		clblm, // X70
		clblm, // X71
		io, // X72
	}
	cols_vbrk X16, X58;
	regs 12;
	reg_cfg REG6
	reg_clk REG6
}

// xc4vlx160 xq4vlx160
chip CHIP6 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		bram, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		dsp, // X15
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		bram, // X20
		// break
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		clblm, // X33
		clblm, // X34
		// break
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		clblm, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		clblm, // X48
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			ccm Y32;
			ccm Y36;
			ccm Y152;
			ccm Y156;
			dcm Y160;
			dcm Y164;
			dcm Y168;
			dcm Y172;
			dcm Y176;
			dcm Y180;
			sysmon Y184;
		}, // X49
		clblm, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		clblm, // X55
		clblm, // X56
		clblm, // X57
		clblm, // X58
		clblm, // X59
		clblm, // X60
		clblm, // X61
		clblm, // X62
		clblm, // X63
		clblm, // X64
		clblm, // X65
		// break
		clblm, // X66
		clblm, // X67
		clblm, // X68
		clblm, // X69
		clblm, // X70
		clblm, // X71
		clblm, // X72
		clblm, // X73
		clblm, // X74
		clblm, // X75
		clblm, // X76
		clblm, // X77
		clblm, // X78
		clblm, // X79
		clblm, // X80
		clblm, // X81
		bram, // X82
		// break
		clblm, // X83
		clblm, // X84
		clblm, // X85
		clblm, // X86
		bram, // X87
		clblm, // X88
		clblm, // X89
		clblm, // X90
		clblm, // X91
		bram, // X92
		clblm, // X93
		clblm, // X94
		clblm, // X95
		clblm, // X96
		io, // X97
	}
	cols_vbrk X21, X35, X66, X83;
	regs 12;
	reg_cfg REG6
	reg_clk REG6
}

// xc4vlx200 xqr4vlx200
chip CHIP7 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		bram, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		dsp, // X15
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		bram, // X20
		// break
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		clblm, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		// break
		clblm, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		clblm, // X48
		clblm, // X49
		clblm, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		clblm, // X55
		clblm, // X56
		clblm, // X57
		clblm, // X58
		clblm, // X59
		clblm, // X60
		clblm, // X61
		clblm, // X62
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			ccm Y32;
			ccm Y36;
			ccm Y152;
			ccm Y156;
			dcm Y160;
			dcm Y164;
			dcm Y168;
			dcm Y172;
			dcm Y176;
			dcm Y180;
			sysmon Y184;
		}, // X63
		clblm, // X64
		clblm, // X65
		clblm, // X66
		clblm, // X67
		clblm, // X68
		clblm, // X69
		clblm, // X70
		clblm, // X71
		clblm, // X72
		clblm, // X73
		clblm, // X74
		clblm, // X75
		clblm, // X76
		clblm, // X77
		clblm, // X78
		clblm, // X79
		clblm, // X80
		clblm, // X81
		clblm, // X82
		clblm, // X83
		clblm, // X84
		clblm, // X85
		// break
		clblm, // X86
		clblm, // X87
		clblm, // X88
		clblm, // X89
		clblm, // X90
		clblm, // X91
		clblm, // X92
		clblm, // X93
		clblm, // X94
		clblm, // X95
		clblm, // X96
		clblm, // X97
		clblm, // X98
		clblm, // X99
		clblm, // X100
		clblm, // X101
		clblm, // X102
		clblm, // X103
		clblm, // X104
		clblm, // X105
		bram, // X106
		// break
		clblm, // X107
		clblm, // X108
		clblm, // X109
		clblm, // X110
		bram, // X111
		clblm, // X112
		clblm, // X113
		clblm, // X114
		clblm, // X115
		bram, // X116
		clblm, // X117
		clblm, // X118
		clblm, // X119
		clblm, // X120
		bram, // X121
		clblm, // X122
		clblm, // X123
		clblm, // X124
		clblm, // X125
		io, // X126
	}
	cols_vbrk X21, X43, X86, X107;
	regs 12;
	reg_cfg REG6
	reg_clk REG6
}

// xc4vsx25
chip CHIP8 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		dsp, // X8
		clblm, // X9
		clblm, // X10
		bram, // X11
		// break
		clblm, // X12
		clblm, // X13
		clblm, // X14
		clblm, // X15
		bram, // X16
		clblm, // X17
		clblm, // X18
		dsp, // X19
		clblm, // X20
		clblm, // X21
		bram, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		cfg {
			dcm Y0;
			dcm Y4;
			dcm Y56;
			dcm Y60;
		}, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		bram, // X32
		clblm, // X33
		clblm, // X34
		dsp, // X35
		clblm, // X36
		clblm, // X37
		bram, // X38
		// break
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		bram, // X43
		clblm, // X44
		clblm, // X45
		dsp, // X46
		clblm, // X47
		clblm, // X48
		bram, // X49
		clblm, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		io, // X54
	}
	cols_vbrk X12, X39;
	regs 4;
	reg_cfg REG2
	reg_clk REG2
}

// xc4vsx35
chip CHIP9 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		dsp, // X8
		clblm, // X9
		clblm, // X10
		bram, // X11
		// break
		clblm, // X12
		clblm, // X13
		clblm, // X14
		clblm, // X15
		bram, // X16
		clblm, // X17
		clblm, // X18
		dsp, // X19
		clblm, // X20
		clblm, // X21
		bram, // X22
		clblm, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			ccm Y20;
			ccm Y72;
			dcm Y76;
			dcm Y80;
			dcm Y84;
			dcm Y88;
			dcm Y92;
		}, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		bram, // X32
		clblm, // X33
		clblm, // X34
		dsp, // X35
		clblm, // X36
		clblm, // X37
		bram, // X38
		// break
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		bram, // X43
		clblm, // X44
		clblm, // X45
		dsp, // X46
		clblm, // X47
		clblm, // X48
		bram, // X49
		clblm, // X50
		clblm, // X51
		clblm, // X52
		clblm, // X53
		io, // X54
	}
	cols_vbrk X12, X39;
	regs 6;
	reg_cfg REG3
	reg_clk REG3
}

// xc4vsx55 xq4vsx55 xqr4vsx55
chip CHIP10 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		dsp, // X8
		clblm, // X9
		clblm, // X10
		bram, // X11
		clblm, // X12
		clblm, // X13
		dsp, // X14
		clblm, // X15
		clblm, // X16
		bram, // X17
		// break
		clblm, // X18
		clblm, // X19
		dsp, // X20
		clblm, // X21
		clblm, // X22
		bram, // X23
		clblm, // X24
		clblm, // X25
		dsp, // X26
		clblm, // X27
		clblm, // X28
		bram, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		clblm, // X33
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			ccm Y20;
			ccm Y104;
			dcm Y108;
			dcm Y112;
			dcm Y116;
			dcm Y120;
			dcm Y124;
		}, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		bram, // X39
		clblm, // X40
		clblm, // X41
		dsp, // X42
		clblm, // X43
		clblm, // X44
		bram, // X45
		clblm, // X46
		clblm, // X47
		dsp, // X48
		clblm, // X49
		clblm, // X50
		bram, // X51
		// break
		clblm, // X52
		clblm, // X53
		dsp, // X54
		clblm, // X55
		clblm, // X56
		bram, // X57
		clblm, // X58
		clblm, // X59
		dsp, // X60
		clblm, // X61
		clblm, // X62
		bram, // X63
		clblm, // X64
		clblm, // X65
		clblm, // X66
		clblm, // X67
		io, // X68
	}
	cols_vbrk X18, X52;
	regs 8;
	reg_cfg REG4
	reg_clk REG4
}

// xc4vfx12
chip CHIP11 {
	kind virtex4;
	columns {
		io, // X0
		clblm, // X1
		clblm, // X2
		clblm, // X3
		clblm, // X4
		bram, // X5
		clblm, // X6
		clblm, // X7
		clblm, // X8
		clblm, // X9
		bram, // X10
		clblm, // X11
		clblm, // X12
		clblm, // X13
		clblm, // X14
		cfg {
			dcm Y0;
			dcm Y4;
			dcm Y56;
			dcm Y60;
		}, // X15
		clblm, // X16
		clblm, // X17
		clblm, // X18
		clblm, // X19
		dsp, // X20
		clblm, // X21
		clblm, // X22
		clblm, // X23
		clblm, // X24
		bram, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		io, // X30
	}
	regs 4;
	reg_cfg REG2
	reg_clk REG2
	ppc X5:X14 Y12:Y36;
}

// xc4vfx20
chip CHIP12 {
	kind virtex4;
	columns {
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
		}, // X0
		clblm, // X1
		clblm, // X2
		bram, // X3
		clblm, // X4
		clblm, // X5
		clblm, // X6
		clblm, // X7
		io, // X8
		clblm, // X9
		clblm, // X10
		clblm, // X11
		clblm, // X12
		bram, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		clblm, // X17
		bram, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		cfg {
			dcm Y0;
			dcm Y4;
			dcm Y56;
			dcm Y60;
		}, // X23
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		dsp, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		bram, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		io, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		bram, // X43
		clblm, // X44
		clblm, // X45
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
		}, // X46
	}
	regs 4;
	reg_cfg REG2
	reg_clk REG2
	ppc X13:X22 Y12:Y36;
}

// xc4vfx40
chip CHIP13 {
	kind virtex4;
	columns {
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
		}, // X0
		clblm, // X1
		clblm, // X2
		bram, // X3
		clblm, // X4
		clblm, // X5
		clblm, // X6
		clblm, // X7
		io, // X8
		clblm, // X9
		clblm, // X10
		clblm, // X11
		clblm, // X12
		bram, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		clblm, // X17
		bram, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		bram, // X23
		// break
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		clblm, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			ccm Y20;
			ccm Y72;
			dcm Y76;
			dcm Y80;
			dcm Y84;
			dcm Y88;
			dcm Y92;
		}, // X32
		clblm, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		bram, // X41
		clblm, // X42
		clblm, // X43
		clblm, // X44
		clblm, // X45
		dsp, // X46
		// break
		clblm, // X47
		clblm, // X48
		clblm, // X49
		clblm, // X50
		bram, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		clblm, // X55
		io, // X56
		clblm, // X57
		clblm, // X58
		clblm, // X59
		clblm, // X60
		bram, // X61
		clblm, // X62
		clblm, // X63
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
		}, // X64
	}
	cols_vbrk X24, X47;
	regs 6;
	reg_cfg REG3
	reg_clk REG3
	ppc X13:X22 Y12:Y36;
	ppc X13:X22 Y60:Y84;
	has_bram_fx;
}

// xc4vfx60 xq4vfx60 xqr4vfx60
chip CHIP14 {
	kind virtex4;
	columns {
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
			gt Y96 gtp;
			gt Y112 gtp;
		}, // X0
		clblm, // X1
		clblm, // X2
		bram, // X3
		clblm, // X4
		clblm, // X5
		clblm, // X6
		clblm, // X7
		io, // X8
		clblm, // X9
		clblm, // X10
		clblm, // X11
		clblm, // X12
		bram, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		clblm, // X17
		bram, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		dsp, // X23
		// break
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		bram, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			ccm Y32;
			ccm Y36;
			ccm Y88;
			ccm Y92;
			dcm Y96;
			dcm Y100;
			dcm Y104;
			dcm Y108;
			dcm Y112;
			dcm Y116;
			sysmon Y120;
		}, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		bram, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		dsp, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		bram, // X48
		// break
		clblm, // X49
		clblm, // X50
		clblm, // X51
		clblm, // X52
		bram, // X53
		clblm, // X54
		clblm, // X55
		clblm, // X56
		clblm, // X57
		io, // X58
		clblm, // X59
		clblm, // X60
		clblm, // X61
		clblm, // X62
		bram, // X63
		clblm, // X64
		clblm, // X65
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
			gt Y96 gtp;
			gt Y112 gtp;
		}, // X66
	}
	cols_vbrk X24, X49;
	regs 8;
	reg_cfg REG4
	reg_clk REG4
	ppc X13:X22 Y28:Y52;
	ppc X13:X22 Y76:Y100;
	has_bram_fx;
}

// xc4vfx100 xq4vfx100
chip CHIP15 {
	kind virtex4;
	columns {
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
			gt Y96 gtp;
			gt Y112 gtp;
			gt Y128 gtp;
			gt Y144 gtp;
		}, // X0
		clblm, // X1
		clblm, // X2
		bram, // X3
		clblm, // X4
		clblm, // X5
		clblm, // X6
		clblm, // X7
		io, // X8
		clblm, // X9
		clblm, // X10
		clblm, // X11
		clblm, // X12
		bram, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		clblm, // X17
		bram, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		bram, // X23
		// break
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		dsp, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		bram, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		clblm, // X38
		clblm, // X39
		clblm, // X40
		clblm, // X41
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			ccm Y32;
			ccm Y36;
			ccm Y120;
			ccm Y124;
			dcm Y128;
			dcm Y132;
			dcm Y136;
			dcm Y140;
			dcm Y144;
			dcm Y148;
			sysmon Y152;
		}, // X42
		clblm, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		clblm, // X48
		clblm, // X49
		clblm, // X50
		bram, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		clblm, // X55
		dsp, // X56
		clblm, // X57
		clblm, // X58
		clblm, // X59
		clblm, // X60
		bram, // X61
		// break
		clblm, // X62
		clblm, // X63
		clblm, // X64
		clblm, // X65
		bram, // X66
		clblm, // X67
		clblm, // X68
		clblm, // X69
		clblm, // X70
		bram, // X71
		clblm, // X72
		clblm, // X73
		clblm, // X74
		clblm, // X75
		io, // X76
		clblm, // X77
		clblm, // X78
		clblm, // X79
		clblm, // X80
		bram, // X81
		clblm, // X82
		clblm, // X83
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
			gt Y96 gtp;
			gt Y112 gtp;
			gt Y128 gtp;
			gt Y144 gtp;
		}, // X84
	}
	cols_vbrk X24, X62;
	regs 10;
	reg_cfg REG5
	reg_clk REG5
	ppc X13:X22 Y28:Y52;
	ppc X13:X22 Y108:Y132;
	has_bram_fx;
}

// xc4vfx140 xqr4vfx140
chip CHIP16 {
	kind virtex4;
	columns {
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
			gt Y96 gtp;
			gt Y112 gtp;
			gt Y128 gtp;
			gt Y144 gtp;
			gt Y160 gtp;
			gt Y176 gtp;
		}, // X0
		clblm, // X1
		clblm, // X2
		bram, // X3
		clblm, // X4
		clblm, // X5
		clblm, // X6
		clblm, // X7
		io, // X8
		clblm, // X9
		clblm, // X10
		clblm, // X11
		clblm, // X12
		bram, // X13
		clblm, // X14
		clblm, // X15
		clblm, // X16
		clblm, // X17
		bram, // X18
		clblm, // X19
		clblm, // X20
		clblm, // X21
		clblm, // X22
		bram, // X23
		// break
		clblm, // X24
		clblm, // X25
		clblm, // X26
		clblm, // X27
		dsp, // X28
		clblm, // X29
		clblm, // X30
		clblm, // X31
		clblm, // X32
		bram, // X33
		clblm, // X34
		clblm, // X35
		clblm, // X36
		clblm, // X37
		bram, // X38
		// break
		clblm, // X39
		clblm, // X40
		clblm, // X41
		clblm, // X42
		clblm, // X43
		clblm, // X44
		clblm, // X45
		clblm, // X46
		clblm, // X47
		clblm, // X48
		clblm, // X49
		clblm, // X50
		cfg {
			sysmon Y0;
			dcm Y8;
			dcm Y12;
			dcm Y16;
			dcm Y20;
			dcm Y24;
			dcm Y28;
			dcm Y32;
			dcm Y36;
			dcm Y40;
			dcm Y44;
			ccm Y48;
			ccm Y52;
			ccm Y136;
			ccm Y140;
			dcm Y144;
			dcm Y148;
			dcm Y152;
			dcm Y156;
			dcm Y160;
			dcm Y164;
			dcm Y168;
			dcm Y172;
			dcm Y176;
			dcm Y180;
			sysmon Y184;
		}, // X51
		clblm, // X52
		clblm, // X53
		clblm, // X54
		clblm, // X55
		clblm, // X56
		clblm, // X57
		clblm, // X58
		clblm, // X59
		clblm, // X60
		clblm, // X61
		clblm, // X62
		clblm, // X63
		bram, // X64
		clblm, // X65
		clblm, // X66
		clblm, // X67
		clblm, // X68
		bram, // X69
		// break
		clblm, // X70
		clblm, // X71
		clblm, // X72
		clblm, // X73
		dsp, // X74
		clblm, // X75
		clblm, // X76
		clblm, // X77
		clblm, // X78
		bram, // X79
		clblm, // X80
		clblm, // X81
		clblm, // X82
		clblm, // X83
		bram, // X84
		// break
		clblm, // X85
		clblm, // X86
		clblm, // X87
		clblm, // X88
		bram, // X89
		clblm, // X90
		clblm, // X91
		clblm, // X92
		clblm, // X93
		io, // X94
		clblm, // X95
		clblm, // X96
		clblm, // X97
		clblm, // X98
		bram, // X99
		clblm, // X100
		clblm, // X101
		gt {
			gt Y0 gtp;
			gt Y16 gtp;
			gt Y32 gtp;
			gt Y48 gtp;
			gt Y64 gtp;
			gt Y80 gtp;
			gt Y96 gtp;
			gt Y112 gtp;
			gt Y128 gtp;
			gt Y144 gtp;
			gt Y160 gtp;
			gt Y176 gtp;
		}, // X102
	}
	cols_vbrk X24, X39, X70, X85;
	regs 12;
	reg_cfg REG6
	reg_clk REG6
	ppc X13:X22 Y44:Y68;
	ppc X13:X22 Y124:Y148;
	has_bram_fx;
}

// xc4vlx15-ff668 xc4vsx25-ff668 xc4vfx12-ff668
bond BOND0 {
	pin A2 = GND;
	pin A3 = IOB_6_37;
	pin A4 = IOB_6_35;
	pin A5 = IOB_6_52;
	pin A6 = IOB_6_53;
	pin A7 = IOB_6_58;
	pin A8 = IOB_6_59;
	pin A9 = IOB_6_39;
	pin A10 = IOB_3_5;
	pin A11 = IOB_3_12;
	pin A12 = IOB_3_13;
	pin A13 = GND;
	pin A14 = GND;
	pin A15 = IOB_3_6;
	pin A16 = IOB_3_7;
	pin A17 = IOB_3_2;
	pin A18 = IOB_5_58;
	pin A19 = IOB_5_38;
	pin A20 = IOB_5_39;
	pin A21 = IOB_5_34;
	pin A22 = IOB_5_35;
	pin A23 = IOB_5_48;
	pin A24 = IOB_5_49;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_6_36;
	pin B4 = IOB_6_34;
	pin B5 = VCCO6;
	pin B6 = IOB_6_49;
	pin B7 = IOB_6_43;
	pin B8 = VCCO6;
	pin B9 = IOB_6_38;
	pin B10 = IOB_3_4;
	pin B11 = VCCO3;
	pin B12 = IOB_3_8;
	pin B13 = IOB_3_9;
	pin B14 = IOB_3_14;
	pin B15 = IOB_3_15;
	pin B16 = VCCO3;
	pin B17 = IOB_3_3;
	pin B18 = IOB_5_59;
	pin B19 = VCCO5;
	pin B20 = IOB_5_60;
	pin B21 = IOB_5_52;
	pin B22 = VCCO5;
	pin B23 = IOB_5_44;
	pin B24 = IOB_5_45;
	pin B25 = GND;
	pin B26 = GND;
	pin C1 = IOB_6_24;
	pin C2 = IOB_6_25;
	pin C3 = GND;
	pin C4 = IOB_6_33;
	pin C5 = IOB_6_41;
	pin C6 = IOB_6_48;
	pin C7 = IOB_6_42;
	pin C8 = IOB_6_60;
	pin C9 = GND;
	pin C10 = IOB_6_62;
	pin C11 = IOB_1_5;
	pin C12 = IOB_3_0;
	pin C13 = IOB_3_1;
	pin C14 = IOB_3_10;
	pin C15 = IOB_3_11;
	pin C16 = IOB_1_2;
	pin C17 = IOB_5_63;
	pin C18 = GND;
	pin C19 = IOB_5_51;
	pin C20 = IOB_5_61;
	pin C21 = IOB_5_53;
	pin C22 = IOB_5_36;
	pin C23 = IOB_5_22;
	pin C24 = IOB_5_32;
	pin C25 = IOB_5_24;
	pin C26 = IOB_5_25;
	pin D1 = IOB_6_14;
	pin D2 = IOB_6_15;
	pin D3 = IOB_6_21;
	pin D4 = IOB_6_32;
	pin D5 = IOB_6_40;
	pin D6 = IOB_6_30;
	pin D7 = IOB_6_56;
	pin D8 = IOB_6_57;
	pin D9 = IOB_6_61;
	pin D10 = IOB_6_63;
	pin D11 = IOB_1_4;
	pin D12 = IOB_1_0;
	pin D13 = IOB_1_8;
	pin D14 = IOB_1_9;
	pin D15 = IOB_1_7;
	pin D16 = IOB_1_3;
	pin D17 = IOB_5_62;
	pin D18 = IOB_5_50;
	pin D19 = IOB_5_56;
	pin D20 = IOB_5_57;
	pin D21 = IOB_5_40;
	pin D22 = IOB_5_37;
	pin D23 = IOB_5_23;
	pin D24 = IOB_5_33;
	pin D25 = IOB_5_14;
	pin D26 = IOB_5_15;
	pin E1 = IOB_6_13;
	pin E2 = IOB_6_16;
	pin E3 = IOB_6_17;
	pin E4 = IOB_6_20;
	pin E5 = IOB_6_28;
	pin E6 = IOB_6_29;
	pin E7 = IOB_6_31;
	pin E8 = VCCO6;
	pin E9 = IOB_6_51;
	pin E10 = IOB_6_54;
	pin E11 = VCCO1;
	pin E12 = GND;
	pin E13 = IOB_1_1;
	pin E14 = IOB_1_6;
	pin E15 = GND;
	pin E16 = VCCO1;
	pin E17 = IOB_5_55;
	pin E18 = IOB_5_42;
	pin E19 = VCCO5;
	pin E20 = IOB_5_26;
	pin E21 = IOB_5_41;
	pin E22 = IOB_5_28;
	pin E23 = IOB_5_29;
	pin E24 = IOB_5_10;
	pin E25 = IOB_5_11;
	pin E26 = IOB_5_6;
	pin F1 = IOB_6_12;
	pin F2 = VCCO6;
	pin F3 = IOB_6_10;
	pin F4 = IOB_6_11;
	pin F5 = VCCO6;
	pin F6 = GND;
	pin F7 = IOB_6_27;
	pin F8 = IOB_6_45;
	pin F9 = IOB_6_50;
	pin F10 = IOB_6_55;
	pin F11 = IOB_1_12;
	pin F12 = IOB_1_13;
	pin F13 = IOB_1_14;
	pin F14 = IOB_1_15;
	pin F15 = IOB_1_10;
	pin F16 = IOB_1_11;
	pin F17 = IOB_5_54;
	pin F18 = IOB_5_43;
	pin F19 = IOB_5_30;
	pin F20 = IOB_5_27;
	pin F21 = GND;
	pin F22 = VCCO5;
	pin F23 = IOB_5_16;
	pin F24 = IOB_5_17;
	pin F25 = VCCO5;
	pin F26 = IOB_5_7;
	pin G1 = IOB_6_4;
	pin G2 = IOB_6_5;
	pin G3 = IOB_6_8;
	pin G4 = IOB_6_9;
	pin G5 = IOB_6_18;
	pin G6 = IOB_6_19;
	pin G7 = IOB_6_26;
	pin G8 = IOB_6_44;
	pin G9 = IOB_6_46;
	pin G10 = IOB_6_47;
	pin G11 = CSI_B;
	pin G12 = DIN;
	pin G13 = DXN;
	pin G14 = CCLK;
	pin G15 = INIT_B;
	pin G16 = HSWAP_EN;
	pin G17 = IOB_5_46;
	pin G18 = IOB_5_47;
	pin G19 = IOB_5_31;
	pin G20 = IOB_5_20;
	pin G21 = IOB_5_18;
	pin G22 = IOB_5_19;
	pin G23 = IOB_5_8;
	pin G24 = IOB_5_9;
	pin G25 = IOB_5_2;
	pin G26 = IOB_5_3;
	pin H1 = IOB_6_0;
	pin H2 = IOB_6_1;
	pin H3 = IOB_6_2;
	pin H4 = IOB_6_3;
	pin H5 = IOB_6_6;
	pin H6 = IOB_6_7;
	pin H7 = IOB_6_22;
	pin H8 = IOB_6_23;
	pin H9 = VCCO6;
	pin H10 = VCCO6;
	pin H11 = VCCAUX;
	pin H12 = RDWR_B;
	pin H13 = DXP;
	pin H14 = DONE;
	pin H15 = PROG_B;
	pin H16 = VCCAUX;
	pin H17 = VCCAUX;
	pin H18 = VCCO5;
	pin H19 = VCCO5;
	pin H20 = IOB_5_21;
	pin H21 = IOB_5_12;
	pin H22 = IOB_5_13;
	pin H23 = IOB_5_4;
	pin H24 = IOB_5_5;
	pin H25 = IOB_5_0;
	pin H26 = IOB_5_1;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = GND;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = VCCO6;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCAUX;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCO0;
	pin J16 = VCCINT;
	pin J17 = VCCINT;
	pin J19 = VCCO5;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = GND;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = NC;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = NC;
	pin K25 = NC;
	pin K26 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCINT;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = NC;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = NC;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = NC;
	pin L26 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCAUX;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = NC;
	pin M19 = NC;
	pin M20 = NC;
	pin M21 = NC;
	pin M22 = NC;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = NC;
	pin M26 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = GND;
	pin N7 = NC;
	pin N8 = NC;
	pin N9 = VCCAUX;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCAUX;
	pin N19 = NC;
	pin N20 = NC;
	pin N21 = NC;
	pin N22 = NC;
	pin N23 = NC;
	pin N24 = NC;
	pin N25 = NC;
	pin N26 = GND;
	pin P1 = GND;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCAUX;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = GND;
	pin P22 = NC;
	pin P23 = NC;
	pin P24 = NC;
	pin P25 = NC;
	pin P26 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCAUX;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = NC;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = NC;
	pin R25 = NC;
	pin R26 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCINT;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = NC;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = NC;
	pin U8 = NC;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin U23 = NC;
	pin U24 = NC;
	pin U25 = NC;
	pin U26 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = GND;
	pin V4 = NC;
	pin V5 = IOB_8_60;
	pin V6 = IOB_8_61;
	pin V7 = IOB_8_58;
	pin V8 = VCCO8;
	pin V10 = VCCINT;
	pin V11 = VCCINT;
	pin V12 = VCCO0;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = VCCAUX;
	pin V16 = VCCINT;
	pin V17 = VCCINT;
	pin V19 = VCCO7;
	pin V20 = IOB_7_54;
	pin V21 = IOB_7_63;
	pin V22 = IOB_7_62;
	pin V23 = NC;
	pin V24 = GND;
	pin V25 = NC;
	pin V26 = NC;
	pin W1 = IOB_8_62;
	pin W2 = IOB_8_63;
	pin W3 = IOB_8_56;
	pin W4 = IOB_8_57;
	pin W5 = IOB_8_54;
	pin W6 = IOB_8_55;
	pin W7 = IOB_8_59;
	pin W8 = VCCO8;
	pin W9 = VCCO8;
	pin W10 = VCCAUX;
	pin W11 = VCCAUX;
	pin W12 = TCK;
	pin W13 = PWRDWN_B;
	pin W14 = M2;
	pin W15 = M0;
	pin W16 = VCCAUX;
	pin W17 = VCCO7;
	pin W18 = VCCO7;
	pin W19 = IOB_7_28;
	pin W20 = IOB_7_55;
	pin W21 = IOB_7_59;
	pin W22 = IOB_7_58;
	pin W23 = IOB_7_57;
	pin W24 = IOB_7_56;
	pin W25 = IOB_7_61;
	pin W26 = IOB_7_60;
	pin Y1 = IOB_8_52;
	pin Y2 = IOB_8_53;
	pin Y3 = IOB_8_48;
	pin Y4 = IOB_8_49;
	pin Y5 = IOB_8_46;
	pin Y6 = IOB_8_47;
	pin Y7 = IOB_8_24;
	pin Y8 = IOB_8_12;
	pin Y9 = IOB_8_22;
	pin Y10 = IOB_8_11;
	pin Y11 = TMS;
	pin Y12 = TDI;
	pin Y13 = TDO;
	pin Y14 = DOUT;
	pin Y15 = M1;
	pin Y16 = VCC_BATT;
	pin Y17 = IOB_7_11;
	pin Y18 = IOB_7_22;
	pin Y19 = IOB_7_29;
	pin Y20 = IOB_7_25;
	pin Y21 = IOB_7_24;
	pin Y22 = IOB_7_41;
	pin Y23 = IOB_7_40;
	pin Y24 = IOB_7_48;
	pin Y25 = IOB_7_53;
	pin Y26 = IOB_7_52;
	pin AA1 = IOB_8_44;
	pin AA2 = VCCO8;
	pin AA3 = IOB_8_50;
	pin AA4 = IOB_8_51;
	pin AA5 = VCCO8;
	pin AA6 = GND;
	pin AA7 = IOB_8_25;
	pin AA8 = IOB_8_13;
	pin AA9 = IOB_8_23;
	pin AA10 = IOB_8_10;
	pin AA11 = IOB_2_4;
	pin AA12 = IOB_2_5;
	pin AA13 = IOB_2_8;
	pin AA14 = IOB_2_15;
	pin AA15 = IOB_2_10;
	pin AA16 = IOB_2_11;
	pin AA17 = IOB_7_10;
	pin AA18 = IOB_7_23;
	pin AA19 = IOB_7_13;
	pin AA20 = IOB_7_12;
	pin AA21 = GND;
	pin AA22 = VCCO7;
	pin AA23 = IOB_7_36;
	pin AA24 = IOB_7_49;
	pin AA25 = VCCO7;
	pin AA26 = IOB_7_44;
	pin AB1 = IOB_8_45;
	pin AB2 = IOB_8_40;
	pin AB3 = IOB_8_41;
	pin AB4 = IOB_8_42;
	pin AB5 = IOB_8_38;
	pin AB6 = IOB_8_16;
	pin AB7 = IOB_8_8;
	pin AB8 = VCCO8;
	pin AB9 = IOB_8_6;
	pin AB10 = IOB_4_12;
	pin AB11 = VCCO2;
	pin AB12 = GND;
	pin AB13 = IOB_2_9;
	pin AB14 = IOB_2_14;
	pin AB15 = GND;
	pin AB16 = VCCO2;
	pin AB17 = IOB_4_11;
	pin AB18 = IOB_7_6;
	pin AB19 = VCCO7;
	pin AB20 = IOB_7_9;
	pin AB21 = IOB_7_16;
	pin AB22 = IOB_7_38;
	pin AB23 = IOB_7_37;
	pin AB24 = IOB_7_51;
	pin AB25 = IOB_7_50;
	pin AB26 = IOB_7_45;
	pin AC1 = IOB_8_36;
	pin AC2 = IOB_8_37;
	pin AC3 = IOB_8_28;
	pin AC4 = IOB_8_43;
	pin AC5 = IOB_8_39;
	pin AC6 = IOB_8_17;
	pin AC7 = IOB_8_9;
	pin AC8 = IOB_8_0;
	pin AC9 = IOB_8_7;
	pin AC10 = IOB_4_13;
	pin AC11 = IOB_2_12;
	pin AC12 = IOB_2_13;
	pin AC13 = IOB_2_1;
	pin AC14 = IOB_2_7;
	pin AC15 = IOB_2_2;
	pin AC16 = IOB_2_3;
	pin AC17 = IOB_4_10;
	pin AC18 = IOB_7_7;
	pin AC19 = IOB_7_14;
	pin AC20 = IOB_7_8;
	pin AC21 = IOB_7_17;
	pin AC22 = IOB_7_39;
	pin AC23 = IOB_7_33;
	pin AC24 = IOB_7_32;
	pin AC25 = IOB_7_47;
	pin AC26 = IOB_7_46;
	pin AD1 = IOB_8_32;
	pin AD2 = IOB_8_33;
	pin AD3 = IOB_8_29;
	pin AD4 = IOB_8_20;
	pin AD5 = IOB_8_21;
	pin AD6 = IOB_8_4;
	pin AD7 = IOB_8_18;
	pin AD8 = IOB_8_1;
	pin AD9 = GND;
	pin AD10 = IOB_4_4;
	pin AD11 = IOB_4_0;
	pin AD12 = IOB_4_1;
	pin AD13 = IOB_2_0;
	pin AD14 = IOB_2_6;
	pin AD15 = VCCO4;
	pin AD16 = IOB_4_2;
	pin AD17 = IOB_4_3;
	pin AD18 = GND;
	pin AD19 = IOB_7_15;
	pin AD20 = IOB_7_18;
	pin AD21 = IOB_7_0;
	pin AD22 = IOB_7_35;
	pin AD23 = IOB_7_34;
	pin AD24 = GND;
	pin AD25 = IOB_7_43;
	pin AD26 = IOB_7_42;
	pin AE1 = GND;
	pin AE2 = GND;
	pin AE3 = IOB_8_34;
	pin AE4 = IOB_8_30;
	pin AE5 = VCCO8;
	pin AE6 = IOB_8_5;
	pin AE7 = IOB_8_19;
	pin AE8 = VCCO8;
	pin AE9 = IOB_8_2;
	pin AE10 = IOB_4_5;
	pin AE11 = VCCO4;
	pin AE12 = IOB_4_14;
	pin AE13 = IOB_4_6;
	pin AE14 = IOB_4_7;
	pin AE15 = NC;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = IOB_7_2;
	pin AE19 = VCCO7;
	pin AE20 = IOB_7_19;
	pin AE21 = IOB_7_1;
	pin AE22 = VCCO7;
	pin AE23 = IOB_7_26;
	pin AE24 = IOB_7_20;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_8_35;
	pin AF4 = IOB_8_31;
	pin AF5 = IOB_8_26;
	pin AF6 = IOB_8_27;
	pin AF7 = IOB_8_14;
	pin AF8 = IOB_8_15;
	pin AF9 = IOB_8_3;
	pin AF10 = IOB_4_8;
	pin AF11 = IOB_4_9;
	pin AF12 = IOB_4_15;
	pin AF13 = GND;
	pin AF14 = GND;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = IOB_7_3;
	pin AF19 = IOB_7_31;
	pin AF20 = IOB_7_30;
	pin AF21 = IOB_7_5;
	pin AF22 = IOB_7_4;
	pin AF23 = IOB_7_27;
	pin AF24 = IOB_7_21;
	pin AF25 = GND;
}

// xc4vlx15-ff676
bond BOND1 {
	pin A1 = GND;
	pin A2 = IOB_6_21;
	pin A3 = IOB_6_34;
	pin A4 = IOB_6_35;
	pin A5 = IOB_6_39;
	pin A6 = VCCO6;
	pin A7 = IOB_6_45;
	pin A8 = IOB_6_50;
	pin A9 = IOB_6_51;
	pin A10 = IOB_6_52;
	pin A11 = GND;
	pin A12 = IOB_3_0;
	pin A13 = IOB_3_1;
	pin A14 = IOB_3_15;
	pin A15 = IOB_5_62;
	pin A16 = VCCO5;
	pin A17 = IOB_5_54;
	pin A18 = IOB_5_51;
	pin A19 = IOB_5_50;
	pin A20 = IOB_5_42;
	pin A21 = GND;
	pin A22 = IOB_5_29;
	pin A23 = IOB_5_28;
	pin A24 = IOB_5_15;
	pin A25 = IOB_5_11;
	pin A26 = VCCO5;
	pin B1 = IOB_6_20;
	pin B2 = IOB_6_11;
	pin B3 = VCCO6;
	pin B4 = IOB_6_29;
	pin B5 = IOB_6_38;
	pin B6 = IOB_6_42;
	pin B7 = IOB_6_44;
	pin B8 = GND;
	pin B9 = IOB_6_48;
	pin B10 = IOB_6_53;
	pin B11 = IOB_6_54;
	pin B12 = IOB_3_5;
	pin B13 = VCCO3;
	pin B14 = IOB_3_14;
	pin B15 = IOB_5_63;
	pin B16 = IOB_5_60;
	pin B17 = IOB_5_55;
	pin B18 = GND;
	pin B19 = IOB_5_43;
	pin B20 = IOB_5_39;
	pin B21 = IOB_5_38;
	pin B22 = IOB_5_27;
	pin B23 = VCCO5;
	pin B24 = IOB_5_14;
	pin B25 = IOB_5_10;
	pin B26 = IOB_5_7;
	pin C1 = IOB_6_10;
	pin C2 = IOB_6_16;
	pin C3 = IOB_6_17;
	pin C4 = IOB_6_28;
	pin C5 = GND;
	pin C6 = IOB_6_33;
	pin C7 = IOB_6_43;
	pin C8 = IOB_6_46;
	pin C9 = IOB_6_49;
	pin C10 = VCCO6;
	pin C11 = IOB_6_55;
	pin C12 = IOB_3_4;
	pin C13 = IOB_3_13;
	pin C14 = IOB_3_10;
	pin C15 = GND;
	pin C16 = IOB_5_61;
	pin C17 = IOB_5_58;
	pin C18 = IOB_5_49;
	pin C19 = IOB_5_48;
	pin C20 = VCCO5;
	pin C21 = IOB_5_36;
	pin C22 = IOB_5_26;
	pin C23 = IOB_5_17;
	pin C24 = IOB_5_13;
	pin C25 = GND;
	pin C26 = IOB_5_6;
	pin D1 = NC;
	pin D2 = GND;
	pin D3 = IOB_6_14;
	pin D4 = IOB_6_15;
	pin D5 = IOB_6_22;
	pin D6 = IOB_6_32;
	pin D7 = VCCO6;
	pin D8 = IOB_6_37;
	pin D9 = IOB_6_47;
	pin D10 = IOB_6_58;
	pin D11 = IOB_6_59;
	pin D12 = GND;
	pin D13 = IOB_3_12;
	pin D14 = IOB_3_11;
	pin D15 = IOB_3_6;
	pin D16 = IOB_5_59;
	pin D17 = VCCO5;
	pin D18 = IOB_5_47;
	pin D19 = IOB_5_46;
	pin D20 = IOB_5_37;
	pin D21 = IOB_5_35;
	pin D22 = GND;
	pin D23 = IOB_5_16;
	pin D24 = IOB_5_12;
	pin D25 = IOB_5_5;
	pin D26 = IOB_5_4;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = IOB_6_7;
	pin E4 = VCCO6;
	pin E5 = IOB_6_23;
	pin E6 = IOB_6_27;
	pin E7 = IOB_6_30;
	pin E8 = IOB_6_36;
	pin E9 = GND;
	pin E10 = IOB_6_60;
	pin E11 = IOB_6_61;
	pin E12 = DXP;
	pin E13 = IOB_3_9;
	pin E14 = VCCO3;
	pin E15 = IOB_3_7;
	pin E16 = VCCINT;
	pin E17 = IOB_5_53;
	pin E18 = IOB_5_44;
	pin E19 = GND;
	pin E20 = IOB_5_33;
	pin E21 = IOB_5_34;
	pin E22 = IOB_5_21;
	pin E23 = IOB_5_19;
	pin E24 = VCCO5;
	pin E25 = IOB_5_3;
	pin E26 = IOB_5_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_6_6;
	pin F4 = IOB_6_12;
	pin F5 = IOB_6_13;
	pin F6 = GND;
	pin F7 = IOB_6_26;
	pin F8 = IOB_6_31;
	pin F9 = VCCINT;
	pin F10 = IOB_6_62;
	pin F11 = VCCO6;
	pin F12 = DXN;
	pin F13 = IOB_3_8;
	pin F14 = IOB_3_2;
	pin F15 = IOB_3_3;
	pin F16 = GND;
	pin F17 = IOB_5_52;
	pin F18 = IOB_5_45;
	pin F19 = VCCAUX;
	pin F20 = IOB_5_32;
	pin F21 = VCCO5;
	pin F22 = IOB_5_20;
	pin F23 = IOB_5_18;
	pin F24 = IOB_5_1;
	pin F25 = IOB_5_0;
	pin F26 = GND;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = GND;
	pin G4 = IOB_6_3;
	pin G5 = IOB_6_4;
	pin G6 = IOB_6_18;
	pin G7 = IOB_6_19;
	pin G8 = VCCO6;
	pin G9 = IOB_6_57;
	pin G10 = VCCINT;
	pin G11 = IOB_6_63;
	pin G12 = VCCAUX;
	pin G13 = GND;
	pin G14 = IOB_1_6;
	pin G15 = IOB_1_7;
	pin G16 = IOB_1_2;
	pin G17 = IOB_5_56;
	pin G18 = VCCO5;
	pin G19 = IOB_5_31;
	pin G20 = IOB_5_30;
	pin G21 = IOB_5_9;
	pin G22 = IOB_5_8;
	pin G23 = GND;
	pin G24 = NC;
	pin G25 = NC;
	pin G26 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = IOB_6_2;
	pin H5 = VCCO6;
	pin H6 = IOB_6_5;
	pin H7 = VCCAUX;
	pin H8 = IOB_6_40;
	pin H9 = IOB_6_56;
	pin H10 = GND;
	pin H11 = IOB_1_4;
	pin H12 = IOB_1_5;
	pin H13 = IOB_1_12;
	pin H14 = IOB_1_14;
	pin H15 = VCCO1;
	pin H16 = IOB_1_3;
	pin H17 = IOB_5_57;
	pin H18 = IOB_5_41;
	pin H19 = VCCINT;
	pin H20 = GND;
	pin H21 = VCCAUX;
	pin H22 = NC;
	pin H23 = NC;
	pin H24 = NC;
	pin H25 = NC;
	pin H26 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = VCCAUX;
	pin J5 = IOB_6_0;
	pin J6 = IOB_6_1;
	pin J7 = GND;
	pin J8 = IOB_6_25;
	pin J9 = IOB_6_41;
	pin J10 = VCCINT;
	pin J11 = IOB_1_1;
	pin J12 = VCCO1;
	pin J13 = IOB_1_13;
	pin J14 = IOB_1_15;
	pin J15 = IOB_1_10;
	pin J16 = IOB_1_11;
	pin J17 = GND;
	pin J18 = VCCINT;
	pin J19 = IOB_5_40;
	pin J20 = IOB_5_25;
	pin J21 = NC;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = GND;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = VCCINT;
	pin K8 = IOB_6_24;
	pin K9 = VCCO6;
	pin K10 = IOB_6_9;
	pin K11 = IOB_1_0;
	pin K12 = IOB_1_8;
	pin K13 = IOB_1_9;
	pin K14 = GND;
	pin K15 = INIT_B;
	pin K16 = HSWAP_EN;
	pin K17 = PROG_B;
	pin K18 = IOB_5_23;
	pin K19 = VCCO5;
	pin K20 = IOB_5_24;
	pin K21 = NC;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = GND;
	pin K25 = NC;
	pin K26 = NC;
	pin L1 = GND;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = VCCINT;
	pin L9 = IOB_6_8;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = DIN;
	pin L14 = VCCINT;
	pin L15 = DONE;
	pin L16 = VCCO0;
	pin L17 = VCC_BATT;
	pin L18 = VCCINT;
	pin L19 = IOB_5_22;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCAUX;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = NC;
	pin L26 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = CSI_B;
	pin M13 = VCCO0;
	pin M14 = CCLK;
	pin M15 = VCCINT;
	pin M16 = M2;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = NC;
	pin M21 = NC;
	pin M22 = NC;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = NC;
	pin M26 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = GND;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCAUX;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = VCCAUX;
	pin N19 = GND;
	pin N20 = NC;
	pin N21 = NC;
	pin N22 = NC;
	pin N23 = NC;
	pin N24 = NC;
	pin N25 = GND;
	pin N26 = NC;
	pin P1 = NC;
	pin P2 = GND;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = GND;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = M0;
	pin P15 = VCCAUX;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = GND;
	pin P23 = NC;
	pin P24 = NC;
	pin P25 = NC;
	pin P26 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = RDWR_B;
	pin R12 = VCCINT;
	pin R13 = TDO;
	pin R14 = VCCO0;
	pin R15 = M1;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = NC;
	pin R21 = NC;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = NC;
	pin R25 = NC;
	pin R26 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = VCCAUX;
	pin T6 = GND;
	pin T7 = VCCINT;
	pin T8 = IOB_8_40;
	pin T9 = VCCINT;
	pin T10 = TMS;
	pin T11 = VCCO0;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = DOUT;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_7_57;
	pin T19 = IOB_7_56;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = NC;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = GND;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = GND;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = IOB_8_56;
	pin U8 = VCCO8;
	pin U9 = IOB_8_41;
	pin U10 = TCK;
	pin U11 = TDI;
	pin U12 = PWRDWN_B;
	pin U13 = GND;
	pin U14 = IOB_2_6;
	pin U15 = IOB_2_7;
	pin U16 = IOB_2_15;
	pin U17 = IOB_7_8;
	pin U18 = VCCO7;
	pin U19 = IOB_7_40;
	pin U20 = VCCINT;
	pin U21 = NC;
	pin U22 = NC;
	pin U23 = GND;
	pin U24 = NC;
	pin U25 = NC;
	pin U26 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = IOB_8_57;
	pin V8 = IOB_8_24;
	pin V9 = VCCINT;
	pin V10 = GND;
	pin V11 = IOB_2_8;
	pin V12 = IOB_2_9;
	pin V13 = IOB_2_0;
	pin V14 = IOB_2_3;
	pin V15 = VCCO2;
	pin V16 = IOB_2_14;
	pin V17 = IOB_7_9;
	pin V18 = IOB_7_24;
	pin V19 = IOB_7_41;
	pin V20 = GND;
	pin V21 = IOB_7_63;
	pin V22 = IOB_7_62;
	pin V23 = VCCAUX;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = VCCAUX;
	pin W7 = GND;
	pin W8 = VCCINT;
	pin W9 = IOB_8_25;
	pin W10 = IOB_8_9;
	pin W11 = IOB_2_12;
	pin W12 = VCCO2;
	pin W13 = IOB_2_1;
	pin W14 = IOB_2_2;
	pin W15 = IOB_2_10;
	pin W16 = IOB_2_11;
	pin W17 = GND;
	pin W18 = IOB_7_25;
	pin W19 = IOB_7_39;
	pin W20 = VCCAUX;
	pin W21 = IOB_7_54;
	pin W22 = VCCO7;
	pin W23 = IOB_7_60;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = GND;
	pin Y5 = IOB_8_54;
	pin Y6 = IOB_8_53;
	pin Y7 = IOB_8_34;
	pin Y8 = IOB_8_35;
	pin Y9 = VCCO8;
	pin Y10 = IOB_8_8;
	pin Y11 = IOB_2_13;
	pin Y12 = IOB_2_4;
	pin Y13 = IOB_2_5;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = IOB_7_11;
	pin Y17 = IOB_7_10;
	pin Y18 = IOB_7_27;
	pin Y19 = VCCO7;
	pin Y20 = IOB_7_38;
	pin Y21 = IOB_7_37;
	pin Y22 = IOB_7_55;
	pin Y23 = IOB_7_61;
	pin Y24 = GND;
	pin Y25 = NC;
	pin Y26 = NC;
	pin AA1 = GND;
	pin AA2 = IOB_8_62;
	pin AA3 = IOB_8_60;
	pin AA4 = IOB_8_55;
	pin AA5 = IOB_8_52;
	pin AA6 = VCCO8;
	pin AA7 = IOB_8_26;
	pin AA8 = VCCAUX;
	pin AA9 = IOB_8_18;
	pin AA10 = IOB_8_7;
	pin AA11 = GND;
	pin AA12 = IOB_4_12;
	pin AA13 = IOB_4_14;
	pin AA14 = IOB_4_15;
	pin AA15 = IOB_7_19;
	pin AA16 = VCCO7;
	pin AA17 = IOB_7_14;
	pin AA18 = IOB_7_6;
	pin AA19 = IOB_7_26;
	pin AA20 = IOB_7_29;
	pin AA21 = GND;
	pin AA22 = IOB_7_36;
	pin AA23 = IOB_7_59;
	pin AA24 = IOB_7_58;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = IOB_8_63;
	pin AB2 = IOB_8_61;
	pin AB3 = VCCO8;
	pin AB4 = IOB_8_51;
	pin AB5 = IOB_8_45;
	pin AB6 = IOB_8_30;
	pin AB7 = IOB_8_27;
	pin AB8 = GND;
	pin AB9 = IOB_8_19;
	pin AB10 = IOB_8_6;
	pin AB11 = VCCINT;
	pin AB12 = IOB_4_13;
	pin AB13 = VCCO4;
	pin AB14 = IOB_4_11;
	pin AB15 = IOB_7_18;
	pin AB16 = IOB_7_15;
	pin AB17 = IOB_7_7;
	pin AB18 = GND;
	pin AB19 = IOB_7_16;
	pin AB20 = IOB_7_33;
	pin AB21 = IOB_7_28;
	pin AB22 = IOB_7_42;
	pin AB23 = VCCO7;
	pin AB24 = IOB_7_48;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_8_58;
	pin AC2 = IOB_8_59;
	pin AC3 = IOB_8_50;
	pin AC4 = IOB_8_44;
	pin AC5 = GND;
	pin AC6 = IOB_8_31;
	pin AC7 = IOB_8_22;
	pin AC8 = IOB_8_23;
	pin AC9 = IOB_8_17;
	pin AC10 = VCCO8;
	pin AC11 = IOB_8_1;
	pin AC12 = IOB_4_8;
	pin AC13 = IOB_4_9;
	pin AC14 = IOB_4_10;
	pin AC15 = GND;
	pin AC16 = IOB_7_3;
	pin AC17 = IOB_7_1;
	pin AC18 = IOB_7_0;
	pin AC19 = IOB_7_17;
	pin AC20 = VCCO7;
	pin AC21 = IOB_7_32;
	pin AC22 = IOB_7_43;
	pin AC23 = IOB_7_47;
	pin AC24 = IOB_7_49;
	pin AC25 = GND;
	pin AC26 = NC;
	pin AD1 = IOB_8_48;
	pin AD2 = GND;
	pin AD3 = IOB_8_43;
	pin AD4 = IOB_8_36;
	pin AD5 = IOB_8_37;
	pin AD6 = IOB_8_28;
	pin AD7 = VCCO8;
	pin AD8 = IOB_8_16;
	pin AD9 = IOB_8_12;
	pin AD10 = IOB_8_13;
	pin AD11 = IOB_8_0;
	pin AD12 = GND;
	pin AD13 = IOB_4_5;
	pin AD14 = IOB_4_6;
	pin AD15 = IOB_4_7;
	pin AD16 = IOB_7_2;
	pin AD17 = VCCO7;
	pin AD18 = IOB_7_5;
	pin AD19 = IOB_7_4;
	pin AD20 = IOB_7_21;
	pin AD21 = IOB_7_20;
	pin AD22 = GND;
	pin AD23 = IOB_7_34;
	pin AD24 = IOB_7_46;
	pin AD25 = IOB_7_52;
	pin AD26 = IOB_7_50;
	pin AE1 = IOB_8_49;
	pin AE2 = IOB_8_42;
	pin AE3 = IOB_8_39;
	pin AE4 = VCCO8;
	pin AE5 = IOB_8_32;
	pin AE6 = IOB_8_29;
	pin AE7 = IOB_8_20;
	pin AE8 = IOB_8_14;
	pin AE9 = GND;
	pin AE10 = IOB_8_11;
	pin AE11 = IOB_8_5;
	pin AE12 = IOB_8_3;
	pin AE13 = IOB_4_4;
	pin AE14 = VCCO4;
	pin AE15 = IOB_4_3;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = GND;
	pin AE20 = IOB_7_12;
	pin AE21 = IOB_7_23;
	pin AE22 = IOB_7_22;
	pin AE23 = IOB_7_35;
	pin AE24 = VCCO7;
	pin AE25 = IOB_7_53;
	pin AE26 = IOB_7_51;
	pin AF1 = VCCO8;
	pin AF2 = IOB_8_38;
	pin AF3 = IOB_8_47;
	pin AF4 = IOB_8_46;
	pin AF5 = IOB_8_33;
	pin AF6 = GND;
	pin AF7 = IOB_8_21;
	pin AF8 = IOB_8_15;
	pin AF9 = IOB_8_10;
	pin AF10 = IOB_8_4;
	pin AF11 = VCCO8;
	pin AF12 = IOB_8_2;
	pin AF13 = IOB_4_0;
	pin AF14 = IOB_4_1;
	pin AF15 = IOB_4_2;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = NC;
	pin AF19 = VCCAUX;
	pin AF20 = IOB_7_13;
	pin AF21 = VCCO7;
	pin AF22 = IOB_7_31;
	pin AF23 = IOB_7_30;
	pin AF24 = IOB_7_45;
	pin AF25 = IOB_7_44;
	pin AF26 = GND;
}

// xc4vlx15-sf363 xc4vfx12-sf363
bond BOND2 {
	pin A2 = GND;
	pin A3 = IOB_6_53;
	pin A4 = VCCO6;
	pin A5 = IOB_6_61;
	pin A6 = IOB_6_62;
	pin A7 = IOB_3_1;
	pin A8 = IOB_3_5;
	pin A9 = VCCO3;
	pin A10 = IOB_3_13;
	pin A11 = IOB_3_14;
	pin A12 = VCCO3;
	pin A13 = IOB_3_6;
	pin A14 = IOB_3_2;
	pin A15 = IOB_5_62;
	pin A16 = IOB_5_61;
	pin A17 = VCCO5;
	pin A18 = IOB_5_53;
	pin A19 = GND;
	pin A20 = GND;
	pin B1 = GND;
	pin B2 = IOB_6_49;
	pin B3 = IOB_6_52;
	pin B4 = IOB_6_57;
	pin B5 = IOB_6_60;
	pin B6 = IOB_6_63;
	pin B7 = IOB_3_0;
	pin B8 = IOB_3_4;
	pin B9 = IOB_3_12;
	pin B10 = IOB_3_9;
	pin B11 = IOB_3_10;
	pin B12 = IOB_3_15;
	pin B13 = IOB_3_7;
	pin B14 = IOB_3_3;
	pin B15 = IOB_5_63;
	pin B16 = IOB_5_60;
	pin B17 = IOB_5_57;
	pin B18 = IOB_5_52;
	pin B19 = IOB_5_49;
	pin B20 = GND;
	pin C1 = IOB_6_48;
	pin C2 = IOB_6_44;
	pin C3 = IOB_6_45;
	pin C4 = IOB_6_56;
	pin C5 = IOB_6_58;
	pin C6 = IOB_6_59;
	pin C7 = GND;
	pin C8 = IOB_1_5;
	pin C9 = IOB_1_1;
	pin C10 = IOB_3_8;
	pin C11 = IOB_3_11;
	pin C12 = IOB_1_2;
	pin C13 = IOB_1_6;
	pin C14 = GND;
	pin C15 = IOB_5_59;
	pin C16 = IOB_5_58;
	pin C17 = IOB_5_56;
	pin C18 = IOB_5_45;
	pin C19 = IOB_5_44;
	pin C20 = IOB_5_48;
	pin D1 = VCCO6;
	pin D2 = IOB_6_41;
	pin D3 = IOB_6_50;
	pin D4 = IOB_6_51;
	pin D5 = IOB_6_55;
	pin D6 = IOB_1_8;
	pin D7 = VCCO1;
	pin D8 = IOB_1_4;
	pin D9 = IOB_1_0;
	pin D10 = VCCO0;
	pin D11 = GND;
	pin D12 = IOB_1_3;
	pin D13 = IOB_1_7;
	pin D14 = VCCO1;
	pin D15 = IOB_1_11;
	pin D16 = IOB_5_55;
	pin D17 = IOB_5_51;
	pin D18 = IOB_5_50;
	pin D19 = IOB_5_41;
	pin D20 = VCCO5;
	pin E1 = IOB_6_37;
	pin E2 = IOB_6_40;
	pin E3 = IOB_6_46;
	pin E4 = VCCO6;
	pin E5 = IOB_6_54;
	pin E6 = IOB_1_13;
	pin E7 = IOB_1_9;
	pin E8 = CSI_B;
	pin E9 = DIN;
	pin E10 = DXN;
	pin E11 = CCLK;
	pin E12 = INIT_B;
	pin E13 = HSWAP_EN;
	pin E14 = IOB_1_10;
	pin E15 = IOB_1_14;
	pin E16 = IOB_5_54;
	pin E17 = VCCO5;
	pin E18 = IOB_5_46;
	pin E19 = IOB_5_40;
	pin E20 = IOB_5_37;
	pin F1 = IOB_6_36;
	pin F2 = IOB_6_33;
	pin F3 = IOB_6_47;
	pin F4 = IOB_6_42;
	pin F5 = IOB_6_43;
	pin F6 = IOB_1_12;
	pin F7 = VCCINT;
	pin F8 = VCCAUX;
	pin F9 = RDWR_B;
	pin F10 = DXP;
	pin F11 = DONE;
	pin F12 = PROG_B;
	pin F13 = VCCAUX;
	pin F14 = VCCINT;
	pin F15 = IOB_1_15;
	pin F16 = IOB_5_43;
	pin F17 = IOB_5_42;
	pin F18 = IOB_5_47;
	pin F19 = IOB_5_33;
	pin F20 = IOB_5_36;
	pin G1 = IOB_6_28;
	pin G2 = IOB_6_32;
	pin G3 = GND;
	pin G4 = IOB_6_38;
	pin G5 = IOB_6_39;
	pin G6 = VCCINT;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCINT;
	pin G15 = VCCINT;
	pin G16 = IOB_5_39;
	pin G17 = IOB_5_38;
	pin G18 = GND;
	pin G19 = IOB_5_32;
	pin G20 = IOB_5_28;
	pin H1 = IOB_6_29;
	pin H2 = IOB_6_24;
	pin H3 = IOB_6_25;
	pin H4 = IOB_6_34;
	pin H5 = IOB_6_35;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H14 = GND;
	pin H15 = VCCAUX;
	pin H16 = IOB_5_35;
	pin H17 = IOB_5_34;
	pin H18 = IOB_5_25;
	pin H19 = IOB_5_24;
	pin H20 = IOB_5_29;
	pin J1 = VCCO6;
	pin J2 = IOB_6_20;
	pin J3 = IOB_6_30;
	pin J4 = IOB_6_31;
	pin J5 = IOB_6_26;
	pin J6 = IOB_6_27;
	pin J7 = GND;
	pin J14 = GND;
	pin J15 = IOB_5_27;
	pin J16 = IOB_5_26;
	pin J17 = IOB_5_31;
	pin J18 = IOB_5_30;
	pin J19 = IOB_5_20;
	pin J20 = VCCO5;
	pin K1 = IOB_6_21;
	pin K2 = IOB_6_16;
	pin K3 = IOB_6_17;
	pin K4 = IOB_6_22;
	pin K5 = IOB_6_23;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K14 = GND;
	pin K15 = VCCO5;
	pin K16 = IOB_5_23;
	pin K17 = IOB_5_22;
	pin K18 = IOB_5_17;
	pin K19 = IOB_5_16;
	pin K20 = IOB_5_21;
	pin L1 = IOB_6_12;
	pin L2 = IOB_6_8;
	pin L3 = VCCO6;
	pin L4 = IOB_6_18;
	pin L5 = IOB_6_19;
	pin L6 = VCCO6;
	pin L7 = GND;
	pin L14 = GND;
	pin L15 = VCCO5;
	pin L16 = IOB_5_19;
	pin L17 = IOB_5_18;
	pin L18 = VCCO5;
	pin L19 = IOB_5_8;
	pin L20 = IOB_5_12;
	pin M1 = IOB_6_13;
	pin M2 = IOB_6_9;
	pin M3 = IOB_6_14;
	pin M4 = IOB_6_15;
	pin M5 = IOB_6_10;
	pin M6 = IOB_6_11;
	pin M7 = GND;
	pin M14 = GND;
	pin M15 = IOB_5_11;
	pin M16 = IOB_5_10;
	pin M17 = IOB_5_15;
	pin M18 = IOB_5_14;
	pin M19 = IOB_5_9;
	pin M20 = IOB_5_13;
	pin N1 = VCCO6;
	pin N2 = IOB_6_4;
	pin N3 = IOB_6_5;
	pin N4 = IOB_6_6;
	pin N5 = IOB_6_7;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N14 = GND;
	pin N15 = VCCAUX;
	pin N16 = IOB_5_7;
	pin N17 = IOB_5_6;
	pin N18 = IOB_5_5;
	pin N19 = IOB_5_4;
	pin N20 = VCCO5;
	pin P1 = IOB_6_0;
	pin P2 = IOB_6_1;
	pin P3 = GND;
	pin P4 = IOB_6_2;
	pin P5 = IOB_6_3;
	pin P6 = VCCINT;
	pin P7 = VCCINT;
	pin P8 = GND;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = IOB_5_3;
	pin P17 = IOB_5_2;
	pin P18 = GND;
	pin P19 = IOB_5_1;
	pin P20 = IOB_5_0;
	pin R1 = IOB_8_24;
	pin R2 = IOB_8_25;
	pin R3 = IOB_8_16;
	pin R4 = IOB_8_17;
	pin R5 = IOB_8_22;
	pin R6 = IOB_8_23;
	pin R7 = VCCINT;
	pin R8 = VCCAUX;
	pin R9 = TDI;
	pin R10 = TDO;
	pin R11 = M2;
	pin R12 = M0;
	pin R13 = VCCAUX;
	pin R14 = VCCINT;
	pin R15 = IOB_7_23;
	pin R16 = IOB_7_22;
	pin R17 = IOB_7_17;
	pin R18 = IOB_7_16;
	pin R19 = IOB_7_25;
	pin R20 = IOB_7_24;
	pin T1 = IOB_8_18;
	pin T2 = IOB_8_19;
	pin T3 = IOB_8_12;
	pin T4 = IOB_8_13;
	pin T5 = VCCO8;
	pin T6 = IOB_8_11;
	pin T7 = IOB_2_8;
	pin T8 = TMS;
	pin T9 = TCK;
	pin T10 = PWRDWN_B;
	pin T11 = DOUT;
	pin T12 = M1;
	pin T13 = VCC_BATT;
	pin T14 = IOB_2_11;
	pin T15 = IOB_7_11;
	pin T16 = VCCO7;
	pin T17 = IOB_7_15;
	pin T18 = IOB_7_14;
	pin T19 = IOB_7_19;
	pin T20 = IOB_7_18;
	pin U1 = VCCO8;
	pin U2 = IOB_8_14;
	pin U3 = IOB_8_15;
	pin U4 = IOB_8_6;
	pin U5 = IOB_8_7;
	pin U6 = IOB_8_10;
	pin U7 = VCCO2;
	pin U8 = IOB_2_9;
	pin U9 = IOB_2_0;
	pin U10 = GND;
	pin U11 = VCCO0;
	pin U12 = IOB_2_3;
	pin U13 = IOB_2_10;
	pin U14 = VCCO2;
	pin U15 = IOB_7_10;
	pin U16 = IOB_7_7;
	pin U17 = IOB_7_6;
	pin U18 = IOB_7_13;
	pin U19 = IOB_7_12;
	pin U20 = VCCO7;
	pin V1 = IOB_8_8;
	pin V2 = IOB_8_9;
	pin V3 = IOB_8_0;
	pin V4 = IOB_8_1;
	pin V5 = IOB_2_12;
	pin V6 = IOB_2_13;
	pin V7 = GND;
	pin V8 = IOB_2_4;
	pin V9 = IOB_2_5;
	pin V10 = IOB_2_1;
	pin V11 = IOB_2_2;
	pin V12 = IOB_2_6;
	pin V13 = IOB_2_7;
	pin V14 = GND;
	pin V15 = IOB_2_14;
	pin V16 = IOB_2_15;
	pin V17 = IOB_7_1;
	pin V18 = IOB_7_0;
	pin V19 = IOB_7_9;
	pin V20 = IOB_7_8;
	pin W1 = GND;
	pin W2 = IOB_8_4;
	pin W3 = IOB_8_5;
	pin W4 = IOB_8_2;
	pin W5 = IOB_4_12;
	pin W6 = IOB_4_8;
	pin W7 = IOB_4_4;
	pin W8 = IOB_4_0;
	pin W9 = IOB_4_1;
	pin W10 = IOB_4_6;
	pin W11 = IOB_4_7;
	pin W12 = IOB_4_14;
	pin W13 = IOB_4_15;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = IOB_7_2;
	pin W18 = IOB_7_5;
	pin W19 = IOB_7_4;
	pin W20 = GND;
	pin Y1 = GND;
	pin Y2 = GND;
	pin Y3 = VCCO8;
	pin Y4 = IOB_8_3;
	pin Y5 = IOB_4_13;
	pin Y6 = IOB_4_9;
	pin Y7 = IOB_4_5;
	pin Y8 = VCCO4;
	pin Y9 = IOB_4_2;
	pin Y10 = IOB_4_3;
	pin Y11 = IOB_4_10;
	pin Y12 = IOB_4_11;
	pin Y13 = VCCO4;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_7_3;
	pin Y18 = VCCO7;
	pin Y19 = GND;
	pin Y20 = GND;
}

// xc4vlx25-ff668 xq4vlx25-ff668 xc4vlx40-ff668 xq4vlx40-ff668 xc4vlx60-ff668 xq4vlx60-ef668 xq4vlx60-ff668 xc4vsx35-ff668
bond BOND3 {
	pin A2 = GND;
	pin A3 = IOB_6_37;
	pin A4 = IOB_6_35;
	pin A5 = IOB_6_52;
	pin A6 = IOB_6_53;
	pin A7 = IOB_6_58;
	pin A8 = IOB_6_59;
	pin A9 = IOB_6_39;
	pin A10 = IOB_3_5;
	pin A11 = IOB_3_12;
	pin A12 = IOB_3_13;
	pin A13 = GND;
	pin A14 = GND;
	pin A15 = IOB_3_6;
	pin A16 = IOB_3_7;
	pin A17 = IOB_3_2;
	pin A18 = IOB_5_58;
	pin A19 = IOB_5_38;
	pin A20 = IOB_5_39;
	pin A21 = IOB_5_34;
	pin A22 = IOB_5_35;
	pin A23 = IOB_5_48;
	pin A24 = IOB_5_49;
	pin A25 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_6_36;
	pin B4 = IOB_6_34;
	pin B5 = VCCO6;
	pin B6 = IOB_6_49;
	pin B7 = IOB_6_43;
	pin B8 = VCCO6;
	pin B9 = IOB_6_38;
	pin B10 = IOB_3_4;
	pin B11 = VCCO3;
	pin B12 = IOB_3_8;
	pin B13 = IOB_3_9;
	pin B14 = IOB_3_14;
	pin B15 = IOB_3_15;
	pin B16 = VCCO3;
	pin B17 = IOB_3_3;
	pin B18 = IOB_5_59;
	pin B19 = VCCO5;
	pin B20 = IOB_5_60;
	pin B21 = IOB_5_52;
	pin B22 = VCCO5;
	pin B23 = IOB_5_44;
	pin B24 = IOB_5_45;
	pin B25 = GND;
	pin B26 = GND;
	pin C1 = IOB_6_24;
	pin C2 = IOB_6_25;
	pin C3 = GND;
	pin C4 = IOB_6_33;
	pin C5 = IOB_6_41;
	pin C6 = IOB_6_48;
	pin C7 = IOB_6_42;
	pin C8 = IOB_6_60;
	pin C9 = GND;
	pin C10 = IOB_6_62;
	pin C11 = IOB_1_5;
	pin C12 = IOB_3_0;
	pin C13 = IOB_3_1;
	pin C14 = IOB_3_10;
	pin C15 = IOB_3_11;
	pin C16 = IOB_1_2;
	pin C17 = IOB_5_63;
	pin C18 = GND;
	pin C19 = IOB_5_51;
	pin C20 = IOB_5_61;
	pin C21 = IOB_5_53;
	pin C22 = IOB_5_36;
	pin C23 = IOB_5_22;
	pin C24 = IOB_5_32;
	pin C25 = IOB_5_24;
	pin C26 = IOB_5_25;
	pin D1 = IOB_6_14;
	pin D2 = IOB_6_15;
	pin D3 = IOB_6_21;
	pin D4 = IOB_6_32;
	pin D5 = IOB_6_40;
	pin D6 = IOB_6_30;
	pin D7 = IOB_6_56;
	pin D8 = IOB_6_57;
	pin D9 = IOB_6_61;
	pin D10 = IOB_6_63;
	pin D11 = IOB_1_4;
	pin D12 = IOB_1_0;
	pin D13 = IOB_1_8;
	pin D14 = IOB_1_9;
	pin D15 = IOB_1_7;
	pin D16 = IOB_1_3;
	pin D17 = IOB_5_62;
	pin D18 = IOB_5_50;
	pin D19 = IOB_5_56;
	pin D20 = IOB_5_57;
	pin D21 = IOB_5_40;
	pin D22 = IOB_5_37;
	pin D23 = IOB_5_23;
	pin D24 = IOB_5_33;
	pin D25 = IOB_5_14;
	pin D26 = IOB_5_15;
	pin E1 = IOB_6_13;
	pin E2 = IOB_6_16;
	pin E3 = IOB_6_17;
	pin E4 = IOB_6_20;
	pin E5 = IOB_6_28;
	pin E6 = IOB_6_29;
	pin E7 = IOB_6_31;
	pin E8 = VCCO6;
	pin E9 = IOB_6_51;
	pin E10 = IOB_6_54;
	pin E11 = VCCO1;
	pin E12 = GND;
	pin E13 = IOB_1_1;
	pin E14 = IOB_1_6;
	pin E15 = GND;
	pin E16 = VCCO1;
	pin E17 = IOB_5_55;
	pin E18 = IOB_5_42;
	pin E19 = VCCO5;
	pin E20 = IOB_5_26;
	pin E21 = IOB_5_41;
	pin E22 = IOB_5_28;
	pin E23 = IOB_5_29;
	pin E24 = IOB_5_10;
	pin E25 = IOB_5_11;
	pin E26 = IOB_5_6;
	pin F1 = IOB_6_12;
	pin F2 = VCCO6;
	pin F3 = IOB_6_10;
	pin F4 = IOB_6_11;
	pin F5 = VCCO6;
	pin F6 = GND;
	pin F7 = IOB_6_27;
	pin F8 = IOB_6_45;
	pin F9 = IOB_6_50;
	pin F10 = IOB_6_55;
	pin F11 = IOB_1_12;
	pin F12 = IOB_1_13;
	pin F13 = IOB_1_14;
	pin F14 = IOB_1_15;
	pin F15 = IOB_1_10;
	pin F16 = IOB_1_11;
	pin F17 = IOB_5_54;
	pin F18 = IOB_5_43;
	pin F19 = IOB_5_30;
	pin F20 = IOB_5_27;
	pin F21 = GND;
	pin F22 = VCCO5;
	pin F23 = IOB_5_16;
	pin F24 = IOB_5_17;
	pin F25 = VCCO5;
	pin F26 = IOB_5_7;
	pin G1 = IOB_6_4;
	pin G2 = IOB_6_5;
	pin G3 = IOB_6_8;
	pin G4 = IOB_6_9;
	pin G5 = IOB_6_18;
	pin G6 = IOB_6_19;
	pin G7 = IOB_6_26;
	pin G8 = IOB_6_44;
	pin G9 = IOB_6_46;
	pin G10 = IOB_6_47;
	pin G11 = CSI_B;
	pin G12 = DIN;
	pin G13 = DXN;
	pin G14 = CCLK;
	pin G15 = INIT_B;
	pin G16 = HSWAP_EN;
	pin G17 = IOB_5_46;
	pin G18 = IOB_5_47;
	pin G19 = IOB_5_31;
	pin G20 = IOB_5_20;
	pin G21 = IOB_5_18;
	pin G22 = IOB_5_19;
	pin G23 = IOB_5_8;
	pin G24 = IOB_5_9;
	pin G25 = IOB_5_2;
	pin G26 = IOB_5_3;
	pin H1 = IOB_6_0;
	pin H2 = IOB_6_1;
	pin H3 = IOB_6_2;
	pin H4 = IOB_6_3;
	pin H5 = IOB_6_6;
	pin H6 = IOB_6_7;
	pin H7 = IOB_6_22;
	pin H8 = IOB_6_23;
	pin H9 = VCCO6;
	pin H10 = VCCO6;
	pin H11 = VCCAUX;
	pin H12 = RDWR_B;
	pin H13 = DXP;
	pin H14 = DONE;
	pin H15 = PROG_B;
	pin H16 = VCCAUX;
	pin H17 = VCCAUX;
	pin H18 = VCCO5;
	pin H19 = VCCO5;
	pin H20 = IOB_5_21;
	pin H21 = IOB_5_12;
	pin H22 = IOB_5_13;
	pin H23 = IOB_5_4;
	pin H24 = IOB_5_5;
	pin H25 = IOB_5_0;
	pin H26 = IOB_5_1;
	pin J1 = IOB_10_56;
	pin J2 = IOB_10_57;
	pin J3 = GND;
	pin J4 = IOB_10_60;
	pin J5 = IOB_10_61;
	pin J6 = IOB_10_62;
	pin J7 = IOB_10_63;
	pin J8 = VCCO6;
	pin J10 = VCCINT;
	pin J11 = VCCINT;
	pin J12 = VCCAUX;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = VCCO0;
	pin J16 = VCCINT;
	pin J17 = VCCINT;
	pin J19 = VCCO5;
	pin J20 = IOB_9_62;
	pin J21 = IOB_9_63;
	pin J22 = IOB_9_60;
	pin J23 = IOB_9_61;
	pin J24 = GND;
	pin J25 = IOB_9_56;
	pin J26 = IOB_9_57;
	pin K1 = IOB_10_44;
	pin K2 = IOB_10_50;
	pin K3 = IOB_10_51;
	pin K4 = IOB_10_52;
	pin K5 = IOB_10_53;
	pin K6 = IOB_10_58;
	pin K7 = IOB_10_59;
	pin K8 = VCCO10;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCO9;
	pin K20 = IOB_9_54;
	pin K21 = IOB_9_58;
	pin K22 = IOB_9_59;
	pin K23 = IOB_9_50;
	pin K24 = IOB_9_51;
	pin K25 = IOB_9_48;
	pin K26 = IOB_9_49;
	pin L1 = IOB_10_45;
	pin L2 = VCCO10;
	pin L3 = IOB_10_48;
	pin L4 = IOB_10_49;
	pin L5 = VCCO10;
	pin L6 = IOB_10_54;
	pin L7 = IOB_10_55;
	pin L8 = IOB_10_46;
	pin L9 = VCCINT;
	pin L10 = VCCINT;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = IOB_9_55;
	pin L20 = IOB_9_52;
	pin L21 = IOB_9_53;
	pin L22 = VCCO9;
	pin L23 = IOB_9_44;
	pin L24 = IOB_9_45;
	pin L25 = VCCO9;
	pin L26 = IOB_9_41;
	pin M1 = IOB_10_42;
	pin M2 = IOB_10_43;
	pin M3 = IOB_10_40;
	pin M4 = IOB_10_41;
	pin M5 = IOB_10_38;
	pin M6 = IOB_10_39;
	pin M7 = IOB_10_30;
	pin M8 = IOB_10_47;
	pin M9 = VCCAUX;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO9;
	pin M19 = IOB_9_47;
	pin M20 = IOB_9_38;
	pin M21 = IOB_9_39;
	pin M22 = IOB_9_36;
	pin M23 = IOB_9_37;
	pin M24 = IOB_9_42;
	pin M25 = IOB_9_43;
	pin M26 = IOB_9_40;
	pin N1 = VCCO10;
	pin N2 = IOB_10_36;
	pin N3 = IOB_10_37;
	pin N4 = IOB_10_34;
	pin N5 = IOB_10_35;
	pin N6 = GND;
	pin N7 = IOB_10_31;
	pin N8 = IOB_10_26;
	pin N9 = VCCAUX;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCAUX;
	pin N19 = IOB_9_46;
	pin N20 = IOB_9_30;
	pin N21 = IOB_9_31;
	pin N22 = IOB_9_32;
	pin N23 = IOB_9_33;
	pin N24 = IOB_9_34;
	pin N25 = IOB_9_35;
	pin N26 = GND;
	pin P1 = GND;
	pin P2 = IOB_10_32;
	pin P3 = IOB_10_33;
	pin P4 = IOB_10_28;
	pin P5 = IOB_10_29;
	pin P6 = IOB_10_22;
	pin P7 = IOB_10_23;
	pin P8 = IOB_10_27;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCAUX;
	pin P19 = IOB_9_22;
	pin P20 = IOB_9_23;
	pin P21 = GND;
	pin P22 = IOB_9_26;
	pin P23 = IOB_9_27;
	pin P24 = IOB_9_28;
	pin P25 = IOB_9_29;
	pin P26 = VCCO9;
	pin R1 = IOB_10_20;
	pin R2 = IOB_10_21;
	pin R3 = IOB_10_24;
	pin R4 = IOB_10_25;
	pin R5 = IOB_10_18;
	pin R6 = IOB_10_19;
	pin R7 = IOB_10_14;
	pin R8 = IOB_10_15;
	pin R9 = VCCO10;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCAUX;
	pin R19 = IOB_9_14;
	pin R20 = IOB_9_15;
	pin R21 = IOB_9_18;
	pin R22 = IOB_9_19;
	pin R23 = IOB_9_20;
	pin R24 = IOB_9_21;
	pin R25 = IOB_9_24;
	pin R26 = IOB_9_25;
	pin T1 = IOB_10_16;
	pin T2 = VCCO10;
	pin T3 = IOB_10_12;
	pin T4 = IOB_10_13;
	pin T5 = VCCO10;
	pin T6 = IOB_10_10;
	pin T7 = IOB_10_11;
	pin T8 = IOB_10_3;
	pin T9 = VCCINT;
	pin T10 = VCCINT;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = IOB_9_2;
	pin T20 = IOB_9_4;
	pin T21 = IOB_9_5;
	pin T22 = VCCO9;
	pin T23 = IOB_9_16;
	pin T24 = IOB_9_17;
	pin T25 = VCCO9;
	pin T26 = IOB_9_13;
	pin U1 = IOB_10_17;
	pin U2 = IOB_10_8;
	pin U3 = IOB_10_9;
	pin U4 = IOB_10_6;
	pin U5 = IOB_10_0;
	pin U6 = IOB_10_1;
	pin U7 = IOB_10_2;
	pin U8 = VCCO10;
	pin U9 = VCCINT;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = VCCO9;
	pin U20 = IOB_9_3;
	pin U21 = IOB_9_6;
	pin U22 = IOB_9_7;
	pin U23 = IOB_9_11;
	pin U24 = IOB_9_8;
	pin U25 = IOB_9_9;
	pin U26 = IOB_9_12;
	pin V1 = IOB_10_4;
	pin V2 = IOB_10_5;
	pin V3 = GND;
	pin V4 = IOB_10_7;
	pin V5 = IOB_8_60;
	pin V6 = IOB_8_61;
	pin V7 = IOB_8_58;
	pin V8 = VCCO8;
	pin V10 = VCCINT;
	pin V11 = VCCINT;
	pin V12 = VCCO0;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = VCCAUX;
	pin V16 = VCCINT;
	pin V17 = VCCINT;
	pin V19 = VCCO7;
	pin V20 = IOB_7_54;
	pin V21 = IOB_7_63;
	pin V22 = IOB_7_62;
	pin V23 = IOB_9_10;
	pin V24 = GND;
	pin V25 = IOB_9_0;
	pin V26 = IOB_9_1;
	pin W1 = IOB_8_62;
	pin W2 = IOB_8_63;
	pin W3 = IOB_8_56;
	pin W4 = IOB_8_57;
	pin W5 = IOB_8_54;
	pin W6 = IOB_8_55;
	pin W7 = IOB_8_59;
	pin W8 = VCCO8;
	pin W9 = VCCO8;
	pin W10 = VCCAUX;
	pin W11 = VCCAUX;
	pin W12 = TCK;
	pin W13 = PWRDWN_B;
	pin W14 = M2;
	pin W15 = M0;
	pin W16 = VCCAUX;
	pin W17 = VCCO7;
	pin W18 = VCCO7;
	pin W19 = IOB_7_28;
	pin W20 = IOB_7_55;
	pin W21 = IOB_7_59;
	pin W22 = IOB_7_58;
	pin W23 = IOB_7_57;
	pin W24 = IOB_7_56;
	pin W25 = IOB_7_61;
	pin W26 = IOB_7_60;
	pin Y1 = IOB_8_52;
	pin Y2 = IOB_8_53;
	pin Y3 = IOB_8_48;
	pin Y4 = IOB_8_49;
	pin Y5 = IOB_8_46;
	pin Y6 = IOB_8_47;
	pin Y7 = IOB_8_24;
	pin Y8 = IOB_8_12;
	pin Y9 = IOB_8_22;
	pin Y10 = IOB_8_11;
	pin Y11 = TMS;
	pin Y12 = TDI;
	pin Y13 = TDO;
	pin Y14 = DOUT;
	pin Y15 = M1;
	pin Y16 = VCC_BATT;
	pin Y17 = IOB_7_11;
	pin Y18 = IOB_7_22;
	pin Y19 = IOB_7_29;
	pin Y20 = IOB_7_25;
	pin Y21 = IOB_7_24;
	pin Y22 = IOB_7_41;
	pin Y23 = IOB_7_40;
	pin Y24 = IOB_7_48;
	pin Y25 = IOB_7_53;
	pin Y26 = IOB_7_52;
	pin AA1 = IOB_8_44;
	pin AA2 = VCCO8;
	pin AA3 = IOB_8_50;
	pin AA4 = IOB_8_51;
	pin AA5 = VCCO8;
	pin AA6 = GND;
	pin AA7 = IOB_8_25;
	pin AA8 = IOB_8_13;
	pin AA9 = IOB_8_23;
	pin AA10 = IOB_8_10;
	pin AA11 = IOB_2_4;
	pin AA12 = IOB_2_5;
	pin AA13 = IOB_2_8;
	pin AA14 = IOB_2_15;
	pin AA15 = IOB_2_10;
	pin AA16 = IOB_2_11;
	pin AA17 = IOB_7_10;
	pin AA18 = IOB_7_23;
	pin AA19 = IOB_7_13;
	pin AA20 = IOB_7_12;
	pin AA21 = GND;
	pin AA22 = VCCO7;
	pin AA23 = IOB_7_36;
	pin AA24 = IOB_7_49;
	pin AA25 = VCCO7;
	pin AA26 = IOB_7_44;
	pin AB1 = IOB_8_45;
	pin AB2 = IOB_8_40;
	pin AB3 = IOB_8_41;
	pin AB4 = IOB_8_42;
	pin AB5 = IOB_8_38;
	pin AB6 = IOB_8_16;
	pin AB7 = IOB_8_8;
	pin AB8 = VCCO8;
	pin AB9 = IOB_8_6;
	pin AB10 = IOB_4_12;
	pin AB11 = VCCO2;
	pin AB12 = GND;
	pin AB13 = IOB_2_9;
	pin AB14 = IOB_2_14;
	pin AB15 = GND;
	pin AB16 = VCCO2;
	pin AB17 = IOB_4_11;
	pin AB18 = IOB_7_6;
	pin AB19 = VCCO7;
	pin AB20 = IOB_7_9;
	pin AB21 = IOB_7_16;
	pin AB22 = IOB_7_38;
	pin AB23 = IOB_7_37;
	pin AB24 = IOB_7_51;
	pin AB25 = IOB_7_50;
	pin AB26 = IOB_7_45;
	pin AC1 = IOB_8_36;
	pin AC2 = IOB_8_37;
	pin AC3 = IOB_8_28;
	pin AC4 = IOB_8_43;
	pin AC5 = IOB_8_39;
	pin AC6 = IOB_8_17;
	pin AC7 = IOB_8_9;
	pin AC8 = IOB_8_0;
	pin AC9 = IOB_8_7;
	pin AC10 = IOB_4_13;
	pin AC11 = IOB_2_12;
	pin AC12 = IOB_2_13;
	pin AC13 = IOB_2_1;
	pin AC14 = IOB_2_7;
	pin AC15 = IOB_2_2;
	pin AC16 = IOB_2_3;
	pin AC17 = IOB_4_10;
	pin AC18 = IOB_7_7;
	pin AC19 = IOB_7_14;
	pin AC20 = IOB_7_8;
	pin AC21 = IOB_7_17;
	pin AC22 = IOB_7_39;
	pin AC23 = IOB_7_33;
	pin AC24 = IOB_7_32;
	pin AC25 = IOB_7_47;
	pin AC26 = IOB_7_46;
	pin AD1 = IOB_8_32;
	pin AD2 = IOB_8_33;
	pin AD3 = IOB_8_29;
	pin AD4 = IOB_8_20;
	pin AD5 = IOB_8_21;
	pin AD6 = IOB_8_4;
	pin AD7 = IOB_8_18;
	pin AD8 = IOB_8_1;
	pin AD9 = GND;
	pin AD10 = IOB_4_4;
	pin AD11 = IOB_4_0;
	pin AD12 = IOB_4_1;
	pin AD13 = IOB_2_0;
	pin AD14 = IOB_2_6;
	pin AD15 = VCCO4;
	pin AD16 = IOB_4_2;
	pin AD17 = IOB_4_3;
	pin AD18 = GND;
	pin AD19 = IOB_7_15;
	pin AD20 = IOB_7_18;
	pin AD21 = IOB_7_0;
	pin AD22 = IOB_7_35;
	pin AD23 = IOB_7_34;
	pin AD24 = GND;
	pin AD25 = IOB_7_43;
	pin AD26 = IOB_7_42;
	pin AE1 = GND;
	pin AE2 = GND;
	pin AE3 = IOB_8_34;
	pin AE4 = IOB_8_30;
	pin AE5 = VCCO8;
	pin AE6 = IOB_8_5;
	pin AE7 = IOB_8_19;
	pin AE8 = VCCO8;
	pin AE9 = IOB_8_2;
	pin AE10 = IOB_4_5;
	pin AE11 = VCCO4;
	pin AE12 = IOB_4_14;
	pin AE13 = IOB_4_6;
	pin AE14 = IOB_4_7;
	pin AE15 = SYSMON0_VREFN;
	pin AE16 = SYSMON0_VREFP;
	pin AE17 = SYSMON0_AVSS;
	pin AE18 = IOB_7_2;
	pin AE19 = VCCO7;
	pin AE20 = IOB_7_19;
	pin AE21 = IOB_7_1;
	pin AE22 = VCCO7;
	pin AE23 = IOB_7_26;
	pin AE24 = IOB_7_20;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_8_35;
	pin AF4 = IOB_8_31;
	pin AF5 = IOB_8_26;
	pin AF6 = IOB_8_27;
	pin AF7 = IOB_8_14;
	pin AF8 = IOB_8_15;
	pin AF9 = IOB_8_3;
	pin AF10 = IOB_4_8;
	pin AF11 = IOB_4_9;
	pin AF12 = IOB_4_15;
	pin AF13 = GND;
	pin AF14 = GND;
	pin AF15 = SYSMON0_VN;
	pin AF16 = SYSMON0_VP;
	pin AF17 = SYSMON0_AVDD;
	pin AF18 = IOB_7_3;
	pin AF19 = IOB_7_31;
	pin AF20 = IOB_7_30;
	pin AF21 = IOB_7_5;
	pin AF22 = IOB_7_4;
	pin AF23 = IOB_7_27;
	pin AF24 = IOB_7_21;
	pin AF25 = GND;
}

// xc4vlx25-ff676
bond BOND4 {
	pin A1 = GND;
	pin A2 = IOB_6_21;
	pin A3 = IOB_6_34;
	pin A4 = IOB_6_35;
	pin A5 = IOB_6_39;
	pin A6 = VCCO6;
	pin A7 = IOB_6_45;
	pin A8 = IOB_6_50;
	pin A9 = IOB_6_51;
	pin A10 = IOB_6_52;
	pin A11 = GND;
	pin A12 = IOB_3_0;
	pin A13 = IOB_3_1;
	pin A14 = IOB_3_15;
	pin A15 = IOB_5_62;
	pin A16 = VCCO5;
	pin A17 = IOB_5_54;
	pin A18 = IOB_5_51;
	pin A19 = IOB_5_50;
	pin A20 = IOB_5_42;
	pin A21 = GND;
	pin A22 = IOB_5_29;
	pin A23 = IOB_5_28;
	pin A24 = IOB_5_15;
	pin A25 = IOB_5_11;
	pin A26 = VCCO5;
	pin B1 = IOB_6_20;
	pin B2 = IOB_6_11;
	pin B3 = VCCO6;
	pin B4 = IOB_6_29;
	pin B5 = IOB_6_38;
	pin B6 = IOB_6_42;
	pin B7 = IOB_6_44;
	pin B8 = GND;
	pin B9 = IOB_6_48;
	pin B10 = IOB_6_53;
	pin B11 = IOB_6_54;
	pin B12 = IOB_3_5;
	pin B13 = VCCO3;
	pin B14 = IOB_3_14;
	pin B15 = IOB_5_63;
	pin B16 = IOB_5_60;
	pin B17 = IOB_5_55;
	pin B18 = GND;
	pin B19 = IOB_5_43;
	pin B20 = IOB_5_39;
	pin B21 = IOB_5_38;
	pin B22 = IOB_5_27;
	pin B23 = VCCO5;
	pin B24 = IOB_5_14;
	pin B25 = IOB_5_10;
	pin B26 = IOB_5_7;
	pin C1 = IOB_6_10;
	pin C2 = IOB_6_16;
	pin C3 = IOB_6_17;
	pin C4 = IOB_6_28;
	pin C5 = GND;
	pin C6 = IOB_6_33;
	pin C7 = IOB_6_43;
	pin C8 = IOB_6_46;
	pin C9 = IOB_6_49;
	pin C10 = VCCO6;
	pin C11 = IOB_6_55;
	pin C12 = IOB_3_4;
	pin C13 = IOB_3_13;
	pin C14 = IOB_3_10;
	pin C15 = GND;
	pin C16 = IOB_5_61;
	pin C17 = IOB_5_58;
	pin C18 = IOB_5_49;
	pin C19 = IOB_5_48;
	pin C20 = VCCO5;
	pin C21 = IOB_5_36;
	pin C22 = IOB_5_26;
	pin C23 = IOB_5_17;
	pin C24 = IOB_5_13;
	pin C25 = GND;
	pin C26 = IOB_5_6;
	pin D1 = IOB_10_63;
	pin D2 = GND;
	pin D3 = IOB_6_14;
	pin D4 = IOB_6_15;
	pin D5 = IOB_6_22;
	pin D6 = IOB_6_32;
	pin D7 = VCCO6;
	pin D8 = IOB_6_37;
	pin D9 = IOB_6_47;
	pin D10 = IOB_6_58;
	pin D11 = IOB_6_59;
	pin D12 = GND;
	pin D13 = IOB_3_12;
	pin D14 = IOB_3_11;
	pin D15 = IOB_3_6;
	pin D16 = IOB_5_59;
	pin D17 = VCCO5;
	pin D18 = IOB_5_47;
	pin D19 = IOB_5_46;
	pin D20 = IOB_5_37;
	pin D21 = IOB_5_35;
	pin D22 = GND;
	pin D23 = IOB_5_16;
	pin D24 = IOB_5_12;
	pin D25 = IOB_5_5;
	pin D26 = IOB_5_4;
	pin E1 = IOB_10_62;
	pin E2 = IOB_10_53;
	pin E3 = IOB_6_7;
	pin E4 = VCCO6;
	pin E5 = IOB_6_23;
	pin E6 = IOB_6_27;
	pin E7 = IOB_6_30;
	pin E8 = IOB_6_36;
	pin E9 = GND;
	pin E10 = IOB_6_60;
	pin E11 = IOB_6_61;
	pin E12 = DXP;
	pin E13 = IOB_3_9;
	pin E14 = VCCO3;
	pin E15 = IOB_3_7;
	pin E16 = VCCINT;
	pin E17 = IOB_5_53;
	pin E18 = IOB_5_44;
	pin E19 = GND;
	pin E20 = IOB_5_33;
	pin E21 = IOB_5_34;
	pin E22 = IOB_5_21;
	pin E23 = IOB_5_19;
	pin E24 = VCCO5;
	pin E25 = IOB_5_3;
	pin E26 = IOB_5_2;
	pin F1 = VCCO10;
	pin F2 = IOB_10_52;
	pin F3 = IOB_6_6;
	pin F4 = IOB_6_12;
	pin F5 = IOB_6_13;
	pin F6 = GND;
	pin F7 = IOB_6_26;
	pin F8 = IOB_6_31;
	pin F9 = VCCINT;
	pin F10 = IOB_6_62;
	pin F11 = VCCO6;
	pin F12 = DXN;
	pin F13 = IOB_3_8;
	pin F14 = IOB_3_2;
	pin F15 = IOB_3_3;
	pin F16 = GND;
	pin F17 = IOB_5_52;
	pin F18 = IOB_5_45;
	pin F19 = VCCAUX;
	pin F20 = IOB_5_32;
	pin F21 = VCCO5;
	pin F22 = IOB_5_20;
	pin F23 = IOB_5_18;
	pin F24 = IOB_5_1;
	pin F25 = IOB_5_0;
	pin F26 = GND;
	pin G1 = IOB_10_58;
	pin G2 = IOB_10_59;
	pin G3 = GND;
	pin G4 = IOB_6_3;
	pin G5 = IOB_6_4;
	pin G6 = IOB_6_18;
	pin G7 = IOB_6_19;
	pin G8 = VCCO6;
	pin G9 = IOB_6_57;
	pin G10 = VCCINT;
	pin G11 = IOB_6_63;
	pin G12 = VCCAUX;
	pin G13 = GND;
	pin G14 = IOB_1_6;
	pin G15 = IOB_1_7;
	pin G16 = IOB_1_2;
	pin G17 = IOB_5_56;
	pin G18 = VCCO5;
	pin G19 = IOB_5_31;
	pin G20 = IOB_5_30;
	pin G21 = IOB_5_9;
	pin G22 = IOB_5_8;
	pin G23 = GND;
	pin G24 = IOB_9_59;
	pin G25 = IOB_9_58;
	pin G26 = IOB_9_47;
	pin H1 = IOB_10_54;
	pin H2 = IOB_10_55;
	pin H3 = IOB_10_61;
	pin H4 = IOB_6_2;
	pin H5 = VCCO6;
	pin H6 = IOB_6_5;
	pin H7 = VCCAUX;
	pin H8 = IOB_6_40;
	pin H9 = IOB_6_56;
	pin H10 = GND;
	pin H11 = IOB_1_4;
	pin H12 = IOB_1_5;
	pin H13 = IOB_1_12;
	pin H14 = IOB_1_14;
	pin H15 = VCCO1;
	pin H16 = IOB_1_3;
	pin H17 = IOB_5_57;
	pin H18 = IOB_5_41;
	pin H19 = VCCINT;
	pin H20 = GND;
	pin H21 = VCCAUX;
	pin H22 = IOB_9_61;
	pin H23 = IOB_9_60;
	pin H24 = IOB_9_52;
	pin H25 = VCCO9;
	pin H26 = IOB_9_46;
	pin J1 = IOB_10_47;
	pin J2 = VCCO10;
	pin J3 = IOB_10_60;
	pin J4 = VCCAUX;
	pin J5 = IOB_6_0;
	pin J6 = IOB_6_1;
	pin J7 = GND;
	pin J8 = IOB_6_25;
	pin J9 = IOB_6_41;
	pin J10 = VCCINT;
	pin J11 = IOB_1_1;
	pin J12 = VCCO1;
	pin J13 = IOB_1_13;
	pin J14 = IOB_1_15;
	pin J15 = IOB_1_10;
	pin J16 = IOB_1_11;
	pin J17 = GND;
	pin J18 = VCCINT;
	pin J19 = IOB_5_40;
	pin J20 = IOB_5_25;
	pin J21 = IOB_9_63;
	pin J22 = VCCO9;
	pin J23 = IOB_9_55;
	pin J24 = IOB_9_53;
	pin J25 = IOB_9_49;
	pin J26 = IOB_9_48;
	pin K1 = IOB_10_46;
	pin K2 = IOB_10_48;
	pin K3 = IOB_10_49;
	pin K4 = GND;
	pin K5 = IOB_10_51;
	pin K6 = IOB_10_57;
	pin K7 = VCCINT;
	pin K8 = IOB_6_24;
	pin K9 = VCCO6;
	pin K10 = IOB_6_9;
	pin K11 = IOB_1_0;
	pin K12 = IOB_1_8;
	pin K13 = IOB_1_9;
	pin K14 = GND;
	pin K15 = INIT_B;
	pin K16 = HSWAP_EN;
	pin K17 = PROG_B;
	pin K18 = IOB_5_23;
	pin K19 = VCCO5;
	pin K20 = IOB_5_24;
	pin K21 = IOB_9_62;
	pin K22 = IOB_9_54;
	pin K23 = IOB_9_51;
	pin K24 = GND;
	pin K25 = IOB_9_43;
	pin K26 = IOB_9_42;
	pin L1 = GND;
	pin L2 = IOB_10_39;
	pin L3 = IOB_10_44;
	pin L4 = IOB_10_45;
	pin L5 = IOB_10_50;
	pin L6 = VCCO10;
	pin L7 = IOB_10_56;
	pin L8 = VCCINT;
	pin L9 = IOB_6_8;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = DIN;
	pin L14 = VCCINT;
	pin L15 = DONE;
	pin L16 = VCCO0;
	pin L17 = VCC_BATT;
	pin L18 = VCCINT;
	pin L19 = IOB_5_22;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCAUX;
	pin L23 = IOB_9_50;
	pin L24 = IOB_9_41;
	pin L25 = VCCO9;
	pin L26 = IOB_9_35;
	pin M1 = IOB_10_38;
	pin M2 = IOB_10_35;
	pin M3 = VCCO10;
	pin M4 = IOB_10_42;
	pin M5 = IOB_10_43;
	pin M6 = IOB_10_40;
	pin M7 = IOB_10_41;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = CSI_B;
	pin M13 = VCCO0;
	pin M14 = CCLK;
	pin M15 = VCCINT;
	pin M16 = M2;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = IOB_9_57;
	pin M21 = IOB_9_56;
	pin M22 = IOB_9_45;
	pin M23 = VCCO9;
	pin M24 = IOB_9_40;
	pin M25 = IOB_9_34;
	pin M26 = IOB_9_37;
	pin N1 = IOB_10_34;
	pin N2 = IOB_10_36;
	pin N3 = IOB_10_37;
	pin N4 = IOB_10_29;
	pin N5 = GND;
	pin N6 = IOB_10_32;
	pin N7 = IOB_10_33;
	pin N8 = VCCINT;
	pin N9 = GND;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = VCCAUX;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = VCCAUX;
	pin N19 = GND;
	pin N20 = VCCO9;
	pin N21 = IOB_9_44;
	pin N22 = IOB_9_39;
	pin N23 = IOB_9_38;
	pin N24 = IOB_9_31;
	pin N25 = GND;
	pin N26 = IOB_9_36;
	pin P1 = IOB_10_26;
	pin P2 = GND;
	pin P3 = IOB_10_30;
	pin P4 = IOB_10_28;
	pin P5 = IOB_10_24;
	pin P6 = IOB_10_25;
	pin P7 = VCCO10;
	pin P8 = GND;
	pin P9 = VCCAUX;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = M0;
	pin P15 = VCCAUX;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = IOB_9_33;
	pin P21 = IOB_9_32;
	pin P22 = GND;
	pin P23 = IOB_9_30;
	pin P24 = IOB_9_29;
	pin P25 = IOB_9_28;
	pin P26 = IOB_9_26;
	pin R1 = IOB_10_27;
	pin R2 = IOB_10_31;
	pin R3 = IOB_10_22;
	pin R4 = VCCO10;
	pin R5 = IOB_10_18;
	pin R6 = IOB_10_8;
	pin R7 = IOB_10_9;
	pin R8 = VCCINT;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = RDWR_B;
	pin R12 = VCCINT;
	pin R13 = TDO;
	pin R14 = VCCO0;
	pin R15 = M1;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = IOB_9_25;
	pin R21 = IOB_9_24;
	pin R22 = IOB_9_23;
	pin R23 = IOB_9_22;
	pin R24 = VCCO9;
	pin R25 = IOB_9_20;
	pin R26 = IOB_9_27;
	pin T1 = VCCO10;
	pin T2 = IOB_10_23;
	pin T3 = IOB_10_20;
	pin T4 = IOB_10_19;
	pin T5 = VCCAUX;
	pin T6 = GND;
	pin T7 = VCCINT;
	pin T8 = IOB_8_40;
	pin T9 = VCCINT;
	pin T10 = TMS;
	pin T11 = VCCO0;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = DOUT;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = IOB_7_57;
	pin T19 = IOB_7_56;
	pin T20 = IOB_9_8;
	pin T21 = VCCO9;
	pin T22 = IOB_9_16;
	pin T23 = IOB_9_19;
	pin T24 = IOB_9_18;
	pin T25 = IOB_9_21;
	pin T26 = GND;
	pin U1 = IOB_10_16;
	pin U2 = IOB_10_17;
	pin U3 = GND;
	pin U4 = IOB_10_21;
	pin U5 = IOB_10_10;
	pin U6 = IOB_10_11;
	pin U7 = IOB_8_56;
	pin U8 = VCCO8;
	pin U9 = IOB_8_41;
	pin U10 = TCK;
	pin U11 = TDI;
	pin U12 = PWRDWN_B;
	pin U13 = GND;
	pin U14 = IOB_2_6;
	pin U15 = IOB_2_7;
	pin U16 = IOB_2_15;
	pin U17 = IOB_7_8;
	pin U18 = VCCO7;
	pin U19 = IOB_7_40;
	pin U20 = VCCINT;
	pin U21 = IOB_9_9;
	pin U22 = IOB_9_17;
	pin U23 = GND;
	pin U24 = IOB_9_15;
	pin U25 = IOB_9_14;
	pin U26 = IOB_9_12;
	pin V1 = IOB_10_14;
	pin V2 = IOB_10_15;
	pin V3 = IOB_10_6;
	pin V4 = IOB_10_4;
	pin V5 = VCCO10;
	pin V6 = IOB_10_1;
	pin V7 = IOB_8_57;
	pin V8 = IOB_8_24;
	pin V9 = VCCINT;
	pin V10 = GND;
	pin V11 = IOB_2_8;
	pin V12 = IOB_2_9;
	pin V13 = IOB_2_0;
	pin V14 = IOB_2_3;
	pin V15 = VCCO2;
	pin V16 = IOB_2_14;
	pin V17 = IOB_7_9;
	pin V18 = IOB_7_24;
	pin V19 = IOB_7_41;
	pin V20 = GND;
	pin V21 = IOB_7_63;
	pin V22 = IOB_7_62;
	pin V23 = VCCAUX;
	pin V24 = IOB_9_10;
	pin V25 = VCCO9;
	pin V26 = IOB_9_13;
	pin W1 = IOB_10_12;
	pin W2 = VCCO10;
	pin W3 = IOB_10_7;
	pin W4 = IOB_10_5;
	pin W5 = IOB_10_0;
	pin W6 = VCCAUX;
	pin W7 = GND;
	pin W8 = VCCINT;
	pin W9 = IOB_8_25;
	pin W10 = IOB_8_9;
	pin W11 = IOB_2_12;
	pin W12 = VCCO2;
	pin W13 = IOB_2_1;
	pin W14 = IOB_2_2;
	pin W15 = IOB_2_10;
	pin W16 = IOB_2_11;
	pin W17 = GND;
	pin W18 = IOB_7_25;
	pin W19 = IOB_7_39;
	pin W20 = VCCAUX;
	pin W21 = IOB_7_54;
	pin W22 = VCCO7;
	pin W23 = IOB_7_60;
	pin W24 = IOB_9_11;
	pin W25 = IOB_9_7;
	pin W26 = IOB_9_6;
	pin Y1 = IOB_10_13;
	pin Y2 = IOB_10_2;
	pin Y3 = IOB_10_3;
	pin Y4 = GND;
	pin Y5 = IOB_8_54;
	pin Y6 = IOB_8_53;
	pin Y7 = IOB_8_34;
	pin Y8 = IOB_8_35;
	pin Y9 = VCCO8;
	pin Y10 = IOB_8_8;
	pin Y11 = IOB_2_13;
	pin Y12 = IOB_2_4;
	pin Y13 = IOB_2_5;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = IOB_7_11;
	pin Y17 = IOB_7_10;
	pin Y18 = IOB_7_27;
	pin Y19 = VCCO7;
	pin Y20 = IOB_7_38;
	pin Y21 = IOB_7_37;
	pin Y22 = IOB_7_55;
	pin Y23 = IOB_7_61;
	pin Y24 = GND;
	pin Y25 = IOB_9_5;
	pin Y26 = IOB_9_4;
	pin AA1 = GND;
	pin AA2 = IOB_8_62;
	pin AA3 = IOB_8_60;
	pin AA4 = IOB_8_55;
	pin AA5 = IOB_8_52;
	pin AA6 = VCCO8;
	pin AA7 = IOB_8_26;
	pin AA8 = VCCAUX;
	pin AA9 = IOB_8_18;
	pin AA10 = IOB_8_7;
	pin AA11 = GND;
	pin AA12 = IOB_4_12;
	pin AA13 = IOB_4_14;
	pin AA14 = IOB_4_15;
	pin AA15 = IOB_7_19;
	pin AA16 = VCCO7;
	pin AA17 = IOB_7_14;
	pin AA18 = IOB_7_6;
	pin AA19 = IOB_7_26;
	pin AA20 = IOB_7_29;
	pin AA21 = GND;
	pin AA22 = IOB_7_36;
	pin AA23 = IOB_7_59;
	pin AA24 = IOB_7_58;
	pin AA25 = IOB_9_2;
	pin AA26 = VCCO9;
	pin AB1 = IOB_8_63;
	pin AB2 = IOB_8_61;
	pin AB3 = VCCO8;
	pin AB4 = IOB_8_51;
	pin AB5 = IOB_8_45;
	pin AB6 = IOB_8_30;
	pin AB7 = IOB_8_27;
	pin AB8 = GND;
	pin AB9 = IOB_8_19;
	pin AB10 = IOB_8_6;
	pin AB11 = VCCINT;
	pin AB12 = IOB_4_13;
	pin AB13 = VCCO4;
	pin AB14 = IOB_4_11;
	pin AB15 = IOB_7_18;
	pin AB16 = IOB_7_15;
	pin AB17 = IOB_7_7;
	pin AB18 = GND;
	pin AB19 = IOB_7_16;
	pin AB20 = IOB_7_33;
	pin AB21 = IOB_7_28;
	pin AB22 = IOB_7_42;
	pin AB23 = VCCO7;
	pin AB24 = IOB_7_48;
	pin AB25 = IOB_9_3;
	pin AB26 = IOB_9_0;
	pin AC1 = IOB_8_58;
	pin AC2 = IOB_8_59;
	pin AC3 = IOB_8_50;
	pin AC4 = IOB_8_44;
	pin AC5 = GND;
	pin AC6 = IOB_8_31;
	pin AC7 = IOB_8_22;
	pin AC8 = IOB_8_23;
	pin AC9 = IOB_8_17;
	pin AC10 = VCCO8;
	pin AC11 = IOB_8_1;
	pin AC12 = IOB_4_8;
	pin AC13 = IOB_4_9;
	pin AC14 = IOB_4_10;
	pin AC15 = GND;
	pin AC16 = IOB_7_3;
	pin AC17 = IOB_7_1;
	pin AC18 = IOB_7_0;
	pin AC19 = IOB_7_17;
	pin AC20 = VCCO7;
	pin AC21 = IOB_7_32;
	pin AC22 = IOB_7_43;
	pin AC23 = IOB_7_47;
	pin AC24 = IOB_7_49;
	pin AC25 = GND;
	pin AC26 = IOB_9_1;
	pin AD1 = IOB_8_48;
	pin AD2 = GND;
	pin AD3 = IOB_8_43;
	pin AD4 = IOB_8_36;
	pin AD5 = IOB_8_37;
	pin AD6 = IOB_8_28;
	pin AD7 = VCCO8;
	pin AD8 = IOB_8_16;
	pin AD9 = IOB_8_12;
	pin AD10 = IOB_8_13;
	pin AD11 = IOB_8_0;
	pin AD12 = GND;
	pin AD13 = IOB_4_5;
	pin AD14 = IOB_4_6;
	pin AD15 = IOB_4_7;
	pin AD16 = IOB_7_2;
	pin AD17 = VCCO7;
	pin AD18 = IOB_7_5;
	pin AD19 = IOB_7_4;
	pin AD20 = IOB_7_21;
	pin AD21 = IOB_7_20;
	pin AD22 = GND;
	pin AD23 = IOB_7_34;
	pin AD24 = IOB_7_46;
	pin AD25 = IOB_7_52;
	pin AD26 = IOB_7_50;
	pin AE1 = IOB_8_49;
	pin AE2 = IOB_8_42;
	pin AE3 = IOB_8_39;
	pin AE4 = VCCO8;
	pin AE5 = IOB_8_32;
	pin AE6 = IOB_8_29;
	pin AE7 = IOB_8_20;
	pin AE8 = IOB_8_14;
	pin AE9 = GND;
	pin AE10 = IOB_8_11;
	pin AE11 = IOB_8_5;
	pin AE12 = IOB_8_3;
	pin AE13 = IOB_4_4;
	pin AE14 = VCCO4;
	pin AE15 = IOB_4_3;
	pin AE16 = SYSMON0_AVDD;
	pin AE17 = SYSMON0_VREFP;
	pin AE18 = SYSMON0_VREFN;
	pin AE19 = GND;
	pin AE20 = IOB_7_12;
	pin AE21 = IOB_7_23;
	pin AE22 = IOB_7_22;
	pin AE23 = IOB_7_35;
	pin AE24 = VCCO7;
	pin AE25 = IOB_7_53;
	pin AE26 = IOB_7_51;
	pin AF1 = VCCO8;
	pin AF2 = IOB_8_38;
	pin AF3 = IOB_8_47;
	pin AF4 = IOB_8_46;
	pin AF5 = IOB_8_33;
	pin AF6 = GND;
	pin AF7 = IOB_8_21;
	pin AF8 = IOB_8_15;
	pin AF9 = IOB_8_10;
	pin AF10 = IOB_8_4;
	pin AF11 = VCCO8;
	pin AF12 = IOB_8_2;
	pin AF13 = IOB_4_0;
	pin AF14 = IOB_4_1;
	pin AF15 = IOB_4_2;
	pin AF16 = SYSMON0_AVSS;
	pin AF17 = SYSMON0_VP;
	pin AF18 = SYSMON0_VN;
	pin AF19 = VCCAUX;
	pin AF20 = IOB_7_13;
	pin AF21 = VCCO7;
	pin AF22 = IOB_7_31;
	pin AF23 = IOB_7_30;
	pin AF24 = IOB_7_45;
	pin AF25 = IOB_7_44;
	pin AF26 = GND;
}

// xc4vlx25-sf363 xq4vlx25-sf363
bond BOND5 {
	pin A2 = GND;
	pin A3 = IOB_6_53;
	pin A4 = VCCO6;
	pin A5 = IOB_6_61;
	pin A6 = IOB_6_62;
	pin A7 = IOB_3_1;
	pin A8 = IOB_3_5;
	pin A9 = VCCO3;
	pin A10 = IOB_3_13;
	pin A11 = IOB_3_14;
	pin A12 = VCCO3;
	pin A13 = IOB_3_6;
	pin A14 = IOB_3_2;
	pin A15 = IOB_5_62;
	pin A16 = IOB_5_61;
	pin A17 = VCCO5;
	pin A18 = IOB_5_53;
	pin A19 = GND;
	pin A20 = GND;
	pin B1 = GND;
	pin B2 = IOB_6_49;
	pin B3 = IOB_6_52;
	pin B4 = IOB_6_57;
	pin B5 = IOB_6_60;
	pin B6 = IOB_6_63;
	pin B7 = IOB_3_0;
	pin B8 = IOB_3_4;
	pin B9 = IOB_3_12;
	pin B10 = IOB_3_9;
	pin B11 = IOB_3_10;
	pin B12 = IOB_3_15;
	pin B13 = IOB_3_7;
	pin B14 = IOB_3_3;
	pin B15 = IOB_5_63;
	pin B16 = IOB_5_60;
	pin B17 = IOB_5_57;
	pin B18 = IOB_5_52;
	pin B19 = IOB_5_49;
	pin B20 = GND;
	pin C1 = IOB_6_48;
	pin C2 = IOB_6_44;
	pin C3 = IOB_6_45;
	pin C4 = IOB_6_56;
	pin C5 = IOB_6_58;
	pin C6 = IOB_6_59;
	pin C7 = GND;
	pin C8 = IOB_1_5;
	pin C9 = IOB_1_1;
	pin C10 = IOB_3_8;
	pin C11 = IOB_3_11;
	pin C12 = IOB_1_2;
	pin C13 = IOB_1_6;
	pin C14 = GND;
	pin C15 = IOB_5_59;
	pin C16 = IOB_5_58;
	pin C17 = IOB_5_56;
	pin C18 = IOB_5_45;
	pin C19 = IOB_5_44;
	pin C20 = IOB_5_48;
	pin D1 = VCCO6;
	pin D2 = IOB_6_41;
	pin D3 = IOB_6_50;
	pin D4 = IOB_6_51;
	pin D5 = IOB_6_55;
	pin D6 = IOB_1_8;
	pin D7 = VCCO1;
	pin D8 = IOB_1_4;
	pin D9 = IOB_1_0;
	pin D10 = VCCO0;
	pin D11 = GND;
	pin D12 = IOB_1_3;
	pin D13 = IOB_1_7;
	pin D14 = VCCO1;
	pin D15 = IOB_1_11;
	pin D16 = IOB_5_55;
	pin D17 = IOB_5_51;
	pin D18 = IOB_5_50;
	pin D19 = IOB_5_41;
	pin D20 = VCCO5;
	pin E1 = IOB_6_37;
	pin E2 = IOB_6_40;
	pin E3 = IOB_6_46;
	pin E4 = VCCO6;
	pin E5 = IOB_6_54;
	pin E6 = IOB_1_13;
	pin E7 = IOB_1_9;
	pin E8 = CSI_B;
	pin E9 = DIN;
	pin E10 = DXN;
	pin E11 = CCLK;
	pin E12 = INIT_B;
	pin E13 = HSWAP_EN;
	pin E14 = IOB_1_10;
	pin E15 = IOB_1_14;
	pin E16 = IOB_5_54;
	pin E17 = VCCO5;
	pin E18 = IOB_5_46;
	pin E19 = IOB_5_40;
	pin E20 = IOB_5_37;
	pin F1 = IOB_6_36;
	pin F2 = IOB_6_33;
	pin F3 = IOB_6_47;
	pin F4 = IOB_6_42;
	pin F5 = IOB_6_43;
	pin F6 = IOB_1_12;
	pin F7 = VCCINT;
	pin F8 = VCCAUX;
	pin F9 = RDWR_B;
	pin F10 = DXP;
	pin F11 = DONE;
	pin F12 = PROG_B;
	pin F13 = VCCAUX;
	pin F14 = VCCINT;
	pin F15 = IOB_1_15;
	pin F16 = IOB_5_43;
	pin F17 = IOB_5_42;
	pin F18 = IOB_5_47;
	pin F19 = IOB_5_33;
	pin F20 = IOB_5_36;
	pin G1 = IOB_6_28;
	pin G2 = IOB_6_32;
	pin G3 = GND;
	pin G4 = IOB_6_38;
	pin G5 = IOB_6_39;
	pin G6 = VCCINT;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = VCCINT;
	pin G15 = VCCINT;
	pin G16 = IOB_5_39;
	pin G17 = IOB_5_38;
	pin G18 = GND;
	pin G19 = IOB_5_32;
	pin G20 = IOB_5_28;
	pin H1 = IOB_6_29;
	pin H2 = IOB_6_24;
	pin H3 = IOB_6_25;
	pin H4 = IOB_6_34;
	pin H5 = IOB_6_35;
	pin H6 = VCCAUX;
	pin H7 = GND;
	pin H14 = GND;
	pin H15 = VCCAUX;
	pin H16 = IOB_5_35;
	pin H17 = IOB_5_34;
	pin H18 = IOB_5_25;
	pin H19 = IOB_5_24;
	pin H20 = IOB_5_29;
	pin J1 = VCCO6;
	pin J2 = IOB_6_20;
	pin J3 = IOB_6_30;
	pin J4 = IOB_6_31;
	pin J5 = IOB_6_26;
	pin J6 = IOB_6_27;
	pin J7 = GND;
	pin J14 = GND;
	pin J15 = IOB_5_27;
	pin J16 = IOB_5_26;
	pin J17 = IOB_5_31;
	pin J18 = IOB_5_30;
	pin J19 = IOB_5_20;
	pin J20 = VCCO5;
	pin K1 = IOB_6_21;
	pin K2 = IOB_6_16;
	pin K3 = IOB_6_17;
	pin K4 = IOB_6_22;
	pin K5 = IOB_6_23;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K14 = GND;
	pin K15 = VCCO5;
	pin K16 = IOB_5_23;
	pin K17 = IOB_5_22;
	pin K18 = IOB_5_17;
	pin K19 = IOB_5_16;
	pin K20 = IOB_5_21;
	pin L1 = IOB_6_12;
	pin L2 = IOB_6_8;
	pin L3 = VCCO6;
	pin L4 = IOB_6_18;
	pin L5 = IOB_6_19;
	pin L6 = VCCO6;
	pin L7 = GND;
	pin L14 = GND;
	pin L15 = VCCO5;
	pin L16 = IOB_5_19;
	pin L17 = IOB_5_18;
	pin L18 = VCCO5;
	pin L19 = IOB_5_8;
	pin L20 = IOB_5_12;
	pin M1 = IOB_6_13;
	pin M2 = IOB_6_9;
	pin M3 = IOB_6_14;
	pin M4 = IOB_6_15;
	pin M5 = IOB_6_10;
	pin M6 = IOB_6_11;
	pin M7 = GND;
	pin M14 = GND;
	pin M15 = IOB_5_11;
	pin M16 = IOB_5_10;
	pin M17 = IOB_5_15;
	pin M18 = IOB_5_14;
	pin M19 = IOB_5_9;
	pin M20 = IOB_5_13;
	pin N1 = VCCO6;
	pin N2 = IOB_6_4;
	pin N3 = IOB_6_5;
	pin N4 = IOB_6_6;
	pin N5 = IOB_6_7;
	pin N6 = VCCAUX;
	pin N7 = GND;
	pin N14 = GND;
	pin N15 = VCCAUX;
	pin N16 = IOB_5_7;
	pin N17 = IOB_5_6;
	pin N18 = IOB_5_5;
	pin N19 = IOB_5_4;
	pin N20 = VCCO5;
	pin P1 = IOB_6_0;
	pin P2 = IOB_6_1;
	pin P3 = GND;
	pin P4 = IOB_6_2;
	pin P5 = IOB_6_3;
	pin P6 = VCCINT;
	pin P7 = VCCINT;
	pin P8 = GND;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = IOB_5_3;
	pin P17 = IOB_5_2;
	pin P18 = GND;
	pin P19 = IOB_5_1;
	pin P20 = IOB_5_0;
	pin R1 = IOB_8_24;
	pin R2 = IOB_8_25;
	pin R3 = IOB_8_16;
	pin R4 = IOB_8_17;
	pin R5 = IOB_8_22;
	pin R6 = IOB_8_23;
	pin R7 = VCCINT;
	pin R8 = VCCAUX;
	pin R9 = TDI;
	pin R10 = TDO;
	pin R11 = M2;
	pin R12 = M0;
	pin R13 = VCCAUX;
	pin R14 = VCCINT;
	pin R15 = IOB_7_23;
	pin R16 = IOB_7_22;
	pin R17 = IOB_7_17;
	pin R18 = IOB_7_16;
	pin R19 = IOB_7_25;
	pin R20 = IOB_7_24;
	pin T1 = IOB_8_18;
	pin T2 = IOB_8_19;
	pin T3 = IOB_8_12;
	pin T4 = IOB_8_13;
	pin T5 = VCCO8;
	pin T6 = IOB_8_11;
	pin T7 = IOB_2_8;
	pin T8 = TMS;
	pin T9 = TCK;
	pin T10 = PWRDWN_B;
	pin T11 = DOUT;
	pin T12 = M1;
	pin T13 = VCC_BATT;
	pin T14 = IOB_2_11;
	pin T15 = IOB_7_11;
	pin T16 = VCCO7;
	pin T17 = IOB_7_15;
	pin T18 = IOB_7_14;
	pin T19 = IOB_7_19;
	pin T20 = IOB_7_18;
	pin U1 = VCCO8;
	pin U2 = IOB_8_14;
	pin U3 = IOB_8_15;
	pin U4 = IOB_8_6;
	pin U5 = IOB_8_7;
	pin U6 = IOB_8_10;
	pin U7 = VCCO2;
	pin U8 = IOB_2_9;
	pin U9 = IOB_2_0;
	pin U10 = GND;
	pin U11 = VCCO0;
	pin U12 = IOB_2_3;
	pin U13 = IOB_2_10;
	pin U14 = VCCO2;
	pin U15 = IOB_7_10;
	pin U16 = IOB_7_7;
	pin U17 = IOB_7_6;
	pin U18 = IOB_7_13;
	pin U19 = IOB_7_12;
	pin U20 = VCCO7;
	pin V1 = IOB_8_8;
	pin V2 = IOB_8_9;
	pin V3 = IOB_8_0;
	pin V4 = IOB_8_1;
	pin V5 = IOB_2_12;
	pin V6 = IOB_2_13;
	pin V7 = GND;
	pin V8 = IOB_2_4;
	pin V9 = IOB_2_5;
	pin V10 = IOB_2_1;
	pin V11 = IOB_2_2;
	pin V12 = IOB_2_6;
	pin V13 = IOB_2_7;
	pin V14 = GND;
	pin V15 = IOB_2_14;
	pin V16 = IOB_2_15;
	pin V17 = IOB_7_1;
	pin V18 = IOB_7_0;
	pin V19 = IOB_7_9;
	pin V20 = IOB_7_8;
	pin W1 = GND;
	pin W2 = IOB_8_4;
	pin W3 = IOB_8_5;
	pin W4 = IOB_8_2;
	pin W5 = IOB_4_12;
	pin W6 = IOB_4_8;
	pin W7 = IOB_4_4;
	pin W8 = IOB_4_0;
	pin W9 = IOB_4_1;
	pin W10 = IOB_4_6;
	pin W11 = IOB_4_7;
	pin W12 = IOB_4_14;
	pin W13 = IOB_4_15;
	pin W14 = SYSMON0_VREFP;
	pin W15 = SYSMON0_VREFN;
	pin W16 = SYSMON0_AVDD;
	pin W17 = IOB_7_2;
	pin W18 = IOB_7_5;
	pin W19 = IOB_7_4;
	pin W20 = GND;
	pin Y1 = GND;
	pin Y2 = GND;
	pin Y3 = VCCO8;
	pin Y4 = IOB_8_3;
	pin Y5 = IOB_4_13;
	pin Y6 = IOB_4_9;
	pin Y7 = IOB_4_5;
	pin Y8 = VCCO4;
	pin Y9 = IOB_4_2;
	pin Y10 = IOB_4_3;
	pin Y11 = IOB_4_10;
	pin Y12 = IOB_4_11;
	pin Y13 = VCCO4;
	pin Y14 = SYSMON0_VP;
	pin Y15 = SYSMON0_VN;
	pin Y16 = SYSMON0_AVSS;
	pin Y17 = IOB_7_3;
	pin Y18 = VCCO7;
	pin Y19 = GND;
	pin Y20 = GND;
}

// xc4vlx40-ff1148 xc4vlx60-ff1148 xq4vlx60-ff1148 xc4vsx55-ff1148 xq4vsx55-ff1148
bond BOND6 {
	pin A2 = VCCO6;
	pin A3 = IOB_6_24;
	pin A4 = IOB_6_25;
	pin A5 = IOB_6_21;
	pin A6 = IOB_6_41;
	pin A7 = GND;
	pin A8 = IOB_6_45;
	pin A9 = IOB_6_34;
	pin A10 = IOB_6_35;
	pin A11 = IOB_6_59;
	pin A12 = VCCO6;
	pin A13 = IOB_6_30;
	pin A14 = IOB_6_31;
	pin A15 = IOB_1_17;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = GND;
	pin A20 = IOB_1_30;
	pin A21 = IOB_5_22;
	pin A22 = VCCO5;
	pin A23 = IOB_5_62;
	pin A24 = IOB_5_59;
	pin A25 = IOB_5_58;
	pin A26 = IOB_5_61;
	pin A27 = GND;
	pin A28 = IOB_5_37;
	pin A29 = IOB_5_36;
	pin A30 = IOB_5_29;
	pin A31 = IOB_5_17;
	pin A32 = VCCO5;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = IOB_6_4;
	pin B3 = IOB_6_5;
	pin B4 = GND;
	pin B5 = IOB_6_20;
	pin B6 = IOB_6_40;
	pin B7 = IOB_6_37;
	pin B8 = IOB_6_44;
	pin B9 = VCCO6;
	pin B10 = IOB_6_61;
	pin B11 = IOB_6_58;
	pin B12 = IOB_6_46;
	pin B13 = IOB_6_47;
	pin B14 = GND;
	pin B15 = IOB_1_16;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = VCCO1;
	pin B20 = IOB_1_31;
	pin B21 = IOB_5_23;
	pin B22 = IOB_5_30;
	pin B23 = IOB_5_63;
	pin B24 = GND;
	pin B25 = IOB_5_35;
	pin B26 = IOB_5_60;
	pin B27 = IOB_5_49;
	pin B28 = IOB_5_15;
	pin B29 = VCCO5;
	pin B30 = IOB_5_28;
	pin B31 = IOB_5_16;
	pin B32 = IOB_5_3;
	pin B33 = IOB_5_2;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_10_51;
	pin C3 = IOB_10_62;
	pin C4 = IOB_10_63;
	pin C5 = IOB_6_11;
	pin C6 = VCCO6;
	pin C7 = IOB_6_36;
	pin C8 = IOB_6_56;
	pin C9 = IOB_6_57;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_62;
	pin C13 = IOB_6_14;
	pin C14 = IOB_6_15;
	pin C15 = IOB_1_36;
	pin C16 = VCCO1;
	pin C17 = IOB_1_41;
	pin C18 = IOB_1_38;
	pin C19 = IOB_1_39;
	pin C20 = IOB_1_34;
	pin C21 = GND;
	pin C22 = IOB_5_31;
	pin C23 = IOB_5_55;
	pin C24 = IOB_5_54;
	pin C25 = IOB_5_34;
	pin C26 = VCCO5;
	pin C27 = IOB_5_48;
	pin C28 = IOB_5_14;
	pin C29 = IOB_5_25;
	pin C30 = IOB_5_24;
	pin C31 = GND;
	pin C32 = IOB_9_61;
	pin C33 = IOB_9_51;
	pin C34 = IOB_9_50;
	pin D1 = IOB_10_49;
	pin D2 = IOB_10_50;
	pin D3 = VCCO10;
	pin D4 = IOB_10_59;
	pin D5 = IOB_6_10;
	pin D6 = IOB_6_28;
	pin D7 = IOB_6_29;
	pin D8 = GND;
	pin D9 = IOB_6_27;
	pin D10 = IOB_6_50;
	pin D11 = IOB_6_51;
	pin D12 = IOB_6_63;
	pin D13 = VCCO6;
	pin D14 = IOB_6_6;
	pin D15 = DXP;
	pin D16 = IOB_1_37;
	pin D17 = IOB_1_40;
	pin D18 = GND;
	pin D19 = IOB_1_42;
	pin D20 = IOB_1_35;
	pin D21 = IOB_1_10;
	pin D22 = IOB_5_18;
	pin D23 = VCCO5;
	pin D24 = IOB_5_51;
	pin D25 = IOB_5_50;
	pin D26 = IOB_5_45;
	pin D27 = IOB_5_41;
	pin D28 = GND;
	pin D29 = IOB_5_7;
	pin D30 = IOB_5_13;
	pin D31 = IOB_5_12;
	pin D32 = IOB_9_60;
	pin D33 = VCCO9;
	pin D34 = IOB_9_49;
	pin E1 = IOB_10_48;
	pin E2 = IOB_10_46;
	pin E3 = IOB_10_47;
	pin E4 = IOB_10_58;
	pin E5 = GND;
	pin E6 = IOB_6_13;
	pin E7 = IOB_6_18;
	pin E8 = IOB_6_19;
	pin E9 = IOB_6_26;
	pin E10 = VCCO6;
	pin E11 = IOB_6_43;
	pin E12 = IOB_6_22;
	pin E13 = IOB_6_23;
	pin E14 = IOB_6_7;
	pin E15 = GND;
	pin E16 = IOB_3_5;
	pin E17 = IOB_3_8;
	pin E18 = IOB_3_9;
	pin E19 = IOB_1_43;
	pin E20 = VCCO1;
	pin E21 = IOB_1_11;
	pin E22 = IOB_5_19;
	pin E23 = IOB_5_46;
	pin E24 = IOB_5_42;
	pin E25 = GND;
	pin E26 = IOB_5_44;
	pin E27 = IOB_5_40;
	pin E28 = IOB_5_21;
	pin E29 = IOB_5_6;
	pin E30 = VCCO5;
	pin E31 = IOB_5_1;
	pin E32 = IOB_9_43;
	pin E33 = IOB_9_42;
	pin E34 = IOB_9_48;
	pin F1 = IOB_10_31;
	pin F2 = GND;
	pin F3 = IOB_10_52;
	pin F4 = IOB_10_53;
	pin F5 = IOB_10_61;
	pin F6 = IOB_6_12;
	pin F7 = VCCO6;
	pin F8 = IOB_6_33;
	pin F9 = VCCAUX;
	pin F10 = IOB_6_53;
	pin F11 = IOB_6_42;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_20;
	pin F15 = DXN;
	pin F16 = IOB_3_4;
	pin F17 = VCCO3;
	pin F18 = IOB_3_15;
	pin F19 = VCCAUX;
	pin F20 = IOB_1_18;
	pin F21 = IOB_1_19;
	pin F22 = GND;
	pin F23 = IOB_5_47;
	pin F24 = IOB_5_43;
	pin F25 = IOB_5_53;
	pin F26 = IOB_5_52;
	pin F27 = VCCO5;
	pin F28 = IOB_5_20;
	pin F29 = IOB_5_9;
	pin F30 = IOB_5_8;
	pin F31 = IOB_5_0;
	pin F32 = GND;
	pin F33 = IOB_9_37;
	pin F34 = IOB_9_36;
	pin G1 = IOB_10_30;
	pin G2 = IOB_10_36;
	pin G3 = IOB_10_37;
	pin G4 = VCCO10;
	pin G5 = IOB_10_60;
	pin G6 = IOB_6_8;
	pin G7 = IOB_6_9;
	pin G8 = IOB_6_32;
	pin G9 = GND;
	pin G10 = IOB_6_52;
	pin G11 = IOB_6_54;
	pin G12 = IOB_6_55;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_21;
	pin G16 = IOB_3_0;
	pin G17 = IOB_3_1;
	pin G18 = IOB_3_14;
	pin G19 = GND;
	pin G20 = VCCINT;
	pin G21 = IOB_1_23;
	pin G22 = VCCINT;
	pin G23 = IOB_5_39;
	pin G24 = VCCO5;
	pin G25 = IOB_5_57;
	pin G26 = VCCAUX;
	pin G27 = IOB_5_11;
	pin G28 = IOB_5_10;
	pin G29 = GND;
	pin G30 = IOB_9_47;
	pin G31 = IOB_9_46;
	pin G32 = IOB_9_33;
	pin G33 = IOB_9_32;
	pin G34 = VCCO9;
	pin H1 = VCCO10;
	pin H2 = IOB_10_26;
	pin H3 = IOB_10_27;
	pin H4 = IOB_10_42;
	pin H5 = IOB_10_43;
	pin H6 = GND;
	pin H7 = IOB_6_2;
	pin H8 = IOB_6_3;
	pin H9 = IOB_6_48;
	pin H10 = IOB_6_49;
	pin H11 = VCCO6;
	pin H12 = IOB_6_39;
	pin H13 = IOB_1_4;
	pin H14 = IOB_1_5;
	pin H15 = IOB_1_25;
	pin H16 = GND;
	pin H17 = IOB_3_13;
	pin H18 = IOB_3_10;
	pin H19 = IOB_3_11;
	pin H20 = IOB_1_22;
	pin H21 = VCCO1;
	pin H22 = IOB_1_3;
	pin H23 = VCCAUX;
	pin H24 = IOB_5_38;
	pin H25 = IOB_5_56;
	pin H26 = GND;
	pin H27 = IOB_9_63;
	pin H28 = IOB_9_62;
	pin H29 = IOB_9_53;
	pin H30 = IOB_9_52;
	pin H31 = VCCO9;
	pin H32 = IOB_9_25;
	pin H33 = IOB_9_21;
	pin H34 = IOB_9_20;
	pin J1 = IOB_10_18;
	pin J2 = IOB_10_19;
	pin J3 = GND;
	pin J4 = IOB_10_29;
	pin J5 = IOB_10_44;
	pin J6 = IOB_10_45;
	pin J7 = IOB_6_0;
	pin J8 = VCCO6;
	pin J9 = IOB_6_17;
	pin J10 = VCCAUX;
	pin J11 = IOB_6_38;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = IOB_1_9;
	pin J15 = IOB_1_24;
	pin J16 = VCCINT;
	pin J17 = IOB_3_12;
	pin J18 = VCCO3;
	pin J19 = IOB_3_2;
	pin J20 = IOB_1_27;
	pin J21 = IOB_1_2;
	pin J22 = VCCINT;
	pin J23 = GND;
	pin J24 = IOB_5_26;
	pin J25 = IOB_5_33;
	pin J26 = VCCINT;
	pin J27 = IOB_9_59;
	pin J28 = VCCO9;
	pin J29 = IOB_9_45;
	pin J30 = IOB_9_44;
	pin J31 = IOB_9_19;
	pin J32 = IOB_9_24;
	pin J33 = GND;
	pin J34 = IOB_9_7;
	pin K1 = IOB_10_12;
	pin K2 = IOB_10_13;
	pin K3 = IOB_10_15;
	pin K4 = IOB_10_28;
	pin K5 = VCCO10;
	pin K6 = IOB_10_33;
	pin K7 = VCCINT;
	pin K8 = IOB_6_1;
	pin K9 = IOB_6_16;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_1_8;
	pin K15 = VCCO1;
	pin K16 = IOB_1_29;
	pin K17 = IOB_3_6;
	pin K18 = IOB_3_7;
	pin K19 = IOB_3_3;
	pin K20 = GND;
	pin K21 = VCCINT;
	pin K22 = GND;
	pin K23 = VCCINT;
	pin K24 = IOB_5_27;
	pin K25 = VCCO5;
	pin K26 = IOB_5_32;
	pin K27 = IOB_9_58;
	pin K28 = IOB_9_35;
	pin K29 = IOB_9_34;
	pin K30 = GND;
	pin K31 = IOB_9_18;
	pin K32 = IOB_9_13;
	pin K33 = IOB_9_12;
	pin K34 = IOB_9_6;
	pin L1 = IOB_10_7;
	pin L2 = VCCO10;
	pin L3 = IOB_10_14;
	pin L4 = IOB_10_20;
	pin L5 = IOB_10_21;
	pin L6 = IOB_10_32;
	pin L7 = GND;
	pin L8 = IOB_10_35;
	pin L9 = IOB_10_56;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_1_12;
	pin L15 = IOB_1_13;
	pin L16 = IOB_1_28;
	pin L17 = GND;
	pin L18 = IOB_1_46;
	pin L19 = IOB_1_26;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCINT;
	pin L23 = GND;
	pin L24 = VCCAUX;
	pin L25 = IOB_5_5;
	pin L26 = IOB_5_4;
	pin L27 = GND;
	pin L28 = IOB_9_29;
	pin L29 = IOB_9_28;
	pin L30 = IOB_9_17;
	pin L31 = IOB_9_16;
	pin L32 = VCCO9;
	pin L33 = IOB_9_3;
	pin L34 = IOB_9_2;
	pin M1 = IOB_10_6;
	pin M2 = IOB_10_8;
	pin M3 = IOB_10_9;
	pin M4 = GND;
	pin M5 = IOB_10_10;
	pin M6 = IOB_10_11;
	pin M7 = IOB_10_23;
	pin M8 = IOB_10_34;
	pin M9 = VCCO10;
	pin M10 = IOB_10_57;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = IOB_1_33;
	pin M17 = IOB_1_45;
	pin M18 = IOB_1_47;
	pin M19 = VCCO1;
	pin M20 = IOB_1_6;
	pin M21 = VCCINT;
	pin M22 = GND;
	pin M23 = VCCINT;
	pin M24 = GND;
	pin M25 = IOB_9_57;
	pin M26 = IOB_9_56;
	pin M27 = IOB_9_23;
	pin M28 = IOB_9_22;
	pin M29 = VCCO9;
	pin M30 = IOB_9_9;
	pin M31 = IOB_9_8;
	pin M32 = IOB_9_1;
	pin M33 = IOB_9_0;
	pin M34 = GND;
	pin N1 = GND;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = IOB_10_5;
	pin N6 = VCCO10;
	pin N7 = IOB_10_22;
	pin N8 = VCCAUX;
	pin N9 = IOB_10_40;
	pin N10 = IOB_10_41;
	pin N11 = GND;
	pin N12 = IOB_10_54;
	pin N13 = IOB_10_55;
	pin N14 = VCCINT;
	pin N15 = IOB_1_32;
	pin N16 = VCCO1;
	pin N17 = IOB_1_44;
	pin N18 = IOB_1_14;
	pin N19 = IOB_1_15;
	pin N20 = IOB_1_7;
	pin N21 = GND;
	pin N22 = IOB_9_55;
	pin N23 = IOB_9_54;
	pin N24 = VCCINT;
	pin N25 = IOB_9_41;
	pin N26 = VCCO9;
	pin N27 = IOB_9_11;
	pin N28 = VCCINT;
	pin N29 = IOB_9_5;
	pin N30 = IOB_9_4;
	pin N31 = GND;
	pin N32 = NC;
	pin N33 = NC;
	pin N34 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = IOB_10_4;
	pin P6 = IOB_10_2;
	pin P7 = IOB_10_3;
	pin P8 = GND;
	pin P9 = IOB_10_24;
	pin P10 = IOB_10_25;
	pin P11 = IOB_10_38;
	pin P12 = IOB_10_39;
	pin P13 = VCCO10;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = IOB_9_31;
	pin P22 = IOB_9_39;
	pin P23 = VCCO9;
	pin P24 = IOB_9_27;
	pin P25 = VCCAUX;
	pin P26 = IOB_9_40;
	pin P27 = IOB_9_10;
	pin P28 = GND;
	pin P29 = NC;
	pin P30 = NC;
	pin P31 = NC;
	pin P32 = NC;
	pin P33 = NC;
	pin P34 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = IOB_10_0;
	pin R10 = VCCO10;
	pin R11 = IOB_10_17;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = CCLK;
	pin R18 = VCCAUX;
	pin R19 = IOB_9_30;
	pin R20 = VCCO9;
	pin R21 = IOB_9_38;
	pin R22 = IOB_9_15;
	pin R23 = IOB_9_14;
	pin R24 = IOB_9_26;
	pin R25 = GND;
	pin R26 = NC;
	pin R27 = NC;
	pin R28 = NC;
	pin R29 = NC;
	pin R30 = NC;
	pin R31 = NC;
	pin R32 = NC;
	pin R33 = NC;
	pin R34 = NC;
	pin T1 = NC;
	pin T2 = GND;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCAUX;
	pin T10 = IOB_10_1;
	pin T11 = IOB_10_16;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = DIN;
	pin T17 = VCCO0;
	pin T18 = HSWAP_EN;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = NC;
	pin T27 = NC;
	pin T28 = NC;
	pin T29 = NC;
	pin T30 = NC;
	pin T31 = NC;
	pin T32 = GND;
	pin T33 = NC;
	pin T34 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = NC;
	pin U8 = NC;
	pin U9 = GND;
	pin U10 = NC;
	pin U11 = NC;
	pin U12 = NC;
	pin U13 = RDWR_B;
	pin U14 = VCCO0;
	pin U15 = DONE;
	pin U16 = VCCAUX;
	pin U17 = CSI_B;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = INIT_B;
	pin U22 = PROG_B;
	pin U23 = NC;
	pin U24 = NC;
	pin U25 = NC;
	pin U26 = NC;
	pin U27 = NC;
	pin U28 = NC;
	pin U29 = GND;
	pin U30 = NC;
	pin U31 = NC;
	pin U32 = NC;
	pin U33 = NC;
	pin U34 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = GND;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = NC;
	pin V11 = NC;
	pin V12 = NC;
	pin V13 = TMS;
	pin V14 = TCK;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = TDO;
	pin V19 = VCCAUX;
	pin V20 = M2;
	pin V21 = VCCO0;
	pin V22 = VCC_BATT;
	pin V23 = NC;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = GND;
	pin V27 = NC;
	pin V28 = NC;
	pin V29 = NC;
	pin V30 = NC;
	pin V31 = NC;
	pin V32 = NC;
	pin V33 = NC;
	pin V34 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = GND;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = NC;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = NC;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = TDI;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = M0;
	pin W21 = PWRDWN_B;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = IOB_11_61;
	pin W25 = IOB_11_57;
	pin W26 = VCCAUX;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = NC;
	pin W30 = NC;
	pin W31 = NC;
	pin W32 = NC;
	pin W33 = GND;
	pin W34 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = GND;
	pin Y11 = IOB_12_59;
	pin Y12 = IOB_12_46;
	pin Y13 = IOB_12_47;
	pin Y14 = IOB_12_55;
	pin Y15 = VCCO12;
	pin Y16 = IOB_12_39;
	pin Y17 = VCCAUX;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = IOB_11_60;
	pin Y25 = VCCO11;
	pin Y26 = IOB_11_56;
	pin Y27 = NC;
	pin Y28 = NC;
	pin Y29 = NC;
	pin Y30 = GND;
	pin Y31 = NC;
	pin Y32 = NC;
	pin Y33 = NC;
	pin Y34 = NC;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GND;
	pin AA8 = IOB_12_48;
	pin AA9 = IOB_12_49;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_12_58;
	pin AA12 = VCCO12;
	pin AA13 = IOB_12_54;
	pin AA15 = IOB_12_38;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA22 = VCCO11;
	pin AA23 = IOB_11_31;
	pin AA24 = IOB_11_30;
	pin AA25 = IOB_11_47;
	pin AA26 = IOB_11_46;
	pin AA27 = GND;
	pin AA28 = IOB_11_63;
	pin AA29 = IOB_11_62;
	pin AA30 = IOB_11_58;
	pin AA31 = NC;
	pin AA32 = NC;
	pin AA33 = NC;
	pin AA34 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = NC;
	pin AB4 = GND;
	pin AB5 = IOB_12_62;
	pin AB6 = IOB_12_63;
	pin AB7 = VCCINT;
	pin AB8 = IOB_12_40;
	pin AB9 = VCCO12;
	pin AB10 = IOB_12_14;
	pin AB11 = VCCINT;
	pin AB12 = IOB_12_6;
	pin AB13 = IOB_12_7;
	pin AB14 = GND;
	pin AB15 = IOB_2_12;
	pin AB16 = IOB_2_20;
	pin AB17 = IOB_2_21;
	pin AB18 = IOB_2_30;
	pin AB19 = VCCO2;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = IOB_11_7;
	pin AB23 = IOB_11_6;
	pin AB24 = GND;
	pin AB25 = IOB_11_25;
	pin AB26 = IOB_11_24;
	pin AB27 = VCCAUX;
	pin AB28 = IOB_11_42;
	pin AB29 = VCCO11;
	pin AB30 = IOB_11_59;
	pin AB31 = NC;
	pin AB32 = NC;
	pin AB33 = NC;
	pin AB34 = GND;
	pin AC1 = GND;
	pin AC2 = IOB_12_60;
	pin AC3 = IOB_12_61;
	pin AC4 = IOB_12_52;
	pin AC5 = IOB_12_53;
	pin AC6 = VCCO12;
	pin AC7 = IOB_12_41;
	pin AC8 = IOB_12_30;
	pin AC9 = IOB_12_31;
	pin AC10 = IOB_12_15;
	pin AC11 = GND;
	pin AC12 = VCCINT;
	pin AC13 = GND;
	pin AC14 = VCCINT;
	pin AC15 = IOB_2_13;
	pin AC16 = VCCO2;
	pin AC17 = IOB_2_24;
	pin AC18 = VCCINT;
	pin AC19 = IOB_2_31;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = VCCINT;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_11_19;
	pin AC26 = VCCO11;
	pin AC27 = IOB_11_26;
	pin AC28 = IOB_11_43;
	pin AC29 = IOB_11_51;
	pin AC30 = IOB_11_50;
	pin AC31 = GND;
	pin AC32 = IOB_11_53;
	pin AC33 = IOB_11_52;
	pin AC34 = IOB_11_48;
	pin AD1 = IOB_12_56;
	pin AD2 = IOB_12_57;
	pin AD3 = VCCO12;
	pin AD4 = IOB_12_36;
	pin AD5 = IOB_12_42;
	pin AD6 = IOB_12_43;
	pin AD7 = IOB_12_16;
	pin AD8 = GND;
	pin AD9 = IOB_8_56;
	pin AD10 = IOB_8_57;
	pin AD11 = VCCAUX;
	pin AD12 = GND;
	pin AD13 = VCCINT;
	pin AD14 = GND;
	pin AD15 = VCCINT;
	pin AD16 = IOB_2_29;
	pin AD17 = IOB_2_25;
	pin AD18 = GND;
	pin AD19 = IOB_2_35;
	pin AD20 = IOB_2_46;
	pin AD21 = IOB_2_47;
	pin AD22 = GND;
	pin AD23 = VCCINT;
	pin AD24 = GND;
	pin AD25 = VCCINT;
	pin AD26 = IOB_11_18;
	pin AD27 = IOB_11_27;
	pin AD28 = GND;
	pin AD29 = IOB_11_34;
	pin AD30 = IOB_11_41;
	pin AD31 = IOB_11_40;
	pin AD32 = IOB_11_44;
	pin AD33 = VCCO11;
	pin AD34 = IOB_11_49;
	pin AE1 = IOB_12_50;
	pin AE2 = IOB_12_44;
	pin AE3 = IOB_12_45;
	pin AE4 = IOB_12_37;
	pin AE5 = GND;
	pin AE6 = IOB_12_26;
	pin AE7 = IOB_12_17;
	pin AE8 = IOB_12_10;
	pin AE9 = IOB_8_24;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_13;
	pin AE12 = VCCINT;
	pin AE13 = GND;
	pin AE14 = VCCINT;
	pin AE15 = GND;
	pin AE16 = IOB_4_4;
	pin AE17 = IOB_4_5;
	pin AE18 = IOB_4_14;
	pin AE19 = IOB_2_34;
	pin AE20 = VCCO2;
	pin AE21 = IOB_2_3;
	pin AE22 = VCCINT;
	pin AE23 = GND;
	pin AE24 = VCCINT;
	pin AE25 = GND;
	pin AE26 = IOB_7_58;
	pin AE27 = IOB_7_60;
	pin AE28 = VCCINT;
	pin AE29 = IOB_11_35;
	pin AE30 = VCCO11;
	pin AE31 = IOB_11_32;
	pin AE32 = IOB_11_45;
	pin AE33 = IOB_11_55;
	pin AE34 = IOB_11_54;
	pin AF1 = IOB_12_51;
	pin AF2 = GND;
	pin AF3 = IOB_12_28;
	pin AF4 = IOB_12_24;
	pin AF5 = IOB_12_25;
	pin AF6 = IOB_12_27;
	pin AF7 = VCCO12;
	pin AF8 = IOB_12_11;
	pin AF9 = VCCINT;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_12;
	pin AF12 = GND;
	pin AF13 = VCCINT;
	pin AF14 = IOB_2_5;
	pin AF15 = IOB_2_28;
	pin AF16 = IOB_4_12;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_15;
	pin AF19 = VCCINT;
	pin AF20 = IOB_2_6;
	pin AF21 = IOB_2_2;
	pin AF22 = GND;
	pin AF23 = VCCINT;
	pin AF24 = IOB_7_22;
	pin AF25 = VCCAUX;
	pin AF26 = IOB_7_59;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_61;
	pin AF29 = IOB_11_17;
	pin AF30 = IOB_11_16;
	pin AF31 = IOB_11_33;
	pin AF32 = GND;
	pin AF33 = IOB_11_37;
	pin AF34 = IOB_11_36;
	pin AG1 = IOB_12_32;
	pin AG2 = IOB_12_33;
	pin AG3 = IOB_12_29;
	pin AG4 = VCCO12;
	pin AG5 = IOB_12_18;
	pin AG6 = IOB_12_19;
	pin AG7 = IOB_12_2;
	pin AG8 = IOB_12_3;
	pin AG9 = GND;
	pin AG10 = IOB_8_4;
	pin AG11 = IOB_8_30;
	pin AG12 = VCCAUX;
	pin AG13 = IOB_2_4;
	pin AG14 = VCCO2;
	pin AG15 = IOB_2_37;
	pin AG16 = IOB_4_13;
	pin AG17 = IOB_4_6;
	pin AG18 = IOB_4_7;
	pin AG19 = GND;
	pin AG20 = IOB_2_39;
	pin AG21 = IOB_2_7;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_23;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_21;
	pin AG26 = IOB_7_20;
	pin AG27 = IOB_7_49;
	pin AG28 = IOB_7_48;
	pin AG29 = GND;
	pin AG30 = IOB_11_23;
	pin AG31 = IOB_11_22;
	pin AG32 = IOB_11_39;
	pin AG33 = IOB_11_38;
	pin AG34 = VCCO11;
	pin AH1 = VCCO12;
	pin AH2 = IOB_12_34;
	pin AH3 = IOB_12_35;
	pin AH4 = IOB_12_8;
	pin AH5 = IOB_12_9;
	pin AH6 = GND;
	pin AH7 = IOB_8_40;
	pin AH8 = IOB_8_41;
	pin AH9 = VCCAUX;
	pin AH10 = IOB_8_5;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_31;
	pin AH13 = VCCINT;
	pin AH14 = IOB_2_36;
	pin AH15 = VCCINT;
	pin AH16 = GND;
	pin AH17 = IOB_4_0;
	pin AH18 = IOB_4_10;
	pin AH19 = IOB_4_11;
	pin AH20 = IOB_2_38;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_10;
	pin AH23 = IOB_7_19;
	pin AH24 = IOB_7_18;
	pin AH25 = IOB_7_8;
	pin AH26 = GND;
	pin AH27 = IOB_7_32;
	pin AH28 = IOB_7_53;
	pin AH29 = IOB_7_52;
	pin AH30 = IOB_11_0;
	pin AH31 = VCCO11;
	pin AH32 = IOB_11_21;
	pin AH33 = IOB_11_20;
	pin AH34 = IOB_11_28;
	pin AJ1 = IOB_12_20;
	pin AJ2 = IOB_12_21;
	pin AJ3 = GND;
	pin AJ4 = IOB_8_60;
	pin AJ5 = IOB_8_52;
	pin AJ6 = IOB_8_53;
	pin AJ7 = IOB_8_50;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_34;
	pin AJ10 = IOB_8_35;
	pin AJ11 = IOB_8_19;
	pin AJ12 = IOB_8_23;
	pin AJ13 = GND;
	pin AJ14 = IOB_2_40;
	pin AJ15 = IOB_2_41;
	pin AJ16 = VCCAUX;
	pin AJ17 = IOB_4_1;
	pin AJ18 = VCCO4;
	pin AJ19 = IOB_4_3;
	pin AJ20 = IOB_2_43;
	pin AJ21 = IOB_2_14;
	pin AJ22 = IOB_2_15;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_26;
	pin AJ25 = IOB_7_9;
	pin AJ26 = VCCAUX;
	pin AJ27 = IOB_7_33;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_62;
	pin AJ30 = IOB_11_1;
	pin AJ31 = IOB_11_9;
	pin AJ32 = IOB_11_8;
	pin AJ33 = GND;
	pin AJ34 = IOB_11_29;
	pin AK1 = IOB_12_22;
	pin AK2 = IOB_12_12;
	pin AK3 = IOB_12_13;
	pin AK4 = IOB_8_61;
	pin AK5 = VCCO8;
	pin AK6 = IOB_8_44;
	pin AK7 = IOB_8_51;
	pin AK8 = IOB_8_42;
	pin AK9 = IOB_8_8;
	pin AK10 = GND;
	pin AK11 = IOB_8_18;
	pin AK12 = IOB_8_22;
	pin AK13 = IOB_8_47;
	pin AK14 = IOB_2_8;
	pin AK15 = VCCO2;
	pin AK16 = IOB_2_32;
	pin AK17 = IOB_4_8;
	pin AK18 = IOB_4_9;
	pin AK19 = IOB_4_2;
	pin AK20 = GND;
	pin AK21 = IOB_7_55;
	pin AK22 = IOB_7_39;
	pin AK23 = IOB_7_38;
	pin AK24 = IOB_7_27;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_12;
	pin AK27 = IOB_7_25;
	pin AK28 = IOB_7_24;
	pin AK29 = IOB_7_63;
	pin AK30 = GND;
	pin AK31 = IOB_11_15;
	pin AK32 = IOB_11_14;
	pin AK33 = IOB_11_13;
	pin AK34 = IOB_11_12;
	pin AL1 = IOB_12_23;
	pin AL2 = VCCO12;
	pin AL3 = IOB_12_0;
	pin AL4 = IOB_8_62;
	pin AL5 = IOB_8_63;
	pin AL6 = IOB_8_45;
	pin AL7 = GND;
	pin AL8 = IOB_8_43;
	pin AL9 = IOB_8_9;
	pin AL10 = IOB_8_14;
	pin AL11 = IOB_8_15;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_46;
	pin AL14 = IOB_2_9;
	pin AL15 = IOB_2_44;
	pin AL16 = IOB_2_33;
	pin AL17 = GND;
	pin AL18 = IOB_2_19;
	pin AL19 = IOB_2_22;
	pin AL20 = IOB_2_42;
	pin AL21 = IOB_7_54;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_3;
	pin AL24 = IOB_7_15;
	pin AL25 = IOB_7_14;
	pin AL26 = IOB_7_13;
	pin AL27 = GND;
	pin AL28 = IOB_7_37;
	pin AL29 = IOB_7_36;
	pin AL30 = IOB_7_44;
	pin AL31 = IOB_11_2;
	pin AL32 = VCCO11;
	pin AL33 = IOB_11_5;
	pin AL34 = IOB_11_4;
	pin AM1 = IOB_12_4;
	pin AM2 = IOB_12_5;
	pin AM3 = IOB_12_1;
	pin AM4 = GND;
	pin AM5 = IOB_8_36;
	pin AM6 = IOB_8_37;
	pin AM7 = IOB_8_28;
	pin AM8 = IOB_8_20;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_26;
	pin AM11 = IOB_8_10;
	pin AM12 = IOB_8_11;
	pin AM13 = IOB_8_39;
	pin AM14 = GND;
	pin AM15 = IOB_2_45;
	pin AM16 = IOB_2_16;
	pin AM17 = IOB_2_17;
	pin AM18 = IOB_2_18;
	pin AM19 = VCCO2;
	pin AM20 = IOB_2_23;
	pin AM21 = IOB_7_47;
	pin AM22 = IOB_7_46;
	pin AM23 = IOB_7_2;
	pin AM24 = GND;
	pin AM25 = IOB_7_0;
	pin AM26 = IOB_7_5;
	pin AM27 = IOB_7_4;
	pin AM28 = IOB_7_16;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_45;
	pin AM31 = IOB_11_3;
	pin AM32 = IOB_11_11;
	pin AM33 = IOB_11_10;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = IOB_8_48;
	pin AN3 = IOB_8_49;
	pin AN4 = IOB_8_58;
	pin AN5 = IOB_8_32;
	pin AN6 = VCCO8;
	pin AN7 = IOB_8_29;
	pin AN8 = IOB_8_21;
	pin AN9 = IOB_8_0;
	pin AN10 = IOB_8_27;
	pin AN11 = GND;
	pin AN12 = IOB_8_3;
	pin AN13 = IOB_8_38;
	pin AN14 = IOB_8_55;
	pin AN15 = IOB_2_0;
	pin AN16 = VCCO2;
	pin AN17 = SYSMON0_VREFN;
	pin AN18 = SYSMON0_VREFP;
	pin AN19 = SYSMON0_AVSS;
	pin AN20 = IOB_2_27;
	pin AN21 = GND;
	pin AN22 = IOB_7_11;
	pin AN23 = IOB_7_10;
	pin AN24 = IOB_7_6;
	pin AN25 = IOB_7_1;
	pin AN26 = VCCO7;
	pin AN27 = IOB_7_42;
	pin AN28 = IOB_7_17;
	pin AN29 = IOB_7_28;
	pin AN30 = IOB_7_50;
	pin AN31 = GND;
	pin AN32 = IOB_7_57;
	pin AN33 = IOB_7_56;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = VCCO8;
	pin AP4 = IOB_8_59;
	pin AP5 = IOB_8_33;
	pin AP6 = IOB_8_16;
	pin AP7 = IOB_8_17;
	pin AP8 = GND;
	pin AP9 = IOB_8_1;
	pin AP10 = IOB_8_6;
	pin AP11 = IOB_8_7;
	pin AP12 = IOB_8_2;
	pin AP13 = VCCO8;
	pin AP14 = IOB_8_54;
	pin AP15 = IOB_2_1;
	pin AP16 = GND;
	pin AP17 = SYSMON0_VN;
	pin AP18 = SYSMON0_VP;
	pin AP19 = SYSMON0_AVDD;
	pin AP20 = IOB_2_26;
	pin AP21 = IOB_7_31;
	pin AP22 = IOB_7_30;
	pin AP23 = VCCO7;
	pin AP24 = IOB_7_7;
	pin AP25 = IOB_7_35;
	pin AP26 = IOB_7_34;
	pin AP27 = IOB_7_43;
	pin AP28 = GND;
	pin AP29 = IOB_7_29;
	pin AP30 = IOB_7_51;
	pin AP31 = IOB_7_41;
	pin AP32 = IOB_7_40;
	pin AP33 = VCCO7;
}

// xc4vlx80-ff1148 xc4vlx100-ff1148 xq4vlx100-ff1148 xc4vlx160-ff1148 xq4vlx160-ff1148
bond BOND7 {
	pin A2 = VCCO6;
	pin A3 = IOB_6_24;
	pin A4 = IOB_6_25;
	pin A5 = IOB_6_21;
	pin A6 = IOB_6_41;
	pin A7 = GND;
	pin A8 = IOB_6_45;
	pin A9 = IOB_6_34;
	pin A10 = IOB_6_35;
	pin A11 = IOB_6_59;
	pin A12 = VCCO6;
	pin A13 = IOB_6_30;
	pin A14 = IOB_6_31;
	pin A15 = IOB_1_17;
	pin A16 = SYSMON1_AVSS;
	pin A17 = SYSMON1_VN;
	pin A18 = SYSMON1_VP;
	pin A19 = GND;
	pin A20 = IOB_1_30;
	pin A21 = IOB_5_22;
	pin A22 = VCCO5;
	pin A23 = IOB_5_62;
	pin A24 = IOB_5_59;
	pin A25 = IOB_5_58;
	pin A26 = IOB_5_61;
	pin A27 = GND;
	pin A28 = IOB_5_37;
	pin A29 = IOB_5_36;
	pin A30 = IOB_5_29;
	pin A31 = IOB_5_17;
	pin A32 = VCCO5;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = IOB_6_4;
	pin B3 = IOB_6_5;
	pin B4 = GND;
	pin B5 = IOB_6_20;
	pin B6 = IOB_6_40;
	pin B7 = IOB_6_37;
	pin B8 = IOB_6_44;
	pin B9 = VCCO6;
	pin B10 = IOB_6_61;
	pin B11 = IOB_6_58;
	pin B12 = IOB_6_46;
	pin B13 = IOB_6_47;
	pin B14 = GND;
	pin B15 = IOB_1_16;
	pin B16 = SYSMON1_AVDD;
	pin B17 = SYSMON1_VREFN;
	pin B18 = SYSMON1_VREFP;
	pin B19 = VCCO1;
	pin B20 = IOB_1_31;
	pin B21 = IOB_5_23;
	pin B22 = IOB_5_30;
	pin B23 = IOB_5_63;
	pin B24 = GND;
	pin B25 = IOB_5_35;
	pin B26 = IOB_5_60;
	pin B27 = IOB_5_49;
	pin B28 = IOB_5_15;
	pin B29 = VCCO5;
	pin B30 = IOB_5_28;
	pin B31 = IOB_5_16;
	pin B32 = IOB_5_3;
	pin B33 = IOB_5_2;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_10_51;
	pin C3 = IOB_10_62;
	pin C4 = IOB_10_63;
	pin C5 = IOB_6_11;
	pin C6 = VCCO6;
	pin C7 = IOB_6_36;
	pin C8 = IOB_6_56;
	pin C9 = IOB_6_57;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_62;
	pin C13 = IOB_6_14;
	pin C14 = IOB_6_15;
	pin C15 = IOB_1_36;
	pin C16 = VCCO1;
	pin C17 = IOB_1_41;
	pin C18 = IOB_1_38;
	pin C19 = IOB_1_39;
	pin C20 = IOB_1_34;
	pin C21 = GND;
	pin C22 = IOB_5_31;
	pin C23 = IOB_5_55;
	pin C24 = IOB_5_54;
	pin C25 = IOB_5_34;
	pin C26 = VCCO5;
	pin C27 = IOB_5_48;
	pin C28 = IOB_5_14;
	pin C29 = IOB_5_25;
	pin C30 = IOB_5_24;
	pin C31 = GND;
	pin C32 = IOB_9_61;
	pin C33 = IOB_9_51;
	pin C34 = IOB_9_50;
	pin D1 = IOB_10_49;
	pin D2 = IOB_10_50;
	pin D3 = VCCO10;
	pin D4 = IOB_10_59;
	pin D5 = IOB_6_10;
	pin D6 = IOB_6_28;
	pin D7 = IOB_6_29;
	pin D8 = GND;
	pin D9 = IOB_6_27;
	pin D10 = IOB_6_50;
	pin D11 = IOB_6_51;
	pin D12 = IOB_6_63;
	pin D13 = VCCO6;
	pin D14 = IOB_6_6;
	pin D15 = DXP;
	pin D16 = IOB_1_37;
	pin D17 = IOB_1_40;
	pin D18 = GND;
	pin D19 = IOB_1_42;
	pin D20 = IOB_1_35;
	pin D21 = IOB_1_10;
	pin D22 = IOB_5_18;
	pin D23 = VCCO5;
	pin D24 = IOB_5_51;
	pin D25 = IOB_5_50;
	pin D26 = IOB_5_45;
	pin D27 = IOB_5_41;
	pin D28 = GND;
	pin D29 = IOB_5_7;
	pin D30 = IOB_5_13;
	pin D31 = IOB_5_12;
	pin D32 = IOB_9_60;
	pin D33 = VCCO9;
	pin D34 = IOB_9_49;
	pin E1 = IOB_10_48;
	pin E2 = IOB_10_46;
	pin E3 = IOB_10_47;
	pin E4 = IOB_10_58;
	pin E5 = GND;
	pin E6 = IOB_6_13;
	pin E7 = IOB_6_18;
	pin E8 = IOB_6_19;
	pin E9 = IOB_6_26;
	pin E10 = VCCO6;
	pin E11 = IOB_6_43;
	pin E12 = IOB_6_22;
	pin E13 = IOB_6_23;
	pin E14 = IOB_6_7;
	pin E15 = GND;
	pin E16 = IOB_3_5;
	pin E17 = IOB_3_8;
	pin E18 = IOB_3_9;
	pin E19 = IOB_1_43;
	pin E20 = VCCO1;
	pin E21 = IOB_1_11;
	pin E22 = IOB_5_19;
	pin E23 = IOB_5_46;
	pin E24 = IOB_5_42;
	pin E25 = GND;
	pin E26 = IOB_5_44;
	pin E27 = IOB_5_40;
	pin E28 = IOB_5_21;
	pin E29 = IOB_5_6;
	pin E30 = VCCO5;
	pin E31 = IOB_5_1;
	pin E32 = IOB_9_43;
	pin E33 = IOB_9_42;
	pin E34 = IOB_9_48;
	pin F1 = IOB_10_31;
	pin F2 = GND;
	pin F3 = IOB_10_52;
	pin F4 = IOB_10_53;
	pin F5 = IOB_10_61;
	pin F6 = IOB_6_12;
	pin F7 = VCCO6;
	pin F8 = IOB_6_33;
	pin F9 = VCCAUX;
	pin F10 = IOB_6_53;
	pin F11 = IOB_6_42;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_20;
	pin F15 = DXN;
	pin F16 = IOB_3_4;
	pin F17 = VCCO3;
	pin F18 = IOB_3_15;
	pin F19 = VCCAUX;
	pin F20 = IOB_1_18;
	pin F21 = IOB_1_19;
	pin F22 = GND;
	pin F23 = IOB_5_47;
	pin F24 = IOB_5_43;
	pin F25 = IOB_5_53;
	pin F26 = IOB_5_52;
	pin F27 = VCCO5;
	pin F28 = IOB_5_20;
	pin F29 = IOB_5_9;
	pin F30 = IOB_5_8;
	pin F31 = IOB_5_0;
	pin F32 = GND;
	pin F33 = IOB_9_37;
	pin F34 = IOB_9_36;
	pin G1 = IOB_10_30;
	pin G2 = IOB_10_36;
	pin G3 = IOB_10_37;
	pin G4 = VCCO10;
	pin G5 = IOB_10_60;
	pin G6 = IOB_6_8;
	pin G7 = IOB_6_9;
	pin G8 = IOB_6_32;
	pin G9 = GND;
	pin G10 = IOB_6_52;
	pin G11 = IOB_6_54;
	pin G12 = IOB_6_55;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_21;
	pin G16 = IOB_3_0;
	pin G17 = IOB_3_1;
	pin G18 = IOB_3_14;
	pin G19 = GND;
	pin G20 = VCCINT;
	pin G21 = IOB_1_23;
	pin G22 = VCCINT;
	pin G23 = IOB_5_39;
	pin G24 = VCCO5;
	pin G25 = IOB_5_57;
	pin G26 = VCCAUX;
	pin G27 = IOB_5_11;
	pin G28 = IOB_5_10;
	pin G29 = GND;
	pin G30 = IOB_9_47;
	pin G31 = IOB_9_46;
	pin G32 = IOB_9_33;
	pin G33 = IOB_9_32;
	pin G34 = VCCO9;
	pin H1 = VCCO10;
	pin H2 = IOB_10_26;
	pin H3 = IOB_10_27;
	pin H4 = IOB_10_42;
	pin H5 = IOB_10_43;
	pin H6 = GND;
	pin H7 = IOB_6_2;
	pin H8 = IOB_6_3;
	pin H9 = IOB_6_48;
	pin H10 = IOB_6_49;
	pin H11 = VCCO6;
	pin H12 = IOB_6_39;
	pin H13 = IOB_1_4;
	pin H14 = IOB_1_5;
	pin H15 = IOB_1_25;
	pin H16 = GND;
	pin H17 = IOB_3_13;
	pin H18 = IOB_3_10;
	pin H19 = IOB_3_11;
	pin H20 = IOB_1_22;
	pin H21 = VCCO1;
	pin H22 = IOB_1_3;
	pin H23 = VCCAUX;
	pin H24 = IOB_5_38;
	pin H25 = IOB_5_56;
	pin H26 = GND;
	pin H27 = IOB_9_63;
	pin H28 = IOB_9_62;
	pin H29 = IOB_9_53;
	pin H30 = IOB_9_52;
	pin H31 = VCCO9;
	pin H32 = IOB_9_25;
	pin H33 = IOB_9_21;
	pin H34 = IOB_9_20;
	pin J1 = IOB_10_18;
	pin J2 = IOB_10_19;
	pin J3 = GND;
	pin J4 = IOB_10_29;
	pin J5 = IOB_10_44;
	pin J6 = IOB_10_45;
	pin J7 = IOB_6_0;
	pin J8 = VCCO6;
	pin J9 = IOB_6_17;
	pin J10 = VCCAUX;
	pin J11 = IOB_6_38;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = IOB_1_9;
	pin J15 = IOB_1_24;
	pin J16 = VCCINT;
	pin J17 = IOB_3_12;
	pin J18 = VCCO3;
	pin J19 = IOB_3_2;
	pin J20 = IOB_1_27;
	pin J21 = IOB_1_2;
	pin J22 = VCCINT;
	pin J23 = GND;
	pin J24 = IOB_5_26;
	pin J25 = IOB_5_33;
	pin J26 = VCCINT;
	pin J27 = IOB_9_59;
	pin J28 = VCCO9;
	pin J29 = IOB_9_45;
	pin J30 = IOB_9_44;
	pin J31 = IOB_9_19;
	pin J32 = IOB_9_24;
	pin J33 = GND;
	pin J34 = IOB_9_7;
	pin K1 = IOB_10_12;
	pin K2 = IOB_10_13;
	pin K3 = IOB_10_15;
	pin K4 = IOB_10_28;
	pin K5 = VCCO10;
	pin K6 = IOB_10_33;
	pin K7 = VCCINT;
	pin K8 = IOB_6_1;
	pin K9 = IOB_6_16;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_1_8;
	pin K15 = VCCO1;
	pin K16 = IOB_1_29;
	pin K17 = IOB_3_6;
	pin K18 = IOB_3_7;
	pin K19 = IOB_3_3;
	pin K20 = GND;
	pin K21 = VCCINT;
	pin K22 = GND;
	pin K23 = VCCINT;
	pin K24 = IOB_5_27;
	pin K25 = VCCO5;
	pin K26 = IOB_5_32;
	pin K27 = IOB_9_58;
	pin K28 = IOB_9_35;
	pin K29 = IOB_9_34;
	pin K30 = GND;
	pin K31 = IOB_9_18;
	pin K32 = IOB_9_13;
	pin K33 = IOB_9_12;
	pin K34 = IOB_9_6;
	pin L1 = IOB_10_7;
	pin L2 = VCCO10;
	pin L3 = IOB_10_14;
	pin L4 = IOB_10_20;
	pin L5 = IOB_10_21;
	pin L6 = IOB_10_32;
	pin L7 = GND;
	pin L8 = IOB_10_35;
	pin L9 = IOB_10_56;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_1_12;
	pin L15 = IOB_1_13;
	pin L16 = IOB_1_28;
	pin L17 = GND;
	pin L18 = IOB_1_46;
	pin L19 = IOB_1_26;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCINT;
	pin L23 = GND;
	pin L24 = VCCAUX;
	pin L25 = IOB_5_5;
	pin L26 = IOB_5_4;
	pin L27 = GND;
	pin L28 = IOB_9_29;
	pin L29 = IOB_9_28;
	pin L30 = IOB_9_17;
	pin L31 = IOB_9_16;
	pin L32 = VCCO9;
	pin L33 = IOB_9_3;
	pin L34 = IOB_9_2;
	pin M1 = IOB_10_6;
	pin M2 = IOB_10_8;
	pin M3 = IOB_10_9;
	pin M4 = GND;
	pin M5 = IOB_10_10;
	pin M6 = IOB_10_11;
	pin M7 = IOB_10_23;
	pin M8 = IOB_10_34;
	pin M9 = VCCO10;
	pin M10 = IOB_10_57;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = IOB_1_33;
	pin M17 = IOB_1_45;
	pin M18 = IOB_1_47;
	pin M19 = VCCO1;
	pin M20 = IOB_1_6;
	pin M21 = VCCINT;
	pin M22 = GND;
	pin M23 = VCCINT;
	pin M24 = GND;
	pin M25 = IOB_9_57;
	pin M26 = IOB_9_56;
	pin M27 = IOB_9_23;
	pin M28 = IOB_9_22;
	pin M29 = VCCO9;
	pin M30 = IOB_9_9;
	pin M31 = IOB_9_8;
	pin M32 = IOB_9_1;
	pin M33 = IOB_9_0;
	pin M34 = GND;
	pin N1 = GND;
	pin N2 = IOB_14_60;
	pin N3 = IOB_14_61;
	pin N4 = IOB_14_63;
	pin N5 = IOB_10_5;
	pin N6 = VCCO10;
	pin N7 = IOB_10_22;
	pin N8 = VCCAUX;
	pin N9 = IOB_10_40;
	pin N10 = IOB_10_41;
	pin N11 = GND;
	pin N12 = IOB_10_54;
	pin N13 = IOB_10_55;
	pin N14 = VCCINT;
	pin N15 = IOB_1_32;
	pin N16 = VCCO1;
	pin N17 = IOB_1_44;
	pin N18 = IOB_1_14;
	pin N19 = IOB_1_15;
	pin N20 = IOB_1_7;
	pin N21 = GND;
	pin N22 = IOB_9_55;
	pin N23 = IOB_9_54;
	pin N24 = VCCINT;
	pin N25 = IOB_9_41;
	pin N26 = VCCO9;
	pin N27 = IOB_9_11;
	pin N28 = VCCINT;
	pin N29 = IOB_9_5;
	pin N30 = IOB_9_4;
	pin N31 = GND;
	pin N32 = IOB_13_53;
	pin N33 = IOB_13_49;
	pin N34 = IOB_13_48;
	pin P1 = IOB_14_54;
	pin P2 = IOB_14_55;
	pin P3 = VCCO14;
	pin P4 = IOB_14_62;
	pin P5 = IOB_10_4;
	pin P6 = IOB_10_2;
	pin P7 = IOB_10_3;
	pin P8 = GND;
	pin P9 = IOB_10_24;
	pin P10 = IOB_10_25;
	pin P11 = IOB_10_38;
	pin P12 = IOB_10_39;
	pin P13 = VCCO10;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = IOB_9_31;
	pin P22 = IOB_9_39;
	pin P23 = VCCO9;
	pin P24 = IOB_9_27;
	pin P25 = VCCAUX;
	pin P26 = IOB_9_40;
	pin P27 = IOB_9_10;
	pin P28 = GND;
	pin P29 = IOB_13_55;
	pin P30 = IOB_13_51;
	pin P31 = IOB_13_50;
	pin P32 = IOB_13_52;
	pin P33 = VCCO13;
	pin P34 = IOB_13_47;
	pin R1 = IOB_14_49;
	pin R2 = IOB_14_50;
	pin R3 = IOB_14_51;
	pin R4 = IOB_14_53;
	pin R5 = GND;
	pin R6 = IOB_14_56;
	pin R7 = IOB_14_57;
	pin R8 = IOB_14_59;
	pin R9 = IOB_10_0;
	pin R10 = VCCO10;
	pin R11 = IOB_10_17;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = CCLK;
	pin R18 = VCCAUX;
	pin R19 = IOB_9_30;
	pin R20 = VCCO9;
	pin R21 = IOB_9_38;
	pin R22 = IOB_9_15;
	pin R23 = IOB_9_14;
	pin R24 = IOB_9_26;
	pin R25 = GND;
	pin R26 = IOB_13_61;
	pin R27 = IOB_13_57;
	pin R28 = IOB_13_56;
	pin R29 = IOB_13_54;
	pin R30 = VCCO13;
	pin R31 = IOB_13_45;
	pin R32 = IOB_13_43;
	pin R33 = IOB_13_42;
	pin R34 = IOB_13_46;
	pin T1 = IOB_14_48;
	pin T2 = GND;
	pin T3 = IOB_14_45;
	pin T4 = IOB_14_52;
	pin T5 = IOB_14_46;
	pin T6 = IOB_14_47;
	pin T7 = VCCO14;
	pin T8 = IOB_14_58;
	pin T9 = VCCAUX;
	pin T10 = IOB_10_1;
	pin T11 = IOB_10_16;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = DIN;
	pin T17 = VCCO0;
	pin T18 = HSWAP_EN;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_13_63;
	pin T24 = IOB_13_59;
	pin T25 = IOB_13_58;
	pin T26 = IOB_13_60;
	pin T27 = VCCO13;
	pin T28 = IOB_13_41;
	pin T29 = IOB_13_39;
	pin T30 = IOB_13_38;
	pin T31 = IOB_13_44;
	pin T32 = GND;
	pin T33 = IOB_13_37;
	pin T34 = IOB_13_36;
	pin U1 = IOB_14_40;
	pin U2 = IOB_14_41;
	pin U3 = IOB_14_44;
	pin U4 = VCCO14;
	pin U5 = IOB_14_34;
	pin U6 = IOB_14_35;
	pin U7 = IOB_14_42;
	pin U8 = IOB_14_43;
	pin U9 = GND;
	pin U10 = IOB_14_37;
	pin U11 = IOB_14_38;
	pin U12 = IOB_14_39;
	pin U13 = RDWR_B;
	pin U14 = VCCO0;
	pin U15 = DONE;
	pin U16 = VCCAUX;
	pin U17 = CSI_B;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = INIT_B;
	pin U22 = PROG_B;
	pin U23 = IOB_13_62;
	pin U24 = VCCO13;
	pin U25 = IOB_13_26;
	pin U26 = IOB_13_35;
	pin U27 = IOB_13_34;
	pin U28 = IOB_13_40;
	pin U29 = GND;
	pin U30 = IOB_13_33;
	pin U31 = IOB_13_32;
	pin U32 = IOB_13_29;
	pin U33 = IOB_13_28;
	pin U34 = VCCO13;
	pin V1 = VCCO14;
	pin V2 = IOB_14_32;
	pin V3 = IOB_14_33;
	pin V4 = IOB_14_28;
	pin V5 = IOB_14_29;
	pin V6 = GND;
	pin V7 = IOB_14_20;
	pin V8 = IOB_14_30;
	pin V9 = IOB_14_31;
	pin V10 = IOB_14_36;
	pin V11 = VCCO14;
	pin V12 = IOB_14_23;
	pin V13 = TMS;
	pin V14 = TCK;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = TDO;
	pin V19 = VCCAUX;
	pin V20 = M2;
	pin V21 = VCCO0;
	pin V22 = VCC_BATT;
	pin V23 = IOB_13_23;
	pin V24 = IOB_13_22;
	pin V25 = IOB_13_27;
	pin V26 = GND;
	pin V27 = IOB_13_12;
	pin V28 = IOB_13_25;
	pin V29 = IOB_13_24;
	pin V30 = IOB_13_16;
	pin V31 = VCCO13;
	pin V32 = IOB_13_20;
	pin V33 = IOB_13_31;
	pin V34 = IOB_13_30;
	pin W1 = IOB_14_24;
	pin W2 = IOB_14_25;
	pin W3 = GND;
	pin W4 = IOB_14_18;
	pin W5 = IOB_14_26;
	pin W6 = IOB_14_27;
	pin W7 = IOB_14_21;
	pin W8 = VCCO14;
	pin W9 = IOB_14_2;
	pin W10 = IOB_14_0;
	pin W11 = IOB_14_1;
	pin W12 = IOB_14_22;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = TDI;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = M0;
	pin W21 = PWRDWN_B;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = IOB_11_61;
	pin W25 = IOB_11_57;
	pin W26 = VCCAUX;
	pin W27 = IOB_13_13;
	pin W28 = VCCO13;
	pin W29 = IOB_13_10;
	pin W30 = IOB_13_17;
	pin W31 = IOB_13_8;
	pin W32 = IOB_13_21;
	pin W33 = GND;
	pin W34 = IOB_13_18;
	pin Y1 = IOB_14_12;
	pin Y2 = IOB_14_16;
	pin Y3 = IOB_14_17;
	pin Y4 = IOB_14_19;
	pin Y5 = VCCO14;
	pin Y6 = IOB_14_6;
	pin Y7 = IOB_14_4;
	pin Y8 = IOB_14_5;
	pin Y9 = IOB_14_3;
	pin Y10 = GND;
	pin Y11 = IOB_12_59;
	pin Y12 = IOB_12_46;
	pin Y13 = IOB_12_47;
	pin Y14 = IOB_12_55;
	pin Y15 = VCCO12;
	pin Y16 = IOB_12_39;
	pin Y17 = VCCAUX;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = IOB_11_60;
	pin Y25 = VCCO11;
	pin Y26 = IOB_11_56;
	pin Y27 = IOB_13_1;
	pin Y28 = IOB_13_0;
	pin Y29 = IOB_13_11;
	pin Y30 = GND;
	pin Y31 = IOB_13_9;
	pin Y32 = IOB_13_15;
	pin Y33 = IOB_13_14;
	pin Y34 = IOB_13_19;
	pin AA1 = IOB_14_13;
	pin AA2 = VCCO14;
	pin AA3 = IOB_14_10;
	pin AA4 = IOB_14_14;
	pin AA5 = IOB_14_15;
	pin AA6 = IOB_14_7;
	pin AA7 = GND;
	pin AA8 = IOB_12_48;
	pin AA9 = IOB_12_49;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_12_58;
	pin AA12 = VCCO12;
	pin AA13 = IOB_12_54;
	pin AA15 = IOB_12_38;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA22 = VCCO11;
	pin AA23 = IOB_11_31;
	pin AA24 = IOB_11_30;
	pin AA25 = IOB_11_47;
	pin AA26 = IOB_11_46;
	pin AA27 = GND;
	pin AA28 = IOB_11_63;
	pin AA29 = IOB_11_62;
	pin AA30 = IOB_11_58;
	pin AA31 = IOB_13_2;
	pin AA32 = VCCO13;
	pin AA33 = IOB_13_5;
	pin AA34 = IOB_13_4;
	pin AB1 = IOB_14_8;
	pin AB2 = IOB_14_9;
	pin AB3 = IOB_14_11;
	pin AB4 = GND;
	pin AB5 = IOB_12_62;
	pin AB6 = IOB_12_63;
	pin AB7 = VCCINT;
	pin AB8 = IOB_12_40;
	pin AB9 = VCCO12;
	pin AB10 = IOB_12_14;
	pin AB11 = VCCINT;
	pin AB12 = IOB_12_6;
	pin AB13 = IOB_12_7;
	pin AB14 = GND;
	pin AB15 = IOB_2_12;
	pin AB16 = IOB_2_20;
	pin AB17 = IOB_2_21;
	pin AB18 = IOB_2_30;
	pin AB19 = VCCO2;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = IOB_11_7;
	pin AB23 = IOB_11_6;
	pin AB24 = GND;
	pin AB25 = IOB_11_25;
	pin AB26 = IOB_11_24;
	pin AB27 = VCCAUX;
	pin AB28 = IOB_11_42;
	pin AB29 = VCCO11;
	pin AB30 = IOB_11_59;
	pin AB31 = IOB_13_3;
	pin AB32 = IOB_13_7;
	pin AB33 = IOB_13_6;
	pin AB34 = GND;
	pin AC1 = GND;
	pin AC2 = IOB_12_60;
	pin AC3 = IOB_12_61;
	pin AC4 = IOB_12_52;
	pin AC5 = IOB_12_53;
	pin AC6 = VCCO12;
	pin AC7 = IOB_12_41;
	pin AC8 = IOB_12_30;
	pin AC9 = IOB_12_31;
	pin AC10 = IOB_12_15;
	pin AC11 = GND;
	pin AC12 = VCCINT;
	pin AC13 = GND;
	pin AC14 = VCCINT;
	pin AC15 = IOB_2_13;
	pin AC16 = VCCO2;
	pin AC17 = IOB_2_24;
	pin AC18 = VCCINT;
	pin AC19 = IOB_2_31;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = VCCINT;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_11_19;
	pin AC26 = VCCO11;
	pin AC27 = IOB_11_26;
	pin AC28 = IOB_11_43;
	pin AC29 = IOB_11_51;
	pin AC30 = IOB_11_50;
	pin AC31 = GND;
	pin AC32 = IOB_11_53;
	pin AC33 = IOB_11_52;
	pin AC34 = IOB_11_48;
	pin AD1 = IOB_12_56;
	pin AD2 = IOB_12_57;
	pin AD3 = VCCO12;
	pin AD4 = IOB_12_36;
	pin AD5 = IOB_12_42;
	pin AD6 = IOB_12_43;
	pin AD7 = IOB_12_16;
	pin AD8 = GND;
	pin AD9 = IOB_8_56;
	pin AD10 = IOB_8_57;
	pin AD11 = VCCAUX;
	pin AD12 = GND;
	pin AD13 = VCCINT;
	pin AD14 = GND;
	pin AD15 = VCCINT;
	pin AD16 = IOB_2_29;
	pin AD17 = IOB_2_25;
	pin AD18 = GND;
	pin AD19 = IOB_2_35;
	pin AD20 = IOB_2_46;
	pin AD21 = IOB_2_47;
	pin AD22 = GND;
	pin AD23 = VCCINT;
	pin AD24 = GND;
	pin AD25 = VCCINT;
	pin AD26 = IOB_11_18;
	pin AD27 = IOB_11_27;
	pin AD28 = GND;
	pin AD29 = IOB_11_34;
	pin AD30 = IOB_11_41;
	pin AD31 = IOB_11_40;
	pin AD32 = IOB_11_44;
	pin AD33 = VCCO11;
	pin AD34 = IOB_11_49;
	pin AE1 = IOB_12_50;
	pin AE2 = IOB_12_44;
	pin AE3 = IOB_12_45;
	pin AE4 = IOB_12_37;
	pin AE5 = GND;
	pin AE6 = IOB_12_26;
	pin AE7 = IOB_12_17;
	pin AE8 = IOB_12_10;
	pin AE9 = IOB_8_24;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_13;
	pin AE12 = VCCINT;
	pin AE13 = GND;
	pin AE14 = VCCINT;
	pin AE15 = GND;
	pin AE16 = IOB_4_4;
	pin AE17 = IOB_4_5;
	pin AE18 = IOB_4_14;
	pin AE19 = IOB_2_34;
	pin AE20 = VCCO2;
	pin AE21 = IOB_2_3;
	pin AE22 = VCCINT;
	pin AE23 = GND;
	pin AE24 = VCCINT;
	pin AE25 = GND;
	pin AE26 = IOB_7_58;
	pin AE27 = IOB_7_60;
	pin AE28 = VCCINT;
	pin AE29 = IOB_11_35;
	pin AE30 = VCCO11;
	pin AE31 = IOB_11_32;
	pin AE32 = IOB_11_45;
	pin AE33 = IOB_11_55;
	pin AE34 = IOB_11_54;
	pin AF1 = IOB_12_51;
	pin AF2 = GND;
	pin AF3 = IOB_12_28;
	pin AF4 = IOB_12_24;
	pin AF5 = IOB_12_25;
	pin AF6 = IOB_12_27;
	pin AF7 = VCCO12;
	pin AF8 = IOB_12_11;
	pin AF9 = VCCINT;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_12;
	pin AF12 = GND;
	pin AF13 = VCCINT;
	pin AF14 = IOB_2_5;
	pin AF15 = IOB_2_28;
	pin AF16 = IOB_4_12;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_15;
	pin AF19 = VCCINT;
	pin AF20 = IOB_2_6;
	pin AF21 = IOB_2_2;
	pin AF22 = GND;
	pin AF23 = VCCINT;
	pin AF24 = IOB_7_22;
	pin AF25 = VCCAUX;
	pin AF26 = IOB_7_59;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_61;
	pin AF29 = IOB_11_17;
	pin AF30 = IOB_11_16;
	pin AF31 = IOB_11_33;
	pin AF32 = GND;
	pin AF33 = IOB_11_37;
	pin AF34 = IOB_11_36;
	pin AG1 = IOB_12_32;
	pin AG2 = IOB_12_33;
	pin AG3 = IOB_12_29;
	pin AG4 = VCCO12;
	pin AG5 = IOB_12_18;
	pin AG6 = IOB_12_19;
	pin AG7 = IOB_12_2;
	pin AG8 = IOB_12_3;
	pin AG9 = GND;
	pin AG10 = IOB_8_4;
	pin AG11 = IOB_8_30;
	pin AG12 = VCCAUX;
	pin AG13 = IOB_2_4;
	pin AG14 = VCCO2;
	pin AG15 = IOB_2_37;
	pin AG16 = IOB_4_13;
	pin AG17 = IOB_4_6;
	pin AG18 = IOB_4_7;
	pin AG19 = GND;
	pin AG20 = IOB_2_39;
	pin AG21 = IOB_2_7;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_23;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_21;
	pin AG26 = IOB_7_20;
	pin AG27 = IOB_7_49;
	pin AG28 = IOB_7_48;
	pin AG29 = GND;
	pin AG30 = IOB_11_23;
	pin AG31 = IOB_11_22;
	pin AG32 = IOB_11_39;
	pin AG33 = IOB_11_38;
	pin AG34 = VCCO11;
	pin AH1 = VCCO12;
	pin AH2 = IOB_12_34;
	pin AH3 = IOB_12_35;
	pin AH4 = IOB_12_8;
	pin AH5 = IOB_12_9;
	pin AH6 = GND;
	pin AH7 = IOB_8_40;
	pin AH8 = IOB_8_41;
	pin AH9 = VCCAUX;
	pin AH10 = IOB_8_5;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_31;
	pin AH13 = VCCINT;
	pin AH14 = IOB_2_36;
	pin AH15 = VCCINT;
	pin AH16 = GND;
	pin AH17 = IOB_4_0;
	pin AH18 = IOB_4_10;
	pin AH19 = IOB_4_11;
	pin AH20 = IOB_2_38;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_10;
	pin AH23 = IOB_7_19;
	pin AH24 = IOB_7_18;
	pin AH25 = IOB_7_8;
	pin AH26 = GND;
	pin AH27 = IOB_7_32;
	pin AH28 = IOB_7_53;
	pin AH29 = IOB_7_52;
	pin AH30 = IOB_11_0;
	pin AH31 = VCCO11;
	pin AH32 = IOB_11_21;
	pin AH33 = IOB_11_20;
	pin AH34 = IOB_11_28;
	pin AJ1 = IOB_12_20;
	pin AJ2 = IOB_12_21;
	pin AJ3 = GND;
	pin AJ4 = IOB_8_60;
	pin AJ5 = IOB_8_52;
	pin AJ6 = IOB_8_53;
	pin AJ7 = IOB_8_50;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_34;
	pin AJ10 = IOB_8_35;
	pin AJ11 = IOB_8_19;
	pin AJ12 = IOB_8_23;
	pin AJ13 = GND;
	pin AJ14 = IOB_2_40;
	pin AJ15 = IOB_2_41;
	pin AJ16 = VCCAUX;
	pin AJ17 = IOB_4_1;
	pin AJ18 = VCCO4;
	pin AJ19 = IOB_4_3;
	pin AJ20 = IOB_2_43;
	pin AJ21 = IOB_2_14;
	pin AJ22 = IOB_2_15;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_26;
	pin AJ25 = IOB_7_9;
	pin AJ26 = VCCAUX;
	pin AJ27 = IOB_7_33;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_62;
	pin AJ30 = IOB_11_1;
	pin AJ31 = IOB_11_9;
	pin AJ32 = IOB_11_8;
	pin AJ33 = GND;
	pin AJ34 = IOB_11_29;
	pin AK1 = IOB_12_22;
	pin AK2 = IOB_12_12;
	pin AK3 = IOB_12_13;
	pin AK4 = IOB_8_61;
	pin AK5 = VCCO8;
	pin AK6 = IOB_8_44;
	pin AK7 = IOB_8_51;
	pin AK8 = IOB_8_42;
	pin AK9 = IOB_8_8;
	pin AK10 = GND;
	pin AK11 = IOB_8_18;
	pin AK12 = IOB_8_22;
	pin AK13 = IOB_8_47;
	pin AK14 = IOB_2_8;
	pin AK15 = VCCO2;
	pin AK16 = IOB_2_32;
	pin AK17 = IOB_4_8;
	pin AK18 = IOB_4_9;
	pin AK19 = IOB_4_2;
	pin AK20 = GND;
	pin AK21 = IOB_7_55;
	pin AK22 = IOB_7_39;
	pin AK23 = IOB_7_38;
	pin AK24 = IOB_7_27;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_12;
	pin AK27 = IOB_7_25;
	pin AK28 = IOB_7_24;
	pin AK29 = IOB_7_63;
	pin AK30 = GND;
	pin AK31 = IOB_11_15;
	pin AK32 = IOB_11_14;
	pin AK33 = IOB_11_13;
	pin AK34 = IOB_11_12;
	pin AL1 = IOB_12_23;
	pin AL2 = VCCO12;
	pin AL3 = IOB_12_0;
	pin AL4 = IOB_8_62;
	pin AL5 = IOB_8_63;
	pin AL6 = IOB_8_45;
	pin AL7 = GND;
	pin AL8 = IOB_8_43;
	pin AL9 = IOB_8_9;
	pin AL10 = IOB_8_14;
	pin AL11 = IOB_8_15;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_46;
	pin AL14 = IOB_2_9;
	pin AL15 = IOB_2_44;
	pin AL16 = IOB_2_33;
	pin AL17 = GND;
	pin AL18 = IOB_2_19;
	pin AL19 = IOB_2_22;
	pin AL20 = IOB_2_42;
	pin AL21 = IOB_7_54;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_3;
	pin AL24 = IOB_7_15;
	pin AL25 = IOB_7_14;
	pin AL26 = IOB_7_13;
	pin AL27 = GND;
	pin AL28 = IOB_7_37;
	pin AL29 = IOB_7_36;
	pin AL30 = IOB_7_44;
	pin AL31 = IOB_11_2;
	pin AL32 = VCCO11;
	pin AL33 = IOB_11_5;
	pin AL34 = IOB_11_4;
	pin AM1 = IOB_12_4;
	pin AM2 = IOB_12_5;
	pin AM3 = IOB_12_1;
	pin AM4 = GND;
	pin AM5 = IOB_8_36;
	pin AM6 = IOB_8_37;
	pin AM7 = IOB_8_28;
	pin AM8 = IOB_8_20;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_26;
	pin AM11 = IOB_8_10;
	pin AM12 = IOB_8_11;
	pin AM13 = IOB_8_39;
	pin AM14 = GND;
	pin AM15 = IOB_2_45;
	pin AM16 = IOB_2_16;
	pin AM17 = IOB_2_17;
	pin AM18 = IOB_2_18;
	pin AM19 = VCCO2;
	pin AM20 = IOB_2_23;
	pin AM21 = IOB_7_47;
	pin AM22 = IOB_7_46;
	pin AM23 = IOB_7_2;
	pin AM24 = GND;
	pin AM25 = IOB_7_0;
	pin AM26 = IOB_7_5;
	pin AM27 = IOB_7_4;
	pin AM28 = IOB_7_16;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_45;
	pin AM31 = IOB_11_3;
	pin AM32 = IOB_11_11;
	pin AM33 = IOB_11_10;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = IOB_8_48;
	pin AN3 = IOB_8_49;
	pin AN4 = IOB_8_58;
	pin AN5 = IOB_8_32;
	pin AN6 = VCCO8;
	pin AN7 = IOB_8_29;
	pin AN8 = IOB_8_21;
	pin AN9 = IOB_8_0;
	pin AN10 = IOB_8_27;
	pin AN11 = GND;
	pin AN12 = IOB_8_3;
	pin AN13 = IOB_8_38;
	pin AN14 = IOB_8_55;
	pin AN15 = IOB_2_0;
	pin AN16 = VCCO2;
	pin AN17 = SYSMON0_VREFN;
	pin AN18 = SYSMON0_VREFP;
	pin AN19 = SYSMON0_AVSS;
	pin AN20 = IOB_2_27;
	pin AN21 = GND;
	pin AN22 = IOB_7_11;
	pin AN23 = IOB_7_10;
	pin AN24 = IOB_7_6;
	pin AN25 = IOB_7_1;
	pin AN26 = VCCO7;
	pin AN27 = IOB_7_42;
	pin AN28 = IOB_7_17;
	pin AN29 = IOB_7_28;
	pin AN30 = IOB_7_50;
	pin AN31 = GND;
	pin AN32 = IOB_7_57;
	pin AN33 = IOB_7_56;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = VCCO8;
	pin AP4 = IOB_8_59;
	pin AP5 = IOB_8_33;
	pin AP6 = IOB_8_16;
	pin AP7 = IOB_8_17;
	pin AP8 = GND;
	pin AP9 = IOB_8_1;
	pin AP10 = IOB_8_6;
	pin AP11 = IOB_8_7;
	pin AP12 = IOB_8_2;
	pin AP13 = VCCO8;
	pin AP14 = IOB_8_54;
	pin AP15 = IOB_2_1;
	pin AP16 = GND;
	pin AP17 = SYSMON0_VN;
	pin AP18 = SYSMON0_VP;
	pin AP19 = SYSMON0_AVDD;
	pin AP20 = IOB_2_26;
	pin AP21 = IOB_7_31;
	pin AP22 = IOB_7_30;
	pin AP23 = VCCO7;
	pin AP24 = IOB_7_7;
	pin AP25 = IOB_7_35;
	pin AP26 = IOB_7_34;
	pin AP27 = IOB_7_43;
	pin AP28 = GND;
	pin AP29 = IOB_7_29;
	pin AP30 = IOB_7_51;
	pin AP31 = IOB_7_41;
	pin AP32 = IOB_7_40;
	pin AP33 = VCCO7;
}

// xc4vlx100-ff1513 xc4vlx160-ff1513 xc4vlx200-ff1513
bond BOND8 {
	pin A2 = GND;
	pin A3 = IOB_10_61;
	pin A4 = IOB_10_62;
	pin A5 = IOB_10_63;
	pin A6 = IOB_6_11;
	pin A7 = VCCO6;
	pin A8 = IOB_6_18;
	pin A9 = IOB_6_19;
	pin A10 = IOB_6_52;
	pin A11 = IOB_6_53;
	pin A12 = GND;
	pin A13 = IOB_6_62;
	pin A14 = IOB_6_63;
	pin A15 = IOB_6_38;
	pin A16 = IOB_1_1;
	pin A17 = VCCO1;
	pin A18 = IOB_1_77;
	pin A19 = SYSMON1_AVSS;
	pin A20 = SYSMON1_VN;
	pin A21 = SYSMON1_VP;
	pin A22 = GND;
	pin A23 = IOB_1_70;
	pin A24 = IOB_1_71;
	pin A25 = IOB_1_50;
	pin A26 = IOB_5_62;
	pin A27 = VCCO5;
	pin A28 = IOB_5_51;
	pin A29 = IOB_5_50;
	pin A30 = IOB_5_57;
	pin A31 = IOB_5_56;
	pin A32 = GND;
	pin A33 = IOB_5_37;
	pin A34 = IOB_5_36;
	pin A35 = IOB_5_7;
	pin A36 = IOB_5_6;
	pin A37 = VCCO5;
	pin A38 = GND;
	pin B1 = GND;
	pin B3 = IOB_10_60;
	pin B4 = VCCO10;
	pin B5 = IOB_10_59;
	pin B6 = IOB_6_10;
	pin B7 = IOB_6_25;
	pin B8 = IOB_6_33;
	pin B9 = GND;
	pin B10 = IOB_6_49;
	pin B11 = IOB_6_34;
	pin B12 = IOB_6_35;
	pin B13 = IOB_6_59;
	pin B14 = VCCO6;
	pin B15 = IOB_6_39;
	pin B16 = IOB_1_0;
	pin B17 = IOB_1_49;
	pin B18 = IOB_1_76;
	pin B19 = GND;
	pin B20 = SYSMON1_VREFN;
	pin B21 = SYSMON1_VREFP;
	pin B22 = SYSMON1_AVDD;
	pin B23 = IOB_1_18;
	pin B24 = VCCO1;
	pin B25 = IOB_1_51;
	pin B26 = IOB_5_63;
	pin B27 = IOB_5_46;
	pin B28 = IOB_5_39;
	pin B29 = GND;
	pin B30 = IOB_5_23;
	pin B31 = IOB_5_22;
	pin B32 = IOB_5_27;
	pin B33 = IOB_5_26;
	pin B34 = VCCO5;
	pin B35 = IOB_5_17;
	pin B36 = IOB_5_3;
	pin B37 = IOB_5_2;
	pin B39 = GND;
	pin C1 = VCCO10;
	pin C2 = IOB_10_52;
	pin C3 = IOB_10_53;
	pin C4 = IOB_10_57;
	pin C5 = IOB_10_58;
	pin C6 = GND;
	pin C7 = IOB_6_24;
	pin C8 = IOB_6_32;
	pin C9 = IOB_6_41;
	pin C10 = IOB_6_48;
	pin C11 = VCCO6;
	pin C12 = IOB_6_27;
	pin C13 = IOB_6_58;
	pin C14 = IOB_6_54;
	pin C15 = IOB_6_22;
	pin C16 = GND;
	pin C17 = IOB_1_48;
	pin C18 = IOB_1_40;
	pin C19 = IOB_1_41;
	pin C20 = IOB_1_47;
	pin C21 = VCCO1;
	pin C22 = IOB_1_38;
	pin C23 = IOB_1_19;
	pin C24 = IOB_1_74;
	pin C25 = IOB_1_54;
	pin C26 = GND;
	pin C27 = IOB_5_47;
	pin C28 = IOB_5_38;
	pin C29 = IOB_5_35;
	pin C30 = IOB_5_34;
	pin C31 = VCCO5;
	pin C32 = IOB_5_41;
	pin C33 = IOB_5_21;
	pin C34 = IOB_5_20;
	pin C35 = IOB_5_16;
	pin C36 = GND;
	pin C37 = IOB_9_61;
	pin C38 = IOB_9_60;
	pin C39 = IOB_9_49;
	pin D1 = IOB_10_32;
	pin D2 = IOB_10_33;
	pin D3 = GND;
	pin D4 = IOB_10_56;
	pin D5 = IOB_10_54;
	pin D6 = IOB_10_55;
	pin D7 = IOB_6_13;
	pin D8 = VCCO6;
	pin D9 = IOB_6_40;
	pin D10 = IOB_6_56;
	pin D11 = IOB_6_57;
	pin D12 = IOB_6_26;
	pin D13 = GND;
	pin D14 = IOB_6_55;
	pin D15 = IOB_6_23;
	pin D16 = IOB_6_14;
	pin D17 = IOB_1_53;
	pin D18 = VCCO1;
	pin D19 = IOB_1_45;
	pin D20 = IOB_1_46;
	pin D21 = IOB_1_42;
	pin D22 = IOB_1_39;
	pin D23 = GND;
	pin D24 = IOB_1_75;
	pin D25 = IOB_1_55;
	pin D26 = IOB_1_10;
	pin D27 = IOB_5_58;
	pin D28 = VCCO5;
	pin D29 = IOB_5_53;
	pin D30 = IOB_5_49;
	pin D31 = IOB_5_48;
	pin D32 = IOB_5_40;
	pin D33 = GND;
	pin D34 = IOB_9_63;
	pin D35 = IOB_9_62;
	pin D36 = IOB_9_55;
	pin D37 = IOB_9_54;
	pin D38 = VCCO9;
	pin D39 = IOB_9_48;
	pin E1 = IOB_10_28;
	pin E2 = IOB_10_29;
	pin E3 = IOB_10_34;
	pin E4 = IOB_10_35;
	pin E5 = VCCO10;
	pin E6 = IOB_10_51;
	pin E7 = IOB_6_12;
	pin E8 = IOB_6_17;
	pin E9 = IOB_6_29;
	pin E10 = GND;
	pin E11 = IOB_6_60;
	pin E12 = IOB_6_61;
	pin E13 = IOB_6_51;
	pin E14 = IOB_6_46;
	pin E15 = VCCO6;
	pin E16 = IOB_6_15;
	pin E17 = IOB_1_52;
	pin E18 = IOB_1_17;
	pin E19 = IOB_1_44;
	pin E20 = GND;
	pin E21 = IOB_1_43;
	pin E22 = IOB_1_22;
	pin E23 = VCCINT;
	pin E24 = IOB_1_78;
	pin E25 = VCCO1;
	pin E26 = IOB_1_11;
	pin E27 = IOB_5_59;
	pin E28 = IOB_5_61;
	pin E29 = IOB_5_52;
	pin E30 = GND;
	pin E31 = IOB_5_33;
	pin E32 = IOB_5_32;
	pin E33 = IOB_5_13;
	pin E34 = IOB_9_59;
	pin E35 = VCCO9;
	pin E36 = IOB_9_51;
	pin E37 = IOB_9_43;
	pin E38 = IOB_9_42;
	pin E39 = IOB_9_37;
	pin F1 = IOB_10_17;
	pin F2 = VCCO10;
	pin F3 = IOB_10_40;
	pin F4 = IOB_10_41;
	pin F5 = IOB_10_45;
	pin F6 = IOB_10_50;
	pin F7 = GND;
	pin F8 = IOB_6_16;
	pin F9 = IOB_6_28;
	pin F10 = VCCINT;
	pin F11 = IOB_6_37;
	pin F12 = VCCO6;
	pin F13 = IOB_6_50;
	pin F14 = IOB_6_47;
	pin F15 = IOB_6_6;
	pin F16 = IOB_6_7;
	pin F17 = GND;
	pin F18 = IOB_1_16;
	pin F19 = IOB_1_36;
	pin F20 = VCCINT;
	pin F21 = IOB_1_30;
	pin F22 = VCCO1;
	pin F23 = IOB_1_23;
	pin F24 = IOB_1_79;
	pin F25 = IOB_1_14;
	pin F26 = IOB_1_15;
	pin F27 = GND;
	pin F28 = IOB_5_60;
	pin F29 = IOB_5_45;
	pin F30 = VCCINT;
	pin F31 = IOB_5_19;
	pin F32 = VCCO5;
	pin F33 = IOB_5_12;
	pin F34 = IOB_9_58;
	pin F35 = IOB_9_57;
	pin F36 = IOB_9_50;
	pin F37 = GND;
	pin F38 = IOB_9_33;
	pin F39 = IOB_9_36;
	pin G1 = IOB_10_16;
	pin G2 = IOB_10_20;
	pin G3 = IOB_10_21;
	pin G4 = GND;
	pin G5 = IOB_10_44;
	pin G6 = IOB_10_46;
	pin G7 = IOB_10_47;
	pin G8 = IOB_6_4;
	pin G9 = VCCO6;
	pin G10 = IOB_6_21;
	pin G11 = IOB_6_36;
	pin G12 = IOB_6_42;
	pin G13 = IOB_6_43;
	pin G14 = GND;
	pin G15 = IOB_1_4;
	pin G16 = IOB_1_5;
	pin G17 = VCCINT;
	pin G18 = IOB_1_21;
	pin G19 = VCCO1;
	pin G20 = IOB_1_37;
	pin G21 = VCCAUX;
	pin G22 = IOB_1_31;
	pin G23 = IOB_1_26;
	pin G24 = GND;
	pin G25 = IOB_5_55;
	pin G26 = IOB_5_54;
	pin G27 = VCCINT;
	pin G28 = IOB_5_44;
	pin G29 = VCCO5;
	pin G30 = IOB_5_29;
	pin G31 = IOB_5_18;
	pin G32 = IOB_5_9;
	pin G33 = IOB_5_8;
	pin G34 = GND;
	pin G35 = IOB_9_56;
	pin G36 = IOB_9_45;
	pin G37 = IOB_9_44;
	pin G38 = IOB_9_32;
	pin G39 = VCCO9;
	pin H1 = GND;
	pin H2 = IOB_14_58;
	pin H3 = IOB_14_59;
	pin H4 = IOB_14_63;
	pin H5 = IOB_10_23;
	pin H6 = VCCO10;
	pin H7 = IOB_10_49;
	pin H8 = VCCAUX;
	pin H9 = IOB_6_5;
	pin H10 = IOB_6_20;
	pin H11 = GND;
	pin H12 = IOB_6_45;
	pin H13 = IOB_6_30;
	pin H14 = VCCINT;
	pin H15 = IOB_1_8;
	pin H16 = VCCO1;
	pin H17 = IOB_1_20;
	pin H18 = VCCAUX;
	pin H19 = DXN;
	pin H20 = DXP;
	pin H21 = GND;
	pin H22 = IOB_1_34;
	pin H23 = IOB_1_27;
	pin H24 = VCCINT;
	pin H25 = IOB_5_31;
	pin H26 = VCCO5;
	pin H27 = IOB_5_42;
	pin H28 = VCCAUX;
	pin H29 = IOB_5_28;
	pin H30 = IOB_5_11;
	pin H31 = GND;
	pin H32 = VCCINT;
	pin H33 = IOB_9_53;
	pin H34 = IOB_9_52;
	pin H35 = IOB_9_41;
	pin H36 = VCCO9;
	pin H37 = IOB_9_29;
	pin H38 = IOB_9_28;
	pin H39 = IOB_9_19;
	pin J1 = IOB_14_56;
	pin J2 = IOB_14_57;
	pin J3 = VCCO14;
	pin J4 = IOB_14_62;
	pin J5 = IOB_10_22;
	pin J6 = IOB_10_19;
	pin J7 = IOB_10_48;
	pin J8 = GND;
	pin J9 = IOB_6_8;
	pin J10 = IOB_6_9;
	pin J11 = VCCINT;
	pin J12 = IOB_6_44;
	pin J13 = VCCO6;
	pin J14 = IOB_6_31;
	pin J15 = VCCAUX;
	pin J16 = IOB_1_9;
	pin J17 = IOB_1_57;
	pin J18 = GND;
	pin J19 = IOB_3_13;
	pin J20 = IOB_3_8;
	pin J21 = IOB_3_9;
	pin J22 = IOB_1_35;
	pin J23 = VCCO1;
	pin J24 = IOB_1_58;
	pin J25 = VCCAUX;
	pin J26 = IOB_5_30;
	pin J27 = IOB_5_43;
	pin J28 = GND;
	pin J29 = IOB_5_25;
	pin J30 = IOB_5_10;
	pin J31 = IOB_5_5;
	pin J32 = IOB_9_47;
	pin J33 = VCCO9;
	pin J34 = IOB_9_35;
	pin J35 = IOB_9_40;
	pin J36 = IOB_9_23;
	pin J37 = IOB_9_22;
	pin J38 = GND;
	pin J39 = IOB_9_18;
	pin K1 = IOB_14_52;
	pin K2 = IOB_14_53;
	pin K3 = IOB_14_60;
	pin K4 = IOB_14_61;
	pin K5 = GND;
	pin K6 = IOB_10_18;
	pin K7 = IOB_10_25;
	pin K8 = VCCINT;
	pin K9 = IOB_6_0;
	pin K10 = VCCO6;
	pin K11 = IOB_6_3;
	pin K12 = VCCAUX;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_1_13;
	pin K17 = IOB_1_56;
	pin K18 = VCCINT;
	pin K19 = IOB_3_12;
	pin K20 = VCCO3;
	pin K21 = IOB_3_0;
	pin K22 = VCCAUX;
	pin K23 = IOB_1_62;
	pin K24 = IOB_1_59;
	pin K25 = GND;
	pin K26 = VCCINT;
	pin K27 = GND;
	pin K28 = VCCINT;
	pin K29 = IOB_5_24;
	pin K30 = VCCO5;
	pin K31 = IOB_5_4;
	pin K32 = IOB_9_46;
	pin K33 = IOB_9_31;
	pin K34 = IOB_9_34;
	pin K35 = GND;
	pin K36 = IOB_9_21;
	pin K37 = IOB_9_11;
	pin K38 = IOB_9_10;
	pin K39 = IOB_9_5;
	pin L1 = IOB_14_45;
	pin L2 = GND;
	pin L3 = IOB_14_50;
	pin L4 = IOB_14_51;
	pin L5 = IOB_14_55;
	pin L6 = IOB_10_7;
	pin L7 = VCCO10;
	pin L8 = IOB_10_24;
	pin L9 = VCCAUX;
	pin L10 = IOB_6_1;
	pin L11 = IOB_6_2;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = IOB_1_12;
	pin L17 = VCCO1;
	pin L18 = IOB_1_25;
	pin L19 = IOB_3_4;
	pin L20 = IOB_3_5;
	pin L21 = IOB_3_1;
	pin L22 = GND;
	pin L23 = VCCINT;
	pin L24 = IOB_1_63;
	pin L25 = VCCINT;
	pin L26 = GND;
	pin L27 = VCCO5;
	pin L28 = IOB_5_14;
	pin L29 = VCCAUX;
	pin L30 = IOB_5_1;
	pin L31 = IOB_5_0;
	pin L32 = GND;
	pin L33 = IOB_9_30;
	pin L34 = IOB_9_25;
	pin L35 = IOB_9_24;
	pin L36 = IOB_9_20;
	pin L37 = VCCO9;
	pin L38 = IOB_9_3;
	pin L39 = IOB_9_4;
	pin M1 = IOB_14_44;
	pin M2 = IOB_14_48;
	pin M3 = IOB_14_49;
	pin M4 = VCCO14;
	pin M5 = IOB_14_54;
	pin M6 = IOB_10_6;
	pin M7 = IOB_10_10;
	pin M8 = IOB_10_11;
	pin M9 = GND;
	pin M10 = IOB_10_37;
	pin M11 = IOB_10_43;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = IOB_1_61;
	pin M18 = IOB_1_24;
	pin M19 = GND;
	pin M20 = IOB_3_6;
	pin M21 = IOB_3_7;
	pin M22 = IOB_3_10;
	pin M23 = IOB_1_66;
	pin M24 = VCCO1;
	pin M25 = IOB_1_7;
	pin M26 = VCCINT;
	pin M27 = IOB_5_15;
	pin M28 = VCCINT;
	pin M29 = GND;
	pin M30 = IOB_9_39;
	pin M31 = IOB_9_38;
	pin M32 = VCCINT;
	pin M33 = IOB_9_17;
	pin M34 = VCCO9;
	pin M35 = IOB_9_13;
	pin M36 = IOB_9_1;
	pin M37 = IOB_9_0;
	pin M38 = IOB_9_2;
	pin M39 = GND;
	pin N1 = VCCO14;
	pin N2 = IOB_14_38;
	pin N3 = IOB_14_39;
	pin N4 = IOB_14_46;
	pin N5 = IOB_14_47;
	pin N6 = GND;
	pin N7 = IOB_10_5;
	pin N8 = IOB_10_8;
	pin N9 = VCCINT;
	pin N10 = IOB_10_36;
	pin N11 = VCCO10;
	pin N12 = IOB_10_42;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = IOB_1_60;
	pin N18 = IOB_1_28;
	pin N19 = VCCINT;
	pin N20 = IOB_3_14;
	pin N21 = VCCO3;
	pin N22 = IOB_3_11;
	pin N23 = IOB_1_67;
	pin N24 = IOB_1_6;
	pin N25 = VCCINT;
	pin N26 = GND;
	pin N27 = VCCINT;
	pin N28 = GND;
	pin N29 = VCCINT;
	pin N30 = IOB_9_27;
	pin N31 = VCCO9;
	pin N32 = IOB_9_16;
	pin N33 = IOB_9_9;
	pin N34 = IOB_9_8;
	pin N35 = IOB_9_12;
	pin N36 = GND;
	pin N37 = IOB_13_55;
	pin N38 = IOB_13_54;
	pin N39 = IOB_13_53;
	pin P1 = IOB_14_32;
	pin P2 = IOB_14_33;
	pin P3 = GND;
	pin P4 = IOB_14_40;
	pin P5 = IOB_14_41;
	pin P6 = IOB_14_43;
	pin P7 = IOB_10_4;
	pin P8 = VCCO10;
	pin P9 = IOB_10_9;
	pin P10 = VCCAUX;
	pin P11 = IOB_10_15;
	pin P12 = IOB_10_27;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_1_65;
	pin P18 = VCCO1;
	pin P19 = IOB_1_29;
	pin P20 = IOB_3_15;
	pin P21 = IOB_3_2;
	pin P22 = IOB_3_3;
	pin P23 = GND;
	pin P24 = VCCINT;
	pin P25 = GND;
	pin P26 = VCCINT;
	pin P27 = GND;
	pin P28 = VCCO9;
	pin P29 = IOB_9_26;
	pin P30 = VCCAUX;
	pin P31 = IOB_9_7;
	pin P32 = IOB_9_6;
	pin P33 = GND;
	pin P34 = IOB_13_61;
	pin P35 = IOB_13_60;
	pin P36 = IOB_13_57;
	pin P37 = IOB_13_56;
	pin P38 = VCCO13;
	pin P39 = IOB_13_52;
	pin R1 = IOB_14_24;
	pin R2 = IOB_14_25;
	pin R3 = IOB_14_28;
	pin R4 = IOB_14_29;
	pin R5 = VCCO14;
	pin R6 = IOB_14_42;
	pin R7 = VCCINT;
	pin R8 = IOB_10_2;
	pin R9 = IOB_10_3;
	pin R10 = GND;
	pin R11 = IOB_10_14;
	pin R12 = IOB_10_26;
	pin R13 = VCCINT;
	pin R14 = IOB_10_31;
	pin R15 = VCCO10;
	pin R16 = IOB_10_39;
	pin R17 = IOB_1_64;
	pin R18 = IOB_1_68;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = IOB_1_2;
	pin R23 = VCCINT;
	pin R24 = GND;
	pin R25 = VCCINT;
	pin R26 = GND;
	pin R27 = VCCINT;
	pin R28 = IOB_9_15;
	pin R29 = IOB_9_14;
	pin R30 = GND;
	pin R31 = IOB_13_63;
	pin R32 = IOB_13_62;
	pin R33 = VCCINT;
	pin R34 = IOB_13_51;
	pin R35 = VCCO13;
	pin R36 = IOB_13_47;
	pin R37 = IOB_13_43;
	pin R38 = IOB_13_42;
	pin R39 = IOB_13_41;
	pin T1 = IOB_14_15;
	pin T2 = VCCO14;
	pin T3 = IOB_14_22;
	pin T4 = IOB_14_23;
	pin T5 = IOB_14_26;
	pin T6 = IOB_14_27;
	pin T7 = GND;
	pin T8 = IOB_14_35;
	pin T9 = IOB_14_30;
	pin T10 = VCCINT;
	pin T11 = IOB_10_0;
	pin T12 = VCCO10;
	pin T13 = IOB_10_13;
	pin T14 = IOB_10_30;
	pin T15 = IOB_10_38;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = IOB_1_69;
	pin T19 = IOB_1_32;
	pin T20 = IOB_1_33;
	pin T21 = GND;
	pin T22 = VCCO1;
	pin T23 = IOB_1_3;
	pin T24 = VCCINT;
	pin T25 = GND;
	pin T26 = VCCINT;
	pin T27 = GND;
	pin T28 = VCCINT;
	pin T29 = IOB_13_59;
	pin T30 = VCCINT;
	pin T31 = IOB_13_49;
	pin T32 = VCCO13;
	pin T33 = IOB_13_45;
	pin T34 = IOB_13_50;
	pin T35 = IOB_13_35;
	pin T36 = IOB_13_46;
	pin T37 = GND;
	pin T38 = IOB_13_31;
	pin T39 = IOB_13_40;
	pin U1 = IOB_14_14;
	pin U2 = IOB_14_12;
	pin U3 = IOB_14_13;
	pin U4 = GND;
	pin U5 = IOB_14_17;
	pin U6 = IOB_14_20;
	pin U7 = IOB_14_21;
	pin U8 = IOB_14_34;
	pin U9 = VCCO14;
	pin U10 = IOB_14_31;
	pin U11 = VCCAUX;
	pin U12 = IOB_10_1;
	pin U13 = IOB_10_12;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = IOB_1_72;
	pin U19 = VCCO1;
	pin U20 = IOB_1_73;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = IOB_13_38;
	pin U27 = IOB_13_36;
	pin U28 = IOB_13_58;
	pin U29 = VCCO13;
	pin U30 = IOB_13_48;
	pin U31 = VCCAUX;
	pin U32 = IOB_13_44;
	pin U33 = IOB_13_33;
	pin U34 = GND;
	pin U35 = IOB_13_34;
	pin U36 = IOB_13_27;
	pin U37 = IOB_13_26;
	pin U38 = IOB_13_30;
	pin U39 = VCCO13;
	pin V1 = GND;
	pin V2 = IOB_16_60;
	pin V3 = IOB_16_61;
	pin V4 = IOB_16_63;
	pin V5 = IOB_14_16;
	pin V6 = VCCO14;
	pin V7 = IOB_14_11;
	pin V8 = VCCINT;
	pin V9 = IOB_14_18;
	pin V10 = IOB_14_19;
	pin V11 = GND;
	pin V12 = IOB_14_36;
	pin V13 = IOB_14_37;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = HSWAP_EN;
	pin V24 = INIT_B;
	pin V25 = IOB_13_39;
	pin V26 = VCCO13;
	pin V27 = IOB_13_37;
	pin V28 = VCCINT;
	pin V29 = IOB_13_29;
	pin V30 = IOB_13_28;
	pin V31 = GND;
	pin V32 = IOB_13_25;
	pin V33 = IOB_13_32;
	pin V34 = IOB_13_21;
	pin V35 = IOB_13_20;
	pin V36 = VCCO13;
	pin V37 = IOB_13_19;
	pin V38 = IOB_13_18;
	pin V39 = IOB_13_17;
	pin W1 = IOB_16_58;
	pin W2 = IOB_16_59;
	pin W3 = VCCO16;
	pin W4 = IOB_16_62;
	pin W5 = IOB_14_6;
	pin W6 = IOB_14_7;
	pin W7 = IOB_14_10;
	pin W8 = GND;
	pin W9 = IOB_14_8;
	pin W10 = IOB_14_9;
	pin W11 = VCCINT;
	pin W12 = IOB_14_0;
	pin W13 = VCCO14;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = CCLK;
	pin W21 = VCCAUX;
	pin W22 = PROG_B;
	pin W23 = VCCO0;
	pin W24 = VCC_BATT;
	pin W25 = VCCINT;
	pin W26 = IOB_13_23;
	pin W27 = IOB_13_22;
	pin W28 = GND;
	pin W29 = IOB_15_61;
	pin W30 = IOB_15_60;
	pin W31 = VCCINT;
	pin W32 = IOB_13_24;
	pin W33 = VCCO13;
	pin W34 = IOB_13_15;
	pin W35 = IOB_13_14;
	pin W36 = IOB_13_13;
	pin W37 = IOB_13_12;
	pin W38 = GND;
	pin W39 = IOB_13_16;
	pin Y1 = IOB_16_49;
	pin Y2 = IOB_16_52;
	pin Y3 = IOB_16_53;
	pin Y4 = IOB_16_55;
	pin Y5 = GND;
	pin Y6 = IOB_16_56;
	pin Y7 = IOB_16_57;
	pin Y8 = VCCAUX;
	pin Y9 = IOB_14_4;
	pin Y10 = VCCO14;
	pin Y11 = IOB_14_2;
	pin Y12 = VCCAUX;
	pin Y13 = IOB_14_1;
	pin Y14 = VCCINT;
	pin Y15 = GND;
	pin Y16 = DIN;
	pin Y17 = CSI_B;
	pin Y18 = RDWR_B;
	pin Y19 = DONE;
	pin Y20 = VCCO0;
	pin Y21 = PWRDWN_B;
	pin Y22 = M2;
	pin Y23 = M0;
	pin Y24 = M1;
	pin Y25 = GND;
	pin Y26 = VCCINT;
	pin Y27 = IOB_15_63;
	pin Y28 = VCCAUX;
	pin Y29 = IOB_15_57;
	pin Y30 = VCCO15;
	pin Y31 = IOB_15_52;
	pin Y32 = VCCAUX;
	pin Y33 = IOB_13_5;
	pin Y34 = IOB_13_4;
	pin Y35 = GND;
	pin Y36 = IOB_13_6;
	pin Y37 = IOB_13_11;
	pin Y38 = IOB_13_10;
	pin Y39 = IOB_13_9;
	pin AA1 = IOB_16_48;
	pin AA2 = GND;
	pin AA3 = IOB_16_51;
	pin AA4 = IOB_16_54;
	pin AA5 = IOB_16_44;
	pin AA6 = IOB_16_45;
	pin AA7 = VCCO16;
	pin AA8 = IOB_16_36;
	pin AA9 = VCCINT;
	pin AA10 = IOB_14_5;
	pin AA11 = IOB_14_3;
	pin AA12 = GND;
	pin AA13 = IOB_16_46;
	pin AA14 = IOB_16_47;
	pin AA15 = VCCINT;
	pin AA16 = TMS;
	pin AA17 = VCCO0;
	pin AA18 = TCK;
	pin AA19 = VCCAUX;
	pin AA20 = DOUT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = VCCINT;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = GND;
	pin AA27 = VCCO15;
	pin AA28 = IOB_15_62;
	pin AA29 = VCCINT;
	pin AA30 = IOB_15_56;
	pin AA31 = IOB_15_53;
	pin AA32 = GND;
	pin AA33 = IOB_15_48;
	pin AA34 = IOB_15_59;
	pin AA35 = IOB_15_58;
	pin AA36 = IOB_13_7;
	pin AA37 = VCCO13;
	pin AA38 = IOB_13_0;
	pin AA39 = IOB_13_8;
	pin AB1 = IOB_16_40;
	pin AB2 = IOB_16_41;
	pin AB3 = IOB_16_50;
	pin AB4 = VCCO16;
	pin AB5 = IOB_16_42;
	pin AB6 = IOB_16_43;
	pin AB7 = IOB_16_37;
	pin AB8 = IOB_16_30;
	pin AB9 = GND;
	pin AB10 = IOB_16_34;
	pin AB11 = IOB_16_35;
	pin AB12 = VCCINT;
	pin AB13 = IOB_16_25;
	pin AB14 = VCCO16;
	pin AB15 = IOB_16_23;
	pin AB16 = TDO;
	pin AB17 = TDI;
	pin AB18 = VCCINT;
	pin AB19 = GND;
	pin AB20 = VCCINT;
	pin AB21 = GND;
	pin AB22 = VCCINT;
	pin AB23 = GND;
	pin AB24 = VCCINT;
	pin AB25 = GND;
	pin AB26 = VCCINT;
	pin AB27 = IOB_15_31;
	pin AB28 = IOB_15_30;
	pin AB29 = GND;
	pin AB30 = IOB_15_34;
	pin AB31 = IOB_15_42;
	pin AB32 = VCCINT;
	pin AB33 = IOB_15_49;
	pin AB34 = VCCO15;
	pin AB35 = IOB_15_50;
	pin AB36 = IOB_13_3;
	pin AB37 = IOB_13_2;
	pin AB38 = IOB_13_1;
	pin AB39 = GND;
	pin AC1 = VCCO16;
	pin AC2 = IOB_16_38;
	pin AC3 = IOB_16_39;
	pin AC4 = IOB_16_32;
	pin AC5 = IOB_16_33;
	pin AC6 = GND;
	pin AC7 = IOB_16_18;
	pin AC8 = IOB_16_31;
	pin AC9 = VCCAUX;
	pin AC10 = IOB_16_21;
	pin AC11 = VCCO16;
	pin AC12 = IOB_16_15;
	pin AC13 = IOB_16_24;
	pin AC14 = IOB_16_22;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = VCCINT;
	pin AC18 = GND;
	pin AC19 = VCCINT;
	pin AC20 = IOB_2_74;
	pin AC21 = VCCO2;
	pin AC22 = IOB_2_75;
	pin AC23 = VCCINT;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = GND;
	pin AC27 = IOB_11_58;
	pin AC28 = IOB_11_61;
	pin AC29 = VCCAUX;
	pin AC30 = IOB_15_35;
	pin AC31 = VCCO15;
	pin AC32 = IOB_15_43;
	pin AC33 = IOB_15_47;
	pin AC34 = IOB_15_46;
	pin AC35 = IOB_15_51;
	pin AC36 = GND;
	pin AC37 = IOB_15_44;
	pin AC38 = IOB_15_55;
	pin AC39 = IOB_15_54;
	pin AD1 = IOB_16_28;
	pin AD2 = IOB_16_29;
	pin AD3 = GND;
	pin AD4 = IOB_16_26;
	pin AD5 = IOB_16_27;
	pin AD6 = IOB_16_8;
	pin AD7 = IOB_16_19;
	pin AD8 = VCCO16;
	pin AD9 = IOB_16_20;
	pin AD10 = VCCINT;
	pin AD11 = IOB_16_14;
	pin AD12 = VCCINT;
	pin AD13 = GND;
	pin AD14 = VCCINT;
	pin AD15 = GND;
	pin AD16 = VCCINT;
	pin AD17 = IOB_2_40;
	pin AD18 = VCCO2;
	pin AD19 = GND;
	pin AD20 = VCCINT;
	pin AD21 = IOB_2_42;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = IOB_11_47;
	pin AD26 = IOB_11_55;
	pin AD27 = IOB_11_59;
	pin AD28 = VCCO11;
	pin AD29 = IOB_11_60;
	pin AD30 = VCCINT;
	pin AD31 = IOB_15_27;
	pin AD32 = IOB_15_26;
	pin AD33 = GND;
	pin AD34 = IOB_15_28;
	pin AD35 = IOB_15_37;
	pin AD36 = IOB_15_36;
	pin AD37 = IOB_15_45;
	pin AD38 = VCCO15;
	pin AD39 = IOB_15_40;
	pin AE1 = IOB_16_12;
	pin AE2 = IOB_16_16;
	pin AE3 = IOB_16_17;
	pin AE4 = IOB_16_10;
	pin AE5 = VCCO16;
	pin AE6 = IOB_16_9;
	pin AE7 = VCCINT;
	pin AE8 = IOB_16_2;
	pin AE9 = IOB_16_3;
	pin AE10 = GND;
	pin AE11 = IOB_12_40;
	pin AE12 = IOB_12_41;
	pin AE13 = VCCINT;
	pin AE14 = GND;
	pin AE15 = VCCINT;
	pin AE16 = GND;
	pin AE17 = VCCINT;
	pin AE18 = IOB_2_41;
	pin AE19 = VCCINT;
	pin AE20 = GND;
	pin AE21 = VCCINT;
	pin AE22 = IOB_2_43;
	pin AE23 = IOB_2_79;
	pin AE24 = IOB_11_46;
	pin AE25 = VCCO11;
	pin AE26 = IOB_11_54;
	pin AE27 = VCCINT;
	pin AE28 = IOB_11_45;
	pin AE29 = IOB_11_44;
	pin AE30 = GND;
	pin AE31 = IOB_11_57;
	pin AE32 = IOB_11_56;
	pin AE33 = VCCINT;
	pin AE34 = IOB_15_29;
	pin AE35 = VCCO15;
	pin AE36 = IOB_15_24;
	pin AE37 = IOB_15_33;
	pin AE38 = IOB_15_32;
	pin AE39 = IOB_15_41;
	pin AF1 = IOB_16_13;
	pin AF2 = VCCO16;
	pin AF3 = IOB_16_0;
	pin AF4 = IOB_16_11;
	pin AF5 = IOB_16_6;
	pin AF6 = IOB_16_7;
	pin AF7 = GND;
	pin AF8 = IOB_12_52;
	pin AF9 = IOB_12_53;
	pin AF10 = VCCAUX;
	pin AF11 = IOB_12_43;
	pin AF12 = VCCO12;
	pin AF13 = GND;
	pin AF14 = VCCINT;
	pin AF15 = GND;
	pin AF16 = VCCINT;
	pin AF17 = GND;
	pin AF18 = IOB_4_12;
	pin AF19 = IOB_4_13;
	pin AF20 = IOB_4_8;
	pin AF21 = IOB_2_46;
	pin AF22 = VCCO2;
	pin AF23 = IOB_2_78;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = GND;
	pin AF28 = IOB_11_39;
	pin AF29 = IOB_11_38;
	pin AF30 = VCCAUX;
	pin AF31 = IOB_11_53;
	pin AF32 = VCCO11;
	pin AF33 = IOB_11_62;
	pin AF34 = IOB_15_17;
	pin AF35 = IOB_15_16;
	pin AF36 = IOB_15_25;
	pin AF37 = GND;
	pin AF38 = IOB_15_39;
	pin AF39 = IOB_15_38;
	pin AG1 = IOB_16_4;
	pin AG2 = IOB_16_5;
	pin AG3 = IOB_16_1;
	pin AG4 = GND;
	pin AG5 = IOB_12_62;
	pin AG6 = IOB_12_58;
	pin AG7 = IOB_12_59;
	pin AG8 = IOB_12_51;
	pin AG9 = VCCO12;
	pin AG10 = IOB_12_42;
	pin AG11 = VCCINT;
	pin AG12 = GND;
	pin AG13 = VCCINT;
	pin AG14 = GND;
	pin AG15 = VCCINT;
	pin AG16 = IOB_2_0;
	pin AG17 = IOB_2_44;
	pin AG18 = IOB_4_4;
	pin AG19 = VCCO4;
	pin AG20 = IOB_4_9;
	pin AG21 = VCCINT;
	pin AG22 = IOB_2_47;
	pin AG23 = IOB_2_55;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = GND;
	pin AG27 = VCCINT;
	pin AG28 = IOB_11_23;
	pin AG29 = VCCO11;
	pin AG30 = IOB_11_34;
	pin AG31 = VCCINT;
	pin AG32 = IOB_11_52;
	pin AG33 = IOB_11_63;
	pin AG34 = GND;
	pin AG35 = IOB_15_13;
	pin AG36 = IOB_15_12;
	pin AG37 = IOB_15_21;
	pin AG38 = IOB_15_20;
	pin AG39 = VCCO15;
	pin AH1 = GND;
	pin AH2 = IOB_12_60;
	pin AH3 = IOB_12_61;
	pin AH4 = IOB_12_48;
	pin AH5 = IOB_12_63;
	pin AH6 = VCCO12;
	pin AH7 = IOB_12_50;
	pin AH8 = VCCINT;
	pin AH9 = IOB_12_26;
	pin AH10 = IOB_12_27;
	pin AH11 = GND;
	pin AH12 = VCCINT;
	pin AH13 = IOB_8_37;
	pin AH14 = VCCINT;
	pin AH15 = IOB_2_1;
	pin AH16 = VCCO2;
	pin AH17 = IOB_2_45;
	pin AH18 = IOB_4_5;
	pin AH19 = IOB_4_14;
	pin AH20 = IOB_4_15;
	pin AH21 = GND;
	pin AH22 = IOB_2_51;
	pin AH23 = IOB_2_54;
	pin AH24 = VCCINT;
	pin AH25 = GND;
	pin AH26 = VCCINT;
	pin AH27 = GND;
	pin AH28 = VCCINT;
	pin AH29 = IOB_11_22;
	pin AH30 = IOB_11_35;
	pin AH31 = GND;
	pin AH32 = IOB_11_51;
	pin AH33 = IOB_11_50;
	pin AH34 = IOB_11_48;
	pin AH35 = IOB_15_10;
	pin AH36 = VCCO15;
	pin AH37 = IOB_15_19;
	pin AH38 = IOB_15_18;
	pin AH39 = IOB_15_22;
	pin AJ1 = IOB_12_56;
	pin AJ2 = IOB_12_57;
	pin AJ3 = VCCO12;
	pin AJ4 = IOB_12_49;
	pin AJ5 = IOB_12_46;
	pin AJ6 = IOB_12_47;
	pin AJ7 = IOB_12_24;
	pin AJ8 = GND;
	pin AJ9 = IOB_8_60;
	pin AJ10 = IOB_8_61;
	pin AJ11 = VCCAUX;
	pin AJ12 = IOB_8_36;
	pin AJ13 = VCCO8;
	pin AJ14 = GND;
	pin AJ15 = VCCINT;
	pin AJ16 = IOB_2_64;
	pin AJ17 = VCCINT;
	pin AJ18 = GND;
	pin AJ19 = IOB_4_0;
	pin AJ20 = IOB_4_10;
	pin AJ21 = IOB_4_11;
	pin AJ22 = IOB_2_50;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_2_3;
	pin AJ25 = VCCINT;
	pin AJ26 = GND;
	pin AJ27 = VCCINT;
	pin AJ28 = GND;
	pin AJ29 = IOB_7_48;
	pin AJ30 = IOB_7_61;
	pin AJ31 = VCCAUX;
	pin AJ32 = IOB_11_32;
	pin AJ33 = VCCO11;
	pin AJ34 = IOB_11_49;
	pin AJ35 = IOB_15_11;
	pin AJ36 = IOB_15_15;
	pin AJ37 = IOB_15_14;
	pin AJ38 = GND;
	pin AJ39 = IOB_15_23;
	pin AK1 = IOB_12_54;
	pin AK2 = IOB_12_44;
	pin AK3 = IOB_12_45;
	pin AK4 = IOB_12_32;
	pin AK5 = GND;
	pin AK6 = IOB_12_30;
	pin AK7 = IOB_12_25;
	pin AK8 = IOB_12_18;
	pin AK9 = IOB_8_56;
	pin AK10 = VCCO8;
	pin AK11 = IOB_8_46;
	pin AK12 = VCCINT;
	pin AK13 = GND;
	pin AK14 = VCCINT;
	pin AK15 = GND;
	pin AK16 = IOB_2_65;
	pin AK17 = IOB_2_49;
	pin AK18 = VCCAUX;
	pin AK19 = IOB_4_1;
	pin AK20 = VCCO4;
	pin AK21 = IOB_4_2;
	pin AK22 = VCCINT;
	pin AK23 = IOB_2_59;
	pin AK24 = IOB_2_2;
	pin AK25 = GND;
	pin AK26 = VCCINT;
	pin AK27 = GND;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_7_49;
	pin AK30 = VCCO7;
	pin AK31 = IOB_7_60;
	pin AK32 = VCCINT;
	pin AK33 = IOB_11_33;
	pin AK34 = IOB_11_42;
	pin AK35 = GND;
	pin AK36 = IOB_15_1;
	pin AK37 = IOB_15_0;
	pin AK38 = IOB_15_9;
	pin AK39 = IOB_15_8;
	pin AL1 = IOB_12_55;
	pin AL2 = GND;
	pin AL3 = IOB_12_38;
	pin AL4 = IOB_12_33;
	pin AL5 = IOB_12_20;
	pin AL6 = IOB_12_31;
	pin AL7 = VCCO12;
	pin AL8 = IOB_12_19;
	pin AL9 = IOB_8_57;
	pin AL10 = IOB_8_40;
	pin AL11 = IOB_8_47;
	pin AL12 = GND;
	pin AL13 = IOB_8_30;
	pin AL14 = IOB_8_31;
	pin AL15 = VCCAUX;
	pin AL16 = IOB_2_48;
	pin AL17 = VCCO2;
	pin AL18 = IOB_2_28;
	pin AL19 = IOB_4_6;
	pin AL20 = IOB_4_7;
	pin AL21 = IOB_4_3;
	pin AL22 = GND;
	pin AL23 = IOB_2_58;
	pin AL24 = IOB_2_7;
	pin AL25 = VCCAUX;
	pin AL26 = IOB_7_31;
	pin AL27 = VCCO7;
	pin AL28 = IOB_7_17;
	pin AL29 = VCCINT;
	pin AL30 = IOB_7_58;
	pin AL31 = IOB_7_56;
	pin AL32 = GND;
	pin AL33 = IOB_11_12;
	pin AL34 = IOB_11_43;
	pin AL35 = IOB_11_28;
	pin AL36 = IOB_15_2;
	pin AL37 = VCCO15;
	pin AL38 = IOB_15_5;
	pin AL39 = IOB_15_4;
	pin AM1 = IOB_12_36;
	pin AM2 = IOB_12_37;
	pin AM3 = IOB_12_39;
	pin AM4 = VCCO12;
	pin AM5 = IOB_12_21;
	pin AM6 = IOB_12_8;
	pin AM7 = IOB_12_9;
	pin AM8 = VCCINT;
	pin AM9 = GND;
	pin AM10 = IOB_8_41;
	pin AM11 = IOB_8_39;
	pin AM12 = VCCAUX;
	pin AM13 = IOB_8_10;
	pin AM14 = VCCO8;
	pin AM15 = IOB_8_55;
	pin AM16 = VCCINT;
	pin AM17 = IOB_2_52;
	pin AM18 = IOB_2_29;
	pin AM19 = GND;
	pin AM20 = IOB_2_18;
	pin AM21 = IOB_2_19;
	pin AM22 = VCCAUX;
	pin AM23 = IOB_2_63;
	pin AM24 = VCCO2;
	pin AM25 = IOB_2_6;
	pin AM26 = VCCINT;
	pin AM27 = IOB_7_30;
	pin AM28 = IOB_7_16;
	pin AM29 = GND;
	pin AM30 = IOB_7_59;
	pin AM31 = IOB_7_57;
	pin AM32 = VCCAUX;
	pin AM33 = IOB_11_13;
	pin AM34 = VCCO11;
	pin AM35 = IOB_11_29;
	pin AM36 = IOB_15_3;
	pin AM37 = IOB_15_7;
	pin AM38 = IOB_15_6;
	pin AM39 = GND;
	pin AN1 = VCCO12;
	pin AN2 = IOB_12_28;
	pin AN3 = IOB_12_29;
	pin AN4 = IOB_12_22;
	pin AN5 = IOB_12_23;
	pin AN6 = GND;
	pin AN7 = IOB_8_52;
	pin AN8 = IOB_8_58;
	pin AN9 = IOB_8_59;
	pin AN10 = IOB_8_38;
	pin AN11 = VCCO8;
	pin AN12 = IOB_8_35;
	pin AN13 = VCCINT;
	pin AN14 = IOB_8_11;
	pin AN15 = IOB_8_54;
	pin AN16 = GND;
	pin AN17 = IOB_2_53;
	pin AN18 = IOB_2_33;
	pin AN19 = VCCAUX;
	pin AN20 = IOB_2_22;
	pin AN21 = VCCO2;
	pin AN22 = IOB_2_62;
	pin AN23 = VCCINT;
	pin AN24 = IOB_2_14;
	pin AN25 = IOB_2_15;
	pin AN26 = GND;
	pin AN27 = IOB_7_19;
	pin AN28 = IOB_7_18;
	pin AN29 = IOB_7_20;
	pin AN30 = IOB_7_51;
	pin AN31 = VCCO7;
	pin AN32 = IOB_7_52;
	pin AN33 = IOB_11_19;
	pin AN34 = IOB_11_18;
	pin AN35 = IOB_11_26;
	pin AN36 = GND;
	pin AN37 = IOB_11_37;
	pin AN38 = IOB_11_36;
	pin AN39 = IOB_11_40;
	pin AP1 = IOB_12_34;
	pin AP2 = IOB_12_35;
	pin AP3 = GND;
	pin AP4 = IOB_12_4;
	pin AP5 = IOB_12_5;
	pin AP6 = IOB_12_6;
	pin AP7 = IOB_8_53;
	pin AP8 = VCCO8;
	pin AP9 = IOB_8_24;
	pin AP10 = VCCINT;
	pin AP11 = IOB_8_34;
	pin AP12 = IOB_8_26;
	pin AP13 = GND;
	pin AP14 = IOB_2_4;
	pin AP15 = IOB_2_5;
	pin AP16 = IOB_2_68;
	pin AP17 = IOB_2_32;
	pin AP18 = VCCO2;
	pin AP19 = IOB_2_21;
	pin AP20 = VCCINT;
	pin AP21 = IOB_2_23;
	pin AP22 = IOB_2_31;
	pin AP23 = GND;
	pin AP24 = IOB_7_55;
	pin AP25 = IOB_7_39;
	pin AP26 = IOB_7_38;
	pin AP27 = IOB_7_15;
	pin AP28 = VCCO7;
	pin AP29 = IOB_7_21;
	pin AP30 = VCCINT;
	pin AP31 = IOB_7_50;
	pin AP32 = IOB_7_53;
	pin AP33 = GND;
	pin AP34 = IOB_11_0;
	pin AP35 = IOB_11_27;
	pin AP36 = IOB_11_21;
	pin AP37 = IOB_11_20;
	pin AP38 = VCCO11;
	pin AP39 = IOB_11_41;
	pin AR1 = IOB_12_16;
	pin AR2 = IOB_12_12;
	pin AR3 = IOB_12_13;
	pin AR4 = IOB_12_10;
	pin AR5 = VCCO12;
	pin AR6 = IOB_12_7;
	pin AR7 = IOB_8_50;
	pin AR8 = IOB_8_51;
	pin AR9 = IOB_8_25;
	pin AR10 = GND;
	pin AR11 = IOB_8_8;
	pin AR12 = IOB_8_27;
	pin AR13 = IOB_8_6;
	pin AR14 = IOB_2_12;
	pin AR15 = VCCO2;
	pin AR16 = IOB_2_69;
	pin AR17 = VCCINT;
	pin AR18 = IOB_2_20;
	pin AR19 = IOB_2_24;
	pin AR20 = GND;
	pin AR21 = IOB_2_26;
	pin AR22 = IOB_2_30;
	pin AR23 = IOB_2_67;
	pin AR24 = IOB_7_54;
	pin AR25 = VCCO7;
	pin AR26 = IOB_7_11;
	pin AR27 = IOB_7_14;
	pin AR28 = IOB_7_0;
	pin AR29 = IOB_7_4;
	pin AR30 = GND;
	pin AR31 = IOB_7_33;
	pin AR32 = IOB_7_32;
	pin AR33 = IOB_7_62;
	pin AR34 = IOB_11_1;
	pin AR35 = VCCO11;
	pin AR36 = IOB_11_8;
	pin AR37 = IOB_11_31;
	pin AR38 = IOB_11_30;
	pin AR39 = IOB_11_24;
	pin AT1 = IOB_12_17;
	pin AT2 = VCCO12;
	pin AT3 = IOB_12_0;
	pin AT4 = IOB_12_11;
	pin AT5 = IOB_12_2;
	pin AT6 = IOB_12_3;
	pin AT7 = GND;
	pin AT8 = IOB_8_28;
	pin AT9 = IOB_8_20;
	pin AT10 = IOB_8_21;
	pin AT11 = IOB_8_9;
	pin AT12 = VCCO8;
	pin AT13 = IOB_8_7;
	pin AT14 = IOB_2_13;
	pin AT15 = IOB_2_72;
	pin AT16 = IOB_2_73;
	pin AT17 = GND;
	pin AT18 = IOB_2_36;
	pin AT19 = IOB_2_25;
	pin AT20 = IOB_2_16;
	pin AT21 = IOB_2_27;
	pin AT22 = VCCO2;
	pin AT23 = IOB_2_66;
	pin AT24 = IOB_7_47;
	pin AT25 = IOB_7_46;
	pin AT26 = IOB_7_10;
	pin AT27 = GND;
	pin AT28 = IOB_7_1;
	pin AT29 = IOB_7_5;
	pin AT30 = IOB_7_36;
	pin AT31 = IOB_7_37;
	pin AT32 = VCCO7;
	pin AT33 = IOB_7_63;
	pin AT34 = IOB_11_11;
	pin AT35 = IOB_11_10;
	pin AT36 = IOB_11_9;
	pin AT37 = GND;
	pin AT38 = IOB_11_16;
	pin AT39 = IOB_11_25;
	pin AU1 = IOB_12_14;
	pin AU2 = IOB_12_15;
	pin AU3 = IOB_12_1;
	pin AU4 = GND;
	pin AU5 = IOB_8_62;
	pin AU6 = IOB_8_32;
	pin AU7 = IOB_8_33;
	pin AU8 = IOB_8_29;
	pin AU9 = VCCO8;
	pin AU10 = IOB_8_4;
	pin AU11 = IOB_8_18;
	pin AU12 = IOB_8_19;
	pin AU13 = IOB_8_22;
	pin AU14 = GND;
	pin AU15 = IOB_2_8;
	pin AU16 = IOB_2_56;
	pin AU17 = IOB_2_57;
	pin AU18 = IOB_2_37;
	pin AU19 = VCCO2;
	pin AU20 = IOB_2_17;
	pin AU21 = IOB_2_34;
	pin AU22 = IOB_2_35;
	pin AU23 = IOB_2_71;
	pin AU24 = GND;
	pin AU25 = IOB_7_35;
	pin AU26 = IOB_7_3;
	pin AU27 = IOB_7_2;
	pin AU28 = IOB_7_26;
	pin AU29 = VCCO7;
	pin AU30 = IOB_7_12;
	pin AU31 = IOB_7_29;
	pin AU32 = IOB_7_28;
	pin AU33 = IOB_7_40;
	pin AU34 = GND;
	pin AU35 = IOB_11_15;
	pin AU36 = IOB_11_14;
	pin AU37 = IOB_11_4;
	pin AU38 = IOB_11_17;
	pin AU39 = VCCO11;
	pin AV1 = GND;
	pin AV3 = IOB_8_48;
	pin AV4 = IOB_8_49;
	pin AV5 = IOB_8_63;
	pin AV6 = VCCO8;
	pin AV7 = IOB_8_16;
	pin AV8 = IOB_8_17;
	pin AV9 = IOB_8_12;
	pin AV10 = IOB_8_5;
	pin AV11 = GND;
	pin AV12 = IOB_8_14;
	pin AV13 = IOB_8_23;
	pin AV14 = IOB_8_2;
	pin AV15 = IOB_2_9;
	pin AV16 = VCCO2;
	pin AV17 = IOB_2_60;
	pin AV18 = SYSMON0_AVSS;
	pin AV19 = SYSMON0_VREFN;
	pin AV20 = SYSMON0_VREFP;
	pin AV21 = GND;
	pin AV22 = IOB_2_39;
	pin AV23 = IOB_2_70;
	pin AV24 = IOB_2_11;
	pin AV25 = IOB_7_34;
	pin AV26 = VCCO7;
	pin AV27 = IOB_7_7;
	pin AV28 = IOB_7_27;
	pin AV29 = IOB_7_8;
	pin AV30 = IOB_7_13;
	pin AV31 = GND;
	pin AV32 = IOB_7_24;
	pin AV33 = IOB_7_41;
	pin AV34 = IOB_7_44;
	pin AV35 = IOB_11_2;
	pin AV36 = VCCO11;
	pin AV37 = IOB_11_5;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = VCCO8;
	pin AW4 = IOB_8_44;
	pin AW5 = IOB_8_45;
	pin AW6 = IOB_8_42;
	pin AW7 = IOB_8_43;
	pin AW8 = GND;
	pin AW9 = IOB_8_13;
	pin AW10 = IOB_8_0;
	pin AW11 = IOB_8_1;
	pin AW12 = IOB_8_15;
	pin AW13 = VCCO8;
	pin AW14 = IOB_8_3;
	pin AW15 = IOB_2_76;
	pin AW16 = IOB_2_77;
	pin AW17 = IOB_2_61;
	pin AW18 = GND;
	pin AW19 = SYSMON0_VN;
	pin AW20 = SYSMON0_VP;
	pin AW21 = SYSMON0_AVDD;
	pin AW22 = IOB_2_38;
	pin AW23 = VCCO2;
	pin AW24 = IOB_2_10;
	pin AW25 = IOB_7_23;
	pin AW26 = IOB_7_22;
	pin AW27 = IOB_7_6;
	pin AW28 = GND;
	pin AW29 = IOB_7_9;
	pin AW30 = IOB_7_43;
	pin AW31 = IOB_7_42;
	pin AW32 = IOB_7_25;
	pin AW33 = VCCO7;
	pin AW34 = IOB_7_45;
	pin AW35 = IOB_11_3;
	pin AW36 = IOB_11_7;
	pin AW37 = IOB_11_6;
	pin AW38 = GND;
}

// xqr4vlx200-cf1509
bond BOND9 {
	pin A3 = IOB_10_61;
	pin A4 = IOB_10_62;
	pin A5 = IOB_10_63;
	pin A6 = IOB_6_11;
	pin A7 = VCCO6;
	pin A8 = IOB_6_18;
	pin A9 = IOB_6_19;
	pin A10 = IOB_6_52;
	pin A11 = IOB_6_53;
	pin A12 = GND;
	pin A13 = IOB_6_62;
	pin A14 = IOB_6_63;
	pin A15 = IOB_6_38;
	pin A16 = IOB_1_1;
	pin A17 = VCCO1;
	pin A18 = IOB_1_77;
	pin A19 = SYSMON1_AVSS;
	pin A20 = SYSMON1_VN;
	pin A21 = SYSMON1_VP;
	pin A22 = GND;
	pin A23 = IOB_1_70;
	pin A24 = IOB_1_71;
	pin A25 = IOB_1_50;
	pin A26 = IOB_5_62;
	pin A27 = VCCO5;
	pin A28 = IOB_5_51;
	pin A29 = IOB_5_50;
	pin A30 = IOB_5_57;
	pin A31 = IOB_5_56;
	pin A32 = GND;
	pin A33 = IOB_5_37;
	pin A34 = IOB_5_36;
	pin A35 = IOB_5_7;
	pin A36 = IOB_5_6;
	pin A37 = VCCO5;
	pin B2 = GND;
	pin B3 = IOB_10_60;
	pin B4 = VCCO10;
	pin B5 = IOB_10_59;
	pin B6 = IOB_6_10;
	pin B7 = IOB_6_25;
	pin B8 = IOB_6_33;
	pin B9 = GND;
	pin B10 = IOB_6_49;
	pin B11 = IOB_6_34;
	pin B12 = IOB_6_35;
	pin B13 = IOB_6_59;
	pin B14 = VCCO6;
	pin B15 = IOB_6_39;
	pin B16 = IOB_1_0;
	pin B17 = IOB_1_49;
	pin B18 = IOB_1_76;
	pin B19 = GND;
	pin B20 = SYSMON1_VREFN;
	pin B21 = SYSMON1_VREFP;
	pin B22 = SYSMON1_AVDD;
	pin B23 = IOB_1_18;
	pin B24 = VCCO1;
	pin B25 = IOB_1_51;
	pin B26 = IOB_5_63;
	pin B27 = IOB_5_46;
	pin B28 = IOB_5_39;
	pin B29 = GND;
	pin B30 = IOB_5_23;
	pin B31 = IOB_5_22;
	pin B32 = IOB_5_27;
	pin B33 = IOB_5_26;
	pin B34 = VCCO5;
	pin B35 = IOB_5_17;
	pin B36 = IOB_5_3;
	pin B37 = IOB_5_2;
	pin B38 = GND;
	pin C1 = VCCO10;
	pin C2 = IOB_10_52;
	pin C3 = IOB_10_53;
	pin C4 = IOB_10_57;
	pin C5 = IOB_10_58;
	pin C6 = GND;
	pin C7 = IOB_6_24;
	pin C8 = IOB_6_32;
	pin C9 = IOB_6_41;
	pin C10 = IOB_6_48;
	pin C11 = VCCO6;
	pin C12 = IOB_6_27;
	pin C13 = IOB_6_58;
	pin C14 = IOB_6_54;
	pin C15 = IOB_6_22;
	pin C16 = GND;
	pin C17 = IOB_1_48;
	pin C18 = IOB_1_40;
	pin C19 = IOB_1_41;
	pin C20 = IOB_1_47;
	pin C21 = VCCO1;
	pin C22 = IOB_1_38;
	pin C23 = IOB_1_19;
	pin C24 = IOB_1_74;
	pin C25 = IOB_1_54;
	pin C26 = GND;
	pin C27 = IOB_5_47;
	pin C28 = IOB_5_38;
	pin C29 = IOB_5_35;
	pin C30 = IOB_5_34;
	pin C31 = VCCO5;
	pin C32 = IOB_5_41;
	pin C33 = IOB_5_21;
	pin C34 = IOB_5_20;
	pin C35 = IOB_5_16;
	pin C36 = GND;
	pin C37 = IOB_9_61;
	pin C38 = IOB_9_60;
	pin C39 = IOB_9_49;
	pin D1 = IOB_10_32;
	pin D2 = IOB_10_33;
	pin D3 = GND;
	pin D4 = IOB_10_56;
	pin D5 = IOB_10_54;
	pin D6 = IOB_10_55;
	pin D7 = IOB_6_13;
	pin D8 = VCCO6;
	pin D9 = IOB_6_40;
	pin D10 = IOB_6_56;
	pin D11 = IOB_6_57;
	pin D12 = IOB_6_26;
	pin D13 = GND;
	pin D14 = IOB_6_55;
	pin D15 = IOB_6_23;
	pin D16 = IOB_6_14;
	pin D17 = IOB_1_53;
	pin D18 = VCCO1;
	pin D19 = IOB_1_45;
	pin D20 = IOB_1_46;
	pin D21 = IOB_1_42;
	pin D22 = IOB_1_39;
	pin D23 = GND;
	pin D24 = IOB_1_75;
	pin D25 = IOB_1_55;
	pin D26 = IOB_1_10;
	pin D27 = IOB_5_58;
	pin D28 = VCCO5;
	pin D29 = IOB_5_53;
	pin D30 = IOB_5_49;
	pin D31 = IOB_5_48;
	pin D32 = IOB_5_40;
	pin D33 = GND;
	pin D34 = IOB_9_63;
	pin D35 = IOB_9_62;
	pin D36 = IOB_9_55;
	pin D37 = IOB_9_54;
	pin D38 = VCCO9;
	pin D39 = IOB_9_48;
	pin E1 = IOB_10_28;
	pin E2 = IOB_10_29;
	pin E3 = IOB_10_34;
	pin E4 = IOB_10_35;
	pin E5 = VCCO10;
	pin E6 = IOB_10_51;
	pin E7 = IOB_6_12;
	pin E8 = IOB_6_17;
	pin E9 = IOB_6_29;
	pin E10 = GND;
	pin E11 = IOB_6_60;
	pin E12 = IOB_6_61;
	pin E13 = IOB_6_51;
	pin E14 = IOB_6_46;
	pin E15 = VCCO6;
	pin E16 = IOB_6_15;
	pin E17 = IOB_1_52;
	pin E18 = IOB_1_17;
	pin E19 = IOB_1_44;
	pin E20 = GND;
	pin E21 = IOB_1_43;
	pin E22 = IOB_1_22;
	pin E23 = VCCINT;
	pin E24 = IOB_1_78;
	pin E25 = VCCO1;
	pin E26 = IOB_1_11;
	pin E27 = IOB_5_59;
	pin E28 = IOB_5_61;
	pin E29 = IOB_5_52;
	pin E30 = GND;
	pin E31 = IOB_5_33;
	pin E32 = IOB_5_32;
	pin E33 = IOB_5_13;
	pin E34 = IOB_9_59;
	pin E35 = VCCO9;
	pin E36 = IOB_9_51;
	pin E37 = IOB_9_43;
	pin E38 = IOB_9_42;
	pin E39 = IOB_9_37;
	pin F1 = IOB_10_17;
	pin F2 = VCCO10;
	pin F3 = IOB_10_40;
	pin F4 = IOB_10_41;
	pin F5 = IOB_10_45;
	pin F6 = IOB_10_50;
	pin F7 = GND;
	pin F8 = IOB_6_16;
	pin F9 = IOB_6_28;
	pin F10 = VCCINT;
	pin F11 = IOB_6_37;
	pin F12 = VCCO6;
	pin F13 = IOB_6_50;
	pin F14 = IOB_6_47;
	pin F15 = IOB_6_6;
	pin F16 = IOB_6_7;
	pin F17 = GND;
	pin F18 = IOB_1_16;
	pin F19 = IOB_1_36;
	pin F20 = VCCINT;
	pin F21 = IOB_1_30;
	pin F22 = VCCO1;
	pin F23 = IOB_1_23;
	pin F24 = IOB_1_79;
	pin F25 = IOB_1_14;
	pin F26 = IOB_1_15;
	pin F27 = GND;
	pin F28 = IOB_5_60;
	pin F29 = IOB_5_45;
	pin F30 = VCCINT;
	pin F31 = IOB_5_19;
	pin F32 = VCCO5;
	pin F33 = IOB_5_12;
	pin F34 = IOB_9_58;
	pin F35 = IOB_9_57;
	pin F36 = IOB_9_50;
	pin F37 = GND;
	pin F38 = IOB_9_33;
	pin F39 = IOB_9_36;
	pin G1 = IOB_10_16;
	pin G2 = IOB_10_20;
	pin G3 = IOB_10_21;
	pin G4 = GND;
	pin G5 = IOB_10_44;
	pin G6 = IOB_10_46;
	pin G7 = IOB_10_47;
	pin G8 = IOB_6_4;
	pin G9 = VCCO6;
	pin G10 = IOB_6_21;
	pin G11 = IOB_6_36;
	pin G12 = IOB_6_42;
	pin G13 = IOB_6_43;
	pin G14 = GND;
	pin G15 = IOB_1_4;
	pin G16 = IOB_1_5;
	pin G17 = VCCINT;
	pin G18 = IOB_1_21;
	pin G19 = VCCO1;
	pin G20 = IOB_1_37;
	pin G21 = VCCAUX;
	pin G22 = IOB_1_31;
	pin G23 = IOB_1_26;
	pin G24 = GND;
	pin G25 = IOB_5_55;
	pin G26 = IOB_5_54;
	pin G27 = VCCINT;
	pin G28 = IOB_5_44;
	pin G29 = VCCO5;
	pin G30 = IOB_5_29;
	pin G31 = IOB_5_18;
	pin G32 = IOB_5_9;
	pin G33 = IOB_5_8;
	pin G34 = GND;
	pin G35 = IOB_9_56;
	pin G36 = IOB_9_45;
	pin G37 = IOB_9_44;
	pin G38 = IOB_9_32;
	pin G39 = VCCO9;
	pin H1 = GND;
	pin H2 = IOB_14_58;
	pin H3 = IOB_14_59;
	pin H4 = IOB_14_63;
	pin H5 = IOB_10_23;
	pin H6 = VCCO10;
	pin H7 = IOB_10_49;
	pin H8 = VCCAUX;
	pin H9 = IOB_6_5;
	pin H10 = IOB_6_20;
	pin H11 = GND;
	pin H12 = IOB_6_45;
	pin H13 = IOB_6_30;
	pin H14 = VCCINT;
	pin H15 = IOB_1_8;
	pin H16 = VCCO1;
	pin H17 = IOB_1_20;
	pin H18 = VCCAUX;
	pin H19 = DXN;
	pin H20 = DXP;
	pin H21 = GND;
	pin H22 = IOB_1_34;
	pin H23 = IOB_1_27;
	pin H24 = VCCINT;
	pin H25 = IOB_5_31;
	pin H26 = VCCO5;
	pin H27 = IOB_5_42;
	pin H28 = VCCAUX;
	pin H29 = IOB_5_28;
	pin H30 = IOB_5_11;
	pin H31 = GND;
	pin H32 = VCCINT;
	pin H33 = IOB_9_53;
	pin H34 = IOB_9_52;
	pin H35 = IOB_9_41;
	pin H36 = VCCO9;
	pin H37 = IOB_9_29;
	pin H38 = IOB_9_28;
	pin H39 = IOB_9_19;
	pin J1 = IOB_14_56;
	pin J2 = IOB_14_57;
	pin J3 = VCCO14;
	pin J4 = IOB_14_62;
	pin J5 = IOB_10_22;
	pin J6 = IOB_10_19;
	pin J7 = IOB_10_48;
	pin J8 = GND;
	pin J9 = IOB_6_8;
	pin J10 = IOB_6_9;
	pin J11 = VCCINT;
	pin J12 = IOB_6_44;
	pin J13 = VCCO6;
	pin J14 = IOB_6_31;
	pin J15 = VCCAUX;
	pin J16 = IOB_1_9;
	pin J17 = IOB_1_57;
	pin J18 = GND;
	pin J19 = IOB_3_13;
	pin J20 = IOB_3_8;
	pin J21 = IOB_3_9;
	pin J22 = IOB_1_35;
	pin J23 = VCCO1;
	pin J24 = IOB_1_58;
	pin J25 = VCCAUX;
	pin J26 = IOB_5_30;
	pin J27 = IOB_5_43;
	pin J28 = GND;
	pin J29 = IOB_5_25;
	pin J30 = IOB_5_10;
	pin J31 = IOB_5_5;
	pin J32 = IOB_9_47;
	pin J33 = VCCO9;
	pin J34 = IOB_9_35;
	pin J35 = IOB_9_40;
	pin J36 = IOB_9_23;
	pin J37 = IOB_9_22;
	pin J38 = GND;
	pin J39 = IOB_9_18;
	pin K1 = IOB_14_52;
	pin K2 = IOB_14_53;
	pin K3 = IOB_14_60;
	pin K4 = IOB_14_61;
	pin K5 = GND;
	pin K6 = IOB_10_18;
	pin K7 = IOB_10_25;
	pin K8 = VCCINT;
	pin K9 = IOB_6_0;
	pin K10 = VCCO6;
	pin K11 = IOB_6_3;
	pin K12 = VCCAUX;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_1_13;
	pin K17 = IOB_1_56;
	pin K18 = VCCINT;
	pin K19 = IOB_3_12;
	pin K20 = VCCO3;
	pin K21 = IOB_3_0;
	pin K22 = VCCAUX;
	pin K23 = IOB_1_62;
	pin K24 = IOB_1_59;
	pin K25 = GND;
	pin K26 = VCCINT;
	pin K27 = GND;
	pin K28 = VCCINT;
	pin K29 = IOB_5_24;
	pin K30 = VCCO5;
	pin K31 = IOB_5_4;
	pin K32 = IOB_9_46;
	pin K33 = IOB_9_31;
	pin K34 = IOB_9_34;
	pin K35 = GND;
	pin K36 = IOB_9_21;
	pin K37 = IOB_9_11;
	pin K38 = IOB_9_10;
	pin K39 = IOB_9_5;
	pin L1 = IOB_14_45;
	pin L2 = GND;
	pin L3 = IOB_14_50;
	pin L4 = IOB_14_51;
	pin L5 = IOB_14_55;
	pin L6 = IOB_10_7;
	pin L7 = VCCO10;
	pin L8 = IOB_10_24;
	pin L9 = VCCAUX;
	pin L10 = IOB_6_1;
	pin L11 = IOB_6_2;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = IOB_1_12;
	pin L17 = VCCO1;
	pin L18 = IOB_1_25;
	pin L19 = IOB_3_4;
	pin L20 = IOB_3_5;
	pin L21 = IOB_3_1;
	pin L22 = GND;
	pin L23 = VCCINT;
	pin L24 = IOB_1_63;
	pin L25 = VCCINT;
	pin L26 = GND;
	pin L27 = VCCO5;
	pin L28 = IOB_5_14;
	pin L29 = VCCAUX;
	pin L30 = IOB_5_1;
	pin L31 = IOB_5_0;
	pin L32 = GND;
	pin L33 = IOB_9_30;
	pin L34 = IOB_9_25;
	pin L35 = IOB_9_24;
	pin L36 = IOB_9_20;
	pin L37 = VCCO9;
	pin L38 = IOB_9_3;
	pin L39 = IOB_9_4;
	pin M1 = IOB_14_44;
	pin M2 = IOB_14_48;
	pin M3 = IOB_14_49;
	pin M4 = VCCO14;
	pin M5 = IOB_14_54;
	pin M6 = IOB_10_6;
	pin M7 = IOB_10_10;
	pin M8 = IOB_10_11;
	pin M9 = GND;
	pin M10 = IOB_10_37;
	pin M11 = IOB_10_43;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = IOB_1_61;
	pin M18 = IOB_1_24;
	pin M19 = GND;
	pin M20 = IOB_3_6;
	pin M21 = IOB_3_7;
	pin M22 = IOB_3_10;
	pin M23 = IOB_1_66;
	pin M24 = VCCO1;
	pin M25 = IOB_1_7;
	pin M26 = VCCINT;
	pin M27 = IOB_5_15;
	pin M28 = VCCINT;
	pin M29 = GND;
	pin M30 = IOB_9_39;
	pin M31 = IOB_9_38;
	pin M32 = VCCINT;
	pin M33 = IOB_9_17;
	pin M34 = VCCO9;
	pin M35 = IOB_9_13;
	pin M36 = IOB_9_1;
	pin M37 = IOB_9_0;
	pin M38 = IOB_9_2;
	pin M39 = GND;
	pin N1 = VCCO14;
	pin N2 = IOB_14_38;
	pin N3 = IOB_14_39;
	pin N4 = IOB_14_46;
	pin N5 = IOB_14_47;
	pin N6 = GND;
	pin N7 = IOB_10_5;
	pin N8 = IOB_10_8;
	pin N9 = VCCINT;
	pin N10 = IOB_10_36;
	pin N11 = VCCO10;
	pin N12 = IOB_10_42;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = IOB_1_60;
	pin N18 = IOB_1_28;
	pin N19 = VCCINT;
	pin N20 = IOB_3_14;
	pin N21 = VCCO3;
	pin N22 = IOB_3_11;
	pin N23 = IOB_1_67;
	pin N24 = IOB_1_6;
	pin N25 = VCCINT;
	pin N26 = GND;
	pin N27 = VCCINT;
	pin N28 = GND;
	pin N29 = VCCINT;
	pin N30 = IOB_9_27;
	pin N31 = VCCO9;
	pin N32 = IOB_9_16;
	pin N33 = IOB_9_9;
	pin N34 = IOB_9_8;
	pin N35 = IOB_9_12;
	pin N36 = GND;
	pin N37 = IOB_13_55;
	pin N38 = IOB_13_54;
	pin N39 = IOB_13_53;
	pin P1 = IOB_14_32;
	pin P2 = IOB_14_33;
	pin P3 = GND;
	pin P4 = IOB_14_40;
	pin P5 = IOB_14_41;
	pin P6 = IOB_14_43;
	pin P7 = IOB_10_4;
	pin P8 = VCCO10;
	pin P9 = IOB_10_9;
	pin P10 = VCCAUX;
	pin P11 = IOB_10_15;
	pin P12 = IOB_10_27;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_1_65;
	pin P18 = VCCO1;
	pin P19 = IOB_1_29;
	pin P20 = IOB_3_15;
	pin P21 = IOB_3_2;
	pin P22 = IOB_3_3;
	pin P23 = GND;
	pin P24 = VCCINT;
	pin P25 = GND;
	pin P26 = VCCINT;
	pin P27 = GND;
	pin P28 = VCCO9;
	pin P29 = IOB_9_26;
	pin P30 = VCCAUX;
	pin P31 = IOB_9_7;
	pin P32 = IOB_9_6;
	pin P33 = GND;
	pin P34 = IOB_13_61;
	pin P35 = IOB_13_60;
	pin P36 = IOB_13_57;
	pin P37 = IOB_13_56;
	pin P38 = VCCO13;
	pin P39 = IOB_13_52;
	pin R1 = IOB_14_24;
	pin R2 = IOB_14_25;
	pin R3 = IOB_14_28;
	pin R4 = IOB_14_29;
	pin R5 = VCCO14;
	pin R6 = IOB_14_42;
	pin R7 = VCCINT;
	pin R8 = IOB_10_2;
	pin R9 = IOB_10_3;
	pin R10 = GND;
	pin R11 = IOB_10_14;
	pin R12 = IOB_10_26;
	pin R13 = VCCINT;
	pin R14 = IOB_10_31;
	pin R15 = VCCO10;
	pin R16 = IOB_10_39;
	pin R17 = IOB_1_64;
	pin R18 = IOB_1_68;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = IOB_1_2;
	pin R23 = VCCINT;
	pin R24 = GND;
	pin R25 = VCCINT;
	pin R26 = GND;
	pin R27 = VCCINT;
	pin R28 = IOB_9_15;
	pin R29 = IOB_9_14;
	pin R30 = GND;
	pin R31 = IOB_13_63;
	pin R32 = IOB_13_62;
	pin R33 = VCCINT;
	pin R34 = IOB_13_51;
	pin R35 = VCCO13;
	pin R36 = IOB_13_47;
	pin R37 = IOB_13_43;
	pin R38 = IOB_13_42;
	pin R39 = IOB_13_41;
	pin T1 = IOB_14_15;
	pin T2 = VCCO14;
	pin T3 = IOB_14_22;
	pin T4 = IOB_14_23;
	pin T5 = IOB_14_26;
	pin T6 = IOB_14_27;
	pin T7 = GND;
	pin T8 = IOB_14_35;
	pin T9 = IOB_14_30;
	pin T10 = VCCINT;
	pin T11 = IOB_10_0;
	pin T12 = VCCO10;
	pin T13 = IOB_10_13;
	pin T14 = IOB_10_30;
	pin T15 = IOB_10_38;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = IOB_1_69;
	pin T19 = IOB_1_32;
	pin T20 = IOB_1_33;
	pin T21 = GND;
	pin T22 = VCCO1;
	pin T23 = IOB_1_3;
	pin T24 = VCCINT;
	pin T25 = GND;
	pin T26 = VCCINT;
	pin T27 = GND;
	pin T28 = VCCINT;
	pin T29 = IOB_13_59;
	pin T30 = VCCINT;
	pin T31 = IOB_13_49;
	pin T32 = VCCO13;
	pin T33 = IOB_13_45;
	pin T34 = IOB_13_50;
	pin T35 = IOB_13_35;
	pin T36 = IOB_13_46;
	pin T37 = GND;
	pin T38 = IOB_13_31;
	pin T39 = IOB_13_40;
	pin U1 = IOB_14_14;
	pin U2 = IOB_14_12;
	pin U3 = IOB_14_13;
	pin U4 = GND;
	pin U5 = IOB_14_17;
	pin U6 = IOB_14_20;
	pin U7 = IOB_14_21;
	pin U8 = IOB_14_34;
	pin U9 = VCCO14;
	pin U10 = IOB_14_31;
	pin U11 = VCCAUX;
	pin U12 = IOB_10_1;
	pin U13 = IOB_10_12;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = IOB_1_72;
	pin U19 = VCCO1;
	pin U20 = IOB_1_73;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = IOB_13_38;
	pin U27 = IOB_13_36;
	pin U28 = IOB_13_58;
	pin U29 = VCCO13;
	pin U30 = IOB_13_48;
	pin U31 = VCCAUX;
	pin U32 = IOB_13_44;
	pin U33 = IOB_13_33;
	pin U34 = GND;
	pin U35 = IOB_13_34;
	pin U36 = IOB_13_27;
	pin U37 = IOB_13_26;
	pin U38 = IOB_13_30;
	pin U39 = VCCO13;
	pin V1 = GND;
	pin V2 = IOB_16_60;
	pin V3 = IOB_16_61;
	pin V4 = IOB_16_63;
	pin V5 = IOB_14_16;
	pin V6 = VCCO14;
	pin V7 = IOB_14_11;
	pin V8 = VCCINT;
	pin V9 = IOB_14_18;
	pin V10 = IOB_14_19;
	pin V11 = GND;
	pin V12 = IOB_14_36;
	pin V13 = IOB_14_37;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = HSWAP_EN;
	pin V24 = INIT_B;
	pin V25 = IOB_13_39;
	pin V26 = VCCO13;
	pin V27 = IOB_13_37;
	pin V28 = VCCINT;
	pin V29 = IOB_13_29;
	pin V30 = IOB_13_28;
	pin V31 = GND;
	pin V32 = IOB_13_25;
	pin V33 = IOB_13_32;
	pin V34 = IOB_13_21;
	pin V35 = IOB_13_20;
	pin V36 = VCCO13;
	pin V37 = IOB_13_19;
	pin V38 = IOB_13_18;
	pin V39 = IOB_13_17;
	pin W1 = IOB_16_58;
	pin W2 = IOB_16_59;
	pin W3 = VCCO16;
	pin W4 = IOB_16_62;
	pin W5 = IOB_14_6;
	pin W6 = IOB_14_7;
	pin W7 = IOB_14_10;
	pin W8 = GND;
	pin W9 = IOB_14_8;
	pin W10 = IOB_14_9;
	pin W11 = VCCINT;
	pin W12 = IOB_14_0;
	pin W13 = VCCO14;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = CCLK;
	pin W21 = VCCAUX;
	pin W22 = PROG_B;
	pin W23 = VCCO0;
	pin W24 = VCC_BATT;
	pin W25 = VCCINT;
	pin W26 = IOB_13_23;
	pin W27 = IOB_13_22;
	pin W28 = GND;
	pin W29 = IOB_15_61;
	pin W30 = IOB_15_60;
	pin W31 = VCCINT;
	pin W32 = IOB_13_24;
	pin W33 = VCCO13;
	pin W34 = IOB_13_15;
	pin W35 = IOB_13_14;
	pin W36 = IOB_13_13;
	pin W37 = IOB_13_12;
	pin W38 = GND;
	pin W39 = IOB_13_16;
	pin Y1 = IOB_16_49;
	pin Y2 = IOB_16_52;
	pin Y3 = IOB_16_53;
	pin Y4 = IOB_16_55;
	pin Y5 = GND;
	pin Y6 = IOB_16_56;
	pin Y7 = IOB_16_57;
	pin Y8 = VCCAUX;
	pin Y9 = IOB_14_4;
	pin Y10 = VCCO14;
	pin Y11 = IOB_14_2;
	pin Y12 = VCCAUX;
	pin Y13 = IOB_14_1;
	pin Y14 = VCCINT;
	pin Y15 = GND;
	pin Y16 = DIN;
	pin Y17 = CSI_B;
	pin Y18 = RDWR_B;
	pin Y19 = DONE;
	pin Y20 = VCCO0;
	pin Y21 = PWRDWN_B;
	pin Y22 = M2;
	pin Y23 = M0;
	pin Y24 = M1;
	pin Y25 = GND;
	pin Y26 = VCCINT;
	pin Y27 = IOB_15_63;
	pin Y28 = VCCAUX;
	pin Y29 = IOB_15_57;
	pin Y30 = VCCO15;
	pin Y31 = IOB_15_52;
	pin Y32 = VCCAUX;
	pin Y33 = IOB_13_5;
	pin Y34 = IOB_13_4;
	pin Y35 = GND;
	pin Y36 = IOB_13_6;
	pin Y37 = IOB_13_11;
	pin Y38 = IOB_13_10;
	pin Y39 = IOB_13_9;
	pin AA1 = IOB_16_48;
	pin AA2 = GND;
	pin AA3 = IOB_16_51;
	pin AA4 = IOB_16_54;
	pin AA5 = IOB_16_44;
	pin AA6 = IOB_16_45;
	pin AA7 = VCCO16;
	pin AA8 = IOB_16_36;
	pin AA9 = VCCINT;
	pin AA10 = IOB_14_5;
	pin AA11 = IOB_14_3;
	pin AA12 = GND;
	pin AA13 = IOB_16_46;
	pin AA14 = IOB_16_47;
	pin AA15 = VCCINT;
	pin AA16 = TMS;
	pin AA17 = VCCO0;
	pin AA18 = TCK;
	pin AA19 = VCCAUX;
	pin AA20 = DOUT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = VCCINT;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = GND;
	pin AA27 = VCCO15;
	pin AA28 = IOB_15_62;
	pin AA29 = VCCINT;
	pin AA30 = IOB_15_56;
	pin AA31 = IOB_15_53;
	pin AA32 = GND;
	pin AA33 = IOB_15_48;
	pin AA34 = IOB_15_59;
	pin AA35 = IOB_15_58;
	pin AA36 = IOB_13_7;
	pin AA37 = VCCO13;
	pin AA38 = IOB_13_0;
	pin AA39 = IOB_13_8;
	pin AB1 = IOB_16_40;
	pin AB2 = IOB_16_41;
	pin AB3 = IOB_16_50;
	pin AB4 = VCCO16;
	pin AB5 = IOB_16_42;
	pin AB6 = IOB_16_43;
	pin AB7 = IOB_16_37;
	pin AB8 = IOB_16_30;
	pin AB9 = GND;
	pin AB10 = IOB_16_34;
	pin AB11 = IOB_16_35;
	pin AB12 = VCCINT;
	pin AB13 = IOB_16_25;
	pin AB14 = VCCO16;
	pin AB15 = IOB_16_23;
	pin AB16 = TDO;
	pin AB17 = TDI;
	pin AB18 = VCCINT;
	pin AB19 = GND;
	pin AB20 = VCCINT;
	pin AB21 = GND;
	pin AB22 = VCCINT;
	pin AB23 = GND;
	pin AB24 = VCCINT;
	pin AB25 = GND;
	pin AB26 = VCCINT;
	pin AB27 = IOB_15_31;
	pin AB28 = IOB_15_30;
	pin AB29 = GND;
	pin AB30 = IOB_15_34;
	pin AB31 = IOB_15_42;
	pin AB32 = VCCINT;
	pin AB33 = IOB_15_49;
	pin AB34 = VCCO15;
	pin AB35 = IOB_15_50;
	pin AB36 = IOB_13_3;
	pin AB37 = IOB_13_2;
	pin AB38 = IOB_13_1;
	pin AB39 = GND;
	pin AC1 = VCCO16;
	pin AC2 = IOB_16_38;
	pin AC3 = IOB_16_39;
	pin AC4 = IOB_16_32;
	pin AC5 = IOB_16_33;
	pin AC6 = GND;
	pin AC7 = IOB_16_18;
	pin AC8 = IOB_16_31;
	pin AC9 = VCCAUX;
	pin AC10 = IOB_16_21;
	pin AC11 = VCCO16;
	pin AC12 = IOB_16_15;
	pin AC13 = IOB_16_24;
	pin AC14 = IOB_16_22;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = VCCINT;
	pin AC18 = GND;
	pin AC19 = VCCINT;
	pin AC20 = IOB_2_74;
	pin AC21 = VCCO2;
	pin AC22 = IOB_2_75;
	pin AC23 = VCCINT;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = GND;
	pin AC27 = IOB_11_58;
	pin AC28 = IOB_11_61;
	pin AC29 = VCCAUX;
	pin AC30 = IOB_15_35;
	pin AC31 = VCCO15;
	pin AC32 = IOB_15_43;
	pin AC33 = IOB_15_47;
	pin AC34 = IOB_15_46;
	pin AC35 = IOB_15_51;
	pin AC36 = GND;
	pin AC37 = IOB_15_44;
	pin AC38 = IOB_15_55;
	pin AC39 = IOB_15_54;
	pin AD1 = IOB_16_28;
	pin AD2 = IOB_16_29;
	pin AD3 = GND;
	pin AD4 = IOB_16_26;
	pin AD5 = IOB_16_27;
	pin AD6 = IOB_16_8;
	pin AD7 = IOB_16_19;
	pin AD8 = VCCO16;
	pin AD9 = IOB_16_20;
	pin AD10 = VCCINT;
	pin AD11 = IOB_16_14;
	pin AD12 = VCCINT;
	pin AD13 = GND;
	pin AD14 = VCCINT;
	pin AD15 = GND;
	pin AD16 = VCCINT;
	pin AD17 = IOB_2_40;
	pin AD18 = VCCO2;
	pin AD19 = GND;
	pin AD20 = VCCINT;
	pin AD21 = IOB_2_42;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = IOB_11_47;
	pin AD26 = IOB_11_55;
	pin AD27 = IOB_11_59;
	pin AD28 = VCCO11;
	pin AD29 = IOB_11_60;
	pin AD30 = VCCINT;
	pin AD31 = IOB_15_27;
	pin AD32 = IOB_15_26;
	pin AD33 = GND;
	pin AD34 = IOB_15_28;
	pin AD35 = IOB_15_37;
	pin AD36 = IOB_15_36;
	pin AD37 = IOB_15_45;
	pin AD38 = VCCO15;
	pin AD39 = IOB_15_40;
	pin AE1 = IOB_16_12;
	pin AE2 = IOB_16_16;
	pin AE3 = IOB_16_17;
	pin AE4 = IOB_16_10;
	pin AE5 = VCCO16;
	pin AE6 = IOB_16_9;
	pin AE7 = VCCINT;
	pin AE8 = IOB_16_2;
	pin AE9 = IOB_16_3;
	pin AE10 = GND;
	pin AE11 = IOB_12_40;
	pin AE12 = IOB_12_41;
	pin AE13 = VCCINT;
	pin AE14 = GND;
	pin AE15 = VCCINT;
	pin AE16 = GND;
	pin AE17 = VCCINT;
	pin AE18 = IOB_2_41;
	pin AE19 = VCCINT;
	pin AE20 = GND;
	pin AE21 = VCCINT;
	pin AE22 = IOB_2_43;
	pin AE23 = IOB_2_79;
	pin AE24 = IOB_11_46;
	pin AE25 = VCCO11;
	pin AE26 = IOB_11_54;
	pin AE27 = VCCINT;
	pin AE28 = IOB_11_45;
	pin AE29 = IOB_11_44;
	pin AE30 = GND;
	pin AE31 = IOB_11_57;
	pin AE32 = IOB_11_56;
	pin AE33 = VCCINT;
	pin AE34 = IOB_15_29;
	pin AE35 = VCCO15;
	pin AE36 = IOB_15_24;
	pin AE37 = IOB_15_33;
	pin AE38 = IOB_15_32;
	pin AE39 = IOB_15_41;
	pin AF1 = IOB_16_13;
	pin AF2 = VCCO16;
	pin AF3 = IOB_16_0;
	pin AF4 = IOB_16_11;
	pin AF5 = IOB_16_6;
	pin AF6 = IOB_16_7;
	pin AF7 = GND;
	pin AF8 = IOB_12_52;
	pin AF9 = IOB_12_53;
	pin AF10 = VCCAUX;
	pin AF11 = IOB_12_43;
	pin AF12 = VCCO12;
	pin AF13 = GND;
	pin AF14 = VCCINT;
	pin AF15 = GND;
	pin AF16 = VCCINT;
	pin AF17 = GND;
	pin AF18 = IOB_4_12;
	pin AF19 = IOB_4_13;
	pin AF20 = IOB_4_8;
	pin AF21 = IOB_2_46;
	pin AF22 = VCCO2;
	pin AF23 = IOB_2_78;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = GND;
	pin AF28 = IOB_11_39;
	pin AF29 = IOB_11_38;
	pin AF30 = VCCAUX;
	pin AF31 = IOB_11_53;
	pin AF32 = VCCO11;
	pin AF33 = IOB_11_62;
	pin AF34 = IOB_15_17;
	pin AF35 = IOB_15_16;
	pin AF36 = IOB_15_25;
	pin AF37 = GND;
	pin AF38 = IOB_15_39;
	pin AF39 = IOB_15_38;
	pin AG1 = IOB_16_4;
	pin AG2 = IOB_16_5;
	pin AG3 = IOB_16_1;
	pin AG4 = GND;
	pin AG5 = IOB_12_62;
	pin AG6 = IOB_12_58;
	pin AG7 = IOB_12_59;
	pin AG8 = IOB_12_51;
	pin AG9 = VCCO12;
	pin AG10 = IOB_12_42;
	pin AG11 = VCCINT;
	pin AG12 = GND;
	pin AG13 = VCCINT;
	pin AG14 = GND;
	pin AG15 = VCCINT;
	pin AG16 = IOB_2_0;
	pin AG17 = IOB_2_44;
	pin AG18 = IOB_4_4;
	pin AG19 = VCCO4;
	pin AG20 = IOB_4_9;
	pin AG21 = VCCINT;
	pin AG22 = IOB_2_47;
	pin AG23 = IOB_2_55;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = GND;
	pin AG27 = VCCINT;
	pin AG28 = IOB_11_23;
	pin AG29 = VCCO11;
	pin AG30 = IOB_11_34;
	pin AG31 = VCCINT;
	pin AG32 = IOB_11_52;
	pin AG33 = IOB_11_63;
	pin AG34 = GND;
	pin AG35 = IOB_15_13;
	pin AG36 = IOB_15_12;
	pin AG37 = IOB_15_21;
	pin AG38 = IOB_15_20;
	pin AG39 = VCCO15;
	pin AH1 = GND;
	pin AH2 = IOB_12_60;
	pin AH3 = IOB_12_61;
	pin AH4 = IOB_12_48;
	pin AH5 = IOB_12_63;
	pin AH6 = VCCO12;
	pin AH7 = IOB_12_50;
	pin AH8 = VCCINT;
	pin AH9 = IOB_12_26;
	pin AH10 = IOB_12_27;
	pin AH11 = GND;
	pin AH12 = VCCINT;
	pin AH13 = IOB_8_37;
	pin AH14 = VCCINT;
	pin AH15 = IOB_2_1;
	pin AH16 = VCCO2;
	pin AH17 = IOB_2_45;
	pin AH18 = IOB_4_5;
	pin AH19 = IOB_4_14;
	pin AH20 = IOB_4_15;
	pin AH21 = GND;
	pin AH22 = IOB_2_51;
	pin AH23 = IOB_2_54;
	pin AH24 = VCCINT;
	pin AH25 = GND;
	pin AH26 = VCCINT;
	pin AH27 = GND;
	pin AH28 = VCCINT;
	pin AH29 = IOB_11_22;
	pin AH30 = IOB_11_35;
	pin AH31 = GND;
	pin AH32 = IOB_11_51;
	pin AH33 = IOB_11_50;
	pin AH34 = IOB_11_48;
	pin AH35 = IOB_15_10;
	pin AH36 = VCCO15;
	pin AH37 = IOB_15_19;
	pin AH38 = IOB_15_18;
	pin AH39 = IOB_15_22;
	pin AJ1 = IOB_12_56;
	pin AJ2 = IOB_12_57;
	pin AJ3 = VCCO12;
	pin AJ4 = IOB_12_49;
	pin AJ5 = IOB_12_46;
	pin AJ6 = IOB_12_47;
	pin AJ7 = IOB_12_24;
	pin AJ8 = GND;
	pin AJ9 = IOB_8_60;
	pin AJ10 = IOB_8_61;
	pin AJ11 = VCCAUX;
	pin AJ12 = IOB_8_36;
	pin AJ13 = VCCO8;
	pin AJ14 = GND;
	pin AJ15 = VCCINT;
	pin AJ16 = IOB_2_64;
	pin AJ17 = VCCINT;
	pin AJ18 = GND;
	pin AJ19 = IOB_4_0;
	pin AJ20 = IOB_4_10;
	pin AJ21 = IOB_4_11;
	pin AJ22 = IOB_2_50;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_2_3;
	pin AJ25 = VCCINT;
	pin AJ26 = GND;
	pin AJ27 = VCCINT;
	pin AJ28 = GND;
	pin AJ29 = IOB_7_48;
	pin AJ30 = IOB_7_61;
	pin AJ31 = VCCAUX;
	pin AJ32 = IOB_11_32;
	pin AJ33 = VCCO11;
	pin AJ34 = IOB_11_49;
	pin AJ35 = IOB_15_11;
	pin AJ36 = IOB_15_15;
	pin AJ37 = IOB_15_14;
	pin AJ38 = GND;
	pin AJ39 = IOB_15_23;
	pin AK1 = IOB_12_54;
	pin AK2 = IOB_12_44;
	pin AK3 = IOB_12_45;
	pin AK4 = IOB_12_32;
	pin AK5 = GND;
	pin AK6 = IOB_12_30;
	pin AK7 = IOB_12_25;
	pin AK8 = IOB_12_18;
	pin AK9 = IOB_8_56;
	pin AK10 = VCCO8;
	pin AK11 = IOB_8_46;
	pin AK12 = VCCINT;
	pin AK13 = GND;
	pin AK14 = VCCINT;
	pin AK15 = GND;
	pin AK16 = IOB_2_65;
	pin AK17 = IOB_2_49;
	pin AK18 = VCCAUX;
	pin AK19 = IOB_4_1;
	pin AK20 = VCCO4;
	pin AK21 = IOB_4_2;
	pin AK22 = VCCINT;
	pin AK23 = IOB_2_59;
	pin AK24 = IOB_2_2;
	pin AK25 = GND;
	pin AK26 = VCCINT;
	pin AK27 = GND;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_7_49;
	pin AK30 = VCCO7;
	pin AK31 = IOB_7_60;
	pin AK32 = VCCINT;
	pin AK33 = IOB_11_33;
	pin AK34 = IOB_11_42;
	pin AK35 = GND;
	pin AK36 = IOB_15_1;
	pin AK37 = IOB_15_0;
	pin AK38 = IOB_15_9;
	pin AK39 = IOB_15_8;
	pin AL1 = IOB_12_55;
	pin AL2 = GND;
	pin AL3 = IOB_12_38;
	pin AL4 = IOB_12_33;
	pin AL5 = IOB_12_20;
	pin AL6 = IOB_12_31;
	pin AL7 = VCCO12;
	pin AL8 = IOB_12_19;
	pin AL9 = IOB_8_57;
	pin AL10 = IOB_8_40;
	pin AL11 = IOB_8_47;
	pin AL12 = GND;
	pin AL13 = IOB_8_30;
	pin AL14 = IOB_8_31;
	pin AL15 = VCCAUX;
	pin AL16 = IOB_2_48;
	pin AL17 = VCCO2;
	pin AL18 = IOB_2_28;
	pin AL19 = IOB_4_6;
	pin AL20 = IOB_4_7;
	pin AL21 = IOB_4_3;
	pin AL22 = GND;
	pin AL23 = IOB_2_58;
	pin AL24 = IOB_2_7;
	pin AL25 = VCCAUX;
	pin AL26 = IOB_7_31;
	pin AL27 = VCCO7;
	pin AL28 = IOB_7_17;
	pin AL29 = VCCINT;
	pin AL30 = IOB_7_58;
	pin AL31 = IOB_7_56;
	pin AL32 = GND;
	pin AL33 = IOB_11_12;
	pin AL34 = IOB_11_43;
	pin AL35 = IOB_11_28;
	pin AL36 = IOB_15_2;
	pin AL37 = VCCO15;
	pin AL38 = IOB_15_5;
	pin AL39 = IOB_15_4;
	pin AM1 = IOB_12_36;
	pin AM2 = IOB_12_37;
	pin AM3 = IOB_12_39;
	pin AM4 = VCCO12;
	pin AM5 = IOB_12_21;
	pin AM6 = IOB_12_8;
	pin AM7 = IOB_12_9;
	pin AM8 = VCCINT;
	pin AM9 = GND;
	pin AM10 = IOB_8_41;
	pin AM11 = IOB_8_39;
	pin AM12 = VCCAUX;
	pin AM13 = IOB_8_10;
	pin AM14 = VCCO8;
	pin AM15 = IOB_8_55;
	pin AM16 = VCCINT;
	pin AM17 = IOB_2_52;
	pin AM18 = IOB_2_29;
	pin AM19 = GND;
	pin AM20 = IOB_2_18;
	pin AM21 = IOB_2_19;
	pin AM22 = VCCAUX;
	pin AM23 = IOB_2_63;
	pin AM24 = VCCO2;
	pin AM25 = IOB_2_6;
	pin AM26 = VCCINT;
	pin AM27 = IOB_7_30;
	pin AM28 = IOB_7_16;
	pin AM29 = GND;
	pin AM30 = IOB_7_59;
	pin AM31 = IOB_7_57;
	pin AM32 = VCCAUX;
	pin AM33 = IOB_11_13;
	pin AM34 = VCCO11;
	pin AM35 = IOB_11_29;
	pin AM36 = IOB_15_3;
	pin AM37 = IOB_15_7;
	pin AM38 = IOB_15_6;
	pin AM39 = GND;
	pin AN1 = VCCO12;
	pin AN2 = IOB_12_28;
	pin AN3 = IOB_12_29;
	pin AN4 = IOB_12_22;
	pin AN5 = IOB_12_23;
	pin AN6 = GND;
	pin AN7 = IOB_8_52;
	pin AN8 = IOB_8_58;
	pin AN9 = IOB_8_59;
	pin AN10 = IOB_8_38;
	pin AN11 = VCCO8;
	pin AN12 = IOB_8_35;
	pin AN13 = VCCINT;
	pin AN14 = IOB_8_11;
	pin AN15 = IOB_8_54;
	pin AN16 = GND;
	pin AN17 = IOB_2_53;
	pin AN18 = IOB_2_33;
	pin AN19 = VCCAUX;
	pin AN20 = IOB_2_22;
	pin AN21 = VCCO2;
	pin AN22 = IOB_2_62;
	pin AN23 = VCCINT;
	pin AN24 = IOB_2_14;
	pin AN25 = IOB_2_15;
	pin AN26 = GND;
	pin AN27 = IOB_7_19;
	pin AN28 = IOB_7_18;
	pin AN29 = IOB_7_20;
	pin AN30 = IOB_7_51;
	pin AN31 = VCCO7;
	pin AN32 = IOB_7_52;
	pin AN33 = IOB_11_19;
	pin AN34 = IOB_11_18;
	pin AN35 = IOB_11_26;
	pin AN36 = GND;
	pin AN37 = IOB_11_37;
	pin AN38 = IOB_11_36;
	pin AN39 = IOB_11_40;
	pin AP1 = IOB_12_34;
	pin AP2 = IOB_12_35;
	pin AP3 = GND;
	pin AP4 = IOB_12_4;
	pin AP5 = IOB_12_5;
	pin AP6 = IOB_12_6;
	pin AP7 = IOB_8_53;
	pin AP8 = VCCO8;
	pin AP9 = IOB_8_24;
	pin AP10 = VCCINT;
	pin AP11 = IOB_8_34;
	pin AP12 = IOB_8_26;
	pin AP13 = GND;
	pin AP14 = IOB_2_4;
	pin AP15 = IOB_2_5;
	pin AP16 = IOB_2_68;
	pin AP17 = IOB_2_32;
	pin AP18 = VCCO2;
	pin AP19 = IOB_2_21;
	pin AP20 = VCCINT;
	pin AP21 = IOB_2_23;
	pin AP22 = IOB_2_31;
	pin AP23 = GND;
	pin AP24 = IOB_7_55;
	pin AP25 = IOB_7_39;
	pin AP26 = IOB_7_38;
	pin AP27 = IOB_7_15;
	pin AP28 = VCCO7;
	pin AP29 = IOB_7_21;
	pin AP30 = VCCINT;
	pin AP31 = IOB_7_50;
	pin AP32 = IOB_7_53;
	pin AP33 = GND;
	pin AP34 = IOB_11_0;
	pin AP35 = IOB_11_27;
	pin AP36 = IOB_11_21;
	pin AP37 = IOB_11_20;
	pin AP38 = VCCO11;
	pin AP39 = IOB_11_41;
	pin AR1 = IOB_12_16;
	pin AR2 = IOB_12_12;
	pin AR3 = IOB_12_13;
	pin AR4 = IOB_12_10;
	pin AR5 = VCCO12;
	pin AR6 = IOB_12_7;
	pin AR7 = IOB_8_50;
	pin AR8 = IOB_8_51;
	pin AR9 = IOB_8_25;
	pin AR10 = GND;
	pin AR11 = IOB_8_8;
	pin AR12 = IOB_8_27;
	pin AR13 = IOB_8_6;
	pin AR14 = IOB_2_12;
	pin AR15 = VCCO2;
	pin AR16 = IOB_2_69;
	pin AR17 = VCCINT;
	pin AR18 = IOB_2_20;
	pin AR19 = IOB_2_24;
	pin AR20 = GND;
	pin AR21 = IOB_2_26;
	pin AR22 = IOB_2_30;
	pin AR23 = IOB_2_67;
	pin AR24 = IOB_7_54;
	pin AR25 = VCCO7;
	pin AR26 = IOB_7_11;
	pin AR27 = IOB_7_14;
	pin AR28 = IOB_7_0;
	pin AR29 = IOB_7_4;
	pin AR30 = GND;
	pin AR31 = IOB_7_33;
	pin AR32 = IOB_7_32;
	pin AR33 = IOB_7_62;
	pin AR34 = IOB_11_1;
	pin AR35 = VCCO11;
	pin AR36 = IOB_11_8;
	pin AR37 = IOB_11_31;
	pin AR38 = IOB_11_30;
	pin AR39 = IOB_11_24;
	pin AT1 = IOB_12_17;
	pin AT2 = VCCO12;
	pin AT3 = IOB_12_0;
	pin AT4 = IOB_12_11;
	pin AT5 = IOB_12_2;
	pin AT6 = IOB_12_3;
	pin AT7 = GND;
	pin AT8 = IOB_8_28;
	pin AT9 = IOB_8_20;
	pin AT10 = IOB_8_21;
	pin AT11 = IOB_8_9;
	pin AT12 = VCCO8;
	pin AT13 = IOB_8_7;
	pin AT14 = IOB_2_13;
	pin AT15 = IOB_2_72;
	pin AT16 = IOB_2_73;
	pin AT17 = GND;
	pin AT18 = IOB_2_36;
	pin AT19 = IOB_2_25;
	pin AT20 = IOB_2_16;
	pin AT21 = IOB_2_27;
	pin AT22 = VCCO2;
	pin AT23 = IOB_2_66;
	pin AT24 = IOB_7_47;
	pin AT25 = IOB_7_46;
	pin AT26 = IOB_7_10;
	pin AT27 = GND;
	pin AT28 = IOB_7_1;
	pin AT29 = IOB_7_5;
	pin AT30 = IOB_7_36;
	pin AT31 = IOB_7_37;
	pin AT32 = VCCO7;
	pin AT33 = IOB_7_63;
	pin AT34 = IOB_11_11;
	pin AT35 = IOB_11_10;
	pin AT36 = IOB_11_9;
	pin AT37 = GND;
	pin AT38 = IOB_11_16;
	pin AT39 = IOB_11_25;
	pin AU1 = IOB_12_14;
	pin AU2 = IOB_12_15;
	pin AU3 = IOB_12_1;
	pin AU4 = GND;
	pin AU5 = IOB_8_62;
	pin AU6 = IOB_8_32;
	pin AU7 = IOB_8_33;
	pin AU8 = IOB_8_29;
	pin AU9 = VCCO8;
	pin AU10 = IOB_8_4;
	pin AU11 = IOB_8_18;
	pin AU12 = IOB_8_19;
	pin AU13 = IOB_8_22;
	pin AU14 = GND;
	pin AU15 = IOB_2_8;
	pin AU16 = IOB_2_56;
	pin AU17 = IOB_2_57;
	pin AU18 = IOB_2_37;
	pin AU19 = VCCO2;
	pin AU20 = IOB_2_17;
	pin AU21 = IOB_2_34;
	pin AU22 = IOB_2_35;
	pin AU23 = IOB_2_71;
	pin AU24 = GND;
	pin AU25 = IOB_7_35;
	pin AU26 = IOB_7_3;
	pin AU27 = IOB_7_2;
	pin AU28 = IOB_7_26;
	pin AU29 = VCCO7;
	pin AU30 = IOB_7_12;
	pin AU31 = IOB_7_29;
	pin AU32 = IOB_7_28;
	pin AU33 = IOB_7_40;
	pin AU34 = GND;
	pin AU35 = IOB_11_15;
	pin AU36 = IOB_11_14;
	pin AU37 = IOB_11_4;
	pin AU38 = IOB_11_17;
	pin AU39 = VCCO11;
	pin AV2 = GND;
	pin AV3 = IOB_8_48;
	pin AV4 = IOB_8_49;
	pin AV5 = IOB_8_63;
	pin AV6 = VCCO8;
	pin AV7 = IOB_8_16;
	pin AV8 = IOB_8_17;
	pin AV9 = IOB_8_12;
	pin AV10 = IOB_8_5;
	pin AV11 = GND;
	pin AV12 = IOB_8_14;
	pin AV13 = IOB_8_23;
	pin AV14 = IOB_8_2;
	pin AV15 = IOB_2_9;
	pin AV16 = VCCO2;
	pin AV17 = IOB_2_60;
	pin AV18 = SYSMON0_AVSS;
	pin AV19 = SYSMON0_VREFN;
	pin AV20 = SYSMON0_VREFP;
	pin AV21 = GND;
	pin AV22 = IOB_2_39;
	pin AV23 = IOB_2_70;
	pin AV24 = IOB_2_11;
	pin AV25 = IOB_7_34;
	pin AV26 = VCCO7;
	pin AV27 = IOB_7_7;
	pin AV28 = IOB_7_27;
	pin AV29 = IOB_7_8;
	pin AV30 = IOB_7_13;
	pin AV31 = GND;
	pin AV32 = IOB_7_24;
	pin AV33 = IOB_7_41;
	pin AV34 = IOB_7_44;
	pin AV35 = IOB_11_2;
	pin AV36 = VCCO11;
	pin AV37 = IOB_11_5;
	pin AV38 = GND;
	pin AW3 = VCCO8;
	pin AW4 = IOB_8_44;
	pin AW5 = IOB_8_45;
	pin AW6 = IOB_8_42;
	pin AW7 = IOB_8_43;
	pin AW8 = GND;
	pin AW9 = IOB_8_13;
	pin AW10 = IOB_8_0;
	pin AW11 = IOB_8_1;
	pin AW12 = IOB_8_15;
	pin AW13 = VCCO8;
	pin AW14 = IOB_8_3;
	pin AW15 = IOB_2_76;
	pin AW16 = IOB_2_77;
	pin AW17 = IOB_2_61;
	pin AW18 = GND;
	pin AW19 = SYSMON0_VN;
	pin AW20 = SYSMON0_VP;
	pin AW21 = SYSMON0_AVDD;
	pin AW22 = IOB_2_38;
	pin AW23 = VCCO2;
	pin AW24 = IOB_2_10;
	pin AW25 = IOB_7_23;
	pin AW26 = IOB_7_22;
	pin AW27 = IOB_7_6;
	pin AW28 = GND;
	pin AW29 = IOB_7_9;
	pin AW30 = IOB_7_43;
	pin AW31 = IOB_7_42;
	pin AW32 = IOB_7_25;
	pin AW33 = VCCO7;
	pin AW34 = IOB_7_45;
	pin AW35 = IOB_11_3;
	pin AW36 = IOB_11_7;
	pin AW37 = IOB_11_6;
}

// xqr4vsx55-cf1140
bond BOND10 {
	pin A3 = IOB_6_24;
	pin A4 = IOB_6_25;
	pin A5 = IOB_6_21;
	pin A6 = IOB_6_41;
	pin A7 = GND;
	pin A8 = IOB_6_45;
	pin A9 = IOB_6_34;
	pin A10 = IOB_6_35;
	pin A11 = IOB_6_59;
	pin A12 = VCCO6;
	pin A13 = IOB_6_30;
	pin A14 = IOB_6_31;
	pin A15 = IOB_1_17;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = GND;
	pin A20 = IOB_1_30;
	pin A21 = IOB_5_22;
	pin A22 = VCCO5;
	pin A23 = IOB_5_62;
	pin A24 = IOB_5_59;
	pin A25 = IOB_5_58;
	pin A26 = IOB_5_61;
	pin A27 = GND;
	pin A28 = IOB_5_37;
	pin A29 = IOB_5_36;
	pin A30 = IOB_5_29;
	pin A31 = IOB_5_17;
	pin A32 = VCCO5;
	pin B2 = IOB_6_4;
	pin B3 = IOB_6_5;
	pin B4 = GND;
	pin B5 = IOB_6_20;
	pin B6 = IOB_6_40;
	pin B7 = IOB_6_37;
	pin B8 = IOB_6_44;
	pin B9 = VCCO6;
	pin B10 = IOB_6_61;
	pin B11 = IOB_6_58;
	pin B12 = IOB_6_46;
	pin B13 = IOB_6_47;
	pin B14 = GND;
	pin B15 = IOB_1_16;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = VCCO1;
	pin B20 = IOB_1_31;
	pin B21 = IOB_5_23;
	pin B22 = IOB_5_30;
	pin B23 = IOB_5_63;
	pin B24 = GND;
	pin B25 = IOB_5_35;
	pin B26 = IOB_5_60;
	pin B27 = IOB_5_49;
	pin B28 = IOB_5_15;
	pin B29 = VCCO5;
	pin B30 = IOB_5_28;
	pin B31 = IOB_5_16;
	pin B32 = IOB_5_3;
	pin B33 = IOB_5_2;
	pin C1 = GND;
	pin C2 = IOB_10_51;
	pin C3 = IOB_10_62;
	pin C4 = IOB_10_63;
	pin C5 = IOB_6_11;
	pin C6 = VCCO6;
	pin C7 = IOB_6_36;
	pin C8 = IOB_6_56;
	pin C9 = IOB_6_57;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_62;
	pin C13 = IOB_6_14;
	pin C14 = IOB_6_15;
	pin C15 = IOB_1_36;
	pin C16 = VCCO1;
	pin C17 = IOB_1_41;
	pin C18 = IOB_1_38;
	pin C19 = IOB_1_39;
	pin C20 = IOB_1_34;
	pin C21 = GND;
	pin C22 = IOB_5_31;
	pin C23 = IOB_5_55;
	pin C24 = IOB_5_54;
	pin C25 = IOB_5_34;
	pin C26 = VCCO5;
	pin C27 = IOB_5_48;
	pin C28 = IOB_5_14;
	pin C29 = IOB_5_25;
	pin C30 = IOB_5_24;
	pin C31 = GND;
	pin C32 = IOB_9_61;
	pin C33 = IOB_9_51;
	pin C34 = IOB_9_50;
	pin D1 = IOB_10_49;
	pin D2 = IOB_10_50;
	pin D3 = VCCO10;
	pin D4 = IOB_10_59;
	pin D5 = IOB_6_10;
	pin D6 = IOB_6_28;
	pin D7 = IOB_6_29;
	pin D8 = GND;
	pin D9 = IOB_6_27;
	pin D10 = IOB_6_50;
	pin D11 = IOB_6_51;
	pin D12 = IOB_6_63;
	pin D13 = VCCO6;
	pin D14 = IOB_6_6;
	pin D15 = DXP;
	pin D16 = IOB_1_37;
	pin D17 = IOB_1_40;
	pin D18 = GND;
	pin D19 = IOB_1_42;
	pin D20 = IOB_1_35;
	pin D21 = IOB_1_10;
	pin D22 = IOB_5_18;
	pin D23 = VCCO5;
	pin D24 = IOB_5_51;
	pin D25 = IOB_5_50;
	pin D26 = IOB_5_45;
	pin D27 = IOB_5_41;
	pin D28 = GND;
	pin D29 = IOB_5_7;
	pin D30 = IOB_5_13;
	pin D31 = IOB_5_12;
	pin D32 = IOB_9_60;
	pin D33 = VCCO9;
	pin D34 = IOB_9_49;
	pin E1 = IOB_10_48;
	pin E2 = IOB_10_46;
	pin E3 = IOB_10_47;
	pin E4 = IOB_10_58;
	pin E5 = GND;
	pin E6 = IOB_6_13;
	pin E7 = IOB_6_18;
	pin E8 = IOB_6_19;
	pin E9 = IOB_6_26;
	pin E10 = VCCO6;
	pin E11 = IOB_6_43;
	pin E12 = IOB_6_22;
	pin E13 = IOB_6_23;
	pin E14 = IOB_6_7;
	pin E15 = GND;
	pin E16 = IOB_3_5;
	pin E17 = IOB_3_8;
	pin E18 = IOB_3_9;
	pin E19 = IOB_1_43;
	pin E20 = VCCO1;
	pin E21 = IOB_1_11;
	pin E22 = IOB_5_19;
	pin E23 = IOB_5_46;
	pin E24 = IOB_5_42;
	pin E25 = GND;
	pin E26 = IOB_5_44;
	pin E27 = IOB_5_40;
	pin E28 = IOB_5_21;
	pin E29 = IOB_5_6;
	pin E30 = VCCO5;
	pin E31 = IOB_5_1;
	pin E32 = IOB_9_43;
	pin E33 = IOB_9_42;
	pin E34 = IOB_9_48;
	pin F1 = IOB_10_31;
	pin F2 = GND;
	pin F3 = IOB_10_52;
	pin F4 = IOB_10_53;
	pin F5 = IOB_10_61;
	pin F6 = IOB_6_12;
	pin F7 = VCCO6;
	pin F8 = IOB_6_33;
	pin F9 = VCCAUX;
	pin F10 = IOB_6_53;
	pin F11 = IOB_6_42;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_20;
	pin F15 = DXN;
	pin F16 = IOB_3_4;
	pin F17 = VCCO3;
	pin F18 = IOB_3_15;
	pin F19 = VCCAUX;
	pin F20 = IOB_1_18;
	pin F21 = IOB_1_19;
	pin F22 = GND;
	pin F23 = IOB_5_47;
	pin F24 = IOB_5_43;
	pin F25 = IOB_5_53;
	pin F26 = IOB_5_52;
	pin F27 = VCCO5;
	pin F28 = IOB_5_20;
	pin F29 = IOB_5_9;
	pin F30 = IOB_5_8;
	pin F31 = IOB_5_0;
	pin F32 = GND;
	pin F33 = IOB_9_37;
	pin F34 = IOB_9_36;
	pin G1 = IOB_10_30;
	pin G2 = IOB_10_36;
	pin G3 = IOB_10_37;
	pin G4 = VCCO10;
	pin G5 = IOB_10_60;
	pin G6 = IOB_6_8;
	pin G7 = IOB_6_9;
	pin G8 = IOB_6_32;
	pin G9 = GND;
	pin G10 = IOB_6_52;
	pin G11 = IOB_6_54;
	pin G12 = IOB_6_55;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_21;
	pin G16 = IOB_3_0;
	pin G17 = IOB_3_1;
	pin G18 = IOB_3_14;
	pin G19 = GND;
	pin G20 = VCCINT;
	pin G21 = IOB_1_23;
	pin G22 = VCCINT;
	pin G23 = IOB_5_39;
	pin G24 = VCCO5;
	pin G25 = IOB_5_57;
	pin G26 = VCCAUX;
	pin G27 = IOB_5_11;
	pin G28 = IOB_5_10;
	pin G29 = GND;
	pin G30 = IOB_9_47;
	pin G31 = IOB_9_46;
	pin G32 = IOB_9_33;
	pin G33 = IOB_9_32;
	pin G34 = VCCO9;
	pin H1 = VCCO10;
	pin H2 = IOB_10_26;
	pin H3 = IOB_10_27;
	pin H4 = IOB_10_42;
	pin H5 = IOB_10_43;
	pin H6 = GND;
	pin H7 = IOB_6_2;
	pin H8 = IOB_6_3;
	pin H9 = IOB_6_48;
	pin H10 = IOB_6_49;
	pin H11 = VCCO6;
	pin H12 = IOB_6_39;
	pin H13 = IOB_1_4;
	pin H14 = IOB_1_5;
	pin H15 = IOB_1_25;
	pin H16 = GND;
	pin H17 = IOB_3_13;
	pin H18 = IOB_3_10;
	pin H19 = IOB_3_11;
	pin H20 = IOB_1_22;
	pin H21 = VCCO1;
	pin H22 = IOB_1_3;
	pin H23 = VCCAUX;
	pin H24 = IOB_5_38;
	pin H25 = IOB_5_56;
	pin H26 = GND;
	pin H27 = IOB_9_63;
	pin H28 = IOB_9_62;
	pin H29 = IOB_9_53;
	pin H30 = IOB_9_52;
	pin H31 = VCCO9;
	pin H32 = IOB_9_25;
	pin H33 = IOB_9_21;
	pin H34 = IOB_9_20;
	pin J1 = IOB_10_18;
	pin J2 = IOB_10_19;
	pin J3 = GND;
	pin J4 = IOB_10_29;
	pin J5 = IOB_10_44;
	pin J6 = IOB_10_45;
	pin J7 = IOB_6_0;
	pin J8 = VCCO6;
	pin J9 = IOB_6_17;
	pin J10 = VCCAUX;
	pin J11 = IOB_6_38;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = IOB_1_9;
	pin J15 = IOB_1_24;
	pin J16 = VCCINT;
	pin J17 = IOB_3_12;
	pin J18 = VCCO3;
	pin J19 = IOB_3_2;
	pin J20 = IOB_1_27;
	pin J21 = IOB_1_2;
	pin J22 = VCCINT;
	pin J23 = GND;
	pin J24 = IOB_5_26;
	pin J25 = IOB_5_33;
	pin J26 = VCCINT;
	pin J27 = IOB_9_59;
	pin J28 = VCCO9;
	pin J29 = IOB_9_45;
	pin J30 = IOB_9_44;
	pin J31 = IOB_9_19;
	pin J32 = IOB_9_24;
	pin J33 = GND;
	pin J34 = IOB_9_7;
	pin K1 = IOB_10_12;
	pin K2 = IOB_10_13;
	pin K3 = IOB_10_15;
	pin K4 = IOB_10_28;
	pin K5 = VCCO10;
	pin K6 = IOB_10_33;
	pin K7 = VCCINT;
	pin K8 = IOB_6_1;
	pin K9 = IOB_6_16;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = IOB_1_8;
	pin K15 = VCCO1;
	pin K16 = IOB_1_29;
	pin K17 = IOB_3_6;
	pin K18 = IOB_3_7;
	pin K19 = IOB_3_3;
	pin K20 = GND;
	pin K21 = VCCINT;
	pin K22 = GND;
	pin K23 = VCCINT;
	pin K24 = IOB_5_27;
	pin K25 = VCCO5;
	pin K26 = IOB_5_32;
	pin K27 = IOB_9_58;
	pin K28 = IOB_9_35;
	pin K29 = IOB_9_34;
	pin K30 = GND;
	pin K31 = IOB_9_18;
	pin K32 = IOB_9_13;
	pin K33 = IOB_9_12;
	pin K34 = IOB_9_6;
	pin L1 = IOB_10_7;
	pin L2 = VCCO10;
	pin L3 = IOB_10_14;
	pin L4 = IOB_10_20;
	pin L5 = IOB_10_21;
	pin L6 = IOB_10_32;
	pin L7 = GND;
	pin L8 = IOB_10_35;
	pin L9 = IOB_10_56;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = IOB_1_12;
	pin L15 = IOB_1_13;
	pin L16 = IOB_1_28;
	pin L17 = GND;
	pin L18 = IOB_1_46;
	pin L19 = IOB_1_26;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCINT;
	pin L23 = GND;
	pin L24 = VCCAUX;
	pin L25 = IOB_5_5;
	pin L26 = IOB_5_4;
	pin L27 = GND;
	pin L28 = IOB_9_29;
	pin L29 = IOB_9_28;
	pin L30 = IOB_9_17;
	pin L31 = IOB_9_16;
	pin L32 = VCCO9;
	pin L33 = IOB_9_3;
	pin L34 = IOB_9_2;
	pin M1 = IOB_10_6;
	pin M2 = IOB_10_8;
	pin M3 = IOB_10_9;
	pin M4 = GND;
	pin M5 = IOB_10_10;
	pin M6 = IOB_10_11;
	pin M7 = IOB_10_23;
	pin M8 = IOB_10_34;
	pin M9 = VCCO10;
	pin M10 = IOB_10_57;
	pin M11 = VCCAUX;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = IOB_1_33;
	pin M17 = IOB_1_45;
	pin M18 = IOB_1_47;
	pin M19 = VCCO1;
	pin M20 = IOB_1_6;
	pin M21 = VCCINT;
	pin M22 = GND;
	pin M23 = VCCINT;
	pin M24 = GND;
	pin M25 = IOB_9_57;
	pin M26 = IOB_9_56;
	pin M27 = IOB_9_23;
	pin M28 = IOB_9_22;
	pin M29 = VCCO9;
	pin M30 = IOB_9_9;
	pin M31 = IOB_9_8;
	pin M32 = IOB_9_1;
	pin M33 = IOB_9_0;
	pin M34 = GND;
	pin N1 = GND;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = IOB_10_5;
	pin N6 = VCCO10;
	pin N7 = IOB_10_22;
	pin N8 = VCCAUX;
	pin N9 = IOB_10_40;
	pin N10 = IOB_10_41;
	pin N11 = GND;
	pin N12 = IOB_10_54;
	pin N13 = IOB_10_55;
	pin N14 = VCCINT;
	pin N15 = IOB_1_32;
	pin N16 = VCCO1;
	pin N17 = IOB_1_44;
	pin N18 = IOB_1_14;
	pin N19 = IOB_1_15;
	pin N20 = IOB_1_7;
	pin N21 = GND;
	pin N22 = IOB_9_55;
	pin N23 = IOB_9_54;
	pin N24 = VCCINT;
	pin N25 = IOB_9_41;
	pin N26 = VCCO9;
	pin N27 = IOB_9_11;
	pin N28 = VCCINT;
	pin N29 = IOB_9_5;
	pin N30 = IOB_9_4;
	pin N31 = GND;
	pin N32 = NC;
	pin N33 = NC;
	pin N34 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = IOB_10_4;
	pin P6 = IOB_10_2;
	pin P7 = IOB_10_3;
	pin P8 = GND;
	pin P9 = IOB_10_24;
	pin P10 = IOB_10_25;
	pin P11 = IOB_10_38;
	pin P12 = IOB_10_39;
	pin P13 = VCCO10;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = IOB_9_31;
	pin P22 = IOB_9_39;
	pin P23 = VCCO9;
	pin P24 = IOB_9_27;
	pin P25 = VCCAUX;
	pin P26 = IOB_9_40;
	pin P27 = IOB_9_10;
	pin P28 = GND;
	pin P29 = NC;
	pin P30 = NC;
	pin P31 = NC;
	pin P32 = NC;
	pin P33 = NC;
	pin P34 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = GND;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = IOB_10_0;
	pin R10 = VCCO10;
	pin R11 = IOB_10_17;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = CCLK;
	pin R18 = VCCAUX;
	pin R19 = IOB_9_30;
	pin R20 = VCCO9;
	pin R21 = IOB_9_38;
	pin R22 = IOB_9_15;
	pin R23 = IOB_9_14;
	pin R24 = IOB_9_26;
	pin R25 = GND;
	pin R26 = NC;
	pin R27 = NC;
	pin R28 = NC;
	pin R29 = NC;
	pin R30 = NC;
	pin R31 = NC;
	pin R32 = NC;
	pin R33 = NC;
	pin R34 = NC;
	pin T1 = NC;
	pin T2 = GND;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCAUX;
	pin T10 = IOB_10_1;
	pin T11 = IOB_10_16;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = DIN;
	pin T17 = VCCO0;
	pin T18 = HSWAP_EN;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = NC;
	pin T27 = NC;
	pin T28 = NC;
	pin T29 = NC;
	pin T30 = NC;
	pin T31 = NC;
	pin T32 = GND;
	pin T33 = NC;
	pin T34 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = NC;
	pin U8 = NC;
	pin U9 = GND;
	pin U10 = NC;
	pin U11 = NC;
	pin U12 = NC;
	pin U13 = RDWR_B;
	pin U14 = VCCO0;
	pin U15 = DONE;
	pin U16 = VCCAUX;
	pin U17 = CSI_B;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = INIT_B;
	pin U22 = PROG_B;
	pin U23 = NC;
	pin U24 = NC;
	pin U25 = NC;
	pin U26 = NC;
	pin U27 = NC;
	pin U28 = NC;
	pin U29 = GND;
	pin U30 = NC;
	pin U31 = NC;
	pin U32 = NC;
	pin U33 = NC;
	pin U34 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = GND;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = NC;
	pin V11 = NC;
	pin V12 = NC;
	pin V13 = TMS;
	pin V14 = TCK;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = TDO;
	pin V19 = VCCAUX;
	pin V20 = M2;
	pin V21 = VCCO0;
	pin V22 = VCC_BATT;
	pin V23 = NC;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = GND;
	pin V27 = NC;
	pin V28 = NC;
	pin V29 = NC;
	pin V30 = NC;
	pin V31 = NC;
	pin V32 = NC;
	pin V33 = NC;
	pin V34 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = GND;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = NC;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = NC;
	pin W11 = NC;
	pin W12 = NC;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = TDI;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = M0;
	pin W21 = PWRDWN_B;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = IOB_11_61;
	pin W25 = IOB_11_57;
	pin W26 = VCCAUX;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = NC;
	pin W30 = NC;
	pin W31 = NC;
	pin W32 = NC;
	pin W33 = GND;
	pin W34 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = GND;
	pin Y11 = IOB_12_59;
	pin Y12 = IOB_12_46;
	pin Y13 = IOB_12_47;
	pin Y14 = IOB_12_55;
	pin Y15 = VCCO12;
	pin Y16 = IOB_12_39;
	pin Y17 = VCCAUX;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = IOB_11_60;
	pin Y25 = VCCO11;
	pin Y26 = IOB_11_56;
	pin Y27 = NC;
	pin Y28 = NC;
	pin Y29 = NC;
	pin Y30 = GND;
	pin Y31 = NC;
	pin Y32 = NC;
	pin Y33 = NC;
	pin Y34 = NC;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GND;
	pin AA8 = IOB_12_48;
	pin AA9 = IOB_12_49;
	pin AA10 = VCCAUX;
	pin AA11 = IOB_12_58;
	pin AA12 = VCCO12;
	pin AA13 = IOB_12_54;
	pin AA15 = IOB_12_38;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA22 = VCCO11;
	pin AA23 = IOB_11_31;
	pin AA24 = IOB_11_30;
	pin AA25 = IOB_11_47;
	pin AA26 = IOB_11_46;
	pin AA27 = GND;
	pin AA28 = IOB_11_63;
	pin AA29 = IOB_11_62;
	pin AA30 = IOB_11_58;
	pin AA31 = NC;
	pin AA32 = NC;
	pin AA33 = NC;
	pin AA34 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = NC;
	pin AB4 = GND;
	pin AB5 = IOB_12_62;
	pin AB6 = IOB_12_63;
	pin AB7 = VCCINT;
	pin AB8 = IOB_12_40;
	pin AB9 = VCCO12;
	pin AB10 = IOB_12_14;
	pin AB11 = VCCINT;
	pin AB12 = IOB_12_6;
	pin AB13 = IOB_12_7;
	pin AB14 = GND;
	pin AB15 = IOB_2_12;
	pin AB16 = IOB_2_20;
	pin AB17 = IOB_2_21;
	pin AB18 = IOB_2_30;
	pin AB19 = VCCO2;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = IOB_11_7;
	pin AB23 = IOB_11_6;
	pin AB24 = GND;
	pin AB25 = IOB_11_25;
	pin AB26 = IOB_11_24;
	pin AB27 = VCCAUX;
	pin AB28 = IOB_11_42;
	pin AB29 = VCCO11;
	pin AB30 = IOB_11_59;
	pin AB31 = NC;
	pin AB32 = NC;
	pin AB33 = NC;
	pin AB34 = GND;
	pin AC1 = GND;
	pin AC2 = IOB_12_60;
	pin AC3 = IOB_12_61;
	pin AC4 = IOB_12_52;
	pin AC5 = IOB_12_53;
	pin AC6 = VCCO12;
	pin AC7 = IOB_12_41;
	pin AC8 = IOB_12_30;
	pin AC9 = IOB_12_31;
	pin AC10 = IOB_12_15;
	pin AC11 = GND;
	pin AC12 = VCCINT;
	pin AC13 = GND;
	pin AC14 = VCCINT;
	pin AC15 = IOB_2_13;
	pin AC16 = VCCO2;
	pin AC17 = IOB_2_24;
	pin AC18 = VCCINT;
	pin AC19 = IOB_2_31;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = VCCINT;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_11_19;
	pin AC26 = VCCO11;
	pin AC27 = IOB_11_26;
	pin AC28 = IOB_11_43;
	pin AC29 = IOB_11_51;
	pin AC30 = IOB_11_50;
	pin AC31 = GND;
	pin AC32 = IOB_11_53;
	pin AC33 = IOB_11_52;
	pin AC34 = IOB_11_48;
	pin AD1 = IOB_12_56;
	pin AD2 = IOB_12_57;
	pin AD3 = VCCO12;
	pin AD4 = IOB_12_36;
	pin AD5 = IOB_12_42;
	pin AD6 = IOB_12_43;
	pin AD7 = IOB_12_16;
	pin AD8 = GND;
	pin AD9 = IOB_8_56;
	pin AD10 = IOB_8_57;
	pin AD11 = VCCAUX;
	pin AD12 = GND;
	pin AD13 = VCCINT;
	pin AD14 = GND;
	pin AD15 = VCCINT;
	pin AD16 = IOB_2_29;
	pin AD17 = IOB_2_25;
	pin AD18 = GND;
	pin AD19 = IOB_2_35;
	pin AD20 = IOB_2_46;
	pin AD21 = IOB_2_47;
	pin AD22 = GND;
	pin AD23 = VCCINT;
	pin AD24 = GND;
	pin AD25 = VCCINT;
	pin AD26 = IOB_11_18;
	pin AD27 = IOB_11_27;
	pin AD28 = GND;
	pin AD29 = IOB_11_34;
	pin AD30 = IOB_11_41;
	pin AD31 = IOB_11_40;
	pin AD32 = IOB_11_44;
	pin AD33 = VCCO11;
	pin AD34 = IOB_11_49;
	pin AE1 = IOB_12_50;
	pin AE2 = IOB_12_44;
	pin AE3 = IOB_12_45;
	pin AE4 = IOB_12_37;
	pin AE5 = GND;
	pin AE6 = IOB_12_26;
	pin AE7 = IOB_12_17;
	pin AE8 = IOB_12_10;
	pin AE9 = IOB_8_24;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_13;
	pin AE12 = VCCINT;
	pin AE13 = GND;
	pin AE14 = VCCINT;
	pin AE15 = GND;
	pin AE16 = IOB_4_4;
	pin AE17 = IOB_4_5;
	pin AE18 = IOB_4_14;
	pin AE19 = IOB_2_34;
	pin AE20 = VCCO2;
	pin AE21 = IOB_2_3;
	pin AE22 = VCCINT;
	pin AE23 = GND;
	pin AE24 = VCCINT;
	pin AE25 = GND;
	pin AE26 = IOB_7_58;
	pin AE27 = IOB_7_60;
	pin AE28 = VCCINT;
	pin AE29 = IOB_11_35;
	pin AE30 = VCCO11;
	pin AE31 = IOB_11_32;
	pin AE32 = IOB_11_45;
	pin AE33 = IOB_11_55;
	pin AE34 = IOB_11_54;
	pin AF1 = IOB_12_51;
	pin AF2 = GND;
	pin AF3 = IOB_12_28;
	pin AF4 = IOB_12_24;
	pin AF5 = IOB_12_25;
	pin AF6 = IOB_12_27;
	pin AF7 = VCCO12;
	pin AF8 = IOB_12_11;
	pin AF9 = VCCINT;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_12;
	pin AF12 = GND;
	pin AF13 = VCCINT;
	pin AF14 = IOB_2_5;
	pin AF15 = IOB_2_28;
	pin AF16 = IOB_4_12;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_15;
	pin AF19 = VCCINT;
	pin AF20 = IOB_2_6;
	pin AF21 = IOB_2_2;
	pin AF22 = GND;
	pin AF23 = VCCINT;
	pin AF24 = IOB_7_22;
	pin AF25 = VCCAUX;
	pin AF26 = IOB_7_59;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_61;
	pin AF29 = IOB_11_17;
	pin AF30 = IOB_11_16;
	pin AF31 = IOB_11_33;
	pin AF32 = GND;
	pin AF33 = IOB_11_37;
	pin AF34 = IOB_11_36;
	pin AG1 = IOB_12_32;
	pin AG2 = IOB_12_33;
	pin AG3 = IOB_12_29;
	pin AG4 = VCCO12;
	pin AG5 = IOB_12_18;
	pin AG6 = IOB_12_19;
	pin AG7 = IOB_12_2;
	pin AG8 = IOB_12_3;
	pin AG9 = GND;
	pin AG10 = IOB_8_4;
	pin AG11 = IOB_8_30;
	pin AG12 = VCCAUX;
	pin AG13 = IOB_2_4;
	pin AG14 = VCCO2;
	pin AG15 = IOB_2_37;
	pin AG16 = IOB_4_13;
	pin AG17 = IOB_4_6;
	pin AG18 = IOB_4_7;
	pin AG19 = GND;
	pin AG20 = IOB_2_39;
	pin AG21 = IOB_2_7;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_23;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_21;
	pin AG26 = IOB_7_20;
	pin AG27 = IOB_7_49;
	pin AG28 = IOB_7_48;
	pin AG29 = GND;
	pin AG30 = IOB_11_23;
	pin AG31 = IOB_11_22;
	pin AG32 = IOB_11_39;
	pin AG33 = IOB_11_38;
	pin AG34 = VCCO11;
	pin AH1 = VCCO12;
	pin AH2 = IOB_12_34;
	pin AH3 = IOB_12_35;
	pin AH4 = IOB_12_8;
	pin AH5 = IOB_12_9;
	pin AH6 = GND;
	pin AH7 = IOB_8_40;
	pin AH8 = IOB_8_41;
	pin AH9 = VCCAUX;
	pin AH10 = IOB_8_5;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_31;
	pin AH13 = VCCINT;
	pin AH14 = IOB_2_36;
	pin AH15 = VCCINT;
	pin AH16 = GND;
	pin AH17 = IOB_4_0;
	pin AH18 = IOB_4_10;
	pin AH19 = IOB_4_11;
	pin AH20 = IOB_2_38;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_10;
	pin AH23 = IOB_7_19;
	pin AH24 = IOB_7_18;
	pin AH25 = IOB_7_8;
	pin AH26 = GND;
	pin AH27 = IOB_7_32;
	pin AH28 = IOB_7_53;
	pin AH29 = IOB_7_52;
	pin AH30 = IOB_11_0;
	pin AH31 = VCCO11;
	pin AH32 = IOB_11_21;
	pin AH33 = IOB_11_20;
	pin AH34 = IOB_11_28;
	pin AJ1 = IOB_12_20;
	pin AJ2 = IOB_12_21;
	pin AJ3 = GND;
	pin AJ4 = IOB_8_60;
	pin AJ5 = IOB_8_52;
	pin AJ6 = IOB_8_53;
	pin AJ7 = IOB_8_50;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_34;
	pin AJ10 = IOB_8_35;
	pin AJ11 = IOB_8_19;
	pin AJ12 = IOB_8_23;
	pin AJ13 = GND;
	pin AJ14 = IOB_2_40;
	pin AJ15 = IOB_2_41;
	pin AJ16 = VCCAUX;
	pin AJ17 = IOB_4_1;
	pin AJ18 = VCCO4;
	pin AJ19 = IOB_4_3;
	pin AJ20 = IOB_2_43;
	pin AJ21 = IOB_2_14;
	pin AJ22 = IOB_2_15;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_26;
	pin AJ25 = IOB_7_9;
	pin AJ26 = VCCAUX;
	pin AJ27 = IOB_7_33;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_62;
	pin AJ30 = IOB_11_1;
	pin AJ31 = IOB_11_9;
	pin AJ32 = IOB_11_8;
	pin AJ33 = GND;
	pin AJ34 = IOB_11_29;
	pin AK1 = IOB_12_22;
	pin AK2 = IOB_12_12;
	pin AK3 = IOB_12_13;
	pin AK4 = IOB_8_61;
	pin AK5 = VCCO8;
	pin AK6 = IOB_8_44;
	pin AK7 = IOB_8_51;
	pin AK8 = IOB_8_42;
	pin AK9 = IOB_8_8;
	pin AK10 = GND;
	pin AK11 = IOB_8_18;
	pin AK12 = IOB_8_22;
	pin AK13 = IOB_8_47;
	pin AK14 = IOB_2_8;
	pin AK15 = VCCO2;
	pin AK16 = IOB_2_32;
	pin AK17 = IOB_4_8;
	pin AK18 = IOB_4_9;
	pin AK19 = IOB_4_2;
	pin AK20 = GND;
	pin AK21 = IOB_7_55;
	pin AK22 = IOB_7_39;
	pin AK23 = IOB_7_38;
	pin AK24 = IOB_7_27;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_12;
	pin AK27 = IOB_7_25;
	pin AK28 = IOB_7_24;
	pin AK29 = IOB_7_63;
	pin AK30 = GND;
	pin AK31 = IOB_11_15;
	pin AK32 = IOB_11_14;
	pin AK33 = IOB_11_13;
	pin AK34 = IOB_11_12;
	pin AL1 = IOB_12_23;
	pin AL2 = VCCO12;
	pin AL3 = IOB_12_0;
	pin AL4 = IOB_8_62;
	pin AL5 = IOB_8_63;
	pin AL6 = IOB_8_45;
	pin AL7 = GND;
	pin AL8 = IOB_8_43;
	pin AL9 = IOB_8_9;
	pin AL10 = IOB_8_14;
	pin AL11 = IOB_8_15;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_46;
	pin AL14 = IOB_2_9;
	pin AL15 = IOB_2_44;
	pin AL16 = IOB_2_33;
	pin AL17 = GND;
	pin AL18 = IOB_2_19;
	pin AL19 = IOB_2_22;
	pin AL20 = IOB_2_42;
	pin AL21 = IOB_7_54;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_3;
	pin AL24 = IOB_7_15;
	pin AL25 = IOB_7_14;
	pin AL26 = IOB_7_13;
	pin AL27 = GND;
	pin AL28 = IOB_7_37;
	pin AL29 = IOB_7_36;
	pin AL30 = IOB_7_44;
	pin AL31 = IOB_11_2;
	pin AL32 = VCCO11;
	pin AL33 = IOB_11_5;
	pin AL34 = IOB_11_4;
	pin AM1 = IOB_12_4;
	pin AM2 = IOB_12_5;
	pin AM3 = IOB_12_1;
	pin AM4 = GND;
	pin AM5 = IOB_8_36;
	pin AM6 = IOB_8_37;
	pin AM7 = IOB_8_28;
	pin AM8 = IOB_8_20;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_26;
	pin AM11 = IOB_8_10;
	pin AM12 = IOB_8_11;
	pin AM13 = IOB_8_39;
	pin AM14 = GND;
	pin AM15 = IOB_2_45;
	pin AM16 = IOB_2_16;
	pin AM17 = IOB_2_17;
	pin AM18 = IOB_2_18;
	pin AM19 = VCCO2;
	pin AM20 = IOB_2_23;
	pin AM21 = IOB_7_47;
	pin AM22 = IOB_7_46;
	pin AM23 = IOB_7_2;
	pin AM24 = GND;
	pin AM25 = IOB_7_0;
	pin AM26 = IOB_7_5;
	pin AM27 = IOB_7_4;
	pin AM28 = IOB_7_16;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_45;
	pin AM31 = IOB_11_3;
	pin AM32 = IOB_11_11;
	pin AM33 = IOB_11_10;
	pin AM34 = GND;
	pin AN2 = IOB_8_48;
	pin AN3 = IOB_8_49;
	pin AN4 = IOB_8_58;
	pin AN5 = IOB_8_32;
	pin AN6 = VCCO8;
	pin AN7 = IOB_8_29;
	pin AN8 = IOB_8_21;
	pin AN9 = IOB_8_0;
	pin AN10 = IOB_8_27;
	pin AN11 = GND;
	pin AN12 = IOB_8_3;
	pin AN13 = IOB_8_38;
	pin AN14 = IOB_8_55;
	pin AN15 = IOB_2_0;
	pin AN16 = VCCO2;
	pin AN17 = SYSMON0_VREFN;
	pin AN18 = SYSMON0_VREFP;
	pin AN19 = SYSMON0_AVSS;
	pin AN20 = IOB_2_27;
	pin AN21 = GND;
	pin AN22 = IOB_7_11;
	pin AN23 = IOB_7_10;
	pin AN24 = IOB_7_6;
	pin AN25 = IOB_7_1;
	pin AN26 = VCCO7;
	pin AN27 = IOB_7_42;
	pin AN28 = IOB_7_17;
	pin AN29 = IOB_7_28;
	pin AN30 = IOB_7_50;
	pin AN31 = GND;
	pin AN32 = IOB_7_57;
	pin AN33 = IOB_7_56;
	pin AP3 = VCCO8;
	pin AP4 = IOB_8_59;
	pin AP5 = IOB_8_33;
	pin AP6 = IOB_8_16;
	pin AP7 = IOB_8_17;
	pin AP8 = GND;
	pin AP9 = IOB_8_1;
	pin AP10 = IOB_8_6;
	pin AP11 = IOB_8_7;
	pin AP12 = IOB_8_2;
	pin AP13 = VCCO8;
	pin AP14 = IOB_8_54;
	pin AP15 = IOB_2_1;
	pin AP16 = GND;
	pin AP17 = SYSMON0_VN;
	pin AP18 = SYSMON0_VP;
	pin AP19 = SYSMON0_AVDD;
	pin AP20 = IOB_2_26;
	pin AP21 = IOB_7_31;
	pin AP22 = IOB_7_30;
	pin AP23 = VCCO7;
	pin AP24 = IOB_7_7;
	pin AP25 = IOB_7_35;
	pin AP26 = IOB_7_34;
	pin AP27 = IOB_7_43;
	pin AP28 = GND;
	pin AP29 = IOB_7_29;
	pin AP30 = IOB_7_51;
	pin AP31 = IOB_7_41;
	pin AP32 = IOB_7_40;
}

// xc4vfx20-ff672
bond BOND11 {
	pin A2 = GT113_VTRX1;
	pin A3 = GT113_RXN1;
	pin A4 = GT113_RXP1;
	pin A5 = GT113_GNDA;
	pin A6 = VCCO6;
	pin A7 = IOB_6_60;
	pin A8 = IOB_6_61;
	pin A9 = IOB_6_30;
	pin A10 = IOB_6_18;
	pin A11 = GND;
	pin A12 = IOB_3_1;
	pin A13 = IOB_3_2;
	pin A14 = IOB_3_3;
	pin A15 = IOB_5_1;
	pin A16 = VCCO5;
	pin A17 = IOB_5_17;
	pin A18 = GT102_GNDA;
	pin A19 = GT102_RXP1;
	pin A20 = GT102_RXN1;
	pin A21 = GT102_VTRX1;
	pin A22 = GT102_TXP1;
	pin A23 = GT102_TXN1;
	pin A24 = GT102_TXP0;
	pin A25 = GT102_TXN0;
	pin B1 = GT113_TXP1;
	pin B2 = GT113_GNDA;
	pin B3 = GT113_GNDA;
	pin B4 = GT113_AVCCAUXRX1;
	pin B5 = GT113_GNDA;
	pin B6 = IOB_6_45;
	pin B7 = IOB_6_53;
	pin B8 = GND;
	pin B9 = IOB_6_31;
	pin B10 = IOB_6_19;
	pin B11 = IOB_6_10;
	pin B12 = IOB_3_0;
	pin B13 = VCCO3;
	pin B14 = IOB_3_6;
	pin B15 = IOB_5_0;
	pin B16 = IOB_5_5;
	pin B17 = IOB_5_16;
	pin B18 = GND;
	pin B19 = GT102_GNDA;
	pin B20 = GT102_AVCCAUXRX1;
	pin B21 = GT102_GNDA;
	pin B22 = GT102_VTTX1;
	pin B23 = GT102_AVCCAUXTX;
	pin B24 = GT102_VTTX0;
	pin B25 = GT102_GNDA;
	pin B26 = GT102_VTRX0;
	pin C1 = GT113_TXN1;
	pin C2 = GT113_VTTX1;
	pin C3 = IOB_6_29;
	pin C4 = IOB_6_37;
	pin C5 = GND;
	pin C6 = IOB_6_44;
	pin C7 = IOB_6_52;
	pin C8 = IOB_6_50;
	pin C9 = IOB_6_38;
	pin C10 = VCCO6;
	pin C11 = IOB_6_11;
	pin C12 = IOB_3_4;
	pin C13 = IOB_3_5;
	pin C14 = IOB_3_7;
	pin C15 = GND;
	pin C16 = IOB_5_4;
	pin C17 = IOB_5_20;
	pin C18 = IOB_5_21;
	pin C19 = IOB_5_33;
	pin C20 = VCCO5;
	pin C21 = IOB_5_44;
	pin C22 = IOB_5_40;
	pin C23 = IOB_5_41;
	pin C24 = IOB_5_46;
	pin C25 = GT102_AVCCAUXMGT;
	pin C26 = GT102_RXP0;
	pin D1 = GT113_TXP0;
	pin D2 = GT113_AVCCAUXTX;
	pin D3 = IOB_6_28;
	pin D4 = IOB_6_36;
	pin D5 = IOB_6_41;
	pin D6 = IOB_6_49;
	pin D7 = VCCO6;
	pin D8 = IOB_6_51;
	pin D9 = IOB_6_39;
	pin D10 = IOB_6_22;
	pin D11 = IOB_6_14;
	pin D12 = GND;
	pin D13 = IOB_3_9;
	pin D14 = IOB_3_10;
	pin D15 = IOB_3_11;
	pin D16 = IOB_5_9;
	pin D17 = VCCO5;
	pin D18 = IOB_5_25;
	pin D19 = IOB_5_32;
	pin D20 = IOB_5_48;
	pin D21 = IOB_5_45;
	pin D22 = GND;
	pin D23 = IOB_5_50;
	pin D24 = IOB_5_47;
	pin D25 = GT102_AVCCAUXRX0;
	pin D26 = GT102_RXN0;
	pin E1 = GT113_TXN0;
	pin E2 = GT113_VTTX0;
	pin E3 = IOB_6_25;
	pin E4 = VCCO6;
	pin E5 = IOB_6_40;
	pin E6 = IOB_6_48;
	pin E7 = IOB_6_54;
	pin E8 = IOB_6_55;
	pin E9 = GND;
	pin E10 = IOB_6_23;
	pin E11 = IOB_6_15;
	pin E12 = DXN;
	pin E13 = IOB_3_8;
	pin E14 = VCCO3;
	pin E15 = IOB_3_14;
	pin E16 = IOB_5_8;
	pin E17 = IOB_5_29;
	pin E18 = IOB_5_24;
	pin E19 = GND;
	pin E20 = IOB_5_49;
	pin E21 = IOB_5_58;
	pin E22 = IOB_5_59;
	pin E23 = IOB_5_51;
	pin E24 = VCCO5;
	pin E25 = GT102_GNDA;
	pin E26 = GT102_GNDA;
	pin F1 = GT113_VTRX0;
	pin F2 = GT113_GNDA;
	pin F3 = IOB_6_24;
	pin F4 = IOB_6_32;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_6_58;
	pin F8 = IOB_6_59;
	pin F9 = VCCINT;
	pin F10 = IOB_6_26;
	pin F11 = VCCO6;
	pin F12 = DXP;
	pin F13 = IOB_3_12;
	pin F14 = IOB_3_13;
	pin F15 = IOB_3_15;
	pin F16 = GND;
	pin F17 = IOB_5_28;
	pin F18 = IOB_5_52;
	pin F19 = IOB_5_53;
	pin F20 = IOB_5_62;
	pin F21 = VCCO5;
	pin F22 = IOB_5_54;
	pin F23 = IOB_5_42;
	pin F24 = IOB_5_43;
	pin F25 = VCCAUX;
	pin F26 = GT102_CLKP0;
	pin G1 = GT113_RXP0;
	pin G2 = GT113_AVCCAUXMGT;
	pin G3 = GND;
	pin G4 = IOB_6_16;
	pin G5 = IOB_6_33;
	pin G6 = VCCINT;
	pin G7 = IOB_6_57;
	pin G8 = VCCO6;
	pin G9 = IOB_6_42;
	pin G10 = IOB_6_27;
	pin G11 = IOB_6_6;
	pin G12 = IOB_6_7;
	pin G13 = GND;
	pin G14 = IOB_1_10;
	pin G15 = IOB_1_2;
	pin G16 = IOB_1_3;
	pin G17 = IOB_5_37;
	pin G18 = VCCO5;
	pin G19 = IOB_5_57;
	pin G20 = IOB_5_63;
	pin G21 = IOB_5_55;
	pin G22 = IOB_5_38;
	pin G23 = GND;
	pin G24 = IOB_5_34;
	pin G25 = VCCAUX;
	pin G26 = GT102_CLKN0;
	pin H1 = GT113_RXN0;
	pin H2 = GT113_AVCCAUXRX0;
	pin H3 = IOB_6_8;
	pin H4 = IOB_6_17;
	pin H5 = VCCO6;
	pin H6 = IOB_6_56;
	pin H7 = IOB_6_62;
	pin H8 = IOB_6_63;
	pin H9 = IOB_6_43;
	pin H10 = GND;
	pin H11 = IOB_1_1;
	pin H12 = IOB_1_8;
	pin H13 = IOB_1_9;
	pin H14 = IOB_1_11;
	pin H15 = VCCO1;
	pin H16 = IOB_1_6;
	pin H17 = IOB_5_36;
	pin H18 = IOB_5_56;
	pin H19 = IOB_5_61;
	pin H20 = GND;
	pin H21 = VCCAUX;
	pin H22 = IOB_5_39;
	pin H23 = IOB_5_18;
	pin H24 = IOB_5_35;
	pin H25 = GT102_GNDA;
	pin H26 = GT102_GNDA;
	pin J1 = GT113_GNDA;
	pin J2 = GT113_GNDA;
	pin J3 = IOB_6_4;
	pin J4 = IOB_6_9;
	pin J5 = IOB_6_20;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = IOB_6_47;
	pin J10 = VCCINT;
	pin J11 = IOB_1_0;
	pin J12 = VCCO1;
	pin J13 = IOB_1_12;
	pin J14 = IOB_1_14;
	pin J15 = IOB_1_15;
	pin J16 = IOB_1_7;
	pin J17 = GND;
	pin J18 = VCCINT;
	pin J19 = IOB_5_60;
	pin J20 = VCCINT;
	pin J21 = IOB_5_22;
	pin J22 = VCCO5;
	pin J23 = IOB_5_27;
	pin J24 = IOB_5_19;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = GT113_CLKP0;
	pin K2 = GT113_GNDA;
	pin K3 = IOB_6_5;
	pin K4 = GND;
	pin K5 = VCCINT;
	pin K6 = IOB_6_21;
	pin K7 = IOB_6_34;
	pin K8 = IOB_6_35;
	pin K9 = VCCO6;
	pin K10 = IOB_6_46;
	pin K11 = IOB_1_4;
	pin K12 = IOB_1_5;
	pin K13 = IOB_1_13;
	pin K14 = GND;
	pin K15 = DONE;
	pin K16 = HSWAP_EN;
	pin K17 = PROG_B;
	pin K18 = IOB_5_12;
	pin K19 = VCCO5;
	pin K20 = IOB_5_31;
	pin K21 = IOB_5_23;
	pin K22 = IOB_5_15;
	pin K23 = IOB_5_26;
	pin K24 = GND;
	pin K25 = NC;
	pin K26 = NC;
	pin L1 = GT113_CLKN0;
	pin L2 = GT113_GNDA;
	pin L3 = IOB_8_60;
	pin L4 = IOB_8_61;
	pin L5 = IOB_6_0;
	pin L6 = VCCO6;
	pin L7 = IOB_6_13;
	pin L8 = VCCINT;
	pin L9 = IOB_6_2;
	pin L10 = IOB_6_3;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = DIN;
	pin L14 = VCCINT;
	pin L15 = INIT_B;
	pin L16 = VCCO0;
	pin L17 = VCC_BATT;
	pin L18 = IOB_5_13;
	pin L19 = IOB_5_30;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCAUX;
	pin L23 = IOB_5_14;
	pin L24 = IOB_5_11;
	pin L25 = NC;
	pin L26 = NC;
	pin M1 = GT113_GNDA;
	pin M2 = GT113_GNDA;
	pin M3 = VCCO8;
	pin M4 = IOB_8_57;
	pin M5 = IOB_6_1;
	pin M6 = IOB_6_12;
	pin M7 = VCCAUX;
	pin M8 = GND;
	pin M9 = NC;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = CSI_B;
	pin M13 = VCCO0;
	pin M14 = CCLK;
	pin M15 = VCCINT;
	pin M16 = M2;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = NC;
	pin M20 = NC;
	pin M21 = NC;
	pin M22 = IOB_5_7;
	pin M23 = VCCO5;
	pin M24 = IOB_5_10;
	pin M25 = NC;
	pin M26 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = IOB_8_45;
	pin N4 = IOB_8_56;
	pin N5 = GND;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = VCCAUX;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = NC;
	pin N17 = NC;
	pin N18 = NC;
	pin N19 = NC;
	pin N20 = NC;
	pin N21 = NC;
	pin N22 = IOB_5_6;
	pin N23 = IOB_5_2;
	pin N24 = IOB_5_3;
	pin N25 = NC;
	pin N26 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = IOB_8_44;
	pin P4 = IOB_8_49;
	pin P5 = IOB_8_53;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = M0;
	pin P15 = VCCAUX;
	pin P16 = NC;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = GND;
	pin P23 = VCCAUX;
	pin P24 = IOB_7_63;
	pin P25 = NC;
	pin P26 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = IOB_8_48;
	pin R4 = VCCO8;
	pin R5 = IOB_8_52;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = RDWR_B;
	pin R12 = VCCINT;
	pin R13 = TDO;
	pin R14 = VCCO0;
	pin R15 = M1;
	pin R16 = NC;
	pin R17 = NC;
	pin R18 = NC;
	pin R19 = GND;
	pin R20 = IOB_7_58;
	pin R21 = IOB_7_59;
	pin R22 = VCCINT;
	pin R23 = IOB_7_62;
	pin R24 = VCCO7;
	pin R25 = NC;
	pin R26 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = IOB_8_40;
	pin T4 = IOB_8_41;
	pin T5 = VCCAUX;
	pin T6 = GND;
	pin T7 = VCCINT;
	pin T8 = IOB_8_54;
	pin T9 = IOB_8_55;
	pin T10 = TMS;
	pin T11 = VCCO0;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = DOUT;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_7_53;
	pin T18 = IOB_7_40;
	pin T19 = VCCINT;
	pin T20 = IOB_7_34;
	pin T21 = VCCO7;
	pin T22 = IOB_7_54;
	pin T23 = IOB_7_55;
	pin T24 = IOB_7_50;
	pin T25 = NC;
	pin T26 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = GND;
	pin U4 = IOB_8_37;
	pin U5 = IOB_8_42;
	pin U6 = IOB_8_43;
	pin U7 = IOB_8_39;
	pin U8 = VCCO8;
	pin U9 = IOB_8_35;
	pin U10 = TCK;
	pin U11 = TDI;
	pin U12 = PWRDWN_B;
	pin U13 = GND;
	pin U14 = IOB_2_3;
	pin U15 = IOB_2_10;
	pin U16 = IOB_2_11;
	pin U17 = IOB_7_52;
	pin U18 = VCCO7;
	pin U19 = IOB_7_41;
	pin U20 = IOB_7_35;
	pin U21 = IOB_7_30;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = IOB_7_51;
	pin U25 = NC;
	pin U26 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = IOB_8_33;
	pin V4 = IOB_8_36;
	pin V5 = VCCO8;
	pin V6 = IOB_8_38;
	pin V7 = VCCINT;
	pin V8 = IOB_8_34;
	pin V9 = VCCINT;
	pin V10 = GND;
	pin V11 = IOB_2_8;
	pin V12 = IOB_2_0;
	pin V13 = IOB_2_1;
	pin V14 = IOB_2_2;
	pin V15 = VCCO2;
	pin V16 = IOB_2_15;
	pin V17 = VCCINT;
	pin V18 = IOB_7_8;
	pin V19 = VCCINT;
	pin V20 = GND;
	pin V21 = IOB_7_31;
	pin V22 = IOB_7_42;
	pin V23 = IOB_7_43;
	pin V24 = IOB_7_46;
	pin V25 = NC;
	pin V26 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = IOB_8_32;
	pin W4 = IOB_8_28;
	pin W5 = IOB_8_20;
	pin W6 = VCCAUX;
	pin W7 = GND;
	pin W8 = IOB_8_18;
	pin W9 = IOB_8_19;
	pin W10 = IOB_8_47;
	pin W11 = IOB_2_9;
	pin W12 = VCCO2;
	pin W13 = IOB_2_4;
	pin W14 = IOB_2_6;
	pin W15 = IOB_2_7;
	pin W16 = IOB_2_14;
	pin W17 = GND;
	pin W18 = IOB_7_9;
	pin W19 = IOB_7_10;
	pin W20 = IOB_7_11;
	pin W21 = IOB_7_19;
	pin W22 = VCCO7;
	pin W23 = IOB_7_39;
	pin W24 = IOB_7_47;
	pin W25 = GT105_GNDA;
	pin W26 = GT105_RXP1;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_8_29;
	pin Y4 = GND;
	pin Y5 = IOB_8_21;
	pin Y6 = IOB_8_13;
	pin Y7 = IOB_8_2;
	pin Y8 = IOB_8_11;
	pin Y9 = VCCO8;
	pin Y10 = IOB_8_46;
	pin Y11 = IOB_2_12;
	pin Y12 = IOB_2_13;
	pin Y13 = IOB_2_5;
	pin Y14 = GND;
	pin Y15 = IOB_7_48;
	pin Y16 = IOB_7_49;
	pin Y17 = IOB_7_36;
	pin Y18 = IOB_7_24;
	pin Y19 = VCCO7;
	pin Y20 = IOB_7_18;
	pin Y21 = VCCINT;
	pin Y22 = IOB_7_23;
	pin Y23 = IOB_7_38;
	pin Y24 = GND;
	pin Y25 = GT105_AVCCAUXRX1;
	pin Y26 = GT105_RXN1;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = IOB_8_24;
	pin AA4 = IOB_8_25;
	pin AA5 = IOB_8_12;
	pin AA6 = VCCO8;
	pin AA7 = IOB_8_3;
	pin AA8 = IOB_8_10;
	pin AA9 = IOB_8_23;
	pin AA10 = IOB_8_51;
	pin AA11 = GND;
	pin AA12 = IOB_4_0;
	pin AA13 = IOB_4_2;
	pin AA14 = IOB_4_3;
	pin AA15 = IOB_7_60;
	pin AA16 = VCCO7;
	pin AA17 = IOB_7_37;
	pin AA18 = IOB_7_25;
	pin AA19 = IOB_7_4;
	pin AA20 = IOB_7_5;
	pin AA21 = GND;
	pin AA22 = IOB_7_22;
	pin AA23 = IOB_7_26;
	pin AA24 = IOB_7_27;
	pin AA25 = GT105_GNDA;
	pin AA26 = GT105_VTRX1;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = VCCO8;
	pin AB4 = IOB_8_8;
	pin AB5 = IOB_8_9;
	pin AB6 = IOB_8_6;
	pin AB7 = IOB_8_7;
	pin AB8 = GND;
	pin AB9 = IOB_8_22;
	pin AB10 = IOB_8_50;
	pin AB11 = IOB_8_59;
	pin AB12 = IOB_4_1;
	pin AB13 = VCCO4;
	pin AB14 = IOB_4_7;
	pin AB15 = IOB_7_61;
	pin AB16 = IOB_7_44;
	pin AB17 = IOB_7_45;
	pin AB18 = GND;
	pin AB19 = IOB_7_12;
	pin AB20 = IOB_7_13;
	pin AB21 = IOB_7_0;
	pin AB22 = IOB_7_1;
	pin AB23 = VCCO7;
	pin AB24 = IOB_7_15;
	pin AB25 = GT105_VTTX1;
	pin AB26 = GT105_TXP1;
	pin AC1 = GT110_RXP1;
	pin AC2 = GT110_GNDA;
	pin AC3 = IOB_8_16;
	pin AC4 = IOB_8_17;
	pin AC5 = GND;
	pin AC6 = IOB_8_14;
	pin AC7 = IOB_8_15;
	pin AC8 = IOB_8_26;
	pin AC9 = IOB_8_27;
	pin AC10 = VCCO8;
	pin AC11 = IOB_8_58;
	pin AC12 = IOB_4_4;
	pin AC13 = IOB_4_5;
	pin AC14 = IOB_4_6;
	pin AC15 = GND;
	pin AC16 = IOB_7_56;
	pin AC17 = IOB_7_32;
	pin AC18 = IOB_7_28;
	pin AC19 = IOB_7_29;
	pin AC20 = VCCO7;
	pin AC21 = IOB_7_17;
	pin AC22 = IOB_7_2;
	pin AC23 = IOB_7_3;
	pin AC24 = IOB_7_14;
	pin AC25 = GT105_AVCCAUXTX;
	pin AC26 = GT105_TXN1;
	pin AD1 = GT110_RXN1;
	pin AD2 = GT110_AVCCAUXRX1;
	pin AD3 = IOB_8_4;
	pin AD4 = IOB_8_5;
	pin AD5 = IOB_8_0;
	pin AD6 = IOB_8_1;
	pin AD7 = VCCO8;
	pin AD8 = IOB_8_30;
	pin AD9 = IOB_8_31;
	pin AD10 = IOB_8_62;
	pin AD11 = IOB_8_63;
	pin AD12 = GND;
	pin AD13 = IOB_4_8;
	pin AD14 = IOB_4_10;
	pin AD15 = IOB_4_11;
	pin AD16 = IOB_7_57;
	pin AD17 = VCCO7;
	pin AD18 = IOB_7_33;
	pin AD19 = IOB_7_20;
	pin AD20 = IOB_7_21;
	pin AD21 = IOB_7_16;
	pin AD22 = GND;
	pin AD23 = IOB_7_6;
	pin AD24 = IOB_7_7;
	pin AD25 = GT105_VTTX0;
	pin AD26 = GT105_TXP0;
	pin AE1 = GT110_VTRX1;
	pin AE2 = GT110_VTTX1;
	pin AE3 = GT110_GNDA;
	pin AE4 = GT110_AVCCAUXTX;
	pin AE5 = GT110_VTTX0;
	pin AE6 = GT110_GNDA;
	pin AE7 = GT110_AVCCAUXMGT;
	pin AE8 = GT110_AVCCAUXRX0;
	pin AE9 = GT110_GNDA;
	pin AE10 = GT110_RTERM;
	pin AE11 = GT110_GNDA;
	pin AE12 = GT110_MGTVREF;
	pin AE13 = IOB_4_9;
	pin AE14 = VCCO4;
	pin AE15 = IOB_4_15;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = GT105_MGTVREF;
	pin AE20 = GT105_GNDA;
	pin AE21 = GT105_RTERM;
	pin AE22 = GT105_GNDA;
	pin AE23 = GT105_AVCCAUXRX0;
	pin AE24 = GT105_AVCCAUXMGT;
	pin AE25 = GT105_GNDA;
	pin AE26 = GT105_TXN0;
	pin AF2 = GT110_TXP1;
	pin AF3 = GT110_TXN1;
	pin AF4 = GT110_TXP0;
	pin AF5 = GT110_TXN0;
	pin AF6 = GT110_VTRX0;
	pin AF7 = GT110_RXP0;
	pin AF8 = GT110_RXN0;
	pin AF9 = GT110_GNDA;
	pin AF10 = GT110_CLKP0;
	pin AF11 = GT110_CLKN0;
	pin AF12 = GT110_GNDA;
	pin AF13 = IOB_4_12;
	pin AF14 = IOB_4_13;
	pin AF15 = IOB_4_14;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = NC;
	pin AF19 = GT105_GNDA;
	pin AF20 = GT105_CLKN0;
	pin AF21 = GT105_CLKP0;
	pin AF22 = GT105_GNDA;
	pin AF23 = GT105_RXN0;
	pin AF24 = GT105_RXP0;
	pin AF25 = GT105_VTRX0;
}

// xc4vfx40-ff1152
bond BOND12 {
	pin A2 = GT113_GNDA;
	pin A3 = GT113_TXN1;
	pin A4 = GT113_TXP1;
	pin A5 = GT113_VTRX1;
	pin A6 = GT113_RXN1;
	pin A7 = GT113_RXP1;
	pin A8 = GT113_GNDA;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = NC;
	pin A27 = NC;
	pin A28 = NC;
	pin A29 = NC;
	pin A30 = GT102_GNDA;
	pin A31 = GT102_RXP1;
	pin A32 = GT102_RXN1;
	pin A33 = GT102_GNDA;
	pin B1 = GT113_GNDA;
	pin B2 = GT113_GNDA;
	pin B3 = GT113_GNDA;
	pin B4 = GT113_VTTX1;
	pin B5 = GT113_GNDA;
	pin B6 = GT113_AVCCAUXRX1;
	pin B7 = GT113_GNDA;
	pin B8 = NC;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = NC;
	pin B27 = NC;
	pin B28 = NC;
	pin B29 = NC;
	pin B30 = NC;
	pin B31 = GT102_GNDA;
	pin B32 = GT102_AVCCAUXRX1;
	pin B33 = GT102_GNDA;
	pin B34 = GT102_GNDA;
	pin C1 = GT113_TXP0;
	pin C2 = GT113_AVCCAUXTX;
	pin C3 = IOB_6_0;
	pin C4 = IOB_6_1;
	pin C5 = IOB_6_12;
	pin C6 = VCCO6;
	pin C7 = IOB_6_21;
	pin C8 = IOB_6_48;
	pin C9 = IOB_6_49;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_46;
	pin C13 = IOB_6_47;
	pin C14 = IOB_6_18;
	pin C15 = IOB_6_19;
	pin C16 = VCCO6;
	pin C17 = DXP;
	pin C18 = NC;
	pin C19 = NC;
	pin C20 = NC;
	pin C21 = GND;
	pin C22 = IOB_5_52;
	pin C23 = IOB_5_53;
	pin C24 = IOB_5_55;
	pin C25 = IOB_5_42;
	pin C26 = VCCO5;
	pin C27 = IOB_5_22;
	pin C28 = IOB_5_23;
	pin C29 = IOB_9_60;
	pin C30 = IOB_9_52;
	pin C31 = GND;
	pin C32 = IOB_9_44;
	pin C33 = GT102_GNDA;
	pin C34 = GT102_VTRX1;
	pin D1 = GT113_TXN0;
	pin D2 = GT113_VTTX0;
	pin D3 = VCCO6;
	pin D4 = IOB_6_8;
	pin D5 = IOB_6_9;
	pin D6 = IOB_6_13;
	pin D7 = IOB_6_20;
	pin D8 = GND;
	pin D9 = IOB_6_53;
	pin D10 = IOB_6_61;
	pin D11 = IOB_6_50;
	pin D12 = IOB_6_51;
	pin D13 = VCCO6;
	pin D14 = IOB_6_22;
	pin D15 = IOB_6_14;
	pin D16 = IOB_6_15;
	pin D17 = DXN;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_5_29;
	pin D22 = IOB_5_45;
	pin D23 = VCCO5;
	pin D24 = IOB_5_54;
	pin D25 = IOB_5_43;
	pin D26 = IOB_5_34;
	pin D27 = IOB_5_26;
	pin D28 = GND;
	pin D29 = IOB_9_61;
	pin D30 = IOB_9_53;
	pin D31 = IOB_9_62;
	pin D32 = IOB_9_45;
	pin D33 = GT102_VTTX1;
	pin D34 = GT102_TXP1;
	pin E1 = GT113_VTRX0;
	pin E2 = GT113_GNDA;
	pin E3 = IOB_6_4;
	pin E4 = IOB_6_5;
	pin E5 = GND;
	pin E6 = IOB_6_28;
	pin E7 = IOB_6_29;
	pin E8 = IOB_6_45;
	pin E9 = IOB_6_52;
	pin E10 = VCCO6;
	pin E11 = IOB_6_54;
	pin E12 = IOB_6_26;
	pin E13 = IOB_6_27;
	pin E14 = IOB_6_23;
	pin E15 = GND;
	pin E16 = IOB_1_3;
	pin E17 = IOB_1_6;
	pin E18 = IOB_1_7;
	pin E19 = IOB_5_13;
	pin E20 = VCCO5;
	pin E21 = IOB_5_28;
	pin E22 = IOB_5_44;
	pin E23 = IOB_5_61;
	pin E24 = IOB_5_59;
	pin E25 = GND;
	pin E26 = IOB_5_35;
	pin E27 = IOB_5_27;
	pin E28 = IOB_5_14;
	pin E29 = IOB_9_48;
	pin E30 = VCCO9;
	pin E31 = IOB_9_63;
	pin E32 = IOB_9_59;
	pin E33 = GT102_GNDA;
	pin E34 = GT102_TXN1;
	pin F1 = GT113_RXP0;
	pin F2 = GT113_AVCCAUXMGT;
	pin F3 = IOB_10_50;
	pin F4 = IOB_10_51;
	pin F5 = IOB_10_55;
	pin F6 = IOB_6_17;
	pin F7 = VCCO6;
	pin F8 = IOB_6_44;
	pin F9 = IOB_6_58;
	pin F10 = IOB_6_59;
	pin F11 = IOB_6_55;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_4;
	pin F15 = IOB_1_5;
	pin F16 = IOB_1_2;
	pin F17 = VCCO1;
	pin F18 = IOB_1_14;
	pin F19 = IOB_5_12;
	pin F20 = IOB_5_17;
	pin F21 = IOB_5_33;
	pin F22 = GND;
	pin F23 = IOB_5_60;
	pin F24 = IOB_5_58;
	pin F25 = IOB_5_46;
	pin F26 = IOB_5_38;
	pin F27 = VCCO5;
	pin F28 = IOB_5_15;
	pin F29 = IOB_9_49;
	pin F30 = IOB_9_54;
	pin F31 = IOB_9_58;
	pin F32 = GND;
	pin F33 = GT102_AVCCAUXTX;
	pin F34 = GT102_TXP0;
	pin G1 = GT113_RXN0;
	pin G2 = GT113_AVCCAUXRX0;
	pin G3 = IOB_10_53;
	pin G4 = VCCO10;
	pin G5 = IOB_10_54;
	pin G6 = IOB_6_16;
	pin G7 = IOB_6_33;
	pin G8 = IOB_6_41;
	pin G9 = GND;
	pin G10 = IOB_6_63;
	pin G11 = IOB_6_38;
	pin G12 = IOB_6_39;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_9;
	pin G16 = IOB_1_10;
	pin G17 = IOB_1_11;
	pin G18 = IOB_1_15;
	pin G19 = GND;
	pin G20 = IOB_5_16;
	pin G21 = IOB_5_32;
	pin G22 = IOB_5_49;
	pin G23 = IOB_5_57;
	pin G24 = VCCO5;
	pin G25 = IOB_5_47;
	pin G26 = IOB_5_39;
	pin G27 = IOB_5_18;
	pin G28 = IOB_5_19;
	pin G29 = GND;
	pin G30 = IOB_9_55;
	pin G31 = IOB_9_50;
	pin G32 = IOB_9_51;
	pin G33 = GT102_VTTX0;
	pin G34 = GT102_TXN0;
	pin H1 = GT113_GNDA;
	pin H2 = GT113_GNDA;
	pin H3 = IOB_10_52;
	pin H4 = IOB_10_60;
	pin H5 = IOB_10_61;
	pin H6 = GND;
	pin H7 = IOB_6_32;
	pin H8 = IOB_6_40;
	pin H9 = IOB_6_57;
	pin H10 = IOB_6_62;
	pin H11 = VCCO6;
	pin H12 = IOB_6_30;
	pin H13 = IOB_1_12;
	pin H14 = IOB_1_13;
	pin H15 = IOB_1_8;
	pin H16 = GND;
	pin H17 = IOB_3_15;
	pin H18 = IOB_3_2;
	pin H19 = IOB_3_3;
	pin H20 = IOB_5_21;
	pin H21 = VCCO5;
	pin H22 = IOB_5_48;
	pin H23 = IOB_5_56;
	pin H24 = IOB_5_63;
	pin H25 = IOB_5_50;
	pin H26 = GND;
	pin H27 = IOB_9_56;
	pin H28 = IOB_9_57;
	pin H29 = IOB_9_36;
	pin H30 = IOB_9_37;
	pin H31 = VCCO9;
	pin H32 = IOB_9_28;
	pin H33 = GT102_GNDA;
	pin H34 = GT102_VTRX0;
	pin J1 = GT113_CLKP0;
	pin J2 = GT113_GNDA;
	pin J3 = GND;
	pin J4 = IOB_10_48;
	pin J5 = IOB_10_49;
	pin J6 = IOB_10_47;
	pin J7 = IOB_6_37;
	pin J8 = VCCO6;
	pin J9 = IOB_6_56;
	pin J10 = IOB_6_42;
	pin J11 = IOB_6_43;
	pin J12 = IOB_6_31;
	pin J13 = GND;
	pin J14 = IOB_3_5;
	pin J15 = IOB_3_8;
	pin J16 = IOB_3_9;
	pin J17 = IOB_3_14;
	pin J18 = VCCO3;
	pin J19 = IOB_3_6;
	pin J20 = IOB_5_20;
	pin J21 = IOB_5_37;
	pin J22 = IOB_5_41;
	pin J23 = GND;
	pin J24 = IOB_5_62;
	pin J25 = IOB_5_51;
	pin J26 = IOB_5_30;
	pin J27 = IOB_9_40;
	pin J28 = VCCO9;
	pin J29 = IOB_9_46;
	pin J30 = IOB_9_42;
	pin J31 = IOB_9_43;
	pin J32 = IOB_9_29;
	pin J33 = GT102_AVCCAUXMGT;
	pin J34 = GT102_RXP0;
	pin K1 = GT113_CLKN0;
	pin K2 = GT113_GNDA;
	pin K3 = IOB_10_44;
	pin K4 = IOB_10_45;
	pin K5 = VCCO10;
	pin K6 = IOB_10_46;
	pin K7 = IOB_6_36;
	pin K8 = IOB_6_24;
	pin K9 = IOB_6_25;
	pin K10 = GND;
	pin K11 = IOB_6_35;
	pin K12 = IOB_6_10;
	pin K13 = IOB_6_11;
	pin K14 = IOB_3_4;
	pin K15 = VCCO3;
	pin K16 = IOB_3_13;
	pin K17 = IOB_3_10;
	pin K18 = IOB_3_11;
	pin K19 = IOB_3_7;
	pin K20 = GND;
	pin K21 = IOB_5_36;
	pin K22 = IOB_5_40;
	pin K23 = IOB_5_25;
	pin K24 = IOB_5_11;
	pin K25 = VCCO5;
	pin K26 = IOB_5_31;
	pin K27 = VCCAUX;
	pin K28 = IOB_9_41;
	pin K29 = IOB_9_47;
	pin K30 = GND;
	pin K31 = IOB_9_34;
	pin K32 = IOB_9_35;
	pin K33 = GT102_AVCCAUXRX0;
	pin K34 = GT102_RXN0;
	pin L1 = GT113_GNDA;
	pin L2 = GT113_GNDA;
	pin L3 = IOB_10_36;
	pin L4 = IOB_10_37;
	pin L5 = IOB_10_38;
	pin L6 = IOB_10_39;
	pin L7 = GND;
	pin L8 = IOB_10_62;
	pin L9 = IOB_10_63;
	pin L10 = IOB_10_59;
	pin L11 = IOB_6_34;
	pin L12 = VCCO6;
	pin L13 = IOB_6_6;
	pin L14 = IOB_3_0;
	pin L15 = IOB_3_1;
	pin L16 = IOB_3_12;
	pin L17 = GND;
	pin L18 = VCCINT;
	pin L19 = VCCAUX;
	pin L20 = VCCINT;
	pin L21 = IOB_5_9;
	pin L22 = VCCO5;
	pin L23 = IOB_5_24;
	pin L24 = IOB_5_10;
	pin L25 = IOB_5_6;
	pin L26 = IOB_5_7;
	pin L27 = GND;
	pin L28 = IOB_9_38;
	pin L29 = IOB_9_39;
	pin L30 = IOB_9_30;
	pin L31 = IOB_9_31;
	pin L32 = VCCO9;
	pin L33 = GT102_GNDA;
	pin L34 = GT102_GNDA;
	pin M1 = GT112_RXP1;
	pin M2 = GT112_GNDA;
	pin M3 = IOB_10_33;
	pin M4 = GND;
	pin M5 = IOB_10_34;
	pin M6 = IOB_10_35;
	pin M7 = IOB_10_56;
	pin M8 = IOB_10_57;
	pin M9 = VCCO10;
	pin M10 = IOB_10_58;
	pin M11 = IOB_6_2;
	pin M12 = IOB_6_3;
	pin M13 = IOB_6_7;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCAUX;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = GND;
	pin M21 = VCCINT;
	pin M22 = IOB_5_8;
	pin M23 = IOB_5_0;
	pin M24 = GND;
	pin M25 = IOB_9_32;
	pin M26 = IOB_9_33;
	pin M27 = VCCINT;
	pin M28 = IOB_9_24;
	pin M29 = VCCO9;
	pin M30 = IOB_9_22;
	pin M31 = IOB_9_20;
	pin M32 = IOB_9_21;
	pin M33 = GT102_GNDA;
	pin M34 = GT102_CLKP0;
	pin N1 = GT112_RXN1;
	pin N2 = GT112_AVCCAUXRX1;
	pin N3 = IOB_10_32;
	pin N4 = IOB_10_30;
	pin N5 = IOB_10_31;
	pin N6 = VCCO10;
	pin N7 = IOB_10_40;
	pin N8 = IOB_10_41;
	pin N9 = IOB_10_42;
	pin N10 = IOB_10_43;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCAUX;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = VCCINT;
	pin N19 = VCCAUX;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = IOB_5_4;
	pin N23 = IOB_5_1;
	pin N24 = IOB_5_2;
	pin N25 = VCCAUX;
	pin N26 = VCCO9;
	pin N27 = IOB_9_25;
	pin N28 = IOB_9_26;
	pin N29 = IOB_9_27;
	pin N30 = IOB_9_23;
	pin N31 = GND;
	pin N32 = IOB_9_14;
	pin N33 = GT102_GNDA;
	pin N34 = GT102_CLKN0;
	pin P1 = GT112_VTRX1;
	pin P2 = GT112_GNDA;
	pin P3 = VCCO10;
	pin P4 = IOB_10_28;
	pin P5 = IOB_10_29;
	pin P6 = IOB_10_20;
	pin P7 = IOB_10_21;
	pin P8 = GND;
	pin P9 = IOB_10_26;
	pin P10 = IOB_10_27;
	pin P11 = IOB_10_19;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = INIT_B;
	pin P20 = HSWAP_EN;
	pin P21 = PROG_B;
	pin P22 = IOB_5_5;
	pin P23 = VCCO5;
	pin P24 = IOB_5_3;
	pin P25 = VCCINT;
	pin P26 = IOB_9_16;
	pin P27 = IOB_9_17;
	pin P28 = GND;
	pin P29 = IOB_9_10;
	pin P30 = IOB_9_18;
	pin P31 = IOB_9_19;
	pin P32 = IOB_9_15;
	pin P33 = GT102_GNDA;
	pin P34 = GT102_GNDA;
	pin R1 = GT112_TXP1;
	pin R2 = GT112_VTTX1;
	pin R3 = IOB_10_24;
	pin R4 = IOB_10_25;
	pin R5 = GND;
	pin R6 = IOB_10_16;
	pin R7 = IOB_10_8;
	pin R8 = IOB_10_9;
	pin R9 = IOB_10_6;
	pin R10 = VCCO10;
	pin R11 = IOB_10_18;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = DIN;
	pin R18 = VCCINT;
	pin R19 = DONE;
	pin R20 = VCCO0;
	pin R21 = VCC_BATT;
	pin R22 = VCCINT;
	pin R23 = GND;
	pin R24 = VCCINT;
	pin R25 = GND;
	pin R26 = IOB_9_2;
	pin R27 = IOB_9_8;
	pin R28 = IOB_9_9;
	pin R29 = IOB_9_11;
	pin R30 = VCCO9;
	pin R31 = IOB_9_12;
	pin R32 = IOB_9_13;
	pin R33 = GT103_GNDA;
	pin R34 = GT103_RXP1;
	pin T1 = GT112_TXN1;
	pin T2 = GT112_GNDA;
	pin T3 = IOB_10_12;
	pin T4 = IOB_10_22;
	pin T5 = IOB_10_23;
	pin T6 = IOB_10_17;
	pin T7 = VCCO10;
	pin T8 = IOB_10_10;
	pin T9 = IOB_10_7;
	pin T10 = IOB_10_2;
	pin T11 = IOB_10_3;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCAUX;
	pin T15 = VCCINT;
	pin T16 = CSI_B;
	pin T17 = VCCO0;
	pin T18 = CCLK;
	pin T19 = VCCINT;
	pin T20 = M2;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = VCCINT;
	pin T24 = GND;
	pin T25 = VCCINT;
	pin T26 = IOB_9_3;
	pin T27 = VCCO9;
	pin T28 = IOB_9_4;
	pin T29 = IOB_9_5;
	pin T30 = IOB_9_6;
	pin T31 = IOB_9_7;
	pin T32 = GND;
	pin T33 = GT103_AVCCAUXRX1;
	pin T34 = GT103_RXN1;
	pin U1 = GT112_TXP0;
	pin U2 = GT112_AVCCAUXTX;
	pin U3 = IOB_10_13;
	pin U4 = VCCO10;
	pin U5 = IOB_10_14;
	pin U6 = IOB_10_0;
	pin U7 = IOB_10_1;
	pin U8 = IOB_10_11;
	pin U9 = GND;
	pin U10 = VCCINT;
	pin U11 = VCCAUX;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCAUX;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = VCCINT;
	pin U25 = GND;
	pin U26 = VCCAUX;
	pin U27 = IOB_9_0;
	pin U28 = IOB_9_1;
	pin U29 = GND;
	pin U30 = NC;
	pin U31 = NC;
	pin U32 = NC;
	pin U33 = GT103_GNDA;
	pin U34 = GT103_VTRX1;
	pin V1 = GT112_TXN0;
	pin V2 = GT112_VTTX0;
	pin V3 = IOB_10_4;
	pin V4 = IOB_10_5;
	pin V5 = IOB_10_15;
	pin V6 = GND;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = VCCAUX;
	pin V10 = GND;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = M0;
	pin V19 = VCCAUX;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = VCCAUX;
	pin V25 = VCCINT;
	pin V26 = GND;
	pin V27 = NC;
	pin V28 = NC;
	pin V29 = NC;
	pin V30 = NC;
	pin V31 = NC;
	pin V32 = NC;
	pin V33 = GT103_VTTX1;
	pin V34 = GT103_TXP1;
	pin W1 = GT112_VTRX0;
	pin W2 = GT112_GNDA;
	pin W3 = GND;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = NC;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = VCCINT;
	pin W11 = GND;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = RDWR_B;
	pin W16 = VCCINT;
	pin W17 = TDO;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = VCCINT;
	pin W21 = VCCAUX;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = NC;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = NC;
	pin W30 = NC;
	pin W31 = NC;
	pin W32 = NC;
	pin W33 = GT103_GNDA;
	pin W34 = GT103_TXN1;
	pin Y1 = GT112_RXP0;
	pin Y2 = GT112_AVCCAUXMGT;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = GND;
	pin Y11 = VCCINT;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = TMS;
	pin Y15 = VCCO0;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = NC;
	pin Y25 = NC;
	pin Y26 = NC;
	pin Y27 = NC;
	pin Y28 = NC;
	pin Y29 = NC;
	pin Y30 = GND;
	pin Y31 = NC;
	pin Y32 = NC;
	pin Y33 = GT103_AVCCAUXTX;
	pin Y34 = GT103_TXP0;
	pin AA1 = GT112_RXN0;
	pin AA2 = GT112_GNDA;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GND;
	pin AA8 = NC;
	pin AA9 = NC;
	pin AA10 = VCCINT;
	pin AA11 = IOB_8_62;
	pin AA12 = VCCO8;
	pin AA13 = IOB_8_58;
	pin AA14 = TCK;
	pin AA15 = TDI;
	pin AA16 = PWRDWN_B;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = GND;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AA27 = GND;
	pin AA28 = NC;
	pin AA29 = NC;
	pin AA30 = NC;
	pin AA31 = NC;
	pin AA32 = NC;
	pin AA33 = GT103_VTTX0;
	pin AA34 = GT103_TXN0;
	pin AB1 = GT112_GNDA;
	pin AB2 = GT112_AVCCAUXRX0;
	pin AB3 = NC;
	pin AB4 = GND;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = NC;
	pin AB9 = NC;
	pin AB10 = VCCAUX;
	pin AB11 = IOB_8_63;
	pin AB12 = IOB_8_54;
	pin AB13 = IOB_8_59;
	pin AB14 = GND;
	pin AB15 = VCCINT;
	pin AB16 = VCCAUX;
	pin AB17 = VCCINT;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = VCCAUX;
	pin AB23 = VCCINT;
	pin AB24 = GND;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AB27 = NC;
	pin AB28 = NC;
	pin AB29 = NC;
	pin AB30 = NC;
	pin AB31 = NC;
	pin AB32 = NC;
	pin AB33 = GT103_GNDA;
	pin AB34 = GT103_VTRX0;
	pin AC1 = GT110_RXP1;
	pin AC2 = GT110_GNDA;
	pin AC3 = NC;
	pin AC4 = NC;
	pin AC5 = NC;
	pin AC6 = NC;
	pin AC7 = NC;
	pin AC8 = VCCINT;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = GND;
	pin AC12 = IOB_8_55;
	pin AC13 = IOB_8_50;
	pin AC14 = VCCINT;
	pin AC15 = GND;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = VCCINT;
	pin AC19 = VCCAUX;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = IOB_7_56;
	pin AC23 = IOB_7_57;
	pin AC24 = VCCINT;
	pin AC25 = NC;
	pin AC26 = NC;
	pin AC27 = NC;
	pin AC28 = NC;
	pin AC29 = NC;
	pin AC30 = NC;
	pin AC31 = GND;
	pin AC32 = NC;
	pin AC33 = GT103_AVCCAUXMGT;
	pin AC34 = GT103_RXP0;
	pin AD1 = GT110_RXN1;
	pin AD2 = GT110_AVCCAUXRX1;
	pin AD3 = NC;
	pin AD4 = NC;
	pin AD5 = NC;
	pin AD6 = NC;
	pin AD7 = NC;
	pin AD8 = GND;
	pin AD9 = IOB_8_40;
	pin AD10 = IOB_8_41;
	pin AD11 = IOB_8_43;
	pin AD12 = IOB_8_47;
	pin AD13 = VCCO8;
	pin AD14 = IOB_8_51;
	pin AD15 = VCCINT;
	pin AD16 = VCCAUX;
	pin AD17 = VCCINT;
	pin AD18 = GND;
	pin AD19 = IOB_4_3;
	pin AD20 = IOB_4_14;
	pin AD21 = IOB_4_15;
	pin AD22 = IOB_7_40;
	pin AD23 = VCCO7;
	pin AD24 = IOB_7_9;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AD27 = NC;
	pin AD28 = GND;
	pin AD29 = NC;
	pin AD30 = NC;
	pin AD31 = NC;
	pin AD32 = NC;
	pin AD33 = GT103_GNDA;
	pin AD34 = GT103_RXN0;
	pin AE1 = GT110_VTRX1;
	pin AE2 = GT110_GNDA;
	pin AE3 = NC;
	pin AE4 = NC;
	pin AE5 = GND;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = VCCAUX;
	pin AE9 = IOB_8_8;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_42;
	pin AE12 = IOB_8_46;
	pin AE13 = IOB_8_35;
	pin AE14 = IOB_8_39;
	pin AE15 = GND;
	pin AE16 = IOB_4_12;
	pin AE17 = IOB_4_8;
	pin AE18 = IOB_4_9;
	pin AE19 = IOB_4_2;
	pin AE20 = VCCO4;
	pin AE21 = IOB_4_11;
	pin AE22 = IOB_7_41;
	pin AE23 = IOB_7_24;
	pin AE24 = IOB_7_8;
	pin AE25 = GND;
	pin AE26 = IOB_7_22;
	pin AE27 = IOB_7_23;
	pin AE28 = IOB_7_27;
	pin AE29 = NC;
	pin AE30 = NC;
	pin AE31 = NC;
	pin AE32 = NC;
	pin AE33 = GT103_AVCCAUXRX0;
	pin AE34 = GT103_GNDA;
	pin AF1 = GT110_TXP1;
	pin AF2 = GT110_VTTX1;
	pin AF3 = NC;
	pin AF4 = NC;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = IOB_8_9;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_11;
	pin AF12 = GND;
	pin AF13 = IOB_8_34;
	pin AF14 = IOB_8_38;
	pin AF15 = IOB_8_31;
	pin AF16 = IOB_4_13;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_1;
	pin AF19 = IOB_4_6;
	pin AF20 = IOB_4_7;
	pin AF21 = IOB_4_10;
	pin AF22 = GND;
	pin AF23 = IOB_7_25;
	pin AF24 = IOB_7_2;
	pin AF25 = IOB_7_3;
	pin AF26 = IOB_7_11;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_26;
	pin AF29 = NC;
	pin AF30 = NC;
	pin AF31 = NC;
	pin AF32 = GND;
	pin AF33 = GT105_GNDA;
	pin AF34 = GT105_RXP1;
	pin AG1 = GT110_TXN1;
	pin AG2 = GT110_GNDA;
	pin AG3 = NC;
	pin AG4 = NC;
	pin AG5 = NC;
	pin AG6 = NC;
	pin AG7 = NC;
	pin AG8 = NC;
	pin AG9 = GND;
	pin AG10 = IOB_8_24;
	pin AG11 = IOB_8_10;
	pin AG12 = IOB_8_7;
	pin AG13 = IOB_8_15;
	pin AG14 = VCCO8;
	pin AG15 = IOB_8_30;
	pin AG16 = IOB_4_4;
	pin AG17 = IOB_4_5;
	pin AG18 = IOB_4_0;
	pin AG19 = GND;
	pin AG20 = IOB_2_3;
	pin AG21 = IOB_2_10;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_28;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_7;
	pin AG26 = IOB_7_10;
	pin AG27 = IOB_7_30;
	pin AG28 = IOB_7_31;
	pin AG29 = GND;
	pin AG30 = NC;
	pin AG31 = NC;
	pin AG32 = NC;
	pin AG33 = GT105_AVCCAUXRX1;
	pin AG34 = GT105_RXN1;
	pin AH1 = GT110_TXP0;
	pin AH2 = GT110_AVCCAUXTX;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = NC;
	pin AH6 = GND;
	pin AH7 = IOB_8_56;
	pin AH8 = IOB_8_57;
	pin AH9 = IOB_8_36;
	pin AH10 = IOB_8_29;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_6;
	pin AH13 = IOB_8_14;
	pin AH14 = IOB_8_19;
	pin AH15 = IOB_8_23;
	pin AH16 = GND;
	pin AH17 = IOB_2_9;
	pin AH18 = IOB_2_0;
	pin AH19 = IOB_2_1;
	pin AH20 = IOB_2_2;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_15;
	pin AH23 = IOB_7_29;
	pin AH24 = IOB_7_16;
	pin AH25 = IOB_7_6;
	pin AH26 = GND;
	pin AH27 = IOB_7_15;
	pin AH28 = IOB_7_42;
	pin AH29 = IOB_7_43;
	pin AH30 = NC;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = GT105_GNDA;
	pin AH34 = GT105_VTRX1;
	pin AJ1 = GT110_TXN0;
	pin AJ2 = GT110_VTTX0;
	pin AJ3 = GND;
	pin AJ4 = NC;
	pin AJ5 = NC;
	pin AJ6 = NC;
	pin AJ7 = IOB_8_60;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_37;
	pin AJ10 = IOB_8_28;
	pin AJ11 = IOB_8_17;
	pin AJ12 = IOB_8_13;
	pin AJ13 = GND;
	pin AJ14 = IOB_8_18;
	pin AJ15 = IOB_8_22;
	pin AJ16 = IOB_8_27;
	pin AJ17 = IOB_2_8;
	pin AJ18 = VCCO2;
	pin AJ19 = IOB_2_5;
	pin AJ20 = IOB_2_6;
	pin AJ21 = IOB_2_7;
	pin AJ22 = IOB_2_14;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_17;
	pin AJ25 = IOB_7_0;
	pin AJ26 = IOB_7_1;
	pin AJ27 = IOB_7_14;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_47;
	pin AJ30 = NC;
	pin AJ31 = NC;
	pin AJ32 = NC;
	pin AJ33 = GT105_VTTX1;
	pin AJ34 = GT105_TXP1;
	pin AK1 = GT110_VTRX0;
	pin AK2 = GT110_GNDA;
	pin AK3 = NC;
	pin AK4 = NC;
	pin AK5 = NC;
	pin AK6 = NC;
	pin AK7 = IOB_8_61;
	pin AK8 = IOB_8_48;
	pin AK9 = IOB_8_44;
	pin AK10 = GND;
	pin AK11 = IOB_8_16;
	pin AK12 = IOB_8_12;
	pin AK13 = IOB_8_1;
	pin AK14 = IOB_8_3;
	pin AK15 = VCCO8;
	pin AK16 = IOB_8_26;
	pin AK17 = IOB_2_12;
	pin AK18 = IOB_2_13;
	pin AK19 = IOB_2_4;
	pin AK20 = GND;
	pin AK21 = IOB_7_48;
	pin AK22 = IOB_7_32;
	pin AK23 = IOB_7_33;
	pin AK24 = IOB_7_20;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_18;
	pin AK27 = IOB_7_19;
	pin AK28 = IOB_7_35;
	pin AK29 = IOB_7_46;
	pin AK30 = GND;
	pin AK31 = IOB_7_62;
	pin AK32 = IOB_7_63;
	pin AK33 = GT105_GNDA;
	pin AK34 = GT105_TXN1;
	pin AL1 = GT110_RXP0;
	pin AL2 = GT110_AVCCAUXMGT;
	pin AL3 = NC;
	pin AL4 = NC;
	pin AL5 = NC;
	pin AL6 = NC;
	pin AL7 = GND;
	pin AL8 = IOB_8_49;
	pin AL9 = IOB_8_45;
	pin AL10 = IOB_8_33;
	pin AL11 = IOB_8_21;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_0;
	pin AL14 = IOB_8_2;
	pin AL15 = SYSMON0_AVDD;
	pin AL16 = SYSMON0_VREFP;
	pin AL17 = SYSMON0_VREFN;
	pin AL18 = IOB_7_60;
	pin AL19 = IOB_7_61;
	pin AL20 = IOB_7_52;
	pin AL21 = IOB_7_49;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_36;
	pin AL24 = IOB_7_21;
	pin AL25 = IOB_7_13;
	pin AL26 = IOB_7_5;
	pin AL27 = GND;
	pin AL28 = IOB_7_34;
	pin AL29 = IOB_7_50;
	pin AL30 = IOB_7_54;
	pin AL31 = IOB_7_55;
	pin AL32 = VCCO7;
	pin AL33 = GT105_AVCCAUXTX;
	pin AL34 = GT105_TXP0;
	pin AM1 = GT110_RXN0;
	pin AM2 = GT110_AVCCAUXRX0;
	pin AM3 = NC;
	pin AM4 = GND;
	pin AM5 = NC;
	pin AM6 = NC;
	pin AM7 = IOB_8_52;
	pin AM8 = IOB_8_53;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_32;
	pin AM11 = IOB_8_20;
	pin AM12 = IOB_8_4;
	pin AM13 = IOB_8_5;
	pin AM14 = GND;
	pin AM15 = SYSMON0_AVSS;
	pin AM16 = SYSMON0_VP;
	pin AM17 = SYSMON0_VN;
	pin AM18 = GND;
	pin AM19 = VCCO7;
	pin AM20 = IOB_7_53;
	pin AM21 = IOB_7_44;
	pin AM22 = IOB_7_45;
	pin AM23 = IOB_7_37;
	pin AM24 = GND;
	pin AM25 = IOB_7_12;
	pin AM26 = IOB_7_4;
	pin AM27 = IOB_7_38;
	pin AM28 = IOB_7_39;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_51;
	pin AM31 = IOB_7_58;
	pin AM32 = IOB_7_59;
	pin AM33 = GT105_VTTX0;
	pin AM34 = GT105_TXN0;
	pin AN1 = GT110_GNDA;
	pin AN2 = GT110_GNDA;
	pin AN3 = GT110_RTERM;
	pin AN4 = GT110_GNDA;
	pin AN5 = GT110_MGTVREF;
	pin AN6 = NC;
	pin AN7 = NC;
	pin AN8 = NC;
	pin AN9 = NC;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = NC;
	pin AN15 = NC;
	pin AN16 = NC;
	pin AN17 = NC;
	pin AN18 = NC;
	pin AN19 = NC;
	pin AN20 = NC;
	pin AN21 = NC;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = NC;
	pin AN27 = GT105_MGTVREF;
	pin AN28 = GT105_GNDA;
	pin AN29 = GT105_RTERM;
	pin AN30 = GT105_GNDA;
	pin AN31 = GT105_AVCCAUXRX0;
	pin AN32 = GT105_AVCCAUXMGT;
	pin AN33 = GT105_VTRX0;
	pin AN34 = GT105_GNDA;
	pin AP2 = GT110_GNDA;
	pin AP3 = GT110_CLKP0;
	pin AP4 = GT110_CLKN0;
	pin AP5 = GT110_GNDA;
	pin AP6 = NC;
	pin AP7 = NC;
	pin AP8 = NC;
	pin AP9 = NC;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = NC;
	pin AP15 = NC;
	pin AP16 = NC;
	pin AP17 = NC;
	pin AP18 = NC;
	pin AP19 = NC;
	pin AP20 = NC;
	pin AP21 = NC;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = NC;
	pin AP27 = GT105_GNDA;
	pin AP28 = GT105_CLKN0;
	pin AP29 = GT105_CLKP0;
	pin AP30 = GT105_GNDA;
	pin AP31 = GT105_RXN0;
	pin AP32 = GT105_RXP0;
	pin AP33 = GT105_GNDA;
}

// xc4vfx40-ff672 xc4vfx60-ff672 xq4vfx60-ef672
bond BOND13 {
	pin A2 = GT113_VTRX1;
	pin A3 = GT113_RXN1;
	pin A4 = GT113_RXP1;
	pin A5 = GT113_GNDA;
	pin A6 = VCCO6;
	pin A7 = IOB_6_60;
	pin A8 = IOB_6_61;
	pin A9 = IOB_6_30;
	pin A10 = IOB_6_18;
	pin A11 = GND;
	pin A12 = IOB_3_1;
	pin A13 = IOB_3_2;
	pin A14 = IOB_3_3;
	pin A15 = IOB_5_1;
	pin A16 = VCCO5;
	pin A17 = IOB_5_17;
	pin A18 = GT102_GNDA;
	pin A19 = GT102_RXP1;
	pin A20 = GT102_RXN1;
	pin A21 = GT102_VTRX1;
	pin A22 = GT102_TXP1;
	pin A23 = GT102_TXN1;
	pin A24 = GT102_TXP0;
	pin A25 = GT102_TXN0;
	pin B1 = GT113_TXP1;
	pin B2 = GT113_GNDA;
	pin B3 = GT113_GNDA;
	pin B4 = GT113_AVCCAUXRX1;
	pin B5 = GT113_GNDA;
	pin B6 = IOB_6_45;
	pin B7 = IOB_6_53;
	pin B8 = GND;
	pin B9 = IOB_6_31;
	pin B10 = IOB_6_19;
	pin B11 = IOB_6_10;
	pin B12 = IOB_3_0;
	pin B13 = VCCO3;
	pin B14 = IOB_3_6;
	pin B15 = IOB_5_0;
	pin B16 = IOB_5_5;
	pin B17 = IOB_5_16;
	pin B18 = GND;
	pin B19 = GT102_GNDA;
	pin B20 = GT102_AVCCAUXRX1;
	pin B21 = GT102_GNDA;
	pin B22 = GT102_VTTX1;
	pin B23 = GT102_AVCCAUXTX;
	pin B24 = GT102_VTTX0;
	pin B25 = GT102_GNDA;
	pin B26 = GT102_VTRX0;
	pin C1 = GT113_TXN1;
	pin C2 = GT113_VTTX1;
	pin C3 = IOB_6_29;
	pin C4 = IOB_6_37;
	pin C5 = GND;
	pin C6 = IOB_6_44;
	pin C7 = IOB_6_52;
	pin C8 = IOB_6_50;
	pin C9 = IOB_6_38;
	pin C10 = VCCO6;
	pin C11 = IOB_6_11;
	pin C12 = IOB_3_4;
	pin C13 = IOB_3_5;
	pin C14 = IOB_3_7;
	pin C15 = GND;
	pin C16 = IOB_5_4;
	pin C17 = IOB_5_20;
	pin C18 = IOB_5_21;
	pin C19 = IOB_5_33;
	pin C20 = VCCO5;
	pin C21 = IOB_5_44;
	pin C22 = IOB_5_40;
	pin C23 = IOB_5_41;
	pin C24 = IOB_5_46;
	pin C25 = GT102_AVCCAUXMGT;
	pin C26 = GT102_RXP0;
	pin D1 = GT113_TXP0;
	pin D2 = GT113_AVCCAUXTX;
	pin D3 = IOB_6_28;
	pin D4 = IOB_6_36;
	pin D5 = IOB_6_41;
	pin D6 = IOB_6_49;
	pin D7 = VCCO6;
	pin D8 = IOB_6_51;
	pin D9 = IOB_6_39;
	pin D10 = IOB_6_22;
	pin D11 = IOB_6_14;
	pin D12 = GND;
	pin D13 = IOB_3_9;
	pin D14 = IOB_3_10;
	pin D15 = IOB_3_11;
	pin D16 = IOB_5_9;
	pin D17 = VCCO5;
	pin D18 = IOB_5_25;
	pin D19 = IOB_5_32;
	pin D20 = IOB_5_48;
	pin D21 = IOB_5_45;
	pin D22 = GND;
	pin D23 = IOB_5_50;
	pin D24 = IOB_5_47;
	pin D25 = GT102_AVCCAUXRX0;
	pin D26 = GT102_RXN0;
	pin E1 = GT113_TXN0;
	pin E2 = GT113_VTTX0;
	pin E3 = IOB_6_25;
	pin E4 = VCCO6;
	pin E5 = IOB_6_40;
	pin E6 = IOB_6_48;
	pin E7 = IOB_6_54;
	pin E8 = IOB_6_55;
	pin E9 = GND;
	pin E10 = IOB_6_23;
	pin E11 = IOB_6_15;
	pin E12 = DXN;
	pin E13 = IOB_3_8;
	pin E14 = VCCO3;
	pin E15 = IOB_3_14;
	pin E16 = IOB_5_8;
	pin E17 = IOB_5_29;
	pin E18 = IOB_5_24;
	pin E19 = GND;
	pin E20 = IOB_5_49;
	pin E21 = IOB_5_58;
	pin E22 = IOB_5_59;
	pin E23 = IOB_5_51;
	pin E24 = VCCO5;
	pin E25 = GT102_GNDA;
	pin E26 = GT102_GNDA;
	pin F1 = GT113_VTRX0;
	pin F2 = GT113_GNDA;
	pin F3 = IOB_6_24;
	pin F4 = IOB_6_32;
	pin F5 = VCCAUX;
	pin F6 = GND;
	pin F7 = IOB_6_58;
	pin F8 = IOB_6_59;
	pin F9 = VCCINT;
	pin F10 = IOB_6_26;
	pin F11 = VCCO6;
	pin F12 = DXP;
	pin F13 = IOB_3_12;
	pin F14 = IOB_3_13;
	pin F15 = IOB_3_15;
	pin F16 = GND;
	pin F17 = IOB_5_28;
	pin F18 = IOB_5_52;
	pin F19 = IOB_5_53;
	pin F20 = IOB_5_62;
	pin F21 = VCCO5;
	pin F22 = IOB_5_54;
	pin F23 = IOB_5_42;
	pin F24 = IOB_5_43;
	pin F25 = VCCAUX;
	pin F26 = GT102_CLKP0;
	pin G1 = GT113_RXP0;
	pin G2 = GT113_AVCCAUXMGT;
	pin G3 = GND;
	pin G4 = IOB_6_16;
	pin G5 = IOB_6_33;
	pin G6 = VCCINT;
	pin G7 = IOB_6_57;
	pin G8 = VCCO6;
	pin G9 = IOB_6_42;
	pin G10 = IOB_6_27;
	pin G11 = IOB_6_6;
	pin G12 = IOB_6_7;
	pin G13 = GND;
	pin G14 = IOB_1_10;
	pin G15 = IOB_1_2;
	pin G16 = IOB_1_3;
	pin G17 = IOB_5_37;
	pin G18 = VCCO5;
	pin G19 = IOB_5_57;
	pin G20 = IOB_5_63;
	pin G21 = IOB_5_55;
	pin G22 = IOB_5_38;
	pin G23 = GND;
	pin G24 = IOB_5_34;
	pin G25 = VCCAUX;
	pin G26 = GT102_CLKN0;
	pin H1 = GT113_RXN0;
	pin H2 = GT113_AVCCAUXRX0;
	pin H3 = IOB_6_8;
	pin H4 = IOB_6_17;
	pin H5 = VCCO6;
	pin H6 = IOB_6_56;
	pin H7 = IOB_6_62;
	pin H8 = IOB_6_63;
	pin H9 = IOB_6_43;
	pin H10 = GND;
	pin H11 = IOB_1_1;
	pin H12 = IOB_1_8;
	pin H13 = IOB_1_9;
	pin H14 = IOB_1_11;
	pin H15 = VCCO1;
	pin H16 = IOB_1_6;
	pin H17 = IOB_5_36;
	pin H18 = IOB_5_56;
	pin H19 = IOB_5_61;
	pin H20 = GND;
	pin H21 = VCCAUX;
	pin H22 = IOB_5_39;
	pin H23 = IOB_5_18;
	pin H24 = IOB_5_35;
	pin H25 = GT102_GNDA;
	pin H26 = GT102_GNDA;
	pin J1 = GT113_GNDA;
	pin J2 = GT113_GNDA;
	pin J3 = IOB_6_4;
	pin J4 = IOB_6_9;
	pin J5 = IOB_6_20;
	pin J6 = VCCAUX;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = IOB_6_47;
	pin J10 = VCCINT;
	pin J11 = IOB_1_0;
	pin J12 = VCCO1;
	pin J13 = IOB_1_12;
	pin J14 = IOB_1_14;
	pin J15 = IOB_1_15;
	pin J16 = IOB_1_7;
	pin J17 = GND;
	pin J18 = VCCINT;
	pin J19 = IOB_5_60;
	pin J20 = VCCINT;
	pin J21 = IOB_5_22;
	pin J22 = VCCO5;
	pin J23 = IOB_5_27;
	pin J24 = IOB_5_19;
	pin J25 = GT103_GNDA;
	pin J26 = GT103_RXP1;
	pin K1 = GT113_CLKP0;
	pin K2 = GT113_GNDA;
	pin K3 = IOB_6_5;
	pin K4 = GND;
	pin K5 = VCCINT;
	pin K6 = IOB_6_21;
	pin K7 = IOB_6_34;
	pin K8 = IOB_6_35;
	pin K9 = VCCO6;
	pin K10 = IOB_6_46;
	pin K11 = IOB_1_4;
	pin K12 = IOB_1_5;
	pin K13 = IOB_1_13;
	pin K14 = GND;
	pin K15 = DONE;
	pin K16 = HSWAP_EN;
	pin K17 = PROG_B;
	pin K18 = IOB_5_12;
	pin K19 = VCCO5;
	pin K20 = IOB_5_31;
	pin K21 = IOB_5_23;
	pin K22 = IOB_5_15;
	pin K23 = IOB_5_26;
	pin K24 = GND;
	pin K25 = GT103_AVCCAUXRX1;
	pin K26 = GT103_RXN1;
	pin L1 = GT113_CLKN0;
	pin L2 = GT113_GNDA;
	pin L3 = IOB_8_60;
	pin L4 = IOB_8_61;
	pin L5 = IOB_6_0;
	pin L6 = VCCO6;
	pin L7 = IOB_6_13;
	pin L8 = VCCINT;
	pin L9 = IOB_6_2;
	pin L10 = IOB_6_3;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = DIN;
	pin L14 = VCCINT;
	pin L15 = INIT_B;
	pin L16 = VCCO0;
	pin L17 = VCC_BATT;
	pin L18 = IOB_5_13;
	pin L19 = IOB_5_30;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = VCCAUX;
	pin L23 = IOB_5_14;
	pin L24 = IOB_5_11;
	pin L25 = GT103_GNDA;
	pin L26 = GT103_VTRX1;
	pin M1 = GT113_GNDA;
	pin M2 = GT113_GNDA;
	pin M3 = VCCO8;
	pin M4 = IOB_8_57;
	pin M5 = IOB_6_1;
	pin M6 = IOB_6_12;
	pin M7 = VCCAUX;
	pin M8 = GND;
	pin M9 = IOB_10_30;
	pin M10 = IOB_10_31;
	pin M11 = IOB_10_27;
	pin M12 = CSI_B;
	pin M13 = VCCO0;
	pin M14 = CCLK;
	pin M15 = VCCINT;
	pin M16 = M2;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = IOB_9_30;
	pin M20 = IOB_9_31;
	pin M21 = IOB_9_26;
	pin M22 = IOB_5_7;
	pin M23 = VCCO5;
	pin M24 = IOB_5_10;
	pin M25 = GT103_VTTX1;
	pin M26 = GT103_TXP1;
	pin N1 = GT112_RXP1;
	pin N2 = GT112_GNDA;
	pin N3 = IOB_8_45;
	pin N4 = IOB_8_56;
	pin N5 = GND;
	pin N6 = IOB_10_20;
	pin N7 = IOB_10_28;
	pin N8 = IOB_10_29;
	pin N9 = IOB_10_19;
	pin N10 = VCCO10;
	pin N11 = IOB_10_26;
	pin N12 = VCCAUX;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = IOB_9_28;
	pin N17 = IOB_9_24;
	pin N18 = IOB_9_25;
	pin N19 = IOB_9_22;
	pin N20 = VCCO9;
	pin N21 = IOB_9_27;
	pin N22 = IOB_5_6;
	pin N23 = IOB_5_2;
	pin N24 = IOB_5_3;
	pin N25 = GT103_GNDA;
	pin N26 = GT103_TXN1;
	pin P1 = GT112_RXN1;
	pin P2 = GT112_AVCCAUXRX1;
	pin P3 = IOB_8_44;
	pin P4 = IOB_8_49;
	pin P5 = IOB_8_53;
	pin P6 = IOB_10_21;
	pin P7 = VCCO10;
	pin P8 = IOB_10_25;
	pin P9 = IOB_10_18;
	pin P10 = IOB_10_22;
	pin P11 = IOB_10_23;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = M0;
	pin P15 = VCCAUX;
	pin P16 = IOB_9_29;
	pin P17 = VCCO9;
	pin P18 = IOB_9_16;
	pin P19 = IOB_9_23;
	pin P20 = IOB_9_18;
	pin P21 = IOB_9_19;
	pin P22 = GND;
	pin P23 = VCCAUX;
	pin P24 = IOB_7_63;
	pin P25 = GT103_AVCCAUXTX;
	pin P26 = GT103_TXP0;
	pin R1 = GT112_VTRX1;
	pin R2 = GT112_GNDA;
	pin R3 = IOB_8_48;
	pin R4 = VCCO8;
	pin R5 = IOB_8_52;
	pin R6 = IOB_10_16;
	pin R7 = IOB_10_17;
	pin R8 = IOB_10_24;
	pin R9 = GND;
	pin R10 = VCCINT;
	pin R11 = RDWR_B;
	pin R12 = VCCINT;
	pin R13 = TDO;
	pin R14 = VCCO0;
	pin R15 = M1;
	pin R16 = IOB_9_20;
	pin R17 = IOB_9_21;
	pin R18 = IOB_9_17;
	pin R19 = GND;
	pin R20 = IOB_7_58;
	pin R21 = IOB_7_59;
	pin R22 = VCCINT;
	pin R23 = IOB_7_62;
	pin R24 = VCCO7;
	pin R25 = GT103_VTTX0;
	pin R26 = GT103_TXN0;
	pin T1 = GT112_TXP1;
	pin T2 = GT112_VTTX1;
	pin T3 = IOB_8_40;
	pin T4 = IOB_8_41;
	pin T5 = VCCAUX;
	pin T6 = GND;
	pin T7 = VCCINT;
	pin T8 = IOB_8_54;
	pin T9 = IOB_8_55;
	pin T10 = TMS;
	pin T11 = VCCO0;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = DOUT;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = IOB_7_53;
	pin T18 = IOB_7_40;
	pin T19 = VCCINT;
	pin T20 = IOB_7_34;
	pin T21 = VCCO7;
	pin T22 = IOB_7_54;
	pin T23 = IOB_7_55;
	pin T24 = IOB_7_50;
	pin T25 = GT103_GNDA;
	pin T26 = GT103_VTRX0;
	pin U1 = GT112_TXN1;
	pin U2 = GT112_GNDA;
	pin U3 = GND;
	pin U4 = IOB_8_37;
	pin U5 = IOB_8_42;
	pin U6 = IOB_8_43;
	pin U7 = IOB_8_39;
	pin U8 = VCCO8;
	pin U9 = IOB_8_35;
	pin U10 = TCK;
	pin U11 = TDI;
	pin U12 = PWRDWN_B;
	pin U13 = GND;
	pin U14 = IOB_2_3;
	pin U15 = IOB_2_10;
	pin U16 = IOB_2_11;
	pin U17 = IOB_7_52;
	pin U18 = VCCO7;
	pin U19 = IOB_7_41;
	pin U20 = IOB_7_35;
	pin U21 = IOB_7_30;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = IOB_7_51;
	pin U25 = GT103_AVCCAUXMGT;
	pin U26 = GT103_RXP0;
	pin V1 = GT112_TXP0;
	pin V2 = GT112_AVCCAUXTX;
	pin V3 = IOB_8_33;
	pin V4 = IOB_8_36;
	pin V5 = VCCO8;
	pin V6 = IOB_8_38;
	pin V7 = VCCINT;
	pin V8 = IOB_8_34;
	pin V9 = VCCINT;
	pin V10 = GND;
	pin V11 = IOB_2_8;
	pin V12 = IOB_2_0;
	pin V13 = IOB_2_1;
	pin V14 = IOB_2_2;
	pin V15 = VCCO2;
	pin V16 = IOB_2_15;
	pin V17 = VCCINT;
	pin V18 = IOB_7_8;
	pin V19 = VCCINT;
	pin V20 = GND;
	pin V21 = IOB_7_31;
	pin V22 = IOB_7_42;
	pin V23 = IOB_7_43;
	pin V24 = IOB_7_46;
	pin V25 = GT103_AVCCAUXRX0;
	pin V26 = GT103_RXN0;
	pin W1 = GT112_TXN0;
	pin W2 = GT112_VTTX0;
	pin W3 = IOB_8_32;
	pin W4 = IOB_8_28;
	pin W5 = IOB_8_20;
	pin W6 = VCCAUX;
	pin W7 = GND;
	pin W8 = IOB_8_18;
	pin W9 = IOB_8_19;
	pin W10 = IOB_8_47;
	pin W11 = IOB_2_9;
	pin W12 = VCCO2;
	pin W13 = IOB_2_4;
	pin W14 = IOB_2_6;
	pin W15 = IOB_2_7;
	pin W16 = IOB_2_14;
	pin W17 = GND;
	pin W18 = IOB_7_9;
	pin W19 = IOB_7_10;
	pin W20 = IOB_7_11;
	pin W21 = IOB_7_19;
	pin W22 = VCCO7;
	pin W23 = IOB_7_39;
	pin W24 = IOB_7_47;
	pin W25 = GT105_GNDA;
	pin W26 = GT105_RXP1;
	pin Y1 = GT112_VTRX0;
	pin Y2 = GT112_GNDA;
	pin Y3 = IOB_8_29;
	pin Y4 = GND;
	pin Y5 = IOB_8_21;
	pin Y6 = IOB_8_13;
	pin Y7 = IOB_8_2;
	pin Y8 = IOB_8_11;
	pin Y9 = VCCO8;
	pin Y10 = IOB_8_46;
	pin Y11 = IOB_2_12;
	pin Y12 = IOB_2_13;
	pin Y13 = IOB_2_5;
	pin Y14 = GND;
	pin Y15 = IOB_7_48;
	pin Y16 = IOB_7_49;
	pin Y17 = IOB_7_36;
	pin Y18 = IOB_7_24;
	pin Y19 = VCCO7;
	pin Y20 = IOB_7_18;
	pin Y21 = VCCINT;
	pin Y22 = IOB_7_23;
	pin Y23 = IOB_7_38;
	pin Y24 = GND;
	pin Y25 = GT105_AVCCAUXRX1;
	pin Y26 = GT105_RXN1;
	pin AA1 = GT112_RXP0;
	pin AA2 = GT112_AVCCAUXMGT;
	pin AA3 = IOB_8_24;
	pin AA4 = IOB_8_25;
	pin AA5 = IOB_8_12;
	pin AA6 = VCCO8;
	pin AA7 = IOB_8_3;
	pin AA8 = IOB_8_10;
	pin AA9 = IOB_8_23;
	pin AA10 = IOB_8_51;
	pin AA11 = GND;
	pin AA12 = IOB_4_0;
	pin AA13 = IOB_4_2;
	pin AA14 = IOB_4_3;
	pin AA15 = IOB_7_60;
	pin AA16 = VCCO7;
	pin AA17 = IOB_7_37;
	pin AA18 = IOB_7_25;
	pin AA19 = IOB_7_4;
	pin AA20 = IOB_7_5;
	pin AA21 = GND;
	pin AA22 = IOB_7_22;
	pin AA23 = IOB_7_26;
	pin AA24 = IOB_7_27;
	pin AA25 = GT105_GNDA;
	pin AA26 = GT105_VTRX1;
	pin AB1 = GT112_RXN0;
	pin AB2 = GT112_AVCCAUXRX0;
	pin AB3 = VCCO8;
	pin AB4 = IOB_8_8;
	pin AB5 = IOB_8_9;
	pin AB6 = IOB_8_6;
	pin AB7 = IOB_8_7;
	pin AB8 = GND;
	pin AB9 = IOB_8_22;
	pin AB10 = IOB_8_50;
	pin AB11 = IOB_8_59;
	pin AB12 = IOB_4_1;
	pin AB13 = VCCO4;
	pin AB14 = IOB_4_7;
	pin AB15 = IOB_7_61;
	pin AB16 = IOB_7_44;
	pin AB17 = IOB_7_45;
	pin AB18 = GND;
	pin AB19 = IOB_7_12;
	pin AB20 = IOB_7_13;
	pin AB21 = IOB_7_0;
	pin AB22 = IOB_7_1;
	pin AB23 = VCCO7;
	pin AB24 = IOB_7_15;
	pin AB25 = GT105_VTTX1;
	pin AB26 = GT105_TXP1;
	pin AC1 = GT110_RXP1;
	pin AC2 = GT110_GNDA;
	pin AC3 = IOB_8_16;
	pin AC4 = IOB_8_17;
	pin AC5 = GND;
	pin AC6 = IOB_8_14;
	pin AC7 = IOB_8_15;
	pin AC8 = IOB_8_26;
	pin AC9 = IOB_8_27;
	pin AC10 = VCCO8;
	pin AC11 = IOB_8_58;
	pin AC12 = IOB_4_4;
	pin AC13 = IOB_4_5;
	pin AC14 = IOB_4_6;
	pin AC15 = GND;
	pin AC16 = IOB_7_56;
	pin AC17 = IOB_7_32;
	pin AC18 = IOB_7_28;
	pin AC19 = IOB_7_29;
	pin AC20 = VCCO7;
	pin AC21 = IOB_7_17;
	pin AC22 = IOB_7_2;
	pin AC23 = IOB_7_3;
	pin AC24 = IOB_7_14;
	pin AC25 = GT105_AVCCAUXTX;
	pin AC26 = GT105_TXN1;
	pin AD1 = GT110_RXN1;
	pin AD2 = GT110_AVCCAUXRX1;
	pin AD3 = IOB_8_4;
	pin AD4 = IOB_8_5;
	pin AD5 = IOB_8_0;
	pin AD6 = IOB_8_1;
	pin AD7 = VCCO8;
	pin AD8 = IOB_8_30;
	pin AD9 = IOB_8_31;
	pin AD10 = IOB_8_62;
	pin AD11 = IOB_8_63;
	pin AD12 = GND;
	pin AD13 = IOB_4_8;
	pin AD14 = IOB_4_10;
	pin AD15 = IOB_4_11;
	pin AD16 = IOB_7_57;
	pin AD17 = VCCO7;
	pin AD18 = IOB_7_33;
	pin AD19 = IOB_7_20;
	pin AD20 = IOB_7_21;
	pin AD21 = IOB_7_16;
	pin AD22 = GND;
	pin AD23 = IOB_7_6;
	pin AD24 = IOB_7_7;
	pin AD25 = GT105_VTTX0;
	pin AD26 = GT105_TXP0;
	pin AE1 = GT110_VTRX1;
	pin AE2 = GT110_VTTX1;
	pin AE3 = GT110_GNDA;
	pin AE4 = GT110_AVCCAUXTX;
	pin AE5 = GT110_VTTX0;
	pin AE6 = GT110_GNDA;
	pin AE7 = GT110_AVCCAUXMGT;
	pin AE8 = GT110_AVCCAUXRX0;
	pin AE9 = GT110_GNDA;
	pin AE10 = GT110_RTERM;
	pin AE11 = GT110_GNDA;
	pin AE12 = GT110_MGTVREF;
	pin AE13 = IOB_4_9;
	pin AE14 = VCCO4;
	pin AE15 = IOB_4_15;
	pin AE16 = SYSMON0_AVDD;
	pin AE17 = SYSMON0_VREFP;
	pin AE18 = SYSMON0_VREFN;
	pin AE19 = GT105_MGTVREF;
	pin AE20 = GT105_GNDA;
	pin AE21 = GT105_RTERM;
	pin AE22 = GT105_GNDA;
	pin AE23 = GT105_AVCCAUXRX0;
	pin AE24 = GT105_AVCCAUXMGT;
	pin AE25 = GT105_GNDA;
	pin AE26 = GT105_TXN0;
	pin AF2 = GT110_TXP1;
	pin AF3 = GT110_TXN1;
	pin AF4 = GT110_TXP0;
	pin AF5 = GT110_TXN0;
	pin AF6 = GT110_VTRX0;
	pin AF7 = GT110_RXP0;
	pin AF8 = GT110_RXN0;
	pin AF9 = GT110_GNDA;
	pin AF10 = GT110_CLKP0;
	pin AF11 = GT110_CLKN0;
	pin AF12 = GT110_GNDA;
	pin AF13 = IOB_4_12;
	pin AF14 = IOB_4_13;
	pin AF15 = IOB_4_14;
	pin AF16 = SYSMON0_AVSS;
	pin AF17 = SYSMON0_VP;
	pin AF18 = SYSMON0_VN;
	pin AF19 = GT105_GNDA;
	pin AF20 = GT105_CLKN0;
	pin AF21 = GT105_CLKP0;
	pin AF22 = GT105_GNDA;
	pin AF23 = GT105_RXN0;
	pin AF24 = GT105_RXP0;
	pin AF25 = GT105_VTRX0;
}

// xc4vfx60-ff1152
bond BOND14 {
	pin A2 = GT113_GNDA;
	pin A3 = GT113_TXN1;
	pin A4 = GT113_TXP1;
	pin A5 = GT113_VTRX1;
	pin A6 = GT113_RXN1;
	pin A7 = GT113_RXP1;
	pin A8 = GT113_GNDA;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = NC;
	pin A27 = NC;
	pin A28 = NC;
	pin A29 = NC;
	pin A30 = GT102_GNDA;
	pin A31 = GT102_RXP1;
	pin A32 = GT102_RXN1;
	pin A33 = GT102_GNDA;
	pin B1 = GT113_GNDA;
	pin B2 = GT113_GNDA;
	pin B3 = GT113_GNDA;
	pin B4 = GT113_VTTX1;
	pin B5 = GT113_GNDA;
	pin B6 = GT113_AVCCAUXRX1;
	pin B7 = GT113_GNDA;
	pin B8 = NC;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = NC;
	pin B27 = NC;
	pin B28 = NC;
	pin B29 = NC;
	pin B30 = NC;
	pin B31 = GT102_GNDA;
	pin B32 = GT102_AVCCAUXRX1;
	pin B33 = GT102_GNDA;
	pin B34 = GT102_GNDA;
	pin C1 = GT113_TXP0;
	pin C2 = GT113_AVCCAUXTX;
	pin C3 = IOB_6_0;
	pin C4 = IOB_6_1;
	pin C5 = IOB_6_12;
	pin C6 = VCCO6;
	pin C7 = IOB_6_21;
	pin C8 = IOB_6_48;
	pin C9 = IOB_6_49;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_46;
	pin C13 = IOB_6_47;
	pin C14 = IOB_6_18;
	pin C15 = IOB_6_19;
	pin C16 = VCCO6;
	pin C17 = DXP;
	pin C18 = SYSMON1_AVSS;
	pin C19 = SYSMON1_VP;
	pin C20 = SYSMON1_VN;
	pin C21 = GND;
	pin C22 = IOB_5_52;
	pin C23 = IOB_5_53;
	pin C24 = IOB_5_55;
	pin C25 = IOB_5_42;
	pin C26 = VCCO5;
	pin C27 = IOB_5_22;
	pin C28 = IOB_5_23;
	pin C29 = IOB_9_60;
	pin C30 = IOB_9_52;
	pin C31 = GND;
	pin C32 = IOB_9_44;
	pin C33 = GT102_GNDA;
	pin C34 = GT102_VTRX1;
	pin D1 = GT113_TXN0;
	pin D2 = GT113_VTTX0;
	pin D3 = VCCO6;
	pin D4 = IOB_6_8;
	pin D5 = IOB_6_9;
	pin D6 = IOB_6_13;
	pin D7 = IOB_6_20;
	pin D8 = GND;
	pin D9 = IOB_6_53;
	pin D10 = IOB_6_61;
	pin D11 = IOB_6_50;
	pin D12 = IOB_6_51;
	pin D13 = VCCO6;
	pin D14 = IOB_6_22;
	pin D15 = IOB_6_14;
	pin D16 = IOB_6_15;
	pin D17 = DXN;
	pin D18 = SYSMON1_AVDD;
	pin D19 = SYSMON1_VREFP;
	pin D20 = SYSMON1_VREFN;
	pin D21 = IOB_5_29;
	pin D22 = IOB_5_45;
	pin D23 = VCCO5;
	pin D24 = IOB_5_54;
	pin D25 = IOB_5_43;
	pin D26 = IOB_5_34;
	pin D27 = IOB_5_26;
	pin D28 = GND;
	pin D29 = IOB_9_61;
	pin D30 = IOB_9_53;
	pin D31 = IOB_9_62;
	pin D32 = IOB_9_45;
	pin D33 = GT102_VTTX1;
	pin D34 = GT102_TXP1;
	pin E1 = GT113_VTRX0;
	pin E2 = GT113_GNDA;
	pin E3 = IOB_6_4;
	pin E4 = IOB_6_5;
	pin E5 = GND;
	pin E6 = IOB_6_28;
	pin E7 = IOB_6_29;
	pin E8 = IOB_6_45;
	pin E9 = IOB_6_52;
	pin E10 = VCCO6;
	pin E11 = IOB_6_54;
	pin E12 = IOB_6_26;
	pin E13 = IOB_6_27;
	pin E14 = IOB_6_23;
	pin E15 = GND;
	pin E16 = IOB_1_3;
	pin E17 = IOB_1_6;
	pin E18 = IOB_1_7;
	pin E19 = IOB_5_13;
	pin E20 = VCCO5;
	pin E21 = IOB_5_28;
	pin E22 = IOB_5_44;
	pin E23 = IOB_5_61;
	pin E24 = IOB_5_59;
	pin E25 = GND;
	pin E26 = IOB_5_35;
	pin E27 = IOB_5_27;
	pin E28 = IOB_5_14;
	pin E29 = IOB_9_48;
	pin E30 = VCCO9;
	pin E31 = IOB_9_63;
	pin E32 = IOB_9_59;
	pin E33 = GT102_GNDA;
	pin E34 = GT102_TXN1;
	pin F1 = GT113_RXP0;
	pin F2 = GT113_AVCCAUXMGT;
	pin F3 = IOB_10_50;
	pin F4 = IOB_10_51;
	pin F5 = IOB_10_55;
	pin F6 = IOB_6_17;
	pin F7 = VCCO6;
	pin F8 = IOB_6_44;
	pin F9 = IOB_6_58;
	pin F10 = IOB_6_59;
	pin F11 = IOB_6_55;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_4;
	pin F15 = IOB_1_5;
	pin F16 = IOB_1_2;
	pin F17 = VCCO1;
	pin F18 = IOB_1_14;
	pin F19 = IOB_5_12;
	pin F20 = IOB_5_17;
	pin F21 = IOB_5_33;
	pin F22 = GND;
	pin F23 = IOB_5_60;
	pin F24 = IOB_5_58;
	pin F25 = IOB_5_46;
	pin F26 = IOB_5_38;
	pin F27 = VCCO5;
	pin F28 = IOB_5_15;
	pin F29 = IOB_9_49;
	pin F30 = IOB_9_54;
	pin F31 = IOB_9_58;
	pin F32 = GND;
	pin F33 = GT102_AVCCAUXTX;
	pin F34 = GT102_TXP0;
	pin G1 = GT113_RXN0;
	pin G2 = GT113_AVCCAUXRX0;
	pin G3 = IOB_10_53;
	pin G4 = VCCO10;
	pin G5 = IOB_10_54;
	pin G6 = IOB_6_16;
	pin G7 = IOB_6_33;
	pin G8 = IOB_6_41;
	pin G9 = GND;
	pin G10 = IOB_6_63;
	pin G11 = IOB_6_38;
	pin G12 = IOB_6_39;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_9;
	pin G16 = IOB_1_10;
	pin G17 = IOB_1_11;
	pin G18 = IOB_1_15;
	pin G19 = GND;
	pin G20 = IOB_5_16;
	pin G21 = IOB_5_32;
	pin G22 = IOB_5_49;
	pin G23 = IOB_5_57;
	pin G24 = VCCO5;
	pin G25 = IOB_5_47;
	pin G26 = IOB_5_39;
	pin G27 = IOB_5_18;
	pin G28 = IOB_5_19;
	pin G29 = GND;
	pin G30 = IOB_9_55;
	pin G31 = IOB_9_50;
	pin G32 = IOB_9_51;
	pin G33 = GT102_VTTX0;
	pin G34 = GT102_TXN0;
	pin H1 = GT113_GNDA;
	pin H2 = GT113_GNDA;
	pin H3 = IOB_10_52;
	pin H4 = IOB_10_60;
	pin H5 = IOB_10_61;
	pin H6 = GND;
	pin H7 = IOB_6_32;
	pin H8 = IOB_6_40;
	pin H9 = IOB_6_57;
	pin H10 = IOB_6_62;
	pin H11 = VCCO6;
	pin H12 = IOB_6_30;
	pin H13 = IOB_1_12;
	pin H14 = IOB_1_13;
	pin H15 = IOB_1_8;
	pin H16 = GND;
	pin H17 = IOB_3_15;
	pin H18 = IOB_3_2;
	pin H19 = IOB_3_3;
	pin H20 = IOB_5_21;
	pin H21 = VCCO5;
	pin H22 = IOB_5_48;
	pin H23 = IOB_5_56;
	pin H24 = IOB_5_63;
	pin H25 = IOB_5_50;
	pin H26 = GND;
	pin H27 = IOB_9_56;
	pin H28 = IOB_9_57;
	pin H29 = IOB_9_36;
	pin H30 = IOB_9_37;
	pin H31 = VCCO9;
	pin H32 = IOB_9_28;
	pin H33 = GT102_GNDA;
	pin H34 = GT102_VTRX0;
	pin J1 = GT113_CLKP0;
	pin J2 = GT113_GNDA;
	pin J3 = GND;
	pin J4 = IOB_10_48;
	pin J5 = IOB_10_49;
	pin J6 = IOB_10_47;
	pin J7 = IOB_6_37;
	pin J8 = VCCO6;
	pin J9 = IOB_6_56;
	pin J10 = IOB_6_42;
	pin J11 = IOB_6_43;
	pin J12 = IOB_6_31;
	pin J13 = GND;
	pin J14 = IOB_3_5;
	pin J15 = IOB_3_8;
	pin J16 = IOB_3_9;
	pin J17 = IOB_3_14;
	pin J18 = VCCO3;
	pin J19 = IOB_3_6;
	pin J20 = IOB_5_20;
	pin J21 = IOB_5_37;
	pin J22 = IOB_5_41;
	pin J23 = GND;
	pin J24 = IOB_5_62;
	pin J25 = IOB_5_51;
	pin J26 = IOB_5_30;
	pin J27 = IOB_9_40;
	pin J28 = VCCO9;
	pin J29 = IOB_9_46;
	pin J30 = IOB_9_42;
	pin J31 = IOB_9_43;
	pin J32 = IOB_9_29;
	pin J33 = GT102_AVCCAUXMGT;
	pin J34 = GT102_RXP0;
	pin K1 = GT113_CLKN0;
	pin K2 = GT113_GNDA;
	pin K3 = IOB_10_44;
	pin K4 = IOB_10_45;
	pin K5 = VCCO10;
	pin K6 = IOB_10_46;
	pin K7 = IOB_6_36;
	pin K8 = IOB_6_24;
	pin K9 = IOB_6_25;
	pin K10 = GND;
	pin K11 = IOB_6_35;
	pin K12 = IOB_6_10;
	pin K13 = IOB_6_11;
	pin K14 = IOB_3_4;
	pin K15 = VCCO3;
	pin K16 = IOB_3_13;
	pin K17 = IOB_3_10;
	pin K18 = IOB_3_11;
	pin K19 = IOB_3_7;
	pin K20 = GND;
	pin K21 = IOB_5_36;
	pin K22 = IOB_5_40;
	pin K23 = IOB_5_25;
	pin K24 = IOB_5_11;
	pin K25 = VCCO5;
	pin K26 = IOB_5_31;
	pin K27 = VCCAUX;
	pin K28 = IOB_9_41;
	pin K29 = IOB_9_47;
	pin K30 = GND;
	pin K31 = IOB_9_34;
	pin K32 = IOB_9_35;
	pin K33 = GT102_AVCCAUXRX0;
	pin K34 = GT102_RXN0;
	pin L1 = GT113_GNDA;
	pin L2 = GT113_GNDA;
	pin L3 = IOB_10_36;
	pin L4 = IOB_10_37;
	pin L5 = IOB_10_38;
	pin L6 = IOB_10_39;
	pin L7 = GND;
	pin L8 = IOB_10_62;
	pin L9 = IOB_10_63;
	pin L10 = IOB_10_59;
	pin L11 = IOB_6_34;
	pin L12 = VCCO6;
	pin L13 = IOB_6_6;
	pin L14 = IOB_3_0;
	pin L15 = IOB_3_1;
	pin L16 = IOB_3_12;
	pin L17 = GND;
	pin L18 = VCCINT;
	pin L19 = VCCAUX;
	pin L20 = VCCINT;
	pin L21 = IOB_5_9;
	pin L22 = VCCO5;
	pin L23 = IOB_5_24;
	pin L24 = IOB_5_10;
	pin L25 = IOB_5_6;
	pin L26 = IOB_5_7;
	pin L27 = GND;
	pin L28 = IOB_9_38;
	pin L29 = IOB_9_39;
	pin L30 = IOB_9_30;
	pin L31 = IOB_9_31;
	pin L32 = VCCO9;
	pin L33 = GT102_GNDA;
	pin L34 = GT102_GNDA;
	pin M1 = GT112_RXP1;
	pin M2 = GT112_GNDA;
	pin M3 = IOB_10_33;
	pin M4 = GND;
	pin M5 = IOB_10_34;
	pin M6 = IOB_10_35;
	pin M7 = IOB_10_56;
	pin M8 = IOB_10_57;
	pin M9 = VCCO10;
	pin M10 = IOB_10_58;
	pin M11 = IOB_6_2;
	pin M12 = IOB_6_3;
	pin M13 = IOB_6_7;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCAUX;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = GND;
	pin M21 = VCCINT;
	pin M22 = IOB_5_8;
	pin M23 = IOB_5_0;
	pin M24 = GND;
	pin M25 = IOB_9_32;
	pin M26 = IOB_9_33;
	pin M27 = VCCINT;
	pin M28 = IOB_9_24;
	pin M29 = VCCO9;
	pin M30 = IOB_9_22;
	pin M31 = IOB_9_20;
	pin M32 = IOB_9_21;
	pin M33 = GT102_GNDA;
	pin M34 = GT102_CLKP0;
	pin N1 = GT112_RXN1;
	pin N2 = GT112_AVCCAUXRX1;
	pin N3 = IOB_10_32;
	pin N4 = IOB_10_30;
	pin N5 = IOB_10_31;
	pin N6 = VCCO10;
	pin N7 = IOB_10_40;
	pin N8 = IOB_10_41;
	pin N9 = IOB_10_42;
	pin N10 = IOB_10_43;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCAUX;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = VCCINT;
	pin N19 = VCCAUX;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = IOB_5_4;
	pin N23 = IOB_5_1;
	pin N24 = IOB_5_2;
	pin N25 = VCCAUX;
	pin N26 = VCCO9;
	pin N27 = IOB_9_25;
	pin N28 = IOB_9_26;
	pin N29 = IOB_9_27;
	pin N30 = IOB_9_23;
	pin N31 = GND;
	pin N32 = IOB_9_14;
	pin N33 = GT102_GNDA;
	pin N34 = GT102_CLKN0;
	pin P1 = GT112_VTRX1;
	pin P2 = GT112_GNDA;
	pin P3 = VCCO10;
	pin P4 = IOB_10_28;
	pin P5 = IOB_10_29;
	pin P6 = IOB_10_20;
	pin P7 = IOB_10_21;
	pin P8 = GND;
	pin P9 = IOB_10_26;
	pin P10 = IOB_10_27;
	pin P11 = IOB_10_19;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = INIT_B;
	pin P20 = HSWAP_EN;
	pin P21 = PROG_B;
	pin P22 = IOB_5_5;
	pin P23 = VCCO5;
	pin P24 = IOB_5_3;
	pin P25 = VCCINT;
	pin P26 = IOB_9_16;
	pin P27 = IOB_9_17;
	pin P28 = GND;
	pin P29 = IOB_9_10;
	pin P30 = IOB_9_18;
	pin P31 = IOB_9_19;
	pin P32 = IOB_9_15;
	pin P33 = GT102_GNDA;
	pin P34 = GT102_GNDA;
	pin R1 = GT112_TXP1;
	pin R2 = GT112_VTTX1;
	pin R3 = IOB_10_24;
	pin R4 = IOB_10_25;
	pin R5 = GND;
	pin R6 = IOB_10_16;
	pin R7 = IOB_10_8;
	pin R8 = IOB_10_9;
	pin R9 = IOB_10_6;
	pin R10 = VCCO10;
	pin R11 = IOB_10_18;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = DIN;
	pin R18 = VCCINT;
	pin R19 = DONE;
	pin R20 = VCCO0;
	pin R21 = VCC_BATT;
	pin R22 = VCCINT;
	pin R23 = GND;
	pin R24 = VCCINT;
	pin R25 = GND;
	pin R26 = IOB_9_2;
	pin R27 = IOB_9_8;
	pin R28 = IOB_9_9;
	pin R29 = IOB_9_11;
	pin R30 = VCCO9;
	pin R31 = IOB_9_12;
	pin R32 = IOB_9_13;
	pin R33 = GT103_GNDA;
	pin R34 = GT103_RXP1;
	pin T1 = GT112_TXN1;
	pin T2 = GT112_GNDA;
	pin T3 = IOB_10_12;
	pin T4 = IOB_10_22;
	pin T5 = IOB_10_23;
	pin T6 = IOB_10_17;
	pin T7 = VCCO10;
	pin T8 = IOB_10_10;
	pin T9 = IOB_10_7;
	pin T10 = IOB_10_2;
	pin T11 = IOB_10_3;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCAUX;
	pin T15 = VCCINT;
	pin T16 = CSI_B;
	pin T17 = VCCO0;
	pin T18 = CCLK;
	pin T19 = VCCINT;
	pin T20 = M2;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = VCCINT;
	pin T24 = GND;
	pin T25 = VCCINT;
	pin T26 = IOB_9_3;
	pin T27 = VCCO9;
	pin T28 = IOB_9_4;
	pin T29 = IOB_9_5;
	pin T30 = IOB_9_6;
	pin T31 = IOB_9_7;
	pin T32 = GND;
	pin T33 = GT103_AVCCAUXRX1;
	pin T34 = GT103_RXN1;
	pin U1 = GT112_TXP0;
	pin U2 = GT112_AVCCAUXTX;
	pin U3 = IOB_10_13;
	pin U4 = VCCO10;
	pin U5 = IOB_10_14;
	pin U6 = IOB_10_0;
	pin U7 = IOB_10_1;
	pin U8 = IOB_10_11;
	pin U9 = GND;
	pin U10 = VCCINT;
	pin U11 = VCCAUX;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCAUX;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = VCCINT;
	pin U25 = GND;
	pin U26 = VCCAUX;
	pin U27 = IOB_9_0;
	pin U28 = IOB_9_1;
	pin U29 = GND;
	pin U30 = IOB_11_58;
	pin U31 = IOB_11_60;
	pin U32 = IOB_11_61;
	pin U33 = GT103_GNDA;
	pin U34 = GT103_VTRX1;
	pin V1 = GT112_TXN0;
	pin V2 = GT112_VTTX0;
	pin V3 = IOB_10_4;
	pin V4 = IOB_10_5;
	pin V5 = IOB_10_15;
	pin V6 = GND;
	pin V7 = IOB_12_60;
	pin V8 = IOB_12_61;
	pin V9 = VCCAUX;
	pin V10 = GND;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = M0;
	pin V19 = VCCAUX;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = VCCAUX;
	pin V25 = VCCINT;
	pin V26 = GND;
	pin V27 = IOB_11_48;
	pin V28 = IOB_11_62;
	pin V29 = IOB_11_63;
	pin V30 = IOB_11_59;
	pin V31 = VCCO11;
	pin V32 = IOB_11_54;
	pin V33 = GT103_VTTX1;
	pin V34 = GT103_TXP1;
	pin W1 = GT112_VTRX0;
	pin W2 = GT112_GNDA;
	pin W3 = GND;
	pin W4 = IOB_12_62;
	pin W5 = IOB_12_63;
	pin W6 = IOB_12_56;
	pin W7 = IOB_12_57;
	pin W8 = VCCO12;
	pin W9 = IOB_12_41;
	pin W10 = VCCINT;
	pin W11 = GND;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = RDWR_B;
	pin W16 = VCCINT;
	pin W17 = TDO;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = VCCINT;
	pin W21 = VCCAUX;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = IOB_11_56;
	pin W25 = IOB_11_57;
	pin W26 = IOB_11_53;
	pin W27 = IOB_11_49;
	pin W28 = VCCO11;
	pin W29 = IOB_11_50;
	pin W30 = IOB_11_46;
	pin W31 = IOB_11_47;
	pin W32 = IOB_11_55;
	pin W33 = GT103_GNDA;
	pin W34 = GT103_TXN1;
	pin Y1 = GT112_RXP0;
	pin Y2 = GT112_AVCCAUXMGT;
	pin Y3 = IOB_12_52;
	pin Y4 = IOB_12_53;
	pin Y5 = VCCO12;
	pin Y6 = IOB_12_44;
	pin Y7 = IOB_12_54;
	pin Y8 = IOB_12_55;
	pin Y9 = IOB_12_40;
	pin Y10 = GND;
	pin Y11 = VCCINT;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = TMS;
	pin Y15 = VCCO0;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = IOB_11_41;
	pin Y25 = VCCO11;
	pin Y26 = IOB_11_52;
	pin Y27 = IOB_11_42;
	pin Y28 = IOB_11_43;
	pin Y29 = IOB_11_51;
	pin Y30 = GND;
	pin Y31 = IOB_11_44;
	pin Y32 = IOB_11_45;
	pin Y33 = GT103_AVCCAUXTX;
	pin Y34 = GT103_TXP0;
	pin AA1 = GT112_RXN0;
	pin AA2 = GT112_GNDA;
	pin AA3 = IOB_12_48;
	pin AA4 = IOB_12_58;
	pin AA5 = IOB_12_59;
	pin AA6 = IOB_12_45;
	pin AA7 = GND;
	pin AA8 = IOB_12_38;
	pin AA9 = IOB_12_39;
	pin AA10 = VCCINT;
	pin AA11 = IOB_8_62;
	pin AA12 = VCCO8;
	pin AA13 = IOB_8_58;
	pin AA14 = TCK;
	pin AA15 = TDI;
	pin AA16 = PWRDWN_B;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = GND;
	pin AA24 = IOB_11_40;
	pin AA25 = IOB_11_30;
	pin AA26 = IOB_11_31;
	pin AA27 = GND;
	pin AA28 = IOB_11_34;
	pin AA29 = IOB_11_35;
	pin AA30 = IOB_11_38;
	pin AA31 = IOB_11_39;
	pin AA32 = VCCO11;
	pin AA33 = GT103_VTTX0;
	pin AA34 = GT103_TXN0;
	pin AB1 = GT112_GNDA;
	pin AB2 = GT112_AVCCAUXRX0;
	pin AB3 = IOB_12_49;
	pin AB4 = GND;
	pin AB5 = IOB_12_50;
	pin AB6 = IOB_12_46;
	pin AB7 = IOB_12_47;
	pin AB8 = IOB_12_24;
	pin AB9 = VCCO12;
	pin AB10 = VCCAUX;
	pin AB11 = IOB_8_63;
	pin AB12 = IOB_8_54;
	pin AB13 = IOB_8_59;
	pin AB14 = GND;
	pin AB15 = VCCINT;
	pin AB16 = VCCAUX;
	pin AB17 = VCCINT;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = VCCAUX;
	pin AB23 = VCCINT;
	pin AB24 = GND;
	pin AB25 = IOB_11_24;
	pin AB26 = IOB_11_25;
	pin AB27 = IOB_11_26;
	pin AB28 = IOB_11_27;
	pin AB29 = VCCO11;
	pin AB30 = IOB_11_32;
	pin AB31 = IOB_11_33;
	pin AB32 = IOB_11_37;
	pin AB33 = GT103_GNDA;
	pin AB34 = GT103_VTRX0;
	pin AC1 = GT110_RXP1;
	pin AC2 = GT110_GNDA;
	pin AC3 = IOB_12_36;
	pin AC4 = IOB_12_37;
	pin AC5 = IOB_12_51;
	pin AC6 = VCCO12;
	pin AC7 = IOB_12_25;
	pin AC8 = VCCINT;
	pin AC9 = IOB_12_2;
	pin AC10 = IOB_12_3;
	pin AC11 = GND;
	pin AC12 = IOB_8_55;
	pin AC13 = IOB_8_50;
	pin AC14 = VCCINT;
	pin AC15 = GND;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = VCCINT;
	pin AC19 = VCCAUX;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = IOB_7_56;
	pin AC23 = IOB_7_57;
	pin AC24 = VCCINT;
	pin AC25 = IOB_11_9;
	pin AC26 = VCCO11;
	pin AC27 = IOB_11_18;
	pin AC28 = IOB_11_19;
	pin AC29 = IOB_11_28;
	pin AC30 = IOB_11_29;
	pin AC31 = GND;
	pin AC32 = IOB_11_36;
	pin AC33 = GT103_AVCCAUXMGT;
	pin AC34 = GT103_RXP0;
	pin AD1 = GT110_RXN1;
	pin AD2 = GT110_AVCCAUXRX1;
	pin AD3 = VCCO12;
	pin AD4 = IOB_12_32;
	pin AD5 = IOB_12_33;
	pin AD6 = IOB_12_8;
	pin AD7 = IOB_12_9;
	pin AD8 = GND;
	pin AD9 = IOB_8_40;
	pin AD10 = IOB_8_41;
	pin AD11 = IOB_8_43;
	pin AD12 = IOB_8_47;
	pin AD13 = VCCO8;
	pin AD14 = IOB_8_51;
	pin AD15 = VCCINT;
	pin AD16 = VCCAUX;
	pin AD17 = VCCINT;
	pin AD18 = GND;
	pin AD19 = IOB_4_3;
	pin AD20 = IOB_4_14;
	pin AD21 = IOB_4_15;
	pin AD22 = IOB_7_40;
	pin AD23 = VCCO7;
	pin AD24 = IOB_7_9;
	pin AD25 = IOB_11_8;
	pin AD26 = IOB_11_12;
	pin AD27 = IOB_11_13;
	pin AD28 = GND;
	pin AD29 = IOB_11_20;
	pin AD30 = IOB_11_21;
	pin AD31 = IOB_11_22;
	pin AD32 = IOB_11_23;
	pin AD33 = GT103_GNDA;
	pin AD34 = GT103_RXN0;
	pin AE1 = GT110_VTRX1;
	pin AE2 = GT110_GNDA;
	pin AE3 = IOB_12_28;
	pin AE4 = IOB_12_29;
	pin AE5 = GND;
	pin AE6 = IOB_12_34;
	pin AE7 = IOB_12_18;
	pin AE8 = VCCAUX;
	pin AE9 = IOB_8_8;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_42;
	pin AE12 = IOB_8_46;
	pin AE13 = IOB_8_35;
	pin AE14 = IOB_8_39;
	pin AE15 = GND;
	pin AE16 = IOB_4_12;
	pin AE17 = IOB_4_8;
	pin AE18 = IOB_4_9;
	pin AE19 = IOB_4_2;
	pin AE20 = VCCO4;
	pin AE21 = IOB_4_11;
	pin AE22 = IOB_7_41;
	pin AE23 = IOB_7_24;
	pin AE24 = IOB_7_8;
	pin AE25 = GND;
	pin AE26 = IOB_7_22;
	pin AE27 = IOB_7_23;
	pin AE28 = IOB_7_27;
	pin AE29 = IOB_11_7;
	pin AE30 = VCCO11;
	pin AE31 = IOB_11_14;
	pin AE32 = IOB_11_15;
	pin AE33 = GT103_AVCCAUXRX0;
	pin AE34 = GT103_GNDA;
	pin AF1 = GT110_TXP1;
	pin AF2 = GT110_VTTX1;
	pin AF3 = IOB_12_42;
	pin AF4 = IOB_12_20;
	pin AF5 = IOB_12_21;
	pin AF6 = IOB_12_35;
	pin AF7 = VCCO12;
	pin AF8 = IOB_12_19;
	pin AF9 = IOB_8_9;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_11;
	pin AF12 = GND;
	pin AF13 = IOB_8_34;
	pin AF14 = IOB_8_38;
	pin AF15 = IOB_8_31;
	pin AF16 = IOB_4_13;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_1;
	pin AF19 = IOB_4_6;
	pin AF20 = IOB_4_7;
	pin AF21 = IOB_4_10;
	pin AF22 = GND;
	pin AF23 = IOB_7_25;
	pin AF24 = IOB_7_2;
	pin AF25 = IOB_7_3;
	pin AF26 = IOB_7_11;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_26;
	pin AF29 = IOB_11_6;
	pin AF30 = IOB_11_10;
	pin AF31 = IOB_11_11;
	pin AF32 = GND;
	pin AF33 = GT105_GNDA;
	pin AF34 = GT105_RXP1;
	pin AG1 = GT110_TXN1;
	pin AG2 = GT110_GNDA;
	pin AG3 = IOB_12_43;
	pin AG4 = VCCO12;
	pin AG5 = IOB_12_4;
	pin AG6 = IOB_12_5;
	pin AG7 = IOB_12_10;
	pin AG8 = IOB_12_11;
	pin AG9 = GND;
	pin AG10 = IOB_8_24;
	pin AG11 = IOB_8_10;
	pin AG12 = IOB_8_7;
	pin AG13 = IOB_8_15;
	pin AG14 = VCCO8;
	pin AG15 = IOB_8_30;
	pin AG16 = IOB_4_4;
	pin AG17 = IOB_4_5;
	pin AG18 = IOB_4_0;
	pin AG19 = GND;
	pin AG20 = IOB_2_3;
	pin AG21 = IOB_2_10;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_28;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_7;
	pin AG26 = IOB_7_10;
	pin AG27 = IOB_7_30;
	pin AG28 = IOB_7_31;
	pin AG29 = GND;
	pin AG30 = IOB_11_2;
	pin AG31 = IOB_11_3;
	pin AG32 = IOB_11_17;
	pin AG33 = GT105_AVCCAUXRX1;
	pin AG34 = GT105_RXN1;
	pin AH1 = GT110_TXP0;
	pin AH2 = GT110_AVCCAUXTX;
	pin AH3 = IOB_12_16;
	pin AH4 = IOB_12_17;
	pin AH5 = IOB_12_0;
	pin AH6 = GND;
	pin AH7 = IOB_8_56;
	pin AH8 = IOB_8_57;
	pin AH9 = IOB_8_36;
	pin AH10 = IOB_8_29;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_6;
	pin AH13 = IOB_8_14;
	pin AH14 = IOB_8_19;
	pin AH15 = IOB_8_23;
	pin AH16 = GND;
	pin AH17 = IOB_2_9;
	pin AH18 = IOB_2_0;
	pin AH19 = IOB_2_1;
	pin AH20 = IOB_2_2;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_15;
	pin AH23 = IOB_7_29;
	pin AH24 = IOB_7_16;
	pin AH25 = IOB_7_6;
	pin AH26 = GND;
	pin AH27 = IOB_7_15;
	pin AH28 = IOB_7_42;
	pin AH29 = IOB_7_43;
	pin AH30 = IOB_11_1;
	pin AH31 = VCCO11;
	pin AH32 = IOB_11_16;
	pin AH33 = GT105_GNDA;
	pin AH34 = GT105_VTRX1;
	pin AJ1 = GT110_TXN0;
	pin AJ2 = GT110_VTTX0;
	pin AJ3 = GND;
	pin AJ4 = IOB_12_31;
	pin AJ5 = IOB_12_1;
	pin AJ6 = IOB_12_14;
	pin AJ7 = IOB_8_60;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_37;
	pin AJ10 = IOB_8_28;
	pin AJ11 = IOB_8_17;
	pin AJ12 = IOB_8_13;
	pin AJ13 = GND;
	pin AJ14 = IOB_8_18;
	pin AJ15 = IOB_8_22;
	pin AJ16 = IOB_8_27;
	pin AJ17 = IOB_2_8;
	pin AJ18 = VCCO2;
	pin AJ19 = IOB_2_5;
	pin AJ20 = IOB_2_6;
	pin AJ21 = IOB_2_7;
	pin AJ22 = IOB_2_14;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_17;
	pin AJ25 = IOB_7_0;
	pin AJ26 = IOB_7_1;
	pin AJ27 = IOB_7_14;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_47;
	pin AJ30 = IOB_11_0;
	pin AJ31 = IOB_11_4;
	pin AJ32 = IOB_11_5;
	pin AJ33 = GT105_VTTX1;
	pin AJ34 = GT105_TXP1;
	pin AK1 = GT110_VTRX0;
	pin AK2 = GT110_GNDA;
	pin AK3 = IOB_12_30;
	pin AK4 = IOB_12_22;
	pin AK5 = VCCO12;
	pin AK6 = IOB_12_15;
	pin AK7 = IOB_8_61;
	pin AK8 = IOB_8_48;
	pin AK9 = IOB_8_44;
	pin AK10 = GND;
	pin AK11 = IOB_8_16;
	pin AK12 = IOB_8_12;
	pin AK13 = IOB_8_1;
	pin AK14 = IOB_8_3;
	pin AK15 = VCCO8;
	pin AK16 = IOB_8_26;
	pin AK17 = IOB_2_12;
	pin AK18 = IOB_2_13;
	pin AK19 = IOB_2_4;
	pin AK20 = GND;
	pin AK21 = IOB_7_48;
	pin AK22 = IOB_7_32;
	pin AK23 = IOB_7_33;
	pin AK24 = IOB_7_20;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_18;
	pin AK27 = IOB_7_19;
	pin AK28 = IOB_7_35;
	pin AK29 = IOB_7_46;
	pin AK30 = GND;
	pin AK31 = IOB_7_62;
	pin AK32 = IOB_7_63;
	pin AK33 = GT105_GNDA;
	pin AK34 = GT105_TXN1;
	pin AL1 = GT110_RXP0;
	pin AL2 = GT110_AVCCAUXMGT;
	pin AL3 = IOB_12_12;
	pin AL4 = IOB_12_23;
	pin AL5 = IOB_12_26;
	pin AL6 = IOB_12_6;
	pin AL7 = GND;
	pin AL8 = IOB_8_49;
	pin AL9 = IOB_8_45;
	pin AL10 = IOB_8_33;
	pin AL11 = IOB_8_21;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_0;
	pin AL14 = IOB_8_2;
	pin AL15 = SYSMON0_AVDD;
	pin AL16 = SYSMON0_VREFP;
	pin AL17 = SYSMON0_VREFN;
	pin AL18 = IOB_7_60;
	pin AL19 = IOB_7_61;
	pin AL20 = IOB_7_52;
	pin AL21 = IOB_7_49;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_36;
	pin AL24 = IOB_7_21;
	pin AL25 = IOB_7_13;
	pin AL26 = IOB_7_5;
	pin AL27 = GND;
	pin AL28 = IOB_7_34;
	pin AL29 = IOB_7_50;
	pin AL30 = IOB_7_54;
	pin AL31 = IOB_7_55;
	pin AL32 = VCCO7;
	pin AL33 = GT105_AVCCAUXTX;
	pin AL34 = GT105_TXP0;
	pin AM1 = GT110_RXN0;
	pin AM2 = GT110_AVCCAUXRX0;
	pin AM3 = IOB_12_13;
	pin AM4 = GND;
	pin AM5 = IOB_12_27;
	pin AM6 = IOB_12_7;
	pin AM7 = IOB_8_52;
	pin AM8 = IOB_8_53;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_32;
	pin AM11 = IOB_8_20;
	pin AM12 = IOB_8_4;
	pin AM13 = IOB_8_5;
	pin AM14 = GND;
	pin AM15 = SYSMON0_AVSS;
	pin AM16 = SYSMON0_VP;
	pin AM17 = SYSMON0_VN;
	pin AM18 = GND;
	pin AM19 = VCCO7;
	pin AM20 = IOB_7_53;
	pin AM21 = IOB_7_44;
	pin AM22 = IOB_7_45;
	pin AM23 = IOB_7_37;
	pin AM24 = GND;
	pin AM25 = IOB_7_12;
	pin AM26 = IOB_7_4;
	pin AM27 = IOB_7_38;
	pin AM28 = IOB_7_39;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_51;
	pin AM31 = IOB_7_58;
	pin AM32 = IOB_7_59;
	pin AM33 = GT105_VTTX0;
	pin AM34 = GT105_TXN0;
	pin AN1 = GT110_GNDA;
	pin AN2 = GT110_GNDA;
	pin AN3 = GT110_RTERM;
	pin AN4 = GT110_GNDA;
	pin AN5 = GT110_MGTVREF;
	pin AN6 = GT109_GNDA;
	pin AN7 = GT109_AVCCAUXRX1;
	pin AN8 = GT109_GNDA;
	pin AN9 = GT109_VTTX1;
	pin AN10 = GT109_AVCCAUXTX;
	pin AN11 = GT109_GNDA;
	pin AN12 = GT109_VTTX0;
	pin AN13 = GT109_GNDA;
	pin AN14 = GT109_AVCCAUXMGT;
	pin AN15 = GT109_AVCCAUXRX0;
	pin AN16 = GT109_GNDA;
	pin AN17 = GT106_AVCCAUXRX0;
	pin AN18 = GT106_AVCCAUXMGT;
	pin AN19 = GT106_GNDA;
	pin AN20 = GT106_VTTX0;
	pin AN21 = GT106_GNDA;
	pin AN22 = GT106_AVCCAUXTX;
	pin AN23 = GT106_VTTX1;
	pin AN24 = GT106_GNDA;
	pin AN25 = GT106_AVCCAUXRX1;
	pin AN26 = GT106_GNDA;
	pin AN27 = GT105_MGTVREF;
	pin AN28 = GT105_GNDA;
	pin AN29 = GT105_RTERM;
	pin AN30 = GT105_GNDA;
	pin AN31 = GT105_AVCCAUXRX0;
	pin AN32 = GT105_AVCCAUXMGT;
	pin AN33 = GT105_VTRX0;
	pin AN34 = GT105_GNDA;
	pin AP2 = GT110_GNDA;
	pin AP3 = GT110_CLKP0;
	pin AP4 = GT110_CLKN0;
	pin AP5 = GT110_GNDA;
	pin AP6 = GT109_RXP1;
	pin AP7 = GT109_RXN1;
	pin AP8 = GT109_VTRX1;
	pin AP9 = GT109_TXP1;
	pin AP10 = GT109_TXN1;
	pin AP11 = GT109_TXP0;
	pin AP12 = GT109_TXN0;
	pin AP13 = GT109_VTRX0;
	pin AP14 = GT109_RXP0;
	pin AP15 = GT109_RXN0;
	pin AP16 = GT106_GNDA;
	pin AP17 = GT106_RXN0;
	pin AP18 = GT106_RXP0;
	pin AP19 = GT106_VTRX0;
	pin AP20 = GT106_TXN0;
	pin AP21 = GT106_TXP0;
	pin AP22 = GT106_TXN1;
	pin AP23 = GT106_TXP1;
	pin AP24 = GT106_VTRX1;
	pin AP25 = GT106_RXN1;
	pin AP26 = GT106_RXP1;
	pin AP27 = GT105_GNDA;
	pin AP28 = GT105_CLKN0;
	pin AP29 = GT105_CLKP0;
	pin AP30 = GT105_GNDA;
	pin AP31 = GT105_RXN0;
	pin AP32 = GT105_RXP0;
	pin AP33 = GT105_GNDA;
}

// xqr4vfx60-cf1144
bond BOND15 {
	pin A3 = GT113_TXN1;
	pin A4 = GT113_TXP1;
	pin A5 = GT113_VTRX1;
	pin A6 = GT113_RXN1;
	pin A7 = GT113_RXP1;
	pin A8 = GT113_GNDA;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = NC;
	pin A27 = NC;
	pin A28 = NC;
	pin A29 = NC;
	pin A30 = GT102_GNDA;
	pin A31 = GT102_RXP1;
	pin A32 = GT102_RXN1;
	pin B2 = GT113_GNDA;
	pin B3 = GT113_GNDA;
	pin B4 = GT113_VTTX1;
	pin B5 = GT113_GNDA;
	pin B6 = GT113_AVCCAUXRX1;
	pin B7 = GT113_GNDA;
	pin B8 = NC;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = NC;
	pin B27 = NC;
	pin B28 = NC;
	pin B29 = NC;
	pin B30 = NC;
	pin B31 = GT102_GNDA;
	pin B32 = GT102_AVCCAUXRX1;
	pin B33 = GT102_GNDA;
	pin C1 = GT113_TXP0;
	pin C2 = GT113_AVCCAUXTX;
	pin C3 = IOB_6_0;
	pin C4 = IOB_6_1;
	pin C5 = IOB_6_12;
	pin C6 = VCCO6;
	pin C7 = IOB_6_21;
	pin C8 = IOB_6_48;
	pin C9 = IOB_6_49;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_46;
	pin C13 = IOB_6_47;
	pin C14 = IOB_6_18;
	pin C15 = IOB_6_19;
	pin C16 = VCCO6;
	pin C17 = DXP;
	pin C18 = SYSMON1_AVSS;
	pin C19 = SYSMON1_VP;
	pin C20 = SYSMON1_VN;
	pin C21 = GND;
	pin C22 = IOB_5_52;
	pin C23 = IOB_5_53;
	pin C24 = IOB_5_55;
	pin C25 = IOB_5_42;
	pin C26 = VCCO5;
	pin C27 = IOB_5_22;
	pin C28 = IOB_5_23;
	pin C29 = IOB_9_60;
	pin C30 = IOB_9_52;
	pin C31 = GND;
	pin C32 = IOB_9_44;
	pin C33 = GT102_GNDA;
	pin C34 = GT102_VTRX1;
	pin D1 = GT113_TXN0;
	pin D2 = GT113_VTTX0;
	pin D3 = VCCO6;
	pin D4 = IOB_6_8;
	pin D5 = IOB_6_9;
	pin D6 = IOB_6_13;
	pin D7 = IOB_6_20;
	pin D8 = GND;
	pin D9 = IOB_6_53;
	pin D10 = IOB_6_61;
	pin D11 = IOB_6_50;
	pin D12 = IOB_6_51;
	pin D13 = VCCO6;
	pin D14 = IOB_6_22;
	pin D15 = IOB_6_14;
	pin D16 = IOB_6_15;
	pin D17 = DXN;
	pin D18 = SYSMON1_AVDD;
	pin D19 = SYSMON1_VREFP;
	pin D20 = SYSMON1_VREFN;
	pin D21 = IOB_5_29;
	pin D22 = IOB_5_45;
	pin D23 = VCCO5;
	pin D24 = IOB_5_54;
	pin D25 = IOB_5_43;
	pin D26 = IOB_5_34;
	pin D27 = IOB_5_26;
	pin D28 = GND;
	pin D29 = IOB_9_61;
	pin D30 = IOB_9_53;
	pin D31 = IOB_9_62;
	pin D32 = IOB_9_45;
	pin D33 = GT102_VTTX1;
	pin D34 = GT102_TXP1;
	pin E1 = GT113_VTRX0;
	pin E2 = GT113_GNDA;
	pin E3 = IOB_6_4;
	pin E4 = IOB_6_5;
	pin E5 = GND;
	pin E6 = IOB_6_28;
	pin E7 = IOB_6_29;
	pin E8 = IOB_6_45;
	pin E9 = IOB_6_52;
	pin E10 = VCCO6;
	pin E11 = IOB_6_54;
	pin E12 = IOB_6_26;
	pin E13 = IOB_6_27;
	pin E14 = IOB_6_23;
	pin E15 = GND;
	pin E16 = IOB_1_3;
	pin E17 = IOB_1_6;
	pin E18 = IOB_1_7;
	pin E19 = IOB_5_13;
	pin E20 = VCCO5;
	pin E21 = IOB_5_28;
	pin E22 = IOB_5_44;
	pin E23 = IOB_5_61;
	pin E24 = IOB_5_59;
	pin E25 = GND;
	pin E26 = IOB_5_35;
	pin E27 = IOB_5_27;
	pin E28 = IOB_5_14;
	pin E29 = IOB_9_48;
	pin E30 = VCCO9;
	pin E31 = IOB_9_63;
	pin E32 = IOB_9_59;
	pin E33 = GT102_GNDA;
	pin E34 = GT102_TXN1;
	pin F1 = GT113_RXP0;
	pin F2 = GT113_AVCCAUXMGT;
	pin F3 = IOB_10_50;
	pin F4 = IOB_10_51;
	pin F5 = IOB_10_55;
	pin F6 = IOB_6_17;
	pin F7 = VCCO6;
	pin F8 = IOB_6_44;
	pin F9 = IOB_6_58;
	pin F10 = IOB_6_59;
	pin F11 = IOB_6_55;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_4;
	pin F15 = IOB_1_5;
	pin F16 = IOB_1_2;
	pin F17 = VCCO1;
	pin F18 = IOB_1_14;
	pin F19 = IOB_5_12;
	pin F20 = IOB_5_17;
	pin F21 = IOB_5_33;
	pin F22 = GND;
	pin F23 = IOB_5_60;
	pin F24 = IOB_5_58;
	pin F25 = IOB_5_46;
	pin F26 = IOB_5_38;
	pin F27 = VCCO5;
	pin F28 = IOB_5_15;
	pin F29 = IOB_9_49;
	pin F30 = IOB_9_54;
	pin F31 = IOB_9_58;
	pin F32 = GND;
	pin F33 = GT102_AVCCAUXTX;
	pin F34 = GT102_TXP0;
	pin G1 = GT113_RXN0;
	pin G2 = GT113_AVCCAUXRX0;
	pin G3 = IOB_10_53;
	pin G4 = VCCO10;
	pin G5 = IOB_10_54;
	pin G6 = IOB_6_16;
	pin G7 = IOB_6_33;
	pin G8 = IOB_6_41;
	pin G9 = GND;
	pin G10 = IOB_6_63;
	pin G11 = IOB_6_38;
	pin G12 = IOB_6_39;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_9;
	pin G16 = IOB_1_10;
	pin G17 = IOB_1_11;
	pin G18 = IOB_1_15;
	pin G19 = GND;
	pin G20 = IOB_5_16;
	pin G21 = IOB_5_32;
	pin G22 = IOB_5_49;
	pin G23 = IOB_5_57;
	pin G24 = VCCO5;
	pin G25 = IOB_5_47;
	pin G26 = IOB_5_39;
	pin G27 = IOB_5_18;
	pin G28 = IOB_5_19;
	pin G29 = GND;
	pin G30 = IOB_9_55;
	pin G31 = IOB_9_50;
	pin G32 = IOB_9_51;
	pin G33 = GT102_VTTX0;
	pin G34 = GT102_TXN0;
	pin H1 = GT113_GNDA;
	pin H2 = GT113_GNDA;
	pin H3 = IOB_10_52;
	pin H4 = IOB_10_60;
	pin H5 = IOB_10_61;
	pin H6 = GND;
	pin H7 = IOB_6_32;
	pin H8 = IOB_6_40;
	pin H9 = IOB_6_57;
	pin H10 = IOB_6_62;
	pin H11 = VCCO6;
	pin H12 = IOB_6_30;
	pin H13 = IOB_1_12;
	pin H14 = IOB_1_13;
	pin H15 = IOB_1_8;
	pin H16 = GND;
	pin H17 = IOB_3_15;
	pin H18 = IOB_3_2;
	pin H19 = IOB_3_3;
	pin H20 = IOB_5_21;
	pin H21 = VCCO5;
	pin H22 = IOB_5_48;
	pin H23 = IOB_5_56;
	pin H24 = IOB_5_63;
	pin H25 = IOB_5_50;
	pin H26 = GND;
	pin H27 = IOB_9_56;
	pin H28 = IOB_9_57;
	pin H29 = IOB_9_36;
	pin H30 = IOB_9_37;
	pin H31 = VCCO9;
	pin H32 = IOB_9_28;
	pin H33 = GT102_GNDA;
	pin H34 = GT102_VTRX0;
	pin J1 = GT113_CLKP0;
	pin J2 = GT113_GNDA;
	pin J3 = GND;
	pin J4 = IOB_10_48;
	pin J5 = IOB_10_49;
	pin J6 = IOB_10_47;
	pin J7 = IOB_6_37;
	pin J8 = VCCO6;
	pin J9 = IOB_6_56;
	pin J10 = IOB_6_42;
	pin J11 = IOB_6_43;
	pin J12 = IOB_6_31;
	pin J13 = GND;
	pin J14 = IOB_3_5;
	pin J15 = IOB_3_8;
	pin J16 = IOB_3_9;
	pin J17 = IOB_3_14;
	pin J18 = VCCO3;
	pin J19 = IOB_3_6;
	pin J20 = IOB_5_20;
	pin J21 = IOB_5_37;
	pin J22 = IOB_5_41;
	pin J23 = GND;
	pin J24 = IOB_5_62;
	pin J25 = IOB_5_51;
	pin J26 = IOB_5_30;
	pin J27 = IOB_9_40;
	pin J28 = VCCO9;
	pin J29 = IOB_9_46;
	pin J30 = IOB_9_42;
	pin J31 = IOB_9_43;
	pin J32 = IOB_9_29;
	pin J33 = GT102_AVCCAUXMGT;
	pin J34 = GT102_RXP0;
	pin K1 = GT113_CLKN0;
	pin K2 = GT113_GNDA;
	pin K3 = IOB_10_44;
	pin K4 = IOB_10_45;
	pin K5 = VCCO10;
	pin K6 = IOB_10_46;
	pin K7 = IOB_6_36;
	pin K8 = IOB_6_24;
	pin K9 = IOB_6_25;
	pin K10 = GND;
	pin K11 = IOB_6_35;
	pin K12 = IOB_6_10;
	pin K13 = IOB_6_11;
	pin K14 = IOB_3_4;
	pin K15 = VCCO3;
	pin K16 = IOB_3_13;
	pin K17 = IOB_3_10;
	pin K18 = IOB_3_11;
	pin K19 = IOB_3_7;
	pin K20 = GND;
	pin K21 = IOB_5_36;
	pin K22 = IOB_5_40;
	pin K23 = IOB_5_25;
	pin K24 = IOB_5_11;
	pin K25 = VCCO5;
	pin K26 = IOB_5_31;
	pin K27 = VCCAUX;
	pin K28 = IOB_9_41;
	pin K29 = IOB_9_47;
	pin K30 = GND;
	pin K31 = IOB_9_34;
	pin K32 = IOB_9_35;
	pin K33 = GT102_AVCCAUXRX0;
	pin K34 = GT102_RXN0;
	pin L1 = GT113_GNDA;
	pin L2 = GT113_GNDA;
	pin L3 = IOB_10_36;
	pin L4 = IOB_10_37;
	pin L5 = IOB_10_38;
	pin L6 = IOB_10_39;
	pin L7 = GND;
	pin L8 = IOB_10_62;
	pin L9 = IOB_10_63;
	pin L10 = IOB_10_59;
	pin L11 = IOB_6_34;
	pin L12 = VCCO6;
	pin L13 = IOB_6_6;
	pin L14 = IOB_3_0;
	pin L15 = IOB_3_1;
	pin L16 = IOB_3_12;
	pin L17 = GND;
	pin L18 = VCCINT;
	pin L19 = VCCAUX;
	pin L20 = VCCINT;
	pin L21 = IOB_5_9;
	pin L22 = VCCO5;
	pin L23 = IOB_5_24;
	pin L24 = IOB_5_10;
	pin L25 = IOB_5_6;
	pin L26 = IOB_5_7;
	pin L27 = GND;
	pin L28 = IOB_9_38;
	pin L29 = IOB_9_39;
	pin L30 = IOB_9_30;
	pin L31 = IOB_9_31;
	pin L32 = VCCO9;
	pin L33 = GT102_GNDA;
	pin L34 = GT102_GNDA;
	pin M1 = GT112_RXP1;
	pin M2 = GT112_GNDA;
	pin M3 = IOB_10_33;
	pin M4 = GND;
	pin M5 = IOB_10_34;
	pin M6 = IOB_10_35;
	pin M7 = IOB_10_56;
	pin M8 = IOB_10_57;
	pin M9 = VCCO10;
	pin M10 = IOB_10_58;
	pin M11 = IOB_6_2;
	pin M12 = IOB_6_3;
	pin M13 = IOB_6_7;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCAUX;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = GND;
	pin M21 = VCCINT;
	pin M22 = IOB_5_8;
	pin M23 = IOB_5_0;
	pin M24 = GND;
	pin M25 = IOB_9_32;
	pin M26 = IOB_9_33;
	pin M27 = VCCINT;
	pin M28 = IOB_9_24;
	pin M29 = VCCO9;
	pin M30 = IOB_9_22;
	pin M31 = IOB_9_20;
	pin M32 = IOB_9_21;
	pin M33 = GT102_GNDA;
	pin M34 = GT102_CLKP0;
	pin N1 = GT112_RXN1;
	pin N2 = GT112_AVCCAUXRX1;
	pin N3 = IOB_10_32;
	pin N4 = IOB_10_30;
	pin N5 = IOB_10_31;
	pin N6 = VCCO10;
	pin N7 = IOB_10_40;
	pin N8 = IOB_10_41;
	pin N9 = IOB_10_42;
	pin N10 = IOB_10_43;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCAUX;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = VCCINT;
	pin N19 = VCCAUX;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = IOB_5_4;
	pin N23 = IOB_5_1;
	pin N24 = IOB_5_2;
	pin N25 = VCCAUX;
	pin N26 = VCCO9;
	pin N27 = IOB_9_25;
	pin N28 = IOB_9_26;
	pin N29 = IOB_9_27;
	pin N30 = IOB_9_23;
	pin N31 = GND;
	pin N32 = IOB_9_14;
	pin N33 = GT102_GNDA;
	pin N34 = GT102_CLKN0;
	pin P1 = GT112_VTRX1;
	pin P2 = GT112_GNDA;
	pin P3 = VCCO10;
	pin P4 = IOB_10_28;
	pin P5 = IOB_10_29;
	pin P6 = IOB_10_20;
	pin P7 = IOB_10_21;
	pin P8 = GND;
	pin P9 = IOB_10_26;
	pin P10 = IOB_10_27;
	pin P11 = IOB_10_19;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = INIT_B;
	pin P20 = HSWAP_EN;
	pin P21 = PROG_B;
	pin P22 = IOB_5_5;
	pin P23 = VCCO5;
	pin P24 = IOB_5_3;
	pin P25 = VCCINT;
	pin P26 = IOB_9_16;
	pin P27 = IOB_9_17;
	pin P28 = GND;
	pin P29 = IOB_9_10;
	pin P30 = IOB_9_18;
	pin P31 = IOB_9_19;
	pin P32 = IOB_9_15;
	pin P33 = GT102_GNDA;
	pin P34 = GT102_GNDA;
	pin R1 = GT112_TXP1;
	pin R2 = GT112_VTTX1;
	pin R3 = IOB_10_24;
	pin R4 = IOB_10_25;
	pin R5 = GND;
	pin R6 = IOB_10_16;
	pin R7 = IOB_10_8;
	pin R8 = IOB_10_9;
	pin R9 = IOB_10_6;
	pin R10 = VCCO10;
	pin R11 = IOB_10_18;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = DIN;
	pin R18 = VCCINT;
	pin R19 = DONE;
	pin R20 = VCCO0;
	pin R21 = VCC_BATT;
	pin R22 = VCCINT;
	pin R23 = GND;
	pin R24 = VCCINT;
	pin R25 = GND;
	pin R26 = IOB_9_2;
	pin R27 = IOB_9_8;
	pin R28 = IOB_9_9;
	pin R29 = IOB_9_11;
	pin R30 = VCCO9;
	pin R31 = IOB_9_12;
	pin R32 = IOB_9_13;
	pin R33 = GT103_GNDA;
	pin R34 = GT103_RXP1;
	pin T1 = GT112_TXN1;
	pin T2 = GT112_GNDA;
	pin T3 = IOB_10_12;
	pin T4 = IOB_10_22;
	pin T5 = IOB_10_23;
	pin T6 = IOB_10_17;
	pin T7 = VCCO10;
	pin T8 = IOB_10_10;
	pin T9 = IOB_10_7;
	pin T10 = IOB_10_2;
	pin T11 = IOB_10_3;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCAUX;
	pin T15 = VCCINT;
	pin T16 = CSI_B;
	pin T17 = VCCO0;
	pin T18 = CCLK;
	pin T19 = VCCINT;
	pin T20 = M2;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = VCCINT;
	pin T24 = GND;
	pin T25 = VCCINT;
	pin T26 = IOB_9_3;
	pin T27 = VCCO9;
	pin T28 = IOB_9_4;
	pin T29 = IOB_9_5;
	pin T30 = IOB_9_6;
	pin T31 = IOB_9_7;
	pin T32 = GND;
	pin T33 = GT103_AVCCAUXRX1;
	pin T34 = GT103_RXN1;
	pin U1 = GT112_TXP0;
	pin U2 = GT112_AVCCAUXTX;
	pin U3 = IOB_10_13;
	pin U4 = VCCO10;
	pin U5 = IOB_10_14;
	pin U6 = IOB_10_0;
	pin U7 = IOB_10_1;
	pin U8 = IOB_10_11;
	pin U9 = GND;
	pin U10 = VCCINT;
	pin U11 = VCCAUX;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCAUX;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = VCCINT;
	pin U25 = GND;
	pin U26 = VCCAUX;
	pin U27 = IOB_9_0;
	pin U28 = IOB_9_1;
	pin U29 = GND;
	pin U30 = IOB_11_58;
	pin U31 = IOB_11_60;
	pin U32 = IOB_11_61;
	pin U33 = GT103_GNDA;
	pin U34 = GT103_VTRX1;
	pin V1 = GT112_TXN0;
	pin V2 = GT112_VTTX0;
	pin V3 = IOB_10_4;
	pin V4 = IOB_10_5;
	pin V5 = IOB_10_15;
	pin V6 = GND;
	pin V7 = IOB_12_60;
	pin V8 = IOB_12_61;
	pin V9 = VCCAUX;
	pin V10 = GND;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = M0;
	pin V19 = VCCAUX;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = VCCAUX;
	pin V25 = VCCINT;
	pin V26 = GND;
	pin V27 = IOB_11_48;
	pin V28 = IOB_11_62;
	pin V29 = IOB_11_63;
	pin V30 = IOB_11_59;
	pin V31 = VCCO11;
	pin V32 = IOB_11_54;
	pin V33 = GT103_VTTX1;
	pin V34 = GT103_TXP1;
	pin W1 = GT112_VTRX0;
	pin W2 = GT112_GNDA;
	pin W3 = GND;
	pin W4 = IOB_12_62;
	pin W5 = IOB_12_63;
	pin W6 = IOB_12_56;
	pin W7 = IOB_12_57;
	pin W8 = VCCO12;
	pin W9 = IOB_12_41;
	pin W10 = VCCINT;
	pin W11 = GND;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = RDWR_B;
	pin W16 = VCCINT;
	pin W17 = TDO;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = VCCINT;
	pin W21 = VCCAUX;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = IOB_11_56;
	pin W25 = IOB_11_57;
	pin W26 = IOB_11_53;
	pin W27 = IOB_11_49;
	pin W28 = VCCO11;
	pin W29 = IOB_11_50;
	pin W30 = IOB_11_46;
	pin W31 = IOB_11_47;
	pin W32 = IOB_11_55;
	pin W33 = GT103_GNDA;
	pin W34 = GT103_TXN1;
	pin Y1 = GT112_RXP0;
	pin Y2 = GT112_AVCCAUXMGT;
	pin Y3 = IOB_12_52;
	pin Y4 = IOB_12_53;
	pin Y5 = VCCO12;
	pin Y6 = IOB_12_44;
	pin Y7 = IOB_12_54;
	pin Y8 = IOB_12_55;
	pin Y9 = IOB_12_40;
	pin Y10 = GND;
	pin Y11 = VCCINT;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = TMS;
	pin Y15 = VCCO0;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = IOB_11_41;
	pin Y25 = VCCO11;
	pin Y26 = IOB_11_52;
	pin Y27 = IOB_11_42;
	pin Y28 = IOB_11_43;
	pin Y29 = IOB_11_51;
	pin Y30 = GND;
	pin Y31 = IOB_11_44;
	pin Y32 = IOB_11_45;
	pin Y33 = GT103_AVCCAUXTX;
	pin Y34 = GT103_TXP0;
	pin AA1 = GT112_RXN0;
	pin AA2 = GT112_GNDA;
	pin AA3 = IOB_12_48;
	pin AA4 = IOB_12_58;
	pin AA5 = IOB_12_59;
	pin AA6 = IOB_12_45;
	pin AA7 = GND;
	pin AA8 = IOB_12_38;
	pin AA9 = IOB_12_39;
	pin AA10 = VCCINT;
	pin AA11 = IOB_8_62;
	pin AA12 = VCCO8;
	pin AA13 = IOB_8_58;
	pin AA14 = TCK;
	pin AA15 = TDI;
	pin AA16 = PWRDWN_B;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = GND;
	pin AA24 = IOB_11_40;
	pin AA25 = IOB_11_30;
	pin AA26 = IOB_11_31;
	pin AA27 = GND;
	pin AA28 = IOB_11_34;
	pin AA29 = IOB_11_35;
	pin AA30 = IOB_11_38;
	pin AA31 = IOB_11_39;
	pin AA32 = VCCO11;
	pin AA33 = GT103_VTTX0;
	pin AA34 = GT103_TXN0;
	pin AB1 = GT112_GNDA;
	pin AB2 = GT112_AVCCAUXRX0;
	pin AB3 = IOB_12_49;
	pin AB4 = GND;
	pin AB5 = IOB_12_50;
	pin AB6 = IOB_12_46;
	pin AB7 = IOB_12_47;
	pin AB8 = IOB_12_24;
	pin AB9 = VCCO12;
	pin AB10 = VCCAUX;
	pin AB11 = IOB_8_63;
	pin AB12 = IOB_8_54;
	pin AB13 = IOB_8_59;
	pin AB14 = GND;
	pin AB15 = VCCINT;
	pin AB16 = VCCAUX;
	pin AB17 = VCCINT;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = VCCAUX;
	pin AB23 = VCCINT;
	pin AB24 = GND;
	pin AB25 = IOB_11_24;
	pin AB26 = IOB_11_25;
	pin AB27 = IOB_11_26;
	pin AB28 = IOB_11_27;
	pin AB29 = VCCO11;
	pin AB30 = IOB_11_32;
	pin AB31 = IOB_11_33;
	pin AB32 = IOB_11_37;
	pin AB33 = GT103_GNDA;
	pin AB34 = GT103_VTRX0;
	pin AC1 = GT110_RXP1;
	pin AC2 = GT110_GNDA;
	pin AC3 = IOB_12_36;
	pin AC4 = IOB_12_37;
	pin AC5 = IOB_12_51;
	pin AC6 = VCCO12;
	pin AC7 = IOB_12_25;
	pin AC8 = VCCINT;
	pin AC9 = IOB_12_2;
	pin AC10 = IOB_12_3;
	pin AC11 = GND;
	pin AC12 = IOB_8_55;
	pin AC13 = IOB_8_50;
	pin AC14 = VCCINT;
	pin AC15 = GND;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = VCCINT;
	pin AC19 = VCCAUX;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = IOB_7_56;
	pin AC23 = IOB_7_57;
	pin AC24 = VCCINT;
	pin AC25 = IOB_11_9;
	pin AC26 = VCCO11;
	pin AC27 = IOB_11_18;
	pin AC28 = IOB_11_19;
	pin AC29 = IOB_11_28;
	pin AC30 = IOB_11_29;
	pin AC31 = GND;
	pin AC32 = IOB_11_36;
	pin AC33 = GT103_AVCCAUXMGT;
	pin AC34 = GT103_RXP0;
	pin AD1 = GT110_RXN1;
	pin AD2 = GT110_AVCCAUXRX1;
	pin AD3 = VCCO12;
	pin AD4 = IOB_12_32;
	pin AD5 = IOB_12_33;
	pin AD6 = IOB_12_8;
	pin AD7 = IOB_12_9;
	pin AD8 = GND;
	pin AD9 = IOB_8_40;
	pin AD10 = IOB_8_41;
	pin AD11 = IOB_8_43;
	pin AD12 = IOB_8_47;
	pin AD13 = VCCO8;
	pin AD14 = IOB_8_51;
	pin AD15 = VCCINT;
	pin AD16 = VCCAUX;
	pin AD17 = VCCINT;
	pin AD18 = GND;
	pin AD19 = IOB_4_3;
	pin AD20 = IOB_4_14;
	pin AD21 = IOB_4_15;
	pin AD22 = IOB_7_40;
	pin AD23 = VCCO7;
	pin AD24 = IOB_7_9;
	pin AD25 = IOB_11_8;
	pin AD26 = IOB_11_12;
	pin AD27 = IOB_11_13;
	pin AD28 = GND;
	pin AD29 = IOB_11_20;
	pin AD30 = IOB_11_21;
	pin AD31 = IOB_11_22;
	pin AD32 = IOB_11_23;
	pin AD33 = GT103_GNDA;
	pin AD34 = GT103_RXN0;
	pin AE1 = GT110_VTRX1;
	pin AE2 = GT110_GNDA;
	pin AE3 = IOB_12_28;
	pin AE4 = IOB_12_29;
	pin AE5 = GND;
	pin AE6 = IOB_12_34;
	pin AE7 = IOB_12_18;
	pin AE8 = VCCAUX;
	pin AE9 = IOB_8_8;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_42;
	pin AE12 = IOB_8_46;
	pin AE13 = IOB_8_35;
	pin AE14 = IOB_8_39;
	pin AE15 = GND;
	pin AE16 = IOB_4_12;
	pin AE17 = IOB_4_8;
	pin AE18 = IOB_4_9;
	pin AE19 = IOB_4_2;
	pin AE20 = VCCO4;
	pin AE21 = IOB_4_11;
	pin AE22 = IOB_7_41;
	pin AE23 = IOB_7_24;
	pin AE24 = IOB_7_8;
	pin AE25 = GND;
	pin AE26 = IOB_7_22;
	pin AE27 = IOB_7_23;
	pin AE28 = IOB_7_27;
	pin AE29 = IOB_11_7;
	pin AE30 = VCCO11;
	pin AE31 = IOB_11_14;
	pin AE32 = IOB_11_15;
	pin AE33 = GT103_AVCCAUXRX0;
	pin AE34 = GT103_GNDA;
	pin AF1 = GT110_TXP1;
	pin AF2 = GT110_VTTX1;
	pin AF3 = IOB_12_42;
	pin AF4 = IOB_12_20;
	pin AF5 = IOB_12_21;
	pin AF6 = IOB_12_35;
	pin AF7 = VCCO12;
	pin AF8 = IOB_12_19;
	pin AF9 = IOB_8_9;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_11;
	pin AF12 = GND;
	pin AF13 = IOB_8_34;
	pin AF14 = IOB_8_38;
	pin AF15 = IOB_8_31;
	pin AF16 = IOB_4_13;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_1;
	pin AF19 = IOB_4_6;
	pin AF20 = IOB_4_7;
	pin AF21 = IOB_4_10;
	pin AF22 = GND;
	pin AF23 = IOB_7_25;
	pin AF24 = IOB_7_2;
	pin AF25 = IOB_7_3;
	pin AF26 = IOB_7_11;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_26;
	pin AF29 = IOB_11_6;
	pin AF30 = IOB_11_10;
	pin AF31 = IOB_11_11;
	pin AF32 = GND;
	pin AF33 = GT105_GNDA;
	pin AF34 = GT105_RXP1;
	pin AG1 = GT110_TXN1;
	pin AG2 = GT110_GNDA;
	pin AG3 = IOB_12_43;
	pin AG4 = VCCO12;
	pin AG5 = IOB_12_4;
	pin AG6 = IOB_12_5;
	pin AG7 = IOB_12_10;
	pin AG8 = IOB_12_11;
	pin AG9 = GND;
	pin AG10 = IOB_8_24;
	pin AG11 = IOB_8_10;
	pin AG12 = IOB_8_7;
	pin AG13 = IOB_8_15;
	pin AG14 = VCCO8;
	pin AG15 = IOB_8_30;
	pin AG16 = IOB_4_4;
	pin AG17 = IOB_4_5;
	pin AG18 = IOB_4_0;
	pin AG19 = GND;
	pin AG20 = IOB_2_3;
	pin AG21 = IOB_2_10;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_28;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_7;
	pin AG26 = IOB_7_10;
	pin AG27 = IOB_7_30;
	pin AG28 = IOB_7_31;
	pin AG29 = GND;
	pin AG30 = IOB_11_2;
	pin AG31 = IOB_11_3;
	pin AG32 = IOB_11_17;
	pin AG33 = GT105_AVCCAUXRX1;
	pin AG34 = GT105_RXN1;
	pin AH1 = GT110_TXP0;
	pin AH2 = GT110_AVCCAUXTX;
	pin AH3 = IOB_12_16;
	pin AH4 = IOB_12_17;
	pin AH5 = IOB_12_0;
	pin AH6 = GND;
	pin AH7 = IOB_8_56;
	pin AH8 = IOB_8_57;
	pin AH9 = IOB_8_36;
	pin AH10 = IOB_8_29;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_6;
	pin AH13 = IOB_8_14;
	pin AH14 = IOB_8_19;
	pin AH15 = IOB_8_23;
	pin AH16 = GND;
	pin AH17 = IOB_2_9;
	pin AH18 = IOB_2_0;
	pin AH19 = IOB_2_1;
	pin AH20 = IOB_2_2;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_15;
	pin AH23 = IOB_7_29;
	pin AH24 = IOB_7_16;
	pin AH25 = IOB_7_6;
	pin AH26 = GND;
	pin AH27 = IOB_7_15;
	pin AH28 = IOB_7_42;
	pin AH29 = IOB_7_43;
	pin AH30 = IOB_11_1;
	pin AH31 = VCCO11;
	pin AH32 = IOB_11_16;
	pin AH33 = GT105_GNDA;
	pin AH34 = GT105_VTRX1;
	pin AJ1 = GT110_TXN0;
	pin AJ2 = GT110_VTTX0;
	pin AJ3 = GND;
	pin AJ4 = IOB_12_31;
	pin AJ5 = IOB_12_1;
	pin AJ6 = IOB_12_14;
	pin AJ7 = IOB_8_60;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_37;
	pin AJ10 = IOB_8_28;
	pin AJ11 = IOB_8_17;
	pin AJ12 = IOB_8_13;
	pin AJ13 = GND;
	pin AJ14 = IOB_8_18;
	pin AJ15 = IOB_8_22;
	pin AJ16 = IOB_8_27;
	pin AJ17 = IOB_2_8;
	pin AJ18 = VCCO2;
	pin AJ19 = IOB_2_5;
	pin AJ20 = IOB_2_6;
	pin AJ21 = IOB_2_7;
	pin AJ22 = IOB_2_14;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_17;
	pin AJ25 = IOB_7_0;
	pin AJ26 = IOB_7_1;
	pin AJ27 = IOB_7_14;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_47;
	pin AJ30 = IOB_11_0;
	pin AJ31 = IOB_11_4;
	pin AJ32 = IOB_11_5;
	pin AJ33 = GT105_VTTX1;
	pin AJ34 = GT105_TXP1;
	pin AK1 = GT110_VTRX0;
	pin AK2 = GT110_GNDA;
	pin AK3 = IOB_12_30;
	pin AK4 = IOB_12_22;
	pin AK5 = VCCO12;
	pin AK6 = IOB_12_15;
	pin AK7 = IOB_8_61;
	pin AK8 = IOB_8_48;
	pin AK9 = IOB_8_44;
	pin AK10 = GND;
	pin AK11 = IOB_8_16;
	pin AK12 = IOB_8_12;
	pin AK13 = IOB_8_1;
	pin AK14 = IOB_8_3;
	pin AK15 = VCCO8;
	pin AK16 = IOB_8_26;
	pin AK17 = IOB_2_12;
	pin AK18 = IOB_2_13;
	pin AK19 = IOB_2_4;
	pin AK20 = GND;
	pin AK21 = IOB_7_48;
	pin AK22 = IOB_7_32;
	pin AK23 = IOB_7_33;
	pin AK24 = IOB_7_20;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_18;
	pin AK27 = IOB_7_19;
	pin AK28 = IOB_7_35;
	pin AK29 = IOB_7_46;
	pin AK30 = GND;
	pin AK31 = IOB_7_62;
	pin AK32 = IOB_7_63;
	pin AK33 = GT105_GNDA;
	pin AK34 = GT105_TXN1;
	pin AL1 = GT110_RXP0;
	pin AL2 = GT110_AVCCAUXMGT;
	pin AL3 = IOB_12_12;
	pin AL4 = IOB_12_23;
	pin AL5 = IOB_12_26;
	pin AL6 = IOB_12_6;
	pin AL7 = GND;
	pin AL8 = IOB_8_49;
	pin AL9 = IOB_8_45;
	pin AL10 = IOB_8_33;
	pin AL11 = IOB_8_21;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_0;
	pin AL14 = IOB_8_2;
	pin AL15 = SYSMON0_AVDD;
	pin AL16 = SYSMON0_VREFP;
	pin AL17 = SYSMON0_VREFN;
	pin AL18 = IOB_7_60;
	pin AL19 = IOB_7_61;
	pin AL20 = IOB_7_52;
	pin AL21 = IOB_7_49;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_36;
	pin AL24 = IOB_7_21;
	pin AL25 = IOB_7_13;
	pin AL26 = IOB_7_5;
	pin AL27 = GND;
	pin AL28 = IOB_7_34;
	pin AL29 = IOB_7_50;
	pin AL30 = IOB_7_54;
	pin AL31 = IOB_7_55;
	pin AL32 = VCCO7;
	pin AL33 = GT105_AVCCAUXTX;
	pin AL34 = GT105_TXP0;
	pin AM1 = GT110_RXN0;
	pin AM2 = GT110_AVCCAUXRX0;
	pin AM3 = IOB_12_13;
	pin AM4 = GND;
	pin AM5 = IOB_12_27;
	pin AM6 = IOB_12_7;
	pin AM7 = IOB_8_52;
	pin AM8 = IOB_8_53;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_32;
	pin AM11 = IOB_8_20;
	pin AM12 = IOB_8_4;
	pin AM13 = IOB_8_5;
	pin AM14 = GND;
	pin AM15 = SYSMON0_AVSS;
	pin AM16 = SYSMON0_VP;
	pin AM17 = SYSMON0_VN;
	pin AM18 = GND;
	pin AM19 = VCCO7;
	pin AM20 = IOB_7_53;
	pin AM21 = IOB_7_44;
	pin AM22 = IOB_7_45;
	pin AM23 = IOB_7_37;
	pin AM24 = GND;
	pin AM25 = IOB_7_12;
	pin AM26 = IOB_7_4;
	pin AM27 = IOB_7_38;
	pin AM28 = IOB_7_39;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_51;
	pin AM31 = IOB_7_58;
	pin AM32 = IOB_7_59;
	pin AM33 = GT105_VTTX0;
	pin AM34 = GT105_TXN0;
	pin AN2 = GT110_GNDA;
	pin AN3 = GT110_RTERM;
	pin AN4 = GT110_GNDA;
	pin AN5 = GT110_MGTVREF;
	pin AN6 = GT109_GNDA;
	pin AN7 = GT109_AVCCAUXRX1;
	pin AN8 = GT109_GNDA;
	pin AN9 = GT109_VTTX1;
	pin AN10 = GT109_AVCCAUXTX;
	pin AN11 = GT109_GNDA;
	pin AN12 = GT109_VTTX0;
	pin AN13 = GT109_GNDA;
	pin AN14 = GT109_AVCCAUXMGT;
	pin AN15 = GT109_AVCCAUXRX0;
	pin AN16 = GT109_GNDA;
	pin AN17 = GT106_AVCCAUXRX0;
	pin AN18 = GT106_AVCCAUXMGT;
	pin AN19 = GT106_GNDA;
	pin AN20 = GT106_VTTX0;
	pin AN21 = GT106_GNDA;
	pin AN22 = GT106_AVCCAUXTX;
	pin AN23 = GT106_VTTX1;
	pin AN24 = GT106_GNDA;
	pin AN25 = GT106_AVCCAUXRX1;
	pin AN26 = GT106_GNDA;
	pin AN27 = GT105_MGTVREF;
	pin AN28 = GT105_GNDA;
	pin AN29 = GT105_RTERM;
	pin AN30 = GT105_GNDA;
	pin AN31 = GT105_AVCCAUXRX0;
	pin AN32 = GT105_AVCCAUXMGT;
	pin AN33 = GT105_VTRX0;
	pin AP3 = GT110_CLKP0;
	pin AP4 = GT110_CLKN0;
	pin AP5 = GT110_GNDA;
	pin AP6 = GT109_RXP1;
	pin AP7 = GT109_RXN1;
	pin AP8 = GT109_VTRX1;
	pin AP9 = GT109_TXP1;
	pin AP10 = GT109_TXN1;
	pin AP11 = GT109_TXP0;
	pin AP12 = GT109_TXN0;
	pin AP13 = GT109_VTRX0;
	pin AP14 = GT109_RXP0;
	pin AP15 = GT109_RXN0;
	pin AP16 = GT106_GNDA;
	pin AP17 = GT106_RXN0;
	pin AP18 = GT106_RXP0;
	pin AP19 = GT106_VTRX0;
	pin AP20 = GT106_TXN0;
	pin AP21 = GT106_TXP0;
	pin AP22 = GT106_TXN1;
	pin AP23 = GT106_TXP1;
	pin AP24 = GT106_VTRX1;
	pin AP25 = GT106_RXN1;
	pin AP26 = GT106_RXP1;
	pin AP27 = GT105_GNDA;
	pin AP28 = GT105_CLKN0;
	pin AP29 = GT105_CLKP0;
	pin AP30 = GT105_GNDA;
	pin AP31 = GT105_RXN0;
	pin AP32 = GT105_RXP0;
}

// xc4vfx100-ff1152 xq4vfx100-ff1152
bond BOND16 {
	pin A2 = GT113_GNDA;
	pin A3 = GT113_TXN1;
	pin A4 = GT113_TXP1;
	pin A5 = GT113_VTRX1;
	pin A6 = GT113_RXN1;
	pin A7 = GT113_RXP1;
	pin A8 = GT113_GNDA;
	pin A9 = GT114_RXN0;
	pin A10 = GT114_RXP0;
	pin A11 = GT114_VTRX0;
	pin A12 = GT114_TXN0;
	pin A13 = GT114_TXP0;
	pin A14 = GT114_TXN1;
	pin A15 = GT114_TXP1;
	pin A16 = GT114_VTRX1;
	pin A17 = GT114_RXN1;
	pin A18 = GT114_RXP1;
	pin A19 = GT101_GNDA;
	pin A20 = GT101_RXP1;
	pin A21 = GT101_RXN1;
	pin A22 = GT101_VTRX1;
	pin A23 = GT101_TXP1;
	pin A24 = GT101_TXN1;
	pin A25 = GT101_TXP0;
	pin A26 = GT101_TXN0;
	pin A27 = GT101_VTRX0;
	pin A28 = GT101_RXP0;
	pin A29 = GT101_RXN0;
	pin A30 = GT102_GNDA;
	pin A31 = GT102_RXP1;
	pin A32 = GT102_RXN1;
	pin A33 = GT102_GNDA;
	pin B1 = GT113_GNDA;
	pin B2 = GT113_GNDA;
	pin B3 = GT113_GNDA;
	pin B4 = GT113_VTTX1;
	pin B5 = GT113_GNDA;
	pin B6 = GT113_AVCCAUXRX1;
	pin B7 = GT113_GNDA;
	pin B8 = GT114_AVCCAUXRX0;
	pin B9 = GT114_GNDA;
	pin B10 = GT114_AVCCAUXMGT;
	pin B11 = GT114_GNDA;
	pin B12 = GT114_VTTX0;
	pin B13 = GT114_AVCCAUXTX;
	pin B14 = GT114_GNDA;
	pin B15 = GT114_VTTX1;
	pin B16 = GT114_GNDA;
	pin B17 = GT114_AVCCAUXRX1;
	pin B18 = GT114_GNDA;
	pin B19 = GT114_GNDA;
	pin B20 = GT101_GNDA;
	pin B21 = GT101_AVCCAUXRX1;
	pin B22 = GT101_GNDA;
	pin B23 = GT101_VTTX1;
	pin B24 = GT101_GNDA;
	pin B25 = GT101_AVCCAUXTX;
	pin B26 = GT101_VTTX0;
	pin B27 = GT101_GNDA;
	pin B28 = GT101_AVCCAUXMGT;
	pin B29 = GT101_GNDA;
	pin B30 = GT101_AVCCAUXRX0;
	pin B31 = GT102_GNDA;
	pin B32 = GT102_AVCCAUXRX1;
	pin B33 = GT102_GNDA;
	pin B34 = GT102_GNDA;
	pin C1 = GT113_TXP0;
	pin C2 = GT113_AVCCAUXTX;
	pin C3 = IOB_6_0;
	pin C4 = IOB_6_1;
	pin C5 = IOB_6_12;
	pin C6 = VCCO6;
	pin C7 = IOB_6_21;
	pin C8 = IOB_6_48;
	pin C9 = IOB_6_49;
	pin C10 = IOB_6_60;
	pin C11 = GND;
	pin C12 = IOB_6_46;
	pin C13 = IOB_6_47;
	pin C14 = IOB_6_18;
	pin C15 = IOB_6_19;
	pin C16 = VCCO6;
	pin C17 = DXP;
	pin C18 = SYSMON1_AVSS;
	pin C19 = SYSMON1_VP;
	pin C20 = SYSMON1_VN;
	pin C21 = GND;
	pin C22 = IOB_5_52;
	pin C23 = IOB_5_53;
	pin C24 = IOB_5_55;
	pin C25 = IOB_5_42;
	pin C26 = VCCO5;
	pin C27 = IOB_5_22;
	pin C28 = IOB_5_23;
	pin C29 = IOB_9_60;
	pin C30 = IOB_9_52;
	pin C31 = GND;
	pin C32 = IOB_9_44;
	pin C33 = GT102_GNDA;
	pin C34 = GT102_VTRX1;
	pin D1 = GT113_TXN0;
	pin D2 = GT113_VTTX0;
	pin D3 = VCCO6;
	pin D4 = IOB_6_8;
	pin D5 = IOB_6_9;
	pin D6 = IOB_6_13;
	pin D7 = IOB_6_20;
	pin D8 = GND;
	pin D9 = IOB_6_53;
	pin D10 = IOB_6_61;
	pin D11 = IOB_6_50;
	pin D12 = IOB_6_51;
	pin D13 = VCCO6;
	pin D14 = IOB_6_22;
	pin D15 = IOB_6_14;
	pin D16 = IOB_6_15;
	pin D17 = DXN;
	pin D18 = SYSMON1_AVDD;
	pin D19 = SYSMON1_VREFP;
	pin D20 = SYSMON1_VREFN;
	pin D21 = IOB_5_29;
	pin D22 = IOB_5_45;
	pin D23 = VCCO5;
	pin D24 = IOB_5_54;
	pin D25 = IOB_5_43;
	pin D26 = IOB_5_34;
	pin D27 = IOB_5_26;
	pin D28 = GND;
	pin D29 = IOB_9_61;
	pin D30 = IOB_9_53;
	pin D31 = IOB_9_62;
	pin D32 = IOB_9_45;
	pin D33 = GT102_VTTX1;
	pin D34 = GT102_TXP1;
	pin E1 = GT113_VTRX0;
	pin E2 = GT113_GNDA;
	pin E3 = IOB_6_4;
	pin E4 = IOB_6_5;
	pin E5 = GND;
	pin E6 = IOB_6_28;
	pin E7 = IOB_6_29;
	pin E8 = IOB_6_45;
	pin E9 = IOB_6_52;
	pin E10 = VCCO6;
	pin E11 = IOB_6_54;
	pin E12 = IOB_6_26;
	pin E13 = IOB_6_27;
	pin E14 = IOB_6_23;
	pin E15 = GND;
	pin E16 = IOB_1_3;
	pin E17 = IOB_1_6;
	pin E18 = IOB_1_7;
	pin E19 = IOB_5_13;
	pin E20 = VCCO5;
	pin E21 = IOB_5_28;
	pin E22 = IOB_5_44;
	pin E23 = IOB_5_61;
	pin E24 = IOB_5_59;
	pin E25 = GND;
	pin E26 = IOB_5_35;
	pin E27 = IOB_5_27;
	pin E28 = IOB_5_14;
	pin E29 = IOB_9_48;
	pin E30 = VCCO9;
	pin E31 = IOB_9_63;
	pin E32 = IOB_9_59;
	pin E33 = GT102_GNDA;
	pin E34 = GT102_TXN1;
	pin F1 = GT113_RXP0;
	pin F2 = GT113_AVCCAUXMGT;
	pin F3 = IOB_10_50;
	pin F4 = IOB_10_51;
	pin F5 = IOB_10_55;
	pin F6 = IOB_6_17;
	pin F7 = VCCO6;
	pin F8 = IOB_6_44;
	pin F9 = IOB_6_58;
	pin F10 = IOB_6_59;
	pin F11 = IOB_6_55;
	pin F12 = GND;
	pin F13 = IOB_1_1;
	pin F14 = IOB_1_4;
	pin F15 = IOB_1_5;
	pin F16 = IOB_1_2;
	pin F17 = VCCO1;
	pin F18 = IOB_1_14;
	pin F19 = IOB_5_12;
	pin F20 = IOB_5_17;
	pin F21 = IOB_5_33;
	pin F22 = GND;
	pin F23 = IOB_5_60;
	pin F24 = IOB_5_58;
	pin F25 = IOB_5_46;
	pin F26 = IOB_5_38;
	pin F27 = VCCO5;
	pin F28 = IOB_5_15;
	pin F29 = IOB_9_49;
	pin F30 = IOB_9_54;
	pin F31 = IOB_9_58;
	pin F32 = GND;
	pin F33 = GT102_AVCCAUXTX;
	pin F34 = GT102_TXP0;
	pin G1 = GT113_RXN0;
	pin G2 = GT113_AVCCAUXRX0;
	pin G3 = IOB_10_53;
	pin G4 = VCCO10;
	pin G5 = IOB_10_54;
	pin G6 = IOB_6_16;
	pin G7 = IOB_6_33;
	pin G8 = IOB_6_41;
	pin G9 = GND;
	pin G10 = IOB_6_63;
	pin G11 = IOB_6_38;
	pin G12 = IOB_6_39;
	pin G13 = IOB_1_0;
	pin G14 = VCCO1;
	pin G15 = IOB_1_9;
	pin G16 = IOB_1_10;
	pin G17 = IOB_1_11;
	pin G18 = IOB_1_15;
	pin G19 = GND;
	pin G20 = IOB_5_16;
	pin G21 = IOB_5_32;
	pin G22 = IOB_5_49;
	pin G23 = IOB_5_57;
	pin G24 = VCCO5;
	pin G25 = IOB_5_47;
	pin G26 = IOB_5_39;
	pin G27 = IOB_5_18;
	pin G28 = IOB_5_19;
	pin G29 = GND;
	pin G30 = IOB_9_55;
	pin G31 = IOB_9_50;
	pin G32 = IOB_9_51;
	pin G33 = GT102_VTTX0;
	pin G34 = GT102_TXN0;
	pin H1 = GT113_GNDA;
	pin H2 = GT113_GNDA;
	pin H3 = IOB_10_52;
	pin H4 = IOB_10_60;
	pin H5 = IOB_10_61;
	pin H6 = GND;
	pin H7 = IOB_6_32;
	pin H8 = IOB_6_40;
	pin H9 = IOB_6_57;
	pin H10 = IOB_6_62;
	pin H11 = VCCO6;
	pin H12 = IOB_6_30;
	pin H13 = IOB_1_12;
	pin H14 = IOB_1_13;
	pin H15 = IOB_1_8;
	pin H16 = GND;
	pin H17 = IOB_3_15;
	pin H18 = IOB_3_2;
	pin H19 = IOB_3_3;
	pin H20 = IOB_5_21;
	pin H21 = VCCO5;
	pin H22 = IOB_5_48;
	pin H23 = IOB_5_56;
	pin H24 = IOB_5_63;
	pin H25 = IOB_5_50;
	pin H26 = GND;
	pin H27 = IOB_9_56;
	pin H28 = IOB_9_57;
	pin H29 = IOB_9_36;
	pin H30 = IOB_9_37;
	pin H31 = VCCO9;
	pin H32 = IOB_9_28;
	pin H33 = GT102_GNDA;
	pin H34 = GT102_VTRX0;
	pin J1 = GT113_CLKP0;
	pin J2 = GT113_GNDA;
	pin J3 = GND;
	pin J4 = IOB_10_48;
	pin J5 = IOB_10_49;
	pin J6 = IOB_10_47;
	pin J7 = IOB_6_37;
	pin J8 = VCCO6;
	pin J9 = IOB_6_56;
	pin J10 = IOB_6_42;
	pin J11 = IOB_6_43;
	pin J12 = IOB_6_31;
	pin J13 = GND;
	pin J14 = IOB_3_5;
	pin J15 = IOB_3_8;
	pin J16 = IOB_3_9;
	pin J17 = IOB_3_14;
	pin J18 = VCCO3;
	pin J19 = IOB_3_6;
	pin J20 = IOB_5_20;
	pin J21 = IOB_5_37;
	pin J22 = IOB_5_41;
	pin J23 = GND;
	pin J24 = IOB_5_62;
	pin J25 = IOB_5_51;
	pin J26 = IOB_5_30;
	pin J27 = IOB_9_40;
	pin J28 = VCCO9;
	pin J29 = IOB_9_46;
	pin J30 = IOB_9_42;
	pin J31 = IOB_9_43;
	pin J32 = IOB_9_29;
	pin J33 = GT102_AVCCAUXMGT;
	pin J34 = GT102_RXP0;
	pin K1 = GT113_CLKN0;
	pin K2 = GT113_GNDA;
	pin K3 = IOB_10_44;
	pin K4 = IOB_10_45;
	pin K5 = VCCO10;
	pin K6 = IOB_10_46;
	pin K7 = IOB_6_36;
	pin K8 = IOB_6_24;
	pin K9 = IOB_6_25;
	pin K10 = GND;
	pin K11 = IOB_6_35;
	pin K12 = IOB_6_10;
	pin K13 = IOB_6_11;
	pin K14 = IOB_3_4;
	pin K15 = VCCO3;
	pin K16 = IOB_3_13;
	pin K17 = IOB_3_10;
	pin K18 = IOB_3_11;
	pin K19 = IOB_3_7;
	pin K20 = GND;
	pin K21 = IOB_5_36;
	pin K22 = IOB_5_40;
	pin K23 = IOB_5_25;
	pin K24 = IOB_5_11;
	pin K25 = VCCO5;
	pin K26 = IOB_5_31;
	pin K27 = VCCAUX;
	pin K28 = IOB_9_41;
	pin K29 = IOB_9_47;
	pin K30 = GND;
	pin K31 = IOB_9_34;
	pin K32 = IOB_9_35;
	pin K33 = GT102_AVCCAUXRX0;
	pin K34 = GT102_RXN0;
	pin L1 = GT113_GNDA;
	pin L2 = GT113_GNDA;
	pin L3 = IOB_10_36;
	pin L4 = IOB_10_37;
	pin L5 = IOB_10_38;
	pin L6 = IOB_10_39;
	pin L7 = GND;
	pin L8 = IOB_10_62;
	pin L9 = IOB_10_63;
	pin L10 = IOB_10_59;
	pin L11 = IOB_6_34;
	pin L12 = VCCO6;
	pin L13 = IOB_6_6;
	pin L14 = IOB_3_0;
	pin L15 = IOB_3_1;
	pin L16 = IOB_3_12;
	pin L17 = GND;
	pin L18 = VCCINT;
	pin L19 = VCCAUX;
	pin L20 = VCCINT;
	pin L21 = IOB_5_9;
	pin L22 = VCCO5;
	pin L23 = IOB_5_24;
	pin L24 = IOB_5_10;
	pin L25 = IOB_5_6;
	pin L26 = IOB_5_7;
	pin L27 = GND;
	pin L28 = IOB_9_38;
	pin L29 = IOB_9_39;
	pin L30 = IOB_9_30;
	pin L31 = IOB_9_31;
	pin L32 = VCCO9;
	pin L33 = GT102_GNDA;
	pin L34 = GT102_GNDA;
	pin M1 = GT112_RXP1;
	pin M2 = GT112_GNDA;
	pin M3 = IOB_10_33;
	pin M4 = GND;
	pin M5 = IOB_10_34;
	pin M6 = IOB_10_35;
	pin M7 = IOB_10_56;
	pin M8 = IOB_10_57;
	pin M9 = VCCO10;
	pin M10 = IOB_10_58;
	pin M11 = IOB_6_2;
	pin M12 = IOB_6_3;
	pin M13 = IOB_6_7;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCAUX;
	pin M17 = VCCINT;
	pin M18 = GND;
	pin M19 = VCCINT;
	pin M20 = GND;
	pin M21 = VCCINT;
	pin M22 = IOB_5_8;
	pin M23 = IOB_5_0;
	pin M24 = GND;
	pin M25 = IOB_9_32;
	pin M26 = IOB_9_33;
	pin M27 = VCCINT;
	pin M28 = IOB_9_24;
	pin M29 = VCCO9;
	pin M30 = IOB_9_22;
	pin M31 = IOB_9_20;
	pin M32 = IOB_9_21;
	pin M33 = GT102_GNDA;
	pin M34 = GT102_CLKP0;
	pin N1 = GT112_RXN1;
	pin N2 = GT112_AVCCAUXRX1;
	pin N3 = IOB_10_32;
	pin N4 = IOB_10_30;
	pin N5 = IOB_10_31;
	pin N6 = VCCO10;
	pin N7 = IOB_10_40;
	pin N8 = IOB_10_41;
	pin N9 = IOB_10_42;
	pin N10 = IOB_10_43;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = VCCAUX;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = VCCINT;
	pin N19 = VCCAUX;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = IOB_5_4;
	pin N23 = IOB_5_1;
	pin N24 = IOB_5_2;
	pin N25 = VCCAUX;
	pin N26 = VCCO9;
	pin N27 = IOB_9_25;
	pin N28 = IOB_9_26;
	pin N29 = IOB_9_27;
	pin N30 = IOB_9_23;
	pin N31 = GND;
	pin N32 = IOB_9_14;
	pin N33 = GT102_GNDA;
	pin N34 = GT102_CLKN0;
	pin P1 = GT112_VTRX1;
	pin P2 = GT112_GNDA;
	pin P3 = VCCO10;
	pin P4 = IOB_10_28;
	pin P5 = IOB_10_29;
	pin P6 = IOB_10_20;
	pin P7 = IOB_10_21;
	pin P8 = GND;
	pin P9 = IOB_10_26;
	pin P10 = IOB_10_27;
	pin P11 = IOB_10_19;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = INIT_B;
	pin P20 = HSWAP_EN;
	pin P21 = PROG_B;
	pin P22 = IOB_5_5;
	pin P23 = VCCO5;
	pin P24 = IOB_5_3;
	pin P25 = VCCINT;
	pin P26 = IOB_9_16;
	pin P27 = IOB_9_17;
	pin P28 = GND;
	pin P29 = IOB_9_10;
	pin P30 = IOB_9_18;
	pin P31 = IOB_9_19;
	pin P32 = IOB_9_15;
	pin P33 = GT102_GNDA;
	pin P34 = GT102_GNDA;
	pin R1 = GT112_TXP1;
	pin R2 = GT112_VTTX1;
	pin R3 = IOB_10_24;
	pin R4 = IOB_10_25;
	pin R5 = GND;
	pin R6 = IOB_10_16;
	pin R7 = IOB_10_8;
	pin R8 = IOB_10_9;
	pin R9 = IOB_10_6;
	pin R10 = VCCO10;
	pin R11 = IOB_10_18;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = DIN;
	pin R18 = VCCINT;
	pin R19 = DONE;
	pin R20 = VCCO0;
	pin R21 = VCC_BATT;
	pin R22 = VCCINT;
	pin R23 = GND;
	pin R24 = VCCINT;
	pin R25 = GND;
	pin R26 = IOB_9_2;
	pin R27 = IOB_9_8;
	pin R28 = IOB_9_9;
	pin R29 = IOB_9_11;
	pin R30 = VCCO9;
	pin R31 = IOB_9_12;
	pin R32 = IOB_9_13;
	pin R33 = GT103_GNDA;
	pin R34 = GT103_RXP1;
	pin T1 = GT112_TXN1;
	pin T2 = GT112_GNDA;
	pin T3 = IOB_10_12;
	pin T4 = IOB_10_22;
	pin T5 = IOB_10_23;
	pin T6 = IOB_10_17;
	pin T7 = VCCO10;
	pin T8 = IOB_10_10;
	pin T9 = IOB_10_7;
	pin T10 = IOB_10_2;
	pin T11 = IOB_10_3;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = VCCAUX;
	pin T15 = VCCINT;
	pin T16 = CSI_B;
	pin T17 = VCCO0;
	pin T18 = CCLK;
	pin T19 = VCCINT;
	pin T20 = M2;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = VCCINT;
	pin T24 = GND;
	pin T25 = VCCINT;
	pin T26 = IOB_9_3;
	pin T27 = VCCO9;
	pin T28 = IOB_9_4;
	pin T29 = IOB_9_5;
	pin T30 = IOB_9_6;
	pin T31 = IOB_9_7;
	pin T32 = GND;
	pin T33 = GT103_AVCCAUXRX1;
	pin T34 = GT103_RXN1;
	pin U1 = GT112_TXP0;
	pin U2 = GT112_AVCCAUXTX;
	pin U3 = IOB_10_13;
	pin U4 = VCCO10;
	pin U5 = IOB_10_14;
	pin U6 = IOB_10_0;
	pin U7 = IOB_10_1;
	pin U8 = IOB_10_11;
	pin U9 = GND;
	pin U10 = VCCINT;
	pin U11 = VCCAUX;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCAUX;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = VCCINT;
	pin U25 = GND;
	pin U26 = VCCAUX;
	pin U27 = IOB_9_0;
	pin U28 = IOB_9_1;
	pin U29 = GND;
	pin U30 = IOB_11_58;
	pin U31 = IOB_11_60;
	pin U32 = IOB_11_61;
	pin U33 = GT103_GNDA;
	pin U34 = GT103_VTRX1;
	pin V1 = GT112_TXN0;
	pin V2 = GT112_VTTX0;
	pin V3 = IOB_10_4;
	pin V4 = IOB_10_5;
	pin V5 = IOB_10_15;
	pin V6 = GND;
	pin V7 = IOB_12_60;
	pin V8 = IOB_12_61;
	pin V9 = VCCAUX;
	pin V10 = GND;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = M0;
	pin V19 = VCCAUX;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = GND;
	pin V23 = VCCINT;
	pin V24 = VCCAUX;
	pin V25 = VCCINT;
	pin V26 = GND;
	pin V27 = IOB_11_48;
	pin V28 = IOB_11_62;
	pin V29 = IOB_11_63;
	pin V30 = IOB_11_59;
	pin V31 = VCCO11;
	pin V32 = IOB_11_54;
	pin V33 = GT103_VTTX1;
	pin V34 = GT103_TXP1;
	pin W1 = GT112_VTRX0;
	pin W2 = GT112_GNDA;
	pin W3 = GND;
	pin W4 = IOB_12_62;
	pin W5 = IOB_12_63;
	pin W6 = IOB_12_56;
	pin W7 = IOB_12_57;
	pin W8 = VCCO12;
	pin W9 = IOB_12_41;
	pin W10 = VCCINT;
	pin W11 = GND;
	pin W12 = VCCINT;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = RDWR_B;
	pin W16 = VCCINT;
	pin W17 = TDO;
	pin W18 = VCCO0;
	pin W19 = M1;
	pin W20 = VCCINT;
	pin W21 = VCCAUX;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = IOB_11_56;
	pin W25 = IOB_11_57;
	pin W26 = IOB_11_53;
	pin W27 = IOB_11_49;
	pin W28 = VCCO11;
	pin W29 = IOB_11_50;
	pin W30 = IOB_11_46;
	pin W31 = IOB_11_47;
	pin W32 = IOB_11_55;
	pin W33 = GT103_GNDA;
	pin W34 = GT103_TXN1;
	pin Y1 = GT112_RXP0;
	pin Y2 = GT112_AVCCAUXMGT;
	pin Y3 = IOB_12_52;
	pin Y4 = IOB_12_53;
	pin Y5 = VCCO12;
	pin Y6 = IOB_12_44;
	pin Y7 = IOB_12_54;
	pin Y8 = IOB_12_55;
	pin Y9 = IOB_12_40;
	pin Y10 = GND;
	pin Y11 = VCCINT;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = TMS;
	pin Y15 = VCCO0;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = DOUT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = IOB_11_41;
	pin Y25 = VCCO11;
	pin Y26 = IOB_11_52;
	pin Y27 = IOB_11_42;
	pin Y28 = IOB_11_43;
	pin Y29 = IOB_11_51;
	pin Y30 = GND;
	pin Y31 = IOB_11_44;
	pin Y32 = IOB_11_45;
	pin Y33 = GT103_AVCCAUXTX;
	pin Y34 = GT103_TXP0;
	pin AA1 = GT112_RXN0;
	pin AA2 = GT112_GNDA;
	pin AA3 = IOB_12_48;
	pin AA4 = IOB_12_58;
	pin AA5 = IOB_12_59;
	pin AA6 = IOB_12_45;
	pin AA7 = GND;
	pin AA8 = IOB_12_38;
	pin AA9 = IOB_12_39;
	pin AA10 = VCCINT;
	pin AA11 = IOB_8_62;
	pin AA12 = VCCO8;
	pin AA13 = IOB_8_58;
	pin AA14 = TCK;
	pin AA15 = TDI;
	pin AA16 = PWRDWN_B;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = GND;
	pin AA24 = IOB_11_40;
	pin AA25 = IOB_11_30;
	pin AA26 = IOB_11_31;
	pin AA27 = GND;
	pin AA28 = IOB_11_34;
	pin AA29 = IOB_11_35;
	pin AA30 = IOB_11_38;
	pin AA31 = IOB_11_39;
	pin AA32 = VCCO11;
	pin AA33 = GT103_VTTX0;
	pin AA34 = GT103_TXN0;
	pin AB1 = GT112_GNDA;
	pin AB2 = GT112_AVCCAUXRX0;
	pin AB3 = IOB_12_49;
	pin AB4 = GND;
	pin AB5 = IOB_12_50;
	pin AB6 = IOB_12_46;
	pin AB7 = IOB_12_47;
	pin AB8 = IOB_12_24;
	pin AB9 = VCCO12;
	pin AB10 = VCCAUX;
	pin AB11 = IOB_8_63;
	pin AB12 = IOB_8_54;
	pin AB13 = IOB_8_59;
	pin AB14 = GND;
	pin AB15 = VCCINT;
	pin AB16 = VCCAUX;
	pin AB17 = VCCINT;
	pin AB18 = GND;
	pin AB19 = VCCINT;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = VCCAUX;
	pin AB23 = VCCINT;
	pin AB24 = GND;
	pin AB25 = IOB_11_24;
	pin AB26 = IOB_11_25;
	pin AB27 = IOB_11_26;
	pin AB28 = IOB_11_27;
	pin AB29 = VCCO11;
	pin AB30 = IOB_11_32;
	pin AB31 = IOB_11_33;
	pin AB32 = IOB_11_37;
	pin AB33 = GT103_GNDA;
	pin AB34 = GT103_VTRX0;
	pin AC1 = GT110_RXP1;
	pin AC2 = GT110_GNDA;
	pin AC3 = IOB_12_36;
	pin AC4 = IOB_12_37;
	pin AC5 = IOB_12_51;
	pin AC6 = VCCO12;
	pin AC7 = IOB_12_25;
	pin AC8 = VCCINT;
	pin AC9 = IOB_12_2;
	pin AC10 = IOB_12_3;
	pin AC11 = GND;
	pin AC12 = IOB_8_55;
	pin AC13 = IOB_8_50;
	pin AC14 = VCCINT;
	pin AC15 = GND;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = VCCINT;
	pin AC19 = VCCAUX;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = IOB_7_56;
	pin AC23 = IOB_7_57;
	pin AC24 = VCCINT;
	pin AC25 = IOB_11_9;
	pin AC26 = VCCO11;
	pin AC27 = IOB_11_18;
	pin AC28 = IOB_11_19;
	pin AC29 = IOB_11_28;
	pin AC30 = IOB_11_29;
	pin AC31 = GND;
	pin AC32 = IOB_11_36;
	pin AC33 = GT103_AVCCAUXMGT;
	pin AC34 = GT103_RXP0;
	pin AD1 = GT110_RXN1;
	pin AD2 = GT110_AVCCAUXRX1;
	pin AD3 = VCCO12;
	pin AD4 = IOB_12_32;
	pin AD5 = IOB_12_33;
	pin AD6 = IOB_12_8;
	pin AD7 = IOB_12_9;
	pin AD8 = GND;
	pin AD9 = IOB_8_40;
	pin AD10 = IOB_8_41;
	pin AD11 = IOB_8_43;
	pin AD12 = IOB_8_47;
	pin AD13 = VCCO8;
	pin AD14 = IOB_8_51;
	pin AD15 = VCCINT;
	pin AD16 = VCCAUX;
	pin AD17 = VCCINT;
	pin AD18 = GND;
	pin AD19 = IOB_4_3;
	pin AD20 = IOB_4_14;
	pin AD21 = IOB_4_15;
	pin AD22 = IOB_7_40;
	pin AD23 = VCCO7;
	pin AD24 = IOB_7_9;
	pin AD25 = IOB_11_8;
	pin AD26 = IOB_11_12;
	pin AD27 = IOB_11_13;
	pin AD28 = GND;
	pin AD29 = IOB_11_20;
	pin AD30 = IOB_11_21;
	pin AD31 = IOB_11_22;
	pin AD32 = IOB_11_23;
	pin AD33 = GT103_GNDA;
	pin AD34 = GT103_RXN0;
	pin AE1 = GT110_VTRX1;
	pin AE2 = GT110_GNDA;
	pin AE3 = IOB_12_28;
	pin AE4 = IOB_12_29;
	pin AE5 = GND;
	pin AE6 = IOB_12_34;
	pin AE7 = IOB_12_18;
	pin AE8 = VCCAUX;
	pin AE9 = IOB_8_8;
	pin AE10 = VCCO8;
	pin AE11 = IOB_8_42;
	pin AE12 = IOB_8_46;
	pin AE13 = IOB_8_35;
	pin AE14 = IOB_8_39;
	pin AE15 = GND;
	pin AE16 = IOB_4_12;
	pin AE17 = IOB_4_8;
	pin AE18 = IOB_4_9;
	pin AE19 = IOB_4_2;
	pin AE20 = VCCO4;
	pin AE21 = IOB_4_11;
	pin AE22 = IOB_7_41;
	pin AE23 = IOB_7_24;
	pin AE24 = IOB_7_8;
	pin AE25 = GND;
	pin AE26 = IOB_7_22;
	pin AE27 = IOB_7_23;
	pin AE28 = IOB_7_27;
	pin AE29 = IOB_11_7;
	pin AE30 = VCCO11;
	pin AE31 = IOB_11_14;
	pin AE32 = IOB_11_15;
	pin AE33 = GT103_AVCCAUXRX0;
	pin AE34 = GT103_GNDA;
	pin AF1 = GT110_TXP1;
	pin AF2 = GT110_VTTX1;
	pin AF3 = IOB_12_42;
	pin AF4 = IOB_12_20;
	pin AF5 = IOB_12_21;
	pin AF6 = IOB_12_35;
	pin AF7 = VCCO12;
	pin AF8 = IOB_12_19;
	pin AF9 = IOB_8_9;
	pin AF10 = IOB_8_25;
	pin AF11 = IOB_8_11;
	pin AF12 = GND;
	pin AF13 = IOB_8_34;
	pin AF14 = IOB_8_38;
	pin AF15 = IOB_8_31;
	pin AF16 = IOB_4_13;
	pin AF17 = VCCO4;
	pin AF18 = IOB_4_1;
	pin AF19 = IOB_4_6;
	pin AF20 = IOB_4_7;
	pin AF21 = IOB_4_10;
	pin AF22 = GND;
	pin AF23 = IOB_7_25;
	pin AF24 = IOB_7_2;
	pin AF25 = IOB_7_3;
	pin AF26 = IOB_7_11;
	pin AF27 = VCCO7;
	pin AF28 = IOB_7_26;
	pin AF29 = IOB_11_6;
	pin AF30 = IOB_11_10;
	pin AF31 = IOB_11_11;
	pin AF32 = GND;
	pin AF33 = GT105_GNDA;
	pin AF34 = GT105_RXP1;
	pin AG1 = GT110_TXN1;
	pin AG2 = GT110_GNDA;
	pin AG3 = IOB_12_43;
	pin AG4 = VCCO12;
	pin AG5 = IOB_12_4;
	pin AG6 = IOB_12_5;
	pin AG7 = IOB_12_10;
	pin AG8 = IOB_12_11;
	pin AG9 = GND;
	pin AG10 = IOB_8_24;
	pin AG11 = IOB_8_10;
	pin AG12 = IOB_8_7;
	pin AG13 = IOB_8_15;
	pin AG14 = VCCO8;
	pin AG15 = IOB_8_30;
	pin AG16 = IOB_4_4;
	pin AG17 = IOB_4_5;
	pin AG18 = IOB_4_0;
	pin AG19 = GND;
	pin AG20 = IOB_2_3;
	pin AG21 = IOB_2_10;
	pin AG22 = IOB_2_11;
	pin AG23 = IOB_7_28;
	pin AG24 = VCCO7;
	pin AG25 = IOB_7_7;
	pin AG26 = IOB_7_10;
	pin AG27 = IOB_7_30;
	pin AG28 = IOB_7_31;
	pin AG29 = GND;
	pin AG30 = IOB_11_2;
	pin AG31 = IOB_11_3;
	pin AG32 = IOB_11_17;
	pin AG33 = GT105_AVCCAUXRX1;
	pin AG34 = GT105_RXN1;
	pin AH1 = GT110_TXP0;
	pin AH2 = GT110_AVCCAUXTX;
	pin AH3 = IOB_12_16;
	pin AH4 = IOB_12_17;
	pin AH5 = IOB_12_0;
	pin AH6 = GND;
	pin AH7 = IOB_8_56;
	pin AH8 = IOB_8_57;
	pin AH9 = IOB_8_36;
	pin AH10 = IOB_8_29;
	pin AH11 = VCCO8;
	pin AH12 = IOB_8_6;
	pin AH13 = IOB_8_14;
	pin AH14 = IOB_8_19;
	pin AH15 = IOB_8_23;
	pin AH16 = GND;
	pin AH17 = IOB_2_9;
	pin AH18 = IOB_2_0;
	pin AH19 = IOB_2_1;
	pin AH20 = IOB_2_2;
	pin AH21 = VCCO2;
	pin AH22 = IOB_2_15;
	pin AH23 = IOB_7_29;
	pin AH24 = IOB_7_16;
	pin AH25 = IOB_7_6;
	pin AH26 = GND;
	pin AH27 = IOB_7_15;
	pin AH28 = IOB_7_42;
	pin AH29 = IOB_7_43;
	pin AH30 = IOB_11_1;
	pin AH31 = VCCO11;
	pin AH32 = IOB_11_16;
	pin AH33 = GT105_GNDA;
	pin AH34 = GT105_VTRX1;
	pin AJ1 = GT110_TXN0;
	pin AJ2 = GT110_VTTX0;
	pin AJ3 = GND;
	pin AJ4 = IOB_12_31;
	pin AJ5 = IOB_12_1;
	pin AJ6 = IOB_12_14;
	pin AJ7 = IOB_8_60;
	pin AJ8 = VCCO8;
	pin AJ9 = IOB_8_37;
	pin AJ10 = IOB_8_28;
	pin AJ11 = IOB_8_17;
	pin AJ12 = IOB_8_13;
	pin AJ13 = GND;
	pin AJ14 = IOB_8_18;
	pin AJ15 = IOB_8_22;
	pin AJ16 = IOB_8_27;
	pin AJ17 = IOB_2_8;
	pin AJ18 = VCCO2;
	pin AJ19 = IOB_2_5;
	pin AJ20 = IOB_2_6;
	pin AJ21 = IOB_2_7;
	pin AJ22 = IOB_2_14;
	pin AJ23 = GND;
	pin AJ24 = IOB_7_17;
	pin AJ25 = IOB_7_0;
	pin AJ26 = IOB_7_1;
	pin AJ27 = IOB_7_14;
	pin AJ28 = VCCO7;
	pin AJ29 = IOB_7_47;
	pin AJ30 = IOB_11_0;
	pin AJ31 = IOB_11_4;
	pin AJ32 = IOB_11_5;
	pin AJ33 = GT105_VTTX1;
	pin AJ34 = GT105_TXP1;
	pin AK1 = GT110_VTRX0;
	pin AK2 = GT110_GNDA;
	pin AK3 = IOB_12_30;
	pin AK4 = IOB_12_22;
	pin AK5 = VCCO12;
	pin AK6 = IOB_12_15;
	pin AK7 = IOB_8_61;
	pin AK8 = IOB_8_48;
	pin AK9 = IOB_8_44;
	pin AK10 = GND;
	pin AK11 = IOB_8_16;
	pin AK12 = IOB_8_12;
	pin AK13 = IOB_8_1;
	pin AK14 = IOB_8_3;
	pin AK15 = VCCO8;
	pin AK16 = IOB_8_26;
	pin AK17 = IOB_2_12;
	pin AK18 = IOB_2_13;
	pin AK19 = IOB_2_4;
	pin AK20 = GND;
	pin AK21 = IOB_7_48;
	pin AK22 = IOB_7_32;
	pin AK23 = IOB_7_33;
	pin AK24 = IOB_7_20;
	pin AK25 = VCCO7;
	pin AK26 = IOB_7_18;
	pin AK27 = IOB_7_19;
	pin AK28 = IOB_7_35;
	pin AK29 = IOB_7_46;
	pin AK30 = GND;
	pin AK31 = IOB_7_62;
	pin AK32 = IOB_7_63;
	pin AK33 = GT105_GNDA;
	pin AK34 = GT105_TXN1;
	pin AL1 = GT110_RXP0;
	pin AL2 = GT110_AVCCAUXMGT;
	pin AL3 = IOB_12_12;
	pin AL4 = IOB_12_23;
	pin AL5 = IOB_12_26;
	pin AL6 = IOB_12_6;
	pin AL7 = GND;
	pin AL8 = IOB_8_49;
	pin AL9 = IOB_8_45;
	pin AL10 = IOB_8_33;
	pin AL11 = IOB_8_21;
	pin AL12 = VCCO8;
	pin AL13 = IOB_8_0;
	pin AL14 = IOB_8_2;
	pin AL15 = SYSMON0_AVDD;
	pin AL16 = SYSMON0_VREFP;
	pin AL17 = SYSMON0_VREFN;
	pin AL18 = IOB_7_60;
	pin AL19 = IOB_7_61;
	pin AL20 = IOB_7_52;
	pin AL21 = IOB_7_49;
	pin AL22 = VCCO7;
	pin AL23 = IOB_7_36;
	pin AL24 = IOB_7_21;
	pin AL25 = IOB_7_13;
	pin AL26 = IOB_7_5;
	pin AL27 = GND;
	pin AL28 = IOB_7_34;
	pin AL29 = IOB_7_50;
	pin AL30 = IOB_7_54;
	pin AL31 = IOB_7_55;
	pin AL32 = VCCO7;
	pin AL33 = GT105_AVCCAUXTX;
	pin AL34 = GT105_TXP0;
	pin AM1 = GT110_RXN0;
	pin AM2 = GT110_AVCCAUXRX0;
	pin AM3 = IOB_12_13;
	pin AM4 = GND;
	pin AM5 = IOB_12_27;
	pin AM6 = IOB_12_7;
	pin AM7 = IOB_8_52;
	pin AM8 = IOB_8_53;
	pin AM9 = VCCO8;
	pin AM10 = IOB_8_32;
	pin AM11 = IOB_8_20;
	pin AM12 = IOB_8_4;
	pin AM13 = IOB_8_5;
	pin AM14 = GND;
	pin AM15 = SYSMON0_AVSS;
	pin AM16 = SYSMON0_VP;
	pin AM17 = SYSMON0_VN;
	pin AM18 = GND;
	pin AM19 = VCCO7;
	pin AM20 = IOB_7_53;
	pin AM21 = IOB_7_44;
	pin AM22 = IOB_7_45;
	pin AM23 = IOB_7_37;
	pin AM24 = GND;
	pin AM25 = IOB_7_12;
	pin AM26 = IOB_7_4;
	pin AM27 = IOB_7_38;
	pin AM28 = IOB_7_39;
	pin AM29 = VCCO7;
	pin AM30 = IOB_7_51;
	pin AM31 = IOB_7_58;
	pin AM32 = IOB_7_59;
	pin AM33 = GT105_VTTX0;
	pin AM34 = GT105_TXN0;
	pin AN1 = GT110_GNDA;
	pin AN2 = GT110_GNDA;
	pin AN3 = GT110_RTERM;
	pin AN4 = GT110_GNDA;
	pin AN5 = GT110_MGTVREF;
	pin AN6 = GT109_GNDA;
	pin AN7 = GT109_AVCCAUXRX1;
	pin AN8 = GT109_GNDA;
	pin AN9 = GT109_VTTX1;
	pin AN10 = GT109_AVCCAUXTX;
	pin AN11 = GT109_GNDA;
	pin AN12 = GT109_VTTX0;
	pin AN13 = GT109_GNDA;
	pin AN14 = GT109_AVCCAUXMGT;
	pin AN15 = GT109_AVCCAUXRX0;
	pin AN16 = GT109_GNDA;
	pin AN17 = GT106_AVCCAUXRX0;
	pin AN18 = GT106_AVCCAUXMGT;
	pin AN19 = GT106_GNDA;
	pin AN20 = GT106_VTTX0;
	pin AN21 = GT106_GNDA;
	pin AN22 = GT106_AVCCAUXTX;
	pin AN23 = GT106_VTTX1;
	pin AN24 = GT106_GNDA;
	pin AN25 = GT106_AVCCAUXRX1;
	pin AN26 = GT106_GNDA;
	pin AN27 = GT105_MGTVREF;
	pin AN28 = GT105_GNDA;
	pin AN29 = GT105_RTERM;
	pin AN30 = GT105_GNDA;
	pin AN31 = GT105_AVCCAUXRX0;
	pin AN32 = GT105_AVCCAUXMGT;
	pin AN33 = GT105_VTRX0;
	pin AN34 = GT105_GNDA;
	pin AP2 = GT110_GNDA;
	pin AP3 = GT110_CLKP0;
	pin AP4 = GT110_CLKN0;
	pin AP5 = GT110_GNDA;
	pin AP6 = GT109_RXP1;
	pin AP7 = GT109_RXN1;
	pin AP8 = GT109_VTRX1;
	pin AP9 = GT109_TXP1;
	pin AP10 = GT109_TXN1;
	pin AP11 = GT109_TXP0;
	pin AP12 = GT109_TXN0;
	pin AP13 = GT109_VTRX0;
	pin AP14 = GT109_RXP0;
	pin AP15 = GT109_RXN0;
	pin AP16 = GT106_GNDA;
	pin AP17 = GT106_RXN0;
	pin AP18 = GT106_RXP0;
	pin AP19 = GT106_VTRX0;
	pin AP20 = GT106_TXN0;
	pin AP21 = GT106_TXP0;
	pin AP22 = GT106_TXN1;
	pin AP23 = GT106_TXP1;
	pin AP24 = GT106_VTRX1;
	pin AP25 = GT106_RXN1;
	pin AP26 = GT106_RXP1;
	pin AP27 = GT105_GNDA;
	pin AP28 = GT105_CLKN0;
	pin AP29 = GT105_CLKP0;
	pin AP30 = GT105_GNDA;
	pin AP31 = GT105_RXN0;
	pin AP32 = GT105_RXP0;
	pin AP33 = GT105_GNDA;
}

// xc4vfx100-ff1517
bond BOND17 {
	pin A2 = GT113_GNDA;
	pin A3 = GT113_TXN0;
	pin A4 = GT113_TXP0;
	pin A5 = GT113_TXN1;
	pin A6 = GT113_TXP1;
	pin A7 = GT113_VTRX1;
	pin A8 = GT113_RXN1;
	pin A9 = GT113_RXP1;
	pin A10 = GT114_RXN0;
	pin A11 = GT114_RXP0;
	pin A12 = GT114_VTRX0;
	pin A13 = GT114_TXN0;
	pin A14 = GT114_TXP0;
	pin A15 = GT114_TXN1;
	pin A16 = GT114_TXP1;
	pin A17 = GT114_VTRX1;
	pin A18 = GT114_RXN1;
	pin A19 = GT114_RXP1;
	pin A20 = GT114_GNDA;
	pin A21 = GT101_RXP1;
	pin A22 = GT101_RXN1;
	pin A23 = GT101_VTRX1;
	pin A24 = GT101_TXP1;
	pin A25 = GT101_TXN1;
	pin A26 = GT101_TXP0;
	pin A27 = GT101_TXN0;
	pin A28 = GT101_VTRX0;
	pin A29 = GT101_RXP0;
	pin A30 = GT101_RXN0;
	pin A31 = GT102_RXP1;
	pin A32 = GT102_RXN1;
	pin A33 = GT102_VTRX1;
	pin A34 = GT102_TXP1;
	pin A35 = GT102_TXN1;
	pin A36 = GT102_TXP0;
	pin A37 = GT102_TXN0;
	pin A38 = GT102_GNDA;
	pin B1 = GT113_GNDA;
	pin B2 = GT113_VTRX0;
	pin B3 = GT113_VTTX0;
	pin B4 = GT113_AVCCAUXTX;
	pin B5 = GT113_GNDA;
	pin B6 = GT113_VTTX1;
	pin B7 = GT113_GNDA;
	pin B8 = GT113_AVCCAUXRX1;
	pin B9 = GT113_GNDA;
	pin B10 = GT114_AVCCAUXRX0;
	pin B11 = GT114_AVCCAUXMGT;
	pin B12 = GT114_GNDA;
	pin B13 = GT114_VTTX0;
	pin B14 = GT114_AVCCAUXTX;
	pin B15 = GT114_GNDA;
	pin B16 = GT114_VTTX1;
	pin B17 = GT114_GNDA;
	pin B18 = GT114_AVCCAUXRX1;
	pin B19 = GT114_GNDA;
	pin B20 = GT101_GNDA;
	pin B21 = GT101_GNDA;
	pin B22 = GT101_AVCCAUXRX1;
	pin B23 = GT101_GNDA;
	pin B24 = GT101_VTTX1;
	pin B25 = GT101_GNDA;
	pin B26 = GT101_AVCCAUXTX;
	pin B27 = GT101_VTTX0;
	pin B28 = GT101_GNDA;
	pin B29 = GT101_AVCCAUXMGT;
	pin B30 = GT101_AVCCAUXRX0;
	pin B31 = GT102_GNDA;
	pin B32 = GT102_AVCCAUXRX1;
	pin B33 = GT102_GNDA;
	pin B34 = GT102_VTTX1;
	pin B35 = GT102_GNDA;
	pin B36 = GT102_AVCCAUXTX;
	pin B37 = GT102_VTTX0;
	pin B38 = GT102_VTRX0;
	pin B39 = GT102_GNDA;
	pin C1 = GT113_RXP0;
	pin C2 = GT113_AVCCAUXMGT;
	pin C3 = VCCO6;
	pin C4 = IOB_6_5;
	pin C5 = IOB_6_13;
	pin C6 = GND;
	pin C7 = IOB_6_28;
	pin C8 = IOB_6_29;
	pin C9 = IOB_6_41;
	pin C10 = IOB_6_63;
	pin C11 = VCCO6;
	pin C12 = IOB_6_26;
	pin C13 = IOB_6_27;
	pin C14 = IOB_6_14;
	pin C15 = IOB_6_10;
	pin C16 = GND;
	pin C17 = IOB_1_24;
	pin C18 = IOB_1_25;
	pin C19 = SYSMON1_AVSS;
	pin C20 = SYSMON1_VP;
	pin C21 = SYSMON1_VN;
	pin C22 = GND;
	pin C23 = IOB_5_0;
	pin C24 = IOB_5_1;
	pin C25 = IOB_5_17;
	pin C26 = GND;
	pin C27 = IOB_5_62;
	pin C28 = IOB_5_63;
	pin C29 = IOB_5_46;
	pin C30 = IOB_5_34;
	pin C31 = VCCO5;
	pin C32 = IOB_5_2;
	pin C33 = IOB_5_3;
	pin C34 = IOB_9_60;
	pin C35 = IOB_9_56;
	pin C36 = GND;
	pin C37 = VCCO9;
	pin C38 = GT102_AVCCAUXMGT;
	pin C39 = GT102_RXP0;
	pin D1 = GT113_RXN0;
	pin D2 = GT113_AVCCAUXRX0;
	pin D3 = GND;
	pin D4 = IOB_6_4;
	pin D5 = IOB_6_12;
	pin D6 = IOB_6_17;
	pin D7 = IOB_6_25;
	pin D8 = VCCO6;
	pin D9 = IOB_6_40;
	pin D10 = IOB_6_62;
	pin D11 = IOB_6_51;
	pin D12 = IOB_6_38;
	pin D13 = GND;
	pin D14 = IOB_6_15;
	pin D15 = IOB_6_11;
	pin D16 = IOB_6_2;
	pin D17 = IOB_1_13;
	pin D18 = VCCO1;
	pin D19 = SYSMON1_AVDD;
	pin D20 = SYSMON1_VREFP;
	pin D21 = SYSMON1_VREFN;
	pin D22 = VCCO5;
	pin D23 = GND;
	pin D24 = IOB_5_5;
	pin D25 = IOB_5_16;
	pin D26 = IOB_5_29;
	pin D27 = IOB_5_41;
	pin D28 = VCCO5;
	pin D29 = IOB_5_47;
	pin D30 = IOB_5_35;
	pin D31 = IOB_5_26;
	pin D32 = IOB_5_14;
	pin D33 = GND;
	pin D34 = IOB_9_61;
	pin D35 = IOB_9_57;
	pin D36 = IOB_9_44;
	pin D37 = IOB_9_54;
	pin D38 = GT102_AVCCAUXRX0;
	pin D39 = GT102_RXN0;
	pin E1 = GT113_GNDA;
	pin E2 = GT113_GNDA;
	pin E3 = IOB_6_1;
	pin E4 = IOB_6_9;
	pin E5 = VCCO6;
	pin E6 = IOB_6_16;
	pin E7 = IOB_6_24;
	pin E8 = IOB_6_33;
	pin E9 = IOB_6_49;
	pin E10 = GND;
	pin E11 = IOB_6_50;
	pin E12 = IOB_6_39;
	pin E13 = IOB_6_30;
	pin E14 = IOB_6_18;
	pin E15 = VCCO6;
	pin E16 = IOB_6_3;
	pin E17 = IOB_1_12;
	pin E18 = DXN;
	pin E19 = DXP;
	pin E20 = GND;
	pin E21 = IOB_1_42;
	pin E22 = IOB_1_18;
	pin E23 = IOB_1_19;
	pin E24 = IOB_5_4;
	pin E25 = VCCO5;
	pin E26 = IOB_5_28;
	pin E27 = IOB_5_40;
	pin E28 = IOB_5_53;
	pin E29 = IOB_5_51;
	pin E30 = GND;
	pin E31 = IOB_5_27;
	pin E32 = IOB_5_15;
	pin E33 = IOB_5_6;
	pin E34 = IOB_9_52;
	pin E35 = VCCO9;
	pin E36 = IOB_9_45;
	pin E37 = IOB_9_55;
	pin E38 = GT102_GNDA;
	pin E39 = GT102_GNDA;
	pin F1 = GT113_CLKP0;
	pin F2 = GT113_GNDA;
	pin F3 = IOB_6_0;
	pin F4 = IOB_6_8;
	pin F5 = IOB_6_20;
	pin F6 = IOB_6_21;
	pin F7 = GND;
	pin F8 = IOB_6_32;
	pin F9 = IOB_6_48;
	pin F10 = IOB_6_57;
	pin F11 = IOB_6_55;
	pin F12 = VCCO6;
	pin F13 = IOB_6_31;
	pin F14 = IOB_6_19;
	pin F15 = IOB_6_6;
	pin F16 = IOB_6_7;
	pin F17 = GND;
	pin F18 = IOB_3_4;
	pin F19 = IOB_3_5;
	pin F20 = IOB_3_8;
	pin F21 = IOB_1_43;
	pin F22 = VCCO1;
	pin F23 = IOB_1_22;
	pin F24 = IOB_5_20;
	pin F25 = IOB_5_21;
	pin F26 = IOB_5_33;
	pin F27 = GND;
	pin F28 = IOB_5_52;
	pin F29 = IOB_5_50;
	pin F30 = IOB_5_38;
	pin F31 = IOB_5_30;
	pin F32 = VCCO5;
	pin F33 = IOB_5_7;
	pin F34 = IOB_9_53;
	pin F35 = IOB_9_58;
	pin F36 = IOB_9_50;
	pin F37 = GND;
	pin F38 = GT102_GNDA;
	pin F39 = GT102_CLKP0;
	pin G1 = GT113_CLKN0;
	pin G2 = GT113_GNDA;
	pin G3 = IOB_10_49;
	pin G4 = GND;
	pin G5 = IOB_10_46;
	pin G6 = IOB_10_47;
	pin G7 = IOB_10_59;
	pin G8 = IOB_6_37;
	pin G9 = VCCO6;
	pin G10 = IOB_6_56;
	pin G11 = IOB_6_54;
	pin G12 = IOB_6_42;
	pin G13 = IOB_6_34;
	pin G14 = GND;
	pin G15 = IOB_1_1;
	pin G16 = IOB_1_16;
	pin G17 = IOB_1_17;
	pin G18 = IOB_3_1;
	pin G19 = VCCO3;
	pin G20 = IOB_3_9;
	pin G21 = IOB_1_38;
	pin G22 = IOB_1_39;
	pin G23 = IOB_1_23;
	pin G24 = GND;
	pin G25 = IOB_5_25;
	pin G26 = IOB_5_32;
	pin G27 = IOB_5_45;
	pin G28 = IOB_5_57;
	pin G29 = VCCO5;
	pin G30 = IOB_5_39;
	pin G31 = IOB_5_31;
	pin G32 = IOB_5_10;
	pin G33 = IOB_5_11;
	pin G34 = GND;
	pin G35 = IOB_9_59;
	pin G36 = IOB_9_51;
	pin G37 = IOB_9_28;
	pin G38 = GT102_GNDA;
	pin G39 = GT102_CLKN0;
	pin H1 = GT113_GNDA;
	pin H2 = GT112_GNDA;
	pin H3 = IOB_10_48;
	pin H4 = IOB_10_41;
	pin H5 = IOB_10_39;
	pin H6 = VCCO10;
	pin H7 = IOB_10_58;
	pin H8 = IOB_6_36;
	pin H9 = IOB_6_53;
	pin H10 = IOB_6_61;
	pin H11 = GND;
	pin H12 = IOB_6_43;
	pin H13 = IOB_6_35;
	pin H14 = IOB_6_22;
	pin H15 = IOB_1_0;
	pin H16 = VCCO1;
	pin H17 = IOB_1_21;
	pin H18 = IOB_3_0;
	pin H19 = IOB_3_10;
	pin H20 = IOB_3_11;
	pin H21 = GND;
	pin H22 = IOB_1_34;
	pin H23 = IOB_1_6;
	pin H24 = IOB_1_7;
	pin H25 = IOB_5_24;
	pin H26 = VCCO5;
	pin H27 = IOB_5_44;
	pin H28 = IOB_5_56;
	pin H29 = IOB_5_54;
	pin H30 = IOB_5_42;
	pin H31 = GND;
	pin H32 = IOB_9_48;
	pin H33 = IOB_9_49;
	pin H34 = IOB_9_40;
	pin H35 = IOB_9_46;
	pin H36 = VCCO9;
	pin H37 = IOB_9_29;
	pin H38 = GT102_GNDA;
	pin H39 = GT102_GNDA;
	pin J1 = GT112_RXP1;
	pin J2 = GT112_GNDA;
	pin J3 = VCCO10;
	pin J4 = IOB_10_40;
	pin J5 = IOB_10_38;
	pin J6 = IOB_10_53;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = IOB_6_52;
	pin J10 = IOB_6_60;
	pin J11 = IOB_6_59;
	pin J12 = IOB_6_46;
	pin J13 = VCCO6;
	pin J14 = IOB_6_23;
	pin J15 = VCCAUX;
	pin J16 = IOB_1_5;
	pin J17 = IOB_1_20;
	pin J18 = GND;
	pin J19 = IOB_3_14;
	pin J20 = IOB_3_15;
	pin J21 = IOB_3_2;
	pin J22 = IOB_1_35;
	pin J23 = VCCO1;
	pin J24 = IOB_1_10;
	pin J25 = VCCAUX;
	pin J26 = IOB_5_37;
	pin J27 = IOB_5_49;
	pin J28 = GND;
	pin J29 = IOB_5_55;
	pin J30 = IOB_5_43;
	pin J31 = IOB_5_18;
	pin J32 = IOB_9_62;
	pin J33 = VCCO9;
	pin J34 = IOB_9_41;
	pin J35 = IOB_9_47;
	pin J36 = IOB_9_38;
	pin J37 = IOB_9_39;
	pin J38 = GT103_GNDA;
	pin J39 = GT103_RXP1;
	pin K1 = GT112_RXN1;
	pin K2 = GT112_AVCCAUXRX1;
	pin K3 = IOB_10_33;
	pin K4 = IOB_10_27;
	pin K5 = GND;
	pin K6 = IOB_10_52;
	pin K7 = IOB_10_42;
	pin K8 = IOB_10_43;
	pin K9 = IOB_6_45;
	pin K10 = VCCO6;
	pin K11 = IOB_6_58;
	pin K12 = VCCAUX;
	pin K13 = IOB_6_47;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_1_4;
	pin K17 = IOB_1_28;
	pin K18 = IOB_1_29;
	pin K19 = IOB_3_13;
	pin K20 = VCCO3;
	pin K21 = IOB_3_3;
	pin K22 = VCCAUX;
	pin K23 = IOB_1_14;
	pin K24 = IOB_1_11;
	pin K25 = GND;
	pin K26 = IOB_5_36;
	pin K27 = IOB_5_48;
	pin K28 = IOB_5_61;
	pin K29 = IOB_5_59;
	pin K30 = VCCO5;
	pin K31 = IOB_5_19;
	pin K32 = IOB_9_63;
	pin K33 = IOB_9_32;
	pin K34 = IOB_9_42;
	pin K35 = GND;
	pin K36 = IOB_13_60;
	pin K37 = IOB_13_61;
	pin K38 = GT103_AVCCAUXRX1;
	pin K39 = GT103_RXN1;
	pin L1 = GT112_VTRX1;
	pin L2 = GT112_GNDA;
	pin L3 = IOB_10_32;
	pin L4 = IOB_10_26;
	pin L5 = IOB_10_37;
	pin L6 = IOB_10_31;
	pin L7 = VCCO10;
	pin L8 = IOB_10_57;
	pin L9 = VCCINT;
	pin L10 = IOB_6_44;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = IOB_1_9;
	pin L17 = VCCO1;
	pin L18 = IOB_1_33;
	pin L19 = IOB_3_12;
	pin L20 = IOB_3_6;
	pin L21 = IOB_3_7;
	pin L22 = GND;
	pin L23 = IOB_1_26;
	pin L24 = IOB_1_15;
	pin L25 = VCCINT;
	pin L26 = IOB_5_9;
	pin L27 = VCCO5;
	pin L28 = IOB_5_60;
	pin L29 = IOB_5_58;
	pin L30 = IOB_5_22;
	pin L31 = IOB_5_23;
	pin L32 = GND;
	pin L33 = IOB_9_33;
	pin L34 = IOB_9_43;
	pin L35 = IOB_9_20;
	pin L36 = IOB_13_56;
	pin L37 = VCCO9;
	pin L38 = GT103_GNDA;
	pin L39 = GT103_VTRX1;
	pin M1 = GT112_TXP1;
	pin M2 = GT112_VTTX1;
	pin M3 = IOB_10_29;
	pin M4 = VCCO10;
	pin M5 = IOB_10_36;
	pin M6 = IOB_10_30;
	pin M7 = IOB_10_56;
	pin M8 = VCCAUX;
	pin M9 = GND;
	pin M10 = IOB_10_61;
	pin M11 = IOB_10_62;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = IOB_1_8;
	pin M17 = IOB_1_36;
	pin M18 = IOB_1_32;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = IOB_1_47;
	pin M22 = VCCINT;
	pin M23 = IOB_1_27;
	pin M24 = VCCO1;
	pin M25 = IOB_1_3;
	pin M26 = IOB_5_8;
	pin M27 = IOB_5_12;
	pin M28 = IOB_5_13;
	pin M29 = GND;
	pin M30 = VCCAUX;
	pin M31 = IOB_9_36;
	pin M32 = IOB_9_34;
	pin M33 = IOB_9_30;
	pin M34 = VCCO9;
	pin M35 = IOB_9_21;
	pin M36 = IOB_13_57;
	pin M37 = IOB_13_62;
	pin M38 = GT103_VTTX1;
	pin M39 = GT103_TXP1;
	pin N1 = GT112_TXN1;
	pin N2 = GT112_GNDA;
	pin N3 = IOB_10_28;
	pin N4 = IOB_10_19;
	pin N5 = IOB_10_25;
	pin N6 = GND;
	pin N7 = IOB_10_23;
	pin N8 = IOB_10_34;
	pin N9 = IOB_10_35;
	pin N10 = IOB_10_60;
	pin N11 = VCCO10;
	pin N12 = IOB_10_63;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = IOB_1_37;
	pin N19 = IOB_1_45;
	pin N20 = IOB_1_46;
	pin N21 = VCCO1;
	pin N22 = IOB_1_30;
	pin N23 = IOB_1_31;
	pin N24 = IOB_1_2;
	pin N25 = VCCINT;
	pin N26 = GND;
	pin N27 = VCCINT;
	pin N28 = GND;
	pin N29 = VCCINT;
	pin N30 = IOB_9_37;
	pin N31 = VCCO9;
	pin N32 = IOB_9_35;
	pin N33 = IOB_9_31;
	pin N34 = IOB_9_16;
	pin N35 = IOB_9_17;
	pin N36 = GND;
	pin N37 = IOB_13_63;
	pin N38 = GT103_GNDA;
	pin N39 = GT103_TXN1;
	pin P1 = GT112_TXP0;
	pin P2 = GT112_AVCCAUXTX;
	pin P3 = GND;
	pin P4 = IOB_10_18;
	pin P5 = IOB_10_24;
	pin P6 = IOB_10_21;
	pin P7 = IOB_10_22;
	pin P8 = VCCO10;
	pin P9 = IOB_10_44;
	pin P10 = IOB_10_45;
	pin P11 = IOB_10_55;
	pin P12 = IOB_10_51;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_1_40;
	pin P18 = VCCO1;
	pin P19 = IOB_1_44;
	pin P20 = VCCINT;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = GND;
	pin P24 = VCCINT;
	pin P25 = GND;
	pin P26 = VCCINT;
	pin P27 = GND;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_9_24;
	pin P31 = IOB_9_25;
	pin P32 = IOB_9_26;
	pin P33 = GND;
	pin P34 = VCCINT;
	pin P35 = IOB_13_52;
	pin P36 = IOB_13_58;
	pin P37 = IOB_13_54;
	pin P38 = GT103_AVCCAUXTX;
	pin P39 = GT103_TXP0;
	pin R1 = GT112_TXN0;
	pin R2 = GT112_VTTX0;
	pin R3 = IOB_10_7;
	pin R4 = IOB_10_13;
	pin R5 = VCCO10;
	pin R6 = IOB_10_20;
	pin R7 = IOB_10_16;
	pin R8 = IOB_10_17;
	pin R9 = VCCAUX;
	pin R10 = GND;
	pin R11 = IOB_10_54;
	pin R12 = IOB_10_50;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = IOB_1_41;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = GND;
	pin R23 = VCCINT;
	pin R24 = GND;
	pin R25 = VCCINT;
	pin R26 = GND;
	pin R27 = VCCINT;
	pin R28 = GND;
	pin R29 = VCCAUX;
	pin R30 = GND;
	pin R31 = IOB_9_23;
	pin R32 = IOB_9_27;
	pin R33 = IOB_9_19;
	pin R34 = IOB_13_53;
	pin R35 = VCCO13;
	pin R36 = IOB_13_59;
	pin R37 = IOB_13_55;
	pin R38 = GT103_VTTX0;
	pin R39 = GT103_TXN0;
	pin T1 = GT112_VTRX0;
	pin T2 = GT112_GNDA;
	pin T3 = IOB_10_6;
	pin T4 = IOB_10_12;
	pin T5 = IOB_10_2;
	pin T6 = IOB_10_3;
	pin T7 = GND;
	pin T8 = IOB_10_5;
	pin T9 = IOB_10_8;
	pin T10 = IOB_10_9;
	pin T11 = IOB_10_15;
	pin T12 = VCCO10;
	pin T13 = IOB_10_11;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = GND;
	pin T26 = VCCINT;
	pin T27 = GND;
	pin T28 = VCCINT;
	pin T29 = IOB_9_14;
	pin T30 = IOB_9_15;
	pin T31 = IOB_9_22;
	pin T32 = VCCO9;
	pin T33 = IOB_9_18;
	pin T34 = IOB_13_48;
	pin T35 = IOB_13_49;
	pin T36 = IOB_13_50;
	pin T37 = GND;
	pin T38 = GT103_GNDA;
	pin T39 = GT103_VTRX0;
	pin U1 = GT112_RXP0;
	pin U2 = GT112_AVCCAUXMGT;
	pin U3 = IOB_14_60;
	pin U4 = GND;
	pin U5 = IOB_14_62;
	pin U6 = IOB_14_63;
	pin U7 = VCCAUX;
	pin U8 = IOB_10_4;
	pin U9 = VCCO10;
	pin U10 = IOB_10_1;
	pin U11 = IOB_10_14;
	pin U12 = IOB_10_10;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = IOB_14_59;
	pin U16 = IOB_14_51;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = IOB_9_8;
	pin U27 = IOB_9_9;
	pin U28 = IOB_9_6;
	pin U29 = VCCO9;
	pin U30 = IOB_9_10;
	pin U31 = IOB_9_11;
	pin U32 = IOB_9_12;
	pin U33 = IOB_9_13;
	pin U34 = GND;
	pin U35 = IOB_13_44;
	pin U36 = IOB_13_51;
	pin U37 = IOB_13_46;
	pin U38 = GT103_AVCCAUXMGT;
	pin U39 = GT103_RXP0;
	pin V1 = GT112_RXN0;
	pin V2 = GT112_AVCCAUXRX0;
	pin V3 = IOB_14_61;
	pin V4 = IOB_14_56;
	pin V5 = IOB_14_52;
	pin V6 = VCCO14;
	pin V7 = IOB_14_48;
	pin V8 = VCCINT;
	pin V9 = IOB_10_0;
	pin V10 = VCCAUX;
	pin V11 = GND;
	pin V12 = IOB_14_42;
	pin V13 = IOB_14_43;
	pin V14 = IOB_14_58;
	pin V15 = IOB_14_35;
	pin V16 = VCCO14;
	pin V17 = IOB_14_50;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = HSWAP_EN;
	pin V24 = INIT_B;
	pin V25 = IOB_9_4;
	pin V26 = VCCO9;
	pin V27 = IOB_9_0;
	pin V28 = IOB_9_7;
	pin V29 = IOB_9_2;
	pin V30 = IOB_9_3;
	pin V31 = GND;
	pin V32 = VCCAUX;
	pin V33 = IOB_13_42;
	pin V34 = IOB_13_43;
	pin V35 = IOB_13_45;
	pin V36 = VCCO13;
	pin V37 = IOB_13_47;
	pin V38 = GT103_AVCCAUXRX0;
	pin V39 = GT103_RXN0;
	pin W1 = NC;
	pin W2 = GT113_GNDA;
	pin W3 = VCCO14;
	pin W4 = IOB_14_57;
	pin W5 = IOB_14_53;
	pin W6 = IOB_14_54;
	pin W7 = IOB_14_49;
	pin W8 = GND;
	pin W9 = IOB_14_36;
	pin W10 = IOB_14_38;
	pin W11 = IOB_14_18;
	pin W12 = IOB_14_19;
	pin W13 = VCCO14;
	pin W14 = IOB_14_23;
	pin W15 = IOB_14_34;
	pin W16 = IOB_14_26;
	pin W17 = IOB_14_27;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = CCLK;
	pin W21 = VCCAUX;
	pin W22 = PROG_B;
	pin W23 = VCCO0;
	pin W24 = VCC_BATT;
	pin W25 = VCCINT;
	pin W26 = IOB_9_5;
	pin W27 = IOB_9_1;
	pin W28 = GND;
	pin W29 = IOB_13_26;
	pin W30 = IOB_13_27;
	pin W31 = VCCINT;
	pin W32 = IOB_13_37;
	pin W33 = VCCO13;
	pin W34 = IOB_13_34;
	pin W35 = IOB_13_35;
	pin W36 = IOB_13_39;
	pin W37 = IOB_13_41;
	pin W38 = GT103_GNDA;
	pin W39 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_14_44;
	pin Y4 = IOB_14_45;
	pin Y5 = GND;
	pin Y6 = IOB_14_55;
	pin Y7 = IOB_14_32;
	pin Y8 = IOB_14_33;
	pin Y9 = IOB_14_37;
	pin Y10 = VCCO14;
	pin Y11 = IOB_14_39;
	pin Y12 = IOB_14_10;
	pin Y13 = IOB_14_11;
	pin Y14 = IOB_14_22;
	pin Y15 = GND;
	pin Y16 = DIN;
	pin Y17 = CSI_B;
	pin Y18 = RDWR_B;
	pin Y19 = DONE;
	pin Y20 = VCCO0;
	pin Y21 = PWRDWN_B;
	pin Y22 = M2;
	pin Y23 = M0;
	pin Y24 = M1;
	pin Y25 = GND;
	pin Y26 = IOB_13_12;
	pin Y27 = IOB_13_0;
	pin Y28 = VCCINT;
	pin Y29 = IOB_13_2;
	pin Y30 = VCCO13;
	pin Y31 = IOB_13_22;
	pin Y32 = IOB_13_23;
	pin Y33 = IOB_13_36;
	pin Y34 = IOB_13_33;
	pin Y35 = GND;
	pin Y36 = IOB_13_38;
	pin Y37 = IOB_13_40;
	pin Y38 = NC;
	pin Y39 = NC;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = GND;
	pin AA4 = IOB_14_40;
	pin AA5 = IOB_14_41;
	pin AA6 = IOB_14_20;
	pin AA7 = VCCO14;
	pin AA8 = IOB_14_8;
	pin AA9 = IOB_14_9;
	pin AA10 = IOB_14_2;
	pin AA11 = IOB_14_3;
	pin AA12 = GND;
	pin AA13 = IOB_12_58;
	pin AA14 = IOB_12_59;
	pin AA15 = VCCINT;
	pin AA16 = TMS;
	pin AA17 = VCCO0;
	pin AA18 = TCK;
	pin AA19 = VCCAUX;
	pin AA20 = DOUT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = IOB_13_20;
	pin AA24 = IOB_13_16;
	pin AA25 = IOB_13_17;
	pin AA26 = IOB_13_13;
	pin AA27 = VCCO13;
	pin AA28 = IOB_13_1;
	pin AA29 = IOB_13_3;
	pin AA30 = IOB_13_10;
	pin AA31 = IOB_13_11;
	pin AA32 = GND;
	pin AA33 = IOB_13_19;
	pin AA34 = IOB_13_32;
	pin AA35 = IOB_13_29;
	pin AA36 = IOB_13_31;
	pin AA37 = VCCO13;
	pin AA38 = NC;
	pin AA39 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_14_46;
	pin AB4 = VCCO14;
	pin AB5 = IOB_14_28;
	pin AB6 = VCCINT;
	pin AB7 = IOB_14_21;
	pin AB8 = VCCAUX;
	pin AB9 = GND;
	pin AB10 = IOB_12_61;
	pin AB11 = IOB_12_62;
	pin AB12 = IOB_12_63;
	pin AB13 = IOB_12_50;
	pin AB14 = VCCO12;
	pin AB15 = IOB_12_42;
	pin AB16 = TDO;
	pin AB17 = TDI;
	pin AB18 = VCCINT;
	pin AB19 = GND;
	pin AB20 = VCCINT;
	pin AB21 = GND;
	pin AB22 = VCCINT;
	pin AB23 = IOB_13_21;
	pin AB24 = VCCO13;
	pin AB25 = IOB_13_4;
	pin AB26 = IOB_13_5;
	pin AB27 = IOB_13_6;
	pin AB28 = IOB_13_7;
	pin AB29 = GND;
	pin AB30 = VCCAUX;
	pin AB31 = IOB_11_56;
	pin AB32 = VCCINT;
	pin AB33 = IOB_13_18;
	pin AB34 = VCCO13;
	pin AB35 = IOB_13_28;
	pin AB36 = IOB_13_30;
	pin AB37 = IOB_13_25;
	pin AB38 = NC;
	pin AB39 = NC;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = IOB_14_47;
	pin AC4 = IOB_14_24;
	pin AC5 = IOB_14_29;
	pin AC6 = GND;
	pin AC7 = IOB_12_48;
	pin AC8 = IOB_12_56;
	pin AC9 = IOB_12_57;
	pin AC10 = IOB_12_60;
	pin AC11 = VCCO12;
	pin AC12 = IOB_12_55;
	pin AC13 = IOB_12_51;
	pin AC14 = IOB_12_43;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = VCCINT;
	pin AC18 = GND;
	pin AC19 = VCCINT;
	pin AC20 = GND;
	pin AC21 = VCCINT;
	pin AC22 = GND;
	pin AC23 = VCCINT;
	pin AC24 = IOB_13_8;
	pin AC25 = IOB_13_9;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = IOB_11_61;
	pin AC29 = IOB_11_62;
	pin AC30 = IOB_11_63;
	pin AC31 = VCCO11;
	pin AC32 = IOB_11_57;
	pin AC33 = VCCAUX;
	pin AC34 = IOB_13_14;
	pin AC35 = IOB_13_15;
	pin AC36 = GND;
	pin AC37 = IOB_13_24;
	pin AC38 = NC;
	pin AC39 = NC;
	pin AD1 = NC;
	pin AD2 = NC;
	pin AD3 = GND;
	pin AD4 = IOB_14_25;
	pin AD5 = IOB_14_12;
	pin AD6 = IOB_14_13;
	pin AD7 = IOB_12_49;
	pin AD8 = VCCO12;
	pin AD9 = IOB_12_52;
	pin AD10 = IOB_12_53;
	pin AD11 = IOB_12_54;
	pin AD12 = VCCINT;
	pin AD13 = GND;
	pin AD14 = VCCINT;
	pin AD15 = GND;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = VCCINT;
	pin AD19 = GND;
	pin AD20 = VCCINT;
	pin AD21 = GND;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = GND;
	pin AD26 = VCCINT;
	pin AD27 = IOB_11_60;
	pin AD28 = VCCO11;
	pin AD29 = IOB_11_51;
	pin AD30 = IOB_11_54;
	pin AD31 = IOB_11_55;
	pin AD32 = IOB_11_46;
	pin AD33 = GND;
	pin AD34 = IOB_11_58;
	pin AD35 = IOB_11_59;
	pin AD36 = IOB_11_48;
	pin AD37 = IOB_11_52;
	pin AD38 = NC;
	pin AD39 = NC;
	pin AE1 = NC;
	pin AE2 = NC;
	pin AE3 = IOB_14_16;
	pin AE4 = IOB_14_30;
	pin AE5 = VCCO14;
	pin AE6 = IOB_14_1;
	pin AE7 = IOB_12_44;
	pin AE8 = IOB_12_45;
	pin AE9 = VCCAUX;
	pin AE10 = GND;
	pin AE11 = VCCINT;
	pin AE12 = GND;
	pin AE13 = VCCINT;
	pin AE14 = GND;
	pin AE15 = VCCINT;
	pin AE16 = GND;
	pin AE17 = VCCINT;
	pin AE18 = GND;
	pin AE19 = VCCINT;
	pin AE20 = GND;
	pin AE21 = VCCINT;
	pin AE22 = IOB_2_30;
	pin AE23 = VCCINT;
	pin AE24 = GND;
	pin AE25 = VCCINT;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = IOB_11_14;
	pin AE29 = IOB_11_50;
	pin AE30 = GND;
	pin AE31 = VCCAUX;
	pin AE32 = IOB_11_47;
	pin AE33 = IOB_11_34;
	pin AE34 = IOB_11_41;
	pin AE35 = VCCO11;
	pin AE36 = IOB_11_49;
	pin AE37 = IOB_11_53;
	pin AE38 = NC;
	pin AE39 = NC;
	pin AF1 = NC;
	pin AF2 = NC;
	pin AF3 = IOB_14_17;
	pin AF4 = IOB_14_31;
	pin AF5 = IOB_14_0;
	pin AF6 = VCCINT;
	pin AF7 = GND;
	pin AF8 = IOB_12_46;
	pin AF9 = IOB_12_47;
	pin AF10 = IOB_12_26;
	pin AF11 = GND;
	pin AF12 = VCCINT;
	pin AF13 = GND;
	pin AF14 = VCCINT;
	pin AF15 = GND;
	pin AF16 = VCCINT;
	pin AF17 = GND;
	pin AF18 = VCCINT;
	pin AF19 = GND;
	pin AF20 = VCCINT;
	pin AF21 = IOB_2_18;
	pin AF22 = VCCO2;
	pin AF23 = IOB_2_31;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = GND;
	pin AF28 = IOB_11_0;
	pin AF29 = IOB_11_15;
	pin AF30 = IOB_11_23;
	pin AF31 = IOB_11_37;
	pin AF32 = VCCO11;
	pin AF33 = IOB_11_35;
	pin AF34 = IOB_11_40;
	pin AF35 = IOB_11_45;
	pin AF36 = IOB_11_43;
	pin AF37 = GND;
	pin AF38 = NC;
	pin AF39 = NC;
	pin AG1 = NC;
	pin AG2 = NC;
	pin AG3 = IOB_14_4;
	pin AG4 = GND;
	pin AG5 = IOB_12_40;
	pin AG6 = IOB_12_41;
	pin AG7 = IOB_12_28;
	pin AG8 = IOB_12_16;
	pin AG9 = VCCO12;
	pin AG10 = IOB_12_27;
	pin AG11 = VCCINT;
	pin AG12 = GND;
	pin AG13 = VCCINT;
	pin AG14 = GND;
	pin AG15 = VCCINT;
	pin AG16 = IOB_2_40;
	pin AG17 = IOB_2_41;
	pin AG18 = IOB_2_29;
	pin AG19 = VCCO2;
	pin AG20 = IOB_2_17;
	pin AG21 = IOB_2_22;
	pin AG22 = IOB_2_19;
	pin AG23 = VCCINT;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = GND;
	pin AG27 = VCCINT;
	pin AG28 = IOB_11_1;
	pin AG29 = VCCO11;
	pin AG30 = IOB_11_22;
	pin AG31 = IOB_11_36;
	pin AG32 = IOB_11_30;
	pin AG33 = IOB_11_31;
	pin AG34 = GND;
	pin AG35 = IOB_11_44;
	pin AG36 = IOB_11_42;
	pin AG37 = IOB_11_39;
	pin AG38 = NC;
	pin AG39 = NC;
	pin AH1 = NC;
	pin AH2 = NC;
	pin AH3 = IOB_14_5;
	pin AH4 = IOB_14_14;
	pin AH5 = IOB_12_36;
	pin AH6 = VCCO12;
	pin AH7 = IOB_12_29;
	pin AH8 = IOB_12_17;
	pin AH9 = IOB_12_10;
	pin AH10 = IOB_12_11;
	pin AH11 = GND;
	pin AH12 = IOB_8_22;
	pin AH13 = IOB_8_62;
	pin AH14 = IOB_8_63;
	pin AH15 = IOB_2_8;
	pin AH16 = VCCO2;
	pin AH17 = IOB_2_28;
	pin AH18 = VCCINT;
	pin AH19 = IOB_2_16;
	pin AH20 = VCCINT;
	pin AH21 = GND;
	pin AH22 = IOB_2_23;
	pin AH23 = IOB_2_46;
	pin AH24 = IOB_2_47;
	pin AH25 = GND;
	pin AH26 = VCCINT;
	pin AH27 = GND;
	pin AH28 = VCCINT;
	pin AH29 = IOB_11_8;
	pin AH30 = IOB_11_9;
	pin AH31 = GND;
	pin AH32 = VCCAUX;
	pin AH33 = IOB_11_19;
	pin AH34 = IOB_11_29;
	pin AH35 = IOB_11_33;
	pin AH36 = VCCO11;
	pin AH37 = IOB_11_38;
	pin AH38 = NC;
	pin AH39 = NC;
	pin AJ1 = NC;
	pin AJ2 = NC;
	pin AJ3 = VCCO14;
	pin AJ4 = IOB_14_15;
	pin AJ5 = IOB_12_37;
	pin AJ6 = IOB_12_20;
	pin AJ7 = IOB_12_12;
	pin AJ8 = GND;
	pin AJ9 = IOB_8_24;
	pin AJ10 = IOB_8_25;
	pin AJ11 = IOB_8_0;
	pin AJ12 = IOB_8_23;
	pin AJ13 = VCCO8;
	pin AJ14 = IOB_8_35;
	pin AJ15 = VCCINT;
	pin AJ16 = IOB_2_9;
	pin AJ17 = IOB_2_44;
	pin AJ18 = GND;
	pin AJ19 = IOB_4_4;
	pin AJ20 = IOB_4_2;
	pin AJ21 = IOB_4_3;
	pin AJ22 = IOB_2_34;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_2_3;
	pin AJ25 = VCCINT;
	pin AJ26 = GND;
	pin AJ27 = VCCINT;
	pin AJ28 = GND;
	pin AJ29 = VCCINT;
	pin AJ30 = IOB_7_23;
	pin AJ31 = VCCINT;
	pin AJ32 = IOB_11_18;
	pin AJ33 = VCCO11;
	pin AJ34 = IOB_11_28;
	pin AJ35 = IOB_11_32;
	pin AJ36 = IOB_11_25;
	pin AJ37 = IOB_11_27;
	pin AJ38 = NC;
	pin AJ39 = NC;
	pin AK1 = GT110_GNDA;
	pin AK2 = NC;
	pin AK3 = IOB_14_6;
	pin AK4 = IOB_14_7;
	pin AK5 = GND;
	pin AK6 = IOB_12_21;
	pin AK7 = IOB_12_13;
	pin AK8 = IOB_12_0;
	pin AK9 = IOB_8_36;
	pin AK10 = VCCO8;
	pin AK11 = IOB_8_1;
	pin AK12 = IOB_8_26;
	pin AK13 = IOB_8_27;
	pin AK14 = IOB_8_34;
	pin AK15 = GND;
	pin AK16 = IOB_2_12;
	pin AK17 = IOB_2_45;
	pin AK18 = VCCAUX;
	pin AK19 = IOB_4_5;
	pin AK20 = VCCO4;
	pin AK21 = IOB_4_7;
	pin AK22 = VCCINT;
	pin AK23 = IOB_2_35;
	pin AK24 = IOB_2_2;
	pin AK25 = GND;
	pin AK26 = VCCINT;
	pin AK27 = IOB_7_33;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_7_1;
	pin AK30 = VCCO7;
	pin AK31 = IOB_7_22;
	pin AK32 = IOB_11_2;
	pin AK33 = IOB_11_3;
	pin AK34 = IOB_11_17;
	pin AK35 = GND;
	pin AK36 = IOB_11_24;
	pin AK37 = IOB_11_26;
	pin AK38 = NC;
	pin AK39 = GT105_GNDA;
	pin AL1 = GT110_RXP1;
	pin AL2 = GT110_GNDA;
	pin AL3 = IOB_12_32;
	pin AL4 = IOB_12_33;
	pin AL5 = IOB_12_24;
	pin AL6 = IOB_12_30;
	pin AL7 = VCCO12;
	pin AL8 = IOB_12_1;
	pin AL9 = IOB_8_37;
	pin AL10 = IOB_8_20;
	pin AL11 = IOB_8_9;
	pin AL12 = GND;
	pin AL13 = IOB_8_15;
	pin AL14 = IOB_8_38;
	pin AL15 = VCCAUX;
	pin AL16 = IOB_2_13;
	pin AL17 = VCCO2;
	pin AL18 = IOB_2_32;
	pin AL19 = IOB_4_8;
	pin AL20 = IOB_4_9;
	pin AL21 = IOB_4_6;
	pin AL22 = GND;
	pin AL23 = IOB_2_6;
	pin AL24 = IOB_2_7;
	pin AL25 = VCCAUX;
	pin AL26 = IOB_7_32;
	pin AL27 = VCCO7;
	pin AL28 = IOB_7_16;
	pin AL29 = IOB_7_0;
	pin AL30 = IOB_7_7;
	pin AL31 = IOB_7_19;
	pin AL32 = GND;
	pin AL33 = VCCAUX;
	pin AL34 = IOB_11_16;
	pin AL35 = IOB_11_7;
	pin AL36 = IOB_11_21;
	pin AL37 = VCCO11;
	pin AL38 = GT105_GNDA;
	pin AL39 = GT105_RXP1;
	pin AM1 = GT110_RXN1;
	pin AM2 = GT110_AVCCAUXRX1;
	pin AM3 = IOB_12_38;
	pin AM4 = VCCO12;
	pin AM5 = IOB_12_25;
	pin AM6 = IOB_12_31;
	pin AM7 = IOB_12_6;
	pin AM8 = IOB_12_7;
	pin AM9 = GND;
	pin AM10 = IOB_8_21;
	pin AM11 = IOB_8_8;
	pin AM12 = VCCAUX;
	pin AM13 = IOB_8_14;
	pin AM14 = VCCO8;
	pin AM15 = IOB_8_39;
	pin AM16 = IOB_2_0;
	pin AM17 = IOB_2_1;
	pin AM18 = IOB_2_33;
	pin AM19 = GND;
	pin AM20 = IOB_4_0;
	pin AM21 = IOB_4_1;
	pin AM22 = IOB_4_11;
	pin AM23 = IOB_2_10;
	pin AM24 = VCCO2;
	pin AM25 = IOB_2_15;
	pin AM26 = IOB_7_36;
	pin AM27 = IOB_7_37;
	pin AM28 = IOB_7_17;
	pin AM29 = GND;
	pin AM30 = IOB_7_6;
	pin AM31 = IOB_7_18;
	pin AM32 = IOB_7_27;
	pin AM33 = IOB_11_5;
	pin AM34 = VCCO11;
	pin AM35 = IOB_11_6;
	pin AM36 = IOB_11_20;
	pin AM37 = IOB_11_11;
	pin AM38 = GT105_AVCCAUXRX1;
	pin AM39 = GT105_RXN1;
	pin AN1 = GT110_VTRX1;
	pin AN2 = GT110_GNDA;
	pin AN3 = IOB_12_39;
	pin AN4 = IOB_12_34;
	pin AN5 = IOB_12_4;
	pin AN6 = GND;
	pin AN7 = IOB_8_48;
	pin AN8 = IOB_8_49;
	pin AN9 = IOB_8_40;
	pin AN10 = IOB_8_28;
	pin AN11 = VCCO8;
	pin AN12 = IOB_8_18;
	pin AN13 = IOB_8_19;
	pin AN14 = IOB_8_31;
	pin AN15 = IOB_8_43;
	pin AN16 = GND;
	pin AN17 = IOB_2_36;
	pin AN18 = IOB_2_37;
	pin AN19 = IOB_2_20;
	pin AN20 = IOB_4_13;
	pin AN21 = VCCO4;
	pin AN22 = IOB_4_10;
	pin AN23 = IOB_2_39;
	pin AN24 = IOB_2_11;
	pin AN25 = IOB_2_14;
	pin AN26 = GND;
	pin AN27 = IOB_7_20;
	pin AN28 = IOB_7_21;
	pin AN29 = IOB_7_9;
	pin AN30 = IOB_7_3;
	pin AN31 = VCCO7;
	pin AN32 = IOB_7_26;
	pin AN33 = IOB_11_4;
	pin AN34 = IOB_11_12;
	pin AN35 = IOB_11_13;
	pin AN36 = GND;
	pin AN37 = IOB_11_10;
	pin AN38 = GT105_GNDA;
	pin AN39 = GT105_VTRX1;
	pin AP1 = GT110_TXP1;
	pin AP2 = GT110_VTTX1;
	pin AP3 = GND;
	pin AP4 = IOB_12_35;
	pin AP5 = IOB_12_5;
	pin AP6 = IOB_12_18;
	pin AP7 = IOB_8_60;
	pin AP8 = VCCO8;
	pin AP9 = IOB_8_41;
	pin AP10 = IOB_8_29;
	pin AP11 = IOB_8_13;
	pin AP12 = IOB_8_5;
	pin AP13 = GND;
	pin AP14 = IOB_8_30;
	pin AP15 = IOB_8_42;
	pin AP16 = IOB_8_51;
	pin AP17 = IOB_2_4;
	pin AP18 = VCCO2;
	pin AP19 = IOB_2_21;
	pin AP20 = IOB_4_12;
	pin AP21 = IOB_4_14;
	pin AP22 = IOB_4_15;
	pin AP23 = GND;
	pin AP24 = IOB_7_52;
	pin AP25 = IOB_7_53;
	pin AP26 = IOB_7_44;
	pin AP27 = IOB_7_40;
	pin AP28 = VCCO7;
	pin AP29 = IOB_7_8;
	pin AP30 = IOB_7_2;
	pin AP31 = IOB_7_11;
	pin AP32 = IOB_7_31;
	pin AP33 = GND;
	pin AP34 = IOB_7_50;
	pin AP35 = IOB_7_51;
	pin AP36 = IOB_7_55;
	pin AP37 = IOB_7_63;
	pin AP38 = GT105_VTTX1;
	pin AP39 = GT105_TXP1;
	pin AR1 = GT110_TXN1;
	pin AR2 = GT110_GNDA;
	pin AR3 = IOB_12_8;
	pin AR4 = IOB_12_22;
	pin AR5 = VCCO12;
	pin AR6 = IOB_12_19;
	pin AR7 = IOB_8_61;
	pin AR8 = IOB_8_52;
	pin AR9 = IOB_8_44;
	pin AR10 = GND;
	pin AR11 = IOB_8_12;
	pin AR12 = IOB_8_4;
	pin AR13 = IOB_8_10;
	pin AR14 = IOB_8_11;
	pin AR15 = VCCO8;
	pin AR16 = IOB_8_50;
	pin AR17 = IOB_2_5;
	pin AR18 = IOB_2_24;
	pin AR19 = IOB_2_25;
	pin AR20 = GND;
	pin AR21 = IOB_2_26;
	pin AR22 = IOB_2_27;
	pin AR23 = IOB_2_38;
	pin AR24 = IOB_7_60;
	pin AR25 = VCCO7;
	pin AR26 = IOB_7_45;
	pin AR27 = IOB_7_41;
	pin AR28 = IOB_7_24;
	pin AR29 = IOB_7_13;
	pin AR30 = GND;
	pin AR31 = IOB_7_10;
	pin AR32 = IOB_7_30;
	pin AR33 = IOB_7_35;
	pin AR34 = IOB_7_43;
	pin AR35 = VCCO7;
	pin AR36 = IOB_7_54;
	pin AR37 = IOB_7_62;
	pin AR38 = GT105_GNDA;
	pin AR39 = GT105_TXN1;
	pin AT1 = GT110_TXP0;
	pin AT2 = GT110_AVCCAUXTX;
	pin AT3 = IOB_12_9;
	pin AT4 = IOB_12_23;
	pin AT5 = IOB_12_14;
	pin AT6 = IOB_12_2;
	pin AT7 = GND;
	pin AT8 = IOB_8_53;
	pin AT9 = IOB_8_45;
	pin AT10 = IOB_8_32;
	pin AT11 = IOB_8_17;
	pin AT12 = VCCO8;
	pin AT13 = IOB_8_6;
	pin AT14 = IOB_8_7;
	pin AT15 = IOB_8_47;
	pin AT16 = IOB_8_55;
	pin AT17 = GND;
	pin AT18 = IOB_8_59;
	pin AT19 = SYSMON0_AVDD;
	pin AT20 = SYSMON0_VREFP;
	pin AT21 = SYSMON0_VREFN;
	pin AT22 = VCCO2;
	pin AT23 = IOB_2_43;
	pin AT24 = IOB_7_61;
	pin AT25 = IOB_7_56;
	pin AT26 = IOB_7_48;
	pin AT27 = GND;
	pin AT28 = IOB_7_25;
	pin AT29 = IOB_7_12;
	pin AT30 = IOB_7_5;
	pin AT31 = IOB_7_15;
	pin AT32 = VCCO7;
	pin AT33 = IOB_7_34;
	pin AT34 = IOB_7_42;
	pin AT35 = IOB_7_47;
	pin AT36 = IOB_7_59;
	pin AT37 = GND;
	pin AT38 = GT105_AVCCAUXTX;
	pin AT39 = GT105_TXP0;
	pin AU1 = GT110_TXN0;
	pin AU2 = GT110_VTTX0;
	pin AU3 = VCCO12;
	pin AU4 = GND;
	pin AU5 = IOB_12_15;
	pin AU6 = IOB_12_3;
	pin AU7 = IOB_8_56;
	pin AU8 = IOB_8_57;
	pin AU9 = VCCO8;
	pin AU10 = IOB_8_33;
	pin AU11 = IOB_8_16;
	pin AU12 = IOB_8_2;
	pin AU13 = IOB_8_3;
	pin AU14 = GND;
	pin AU15 = IOB_8_46;
	pin AU16 = IOB_8_54;
	pin AU17 = IOB_8_58;
	pin AU18 = VCCO2;
	pin AU19 = SYSMON0_AVSS;
	pin AU20 = SYSMON0_VP;
	pin AU21 = SYSMON0_VN;
	pin AU22 = GND;
	pin AU23 = IOB_2_42;
	pin AU24 = GND;
	pin AU25 = IOB_7_57;
	pin AU26 = IOB_7_49;
	pin AU27 = IOB_7_28;
	pin AU28 = IOB_7_29;
	pin AU29 = VCCO7;
	pin AU30 = IOB_7_4;
	pin AU31 = IOB_7_14;
	pin AU32 = IOB_7_38;
	pin AU33 = IOB_7_39;
	pin AU34 = GND;
	pin AU35 = IOB_7_46;
	pin AU36 = IOB_7_58;
	pin AU37 = VCCO7;
	pin AU38 = GT105_VTTX0;
	pin AU39 = GT105_TXN0;
	pin AV1 = GT110_GNDA;
	pin AV2 = GT110_VTRX0;
	pin AV3 = GT110_AVCCAUXMGT;
	pin AV4 = GT110_AVCCAUXRX0;
	pin AV5 = GT110_GNDA;
	pin AV6 = GT110_RTERM;
	pin AV7 = GT110_GNDA;
	pin AV8 = GT110_MGTVREF;
	pin AV9 = GT109_GNDA;
	pin AV10 = GT109_AVCCAUXRX1;
	pin AV11 = GT109_GNDA;
	pin AV12 = GT109_VTTX1;
	pin AV13 = GT109_GNDA;
	pin AV14 = GT109_GNDA;
	pin AV15 = GT109_AVCCAUXTX;
	pin AV16 = GT109_VTTX0;
	pin AV17 = GT109_GNDA;
	pin AV18 = GT109_AVCCAUXMGT;
	pin AV19 = GT109_AVCCAUXRX0;
	pin AV20 = GT109_GNDA;
	pin AV21 = GT106_AVCCAUXRX0;
	pin AV22 = GT106_AVCCAUXMGT;
	pin AV23 = GT105_GNDA;
	pin AV24 = GT106_VTTX0;
	pin AV25 = GT106_AVCCAUXTX;
	pin AV26 = GT105_GNDA;
	pin AV27 = GT106_GNDA;
	pin AV28 = GT106_VTTX1;
	pin AV29 = GT106_GNDA;
	pin AV30 = GT106_AVCCAUXRX1;
	pin AV31 = GT106_GNDA;
	pin AV32 = GT105_MGTVREF;
	pin AV33 = GT106_GNDA;
	pin AV34 = GT105_RTERM;
	pin AV35 = GT105_GNDA;
	pin AV36 = GT105_AVCCAUXRX0;
	pin AV37 = GT105_AVCCAUXMGT;
	pin AV38 = GT105_VTRX0;
	pin AV39 = GT105_GNDA;
	pin AW2 = GT110_GNDA;
	pin AW3 = GT110_RXP0;
	pin AW4 = GT110_RXN0;
	pin AW5 = GT110_GNDA;
	pin AW6 = GT110_CLKP0;
	pin AW7 = GT110_CLKN0;
	pin AW8 = GT110_GNDA;
	pin AW9 = GT109_RXP1;
	pin AW10 = GT109_RXN1;
	pin AW11 = GT109_VTRX1;
	pin AW12 = GT109_TXP1;
	pin AW13 = GT109_TXN1;
	pin AW14 = GT109_GNDA;
	pin AW15 = GT109_TXP0;
	pin AW16 = GT109_TXN0;
	pin AW17 = GT109_VTRX0;
	pin AW18 = GT109_RXP0;
	pin AW19 = GT109_RXN0;
	pin AW20 = GT105_GNDA;
	pin AW21 = GT106_RXN0;
	pin AW22 = GT106_RXP0;
	pin AW23 = GT106_VTRX0;
	pin AW24 = GT106_TXN0;
	pin AW25 = GT106_TXP0;
	pin AW26 = GT106_GNDA;
	pin AW27 = GT106_TXN1;
	pin AW28 = GT106_TXP1;
	pin AW29 = GT106_VTRX1;
	pin AW30 = GT106_RXN1;
	pin AW31 = GT106_RXP1;
	pin AW32 = GT106_GNDA;
	pin AW33 = GT105_CLKN0;
	pin AW34 = GT105_CLKP0;
	pin AW35 = GT106_GNDA;
	pin AW36 = GT105_RXN0;
	pin AW37 = GT105_RXP0;
	pin AW38 = GT105_GNDA;
}

// xc4vfx140-ff1517
bond BOND18 {
	pin A2 = GT113_GNDA;
	pin A3 = GT113_TXN0;
	pin A4 = GT113_TXP0;
	pin A5 = GT113_TXN1;
	pin A6 = GT113_TXP1;
	pin A7 = GT113_VTRX1;
	pin A8 = GT113_RXN1;
	pin A9 = GT113_RXP1;
	pin A10 = GT114_RXN0;
	pin A11 = GT114_RXP0;
	pin A12 = GT114_VTRX0;
	pin A13 = GT114_TXN0;
	pin A14 = GT114_TXP0;
	pin A15 = GT114_TXN1;
	pin A16 = GT114_TXP1;
	pin A17 = GT114_VTRX1;
	pin A18 = GT114_RXN1;
	pin A19 = GT114_RXP1;
	pin A20 = GT114_GNDA;
	pin A21 = GT101_RXP1;
	pin A22 = GT101_RXN1;
	pin A23 = GT101_VTRX1;
	pin A24 = GT101_TXP1;
	pin A25 = GT101_TXN1;
	pin A26 = GT101_TXP0;
	pin A27 = GT101_TXN0;
	pin A28 = GT101_VTRX0;
	pin A29 = GT101_RXP0;
	pin A30 = GT101_RXN0;
	pin A31 = GT102_RXP1;
	pin A32 = GT102_RXN1;
	pin A33 = GT102_VTRX1;
	pin A34 = GT102_TXP1;
	pin A35 = GT102_TXN1;
	pin A36 = GT102_TXP0;
	pin A37 = GT102_TXN0;
	pin A38 = GT102_GNDA;
	pin B1 = GT113_GNDA;
	pin B2 = GT113_VTRX0;
	pin B3 = GT113_VTTX0;
	pin B4 = GT113_AVCCAUXTX;
	pin B5 = GT113_GNDA;
	pin B6 = GT113_VTTX1;
	pin B7 = GT113_GNDA;
	pin B8 = GT113_AVCCAUXRX1;
	pin B9 = GT113_GNDA;
	pin B10 = GT114_AVCCAUXRX0;
	pin B11 = GT114_AVCCAUXMGT;
	pin B12 = GT114_GNDA;
	pin B13 = GT114_VTTX0;
	pin B14 = GT114_AVCCAUXTX;
	pin B15 = GT114_GNDA;
	pin B16 = GT114_VTTX1;
	pin B17 = GT114_GNDA;
	pin B18 = GT114_AVCCAUXRX1;
	pin B19 = GT114_GNDA;
	pin B20 = GT101_GNDA;
	pin B21 = GT101_GNDA;
	pin B22 = GT101_AVCCAUXRX1;
	pin B23 = GT101_GNDA;
	pin B24 = GT101_VTTX1;
	pin B25 = GT101_GNDA;
	pin B26 = GT101_AVCCAUXTX;
	pin B27 = GT101_VTTX0;
	pin B28 = GT101_GNDA;
	pin B29 = GT101_AVCCAUXMGT;
	pin B30 = GT101_AVCCAUXRX0;
	pin B31 = GT102_GNDA;
	pin B32 = GT102_AVCCAUXRX1;
	pin B33 = GT102_GNDA;
	pin B34 = GT102_VTTX1;
	pin B35 = GT102_GNDA;
	pin B36 = GT102_AVCCAUXTX;
	pin B37 = GT102_VTTX0;
	pin B38 = GT102_VTRX0;
	pin B39 = GT102_GNDA;
	pin C1 = GT113_RXP0;
	pin C2 = GT113_AVCCAUXMGT;
	pin C3 = VCCO6;
	pin C4 = IOB_6_5;
	pin C5 = IOB_6_13;
	pin C6 = GND;
	pin C7 = IOB_6_28;
	pin C8 = IOB_6_29;
	pin C9 = IOB_6_41;
	pin C10 = IOB_6_63;
	pin C11 = VCCO6;
	pin C12 = IOB_6_26;
	pin C13 = IOB_6_27;
	pin C14 = IOB_6_14;
	pin C15 = IOB_6_10;
	pin C16 = GND;
	pin C17 = IOB_1_24;
	pin C18 = IOB_1_25;
	pin C19 = SYSMON1_AVSS;
	pin C20 = SYSMON1_VP;
	pin C21 = SYSMON1_VN;
	pin C22 = GND;
	pin C23 = IOB_5_0;
	pin C24 = IOB_5_1;
	pin C25 = IOB_5_17;
	pin C26 = GND;
	pin C27 = IOB_5_62;
	pin C28 = IOB_5_63;
	pin C29 = IOB_5_46;
	pin C30 = IOB_5_34;
	pin C31 = VCCO5;
	pin C32 = IOB_5_2;
	pin C33 = IOB_5_3;
	pin C34 = IOB_9_60;
	pin C35 = IOB_9_56;
	pin C36 = GND;
	pin C37 = VCCO9;
	pin C38 = GT102_AVCCAUXMGT;
	pin C39 = GT102_RXP0;
	pin D1 = GT113_RXN0;
	pin D2 = GT113_AVCCAUXRX0;
	pin D3 = GND;
	pin D4 = IOB_6_4;
	pin D5 = IOB_6_12;
	pin D6 = IOB_6_17;
	pin D7 = IOB_6_25;
	pin D8 = VCCO6;
	pin D9 = IOB_6_40;
	pin D10 = IOB_6_62;
	pin D11 = IOB_6_51;
	pin D12 = IOB_6_38;
	pin D13 = GND;
	pin D14 = IOB_6_15;
	pin D15 = IOB_6_11;
	pin D16 = IOB_6_2;
	pin D17 = IOB_1_13;
	pin D18 = VCCO1;
	pin D19 = SYSMON1_AVDD;
	pin D20 = SYSMON1_VREFP;
	pin D21 = SYSMON1_VREFN;
	pin D22 = VCCO5;
	pin D23 = GND;
	pin D24 = IOB_5_5;
	pin D25 = IOB_5_16;
	pin D26 = IOB_5_29;
	pin D27 = IOB_5_41;
	pin D28 = VCCO5;
	pin D29 = IOB_5_47;
	pin D30 = IOB_5_35;
	pin D31 = IOB_5_26;
	pin D32 = IOB_5_14;
	pin D33 = GND;
	pin D34 = IOB_9_61;
	pin D35 = IOB_9_57;
	pin D36 = IOB_9_44;
	pin D37 = IOB_9_54;
	pin D38 = GT102_AVCCAUXRX0;
	pin D39 = GT102_RXN0;
	pin E1 = GT113_GNDA;
	pin E2 = GT113_GNDA;
	pin E3 = IOB_6_1;
	pin E4 = IOB_6_9;
	pin E5 = VCCO6;
	pin E6 = IOB_6_16;
	pin E7 = IOB_6_24;
	pin E8 = IOB_6_33;
	pin E9 = IOB_6_49;
	pin E10 = GND;
	pin E11 = IOB_6_50;
	pin E12 = IOB_6_39;
	pin E13 = IOB_6_30;
	pin E14 = IOB_6_18;
	pin E15 = VCCO6;
	pin E16 = IOB_6_3;
	pin E17 = IOB_1_12;
	pin E18 = DXN;
	pin E19 = DXP;
	pin E20 = GND;
	pin E21 = IOB_1_42;
	pin E22 = IOB_1_18;
	pin E23 = IOB_1_19;
	pin E24 = IOB_5_4;
	pin E25 = VCCO5;
	pin E26 = IOB_5_28;
	pin E27 = IOB_5_40;
	pin E28 = IOB_5_53;
	pin E29 = IOB_5_51;
	pin E30 = GND;
	pin E31 = IOB_5_27;
	pin E32 = IOB_5_15;
	pin E33 = IOB_5_6;
	pin E34 = IOB_9_52;
	pin E35 = VCCO9;
	pin E36 = IOB_9_45;
	pin E37 = IOB_9_55;
	pin E38 = GT102_GNDA;
	pin E39 = GT102_GNDA;
	pin F1 = GT113_CLKP0;
	pin F2 = GT113_GNDA;
	pin F3 = IOB_6_0;
	pin F4 = IOB_6_8;
	pin F5 = IOB_6_20;
	pin F6 = IOB_6_21;
	pin F7 = GND;
	pin F8 = IOB_6_32;
	pin F9 = IOB_6_48;
	pin F10 = IOB_6_57;
	pin F11 = IOB_6_55;
	pin F12 = VCCO6;
	pin F13 = IOB_6_31;
	pin F14 = IOB_6_19;
	pin F15 = IOB_6_6;
	pin F16 = IOB_6_7;
	pin F17 = GND;
	pin F18 = IOB_3_4;
	pin F19 = IOB_3_5;
	pin F20 = IOB_3_8;
	pin F21 = IOB_1_43;
	pin F22 = VCCO1;
	pin F23 = IOB_1_22;
	pin F24 = IOB_5_20;
	pin F25 = IOB_5_21;
	pin F26 = IOB_5_33;
	pin F27 = GND;
	pin F28 = IOB_5_52;
	pin F29 = IOB_5_50;
	pin F30 = IOB_5_38;
	pin F31 = IOB_5_30;
	pin F32 = VCCO5;
	pin F33 = IOB_5_7;
	pin F34 = IOB_9_53;
	pin F35 = IOB_9_58;
	pin F36 = IOB_9_50;
	pin F37 = GND;
	pin F38 = GT102_GNDA;
	pin F39 = GT102_CLKP0;
	pin G1 = GT113_CLKN0;
	pin G2 = GT113_GNDA;
	pin G3 = IOB_10_49;
	pin G4 = GND;
	pin G5 = IOB_10_46;
	pin G6 = IOB_10_47;
	pin G7 = IOB_10_59;
	pin G8 = IOB_6_37;
	pin G9 = VCCO6;
	pin G10 = IOB_6_56;
	pin G11 = IOB_6_54;
	pin G12 = IOB_6_42;
	pin G13 = IOB_6_34;
	pin G14 = GND;
	pin G15 = IOB_1_1;
	pin G16 = IOB_1_16;
	pin G17 = IOB_1_17;
	pin G18 = IOB_3_1;
	pin G19 = VCCO3;
	pin G20 = IOB_3_9;
	pin G21 = IOB_1_38;
	pin G22 = IOB_1_39;
	pin G23 = IOB_1_23;
	pin G24 = GND;
	pin G25 = IOB_5_25;
	pin G26 = IOB_5_32;
	pin G27 = IOB_5_45;
	pin G28 = IOB_5_57;
	pin G29 = VCCO5;
	pin G30 = IOB_5_39;
	pin G31 = IOB_5_31;
	pin G32 = IOB_5_10;
	pin G33 = IOB_5_11;
	pin G34 = GND;
	pin G35 = IOB_9_59;
	pin G36 = IOB_9_51;
	pin G37 = IOB_9_28;
	pin G38 = GT102_GNDA;
	pin G39 = GT102_CLKN0;
	pin H1 = GT113_GNDA;
	pin H2 = GT112_GNDA;
	pin H3 = IOB_10_48;
	pin H4 = IOB_10_41;
	pin H5 = IOB_10_39;
	pin H6 = VCCO10;
	pin H7 = IOB_10_58;
	pin H8 = IOB_6_36;
	pin H9 = IOB_6_53;
	pin H10 = IOB_6_61;
	pin H11 = GND;
	pin H12 = IOB_6_43;
	pin H13 = IOB_6_35;
	pin H14 = IOB_6_22;
	pin H15 = IOB_1_0;
	pin H16 = VCCO1;
	pin H17 = IOB_1_21;
	pin H18 = IOB_3_0;
	pin H19 = IOB_3_10;
	pin H20 = IOB_3_11;
	pin H21 = GND;
	pin H22 = IOB_1_34;
	pin H23 = IOB_1_6;
	pin H24 = IOB_1_7;
	pin H25 = IOB_5_24;
	pin H26 = VCCO5;
	pin H27 = IOB_5_44;
	pin H28 = IOB_5_56;
	pin H29 = IOB_5_54;
	pin H30 = IOB_5_42;
	pin H31 = GND;
	pin H32 = IOB_9_48;
	pin H33 = IOB_9_49;
	pin H34 = IOB_9_40;
	pin H35 = IOB_9_46;
	pin H36 = VCCO9;
	pin H37 = IOB_9_29;
	pin H38 = GT102_GNDA;
	pin H39 = GT102_GNDA;
	pin J1 = GT112_RXP1;
	pin J2 = GT112_GNDA;
	pin J3 = VCCO10;
	pin J4 = IOB_10_40;
	pin J5 = IOB_10_38;
	pin J6 = IOB_10_53;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = IOB_6_52;
	pin J10 = IOB_6_60;
	pin J11 = IOB_6_59;
	pin J12 = IOB_6_46;
	pin J13 = VCCO6;
	pin J14 = IOB_6_23;
	pin J15 = VCCAUX;
	pin J16 = IOB_1_5;
	pin J17 = IOB_1_20;
	pin J18 = GND;
	pin J19 = IOB_3_14;
	pin J20 = IOB_3_15;
	pin J21 = IOB_3_2;
	pin J22 = IOB_1_35;
	pin J23 = VCCO1;
	pin J24 = IOB_1_10;
	pin J25 = VCCAUX;
	pin J26 = IOB_5_37;
	pin J27 = IOB_5_49;
	pin J28 = GND;
	pin J29 = IOB_5_55;
	pin J30 = IOB_5_43;
	pin J31 = IOB_5_18;
	pin J32 = IOB_9_62;
	pin J33 = VCCO9;
	pin J34 = IOB_9_41;
	pin J35 = IOB_9_47;
	pin J36 = IOB_9_38;
	pin J37 = IOB_9_39;
	pin J38 = GT103_GNDA;
	pin J39 = GT103_RXP1;
	pin K1 = GT112_RXN1;
	pin K2 = GT112_AVCCAUXRX1;
	pin K3 = IOB_10_33;
	pin K4 = IOB_10_27;
	pin K5 = GND;
	pin K6 = IOB_10_52;
	pin K7 = IOB_10_42;
	pin K8 = IOB_10_43;
	pin K9 = IOB_6_45;
	pin K10 = VCCO6;
	pin K11 = IOB_6_58;
	pin K12 = VCCAUX;
	pin K13 = IOB_6_47;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_1_4;
	pin K17 = IOB_1_28;
	pin K18 = IOB_1_29;
	pin K19 = IOB_3_13;
	pin K20 = VCCO3;
	pin K21 = IOB_3_3;
	pin K22 = VCCAUX;
	pin K23 = IOB_1_14;
	pin K24 = IOB_1_11;
	pin K25 = GND;
	pin K26 = IOB_5_36;
	pin K27 = IOB_5_48;
	pin K28 = IOB_5_61;
	pin K29 = IOB_5_59;
	pin K30 = VCCO5;
	pin K31 = IOB_5_19;
	pin K32 = IOB_9_63;
	pin K33 = IOB_9_32;
	pin K34 = IOB_9_42;
	pin K35 = GND;
	pin K36 = IOB_13_60;
	pin K37 = IOB_13_61;
	pin K38 = GT103_AVCCAUXRX1;
	pin K39 = GT103_RXN1;
	pin L1 = GT112_VTRX1;
	pin L2 = GT112_GNDA;
	pin L3 = IOB_10_32;
	pin L4 = IOB_10_26;
	pin L5 = IOB_10_37;
	pin L6 = IOB_10_31;
	pin L7 = VCCO10;
	pin L8 = IOB_10_57;
	pin L9 = VCCINT;
	pin L10 = IOB_6_44;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = IOB_1_9;
	pin L17 = VCCO1;
	pin L18 = IOB_1_33;
	pin L19 = IOB_3_12;
	pin L20 = IOB_3_6;
	pin L21 = IOB_3_7;
	pin L22 = GND;
	pin L23 = IOB_1_26;
	pin L24 = IOB_1_15;
	pin L25 = VCCINT;
	pin L26 = IOB_5_9;
	pin L27 = VCCO5;
	pin L28 = IOB_5_60;
	pin L29 = IOB_5_58;
	pin L30 = IOB_5_22;
	pin L31 = IOB_5_23;
	pin L32 = GND;
	pin L33 = IOB_9_33;
	pin L34 = IOB_9_43;
	pin L35 = IOB_9_20;
	pin L36 = IOB_13_56;
	pin L37 = VCCO9;
	pin L38 = GT103_GNDA;
	pin L39 = GT103_VTRX1;
	pin M1 = GT112_TXP1;
	pin M2 = GT112_VTTX1;
	pin M3 = IOB_10_29;
	pin M4 = VCCO10;
	pin M5 = IOB_10_36;
	pin M6 = IOB_10_30;
	pin M7 = IOB_10_56;
	pin M8 = VCCAUX;
	pin M9 = GND;
	pin M10 = IOB_10_61;
	pin M11 = IOB_10_62;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = IOB_1_8;
	pin M17 = IOB_1_36;
	pin M18 = IOB_1_32;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = IOB_1_47;
	pin M22 = VCCINT;
	pin M23 = IOB_1_27;
	pin M24 = VCCO1;
	pin M25 = IOB_1_3;
	pin M26 = IOB_5_8;
	pin M27 = IOB_5_12;
	pin M28 = IOB_5_13;
	pin M29 = GND;
	pin M30 = VCCAUX;
	pin M31 = IOB_9_36;
	pin M32 = IOB_9_34;
	pin M33 = IOB_9_30;
	pin M34 = VCCO9;
	pin M35 = IOB_9_21;
	pin M36 = IOB_13_57;
	pin M37 = IOB_13_62;
	pin M38 = GT103_VTTX1;
	pin M39 = GT103_TXP1;
	pin N1 = GT112_TXN1;
	pin N2 = GT112_GNDA;
	pin N3 = IOB_10_28;
	pin N4 = IOB_10_19;
	pin N5 = IOB_10_25;
	pin N6 = GND;
	pin N7 = IOB_10_23;
	pin N8 = IOB_10_34;
	pin N9 = IOB_10_35;
	pin N10 = IOB_10_60;
	pin N11 = VCCO10;
	pin N12 = IOB_10_63;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = IOB_1_37;
	pin N19 = IOB_1_45;
	pin N20 = IOB_1_46;
	pin N21 = VCCO1;
	pin N22 = IOB_1_30;
	pin N23 = IOB_1_31;
	pin N24 = IOB_1_2;
	pin N25 = VCCINT;
	pin N26 = GND;
	pin N27 = VCCINT;
	pin N28 = GND;
	pin N29 = VCCINT;
	pin N30 = IOB_9_37;
	pin N31 = VCCO9;
	pin N32 = IOB_9_35;
	pin N33 = IOB_9_31;
	pin N34 = IOB_9_16;
	pin N35 = IOB_9_17;
	pin N36 = GND;
	pin N37 = IOB_13_63;
	pin N38 = GT103_GNDA;
	pin N39 = GT103_TXN1;
	pin P1 = GT112_TXP0;
	pin P2 = GT112_AVCCAUXTX;
	pin P3 = GND;
	pin P4 = IOB_10_18;
	pin P5 = IOB_10_24;
	pin P6 = IOB_10_21;
	pin P7 = IOB_10_22;
	pin P8 = VCCO10;
	pin P9 = IOB_10_44;
	pin P10 = IOB_10_45;
	pin P11 = IOB_10_55;
	pin P12 = IOB_10_51;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_1_40;
	pin P18 = VCCO1;
	pin P19 = IOB_1_44;
	pin P20 = VCCINT;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = GND;
	pin P24 = VCCINT;
	pin P25 = GND;
	pin P26 = VCCINT;
	pin P27 = GND;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_9_24;
	pin P31 = IOB_9_25;
	pin P32 = IOB_9_26;
	pin P33 = GND;
	pin P34 = VCCINT;
	pin P35 = IOB_13_52;
	pin P36 = IOB_13_58;
	pin P37 = IOB_13_54;
	pin P38 = GT103_AVCCAUXTX;
	pin P39 = GT103_TXP0;
	pin R1 = GT112_TXN0;
	pin R2 = GT112_VTTX0;
	pin R3 = IOB_10_7;
	pin R4 = IOB_10_13;
	pin R5 = VCCO10;
	pin R6 = IOB_10_20;
	pin R7 = IOB_10_16;
	pin R8 = IOB_10_17;
	pin R9 = VCCAUX;
	pin R10 = GND;
	pin R11 = IOB_10_54;
	pin R12 = IOB_10_50;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = IOB_1_41;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = GND;
	pin R23 = VCCINT;
	pin R24 = GND;
	pin R25 = VCCINT;
	pin R26 = GND;
	pin R27 = VCCINT;
	pin R28 = GND;
	pin R29 = VCCAUX;
	pin R30 = GND;
	pin R31 = IOB_9_23;
	pin R32 = IOB_9_27;
	pin R33 = IOB_9_19;
	pin R34 = IOB_13_53;
	pin R35 = VCCO13;
	pin R36 = IOB_13_59;
	pin R37 = IOB_13_55;
	pin R38 = GT103_VTTX0;
	pin R39 = GT103_TXN0;
	pin T1 = GT112_VTRX0;
	pin T2 = GT112_GNDA;
	pin T3 = IOB_10_6;
	pin T4 = IOB_10_12;
	pin T5 = IOB_10_2;
	pin T6 = IOB_10_3;
	pin T7 = GND;
	pin T8 = IOB_10_5;
	pin T9 = IOB_10_8;
	pin T10 = IOB_10_9;
	pin T11 = IOB_10_15;
	pin T12 = VCCO10;
	pin T13 = IOB_10_11;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = GND;
	pin T26 = VCCINT;
	pin T27 = GND;
	pin T28 = VCCINT;
	pin T29 = IOB_9_14;
	pin T30 = IOB_9_15;
	pin T31 = IOB_9_22;
	pin T32 = VCCO9;
	pin T33 = IOB_9_18;
	pin T34 = IOB_13_48;
	pin T35 = IOB_13_49;
	pin T36 = IOB_13_50;
	pin T37 = GND;
	pin T38 = GT103_GNDA;
	pin T39 = GT103_VTRX0;
	pin U1 = GT112_RXP0;
	pin U2 = GT112_AVCCAUXMGT;
	pin U3 = IOB_14_60;
	pin U4 = GND;
	pin U5 = IOB_14_62;
	pin U6 = IOB_14_63;
	pin U7 = VCCAUX;
	pin U8 = IOB_10_4;
	pin U9 = VCCO10;
	pin U10 = IOB_10_1;
	pin U11 = IOB_10_14;
	pin U12 = IOB_10_10;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = IOB_14_59;
	pin U16 = IOB_14_51;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = IOB_9_8;
	pin U27 = IOB_9_9;
	pin U28 = IOB_9_6;
	pin U29 = VCCO9;
	pin U30 = IOB_9_10;
	pin U31 = IOB_9_11;
	pin U32 = IOB_9_12;
	pin U33 = IOB_9_13;
	pin U34 = GND;
	pin U35 = IOB_13_44;
	pin U36 = IOB_13_51;
	pin U37 = IOB_13_46;
	pin U38 = GT103_AVCCAUXMGT;
	pin U39 = GT103_RXP0;
	pin V1 = GT112_RXN0;
	pin V2 = GT112_AVCCAUXRX0;
	pin V3 = IOB_14_61;
	pin V4 = IOB_14_56;
	pin V5 = IOB_14_52;
	pin V6 = VCCO14;
	pin V7 = IOB_14_48;
	pin V8 = VCCINT;
	pin V9 = IOB_10_0;
	pin V10 = VCCAUX;
	pin V11 = GND;
	pin V12 = IOB_14_42;
	pin V13 = IOB_14_43;
	pin V14 = IOB_14_58;
	pin V15 = IOB_14_35;
	pin V16 = VCCO14;
	pin V17 = IOB_14_50;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = HSWAP_EN;
	pin V24 = INIT_B;
	pin V25 = IOB_9_4;
	pin V26 = VCCO9;
	pin V27 = IOB_9_0;
	pin V28 = IOB_9_7;
	pin V29 = IOB_9_2;
	pin V30 = IOB_9_3;
	pin V31 = GND;
	pin V32 = VCCAUX;
	pin V33 = IOB_13_42;
	pin V34 = IOB_13_43;
	pin V35 = IOB_13_45;
	pin V36 = VCCO13;
	pin V37 = IOB_13_47;
	pin V38 = GT103_AVCCAUXRX0;
	pin V39 = GT103_RXN0;
	pin W1 = GT111_GNDA;
	pin W2 = GT113_GNDA;
	pin W3 = VCCO14;
	pin W4 = IOB_14_57;
	pin W5 = IOB_14_53;
	pin W6 = IOB_14_54;
	pin W7 = IOB_14_49;
	pin W8 = GND;
	pin W9 = IOB_14_36;
	pin W10 = IOB_14_38;
	pin W11 = IOB_14_18;
	pin W12 = IOB_14_19;
	pin W13 = VCCO14;
	pin W14 = IOB_14_23;
	pin W15 = IOB_14_34;
	pin W16 = IOB_14_26;
	pin W17 = IOB_14_27;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = CCLK;
	pin W21 = VCCAUX;
	pin W22 = PROG_B;
	pin W23 = VCCO0;
	pin W24 = VCC_BATT;
	pin W25 = VCCINT;
	pin W26 = IOB_9_5;
	pin W27 = IOB_9_1;
	pin W28 = GND;
	pin W29 = IOB_13_26;
	pin W30 = IOB_13_27;
	pin W31 = VCCINT;
	pin W32 = IOB_13_37;
	pin W33 = VCCO13;
	pin W34 = IOB_13_34;
	pin W35 = IOB_13_35;
	pin W36 = IOB_13_39;
	pin W37 = IOB_13_41;
	pin W38 = GT103_GNDA;
	pin W39 = GT104_GNDA;
	pin Y1 = GT111_RXP1;
	pin Y2 = GT111_GNDA;
	pin Y3 = IOB_14_44;
	pin Y4 = IOB_14_45;
	pin Y5 = GND;
	pin Y6 = IOB_14_55;
	pin Y7 = IOB_14_32;
	pin Y8 = IOB_14_33;
	pin Y9 = IOB_14_37;
	pin Y10 = VCCO14;
	pin Y11 = IOB_14_39;
	pin Y12 = IOB_14_10;
	pin Y13 = IOB_14_11;
	pin Y14 = IOB_14_22;
	pin Y15 = GND;
	pin Y16 = DIN;
	pin Y17 = CSI_B;
	pin Y18 = RDWR_B;
	pin Y19 = DONE;
	pin Y20 = VCCO0;
	pin Y21 = PWRDWN_B;
	pin Y22 = M2;
	pin Y23 = M0;
	pin Y24 = M1;
	pin Y25 = GND;
	pin Y26 = IOB_13_12;
	pin Y27 = IOB_13_0;
	pin Y28 = VCCINT;
	pin Y29 = IOB_13_2;
	pin Y30 = VCCO13;
	pin Y31 = IOB_13_22;
	pin Y32 = IOB_13_23;
	pin Y33 = IOB_13_36;
	pin Y34 = IOB_13_33;
	pin Y35 = GND;
	pin Y36 = IOB_13_38;
	pin Y37 = IOB_13_40;
	pin Y38 = GT104_GNDA;
	pin Y39 = GT104_RXP1;
	pin AA1 = GT111_RXN1;
	pin AA2 = GT111_AVCCAUXRX1;
	pin AA3 = GND;
	pin AA4 = IOB_14_40;
	pin AA5 = IOB_14_41;
	pin AA6 = IOB_14_20;
	pin AA7 = VCCO14;
	pin AA8 = IOB_14_8;
	pin AA9 = IOB_14_9;
	pin AA10 = IOB_14_2;
	pin AA11 = IOB_14_3;
	pin AA12 = GND;
	pin AA13 = IOB_12_58;
	pin AA14 = IOB_12_59;
	pin AA15 = VCCINT;
	pin AA16 = TMS;
	pin AA17 = VCCO0;
	pin AA18 = TCK;
	pin AA19 = VCCAUX;
	pin AA20 = DOUT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = IOB_13_20;
	pin AA24 = IOB_13_16;
	pin AA25 = IOB_13_17;
	pin AA26 = IOB_13_13;
	pin AA27 = VCCO13;
	pin AA28 = IOB_13_1;
	pin AA29 = IOB_13_3;
	pin AA30 = IOB_13_10;
	pin AA31 = IOB_13_11;
	pin AA32 = GND;
	pin AA33 = IOB_13_19;
	pin AA34 = IOB_13_32;
	pin AA35 = IOB_13_29;
	pin AA36 = IOB_13_31;
	pin AA37 = VCCO13;
	pin AA38 = GT104_AVCCAUXRX1;
	pin AA39 = GT104_RXN1;
	pin AB1 = GT111_VTRX1;
	pin AB2 = GT111_GNDA;
	pin AB3 = IOB_14_46;
	pin AB4 = VCCO14;
	pin AB5 = IOB_14_28;
	pin AB6 = VCCINT;
	pin AB7 = IOB_14_21;
	pin AB8 = VCCAUX;
	pin AB9 = GND;
	pin AB10 = IOB_12_61;
	pin AB11 = IOB_12_62;
	pin AB12 = IOB_12_63;
	pin AB13 = IOB_12_50;
	pin AB14 = VCCO12;
	pin AB15 = IOB_12_42;
	pin AB16 = TDO;
	pin AB17 = TDI;
	pin AB18 = VCCINT;
	pin AB19 = GND;
	pin AB20 = VCCINT;
	pin AB21 = GND;
	pin AB22 = VCCINT;
	pin AB23 = IOB_13_21;
	pin AB24 = VCCO13;
	pin AB25 = IOB_13_4;
	pin AB26 = IOB_13_5;
	pin AB27 = IOB_13_6;
	pin AB28 = IOB_13_7;
	pin AB29 = GND;
	pin AB30 = VCCAUX;
	pin AB31 = IOB_11_56;
	pin AB32 = VCCINT;
	pin AB33 = IOB_13_18;
	pin AB34 = VCCO13;
	pin AB35 = IOB_13_28;
	pin AB36 = IOB_13_30;
	pin AB37 = IOB_13_25;
	pin AB38 = GT104_GNDA;
	pin AB39 = GT104_VTRX1;
	pin AC1 = GT111_TXP1;
	pin AC2 = GT111_VTTX1;
	pin AC3 = IOB_14_47;
	pin AC4 = IOB_14_24;
	pin AC5 = IOB_14_29;
	pin AC6 = GND;
	pin AC7 = IOB_12_48;
	pin AC8 = IOB_12_56;
	pin AC9 = IOB_12_57;
	pin AC10 = IOB_12_60;
	pin AC11 = VCCO12;
	pin AC12 = IOB_12_55;
	pin AC13 = IOB_12_51;
	pin AC14 = IOB_12_43;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = VCCINT;
	pin AC18 = GND;
	pin AC19 = VCCINT;
	pin AC20 = GND;
	pin AC21 = VCCINT;
	pin AC22 = GND;
	pin AC23 = VCCINT;
	pin AC24 = IOB_13_8;
	pin AC25 = IOB_13_9;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = IOB_11_61;
	pin AC29 = IOB_11_62;
	pin AC30 = IOB_11_63;
	pin AC31 = VCCO11;
	pin AC32 = IOB_11_57;
	pin AC33 = VCCAUX;
	pin AC34 = IOB_13_14;
	pin AC35 = IOB_13_15;
	pin AC36 = GND;
	pin AC37 = IOB_13_24;
	pin AC38 = GT104_VTTX1;
	pin AC39 = GT104_TXP1;
	pin AD1 = GT111_TXN1;
	pin AD2 = GT111_GNDA;
	pin AD3 = GND;
	pin AD4 = IOB_14_25;
	pin AD5 = IOB_14_12;
	pin AD6 = IOB_14_13;
	pin AD7 = IOB_12_49;
	pin AD8 = VCCO12;
	pin AD9 = IOB_12_52;
	pin AD10 = IOB_12_53;
	pin AD11 = IOB_12_54;
	pin AD12 = VCCINT;
	pin AD13 = GND;
	pin AD14 = VCCINT;
	pin AD15 = GND;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = VCCINT;
	pin AD19 = GND;
	pin AD20 = VCCINT;
	pin AD21 = GND;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = GND;
	pin AD26 = VCCINT;
	pin AD27 = IOB_11_60;
	pin AD28 = VCCO11;
	pin AD29 = IOB_11_51;
	pin AD30 = IOB_11_54;
	pin AD31 = IOB_11_55;
	pin AD32 = IOB_11_46;
	pin AD33 = GND;
	pin AD34 = IOB_11_58;
	pin AD35 = IOB_11_59;
	pin AD36 = IOB_11_48;
	pin AD37 = IOB_11_52;
	pin AD38 = GT104_GNDA;
	pin AD39 = GT104_TXN1;
	pin AE1 = GT111_TXP0;
	pin AE2 = GT111_AVCCAUXTX;
	pin AE3 = IOB_14_16;
	pin AE4 = IOB_14_30;
	pin AE5 = VCCO14;
	pin AE6 = IOB_14_1;
	pin AE7 = IOB_12_44;
	pin AE8 = IOB_12_45;
	pin AE9 = VCCAUX;
	pin AE10 = GND;
	pin AE11 = VCCINT;
	pin AE12 = GND;
	pin AE13 = VCCINT;
	pin AE14 = GND;
	pin AE15 = VCCINT;
	pin AE16 = GND;
	pin AE17 = VCCINT;
	pin AE18 = GND;
	pin AE19 = VCCINT;
	pin AE20 = GND;
	pin AE21 = VCCINT;
	pin AE22 = IOB_2_30;
	pin AE23 = VCCINT;
	pin AE24 = GND;
	pin AE25 = VCCINT;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = IOB_11_14;
	pin AE29 = IOB_11_50;
	pin AE30 = GND;
	pin AE31 = VCCAUX;
	pin AE32 = IOB_11_47;
	pin AE33 = IOB_11_34;
	pin AE34 = IOB_11_41;
	pin AE35 = VCCO11;
	pin AE36 = IOB_11_49;
	pin AE37 = IOB_11_53;
	pin AE38 = GT104_AVCCAUXTX;
	pin AE39 = GT104_TXP0;
	pin AF1 = GT111_TXN0;
	pin AF2 = GT111_VTTX0;
	pin AF3 = IOB_14_17;
	pin AF4 = IOB_14_31;
	pin AF5 = IOB_14_0;
	pin AF6 = VCCINT;
	pin AF7 = GND;
	pin AF8 = IOB_12_46;
	pin AF9 = IOB_12_47;
	pin AF10 = IOB_12_26;
	pin AF11 = GND;
	pin AF12 = VCCINT;
	pin AF13 = GND;
	pin AF14 = VCCINT;
	pin AF15 = GND;
	pin AF16 = VCCINT;
	pin AF17 = GND;
	pin AF18 = VCCINT;
	pin AF19 = GND;
	pin AF20 = VCCINT;
	pin AF21 = IOB_2_18;
	pin AF22 = VCCO2;
	pin AF23 = IOB_2_31;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = GND;
	pin AF28 = IOB_11_0;
	pin AF29 = IOB_11_15;
	pin AF30 = IOB_11_23;
	pin AF31 = IOB_11_37;
	pin AF32 = VCCO11;
	pin AF33 = IOB_11_35;
	pin AF34 = IOB_11_40;
	pin AF35 = IOB_11_45;
	pin AF36 = IOB_11_43;
	pin AF37 = GND;
	pin AF38 = GT104_VTTX0;
	pin AF39 = GT104_TXN0;
	pin AG1 = GT111_VTRX0;
	pin AG2 = GT111_GNDA;
	pin AG3 = IOB_14_4;
	pin AG4 = GND;
	pin AG5 = IOB_12_40;
	pin AG6 = IOB_12_41;
	pin AG7 = IOB_12_28;
	pin AG8 = IOB_12_16;
	pin AG9 = VCCO12;
	pin AG10 = IOB_12_27;
	pin AG11 = VCCINT;
	pin AG12 = GND;
	pin AG13 = VCCINT;
	pin AG14 = GND;
	pin AG15 = VCCINT;
	pin AG16 = IOB_2_40;
	pin AG17 = IOB_2_41;
	pin AG18 = IOB_2_29;
	pin AG19 = VCCO2;
	pin AG20 = IOB_2_17;
	pin AG21 = IOB_2_22;
	pin AG22 = IOB_2_19;
	pin AG23 = VCCINT;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = GND;
	pin AG27 = VCCINT;
	pin AG28 = IOB_11_1;
	pin AG29 = VCCO11;
	pin AG30 = IOB_11_22;
	pin AG31 = IOB_11_36;
	pin AG32 = IOB_11_30;
	pin AG33 = IOB_11_31;
	pin AG34 = GND;
	pin AG35 = IOB_11_44;
	pin AG36 = IOB_11_42;
	pin AG37 = IOB_11_39;
	pin AG38 = GT104_GNDA;
	pin AG39 = GT104_VTRX0;
	pin AH1 = GT111_RXP0;
	pin AH2 = GT111_AVCCAUXMGT;
	pin AH3 = IOB_14_5;
	pin AH4 = IOB_14_14;
	pin AH5 = IOB_12_36;
	pin AH6 = VCCO12;
	pin AH7 = IOB_12_29;
	pin AH8 = IOB_12_17;
	pin AH9 = IOB_12_10;
	pin AH10 = IOB_12_11;
	pin AH11 = GND;
	pin AH12 = IOB_8_22;
	pin AH13 = IOB_8_62;
	pin AH14 = IOB_8_63;
	pin AH15 = IOB_2_8;
	pin AH16 = VCCO2;
	pin AH17 = IOB_2_28;
	pin AH18 = VCCINT;
	pin AH19 = IOB_2_16;
	pin AH20 = VCCINT;
	pin AH21 = GND;
	pin AH22 = IOB_2_23;
	pin AH23 = IOB_2_46;
	pin AH24 = IOB_2_47;
	pin AH25 = GND;
	pin AH26 = VCCINT;
	pin AH27 = GND;
	pin AH28 = VCCINT;
	pin AH29 = IOB_11_8;
	pin AH30 = IOB_11_9;
	pin AH31 = GND;
	pin AH32 = VCCAUX;
	pin AH33 = IOB_11_19;
	pin AH34 = IOB_11_29;
	pin AH35 = IOB_11_33;
	pin AH36 = VCCO11;
	pin AH37 = IOB_11_38;
	pin AH38 = GT104_AVCCAUXMGT;
	pin AH39 = GT104_RXP0;
	pin AJ1 = GT111_RXN0;
	pin AJ2 = GT111_AVCCAUXRX0;
	pin AJ3 = VCCO14;
	pin AJ4 = IOB_14_15;
	pin AJ5 = IOB_12_37;
	pin AJ6 = IOB_12_20;
	pin AJ7 = IOB_12_12;
	pin AJ8 = GND;
	pin AJ9 = IOB_8_24;
	pin AJ10 = IOB_8_25;
	pin AJ11 = IOB_8_0;
	pin AJ12 = IOB_8_23;
	pin AJ13 = VCCO8;
	pin AJ14 = IOB_8_35;
	pin AJ15 = VCCINT;
	pin AJ16 = IOB_2_9;
	pin AJ17 = IOB_2_44;
	pin AJ18 = GND;
	pin AJ19 = IOB_4_4;
	pin AJ20 = IOB_4_2;
	pin AJ21 = IOB_4_3;
	pin AJ22 = IOB_2_34;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_2_3;
	pin AJ25 = VCCINT;
	pin AJ26 = GND;
	pin AJ27 = VCCINT;
	pin AJ28 = GND;
	pin AJ29 = VCCINT;
	pin AJ30 = IOB_7_23;
	pin AJ31 = VCCINT;
	pin AJ32 = IOB_11_18;
	pin AJ33 = VCCO11;
	pin AJ34 = IOB_11_28;
	pin AJ35 = IOB_11_32;
	pin AJ36 = IOB_11_25;
	pin AJ37 = IOB_11_27;
	pin AJ38 = GT104_AVCCAUXRX0;
	pin AJ39 = GT104_RXN0;
	pin AK1 = GT110_GNDA;
	pin AK2 = GT111_GNDA;
	pin AK3 = IOB_14_6;
	pin AK4 = IOB_14_7;
	pin AK5 = GND;
	pin AK6 = IOB_12_21;
	pin AK7 = IOB_12_13;
	pin AK8 = IOB_12_0;
	pin AK9 = IOB_8_36;
	pin AK10 = VCCO8;
	pin AK11 = IOB_8_1;
	pin AK12 = IOB_8_26;
	pin AK13 = IOB_8_27;
	pin AK14 = IOB_8_34;
	pin AK15 = GND;
	pin AK16 = IOB_2_12;
	pin AK17 = IOB_2_45;
	pin AK18 = VCCAUX;
	pin AK19 = IOB_4_5;
	pin AK20 = VCCO4;
	pin AK21 = IOB_4_7;
	pin AK22 = VCCINT;
	pin AK23 = IOB_2_35;
	pin AK24 = IOB_2_2;
	pin AK25 = GND;
	pin AK26 = VCCINT;
	pin AK27 = IOB_7_33;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_7_1;
	pin AK30 = VCCO7;
	pin AK31 = IOB_7_22;
	pin AK32 = IOB_11_2;
	pin AK33 = IOB_11_3;
	pin AK34 = IOB_11_17;
	pin AK35 = GND;
	pin AK36 = IOB_11_24;
	pin AK37 = IOB_11_26;
	pin AK38 = GT104_GNDA;
	pin AK39 = GT105_GNDA;
	pin AL1 = GT110_RXP1;
	pin AL2 = GT110_GNDA;
	pin AL3 = IOB_12_32;
	pin AL4 = IOB_12_33;
	pin AL5 = IOB_12_24;
	pin AL6 = IOB_12_30;
	pin AL7 = VCCO12;
	pin AL8 = IOB_12_1;
	pin AL9 = IOB_8_37;
	pin AL10 = IOB_8_20;
	pin AL11 = IOB_8_9;
	pin AL12 = GND;
	pin AL13 = IOB_8_15;
	pin AL14 = IOB_8_38;
	pin AL15 = VCCAUX;
	pin AL16 = IOB_2_13;
	pin AL17 = VCCO2;
	pin AL18 = IOB_2_32;
	pin AL19 = IOB_4_8;
	pin AL20 = IOB_4_9;
	pin AL21 = IOB_4_6;
	pin AL22 = GND;
	pin AL23 = IOB_2_6;
	pin AL24 = IOB_2_7;
	pin AL25 = VCCAUX;
	pin AL26 = IOB_7_32;
	pin AL27 = VCCO7;
	pin AL28 = IOB_7_16;
	pin AL29 = IOB_7_0;
	pin AL30 = IOB_7_7;
	pin AL31 = IOB_7_19;
	pin AL32 = GND;
	pin AL33 = VCCAUX;
	pin AL34 = IOB_11_16;
	pin AL35 = IOB_11_7;
	pin AL36 = IOB_11_21;
	pin AL37 = VCCO11;
	pin AL38 = GT105_GNDA;
	pin AL39 = GT105_RXP1;
	pin AM1 = GT110_RXN1;
	pin AM2 = GT110_AVCCAUXRX1;
	pin AM3 = IOB_12_38;
	pin AM4 = VCCO12;
	pin AM5 = IOB_12_25;
	pin AM6 = IOB_12_31;
	pin AM7 = IOB_12_6;
	pin AM8 = IOB_12_7;
	pin AM9 = GND;
	pin AM10 = IOB_8_21;
	pin AM11 = IOB_8_8;
	pin AM12 = VCCAUX;
	pin AM13 = IOB_8_14;
	pin AM14 = VCCO8;
	pin AM15 = IOB_8_39;
	pin AM16 = IOB_2_0;
	pin AM17 = IOB_2_1;
	pin AM18 = IOB_2_33;
	pin AM19 = GND;
	pin AM20 = IOB_4_0;
	pin AM21 = IOB_4_1;
	pin AM22 = IOB_4_11;
	pin AM23 = IOB_2_10;
	pin AM24 = VCCO2;
	pin AM25 = IOB_2_15;
	pin AM26 = IOB_7_36;
	pin AM27 = IOB_7_37;
	pin AM28 = IOB_7_17;
	pin AM29 = GND;
	pin AM30 = IOB_7_6;
	pin AM31 = IOB_7_18;
	pin AM32 = IOB_7_27;
	pin AM33 = IOB_11_5;
	pin AM34 = VCCO11;
	pin AM35 = IOB_11_6;
	pin AM36 = IOB_11_20;
	pin AM37 = IOB_11_11;
	pin AM38 = GT105_AVCCAUXRX1;
	pin AM39 = GT105_RXN1;
	pin AN1 = GT110_VTRX1;
	pin AN2 = GT110_GNDA;
	pin AN3 = IOB_12_39;
	pin AN4 = IOB_12_34;
	pin AN5 = IOB_12_4;
	pin AN6 = GND;
	pin AN7 = IOB_8_48;
	pin AN8 = IOB_8_49;
	pin AN9 = IOB_8_40;
	pin AN10 = IOB_8_28;
	pin AN11 = VCCO8;
	pin AN12 = IOB_8_18;
	pin AN13 = IOB_8_19;
	pin AN14 = IOB_8_31;
	pin AN15 = IOB_8_43;
	pin AN16 = GND;
	pin AN17 = IOB_2_36;
	pin AN18 = IOB_2_37;
	pin AN19 = IOB_2_20;
	pin AN20 = IOB_4_13;
	pin AN21 = VCCO4;
	pin AN22 = IOB_4_10;
	pin AN23 = IOB_2_39;
	pin AN24 = IOB_2_11;
	pin AN25 = IOB_2_14;
	pin AN26 = GND;
	pin AN27 = IOB_7_20;
	pin AN28 = IOB_7_21;
	pin AN29 = IOB_7_9;
	pin AN30 = IOB_7_3;
	pin AN31 = VCCO7;
	pin AN32 = IOB_7_26;
	pin AN33 = IOB_11_4;
	pin AN34 = IOB_11_12;
	pin AN35 = IOB_11_13;
	pin AN36 = GND;
	pin AN37 = IOB_11_10;
	pin AN38 = GT105_GNDA;
	pin AN39 = GT105_VTRX1;
	pin AP1 = GT110_TXP1;
	pin AP2 = GT110_VTTX1;
	pin AP3 = GND;
	pin AP4 = IOB_12_35;
	pin AP5 = IOB_12_5;
	pin AP6 = IOB_12_18;
	pin AP7 = IOB_8_60;
	pin AP8 = VCCO8;
	pin AP9 = IOB_8_41;
	pin AP10 = IOB_8_29;
	pin AP11 = IOB_8_13;
	pin AP12 = IOB_8_5;
	pin AP13 = GND;
	pin AP14 = IOB_8_30;
	pin AP15 = IOB_8_42;
	pin AP16 = IOB_8_51;
	pin AP17 = IOB_2_4;
	pin AP18 = VCCO2;
	pin AP19 = IOB_2_21;
	pin AP20 = IOB_4_12;
	pin AP21 = IOB_4_14;
	pin AP22 = IOB_4_15;
	pin AP23 = GND;
	pin AP24 = IOB_7_52;
	pin AP25 = IOB_7_53;
	pin AP26 = IOB_7_44;
	pin AP27 = IOB_7_40;
	pin AP28 = VCCO7;
	pin AP29 = IOB_7_8;
	pin AP30 = IOB_7_2;
	pin AP31 = IOB_7_11;
	pin AP32 = IOB_7_31;
	pin AP33 = GND;
	pin AP34 = IOB_7_50;
	pin AP35 = IOB_7_51;
	pin AP36 = IOB_7_55;
	pin AP37 = IOB_7_63;
	pin AP38 = GT105_VTTX1;
	pin AP39 = GT105_TXP1;
	pin AR1 = GT110_TXN1;
	pin AR2 = GT110_GNDA;
	pin AR3 = IOB_12_8;
	pin AR4 = IOB_12_22;
	pin AR5 = VCCO12;
	pin AR6 = IOB_12_19;
	pin AR7 = IOB_8_61;
	pin AR8 = IOB_8_52;
	pin AR9 = IOB_8_44;
	pin AR10 = GND;
	pin AR11 = IOB_8_12;
	pin AR12 = IOB_8_4;
	pin AR13 = IOB_8_10;
	pin AR14 = IOB_8_11;
	pin AR15 = VCCO8;
	pin AR16 = IOB_8_50;
	pin AR17 = IOB_2_5;
	pin AR18 = IOB_2_24;
	pin AR19 = IOB_2_25;
	pin AR20 = GND;
	pin AR21 = IOB_2_26;
	pin AR22 = IOB_2_27;
	pin AR23 = IOB_2_38;
	pin AR24 = IOB_7_60;
	pin AR25 = VCCO7;
	pin AR26 = IOB_7_45;
	pin AR27 = IOB_7_41;
	pin AR28 = IOB_7_24;
	pin AR29 = IOB_7_13;
	pin AR30 = GND;
	pin AR31 = IOB_7_10;
	pin AR32 = IOB_7_30;
	pin AR33 = IOB_7_35;
	pin AR34 = IOB_7_43;
	pin AR35 = VCCO7;
	pin AR36 = IOB_7_54;
	pin AR37 = IOB_7_62;
	pin AR38 = GT105_GNDA;
	pin AR39 = GT105_TXN1;
	pin AT1 = GT110_TXP0;
	pin AT2 = GT110_AVCCAUXTX;
	pin AT3 = IOB_12_9;
	pin AT4 = IOB_12_23;
	pin AT5 = IOB_12_14;
	pin AT6 = IOB_12_2;
	pin AT7 = GND;
	pin AT8 = IOB_8_53;
	pin AT9 = IOB_8_45;
	pin AT10 = IOB_8_32;
	pin AT11 = IOB_8_17;
	pin AT12 = VCCO8;
	pin AT13 = IOB_8_6;
	pin AT14 = IOB_8_7;
	pin AT15 = IOB_8_47;
	pin AT16 = IOB_8_55;
	pin AT17 = GND;
	pin AT18 = IOB_8_59;
	pin AT19 = SYSMON0_AVDD;
	pin AT20 = SYSMON0_VREFP;
	pin AT21 = SYSMON0_VREFN;
	pin AT22 = VCCO2;
	pin AT23 = IOB_2_43;
	pin AT24 = IOB_7_61;
	pin AT25 = IOB_7_56;
	pin AT26 = IOB_7_48;
	pin AT27 = GND;
	pin AT28 = IOB_7_25;
	pin AT29 = IOB_7_12;
	pin AT30 = IOB_7_5;
	pin AT31 = IOB_7_15;
	pin AT32 = VCCO7;
	pin AT33 = IOB_7_34;
	pin AT34 = IOB_7_42;
	pin AT35 = IOB_7_47;
	pin AT36 = IOB_7_59;
	pin AT37 = GND;
	pin AT38 = GT105_AVCCAUXTX;
	pin AT39 = GT105_TXP0;
	pin AU1 = GT110_TXN0;
	pin AU2 = GT110_VTTX0;
	pin AU3 = VCCO12;
	pin AU4 = GND;
	pin AU5 = IOB_12_15;
	pin AU6 = IOB_12_3;
	pin AU7 = IOB_8_56;
	pin AU8 = IOB_8_57;
	pin AU9 = VCCO8;
	pin AU10 = IOB_8_33;
	pin AU11 = IOB_8_16;
	pin AU12 = IOB_8_2;
	pin AU13 = IOB_8_3;
	pin AU14 = GND;
	pin AU15 = IOB_8_46;
	pin AU16 = IOB_8_54;
	pin AU17 = IOB_8_58;
	pin AU18 = VCCO2;
	pin AU19 = SYSMON0_AVSS;
	pin AU20 = SYSMON0_VP;
	pin AU21 = SYSMON0_VN;
	pin AU22 = GND;
	pin AU23 = IOB_2_42;
	pin AU24 = GND;
	pin AU25 = IOB_7_57;
	pin AU26 = IOB_7_49;
	pin AU27 = IOB_7_28;
	pin AU28 = IOB_7_29;
	pin AU29 = VCCO7;
	pin AU30 = IOB_7_4;
	pin AU31 = IOB_7_14;
	pin AU32 = IOB_7_38;
	pin AU33 = IOB_7_39;
	pin AU34 = GND;
	pin AU35 = IOB_7_46;
	pin AU36 = IOB_7_58;
	pin AU37 = VCCO7;
	pin AU38 = GT105_VTTX0;
	pin AU39 = GT105_TXN0;
	pin AV1 = GT110_GNDA;
	pin AV2 = GT110_VTRX0;
	pin AV3 = GT110_AVCCAUXMGT;
	pin AV4 = GT110_AVCCAUXRX0;
	pin AV5 = GT110_GNDA;
	pin AV6 = GT110_RTERM;
	pin AV7 = GT110_GNDA;
	pin AV8 = GT110_MGTVREF;
	pin AV9 = GT109_GNDA;
	pin AV10 = GT109_AVCCAUXRX1;
	pin AV11 = GT109_GNDA;
	pin AV12 = GT109_VTTX1;
	pin AV13 = GT109_GNDA;
	pin AV14 = GT109_GNDA;
	pin AV15 = GT109_AVCCAUXTX;
	pin AV16 = GT109_VTTX0;
	pin AV17 = GT109_GNDA;
	pin AV18 = GT109_AVCCAUXMGT;
	pin AV19 = GT109_AVCCAUXRX0;
	pin AV20 = GT109_GNDA;
	pin AV21 = GT106_AVCCAUXRX0;
	pin AV22 = GT106_AVCCAUXMGT;
	pin AV23 = GT105_GNDA;
	pin AV24 = GT106_VTTX0;
	pin AV25 = GT106_AVCCAUXTX;
	pin AV26 = GT105_GNDA;
	pin AV27 = GT106_GNDA;
	pin AV28 = GT106_VTTX1;
	pin AV29 = GT106_GNDA;
	pin AV30 = GT106_AVCCAUXRX1;
	pin AV31 = GT106_GNDA;
	pin AV32 = GT105_MGTVREF;
	pin AV33 = GT106_GNDA;
	pin AV34 = GT105_RTERM;
	pin AV35 = GT105_GNDA;
	pin AV36 = GT105_AVCCAUXRX0;
	pin AV37 = GT105_AVCCAUXMGT;
	pin AV38 = GT105_VTRX0;
	pin AV39 = GT105_GNDA;
	pin AW2 = GT110_GNDA;
	pin AW3 = GT110_RXP0;
	pin AW4 = GT110_RXN0;
	pin AW5 = GT110_GNDA;
	pin AW6 = GT110_CLKP0;
	pin AW7 = GT110_CLKN0;
	pin AW8 = GT110_GNDA;
	pin AW9 = GT109_RXP1;
	pin AW10 = GT109_RXN1;
	pin AW11 = GT109_VTRX1;
	pin AW12 = GT109_TXP1;
	pin AW13 = GT109_TXN1;
	pin AW14 = GT109_GNDA;
	pin AW15 = GT109_TXP0;
	pin AW16 = GT109_TXN0;
	pin AW17 = GT109_VTRX0;
	pin AW18 = GT109_RXP0;
	pin AW19 = GT109_RXN0;
	pin AW20 = GT105_GNDA;
	pin AW21 = GT106_RXN0;
	pin AW22 = GT106_RXP0;
	pin AW23 = GT106_VTRX0;
	pin AW24 = GT106_TXN0;
	pin AW25 = GT106_TXP0;
	pin AW26 = GT106_GNDA;
	pin AW27 = GT106_TXN1;
	pin AW28 = GT106_TXP1;
	pin AW29 = GT106_VTRX1;
	pin AW30 = GT106_RXN1;
	pin AW31 = GT106_RXP1;
	pin AW32 = GT106_GNDA;
	pin AW33 = GT105_CLKN0;
	pin AW34 = GT105_CLKP0;
	pin AW35 = GT106_GNDA;
	pin AW36 = GT105_RXN0;
	pin AW37 = GT105_RXP0;
	pin AW38 = GT105_GNDA;
}

// xqr4vfx140-cf1509
bond BOND19 {
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = NC;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = GND;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = NC;
	pin A27 = NC;
	pin A28 = NC;
	pin A29 = NC;
	pin A30 = NC;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = NC;
	pin A34 = NC;
	pin A35 = NC;
	pin A36 = NC;
	pin A37 = NC;
	pin B2 = NC;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = GND;
	pin B6 = NC;
	pin B7 = GND;
	pin B8 = NC;
	pin B9 = GND;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = GND;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = GND;
	pin B16 = NC;
	pin B17 = GND;
	pin B18 = NC;
	pin B19 = GND;
	pin B20 = GND;
	pin B21 = GND;
	pin B22 = NC;
	pin B23 = GND;
	pin B24 = NC;
	pin B25 = GND;
	pin B26 = NC;
	pin B27 = NC;
	pin B28 = GND;
	pin B29 = NC;
	pin B30 = NC;
	pin B31 = GND;
	pin B32 = NC;
	pin B33 = GND;
	pin B34 = NC;
	pin B35 = GND;
	pin B36 = NC;
	pin B37 = NC;
	pin B38 = NC;
	pin C1 = NC;
	pin C2 = NC;
	pin C3 = VCCO6;
	pin C4 = IOB_6_5;
	pin C5 = IOB_6_13;
	pin C6 = GND;
	pin C7 = IOB_6_28;
	pin C8 = IOB_6_29;
	pin C9 = IOB_6_41;
	pin C10 = IOB_6_63;
	pin C11 = VCCO6;
	pin C12 = IOB_6_26;
	pin C13 = IOB_6_27;
	pin C14 = IOB_6_14;
	pin C15 = IOB_6_10;
	pin C16 = GND;
	pin C17 = IOB_1_24;
	pin C18 = IOB_1_25;
	pin C19 = NC;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = GND;
	pin C23 = IOB_5_0;
	pin C24 = IOB_5_1;
	pin C25 = IOB_5_17;
	pin C26 = GND;
	pin C27 = IOB_5_62;
	pin C28 = IOB_5_63;
	pin C29 = IOB_5_46;
	pin C30 = IOB_5_34;
	pin C31 = VCCO5;
	pin C32 = IOB_5_2;
	pin C33 = IOB_5_3;
	pin C34 = IOB_9_60;
	pin C35 = IOB_9_56;
	pin C36 = GND;
	pin C37 = VCCO9;
	pin C38 = NC;
	pin C39 = NC;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = GND;
	pin D4 = IOB_6_4;
	pin D5 = IOB_6_12;
	pin D6 = IOB_6_17;
	pin D7 = IOB_6_25;
	pin D8 = VCCO6;
	pin D9 = IOB_6_40;
	pin D10 = IOB_6_62;
	pin D11 = IOB_6_51;
	pin D12 = IOB_6_38;
	pin D13 = GND;
	pin D14 = IOB_6_15;
	pin D15 = IOB_6_11;
	pin D16 = IOB_6_2;
	pin D17 = IOB_1_13;
	pin D18 = VCCO1;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = NC;
	pin D22 = VCCO5;
	pin D23 = GND;
	pin D24 = IOB_5_5;
	pin D25 = IOB_5_16;
	pin D26 = IOB_5_29;
	pin D27 = IOB_5_41;
	pin D28 = VCCO5;
	pin D29 = IOB_5_47;
	pin D30 = IOB_5_35;
	pin D31 = IOB_5_26;
	pin D32 = IOB_5_14;
	pin D33 = GND;
	pin D34 = IOB_9_61;
	pin D35 = IOB_9_57;
	pin D36 = IOB_9_44;
	pin D37 = IOB_9_54;
	pin D38 = NC;
	pin D39 = NC;
	pin E1 = GND;
	pin E2 = GND;
	pin E3 = IOB_6_1;
	pin E4 = IOB_6_9;
	pin E5 = VCCO6;
	pin E6 = IOB_6_16;
	pin E7 = IOB_6_24;
	pin E8 = IOB_6_33;
	pin E9 = IOB_6_49;
	pin E10 = GND;
	pin E11 = IOB_6_50;
	pin E12 = IOB_6_39;
	pin E13 = IOB_6_30;
	pin E14 = IOB_6_18;
	pin E15 = VCCO6;
	pin E16 = IOB_6_3;
	pin E17 = IOB_1_12;
	pin E18 = DXN;
	pin E19 = DXP;
	pin E20 = GND;
	pin E21 = IOB_1_42;
	pin E22 = IOB_1_18;
	pin E23 = IOB_1_19;
	pin E24 = IOB_5_4;
	pin E25 = VCCO5;
	pin E26 = IOB_5_28;
	pin E27 = IOB_5_40;
	pin E28 = IOB_5_53;
	pin E29 = IOB_5_51;
	pin E30 = GND;
	pin E31 = IOB_5_27;
	pin E32 = IOB_5_15;
	pin E33 = IOB_5_6;
	pin E34 = IOB_9_52;
	pin E35 = VCCO9;
	pin E36 = IOB_9_45;
	pin E37 = IOB_9_55;
	pin E38 = GND;
	pin E39 = GND;
	pin F1 = NC;
	pin F2 = GND;
	pin F3 = IOB_6_0;
	pin F4 = IOB_6_8;
	pin F5 = IOB_6_20;
	pin F6 = IOB_6_21;
	pin F7 = GND;
	pin F8 = IOB_6_32;
	pin F9 = IOB_6_48;
	pin F10 = IOB_6_57;
	pin F11 = IOB_6_55;
	pin F12 = VCCO6;
	pin F13 = IOB_6_31;
	pin F14 = IOB_6_19;
	pin F15 = IOB_6_6;
	pin F16 = IOB_6_7;
	pin F17 = GND;
	pin F18 = IOB_3_4;
	pin F19 = IOB_3_5;
	pin F20 = IOB_3_8;
	pin F21 = IOB_1_43;
	pin F22 = VCCO1;
	pin F23 = IOB_1_22;
	pin F24 = IOB_5_20;
	pin F25 = IOB_5_21;
	pin F26 = IOB_5_33;
	pin F27 = GND;
	pin F28 = IOB_5_52;
	pin F29 = IOB_5_50;
	pin F30 = IOB_5_38;
	pin F31 = IOB_5_30;
	pin F32 = VCCO5;
	pin F33 = IOB_5_7;
	pin F34 = IOB_9_53;
	pin F35 = IOB_9_58;
	pin F36 = IOB_9_50;
	pin F37 = GND;
	pin F38 = GND;
	pin F39 = NC;
	pin G1 = NC;
	pin G2 = GND;
	pin G3 = IOB_10_49;
	pin G4 = GND;
	pin G5 = IOB_10_46;
	pin G6 = IOB_10_47;
	pin G7 = IOB_10_59;
	pin G8 = IOB_6_37;
	pin G9 = VCCO6;
	pin G10 = IOB_6_56;
	pin G11 = IOB_6_54;
	pin G12 = IOB_6_42;
	pin G13 = IOB_6_34;
	pin G14 = GND;
	pin G15 = IOB_1_1;
	pin G16 = IOB_1_16;
	pin G17 = IOB_1_17;
	pin G18 = IOB_3_1;
	pin G19 = VCCO3;
	pin G20 = IOB_3_9;
	pin G21 = IOB_1_38;
	pin G22 = IOB_1_39;
	pin G23 = IOB_1_23;
	pin G24 = GND;
	pin G25 = IOB_5_25;
	pin G26 = IOB_5_32;
	pin G27 = IOB_5_45;
	pin G28 = IOB_5_57;
	pin G29 = VCCO5;
	pin G30 = IOB_5_39;
	pin G31 = IOB_5_31;
	pin G32 = IOB_5_10;
	pin G33 = IOB_5_11;
	pin G34 = GND;
	pin G35 = IOB_9_59;
	pin G36 = IOB_9_51;
	pin G37 = IOB_9_28;
	pin G38 = GND;
	pin G39 = NC;
	pin H1 = GND;
	pin H2 = GND;
	pin H3 = IOB_10_48;
	pin H4 = IOB_10_41;
	pin H5 = IOB_10_39;
	pin H6 = VCCO10;
	pin H7 = IOB_10_58;
	pin H8 = IOB_6_36;
	pin H9 = IOB_6_53;
	pin H10 = IOB_6_61;
	pin H11 = GND;
	pin H12 = IOB_6_43;
	pin H13 = IOB_6_35;
	pin H14 = IOB_6_22;
	pin H15 = IOB_1_0;
	pin H16 = VCCO1;
	pin H17 = IOB_1_21;
	pin H18 = IOB_3_0;
	pin H19 = IOB_3_10;
	pin H20 = IOB_3_11;
	pin H21 = GND;
	pin H22 = IOB_1_34;
	pin H23 = IOB_1_6;
	pin H24 = IOB_1_7;
	pin H25 = IOB_5_24;
	pin H26 = VCCO5;
	pin H27 = IOB_5_44;
	pin H28 = IOB_5_56;
	pin H29 = IOB_5_54;
	pin H30 = IOB_5_42;
	pin H31 = GND;
	pin H32 = IOB_9_48;
	pin H33 = IOB_9_49;
	pin H34 = IOB_9_40;
	pin H35 = IOB_9_46;
	pin H36 = VCCO9;
	pin H37 = IOB_9_29;
	pin H38 = GND;
	pin H39 = GND;
	pin J1 = NC;
	pin J2 = GND;
	pin J3 = VCCO10;
	pin J4 = IOB_10_40;
	pin J5 = IOB_10_38;
	pin J6 = IOB_10_53;
	pin J7 = VCCAUX;
	pin J8 = GND;
	pin J9 = IOB_6_52;
	pin J10 = IOB_6_60;
	pin J11 = IOB_6_59;
	pin J12 = IOB_6_46;
	pin J13 = VCCO6;
	pin J14 = IOB_6_23;
	pin J15 = VCCAUX;
	pin J16 = IOB_1_5;
	pin J17 = IOB_1_20;
	pin J18 = GND;
	pin J19 = IOB_3_14;
	pin J20 = IOB_3_15;
	pin J21 = IOB_3_2;
	pin J22 = IOB_1_35;
	pin J23 = VCCO1;
	pin J24 = IOB_1_10;
	pin J25 = VCCAUX;
	pin J26 = IOB_5_37;
	pin J27 = IOB_5_49;
	pin J28 = GND;
	pin J29 = IOB_5_55;
	pin J30 = IOB_5_43;
	pin J31 = IOB_5_18;
	pin J32 = IOB_9_62;
	pin J33 = VCCO9;
	pin J34 = IOB_9_41;
	pin J35 = IOB_9_47;
	pin J36 = IOB_9_38;
	pin J37 = IOB_9_39;
	pin J38 = GND;
	pin J39 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = IOB_10_33;
	pin K4 = IOB_10_27;
	pin K5 = GND;
	pin K6 = IOB_10_52;
	pin K7 = IOB_10_42;
	pin K8 = IOB_10_43;
	pin K9 = IOB_6_45;
	pin K10 = VCCO6;
	pin K11 = IOB_6_58;
	pin K12 = VCCAUX;
	pin K13 = IOB_6_47;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = IOB_1_4;
	pin K17 = IOB_1_28;
	pin K18 = IOB_1_29;
	pin K19 = IOB_3_13;
	pin K20 = VCCO3;
	pin K21 = IOB_3_3;
	pin K22 = VCCAUX;
	pin K23 = IOB_1_14;
	pin K24 = IOB_1_11;
	pin K25 = GND;
	pin K26 = IOB_5_36;
	pin K27 = IOB_5_48;
	pin K28 = IOB_5_61;
	pin K29 = IOB_5_59;
	pin K30 = VCCO5;
	pin K31 = IOB_5_19;
	pin K32 = IOB_9_63;
	pin K33 = IOB_9_32;
	pin K34 = IOB_9_42;
	pin K35 = GND;
	pin K36 = IOB_13_60;
	pin K37 = IOB_13_61;
	pin K38 = NC;
	pin K39 = NC;
	pin L1 = NC;
	pin L2 = GND;
	pin L3 = IOB_10_32;
	pin L4 = IOB_10_26;
	pin L5 = IOB_10_37;
	pin L6 = IOB_10_31;
	pin L7 = VCCO10;
	pin L8 = IOB_10_57;
	pin L9 = VCCINT;
	pin L10 = IOB_6_44;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = IOB_1_9;
	pin L17 = VCCO1;
	pin L18 = IOB_1_33;
	pin L19 = IOB_3_12;
	pin L20 = IOB_3_6;
	pin L21 = IOB_3_7;
	pin L22 = GND;
	pin L23 = IOB_1_26;
	pin L24 = IOB_1_15;
	pin L25 = VCCINT;
	pin L26 = IOB_5_9;
	pin L27 = VCCO5;
	pin L28 = IOB_5_60;
	pin L29 = IOB_5_58;
	pin L30 = IOB_5_22;
	pin L31 = IOB_5_23;
	pin L32 = GND;
	pin L33 = IOB_9_33;
	pin L34 = IOB_9_43;
	pin L35 = IOB_9_20;
	pin L36 = IOB_13_56;
	pin L37 = VCCO9;
	pin L38 = GND;
	pin L39 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = IOB_10_29;
	pin M4 = VCCO10;
	pin M5 = IOB_10_36;
	pin M6 = IOB_10_30;
	pin M7 = IOB_10_56;
	pin M8 = VCCAUX;
	pin M9 = GND;
	pin M10 = IOB_10_61;
	pin M11 = IOB_10_62;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = IOB_1_8;
	pin M17 = IOB_1_36;
	pin M18 = IOB_1_32;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = IOB_1_47;
	pin M22 = VCCINT;
	pin M23 = IOB_1_27;
	pin M24 = VCCO1;
	pin M25 = IOB_1_3;
	pin M26 = IOB_5_8;
	pin M27 = IOB_5_12;
	pin M28 = IOB_5_13;
	pin M29 = GND;
	pin M30 = VCCAUX;
	pin M31 = IOB_9_36;
	pin M32 = IOB_9_34;
	pin M33 = IOB_9_30;
	pin M34 = VCCO9;
	pin M35 = IOB_9_21;
	pin M36 = IOB_13_57;
	pin M37 = IOB_13_62;
	pin M38 = NC;
	pin M39 = NC;
	pin N1 = NC;
	pin N2 = GND;
	pin N3 = IOB_10_28;
	pin N4 = IOB_10_19;
	pin N5 = IOB_10_25;
	pin N6 = GND;
	pin N7 = IOB_10_23;
	pin N8 = IOB_10_34;
	pin N9 = IOB_10_35;
	pin N10 = IOB_10_60;
	pin N11 = VCCO10;
	pin N12 = IOB_10_63;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = IOB_1_37;
	pin N19 = IOB_1_45;
	pin N20 = IOB_1_46;
	pin N21 = VCCO1;
	pin N22 = IOB_1_30;
	pin N23 = IOB_1_31;
	pin N24 = IOB_1_2;
	pin N25 = VCCINT;
	pin N26 = GND;
	pin N27 = VCCINT;
	pin N28 = GND;
	pin N29 = VCCINT;
	pin N30 = IOB_9_37;
	pin N31 = VCCO9;
	pin N32 = IOB_9_35;
	pin N33 = IOB_9_31;
	pin N34 = IOB_9_16;
	pin N35 = IOB_9_17;
	pin N36 = GND;
	pin N37 = IOB_13_63;
	pin N38 = GND;
	pin N39 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = GND;
	pin P4 = IOB_10_18;
	pin P5 = IOB_10_24;
	pin P6 = IOB_10_21;
	pin P7 = IOB_10_22;
	pin P8 = VCCO10;
	pin P9 = IOB_10_44;
	pin P10 = IOB_10_45;
	pin P11 = IOB_10_55;
	pin P12 = IOB_10_51;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = IOB_1_40;
	pin P18 = VCCO1;
	pin P19 = IOB_1_44;
	pin P20 = VCCINT;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = GND;
	pin P24 = VCCINT;
	pin P25 = GND;
	pin P26 = VCCINT;
	pin P27 = GND;
	pin P28 = VCCINT;
	pin P29 = GND;
	pin P30 = IOB_9_24;
	pin P31 = IOB_9_25;
	pin P32 = IOB_9_26;
	pin P33 = GND;
	pin P34 = VCCINT;
	pin P35 = IOB_13_52;
	pin P36 = IOB_13_58;
	pin P37 = IOB_13_54;
	pin P38 = NC;
	pin P39 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = IOB_10_7;
	pin R4 = IOB_10_13;
	pin R5 = VCCO10;
	pin R6 = IOB_10_20;
	pin R7 = IOB_10_16;
	pin R8 = IOB_10_17;
	pin R9 = VCCAUX;
	pin R10 = GND;
	pin R11 = IOB_10_54;
	pin R12 = IOB_10_50;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = IOB_1_41;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = GND;
	pin R23 = VCCINT;
	pin R24 = GND;
	pin R25 = VCCINT;
	pin R26 = GND;
	pin R27 = VCCINT;
	pin R28 = GND;
	pin R29 = VCCAUX;
	pin R30 = GND;
	pin R31 = IOB_9_23;
	pin R32 = IOB_9_27;
	pin R33 = IOB_9_19;
	pin R34 = IOB_13_53;
	pin R35 = VCCO13;
	pin R36 = IOB_13_59;
	pin R37 = IOB_13_55;
	pin R38 = NC;
	pin R39 = NC;
	pin T1 = NC;
	pin T2 = GND;
	pin T3 = IOB_10_6;
	pin T4 = IOB_10_12;
	pin T5 = IOB_10_2;
	pin T6 = IOB_10_3;
	pin T7 = GND;
	pin T8 = IOB_10_5;
	pin T9 = IOB_10_8;
	pin T10 = IOB_10_9;
	pin T11 = IOB_10_15;
	pin T12 = VCCO10;
	pin T13 = IOB_10_11;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = GND;
	pin T26 = VCCINT;
	pin T27 = GND;
	pin T28 = VCCINT;
	pin T29 = IOB_9_14;
	pin T30 = IOB_9_15;
	pin T31 = IOB_9_22;
	pin T32 = VCCO9;
	pin T33 = IOB_9_18;
	pin T34 = IOB_13_48;
	pin T35 = IOB_13_49;
	pin T36 = IOB_13_50;
	pin T37 = GND;
	pin T38 = GND;
	pin T39 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = IOB_14_60;
	pin U4 = GND;
	pin U5 = IOB_14_62;
	pin U6 = IOB_14_63;
	pin U7 = VCCAUX;
	pin U8 = IOB_10_4;
	pin U9 = VCCO10;
	pin U10 = IOB_10_1;
	pin U11 = IOB_10_14;
	pin U12 = IOB_10_10;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = IOB_14_59;
	pin U16 = IOB_14_51;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCINT;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = IOB_9_8;
	pin U27 = IOB_9_9;
	pin U28 = IOB_9_6;
	pin U29 = VCCO9;
	pin U30 = IOB_9_10;
	pin U31 = IOB_9_11;
	pin U32 = IOB_9_12;
	pin U33 = IOB_9_13;
	pin U34 = GND;
	pin U35 = IOB_13_44;
	pin U36 = IOB_13_51;
	pin U37 = IOB_13_46;
	pin U38 = NC;
	pin U39 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = IOB_14_61;
	pin V4 = IOB_14_56;
	pin V5 = IOB_14_52;
	pin V6 = VCCO14;
	pin V7 = IOB_14_48;
	pin V8 = VCCINT;
	pin V9 = IOB_10_0;
	pin V10 = VCCAUX;
	pin V11 = GND;
	pin V12 = IOB_14_42;
	pin V13 = IOB_14_43;
	pin V14 = IOB_14_58;
	pin V15 = IOB_14_35;
	pin V16 = VCCO14;
	pin V17 = IOB_14_50;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = HSWAP_EN;
	pin V24 = INIT_B;
	pin V25 = IOB_9_4;
	pin V26 = VCCO9;
	pin V27 = IOB_9_0;
	pin V28 = IOB_9_7;
	pin V29 = IOB_9_2;
	pin V30 = IOB_9_3;
	pin V31 = GND;
	pin V32 = VCCAUX;
	pin V33 = IOB_13_42;
	pin V34 = IOB_13_43;
	pin V35 = IOB_13_45;
	pin V36 = VCCO13;
	pin V37 = IOB_13_47;
	pin V38 = NC;
	pin V39 = NC;
	pin W1 = GND;
	pin W2 = GND;
	pin W3 = VCCO14;
	pin W4 = IOB_14_57;
	pin W5 = IOB_14_53;
	pin W6 = IOB_14_54;
	pin W7 = IOB_14_49;
	pin W8 = GND;
	pin W9 = IOB_14_36;
	pin W10 = IOB_14_38;
	pin W11 = IOB_14_18;
	pin W12 = IOB_14_19;
	pin W13 = VCCO14;
	pin W14 = IOB_14_23;
	pin W15 = IOB_14_34;
	pin W16 = IOB_14_26;
	pin W17 = IOB_14_27;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = CCLK;
	pin W21 = VCCAUX;
	pin W22 = PROG_B;
	pin W23 = VCCO0;
	pin W24 = VCC_BATT;
	pin W25 = VCCINT;
	pin W26 = IOB_9_5;
	pin W27 = IOB_9_1;
	pin W28 = GND;
	pin W29 = IOB_13_26;
	pin W30 = IOB_13_27;
	pin W31 = VCCINT;
	pin W32 = IOB_13_37;
	pin W33 = VCCO13;
	pin W34 = IOB_13_34;
	pin W35 = IOB_13_35;
	pin W36 = IOB_13_39;
	pin W37 = IOB_13_41;
	pin W38 = GND;
	pin W39 = GND;
	pin Y1 = NC;
	pin Y2 = GND;
	pin Y3 = IOB_14_44;
	pin Y4 = IOB_14_45;
	pin Y5 = GND;
	pin Y6 = IOB_14_55;
	pin Y7 = IOB_14_32;
	pin Y8 = IOB_14_33;
	pin Y9 = IOB_14_37;
	pin Y10 = VCCO14;
	pin Y11 = IOB_14_39;
	pin Y12 = IOB_14_10;
	pin Y13 = IOB_14_11;
	pin Y14 = IOB_14_22;
	pin Y15 = GND;
	pin Y16 = DIN;
	pin Y17 = CSI_B;
	pin Y18 = RDWR_B;
	pin Y19 = DONE;
	pin Y20 = VCCO0;
	pin Y21 = PWRDWN_B;
	pin Y22 = M2;
	pin Y23 = M0;
	pin Y24 = M1;
	pin Y25 = GND;
	pin Y26 = IOB_13_12;
	pin Y27 = IOB_13_0;
	pin Y28 = VCCINT;
	pin Y29 = IOB_13_2;
	pin Y30 = VCCO13;
	pin Y31 = IOB_13_22;
	pin Y32 = IOB_13_23;
	pin Y33 = IOB_13_36;
	pin Y34 = IOB_13_33;
	pin Y35 = GND;
	pin Y36 = IOB_13_38;
	pin Y37 = IOB_13_40;
	pin Y38 = GND;
	pin Y39 = NC;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = GND;
	pin AA4 = IOB_14_40;
	pin AA5 = IOB_14_41;
	pin AA6 = IOB_14_20;
	pin AA7 = VCCO14;
	pin AA8 = IOB_14_8;
	pin AA9 = IOB_14_9;
	pin AA10 = IOB_14_2;
	pin AA11 = IOB_14_3;
	pin AA12 = GND;
	pin AA13 = IOB_12_58;
	pin AA14 = IOB_12_59;
	pin AA15 = VCCINT;
	pin AA16 = TMS;
	pin AA17 = VCCO0;
	pin AA18 = TCK;
	pin AA19 = VCCAUX;
	pin AA20 = DOUT;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = IOB_13_20;
	pin AA24 = IOB_13_16;
	pin AA25 = IOB_13_17;
	pin AA26 = IOB_13_13;
	pin AA27 = VCCO13;
	pin AA28 = IOB_13_1;
	pin AA29 = IOB_13_3;
	pin AA30 = IOB_13_10;
	pin AA31 = IOB_13_11;
	pin AA32 = GND;
	pin AA33 = IOB_13_19;
	pin AA34 = IOB_13_32;
	pin AA35 = IOB_13_29;
	pin AA36 = IOB_13_31;
	pin AA37 = VCCO13;
	pin AA38 = NC;
	pin AA39 = NC;
	pin AB1 = NC;
	pin AB2 = GND;
	pin AB3 = IOB_14_46;
	pin AB4 = VCCO14;
	pin AB5 = IOB_14_28;
	pin AB6 = VCCINT;
	pin AB7 = IOB_14_21;
	pin AB8 = VCCAUX;
	pin AB9 = GND;
	pin AB10 = IOB_12_61;
	pin AB11 = IOB_12_62;
	pin AB12 = IOB_12_63;
	pin AB13 = IOB_12_50;
	pin AB14 = VCCO12;
	pin AB15 = IOB_12_42;
	pin AB16 = TDO;
	pin AB17 = TDI;
	pin AB18 = VCCINT;
	pin AB19 = GND;
	pin AB20 = VCCINT;
	pin AB21 = GND;
	pin AB22 = VCCINT;
	pin AB23 = IOB_13_21;
	pin AB24 = VCCO13;
	pin AB25 = IOB_13_4;
	pin AB26 = IOB_13_5;
	pin AB27 = IOB_13_6;
	pin AB28 = IOB_13_7;
	pin AB29 = GND;
	pin AB30 = VCCAUX;
	pin AB31 = IOB_11_56;
	pin AB32 = VCCINT;
	pin AB33 = IOB_13_18;
	pin AB34 = VCCO13;
	pin AB35 = IOB_13_28;
	pin AB36 = IOB_13_30;
	pin AB37 = IOB_13_25;
	pin AB38 = GND;
	pin AB39 = NC;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = IOB_14_47;
	pin AC4 = IOB_14_24;
	pin AC5 = IOB_14_29;
	pin AC6 = GND;
	pin AC7 = IOB_12_48;
	pin AC8 = IOB_12_56;
	pin AC9 = IOB_12_57;
	pin AC10 = IOB_12_60;
	pin AC11 = VCCO12;
	pin AC12 = IOB_12_55;
	pin AC13 = IOB_12_51;
	pin AC14 = IOB_12_43;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = VCCINT;
	pin AC18 = GND;
	pin AC19 = VCCINT;
	pin AC20 = GND;
	pin AC21 = VCCINT;
	pin AC22 = GND;
	pin AC23 = VCCINT;
	pin AC24 = IOB_13_8;
	pin AC25 = IOB_13_9;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = IOB_11_61;
	pin AC29 = IOB_11_62;
	pin AC30 = IOB_11_63;
	pin AC31 = VCCO11;
	pin AC32 = IOB_11_57;
	pin AC33 = VCCAUX;
	pin AC34 = IOB_13_14;
	pin AC35 = IOB_13_15;
	pin AC36 = GND;
	pin AC37 = IOB_13_24;
	pin AC38 = NC;
	pin AC39 = NC;
	pin AD1 = NC;
	pin AD2 = GND;
	pin AD3 = GND;
	pin AD4 = IOB_14_25;
	pin AD5 = IOB_14_12;
	pin AD6 = IOB_14_13;
	pin AD7 = IOB_12_49;
	pin AD8 = VCCO12;
	pin AD9 = IOB_12_52;
	pin AD10 = IOB_12_53;
	pin AD11 = IOB_12_54;
	pin AD12 = VCCINT;
	pin AD13 = GND;
	pin AD14 = VCCINT;
	pin AD15 = GND;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = VCCINT;
	pin AD19 = GND;
	pin AD20 = VCCINT;
	pin AD21 = GND;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = GND;
	pin AD26 = VCCINT;
	pin AD27 = IOB_11_60;
	pin AD28 = VCCO11;
	pin AD29 = IOB_11_51;
	pin AD30 = IOB_11_54;
	pin AD31 = IOB_11_55;
	pin AD32 = IOB_11_46;
	pin AD33 = GND;
	pin AD34 = IOB_11_58;
	pin AD35 = IOB_11_59;
	pin AD36 = IOB_11_48;
	pin AD37 = IOB_11_52;
	pin AD38 = GND;
	pin AD39 = NC;
	pin AE1 = NC;
	pin AE2 = NC;
	pin AE3 = IOB_14_16;
	pin AE4 = IOB_14_30;
	pin AE5 = VCCO14;
	pin AE6 = IOB_14_1;
	pin AE7 = IOB_12_44;
	pin AE8 = IOB_12_45;
	pin AE9 = VCCAUX;
	pin AE10 = GND;
	pin AE11 = VCCINT;
	pin AE12 = GND;
	pin AE13 = VCCINT;
	pin AE14 = GND;
	pin AE15 = VCCINT;
	pin AE16 = GND;
	pin AE17 = VCCINT;
	pin AE18 = GND;
	pin AE19 = VCCINT;
	pin AE20 = GND;
	pin AE21 = VCCINT;
	pin AE22 = IOB_2_30;
	pin AE23 = VCCINT;
	pin AE24 = GND;
	pin AE25 = VCCINT;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = IOB_11_14;
	pin AE29 = IOB_11_50;
	pin AE30 = GND;
	pin AE31 = VCCAUX;
	pin AE32 = IOB_11_47;
	pin AE33 = IOB_11_34;
	pin AE34 = IOB_11_41;
	pin AE35 = VCCO11;
	pin AE36 = IOB_11_49;
	pin AE37 = IOB_11_53;
	pin AE38 = NC;
	pin AE39 = NC;
	pin AF1 = NC;
	pin AF2 = NC;
	pin AF3 = IOB_14_17;
	pin AF4 = IOB_14_31;
	pin AF5 = IOB_14_0;
	pin AF6 = VCCINT;
	pin AF7 = GND;
	pin AF8 = IOB_12_46;
	pin AF9 = IOB_12_47;
	pin AF10 = IOB_12_26;
	pin AF11 = GND;
	pin AF12 = VCCINT;
	pin AF13 = GND;
	pin AF14 = VCCINT;
	pin AF15 = GND;
	pin AF16 = VCCINT;
	pin AF17 = GND;
	pin AF18 = VCCINT;
	pin AF19 = GND;
	pin AF20 = VCCINT;
	pin AF21 = IOB_2_18;
	pin AF22 = VCCO2;
	pin AF23 = IOB_2_31;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = GND;
	pin AF28 = IOB_11_0;
	pin AF29 = IOB_11_15;
	pin AF30 = IOB_11_23;
	pin AF31 = IOB_11_37;
	pin AF32 = VCCO11;
	pin AF33 = IOB_11_35;
	pin AF34 = IOB_11_40;
	pin AF35 = IOB_11_45;
	pin AF36 = IOB_11_43;
	pin AF37 = GND;
	pin AF38 = NC;
	pin AF39 = NC;
	pin AG1 = NC;
	pin AG2 = GND;
	pin AG3 = IOB_14_4;
	pin AG4 = GND;
	pin AG5 = IOB_12_40;
	pin AG6 = IOB_12_41;
	pin AG7 = IOB_12_28;
	pin AG8 = IOB_12_16;
	pin AG9 = VCCO12;
	pin AG10 = IOB_12_27;
	pin AG11 = VCCINT;
	pin AG12 = GND;
	pin AG13 = VCCINT;
	pin AG14 = GND;
	pin AG15 = VCCINT;
	pin AG16 = IOB_2_40;
	pin AG17 = IOB_2_41;
	pin AG18 = IOB_2_29;
	pin AG19 = VCCO2;
	pin AG20 = IOB_2_17;
	pin AG21 = IOB_2_22;
	pin AG22 = IOB_2_19;
	pin AG23 = VCCINT;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = GND;
	pin AG27 = VCCINT;
	pin AG28 = IOB_11_1;
	pin AG29 = VCCO11;
	pin AG30 = IOB_11_22;
	pin AG31 = IOB_11_36;
	pin AG32 = IOB_11_30;
	pin AG33 = IOB_11_31;
	pin AG34 = GND;
	pin AG35 = IOB_11_44;
	pin AG36 = IOB_11_42;
	pin AG37 = IOB_11_39;
	pin AG38 = GND;
	pin AG39 = NC;
	pin AH1 = NC;
	pin AH2 = NC;
	pin AH3 = IOB_14_5;
	pin AH4 = IOB_14_14;
	pin AH5 = IOB_12_36;
	pin AH6 = VCCO12;
	pin AH7 = IOB_12_29;
	pin AH8 = IOB_12_17;
	pin AH9 = IOB_12_10;
	pin AH10 = IOB_12_11;
	pin AH11 = GND;
	pin AH12 = IOB_8_22;
	pin AH13 = IOB_8_62;
	pin AH14 = IOB_8_63;
	pin AH15 = IOB_2_8;
	pin AH16 = VCCO2;
	pin AH17 = IOB_2_28;
	pin AH18 = VCCINT;
	pin AH19 = IOB_2_16;
	pin AH20 = VCCINT;
	pin AH21 = GND;
	pin AH22 = IOB_2_23;
	pin AH23 = IOB_2_46;
	pin AH24 = IOB_2_47;
	pin AH25 = GND;
	pin AH26 = VCCINT;
	pin AH27 = GND;
	pin AH28 = VCCINT;
	pin AH29 = IOB_11_8;
	pin AH30 = IOB_11_9;
	pin AH31 = GND;
	pin AH32 = VCCAUX;
	pin AH33 = IOB_11_19;
	pin AH34 = IOB_11_29;
	pin AH35 = IOB_11_33;
	pin AH36 = VCCO11;
	pin AH37 = IOB_11_38;
	pin AH38 = NC;
	pin AH39 = NC;
	pin AJ1 = NC;
	pin AJ2 = NC;
	pin AJ3 = VCCO14;
	pin AJ4 = IOB_14_15;
	pin AJ5 = IOB_12_37;
	pin AJ6 = IOB_12_20;
	pin AJ7 = IOB_12_12;
	pin AJ8 = GND;
	pin AJ9 = IOB_8_24;
	pin AJ10 = IOB_8_25;
	pin AJ11 = IOB_8_0;
	pin AJ12 = IOB_8_23;
	pin AJ13 = VCCO8;
	pin AJ14 = IOB_8_35;
	pin AJ15 = VCCINT;
	pin AJ16 = IOB_2_9;
	pin AJ17 = IOB_2_44;
	pin AJ18 = GND;
	pin AJ19 = IOB_4_4;
	pin AJ20 = IOB_4_2;
	pin AJ21 = IOB_4_3;
	pin AJ22 = IOB_2_34;
	pin AJ23 = VCCO2;
	pin AJ24 = IOB_2_3;
	pin AJ25 = VCCINT;
	pin AJ26 = GND;
	pin AJ27 = VCCINT;
	pin AJ28 = GND;
	pin AJ29 = VCCINT;
	pin AJ30 = IOB_7_23;
	pin AJ31 = VCCINT;
	pin AJ32 = IOB_11_18;
	pin AJ33 = VCCO11;
	pin AJ34 = IOB_11_28;
	pin AJ35 = IOB_11_32;
	pin AJ36 = IOB_11_25;
	pin AJ37 = IOB_11_27;
	pin AJ38 = NC;
	pin AJ39 = NC;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_14_6;
	pin AK4 = IOB_14_7;
	pin AK5 = GND;
	pin AK6 = IOB_12_21;
	pin AK7 = IOB_12_13;
	pin AK8 = IOB_12_0;
	pin AK9 = IOB_8_36;
	pin AK10 = VCCO8;
	pin AK11 = IOB_8_1;
	pin AK12 = IOB_8_26;
	pin AK13 = IOB_8_27;
	pin AK14 = IOB_8_34;
	pin AK15 = GND;
	pin AK16 = IOB_2_12;
	pin AK17 = IOB_2_45;
	pin AK18 = VCCAUX;
	pin AK19 = IOB_4_5;
	pin AK20 = VCCO4;
	pin AK21 = IOB_4_7;
	pin AK22 = VCCINT;
	pin AK23 = IOB_2_35;
	pin AK24 = IOB_2_2;
	pin AK25 = GND;
	pin AK26 = VCCINT;
	pin AK27 = IOB_7_33;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_7_1;
	pin AK30 = VCCO7;
	pin AK31 = IOB_7_22;
	pin AK32 = IOB_11_2;
	pin AK33 = IOB_11_3;
	pin AK34 = IOB_11_17;
	pin AK35 = GND;
	pin AK36 = IOB_11_24;
	pin AK37 = IOB_11_26;
	pin AK38 = GND;
	pin AK39 = GND;
	pin AL1 = NC;
	pin AL2 = GND;
	pin AL3 = IOB_12_32;
	pin AL4 = IOB_12_33;
	pin AL5 = IOB_12_24;
	pin AL6 = IOB_12_30;
	pin AL7 = VCCO12;
	pin AL8 = IOB_12_1;
	pin AL9 = IOB_8_37;
	pin AL10 = IOB_8_20;
	pin AL11 = IOB_8_9;
	pin AL12 = GND;
	pin AL13 = IOB_8_15;
	pin AL14 = IOB_8_38;
	pin AL15 = VCCAUX;
	pin AL16 = IOB_2_13;
	pin AL17 = VCCO2;
	pin AL18 = IOB_2_32;
	pin AL19 = IOB_4_8;
	pin AL20 = IOB_4_9;
	pin AL21 = IOB_4_6;
	pin AL22 = GND;
	pin AL23 = IOB_2_6;
	pin AL24 = IOB_2_7;
	pin AL25 = VCCAUX;
	pin AL26 = IOB_7_32;
	pin AL27 = VCCO7;
	pin AL28 = IOB_7_16;
	pin AL29 = IOB_7_0;
	pin AL30 = IOB_7_7;
	pin AL31 = IOB_7_19;
	pin AL32 = GND;
	pin AL33 = VCCAUX;
	pin AL34 = IOB_11_16;
	pin AL35 = IOB_11_7;
	pin AL36 = IOB_11_21;
	pin AL37 = VCCO11;
	pin AL38 = GND;
	pin AL39 = NC;
	pin AM1 = NC;
	pin AM2 = NC;
	pin AM3 = IOB_12_38;
	pin AM4 = VCCO12;
	pin AM5 = IOB_12_25;
	pin AM6 = IOB_12_31;
	pin AM7 = IOB_12_6;
	pin AM8 = IOB_12_7;
	pin AM9 = GND;
	pin AM10 = IOB_8_21;
	pin AM11 = IOB_8_8;
	pin AM12 = VCCAUX;
	pin AM13 = IOB_8_14;
	pin AM14 = VCCO8;
	pin AM15 = IOB_8_39;
	pin AM16 = IOB_2_0;
	pin AM17 = IOB_2_1;
	pin AM18 = IOB_2_33;
	pin AM19 = GND;
	pin AM20 = IOB_4_0;
	pin AM21 = IOB_4_1;
	pin AM22 = IOB_4_11;
	pin AM23 = IOB_2_10;
	pin AM24 = VCCO2;
	pin AM25 = IOB_2_15;
	pin AM26 = IOB_7_36;
	pin AM27 = IOB_7_37;
	pin AM28 = IOB_7_17;
	pin AM29 = GND;
	pin AM30 = IOB_7_6;
	pin AM31 = IOB_7_18;
	pin AM32 = IOB_7_27;
	pin AM33 = IOB_11_5;
	pin AM34 = VCCO11;
	pin AM35 = IOB_11_6;
	pin AM36 = IOB_11_20;
	pin AM37 = IOB_11_11;
	pin AM38 = NC;
	pin AM39 = NC;
	pin AN1 = NC;
	pin AN2 = GND;
	pin AN3 = IOB_12_39;
	pin AN4 = IOB_12_34;
	pin AN5 = IOB_12_4;
	pin AN6 = GND;
	pin AN7 = IOB_8_48;
	pin AN8 = IOB_8_49;
	pin AN9 = IOB_8_40;
	pin AN10 = IOB_8_28;
	pin AN11 = VCCO8;
	pin AN12 = IOB_8_18;
	pin AN13 = IOB_8_19;
	pin AN14 = IOB_8_31;
	pin AN15 = IOB_8_43;
	pin AN16 = GND;
	pin AN17 = IOB_2_36;
	pin AN18 = IOB_2_37;
	pin AN19 = IOB_2_20;
	pin AN20 = IOB_4_13;
	pin AN21 = VCCO4;
	pin AN22 = IOB_4_10;
	pin AN23 = IOB_2_39;
	pin AN24 = IOB_2_11;
	pin AN25 = IOB_2_14;
	pin AN26 = GND;
	pin AN27 = IOB_7_20;
	pin AN28 = IOB_7_21;
	pin AN29 = IOB_7_9;
	pin AN30 = IOB_7_3;
	pin AN31 = VCCO7;
	pin AN32 = IOB_7_26;
	pin AN33 = IOB_11_4;
	pin AN34 = IOB_11_12;
	pin AN35 = IOB_11_13;
	pin AN36 = GND;
	pin AN37 = IOB_11_10;
	pin AN38 = GND;
	pin AN39 = NC;
	pin AP1 = NC;
	pin AP2 = NC;
	pin AP3 = GND;
	pin AP4 = IOB_12_35;
	pin AP5 = IOB_12_5;
	pin AP6 = IOB_12_18;
	pin AP7 = IOB_8_60;
	pin AP8 = VCCO8;
	pin AP9 = IOB_8_41;
	pin AP10 = IOB_8_29;
	pin AP11 = IOB_8_13;
	pin AP12 = IOB_8_5;
	pin AP13 = GND;
	pin AP14 = IOB_8_30;
	pin AP15 = IOB_8_42;
	pin AP16 = IOB_8_51;
	pin AP17 = IOB_2_4;
	pin AP18 = VCCO2;
	pin AP19 = IOB_2_21;
	pin AP20 = IOB_4_12;
	pin AP21 = IOB_4_14;
	pin AP22 = IOB_4_15;
	pin AP23 = GND;
	pin AP24 = IOB_7_52;
	pin AP25 = IOB_7_53;
	pin AP26 = IOB_7_44;
	pin AP27 = IOB_7_40;
	pin AP28 = VCCO7;
	pin AP29 = IOB_7_8;
	pin AP30 = IOB_7_2;
	pin AP31 = IOB_7_11;
	pin AP32 = IOB_7_31;
	pin AP33 = GND;
	pin AP34 = IOB_7_50;
	pin AP35 = IOB_7_51;
	pin AP36 = IOB_7_55;
	pin AP37 = IOB_7_63;
	pin AP38 = NC;
	pin AP39 = NC;
	pin AR1 = NC;
	pin AR2 = GND;
	pin AR3 = IOB_12_8;
	pin AR4 = IOB_12_22;
	pin AR5 = VCCO12;
	pin AR6 = IOB_12_19;
	pin AR7 = IOB_8_61;
	pin AR8 = IOB_8_52;
	pin AR9 = IOB_8_44;
	pin AR10 = GND;
	pin AR11 = IOB_8_12;
	pin AR12 = IOB_8_4;
	pin AR13 = IOB_8_10;
	pin AR14 = IOB_8_11;
	pin AR15 = VCCO8;
	pin AR16 = IOB_8_50;
	pin AR17 = IOB_2_5;
	pin AR18 = IOB_2_24;
	pin AR19 = IOB_2_25;
	pin AR20 = GND;
	pin AR21 = IOB_2_26;
	pin AR22 = IOB_2_27;
	pin AR23 = IOB_2_38;
	pin AR24 = IOB_7_60;
	pin AR25 = VCCO7;
	pin AR26 = IOB_7_45;
	pin AR27 = IOB_7_41;
	pin AR28 = IOB_7_24;
	pin AR29 = IOB_7_13;
	pin AR30 = GND;
	pin AR31 = IOB_7_10;
	pin AR32 = IOB_7_30;
	pin AR33 = IOB_7_35;
	pin AR34 = IOB_7_43;
	pin AR35 = VCCO7;
	pin AR36 = IOB_7_54;
	pin AR37 = IOB_7_62;
	pin AR38 = GND;
	pin AR39 = NC;
	pin AT1 = NC;
	pin AT2 = NC;
	pin AT3 = IOB_12_9;
	pin AT4 = IOB_12_23;
	pin AT5 = IOB_12_14;
	pin AT6 = IOB_12_2;
	pin AT7 = GND;
	pin AT8 = IOB_8_53;
	pin AT9 = IOB_8_45;
	pin AT10 = IOB_8_32;
	pin AT11 = IOB_8_17;
	pin AT12 = VCCO8;
	pin AT13 = IOB_8_6;
	pin AT14 = IOB_8_7;
	pin AT15 = IOB_8_47;
	pin AT16 = IOB_8_55;
	pin AT17 = GND;
	pin AT18 = IOB_8_59;
	pin AT19 = NC;
	pin AT20 = NC;
	pin AT21 = NC;
	pin AT22 = VCCO2;
	pin AT23 = IOB_2_43;
	pin AT24 = IOB_7_61;
	pin AT25 = IOB_7_56;
	pin AT26 = IOB_7_48;
	pin AT27 = GND;
	pin AT28 = IOB_7_25;
	pin AT29 = IOB_7_12;
	pin AT30 = IOB_7_5;
	pin AT31 = IOB_7_15;
	pin AT32 = VCCO7;
	pin AT33 = IOB_7_34;
	pin AT34 = IOB_7_42;
	pin AT35 = IOB_7_47;
	pin AT36 = IOB_7_59;
	pin AT37 = GND;
	pin AT38 = NC;
	pin AT39 = NC;
	pin AU1 = NC;
	pin AU2 = NC;
	pin AU3 = VCCO12;
	pin AU4 = GND;
	pin AU5 = IOB_12_15;
	pin AU6 = IOB_12_3;
	pin AU7 = IOB_8_56;
	pin AU8 = IOB_8_57;
	pin AU9 = VCCO8;
	pin AU10 = IOB_8_33;
	pin AU11 = IOB_8_16;
	pin AU12 = IOB_8_2;
	pin AU13 = IOB_8_3;
	pin AU14 = GND;
	pin AU15 = IOB_8_46;
	pin AU16 = IOB_8_54;
	pin AU17 = IOB_8_58;
	pin AU18 = VCCO2;
	pin AU19 = NC;
	pin AU20 = NC;
	pin AU21 = NC;
	pin AU22 = GND;
	pin AU23 = IOB_2_42;
	pin AU24 = GND;
	pin AU25 = IOB_7_57;
	pin AU26 = IOB_7_49;
	pin AU27 = IOB_7_28;
	pin AU28 = IOB_7_29;
	pin AU29 = VCCO7;
	pin AU30 = IOB_7_4;
	pin AU31 = IOB_7_14;
	pin AU32 = IOB_7_38;
	pin AU33 = IOB_7_39;
	pin AU34 = GND;
	pin AU35 = IOB_7_46;
	pin AU36 = IOB_7_58;
	pin AU37 = VCCO7;
	pin AU38 = NC;
	pin AU39 = NC;
	pin AV2 = NC;
	pin AV3 = NC;
	pin AV4 = NC;
	pin AV5 = GND;
	pin AV6 = NC;
	pin AV7 = GND;
	pin AV8 = NC;
	pin AV9 = GND;
	pin AV10 = NC;
	pin AV11 = GND;
	pin AV12 = NC;
	pin AV13 = GND;
	pin AV14 = GND;
	pin AV15 = NC;
	pin AV16 = NC;
	pin AV17 = GND;
	pin AV18 = NC;
	pin AV19 = NC;
	pin AV20 = GND;
	pin AV21 = NC;
	pin AV22 = NC;
	pin AV23 = GND;
	pin AV24 = NC;
	pin AV25 = NC;
	pin AV26 = GND;
	pin AV27 = GND;
	pin AV28 = NC;
	pin AV29 = GND;
	pin AV30 = NC;
	pin AV31 = GND;
	pin AV32 = NC;
	pin AV33 = GND;
	pin AV34 = NC;
	pin AV35 = GND;
	pin AV36 = NC;
	pin AV37 = NC;
	pin AV38 = NC;
	pin AW3 = NC;
	pin AW4 = NC;
	pin AW5 = GND;
	pin AW6 = NC;
	pin AW7 = NC;
	pin AW8 = GND;
	pin AW9 = NC;
	pin AW10 = NC;
	pin AW11 = NC;
	pin AW12 = NC;
	pin AW13 = NC;
	pin AW14 = GND;
	pin AW15 = NC;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = NC;
	pin AW19 = NC;
	pin AW20 = GND;
	pin AW21 = NC;
	pin AW22 = NC;
	pin AW23 = NC;
	pin AW24 = NC;
	pin AW25 = NC;
	pin AW26 = GND;
	pin AW27 = NC;
	pin AW28 = NC;
	pin AW29 = NC;
	pin AW30 = NC;
	pin AW31 = NC;
	pin AW32 = GND;
	pin AW33 = NC;
	pin AW34 = NC;
	pin AW35 = GND;
	pin AW36 = NC;
	pin AW37 = NC;
}

device xc4vlx15 {
	chip CHIP0;
	bond ff668 = BOND0;
	bond ff676 = BOND1;
	bond sf363 = BOND2;
	speed -10;
	speed -11;
	speed -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
	combo ff676 -10;
	combo ff676 -11;
	combo ff676 -12;
	combo sf363 -10;
	combo sf363 -11;
	combo sf363 -12;
}

device xc4vlx25 {
	chip CHIP1;
	bond ff668 = BOND3;
	bond ff676 = BOND4;
	bond sf363 = BOND5;
	speed -10;
	speed -11;
	speed -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
	combo ff676 -10;
	combo ff676 -11;
	combo ff676 -12;
	combo sf363 -10;
	combo sf363 -11;
	combo sf363 -12;
}

device xq4vlx25 {
	chip CHIP1;
	bond ff668 = BOND3;
	bond sf363 = BOND5;
	speed -10;
	combo ff668 -10;
	combo sf363 -10;
}

device xc4vlx40 {
	chip CHIP2;
	bond ff1148 = BOND6;
	bond ff668 = BOND3;
	speed -10;
	speed -11;
	speed -12;
	combo ff1148 -10;
	combo ff1148 -11;
	combo ff1148 -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
}

device xq4vlx40 {
	chip CHIP2;
	bond ff668 = BOND3;
	speed -10;
	speed -10I;
	combo ff668 -10;
	combo ff668 -10I;
}

device xc4vlx60 {
	chip CHIP3;
	bond ff1148 = BOND6;
	bond ff668 = BOND3;
	speed -10;
	speed -11;
	speed -12;
	combo ff1148 -10;
	combo ff1148 -11;
	combo ff1148 -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
}

device xq4vlx60 {
	chip CHIP3;
	bond ef668 = BOND3;
	bond ff1148 = BOND6;
	bond ff668 = BOND3;
	speed -10;
	combo ef668 -10;
	combo ff1148 -10;
	combo ff668 -10;
}

device xc4vlx80 {
	chip CHIP4;
	bond ff1148 = BOND7;
	speed -10;
	speed -11;
	speed -12;
	combo ff1148 -10;
	combo ff1148 -11;
	combo ff1148 -12;
}

device xc4vlx100 {
	chip CHIP5;
	bond ff1148 = BOND7;
	bond ff1513 = BOND8;
	speed -10;
	speed -11;
	speed -12;
	combo ff1148 -10;
	combo ff1148 -11;
	combo ff1148 -12;
	combo ff1513 -10;
	combo ff1513 -11;
	combo ff1513 -12;
}

device xq4vlx100 {
	chip CHIP5;
	bond ff1148 = BOND7;
	speed -10I;
	combo ff1148 -10I;
}

device xc4vlx160 {
	chip CHIP6;
	bond ff1148 = BOND7;
	bond ff1513 = BOND8;
	speed -10;
	speed -11;
	speed -12;
	combo ff1148 -10;
	combo ff1148 -11;
	combo ff1148 -12;
	combo ff1513 -10;
	combo ff1513 -11;
	combo ff1513 -12;
}

device xq4vlx160 {
	chip CHIP6;
	bond ff1148 = BOND7;
	speed -10I;
	combo ff1148 -10I;
}

device xc4vlx200 {
	chip CHIP7;
	bond ff1513 = BOND8;
	speed -10;
	speed -11;
	combo ff1513 -10;
	combo ff1513 -11;
}

device xqr4vlx200 {
	chip CHIP7;
	bond cf1509 = BOND9;
	speed -10;
	combo cf1509 -10;
}

device xc4vsx25 {
	chip CHIP8;
	bond ff668 = BOND0;
	speed -10;
	speed -11;
	speed -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
}

device xc4vsx35 {
	chip CHIP9;
	bond ff668 = BOND3;
	speed -10;
	speed -11;
	speed -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
}

device xc4vsx55 {
	chip CHIP10;
	bond ff1148 = BOND6;
	speed -10;
	speed -11;
	speed -12;
	combo ff1148 -10;
	combo ff1148 -11;
	combo ff1148 -12;
}

device xq4vsx55 {
	chip CHIP10;
	bond ff1148 = BOND6;
	speed -10;
	combo ff1148 -10;
}

device xqr4vsx55 {
	chip CHIP10;
	bond cf1140 = BOND10;
	speed -10;
	combo cf1140 -10;
}

device xc4vfx12 {
	chip CHIP11;
	bond ff668 = BOND0;
	bond sf363 = BOND2;
	speed -10;
	speed -11;
	speed -12;
	combo ff668 -10;
	combo ff668 -11;
	combo ff668 -12;
	combo sf363 -10;
	combo sf363 -11;
	combo sf363 -12;
}

device xc4vfx20 {
	chip CHIP12;
	bond ff672 = BOND11;
	speed -10;
	speed -11;
	speed -12;
	combo ff672 -10;
	combo ff672 -11;
	combo ff672 -12;
}

device xc4vfx40 {
	chip CHIP13;
	bond ff1152 = BOND12;
	bond ff672 = BOND13;
	speed -10;
	speed -11;
	speed -12;
	combo ff1152 -10;
	combo ff1152 -11;
	combo ff1152 -12;
	combo ff672 -10;
	combo ff672 -11;
	combo ff672 -12;
}

device xc4vfx60 {
	chip CHIP14;
	bond ff1152 = BOND14;
	bond ff672 = BOND13;
	speed -10;
	speed -11;
	speed -12;
	combo ff1152 -10;
	combo ff1152 -11;
	combo ff1152 -12;
	combo ff672 -10;
	combo ff672 -11;
	combo ff672 -12;
}

device xq4vfx60 {
	chip CHIP14;
	bond ef672 = BOND13;
	speed -10;
	speed -10I;
	combo ef672 -10;
	combo ef672 -10I;
}

device xqr4vfx60 {
	chip CHIP14;
	bond cf1144 = BOND15;
	speed -10;
	combo cf1144 -10;
}

device xc4vfx100 {
	chip CHIP15;
	bond ff1152 = BOND16;
	bond ff1517 = BOND17;
	speed -10;
	speed -11;
	speed -12;
	combo ff1152 -10;
	combo ff1152 -11;
	combo ff1152 -12;
	combo ff1517 -10;
	combo ff1517 -11;
	combo ff1517 -12;
}

device xq4vfx100 {
	chip CHIP15;
	bond ff1152 = BOND16;
	speed -10I;
	combo ff1152 -10I;
}

device xc4vfx140 {
	chip CHIP16;
	bond ff1517 = BOND18;
	speed -10;
	speed -11;
	combo ff1517 -10;
	combo ff1517 -11;
}

device xqr4vfx140 {
	chip CHIP16;
	bond cf1509 = BOND19;
	speed -10;
	combo cf1509 -10;
}

intdb {
	enum SLICE_V4_CYINIT {
		BX,
		CIN,
	}

	enum SLICE_V4_CY0F {
		CONST_0,
		CONST_1,
		BX,
		F3,
		F2,
		PROD,
	}

	enum SLICE_V4_CY0G {
		CONST_0,
		CONST_1,
		BY,
		G3,
		G2,
		PROD,
	}

	enum SLICE_V4_DIF_MUX {
		ALT,
		BX,
	}

	enum SLICE_V4_DIG_MUX {
		ALT,
		BY,
	}

	enum SLICE_V4_DXMUX {
		X,
		BX,
		F5,
		FXOR,
		XB,
	}

	enum SLICE_V4_DYMUX {
		Y,
		BY,
		FX,
		GXOR,
		YB,
	}

	enum SLICE_V4_FXMUX {
		F5,
		FXOR,
	}

	enum SLICE_V4_GYMUX {
		FX,
		GXOR,
	}

	enum SLICE_V4_XBMUX {
		FCY,
		FMC15,
	}

	enum SLICE_V4_YBMUX {
		GCY,
		GMC15,
	}

	enum BRAM_WRITE_MODE {
		WRITE_FIRST,
		READ_FIRST,
		NO_CHANGE,
	}

	enum BRAM_WW_VALUE {
		NONE,
		_0,
		_1,
	}

	enum BRAM_V4_DATA_WIDTH {
		_1,
		_2,
		_4,
		_9,
		_18,
		_36,
	}

	enum BRAM_V4_FIFO_WIDTH {
		_4,
		_9,
		_18,
		_36,
	}

	enum DSP_B_INPUT {
		DIRECT,
		CASCADE,
	}

	enum DSP_REG2 {
		_0,
		_1,
		_2,
	}

	bel_class SLICE_V4 {
		input F1;
		input F2;
		input F3;
		input F4;
		input G1;
		input G2;
		input G3;
		input G4;
		input BX;
		input BY;
		input CLK;
		input SR;
		input CE;
		output X;
		output Y;
		output XQ;
		output YQ;
		output XB;
		output YB;
		output XMUX;
		output YMUX;
		attribute F: bitvec[16];
		attribute G: bitvec[16];
		attribute DIF_MUX: SLICE_V4_DIF_MUX;
		attribute DIG_MUX: SLICE_V4_DIG_MUX;
		attribute F_RAM_ENABLE: bool;
		attribute G_RAM_ENABLE: bool;
		attribute F_SHIFT_ENABLE: bool;
		attribute G_SHIFT_ENABLE: bool;
		attribute F_SLICEWE0USED: bool;
		attribute G_SLICEWE0USED: bool;
		attribute F_SLICEWE1USED: bool;
		attribute G_SLICEWE1USED: bool;
		attribute CYINIT: SLICE_V4_CYINIT;
		attribute CY0F: SLICE_V4_CY0F;
		attribute CY0G: SLICE_V4_CY0G;
		attribute FFX_INIT: bitvec[1];
		attribute FFY_INIT: bitvec[1];
		attribute FFX_SRVAL: bitvec[1];
		attribute FFY_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_REV_ENABLE: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FXMUX: SLICE_V4_FXMUX;
		attribute GYMUX: SLICE_V4_GYMUX;
		attribute DXMUX: SLICE_V4_DXMUX;
		attribute DYMUX: SLICE_V4_DYMUX;
		attribute XBMUX: SLICE_V4_XBMUX;
		attribute YBMUX: SLICE_V4_YBMUX;
	}

	bel_class BRAM_V4 {
		input CLKA;
		input CLKB;
		input ENA;
		input ENB;
		input SSRA;
		input SSRB;
		input WEA[4];
		input WEB[4];
		input REGCEA;
		input REGCEB;
		input ADDRA[15];
		input ADDRB[15];
		input DIA[32];
		input DIB[32];
		input DIPA[4];
		input DIPB[4];
		output DOA[32];
		output DOB[32];
		output DOPA[4];
		output DOPB[4];
		attribute DATA: bitvec[16384];
		attribute DATAP: bitvec[2048];
		attribute SAVEDATA: bitvec[64];
		attribute INIT_A: bitvec[36];
		attribute INIT_B: bitvec[36];
		attribute SRVAL_A: bitvec[36];
		attribute SRVAL_B: bitvec[36];
		attribute READ_WIDTH_A: BRAM_V4_DATA_WIDTH;
		attribute READ_WIDTH_B: BRAM_V4_DATA_WIDTH;
		attribute WRITE_WIDTH_A: BRAM_V4_DATA_WIDTH;
		attribute WRITE_WIDTH_B: BRAM_V4_DATA_WIDTH;
		attribute WRITE_MODE_A: BRAM_WRITE_MODE;
		attribute WRITE_MODE_B: BRAM_WRITE_MODE;
		attribute WW_VALUE_A: BRAM_WW_VALUE;
		attribute WW_VALUE_B: BRAM_WW_VALUE;
		attribute DOA_REG: bool;
		attribute DOB_REG: bool;
		attribute INVERT_CLK_DOA_REG: bool;
		attribute INVERT_CLK_DOB_REG: bool;
		attribute RAM_EXTENSION_A_LOWER: bool;
		attribute RAM_EXTENSION_B_LOWER: bool;
		attribute EN_ECC_READ: bitvec[4];
		attribute EN_ECC_WRITE: bitvec[4];
		attribute FIFO_ENABLE: bool;
		attribute FIFO_WIDTH: BRAM_V4_FIFO_WIDTH;
		attribute FIRST_WORD_FALL_THROUGH: bool;
		attribute ALMOST_EMPTY_OFFSET: bitvec[12];
		attribute ALMOST_FULL_OFFSET: bitvec[12];
	}

	bel_class DSP_V4 {
		input A[18];
		input B[18];
		input CARRYIN;
		input CARRYINSEL[2];
		input OPMODE[7];
		input SUBTRACT;
		input CLK;
		input CEA;
		input CEB;
		input CEM;
		input CEP;
		input CECARRYIN;
		input CECINSUB;
		input CECTRL;
		input RSTA;
		input RSTB;
		input RSTM;
		input RSTP;
		input RSTCARRYIN;
		input RSTCTRL;
		output P[48];
		attribute AREG: DSP_REG2;
		attribute BREG: DSP_REG2;
		attribute MREG: bool;
		attribute PREG: bool;
		attribute OPMODEREG: bool;
		attribute SUBTRACTREG: bool;
		attribute CARRYINREG: bool;
		attribute CARRYINSELREG: bool;
		attribute B_INPUT: DSP_B_INPUT;
		attribute UNK_ENABLE: bool;
	}

	bel_class DSP_C {
		input C[48];
		input CEC;
		input RSTC;
		attribute MUX_CLK: bitvec[1];
		attribute CREG: bool;
	}

	region_slot HCLK;
	region_slot LEAF;
	wire PULLUP: pullup;
	wire TIE_0: tie 0;
	wire TIE_1: tie 1;
	wire HCLK[0]: regional LEAF;
	wire HCLK[1]: regional LEAF;
	wire HCLK[2]: regional LEAF;
	wire HCLK[3]: regional LEAF;
	wire HCLK[4]: regional LEAF;
	wire HCLK[5]: regional LEAF;
	wire HCLK[6]: regional LEAF;
	wire HCLK[7]: regional LEAF;
	wire RCLK[0]: regional LEAF;
	wire RCLK[1]: regional LEAF;
	wire OMUX[0]: mux;
	wire OMUX[1]: mux;
	wire OMUX[2]: mux;
	wire OMUX[3]: mux;
	wire OMUX[4]: mux;
	wire OMUX[5]: mux;
	wire OMUX[6]: mux;
	wire OMUX[7]: mux;
	wire OMUX[8]: mux;
	wire OMUX[9]: mux;
	wire OMUX[10]: mux;
	wire OMUX[11]: mux;
	wire OMUX[12]: mux;
	wire OMUX[13]: mux;
	wire OMUX[14]: mux;
	wire OMUX[15]: mux;
	wire OMUX_S0: branch N;
	wire OMUX_S0_ALT: branch N;
	wire OMUX_W1: branch E;
	wire OMUX_WS1: branch N;
	wire OMUX_E2: branch W;
	wire OMUX_S2: branch N;
	wire OMUX_S3: branch N;
	wire OMUX_SE3: branch W;
	wire OMUX_S4: branch N;
	wire OMUX_S5: branch N;
	wire OMUX_SW5: branch E;
	wire OMUX_W6: branch E;
	wire OMUX_E7: branch W;
	wire OMUX_ES7: branch N;
	wire OMUX_E8: branch W;
	wire OMUX_EN8: branch S;
	wire OMUX_W9: branch E;
	wire OMUX_N10: branch S;
	wire OMUX_NW10: branch E;
	wire OMUX_N11: branch S;
	wire OMUX_N12: branch S;
	wire OMUX_NE12: branch W;
	wire OMUX_E13: branch W;
	wire OMUX_N13: branch S;
	wire OMUX_W14: branch E;
	wire OMUX_WN14: branch S;
	wire OMUX_N15: branch S;
	wire DBL_W0[0]: mux;
	wire DBL_W0[1]: mux;
	wire DBL_W0[2]: mux;
	wire DBL_W0[3]: mux;
	wire DBL_W0[4]: mux;
	wire DBL_W0[5]: mux;
	wire DBL_W0[6]: mux;
	wire DBL_W0[7]: mux;
	wire DBL_W0[8]: mux;
	wire DBL_W0[9]: mux;
	wire DBL_W1[0]: branch E;
	wire DBL_W1[1]: branch E;
	wire DBL_W1[2]: branch E;
	wire DBL_W1[3]: branch E;
	wire DBL_W1[4]: branch E;
	wire DBL_W1[5]: branch E;
	wire DBL_W1[6]: branch E;
	wire DBL_W1[7]: branch E;
	wire DBL_W1[8]: branch E;
	wire DBL_W1[9]: branch E;
	wire DBL_W2[0]: branch E;
	wire DBL_W2[1]: branch E;
	wire DBL_W2[2]: branch E;
	wire DBL_W2[3]: branch E;
	wire DBL_W2[4]: branch E;
	wire DBL_W2[5]: branch E;
	wire DBL_W2[6]: branch E;
	wire DBL_W2[7]: branch E;
	wire DBL_W2[8]: branch E;
	wire DBL_W2[9]: branch E;
	wire DBL_W2_N[0]: branch S;
	wire DBL_W2_N[1]: branch S;
	wire DBL_W2_N[2]: branch S;
	wire DBL_W2_N[3]: branch S;
	wire DBL_W2_N[4]: branch S;
	wire DBL_W2_N[5]: branch S;
	wire DBL_W2_N[6]: branch S;
	wire DBL_W2_N[7]: branch S;
	wire DBL_W2_N[8]: branch S;
	wire DBL_W2_N[9]: branch S;
	wire DBL_E0[0]: mux;
	wire DBL_E0[1]: mux;
	wire DBL_E0[2]: mux;
	wire DBL_E0[3]: mux;
	wire DBL_E0[4]: mux;
	wire DBL_E0[5]: mux;
	wire DBL_E0[6]: mux;
	wire DBL_E0[7]: mux;
	wire DBL_E0[8]: mux;
	wire DBL_E0[9]: mux;
	wire DBL_E1[0]: branch W;
	wire DBL_E1[1]: branch W;
	wire DBL_E1[2]: branch W;
	wire DBL_E1[3]: branch W;
	wire DBL_E1[4]: branch W;
	wire DBL_E1[5]: branch W;
	wire DBL_E1[6]: branch W;
	wire DBL_E1[7]: branch W;
	wire DBL_E1[8]: branch W;
	wire DBL_E1[9]: branch W;
	wire DBL_E2[0]: branch W;
	wire DBL_E2[1]: branch W;
	wire DBL_E2[2]: branch W;
	wire DBL_E2[3]: branch W;
	wire DBL_E2[4]: branch W;
	wire DBL_E2[5]: branch W;
	wire DBL_E2[6]: branch W;
	wire DBL_E2[7]: branch W;
	wire DBL_E2[8]: branch W;
	wire DBL_E2[9]: branch W;
	wire DBL_E2_S[0]: branch N;
	wire DBL_E2_S[1]: branch N;
	wire DBL_E2_S[2]: branch N;
	wire DBL_E2_S[3]: branch N;
	wire DBL_E2_S[4]: branch N;
	wire DBL_E2_S[5]: branch N;
	wire DBL_E2_S[6]: branch N;
	wire DBL_E2_S[7]: branch N;
	wire DBL_E2_S[8]: branch N;
	wire DBL_E2_S[9]: branch N;
	wire DBL_S0[0]: mux;
	wire DBL_S0[1]: mux;
	wire DBL_S0[2]: mux;
	wire DBL_S0[3]: mux;
	wire DBL_S0[4]: mux;
	wire DBL_S0[5]: mux;
	wire DBL_S0[6]: mux;
	wire DBL_S0[7]: mux;
	wire DBL_S0[8]: mux;
	wire DBL_S0[9]: mux;
	wire DBL_S1[0]: branch N;
	wire DBL_S1[1]: branch N;
	wire DBL_S1[2]: branch N;
	wire DBL_S1[3]: branch N;
	wire DBL_S1[4]: branch N;
	wire DBL_S1[5]: branch N;
	wire DBL_S1[6]: branch N;
	wire DBL_S1[7]: branch N;
	wire DBL_S1[8]: branch N;
	wire DBL_S1[9]: branch N;
	wire DBL_S2[0]: branch N;
	wire DBL_S2[1]: branch N;
	wire DBL_S2[2]: branch N;
	wire DBL_S2[3]: branch N;
	wire DBL_S2[4]: branch N;
	wire DBL_S2[5]: branch N;
	wire DBL_S2[6]: branch N;
	wire DBL_S2[7]: branch N;
	wire DBL_S2[8]: branch N;
	wire DBL_S2[9]: branch N;
	wire DBL_S3[0]: branch N;
	wire DBL_S3[1]: branch N;
	wire DBL_S3[2]: branch N;
	wire DBL_S3[3]: branch N;
	wire DBL_S3[4]: branch N;
	wire DBL_S3[5]: branch N;
	wire DBL_S3[6]: branch N;
	wire DBL_S3[7]: branch N;
	wire DBL_S3[8]: branch N;
	wire DBL_S3[9]: branch N;
	wire DBL_N0[0]: mux;
	wire DBL_N0[1]: mux;
	wire DBL_N0[2]: mux;
	wire DBL_N0[3]: mux;
	wire DBL_N0[4]: mux;
	wire DBL_N0[5]: mux;
	wire DBL_N0[6]: mux;
	wire DBL_N0[7]: mux;
	wire DBL_N0[8]: mux;
	wire DBL_N0[9]: mux;
	wire DBL_N1[0]: branch S;
	wire DBL_N1[1]: branch S;
	wire DBL_N1[2]: branch S;
	wire DBL_N1[3]: branch S;
	wire DBL_N1[4]: branch S;
	wire DBL_N1[5]: branch S;
	wire DBL_N1[6]: branch S;
	wire DBL_N1[7]: branch S;
	wire DBL_N1[8]: branch S;
	wire DBL_N1[9]: branch S;
	wire DBL_N2[0]: branch S;
	wire DBL_N2[1]: branch S;
	wire DBL_N2[2]: branch S;
	wire DBL_N2[3]: branch S;
	wire DBL_N2[4]: branch S;
	wire DBL_N2[5]: branch S;
	wire DBL_N2[6]: branch S;
	wire DBL_N2[7]: branch S;
	wire DBL_N2[8]: branch S;
	wire DBL_N2[9]: branch S;
	wire DBL_N3[0]: branch S;
	wire DBL_N3[1]: branch S;
	wire DBL_N3[2]: branch S;
	wire DBL_N3[3]: branch S;
	wire DBL_N3[4]: branch S;
	wire DBL_N3[5]: branch S;
	wire DBL_N3[6]: branch S;
	wire DBL_N3[7]: branch S;
	wire DBL_N3[8]: branch S;
	wire DBL_N3[9]: branch S;
	wire HEX_W0[0]: mux;
	wire HEX_W0[1]: mux;
	wire HEX_W0[2]: mux;
	wire HEX_W0[3]: mux;
	wire HEX_W0[4]: mux;
	wire HEX_W0[5]: mux;
	wire HEX_W0[6]: mux;
	wire HEX_W0[7]: mux;
	wire HEX_W0[8]: mux;
	wire HEX_W0[9]: mux;
	wire HEX_W1[0]: branch E;
	wire HEX_W1[1]: branch E;
	wire HEX_W1[2]: branch E;
	wire HEX_W1[3]: branch E;
	wire HEX_W1[4]: branch E;
	wire HEX_W1[5]: branch E;
	wire HEX_W1[6]: branch E;
	wire HEX_W1[7]: branch E;
	wire HEX_W1[8]: branch E;
	wire HEX_W1[9]: branch E;
	wire HEX_W2[0]: branch E;
	wire HEX_W2[1]: branch E;
	wire HEX_W2[2]: branch E;
	wire HEX_W2[3]: branch E;
	wire HEX_W2[4]: branch E;
	wire HEX_W2[5]: branch E;
	wire HEX_W2[6]: branch E;
	wire HEX_W2[7]: branch E;
	wire HEX_W2[8]: branch E;
	wire HEX_W2[9]: branch E;
	wire HEX_W3[0]: branch E;
	wire HEX_W3[1]: branch E;
	wire HEX_W3[2]: branch E;
	wire HEX_W3[3]: branch E;
	wire HEX_W3[4]: branch E;
	wire HEX_W3[5]: branch E;
	wire HEX_W3[6]: branch E;
	wire HEX_W3[7]: branch E;
	wire HEX_W3[8]: branch E;
	wire HEX_W3[9]: branch E;
	wire HEX_W4[0]: branch E;
	wire HEX_W4[1]: branch E;
	wire HEX_W4[2]: branch E;
	wire HEX_W4[3]: branch E;
	wire HEX_W4[4]: branch E;
	wire HEX_W4[5]: branch E;
	wire HEX_W4[6]: branch E;
	wire HEX_W4[7]: branch E;
	wire HEX_W4[8]: branch E;
	wire HEX_W4[9]: branch E;
	wire HEX_W5[0]: branch E;
	wire HEX_W5[1]: branch E;
	wire HEX_W5[2]: branch E;
	wire HEX_W5[3]: branch E;
	wire HEX_W5[4]: branch E;
	wire HEX_W5[5]: branch E;
	wire HEX_W5[6]: branch E;
	wire HEX_W5[7]: branch E;
	wire HEX_W5[8]: branch E;
	wire HEX_W5[9]: branch E;
	wire HEX_W6[0]: branch E;
	wire HEX_W6[1]: branch E;
	wire HEX_W6[2]: branch E;
	wire HEX_W6[3]: branch E;
	wire HEX_W6[4]: branch E;
	wire HEX_W6[5]: branch E;
	wire HEX_W6[6]: branch E;
	wire HEX_W6[7]: branch E;
	wire HEX_W6[8]: branch E;
	wire HEX_W6[9]: branch E;
	wire HEX_W6_N[0]: branch S;
	wire HEX_W6_N[1]: branch S;
	wire HEX_W6_N[2]: branch S;
	wire HEX_W6_N[3]: branch S;
	wire HEX_W6_N[4]: branch S;
	wire HEX_W6_N[5]: branch S;
	wire HEX_W6_N[6]: branch S;
	wire HEX_W6_N[7]: branch S;
	wire HEX_W6_N[8]: branch S;
	wire HEX_W6_N[9]: branch S;
	wire HEX_E0[0]: mux;
	wire HEX_E0[1]: mux;
	wire HEX_E0[2]: mux;
	wire HEX_E0[3]: mux;
	wire HEX_E0[4]: mux;
	wire HEX_E0[5]: mux;
	wire HEX_E0[6]: mux;
	wire HEX_E0[7]: mux;
	wire HEX_E0[8]: mux;
	wire HEX_E0[9]: mux;
	wire HEX_E1[0]: branch W;
	wire HEX_E1[1]: branch W;
	wire HEX_E1[2]: branch W;
	wire HEX_E1[3]: branch W;
	wire HEX_E1[4]: branch W;
	wire HEX_E1[5]: branch W;
	wire HEX_E1[6]: branch W;
	wire HEX_E1[7]: branch W;
	wire HEX_E1[8]: branch W;
	wire HEX_E1[9]: branch W;
	wire HEX_E2[0]: branch W;
	wire HEX_E2[1]: branch W;
	wire HEX_E2[2]: branch W;
	wire HEX_E2[3]: branch W;
	wire HEX_E2[4]: branch W;
	wire HEX_E2[5]: branch W;
	wire HEX_E2[6]: branch W;
	wire HEX_E2[7]: branch W;
	wire HEX_E2[8]: branch W;
	wire HEX_E2[9]: branch W;
	wire HEX_E3[0]: branch W;
	wire HEX_E3[1]: branch W;
	wire HEX_E3[2]: branch W;
	wire HEX_E3[3]: branch W;
	wire HEX_E3[4]: branch W;
	wire HEX_E3[5]: branch W;
	wire HEX_E3[6]: branch W;
	wire HEX_E3[7]: branch W;
	wire HEX_E3[8]: branch W;
	wire HEX_E3[9]: branch W;
	wire HEX_E4[0]: branch W;
	wire HEX_E4[1]: branch W;
	wire HEX_E4[2]: branch W;
	wire HEX_E4[3]: branch W;
	wire HEX_E4[4]: branch W;
	wire HEX_E4[5]: branch W;
	wire HEX_E4[6]: branch W;
	wire HEX_E4[7]: branch W;
	wire HEX_E4[8]: branch W;
	wire HEX_E4[9]: branch W;
	wire HEX_E5[0]: branch W;
	wire HEX_E5[1]: branch W;
	wire HEX_E5[2]: branch W;
	wire HEX_E5[3]: branch W;
	wire HEX_E5[4]: branch W;
	wire HEX_E5[5]: branch W;
	wire HEX_E5[6]: branch W;
	wire HEX_E5[7]: branch W;
	wire HEX_E5[8]: branch W;
	wire HEX_E5[9]: branch W;
	wire HEX_E6[0]: branch W;
	wire HEX_E6[1]: branch W;
	wire HEX_E6[2]: branch W;
	wire HEX_E6[3]: branch W;
	wire HEX_E6[4]: branch W;
	wire HEX_E6[5]: branch W;
	wire HEX_E6[6]: branch W;
	wire HEX_E6[7]: branch W;
	wire HEX_E6[8]: branch W;
	wire HEX_E6[9]: branch W;
	wire HEX_E6_S[0]: branch N;
	wire HEX_E6_S[1]: branch N;
	wire HEX_E6_S[2]: branch N;
	wire HEX_E6_S[3]: branch N;
	wire HEX_E6_S[4]: branch N;
	wire HEX_E6_S[5]: branch N;
	wire HEX_E6_S[6]: branch N;
	wire HEX_E6_S[7]: branch N;
	wire HEX_E6_S[8]: branch N;
	wire HEX_E6_S[9]: branch N;
	wire HEX_S0[0]: mux;
	wire HEX_S0[1]: mux;
	wire HEX_S0[2]: mux;
	wire HEX_S0[3]: mux;
	wire HEX_S0[4]: mux;
	wire HEX_S0[5]: mux;
	wire HEX_S0[6]: mux;
	wire HEX_S0[7]: mux;
	wire HEX_S0[8]: mux;
	wire HEX_S0[9]: mux;
	wire HEX_S1[0]: branch N;
	wire HEX_S1[1]: branch N;
	wire HEX_S1[2]: branch N;
	wire HEX_S1[3]: branch N;
	wire HEX_S1[4]: branch N;
	wire HEX_S1[5]: branch N;
	wire HEX_S1[6]: branch N;
	wire HEX_S1[7]: branch N;
	wire HEX_S1[8]: branch N;
	wire HEX_S1[9]: branch N;
	wire HEX_S2[0]: branch N;
	wire HEX_S2[1]: branch N;
	wire HEX_S2[2]: branch N;
	wire HEX_S2[3]: branch N;
	wire HEX_S2[4]: branch N;
	wire HEX_S2[5]: branch N;
	wire HEX_S2[6]: branch N;
	wire HEX_S2[7]: branch N;
	wire HEX_S2[8]: branch N;
	wire HEX_S2[9]: branch N;
	wire HEX_S3[0]: branch N;
	wire HEX_S3[1]: branch N;
	wire HEX_S3[2]: branch N;
	wire HEX_S3[3]: branch N;
	wire HEX_S3[4]: branch N;
	wire HEX_S3[5]: branch N;
	wire HEX_S3[6]: branch N;
	wire HEX_S3[7]: branch N;
	wire HEX_S3[8]: branch N;
	wire HEX_S3[9]: branch N;
	wire HEX_S4[0]: branch N;
	wire HEX_S4[1]: branch N;
	wire HEX_S4[2]: branch N;
	wire HEX_S4[3]: branch N;
	wire HEX_S4[4]: branch N;
	wire HEX_S4[5]: branch N;
	wire HEX_S4[6]: branch N;
	wire HEX_S4[7]: branch N;
	wire HEX_S4[8]: branch N;
	wire HEX_S4[9]: branch N;
	wire HEX_S5[0]: branch N;
	wire HEX_S5[1]: branch N;
	wire HEX_S5[2]: branch N;
	wire HEX_S5[3]: branch N;
	wire HEX_S5[4]: branch N;
	wire HEX_S5[5]: branch N;
	wire HEX_S5[6]: branch N;
	wire HEX_S5[7]: branch N;
	wire HEX_S5[8]: branch N;
	wire HEX_S5[9]: branch N;
	wire HEX_S6[0]: branch N;
	wire HEX_S6[1]: branch N;
	wire HEX_S6[2]: branch N;
	wire HEX_S6[3]: branch N;
	wire HEX_S6[4]: branch N;
	wire HEX_S6[5]: branch N;
	wire HEX_S6[6]: branch N;
	wire HEX_S6[7]: branch N;
	wire HEX_S6[8]: branch N;
	wire HEX_S6[9]: branch N;
	wire HEX_S7[0]: branch N;
	wire HEX_S7[1]: branch N;
	wire HEX_S7[2]: branch N;
	wire HEX_S7[3]: branch N;
	wire HEX_S7[4]: branch N;
	wire HEX_S7[5]: branch N;
	wire HEX_S7[6]: branch N;
	wire HEX_S7[7]: branch N;
	wire HEX_S7[8]: branch N;
	wire HEX_S7[9]: branch N;
	wire HEX_N0[0]: mux;
	wire HEX_N0[1]: mux;
	wire HEX_N0[2]: mux;
	wire HEX_N0[3]: mux;
	wire HEX_N0[4]: mux;
	wire HEX_N0[5]: mux;
	wire HEX_N0[6]: mux;
	wire HEX_N0[7]: mux;
	wire HEX_N0[8]: mux;
	wire HEX_N0[9]: mux;
	wire HEX_N1[0]: branch S;
	wire HEX_N1[1]: branch S;
	wire HEX_N1[2]: branch S;
	wire HEX_N1[3]: branch S;
	wire HEX_N1[4]: branch S;
	wire HEX_N1[5]: branch S;
	wire HEX_N1[6]: branch S;
	wire HEX_N1[7]: branch S;
	wire HEX_N1[8]: branch S;
	wire HEX_N1[9]: branch S;
	wire HEX_N2[0]: branch S;
	wire HEX_N2[1]: branch S;
	wire HEX_N2[2]: branch S;
	wire HEX_N2[3]: branch S;
	wire HEX_N2[4]: branch S;
	wire HEX_N2[5]: branch S;
	wire HEX_N2[6]: branch S;
	wire HEX_N2[7]: branch S;
	wire HEX_N2[8]: branch S;
	wire HEX_N2[9]: branch S;
	wire HEX_N3[0]: branch S;
	wire HEX_N3[1]: branch S;
	wire HEX_N3[2]: branch S;
	wire HEX_N3[3]: branch S;
	wire HEX_N3[4]: branch S;
	wire HEX_N3[5]: branch S;
	wire HEX_N3[6]: branch S;
	wire HEX_N3[7]: branch S;
	wire HEX_N3[8]: branch S;
	wire HEX_N3[9]: branch S;
	wire HEX_N4[0]: branch S;
	wire HEX_N4[1]: branch S;
	wire HEX_N4[2]: branch S;
	wire HEX_N4[3]: branch S;
	wire HEX_N4[4]: branch S;
	wire HEX_N4[5]: branch S;
	wire HEX_N4[6]: branch S;
	wire HEX_N4[7]: branch S;
	wire HEX_N4[8]: branch S;
	wire HEX_N4[9]: branch S;
	wire HEX_N5[0]: branch S;
	wire HEX_N5[1]: branch S;
	wire HEX_N5[2]: branch S;
	wire HEX_N5[3]: branch S;
	wire HEX_N5[4]: branch S;
	wire HEX_N5[5]: branch S;
	wire HEX_N5[6]: branch S;
	wire HEX_N5[7]: branch S;
	wire HEX_N5[8]: branch S;
	wire HEX_N5[9]: branch S;
	wire HEX_N6[0]: branch S;
	wire HEX_N6[1]: branch S;
	wire HEX_N6[2]: branch S;
	wire HEX_N6[3]: branch S;
	wire HEX_N6[4]: branch S;
	wire HEX_N6[5]: branch S;
	wire HEX_N6[6]: branch S;
	wire HEX_N6[7]: branch S;
	wire HEX_N6[8]: branch S;
	wire HEX_N6[9]: branch S;
	wire HEX_N7[0]: branch S;
	wire HEX_N7[1]: branch S;
	wire HEX_N7[2]: branch S;
	wire HEX_N7[3]: branch S;
	wire HEX_N7[4]: branch S;
	wire HEX_N7[5]: branch S;
	wire HEX_N7[6]: branch S;
	wire HEX_N7[7]: branch S;
	wire HEX_N7[8]: branch S;
	wire HEX_N7[9]: branch S;
	wire LH[0]: multi_branch W;
	wire LH[1]: multi_branch W;
	wire LH[2]: multi_branch W;
	wire LH[3]: multi_branch W;
	wire LH[4]: multi_branch W;
	wire LH[5]: multi_branch W;
	wire LH[6]: multi_branch W;
	wire LH[7]: multi_branch W;
	wire LH[8]: multi_branch W;
	wire LH[9]: multi_branch W;
	wire LH[10]: multi_branch W;
	wire LH[11]: multi_branch W;
	wire LH[12]: multi_root;
	wire LH[13]: multi_branch E;
	wire LH[14]: multi_branch E;
	wire LH[15]: multi_branch E;
	wire LH[16]: multi_branch E;
	wire LH[17]: multi_branch E;
	wire LH[18]: multi_branch E;
	wire LH[19]: multi_branch E;
	wire LH[20]: multi_branch E;
	wire LH[21]: multi_branch E;
	wire LH[22]: multi_branch E;
	wire LH[23]: multi_branch E;
	wire LH[24]: multi_branch E;
	wire LV[0]: multi_branch S;
	wire LV[1]: multi_branch S;
	wire LV[2]: multi_branch S;
	wire LV[3]: multi_branch S;
	wire LV[4]: multi_branch S;
	wire LV[5]: multi_branch S;
	wire LV[6]: multi_branch S;
	wire LV[7]: multi_branch S;
	wire LV[8]: multi_branch S;
	wire LV[9]: multi_branch S;
	wire LV[10]: multi_branch S;
	wire LV[11]: multi_branch S;
	wire LV[12]: multi_root;
	wire LV[13]: multi_branch N;
	wire LV[14]: multi_branch N;
	wire LV[15]: multi_branch N;
	wire LV[16]: multi_branch N;
	wire LV[17]: multi_branch N;
	wire LV[18]: multi_branch N;
	wire LV[19]: multi_branch N;
	wire LV[20]: multi_branch N;
	wire LV[21]: multi_branch N;
	wire LV[22]: multi_branch N;
	wire LV[23]: multi_branch N;
	wire LV[24]: multi_branch N;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_SR[2]: mux;
	wire IMUX_SR[3]: mux;
	wire IMUX_SR_OPTINV[0]: mux;
	wire IMUX_SR_OPTINV[1]: mux;
	wire IMUX_SR_OPTINV[2]: mux;
	wire IMUX_SR_OPTINV[3]: mux;
	wire IMUX_BOUNCE[0]: mux;
	wire IMUX_BOUNCE[1]: mux;
	wire IMUX_BOUNCE[2]: mux;
	wire IMUX_BOUNCE[3]: mux;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_CLK[2]: mux;
	wire IMUX_CLK[3]: mux;
	wire IMUX_CLK_OPTINV[0]: mux;
	wire IMUX_CLK_OPTINV[1]: mux;
	wire IMUX_CLK_OPTINV[2]: mux;
	wire IMUX_CLK_OPTINV[3]: mux;
	wire IMUX_CE[0]: mux;
	wire IMUX_CE[1]: mux;
	wire IMUX_CE[2]: mux;
	wire IMUX_CE[3]: mux;
	wire IMUX_CE_OPTINV[0]: mux;
	wire IMUX_CE_OPTINV[1]: mux;
	wire IMUX_CE_OPTINV[2]: mux;
	wire IMUX_CE_OPTINV[3]: mux;
	wire IMUX_BYP[0]: mux;
	wire IMUX_BYP[1]: mux;
	wire IMUX_BYP[2]: mux;
	wire IMUX_BYP[3]: mux;
	wire IMUX_BYP[4]: mux;
	wire IMUX_BYP[5]: mux;
	wire IMUX_BYP[6]: mux;
	wire IMUX_BYP[7]: mux;
	wire IMUX_BYP_BOUNCE[0]: mux;
	wire IMUX_BYP_BOUNCE[1]: mux;
	wire IMUX_BYP_BOUNCE[2]: mux;
	wire IMUX_BYP_BOUNCE[3]: mux;
	wire IMUX_BYP_BOUNCE[4]: mux;
	wire IMUX_BYP_BOUNCE[5]: mux;
	wire IMUX_BYP_BOUNCE[6]: mux;
	wire IMUX_BYP_BOUNCE[7]: mux;
	wire IMUX_IMUX[0]: mux;
	wire IMUX_IMUX[1]: mux;
	wire IMUX_IMUX[2]: mux;
	wire IMUX_IMUX[3]: mux;
	wire IMUX_IMUX[4]: mux;
	wire IMUX_IMUX[5]: mux;
	wire IMUX_IMUX[6]: mux;
	wire IMUX_IMUX[7]: mux;
	wire IMUX_IMUX[8]: mux;
	wire IMUX_IMUX[9]: mux;
	wire IMUX_IMUX[10]: mux;
	wire IMUX_IMUX[11]: mux;
	wire IMUX_IMUX[12]: mux;
	wire IMUX_IMUX[13]: mux;
	wire IMUX_IMUX[14]: mux;
	wire IMUX_IMUX[15]: mux;
	wire IMUX_IMUX[16]: mux;
	wire IMUX_IMUX[17]: mux;
	wire IMUX_IMUX[18]: mux;
	wire IMUX_IMUX[19]: mux;
	wire IMUX_IMUX[20]: mux;
	wire IMUX_IMUX[21]: mux;
	wire IMUX_IMUX[22]: mux;
	wire IMUX_IMUX[23]: mux;
	wire IMUX_IMUX[24]: mux;
	wire IMUX_IMUX[25]: mux;
	wire IMUX_IMUX[26]: mux;
	wire IMUX_IMUX[27]: mux;
	wire IMUX_IMUX[28]: mux;
	wire IMUX_IMUX[29]: mux;
	wire IMUX_IMUX[30]: mux;
	wire IMUX_IMUX[31]: mux;
	wire OUT_BEST[0]: bel;
	wire OUT_BEST[1]: bel;
	wire OUT_BEST[2]: bel;
	wire OUT_BEST[3]: bel;
	wire OUT_BEST[4]: bel;
	wire OUT_BEST[5]: bel;
	wire OUT_BEST[6]: bel;
	wire OUT_BEST[7]: bel;
	wire OUT_BEST_TMIN[0]: bel;
	wire OUT_BEST_TMIN[1]: bel;
	wire OUT_BEST_TMIN[2]: bel;
	wire OUT_BEST_TMIN[3]: bel;
	wire OUT_BEST_TMIN[4]: bel;
	wire OUT_BEST_TMIN[5]: bel;
	wire OUT_BEST_TMIN[6]: bel;
	wire OUT_BEST_TMIN[7]: bel;
	wire OUT_SEC[0]: bel;
	wire OUT_SEC[1]: bel;
	wire OUT_SEC[2]: bel;
	wire OUT_SEC[3]: bel;
	wire OUT_SEC[4]: bel;
	wire OUT_SEC[5]: bel;
	wire OUT_SEC[6]: bel;
	wire OUT_SEC[7]: bel;
	wire OUT_SEC_TMIN[0]: bel;
	wire OUT_SEC_TMIN[1]: bel;
	wire OUT_SEC_TMIN[2]: bel;
	wire OUT_SEC_TMIN[3]: bel;
	wire OUT_SEC_TMIN[4]: bel;
	wire OUT_SEC_TMIN[5]: bel;
	wire OUT_SEC_TMIN[6]: bel;
	wire OUT_SEC_TMIN[7]: bel;
	wire OUT_HALF0[0]: bel;
	wire OUT_HALF0[1]: bel;
	wire OUT_HALF0[2]: bel;
	wire OUT_HALF0[3]: bel;
	wire OUT_HALF0[4]: bel;
	wire OUT_HALF0[5]: bel;
	wire OUT_HALF0[6]: bel;
	wire OUT_HALF0[7]: bel;
	wire OUT_HALF0_BEL[0]: bel;
	wire OUT_HALF0_BEL[1]: bel;
	wire OUT_HALF0_BEL[2]: bel;
	wire OUT_HALF0_BEL[3]: bel;
	wire OUT_HALF0_BEL[4]: bel;
	wire OUT_HALF0_BEL[5]: bel;
	wire OUT_HALF0_BEL[6]: bel;
	wire OUT_HALF0_BEL[7]: bel;
	wire OUT_HALF0_TEST[0]: test;
	wire OUT_HALF0_TEST[1]: test;
	wire OUT_HALF0_TEST[2]: test;
	wire OUT_HALF0_TEST[3]: test;
	wire OUT_HALF0_TEST[4]: test;
	wire OUT_HALF0_TEST[5]: test;
	wire OUT_HALF0_TEST[6]: test;
	wire OUT_HALF0_TEST[7]: test;
	wire OUT_HALF1[0]: bel;
	wire OUT_HALF1[1]: bel;
	wire OUT_HALF1[2]: bel;
	wire OUT_HALF1[3]: bel;
	wire OUT_HALF1[4]: bel;
	wire OUT_HALF1[5]: bel;
	wire OUT_HALF1[6]: bel;
	wire OUT_HALF1[7]: bel;
	wire OUT_HALF1_BEL[0]: bel;
	wire OUT_HALF1_BEL[1]: bel;
	wire OUT_HALF1_BEL[2]: bel;
	wire OUT_HALF1_BEL[3]: bel;
	wire OUT_HALF1_BEL[4]: bel;
	wire OUT_HALF1_BEL[5]: bel;
	wire OUT_HALF1_BEL[6]: bel;
	wire OUT_HALF1_BEL[7]: bel;
	wire OUT_HALF1_TEST[0]: test;
	wire OUT_HALF1_TEST[1]: test;
	wire OUT_HALF1_TEST[2]: test;
	wire OUT_HALF1_TEST[3]: test;
	wire OUT_HALF1_TEST[4]: test;
	wire OUT_HALF1_TEST[5]: test;
	wire OUT_HALF1_TEST[6]: test;
	wire OUT_HALF1_TEST[7]: test;
	wire TEST[0]: test;
	wire TEST[1]: test;
	wire TEST[2]: test;
	wire TEST[3]: test;

	tile_slot INT {
		bel_slot INT: routing;

		tile_class INT {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[17][0], MAIN[16][0], MAIN[17][1], MAIN[17][2], MAIN[17][3], MAIN[16][3], MAIN[16][1], MAIN[16][8], MAIN[16][6], MAIN[17][6]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[17][9], MAIN[16][9], MAIN[17][8], MAIN[17][7], MAIN[16][2], MAIN[16][4], MAIN[17][4], MAIN[16][5], MAIN[17][5], MAIN[16][7]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[17][10], MAIN[16][10], MAIN[17][11], MAIN[17][12], MAIN[17][13], MAIN[16][13], MAIN[16][11], MAIN[16][18], MAIN[16][16], MAIN[17][16]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[17][19], MAIN[16][19], MAIN[17][18], MAIN[17][17], MAIN[16][12], MAIN[16][14], MAIN[17][14], MAIN[16][15], MAIN[17][15], MAIN[16][17]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[17][20], MAIN[16][20], MAIN[17][21], MAIN[17][22], MAIN[17][23], MAIN[16][23], MAIN[16][21], MAIN[16][28], MAIN[16][26], MAIN[17][26]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[17][29], MAIN[16][29], MAIN[17][28], MAIN[17][27], MAIN[16][22], MAIN[16][24], MAIN[17][24], MAIN[16][25], MAIN[17][25], MAIN[16][27]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[17][30], MAIN[16][30], MAIN[17][31], MAIN[17][32], MAIN[17][33], MAIN[16][33], MAIN[16][31], MAIN[16][38], MAIN[16][36], MAIN[17][36]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[17][39], MAIN[16][39], MAIN[17][38], MAIN[17][37], MAIN[16][32], MAIN[16][34], MAIN[17][34], MAIN[16][35], MAIN[17][35], MAIN[16][37]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF0[0] = 0b0100010000,
					OUT_HALF0[1] = 0b0100100000,
					OUT_HALF0[2] = 0b1000000001,
					OUT_HALF0[3] = 0b1000000010,
					OUT_HALF0[4] = 0b1000000100,
					OUT_HALF0[5] = 0b1000001000,
					OUT_HALF0[6] = 0b1000010000,
					OUT_HALF0[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[17][40], MAIN[16][40], MAIN[17][41], MAIN[17][42], MAIN[17][43], MAIN[16][43], MAIN[16][41], MAIN[16][48], MAIN[16][46], MAIN[17][46]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[17][49], MAIN[16][49], MAIN[17][48], MAIN[17][47], MAIN[16][42], MAIN[16][44], MAIN[17][44], MAIN[16][45], MAIN[17][45], MAIN[16][47]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[17][50], MAIN[16][50], MAIN[17][51], MAIN[17][52], MAIN[17][53], MAIN[16][53], MAIN[16][51], MAIN[16][58], MAIN[16][56], MAIN[17][56]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[17][59], MAIN[16][59], MAIN[17][58], MAIN[17][57], MAIN[16][52], MAIN[16][54], MAIN[17][54], MAIN[16][55], MAIN[17][55], MAIN[16][57]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[17][60], MAIN[16][60], MAIN[17][61], MAIN[17][62], MAIN[17][63], MAIN[16][63], MAIN[16][61], MAIN[16][68], MAIN[16][66], MAIN[17][66]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[17][69], MAIN[16][69], MAIN[17][68], MAIN[17][67], MAIN[16][62], MAIN[16][64], MAIN[17][64], MAIN[16][65], MAIN[17][65], MAIN[16][67]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[17][70], MAIN[16][70], MAIN[17][71], MAIN[17][72], MAIN[17][73], MAIN[16][73], MAIN[16][71], MAIN[16][78], MAIN[16][76], MAIN[17][76]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[17][79], MAIN[16][79], MAIN[17][78], MAIN[17][77], MAIN[16][72], MAIN[16][74], MAIN[17][74], MAIN[16][75], MAIN[17][75], MAIN[16][77]] {
					OUT_BEST[0] = 0b0001000001,
					OUT_BEST[1] = 0b0001000010,
					OUT_BEST[2] = 0b0001000100,
					OUT_BEST[3] = 0b0001001000,
					OUT_BEST[4] = 0b0001010000,
					OUT_BEST[5] = 0b0001100000,
					OUT_BEST[6] = 0b0010000001,
					OUT_BEST[7] = 0b0010000010,
					OUT_SEC[0] = 0b0010000100,
					OUT_SEC[1] = 0b0010001000,
					OUT_SEC[2] = 0b0010010000,
					OUT_SEC[3] = 0b0010100000,
					OUT_SEC[4] = 0b0100000001,
					OUT_SEC[5] = 0b0100000010,
					OUT_SEC[6] = 0b0100000100,
					OUT_SEC[7] = 0b0100001000,
					OUT_HALF1[0] = 0b0100010000,
					OUT_HALF1[1] = 0b0100100000,
					OUT_HALF1[2] = 0b1000000001,
					OUT_HALF1[3] = 0b1000000010,
					OUT_HALF1[4] = 0b1000000100,
					OUT_HALF1[5] = 0b1000001000,
					OUT_HALF1[6] = 0b1000010000,
					OUT_HALF1[7] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[6][4], MAIN[6][7], MAIN[7][7], MAIN[7][4], MAIN[4][4], MAIN[5][5], MAIN[4][7], MAIN[5][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_BEST[3] = 0b00010100,
					OUT_BEST[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[6][12], MAIN[6][15], MAIN[7][15], MAIN[7][12], MAIN[4][12], MAIN[5][13], MAIN[4][15], MAIN[5][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_BEST[2] = 0b00010100,
					OUT_BEST[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[4][20], MAIN[4][23], MAIN[5][22], MAIN[5][21], MAIN[6][23], MAIN[6][20], MAIN[7][23], MAIN[7][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_BEST[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[6][31], MAIN[6][28], MAIN[7][31], MAIN[7][28], MAIN[4][28], MAIN[5][29], MAIN[4][31], MAIN[5][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_BEST[2] = 0b00100100,
					OUT_BEST[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[6][39], MAIN[6][36], MAIN[7][39], MAIN[7][36], MAIN[4][36], MAIN[5][37], MAIN[4][39], MAIN[5][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_BEST[5] = 0b00010100,
					OUT_BEST[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[6][47], MAIN[6][44], MAIN[7][47], MAIN[7][44], MAIN[4][44], MAIN[5][45], MAIN[4][47], MAIN[5][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_BEST[1] = 0b00010100,
					OUT_BEST[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[4][52], MAIN[4][55], MAIN[5][54], MAIN[5][53], MAIN[6][55], MAIN[6][52], MAIN[7][52], MAIN[7][55]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_BEST[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[6][63], MAIN[6][60], MAIN[7][60], MAIN[7][63], MAIN[4][60], MAIN[5][61], MAIN[4][63], MAIN[5][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_BEST[1] = 0b00010100,
					OUT_BEST[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[6][71], MAIN[6][68], MAIN[7][68], MAIN[7][71], MAIN[4][68], MAIN[5][69], MAIN[4][71], MAIN[5][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_BEST[0] = 0b00010100,
					OUT_BEST[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[4][76], MAIN[4][79], MAIN[5][77], MAIN[5][78], MAIN[6][79], MAIN[6][76], MAIN[7][76], MAIN[7][79]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0_ALT = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[6][6], MAIN[6][5], MAIN[7][5], MAIN[7][6], MAIN[5][7], MAIN[4][6], MAIN[4][5], MAIN[5][4]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_BEST[3] = 0b00100100,
					OUT_BEST[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[6][14], MAIN[6][13], MAIN[7][13], MAIN[7][14], MAIN[5][15], MAIN[4][14], MAIN[4][13], MAIN[5][12]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_BEST[2] = 0b00100100,
					OUT_BEST[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[5][23], MAIN[4][21], MAIN[5][20], MAIN[4][22], MAIN[6][22], MAIN[6][21], MAIN[7][22], MAIN[7][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_BEST[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[6][30], MAIN[6][29], MAIN[7][29], MAIN[7][30], MAIN[5][31], MAIN[4][30], MAIN[4][29], MAIN[5][28]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_BEST[2] = 0b00010100,
					OUT_BEST[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[6][38], MAIN[6][37], MAIN[7][38], MAIN[7][37], MAIN[5][39], MAIN[4][38], MAIN[4][37], MAIN[5][36]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_BEST[5] = 0b00010100,
					OUT_BEST[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[6][46], MAIN[6][45], MAIN[7][45], MAIN[7][46], MAIN[5][47], MAIN[4][46], MAIN[4][45], MAIN[5][44]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_BEST[1] = 0b00100100,
					OUT_BEST[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[6][54], MAIN[6][53], MAIN[7][54], MAIN[7][53], MAIN[5][55], MAIN[4][53], MAIN[4][54], MAIN[5][52]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_BEST[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[6][62], MAIN[6][61], MAIN[7][61], MAIN[7][62], MAIN[5][63], MAIN[4][62], MAIN[4][61], MAIN[5][60]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_BEST[1] = 0b00010100,
					OUT_BEST[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[6][70], MAIN[6][69], MAIN[7][69], MAIN[7][70], MAIN[5][71], MAIN[4][70], MAIN[4][69], MAIN[5][68]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_BEST[0] = 0b00010100,
					OUT_BEST[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[6][78], MAIN[6][77], MAIN[7][78], MAIN[7][77], MAIN[5][79], MAIN[4][77], MAIN[5][76], MAIN[4][78]] {
					OMUX[15] = 0b00010001,
					OMUX_S0_ALT = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[4][1], MAIN[5][3], MAIN[5][0], MAIN[4][2], MAIN[6][2], MAIN[6][1], MAIN[7][2], MAIN[7][1]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_BEST[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[6][10], MAIN[6][9], MAIN[7][9], MAIN[7][10], MAIN[4][10], MAIN[4][9], MAIN[5][11], MAIN[5][8]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_BEST[2] = 0b00011000,
					OUT_BEST[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[4][17], MAIN[5][19], MAIN[5][16], MAIN[4][18], MAIN[6][18], MAIN[6][17], MAIN[7][17], MAIN[7][18]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_BEST[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[6][26], MAIN[6][25], MAIN[7][26], MAIN[7][25], MAIN[4][26], MAIN[4][25], MAIN[5][27], MAIN[5][24]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_BEST[3] = 0b00011000,
					OUT_BEST[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[6][34], MAIN[6][33], MAIN[7][33], MAIN[7][34], MAIN[4][34], MAIN[4][33], MAIN[5][35], MAIN[5][32]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_BEST[2] = 0b00101000,
					OUT_BEST[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[6][42], MAIN[6][41], MAIN[7][41], MAIN[7][42], MAIN[4][42], MAIN[4][41], MAIN[5][43], MAIN[5][40]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_BEST[1] = 0b00011000,
					OUT_BEST[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[6][50], MAIN[6][49], MAIN[7][49], MAIN[7][50], MAIN[4][50], MAIN[4][49], MAIN[5][51], MAIN[5][48]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_BEST[0] = 0b00011000,
					OUT_BEST[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[4][57], MAIN[5][59], MAIN[5][56], MAIN[4][58], MAIN[6][58], MAIN[6][57], MAIN[7][58], MAIN[7][57]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_BEST[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[6][66], MAIN[6][65], MAIN[7][66], MAIN[7][65], MAIN[4][66], MAIN[4][65], MAIN[5][67], MAIN[5][64]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_BEST[1] = 0b00011000,
					OUT_BEST[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[4][73], MAIN[5][75], MAIN[5][72], MAIN[4][74], MAIN[6][74], MAIN[6][73], MAIN[7][73], MAIN[7][74]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_BEST[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[4][3], MAIN[4][0], MAIN[5][2], MAIN[5][1], MAIN[6][3], MAIN[6][0], MAIN[7][3], MAIN[7][0]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_BEST[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[6][11], MAIN[6][8], MAIN[7][8], MAIN[7][11], MAIN[5][9], MAIN[4][11], MAIN[4][8], MAIN[5][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_BEST[2] = 0b00011000,
					OUT_BEST[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[4][19], MAIN[4][16], MAIN[5][18], MAIN[5][17], MAIN[6][19], MAIN[6][16], MAIN[7][16], MAIN[7][19]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_BEST[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[6][27], MAIN[6][24], MAIN[7][24], MAIN[7][27], MAIN[5][25], MAIN[4][27], MAIN[4][24], MAIN[5][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_BEST[3] = 0b00101000,
					OUT_BEST[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[6][35], MAIN[6][32], MAIN[7][32], MAIN[7][35], MAIN[5][33], MAIN[4][35], MAIN[4][32], MAIN[5][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_BEST[2] = 0b00101000,
					OUT_BEST[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[6][43], MAIN[6][40], MAIN[7][43], MAIN[7][40], MAIN[5][41], MAIN[4][43], MAIN[4][40], MAIN[5][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_BEST[1] = 0b00101000,
					OUT_BEST[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[6][51], MAIN[6][48], MAIN[7][48], MAIN[7][51], MAIN[5][49], MAIN[4][51], MAIN[4][48], MAIN[5][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_BEST[0] = 0b00011000,
					OUT_BEST[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[4][59], MAIN[4][56], MAIN[5][58], MAIN[5][57], MAIN[6][59], MAIN[6][56], MAIN[7][59], MAIN[7][56]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_BEST[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[6][67], MAIN[6][64], MAIN[7][67], MAIN[7][64], MAIN[5][65], MAIN[4][67], MAIN[4][64], MAIN[5][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_BEST[1] = 0b00011000,
					OUT_BEST[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[6][75], MAIN[6][72], MAIN[7][75], MAIN[7][72], MAIN[4][75], MAIN[4][72], MAIN[5][73], MAIN[5][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_BEST[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[1][5], MAIN[1][6], MAIN[1][4], MAIN[2][4], MAIN[2][7], MAIN[3][7], MAIN[3][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0010010,
					HEX_W6[0] = 0b0010100,
					HEX_W6_N[8] = 0b0011000,
					HEX_S3[0] = 0b0100010,
					HEX_S6[2] = 0b1000001,
					HEX_N3[0] = 0b1000100,
					HEX_N7[9] = 0b0101000,
					LH[6] = 0b1001000,
					LV[18] = 0b0100100,
					OUT_BEST[3] = 0b0100001,
					OUT_BEST[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[0][12], MAIN[0][15], MAIN[1][15], MAIN[2][13], MAIN[2][14], MAIN[3][14], MAIN[3][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0010010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100010,
					HEX_S6[3] = 0b1000001,
					HEX_N3[1] = 0b1000100,
					HEX_N6[0] = 0b0101000,
					LH[6] = 0b1001000,
					LV[18] = 0b0100100,
					OUT_BEST[2] = 0b0100001,
					OUT_BEST[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[1][21], MAIN[1][20], MAIN[1][22], MAIN[2][23], MAIN[2][20], MAIN[3][23], MAIN[3][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b0101000,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b1000001,
					HEX_N3[2] = 0b1001000,
					HEX_N6[1] = 0b0010100,
					LH[0] = 0b1000100,
					LV[12] = 0b0011000,
					OUT_BEST[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[0][28], MAIN[0][31], MAIN[1][31], MAIN[2][30], MAIN[2][29], MAIN[3][30], MAIN[3][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0010010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0100010,
					HEX_S6[5] = 0b1000001,
					HEX_N3[3] = 0b1001000,
					HEX_N6[2] = 0b0100100,
					LH[0] = 0b1000100,
					LV[12] = 0b0101000,
					OUT_BEST[2] = 0b1000010,
					OUT_BEST[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[1][37], MAIN[1][38], MAIN[1][36], MAIN[2][39], MAIN[2][36], MAIN[3][39], MAIN[3][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0010010,
					HEX_W6[2] = 0b0010100,
					HEX_W6[4] = 0b0011000,
					HEX_S3[4] = 0b0100010,
					HEX_S6[6] = 0b1000001,
					HEX_N3[4] = 0b1001000,
					HEX_N6[3] = 0b0100100,
					LH[12] = 0b0101000,
					LV[0] = 0b1000100,
					OUT_BEST[5] = 0b0100001,
					OUT_BEST[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[0][44], MAIN[0][47], MAIN[1][47], MAIN[2][46], MAIN[2][45], MAIN[3][46], MAIN[3][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0010010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0100010,
					HEX_S6[7] = 0b1000001,
					HEX_N3[5] = 0b1001000,
					HEX_N6[4] = 0b0100100,
					LH[12] = 0b0101000,
					LV[0] = 0b1000100,
					OUT_BEST[1] = 0b0100001,
					OUT_BEST[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[1][54], MAIN[1][52], MAIN[1][53], MAIN[2][55], MAIN[2][52], MAIN[3][52], MAIN[3][55]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100010,
					OMUX_W9 = 0b0100001,
					HEX_W6[4] = 0b0100100,
					HEX_W6[6] = 0b0101000,
					HEX_S3[6] = 0b1000001,
					HEX_S6[8] = 0b0010010,
					HEX_N3[6] = 0b0011000,
					HEX_N6[5] = 0b1000100,
					LH[18] = 0b0010100,
					LV[6] = 0b1001000,
					OUT_BEST[0] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[0][60], MAIN[0][63], MAIN[1][63], MAIN[2][62], MAIN[2][61], MAIN[3][61], MAIN[3][62]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0010010,
					HEX_W6[5] = 0b0010100,
					HEX_W6[7] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000010,
					HEX_N3[7] = 0b1001000,
					HEX_N6[6] = 0b0100100,
					LH[18] = 0b1000100,
					LV[6] = 0b0101000,
					OUT_BEST[1] = 0b1000001,
					OUT_BEST[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[1][69], MAIN[1][70], MAIN[1][68], MAIN[2][71], MAIN[2][68], MAIN[3][68], MAIN[3][71]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0010010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000010,
					HEX_N3[8] = 0b1001000,
					HEX_N6[7] = 0b0100100,
					LH[24] = 0b1000100,
					LV[24] = 0b0101000,
					OUT_BEST[0] = 0b1000001,
					OUT_BEST[7] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[0][76], MAIN[0][79], MAIN[1][79], MAIN[2][78], MAIN[2][77], MAIN[3][77], MAIN[3][78]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0_ALT = 0b1000001,
					OMUX_SW5 = 0b0010010,
					HEX_W6[7] = 0b0010100,
					HEX_W6[9] = 0b0011000,
					HEX_S3[9] = 0b0100001,
					HEX_S7[1] = 0b1000010,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0100100,
					LH[24] = 0b1000100,
					LV[24] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[0][4], MAIN[0][7], MAIN[1][7], MAIN[2][6], MAIN[2][5], MAIN[3][5], MAIN[3][6]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0010010,
					HEX_E6[0] = 0b0010100,
					HEX_E6[2] = 0b0011000,
					HEX_S3[0] = 0b0100001,
					HEX_S6[2] = 0b1000010,
					HEX_N3[0] = 0b1001000,
					HEX_N7[9] = 0b0100100,
					LH[6] = 0b1000100,
					LV[18] = 0b0101000,
					OUT_BEST[3] = 0b0100010,
					OUT_BEST[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[1][13], MAIN[1][14], MAIN[1][12], MAIN[2][15], MAIN[2][12], MAIN[3][12], MAIN[3][15]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0010010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000010,
					HEX_N3[1] = 0b1001000,
					HEX_N6[0] = 0b0100100,
					LH[6] = 0b1000100,
					LV[18] = 0b0101000,
					OUT_BEST[2] = 0b0100010,
					OUT_BEST[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[0][20], MAIN[1][23], MAIN[0][23], MAIN[2][22], MAIN[2][21], MAIN[3][22], MAIN[3][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b0100001,
					HEX_E6[2] = 0b0100100,
					HEX_E6[4] = 0b0101000,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b1000001,
					HEX_N3[2] = 0b1001000,
					HEX_N6[1] = 0b0010100,
					LH[0] = 0b1000100,
					LV[12] = 0b0011000,
					OUT_BEST[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[1][29], MAIN[1][30], MAIN[1][28], MAIN[2][31], MAIN[2][28], MAIN[3][28], MAIN[3][31]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0010010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000010,
					HEX_N3[3] = 0b1001000,
					HEX_N6[2] = 0b0100100,
					LH[0] = 0b1000100,
					LV[12] = 0b0101000,
					OUT_BEST[2] = 0b1000001,
					OUT_BEST[4] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[0][36], MAIN[0][39], MAIN[1][39], MAIN[2][38], MAIN[2][37], MAIN[3][38], MAIN[3][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0010010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0100010,
					HEX_S6[6] = 0b1000001,
					HEX_N3[4] = 0b1001000,
					HEX_N6[3] = 0b0100100,
					LH[12] = 0b0101000,
					LV[0] = 0b1000100,
					OUT_BEST[5] = 0b0100001,
					OUT_BEST[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[1][45], MAIN[1][46], MAIN[1][44], MAIN[2][47], MAIN[2][44], MAIN[3][44], MAIN[3][47]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0010010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000010,
					HEX_N3[5] = 0b1001000,
					HEX_N6[4] = 0b0100100,
					LH[12] = 0b0101000,
					LV[0] = 0b1000100,
					OUT_BEST[1] = 0b0100010,
					OUT_BEST[7] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[0][55], MAIN[0][52], MAIN[1][55], MAIN[2][54], MAIN[2][53], MAIN[3][54], MAIN[3][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0100010,
					OMUX_SE3 = 0b0010010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b1000010,
					HEX_S6[8] = 0b0100001,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1000100,
					LH[18] = 0b0100100,
					LV[6] = 0b1001000,
					OUT_BEST[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[1][61], MAIN[1][62], MAIN[1][60], MAIN[2][63], MAIN[2][60], MAIN[3][60], MAIN[3][63]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0010010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000010,
					HEX_N3[7] = 0b1001000,
					HEX_N6[6] = 0b0100100,
					LH[18] = 0b1000100,
					LV[6] = 0b0101000,
					OUT_BEST[1] = 0b1000001,
					OUT_BEST[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[0][68], MAIN[0][71], MAIN[1][71], MAIN[2][70], MAIN[2][69], MAIN[3][69], MAIN[3][70]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0010010,
					HEX_E6[8] = 0b0010100,
					HEX_E6_S[0] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000010,
					HEX_N3[8] = 0b1001000,
					HEX_N6[7] = 0b0100100,
					LH[24] = 0b1000100,
					LV[24] = 0b0101000,
					OUT_BEST[0] = 0b1000001,
					OUT_BEST[7] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[1][76], MAIN[1][77], MAIN[1][78], MAIN[2][79], MAIN[2][76], MAIN[3][79], MAIN[3][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0_ALT = 0b0100010,
					OMUX_S2 = 0b1000010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b1000100,
					HEX_E6_S[1] = 0b1001000,
					HEX_S3[9] = 0b0010010,
					HEX_S7[1] = 0b0100001,
					HEX_N3[9] = 0b0101000,
					HEX_N6[8] = 0b0010100,
					LH[24] = 0b0100100,
					LV[24] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[0][0], MAIN[1][3], MAIN[0][3], MAIN[2][1], MAIN[2][2], MAIN[3][2], MAIN[3][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b0100010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b0010010,
					HEX_E6[1] = 0b1000001,
					HEX_S6[0] = 0b0101000,
					HEX_S6[2] = 0b0100100,
					LH[6] = 0b1001000,
					LV[18] = 0b0010100,
					OUT_BEST[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[1][10], MAIN[1][9], MAIN[1][8], MAIN[2][8], MAIN[2][11], MAIN[3][8], MAIN[3][11]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0010010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b1000001,
					HEX_E6[2] = 0b0100010,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LH[6] = 0b0101000,
					LV[18] = 0b1000100,
					OUT_BEST[2] = 0b0100001,
					OUT_BEST[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[0][19], MAIN[1][19], MAIN[0][16], MAIN[2][17], MAIN[2][18], MAIN[3][17], MAIN[3][18]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0100010,
					HEX_W3[2] = 0b0010100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b1000001,
					HEX_E6[3] = 0b0010010,
					HEX_S6[2] = 0b0101000,
					HEX_S6[4] = 0b0100100,
					LH[0] = 0b0011000,
					LV[12] = 0b1000100,
					OUT_BEST[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[1][26], MAIN[1][25], MAIN[1][24], MAIN[2][24], MAIN[2][27], MAIN[3][27], MAIN[3][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0010010,
					HEX_W3[3] = 0b0100100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b1000010,
					HEX_E6[4] = 0b0100001,
					HEX_S6[3] = 0b0011000,
					HEX_S6[5] = 0b0010100,
					LH[0] = 0b0101000,
					LV[12] = 0b1000100,
					OUT_BEST[3] = 0b1000001,
					OUT_BEST[4] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[0][35], MAIN[0][32], MAIN[1][35], MAIN[2][33], MAIN[2][34], MAIN[3][33], MAIN[3][34]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0010010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b1000001,
					HEX_E6[5] = 0b0100010,
					HEX_S6[4] = 0b0011000,
					HEX_S6[6] = 0b0010100,
					LH[12] = 0b1000100,
					LV[0] = 0b0101000,
					OUT_BEST[2] = 0b1000010,
					OUT_BEST[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[2][40], MAIN[2][43], MAIN[3][40], MAIN[3][43]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0010010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b1000001,
					HEX_E6[6] = 0b0100010,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LH[12] = 0b1000100,
					LV[0] = 0b0101000,
					OUT_BEST[1] = 0b0100001,
					OUT_BEST[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[0][51], MAIN[0][48], MAIN[1][51], MAIN[2][49], MAIN[2][50], MAIN[3][49], MAIN[3][50]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0010010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b1000001,
					HEX_E6[7] = 0b0100010,
					HEX_S6[6] = 0b0011000,
					HEX_S6[8] = 0b0010100,
					LH[18] = 0b0101000,
					LV[6] = 0b1000100,
					OUT_BEST[0] = 0b0100001,
					OUT_BEST[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[1][57], MAIN[1][56], MAIN[1][58], MAIN[2][56], MAIN[2][59], MAIN[3][59], MAIN[3][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b0100001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b0010010,
					HEX_E6[8] = 0b1000001,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LH[18] = 0b1001000,
					LV[6] = 0b0010100,
					OUT_BEST[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[0][67], MAIN[0][64], MAIN[1][67], MAIN[2][65], MAIN[2][66], MAIN[3][66], MAIN[3][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0010010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b1000010,
					HEX_E6[9] = 0b0100001,
					HEX_S6[8] = 0b0011000,
					HEX_S7[0] = 0b0010100,
					LH[24] = 0b0101000,
					LV[24] = 0b1000100,
					OUT_BEST[1] = 0b1000001,
					OUT_BEST[7] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[1][74], MAIN[1][72], MAIN[1][73], MAIN[2][72], MAIN[2][75], MAIN[3][72], MAIN[3][75]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[9] = 0b0010100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b1000001,
					HEX_E6_S[0] = 0b0010010,
					HEX_S6[9] = 0b0101000,
					HEX_S7[1] = 0b0100100,
					LH[24] = 0b0011000,
					LV[24] = 0b1000100,
					OUT_BEST[0] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[1][1], MAIN[1][0], MAIN[1][2], MAIN[2][0], MAIN[2][3], MAIN[3][3], MAIN[3][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b0100001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b0010010,
					HEX_E6[1] = 0b1000001,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LH[6] = 0b1001000,
					LV[18] = 0b0010100,
					OUT_BEST[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[0][11], MAIN[0][8], MAIN[1][11], MAIN[2][9], MAIN[2][10], MAIN[3][9], MAIN[3][10]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0010010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b1000001,
					HEX_E6[2] = 0b0100010,
					HEX_N6[1] = 0b0010100,
					HEX_N7[9] = 0b0011000,
					LH[6] = 0b0101000,
					LV[18] = 0b1000100,
					OUT_BEST[2] = 0b0100001,
					OUT_BEST[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[1][18], MAIN[1][16], MAIN[1][17], MAIN[2][16], MAIN[2][19], MAIN[3][16], MAIN[3][19]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100010,
					OMUX_NE12 = 0b0100001,
					HEX_W3[2] = 0b0010100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b1000001,
					HEX_E6[3] = 0b0010010,
					HEX_N6[0] = 0b0101000,
					HEX_N6[2] = 0b0100100,
					LH[0] = 0b0011000,
					LV[12] = 0b1000100,
					OUT_BEST[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[0][27], MAIN[0][24], MAIN[1][27], MAIN[2][25], MAIN[2][26], MAIN[3][25], MAIN[3][26]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0010010,
					HEX_W3[3] = 0b0100100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b1000001,
					HEX_E6[4] = 0b0100010,
					HEX_N6[1] = 0b0011000,
					HEX_N6[3] = 0b0010100,
					LH[0] = 0b0101000,
					LV[12] = 0b1000100,
					OUT_BEST[3] = 0b1000010,
					OUT_BEST[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[1][34], MAIN[1][33], MAIN[1][32], MAIN[2][32], MAIN[2][35], MAIN[3][32], MAIN[3][35]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0010010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b1000001,
					HEX_E6[5] = 0b0100010,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LH[12] = 0b1000100,
					LV[0] = 0b0101000,
					OUT_BEST[2] = 0b1000010,
					OUT_BEST[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[0][43], MAIN[0][40], MAIN[1][43], MAIN[2][41], MAIN[2][42], MAIN[3][42], MAIN[3][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b1000010,
					HEX_E6[6] = 0b0100001,
					HEX_N6[3] = 0b0011000,
					HEX_N6[5] = 0b0010100,
					LH[12] = 0b1000100,
					LV[0] = 0b0101000,
					OUT_BEST[1] = 0b0100010,
					OUT_BEST[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[1][50], MAIN[1][49], MAIN[1][48], MAIN[2][48], MAIN[2][51], MAIN[3][48], MAIN[3][51]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0010010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b1000001,
					HEX_E6[7] = 0b0100010,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LH[18] = 0b0101000,
					LV[6] = 0b1000100,
					OUT_BEST[0] = 0b0100001,
					OUT_BEST[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[0][56], MAIN[1][59], MAIN[0][59], MAIN[2][57], MAIN[2][58], MAIN[3][58], MAIN[3][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b0100010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b0010010,
					HEX_E6[8] = 0b1000001,
					HEX_N6[5] = 0b0101000,
					HEX_N6[7] = 0b0100100,
					LH[18] = 0b1001000,
					LV[6] = 0b0010100,
					OUT_BEST[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[1][66], MAIN[1][65], MAIN[1][64], MAIN[2][64], MAIN[2][67], MAIN[3][67], MAIN[3][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0010010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b1000010,
					HEX_E6[9] = 0b0100001,
					HEX_N6[6] = 0b0011000,
					HEX_N6[8] = 0b0010100,
					LH[24] = 0b0101000,
					LV[24] = 0b1000100,
					OUT_BEST[1] = 0b1000001,
					OUT_BEST[7] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[0][75], MAIN[0][72], MAIN[1][75], MAIN[2][73], MAIN[2][74], MAIN[3][74], MAIN[3][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_N15 = 0b0010010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b1000010,
					HEX_E6_S[0] = 0b0100001,
					HEX_N6[7] = 0b0011000,
					HEX_N6[9] = 0b0010100,
					LH[24] = 0b0101000,
					LV[24] = 0b1000100,
					OUT_BEST[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[0][22], MAIN[0][38], MAIN[0][33], MAIN[0][10], MAIN[0][30], MAIN[0][21], MAIN[0][13], MAIN[0][25], MAIN[0][5], MAIN[0][2], MAIN[18][28]] {
					OMUX[2] = 0b10000000011,
					OMUX[4] = 0b10000000101,
					OMUX_S0 = 0b10000001001,
					OMUX_W1 = 0b10000010001,
					OMUX_E2 = 0b10000100001,
					OMUX_N10 = 0b00001000001,
					DBL_W1[1] = 0b00000000011,
					DBL_W2[2] = 0b10010000001,
					DBL_E1[1] = 0b00000000101,
					DBL_E2[2] = 0b00100000001,
					DBL_S1[1] = 0b00000010001,
					DBL_S2[2] = 0b00000100001,
					DBL_N1[1] = 0b00010000001,
					DBL_N2[2] = 0b00000001001,
					LH[24] = 0b10100000001,
					LV[0] = 0b11000000001,
					LV[12] = 0b01000000001,
					LV[24] = 0b10001000001,
					off = 0b00000000000,
				}
				mux LH[24] @[MAIN[0][57], MAIN[0][41], MAIN[0][58], MAIN[0][49], MAIN[0][66], MAIN[0][74], MAIN[0][69], MAIN[0][54], MAIN[0][77], MAIN[0][46], MAIN[18][51]] {
					OMUX[11] = 0b00000000011,
					OMUX[13] = 0b10000000101,
					OMUX_S5 = 0b00000001001,
					OMUX_E13 = 0b00000010001,
					OMUX_W14 = 0b10000100001,
					OMUX_N15 = 0b00001000001,
					DBL_W1[7] = 0b00010000001,
					DBL_W2[8] = 0b00100000001,
					DBL_E1[7] = 0b00000000101,
					DBL_E2[8] = 0b10000001001,
					DBL_S1[7] = 0b10000010001,
					DBL_S2[8] = 0b00000100001,
					DBL_N1[7] = 0b10001000001,
					DBL_N2[8] = 0b10100000001,
					LH[0] = 0b10000000011,
					LV[0] = 0b10010000001,
					LV[12] = 0b01000000001,
					LV[24] = 0b11000000001,
					off = 0b00000000000,
				}
				mux LV[0] @[MAIN[0][17], MAIN[0][37], MAIN[0][34], MAIN[0][9], MAIN[0][29], MAIN[0][18], MAIN[0][14], MAIN[0][26], MAIN[0][6], MAIN[0][1], MAIN[18][20]] {
					OMUX[2] = 0b10000000011,
					OMUX[4] = 0b10000000101,
					OMUX_S0 = 0b10000001001,
					OMUX_W1 = 0b10000010001,
					OMUX_E2 = 0b10000100001,
					OMUX_N10 = 0b00001000001,
					DBL_W1[1] = 0b00000000011,
					DBL_W2[2] = 0b10010000001,
					DBL_E1[1] = 0b00000000101,
					DBL_E2[2] = 0b00100000001,
					DBL_S1[1] = 0b00000010001,
					DBL_S2[2] = 0b00000100001,
					DBL_N1[1] = 0b00010000001,
					DBL_N2[2] = 0b00000001001,
					LH[0] = 0b01000000001,
					LH[12] = 0b11000000001,
					LH[24] = 0b10100000001,
					LV[24] = 0b10001000001,
					off = 0b00000000000,
				}
				mux LV[24] @[MAIN[0][62], MAIN[0][42], MAIN[0][61], MAIN[0][50], MAIN[0][65], MAIN[0][73], MAIN[0][70], MAIN[0][53], MAIN[0][78], MAIN[0][45], MAIN[18][59]] {
					OMUX[11] = 0b00000000011,
					OMUX[13] = 0b10000000101,
					OMUX_S5 = 0b00000001001,
					OMUX_E13 = 0b00000010001,
					OMUX_W14 = 0b10000100001,
					OMUX_N15 = 0b00001000001,
					DBL_W1[7] = 0b00010000001,
					DBL_W2[8] = 0b00100000001,
					DBL_E1[7] = 0b00000000101,
					DBL_E2[8] = 0b10000001001,
					DBL_S1[7] = 0b10000010001,
					DBL_S2[8] = 0b00000100001,
					DBL_N1[7] = 0b10001000001,
					DBL_N2[8] = 0b10100000001,
					LH[0] = 0b10000000011,
					LH[12] = 0b11000000001,
					LH[24] = 0b01000000001,
					LV[0] = 0b10010000001,
					off = 0b00000000000,
				}
				mux IMUX_SR[0] @[MAIN[14][7], MAIN[14][6], MAIN[15][6], MAIN[15][7], MAIN[14][4], MAIN[15][4], MAIN[15][2], MAIN[14][2]] {
					TIE_1 = 0b00010001,
					DBL_W1[0] = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_E0[0] = 0b01000001,
					DBL_E0[1] = 0b00100001,
					DBL_E1[0] = 0b00010010,
					DBL_E2[0] = 0b00010100,
					DBL_S1[0] = 0b10001000,
					DBL_S2[0] = 0b10000100,
					DBL_N0[1] = 0b10000001,
					DBL_N1[0] = 0b00101000,
					DBL_N2[0] = 0b10000010,
					IMUX_BOUNCE[0] = 0b01001000,
					IMUX_BOUNCE[1] = 0b01000100,
					IMUX_BOUNCE[2] = 0b01000010,
					IMUX_BOUNCE[3] = 0b00011000,
					off = 0b00000000,
				}
				mux IMUX_SR[1] @[MAIN[15][15], MAIN[14][15], MAIN[14][14], MAIN[15][14], MAIN[14][12], MAIN[15][12], MAIN[15][10], MAIN[14][10]] {
					TIE_1 = 0b00010001,
					DBL_W0[1] = 0b00100001,
					DBL_W1[1] = 0b00010010,
					DBL_W2[1] = 0b00010100,
					DBL_E0[2] = 0b01000001,
					DBL_E1[1] = 0b10000010,
					DBL_E2[1] = 0b10000100,
					DBL_S0[1] = 0b10000001,
					DBL_S1[1] = 0b01001000,
					DBL_S2[1] = 0b01000100,
					DBL_N1[1] = 0b00011000,
					DBL_N2[1] = 0b01000010,
					IMUX_BOUNCE[0] = 0b00101000,
					IMUX_BOUNCE[1] = 0b00100100,
					IMUX_BOUNCE[2] = 0b00100010,
					IMUX_BOUNCE[3] = 0b10001000,
					off = 0b00000000,
				}
				mux IMUX_SR[2] @[MAIN[14][1], MAIN[14][0], MAIN[15][0], MAIN[15][1], MAIN[15][5], MAIN[15][3], MAIN[14][3], MAIN[14][5]] {
					TIE_1 = 0b00010001,
					DBL_W0[1] = 0b00100001,
					DBL_W1[0] = 0b01000010,
					DBL_W2[0] = 0b01000100,
					DBL_E0[0] = 0b10000001,
					DBL_E1[0] = 0b00010010,
					DBL_E2[0] = 0b00010100,
					DBL_S0[1] = 0b01000001,
					DBL_S1[0] = 0b00101000,
					DBL_S2[0] = 0b00100100,
					DBL_N1[0] = 0b01001000,
					DBL_N2[0] = 0b00100010,
					IMUX_BOUNCE[0] = 0b10001000,
					IMUX_BOUNCE[1] = 0b10000100,
					IMUX_BOUNCE[2] = 0b10000010,
					IMUX_BOUNCE[3] = 0b00011000,
					off = 0b00000000,
				}
				mux IMUX_SR[3] @[MAIN[15][13], MAIN[15][11], MAIN[14][11], MAIN[14][13], MAIN[14][9], MAIN[15][8], MAIN[15][9], MAIN[14][8]] {
					TIE_1 = 0b00010001,
					DBL_W1[1] = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_E0[1] = 0b00010010,
					DBL_E0[2] = 0b00010100,
					DBL_E1[1] = 0b00100010,
					DBL_E2[1] = 0b01000010,
					DBL_S1[1] = 0b10000100,
					DBL_S2[1] = 0b01000100,
					DBL_N0[1] = 0b00011000,
					DBL_N1[1] = 0b10000001,
					DBL_N2[1] = 0b00100100,
					IMUX_BOUNCE[0] = 0b10001000,
					IMUX_BOUNCE[1] = 0b01001000,
					IMUX_BOUNCE[2] = 0b00101000,
					IMUX_BOUNCE[3] = 0b10000010,
					off = 0b00000000,
				}
				mux IMUX_BOUNCE[0] @[MAIN[14][24], MAIN[15][24], MAIN[14][25], MAIN[15][25], MAIN[14][27], MAIN[15][27], MAIN[15][29], MAIN[14][29]] {
					TIE_0 = 0b00010001,
					TIE_1 = 0b00100001,
					HCLK[0] = 0b00100010,
					HCLK[1] = 0b00100100,
					HCLK[2] = 0b00101000,
					HCLK[3] = 0b00010010,
					HCLK[4] = 0b00010100,
					HCLK[5] = 0b00011000,
					HCLK[6] = 0b01000010,
					HCLK[7] = 0b01000100,
					RCLK[0] = 0b01001000,
					RCLK[1] = 0b10000010,
					OMUX[5] = 0b10000100,
					DBL_W0[4] = 0b01000001,
					DBL_E1[3] = 0b10001000,
					DBL_S0[4] = 0b10000001,
					off = 0b00000000,
				}
				mux IMUX_BOUNCE[1] @[MAIN[15][30], MAIN[14][31], MAIN[14][30], MAIN[15][31], MAIN[15][26], MAIN[15][28], MAIN[14][28], MAIN[14][26]] {
					TIE_0 = 0b00010001,
					TIE_1 = 0b00100001,
					HCLK[0] = 0b00100010,
					HCLK[1] = 0b00100100,
					HCLK[2] = 0b00101000,
					HCLK[3] = 0b00010010,
					HCLK[4] = 0b00010100,
					HCLK[5] = 0b00011000,
					HCLK[6] = 0b01000010,
					HCLK[7] = 0b01000100,
					RCLK[0] = 0b01001000,
					RCLK[1] = 0b10000010,
					OMUX[5] = 0b10000100,
					DBL_E0[4] = 0b10000001,
					DBL_E1[3] = 0b10001000,
					DBL_N0[4] = 0b01000001,
					off = 0b00000000,
				}
				mux IMUX_BOUNCE[2] @[MAIN[15][33], MAIN[14][33], MAIN[14][32], MAIN[15][32], MAIN[14][35], MAIN[15][35], MAIN[15][37], MAIN[14][37]] {
					TIE_0 = 0b00010001,
					TIE_1 = 0b00100001,
					HCLK[0] = 0b01000010,
					HCLK[1] = 0b01000100,
					HCLK[2] = 0b01001000,
					HCLK[3] = 0b10000010,
					HCLK[4] = 0b10000100,
					HCLK[5] = 0b10001000,
					HCLK[6] = 0b00010010,
					HCLK[7] = 0b00010100,
					RCLK[0] = 0b00011000,
					RCLK[1] = 0b00100010,
					OMUX[6] = 0b00100100,
					DBL_E0[4] = 0b10000001,
					DBL_E1[4] = 0b00101000,
					DBL_N0[4] = 0b01000001,
					off = 0b00000000,
				}
				mux IMUX_BOUNCE[3] @[MAIN[15][39], MAIN[14][38], MAIN[15][38], MAIN[14][39], MAIN[15][34], MAIN[15][36], MAIN[14][36], MAIN[14][34]] {
					TIE_0 = 0b00010001,
					TIE_1 = 0b00100001,
					HCLK[0] = 0b01000010,
					HCLK[1] = 0b01000100,
					HCLK[2] = 0b01001000,
					HCLK[3] = 0b10000010,
					HCLK[4] = 0b10000100,
					HCLK[5] = 0b10001000,
					HCLK[6] = 0b00010010,
					HCLK[7] = 0b00010100,
					RCLK[0] = 0b00011000,
					RCLK[1] = 0b00100010,
					OMUX[6] = 0b00100100,
					DBL_W0[4] = 0b01000001,
					DBL_E1[4] = 0b00101000,
					DBL_S0[4] = 0b10000001,
					off = 0b00000000,
				}
				mux IMUX_CLK[0] @[MAIN[14][42], MAIN[15][42], MAIN[15][44], MAIN[14][44], MAIN[15][46], MAIN[14][47], MAIN[15][47], MAIN[14][46]] {
					HCLK[0] = 0b00010001,
					HCLK[1] = 0b00100001,
					HCLK[2] = 0b01000001,
					HCLK[3] = 0b00010010,
					HCLK[4] = 0b00100010,
					HCLK[5] = 0b01000010,
					HCLK[6] = 0b00010100,
					HCLK[7] = 0b00100100,
					RCLK[0] = 0b01000100,
					RCLK[1] = 0b00011000,
					DBL_W0[6] = 0b10000100,
					DBL_W1[6] = 0b00101000,
					DBL_E0[5] = 0b10000001,
					DBL_E1[6] = 0b01001000,
					DBL_S0[6] = 0b10000010,
					DBL_N0[6] = 0b10001000,
					off = 0b00000000,
				}
				mux IMUX_CLK[1] @[MAIN[14][45], MAIN[14][43], MAIN[15][43], MAIN[15][45], MAIN[14][40], MAIN[15][40], MAIN[15][41], MAIN[14][41]] {
					HCLK[0] = 0b00010001,
					HCLK[1] = 0b00100001,
					HCLK[2] = 0b01000001,
					HCLK[3] = 0b00010010,
					HCLK[4] = 0b00100010,
					HCLK[5] = 0b01000010,
					HCLK[6] = 0b00010100,
					HCLK[7] = 0b00100100,
					RCLK[0] = 0b01000100,
					RCLK[1] = 0b00011000,
					DBL_W0[6] = 0b10000100,
					DBL_W1[6] = 0b00101000,
					DBL_E0[5] = 0b10000001,
					DBL_E1[6] = 0b01001000,
					DBL_S0[6] = 0b10000010,
					DBL_N0[6] = 0b10001000,
					off = 0b00000000,
				}
				mux IMUX_CLK[2] @[MAIN[14][50], MAIN[15][50], MAIN[15][52], MAIN[14][52], MAIN[15][54], MAIN[14][55], MAIN[15][55], MAIN[14][54]] {
					HCLK[0] = 0b00010001,
					HCLK[1] = 0b00100001,
					HCLK[2] = 0b01000001,
					HCLK[3] = 0b00010010,
					HCLK[4] = 0b00100010,
					HCLK[5] = 0b01000010,
					HCLK[6] = 0b00010100,
					HCLK[7] = 0b00100100,
					RCLK[0] = 0b01000100,
					RCLK[1] = 0b00011000,
					DBL_W0[6] = 0b10000001,
					DBL_W1[6] = 0b00101000,
					DBL_E0[5] = 0b10000100,
					DBL_E1[6] = 0b01001000,
					DBL_S0[6] = 0b10001000,
					DBL_N0[6] = 0b10000010,
					off = 0b00000000,
				}
				mux IMUX_CLK[3] @[MAIN[14][53], MAIN[14][51], MAIN[15][51], MAIN[15][53], MAIN[14][48], MAIN[15][48], MAIN[15][49], MAIN[14][49]] {
					HCLK[0] = 0b00010001,
					HCLK[1] = 0b00100001,
					HCLK[2] = 0b01000001,
					HCLK[3] = 0b00010010,
					HCLK[4] = 0b00100010,
					HCLK[5] = 0b01000010,
					HCLK[6] = 0b00010100,
					HCLK[7] = 0b00100100,
					RCLK[0] = 0b01000100,
					RCLK[1] = 0b00011000,
					DBL_W0[6] = 0b10000001,
					DBL_W1[6] = 0b00101000,
					DBL_E0[5] = 0b10000100,
					DBL_E1[6] = 0b01001000,
					DBL_S0[6] = 0b10001000,
					DBL_N0[6] = 0b10000010,
					off = 0b00000000,
				}
				mux IMUX_CE[0] @[MAIN[14][70], MAIN[15][70], MAIN[14][71], MAIN[15][71], MAIN[14][68], MAIN[15][68], MAIN[15][66], MAIN[14][66]] {
					TIE_1 = 0b00010001,
					DBL_W0[8] = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[8] = 0b01000100,
					DBL_E0[7] = 0b10000001,
					DBL_E1[8] = 0b00010010,
					DBL_E2[8] = 0b00010100,
					DBL_S0[8] = 0b01000001,
					DBL_S1[8] = 0b00101000,
					DBL_S2[8] = 0b00100100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[8] = 0b00100010,
					IMUX_BOUNCE[0] = 0b10001000,
					IMUX_BOUNCE[1] = 0b10000100,
					IMUX_BOUNCE[2] = 0b10000010,
					IMUX_BOUNCE[3] = 0b00011000,
					off = 0b00000000,
				}
				mux IMUX_CE[1] @[MAIN[14][76], MAIN[15][76], MAIN[15][74], MAIN[14][74], MAIN[15][79], MAIN[14][79], MAIN[14][78], MAIN[15][78]] {
					TIE_1 = 0b00010001,
					DBL_W1[9] = 0b00100001,
					DBL_W2[9] = 0b01000001,
					DBL_E0[8] = 0b00010010,
					DBL_E0[9] = 0b00010100,
					DBL_E1[9] = 0b00101000,
					DBL_E2[9] = 0b01001000,
					DBL_S1[9] = 0b10000100,
					DBL_S2[9] = 0b01000100,
					DBL_N0[8] = 0b00011000,
					DBL_N1[9] = 0b10000001,
					DBL_N2[9] = 0b00100100,
					IMUX_BOUNCE[0] = 0b10000010,
					IMUX_BOUNCE[1] = 0b01000010,
					IMUX_BOUNCE[2] = 0b00100010,
					IMUX_BOUNCE[3] = 0b10001000,
					off = 0b00000000,
				}
				mux IMUX_CE[2] @[MAIN[15][64], MAIN[14][65], MAIN[14][64], MAIN[15][65], MAIN[15][69], MAIN[15][67], MAIN[14][67], MAIN[14][69]] {
					TIE_1 = 0b00010001,
					DBL_W1[8] = 0b00100010,
					DBL_W2[8] = 0b00100100,
					DBL_E0[7] = 0b01000001,
					DBL_E0[8] = 0b10000001,
					DBL_E1[8] = 0b00010010,
					DBL_E2[8] = 0b00010100,
					DBL_S1[8] = 0b10001000,
					DBL_S2[8] = 0b10000100,
					DBL_N0[8] = 0b00100001,
					DBL_N1[8] = 0b00101000,
					DBL_N2[8] = 0b10000010,
					IMUX_BOUNCE[0] = 0b01001000,
					IMUX_BOUNCE[1] = 0b01000100,
					IMUX_BOUNCE[2] = 0b01000010,
					IMUX_BOUNCE[3] = 0b00011000,
					off = 0b00000000,
				}
				mux IMUX_CE[3] @[MAIN[15][73], MAIN[15][72], MAIN[14][73], MAIN[14][72], MAIN[15][77], MAIN[15][75], MAIN[14][75], MAIN[14][77]] {
					TIE_1 = 0b00010001,
					DBL_W0[8] = 0b00100001,
					DBL_W1[9] = 0b00010010,
					DBL_W2[9] = 0b00010100,
					DBL_E0[9] = 0b01000001,
					DBL_E1[9] = 0b10000010,
					DBL_E2[9] = 0b10000100,
					DBL_S0[8] = 0b10000001,
					DBL_S1[9] = 0b01001000,
					DBL_S2[9] = 0b01000100,
					DBL_N1[9] = 0b00011000,
					DBL_N2[9] = 0b01000010,
					IMUX_BOUNCE[0] = 0b00101000,
					IMUX_BOUNCE[1] = 0b00100100,
					IMUX_BOUNCE[2] = 0b00100010,
					IMUX_BOUNCE[3] = 0b10001000,
					off = 0b00000000,
				}
				mux IMUX_BYP[0] @[MAIN[12][16], MAIN[13][19], MAIN[12][19], MAIN[13][16], MAIN[10][16], MAIN[8][18], MAIN[9][17], MAIN[11][19], MAIN[14][16], MAIN[11][17], MAIN[8][16], MAIN[10][18], MAIN[9][19]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0010000010000,
					OMUX_N10 = 0b1000000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b0001000010000,
					IMUX_BYP_BOUNCE[4] = 0b0100000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_BYP[1] @[MAIN[12][59], MAIN[12][56], MAIN[13][59], MAIN[13][56], MAIN[10][56], MAIN[8][58], MAIN[9][57], MAIN[11][57], MAIN[11][59], MAIN[9][59], MAIN[14][58], MAIN[10][58], MAIN[8][56]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b1000000001000,
					OMUX_W9 = 0b1000000000010,
					OMUX_N11 = 0b0100000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b0100000010000,
					DBL_W1[6] = 0b0100000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b0100001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b1000001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b0100010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b1000100000000,
					DBL_S1[5] = 0b1000000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0100100000000,
					DBL_S2[5] = 0b1000010000000,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0100000000001,
					DBL_N2[6] = 0b1000000000001,
					IMUX_BOUNCE[2] = 0b1000000000100,
					IMUX_BYP_BOUNCE[0] = 0b0001000000100,
					IMUX_BYP_BOUNCE[5] = 0b0010000000100,
					OUT_BEST[1] = 0b1000000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_BYP[2] @[MAIN[12][17], MAIN[13][18], MAIN[13][17], MAIN[12][18], MAIN[11][18], MAIN[8][17], MAIN[8][19], MAIN[11][16], MAIN[14][19], MAIN[10][19], MAIN[9][18], MAIN[10][17], MAIN[9][16]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0100000010000,
					OMUX_N10 = 0b0010000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b1000000010000,
					IMUX_BYP_BOUNCE[4] = 0b0001000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_BYP[3] @[MAIN[12][57], MAIN[13][57], MAIN[13][58], MAIN[12][58], MAIN[11][58], MAIN[8][57], MAIN[8][59], MAIN[10][59], MAIN[11][56], MAIN[9][56], MAIN[14][60], MAIN[10][57], MAIN[9][58]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b0100000001000,
					OMUX_W9 = 0b0100000000010,
					OMUX_N11 = 0b1000000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b1000000010000,
					DBL_W1[6] = 0b1000000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b1000001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b0100001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b1000010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b0100100000000,
					DBL_S1[5] = 0b0100000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b1000100000000,
					DBL_S2[5] = 0b0100010000000,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b1000000000001,
					DBL_N2[6] = 0b0100000000001,
					IMUX_BOUNCE[2] = 0b0010000000100,
					IMUX_BYP_BOUNCE[0] = 0b1000000000100,
					IMUX_BYP_BOUNCE[5] = 0b0001000000100,
					OUT_BEST[1] = 0b0100000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_BYP[4] @[MAIN[13][23], MAIN[12][20], MAIN[12][23], MAIN[13][20], MAIN[9][21], MAIN[8][20], MAIN[8][22], MAIN[11][21], MAIN[9][23], MAIN[15][20], MAIN[10][20], MAIN[10][22], MAIN[11][23]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0001000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b1000000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0100000001000,
					IMUX_BYP_BOUNCE[7] = 0b0010000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_BYP[5] @[MAIN[13][63], MAIN[12][60], MAIN[13][60], MAIN[12][63], MAIN[9][61], MAIN[8][60], MAIN[11][61], MAIN[8][62], MAIN[9][63], MAIN[11][63], MAIN[10][62], MAIN[14][59], MAIN[10][60]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0100000000010,
					OMUX_ES7 = 0b0100000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0010000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0100100000000,
					DBL_W2[9] = 0b0010100000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0010001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0010000000001,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0010000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0010010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0100010000000,
					IMUX_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[3] = 0b0001000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0100000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_BYP[6] @[MAIN[13][22], MAIN[12][21], MAIN[13][21], MAIN[12][22], MAIN[8][23], MAIN[9][22], MAIN[8][21], MAIN[10][23], MAIN[9][20], MAIN[14][20], MAIN[11][22], MAIN[10][21], MAIN[11][20]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0100000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b0001000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0010000001000,
					IMUX_BYP_BOUNCE[7] = 0b1000000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_BYP[7] @[MAIN[13][62], MAIN[12][62], MAIN[12][61], MAIN[13][61], MAIN[8][63], MAIN[9][62], MAIN[10][63], MAIN[8][61], MAIN[9][60], MAIN[11][60], MAIN[10][61], MAIN[14][63], MAIN[11][62]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000010,
					OMUX_ES7 = 0b0010000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0100000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0100000100000,
					DBL_W1[8] = 0b0010001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0010100000000,
					DBL_W2[9] = 0b0100100000000,
					DBL_E0[9] = 0b0100000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0100001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0100000000001,
					DBL_S1[9] = 0b0010000100000,
					DBL_S2[8] = 0b0010000010000,
					DBL_S2[9] = 0b0010000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0100000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0010010000000,
					IMUX_BOUNCE[3] = 0b0100000000010,
					IMUX_BYP_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0010000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[0] @[MAIN[12][12], MAIN[13][15], MAIN[12][15], MAIN[13][12], MAIN[10][12], MAIN[8][14], MAIN[9][13], MAIN[11][15], MAIN[14][18], MAIN[11][13], MAIN[8][12], MAIN[10][14], MAIN[9][15]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0010000010000,
					OMUX_N10 = 0b1000000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b0001000010000,
					IMUX_BYP_BOUNCE[4] = 0b0100000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[1] @[MAIN[13][39], MAIN[12][36], MAIN[12][39], MAIN[13][36], MAIN[9][37], MAIN[8][36], MAIN[8][38], MAIN[11][37], MAIN[9][39], MAIN[15][21], MAIN[10][36], MAIN[10][38], MAIN[11][39]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0001000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b1000000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0100000001000,
					IMUX_BYP_BOUNCE[7] = 0b0010000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[2] @[MAIN[12][55], MAIN[12][52], MAIN[13][55], MAIN[13][52], MAIN[10][52], MAIN[8][54], MAIN[9][53], MAIN[11][53], MAIN[11][55], MAIN[9][55], MAIN[15][57], MAIN[10][54], MAIN[8][52]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b1000000001000,
					OMUX_W9 = 0b1000000000010,
					OMUX_N11 = 0b0100000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b0100000010000,
					DBL_W1[6] = 0b0100000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b0100001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b1000001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b0100010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b1000100000000,
					DBL_S1[5] = 0b1000000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0100100000000,
					DBL_S2[5] = 0b1000010000000,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0100000000001,
					DBL_N2[6] = 0b1000000000001,
					IMUX_BOUNCE[2] = 0b1000000000100,
					IMUX_BYP_BOUNCE[0] = 0b0001000000100,
					IMUX_BYP_BOUNCE[5] = 0b0010000000100,
					OUT_BEST[1] = 0b1000000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[3] @[MAIN[13][79], MAIN[12][76], MAIN[13][76], MAIN[12][79], MAIN[9][77], MAIN[8][76], MAIN[11][77], MAIN[8][78], MAIN[9][79], MAIN[11][79], MAIN[10][78], MAIN[18][76], MAIN[10][76]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0100000000010,
					OMUX_ES7 = 0b0100000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0010000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0100100000000,
					DBL_W2[9] = 0b0010100000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0010001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0010000000001,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0010000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0010010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0100010000000,
					IMUX_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[3] = 0b0001000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0100000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[4] @[MAIN[12][13], MAIN[13][14], MAIN[13][13], MAIN[12][14], MAIN[11][14], MAIN[8][13], MAIN[8][15], MAIN[11][12], MAIN[14][17], MAIN[10][15], MAIN[9][14], MAIN[10][13], MAIN[9][12]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0100000010000,
					OMUX_N10 = 0b0010000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b1000000010000,
					IMUX_BYP_BOUNCE[4] = 0b0001000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[5] @[MAIN[13][38], MAIN[12][37], MAIN[13][37], MAIN[12][38], MAIN[8][39], MAIN[9][38], MAIN[8][37], MAIN[10][39], MAIN[9][36], MAIN[15][19], MAIN[11][38], MAIN[10][37], MAIN[11][36]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0100000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b0001000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0010000001000,
					IMUX_BYP_BOUNCE[7] = 0b1000000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[6] @[MAIN[12][53], MAIN[13][53], MAIN[13][54], MAIN[12][54], MAIN[11][54], MAIN[8][53], MAIN[8][55], MAIN[10][55], MAIN[11][52], MAIN[9][52], MAIN[14][57], MAIN[10][53], MAIN[9][54]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b0100000001000,
					OMUX_W9 = 0b0100000000010,
					OMUX_N11 = 0b1000000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b1000000010000,
					DBL_W1[6] = 0b1000000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b1000001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b0100001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b1000010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b0100100000000,
					DBL_S1[5] = 0b0100000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b1000100000000,
					DBL_S2[5] = 0b0100010000000,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b1000000000001,
					DBL_N2[6] = 0b0100000000001,
					IMUX_BOUNCE[2] = 0b0010000000100,
					IMUX_BYP_BOUNCE[0] = 0b1000000000100,
					IMUX_BYP_BOUNCE[5] = 0b0001000000100,
					OUT_BEST[1] = 0b0100000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[7] @[MAIN[13][78], MAIN[12][78], MAIN[12][77], MAIN[13][77], MAIN[8][79], MAIN[9][78], MAIN[10][79], MAIN[8][77], MAIN[9][76], MAIN[11][76], MAIN[10][77], MAIN[18][78], MAIN[11][78]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000010,
					OMUX_ES7 = 0b0010000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0100000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0100000100000,
					DBL_W1[8] = 0b0010001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0010100000000,
					DBL_W2[9] = 0b0100100000000,
					DBL_E0[9] = 0b0100000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0100001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0100000000001,
					DBL_S1[9] = 0b0010000100000,
					DBL_S2[8] = 0b0010000010000,
					DBL_S2[9] = 0b0010000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0100000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0010010000000,
					IMUX_BOUNCE[3] = 0b0100000000010,
					IMUX_BYP_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0010000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[8] @[MAIN[12][8], MAIN[13][11], MAIN[12][11], MAIN[13][8], MAIN[10][8], MAIN[8][10], MAIN[9][9], MAIN[11][11], MAIN[15][16], MAIN[11][9], MAIN[8][8], MAIN[10][10], MAIN[9][11]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0010000010000,
					OMUX_N10 = 0b1000000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b0001000010000,
					IMUX_BYP_BOUNCE[4] = 0b0100000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[9] @[MAIN[13][35], MAIN[12][32], MAIN[12][35], MAIN[13][32], MAIN[9][33], MAIN[8][32], MAIN[8][34], MAIN[11][33], MAIN[9][35], MAIN[15][22], MAIN[10][32], MAIN[10][34], MAIN[11][35]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0001000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b1000000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0100000001000,
					IMUX_BYP_BOUNCE[7] = 0b0010000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[10] @[MAIN[12][51], MAIN[12][48], MAIN[13][51], MAIN[13][48], MAIN[10][48], MAIN[8][50], MAIN[9][49], MAIN[11][49], MAIN[11][51], MAIN[9][51], MAIN[15][56], MAIN[10][50], MAIN[8][48]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b1000000001000,
					OMUX_W9 = 0b1000000000010,
					OMUX_N11 = 0b0100000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b0100000010000,
					DBL_W1[6] = 0b0100000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b0100001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b1000001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b0100010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b1000100000000,
					DBL_S1[5] = 0b1000000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0100100000000,
					DBL_S2[5] = 0b1000010000000,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0100000000001,
					DBL_N2[6] = 0b1000000000001,
					IMUX_BOUNCE[2] = 0b1000000000100,
					IMUX_BYP_BOUNCE[0] = 0b0001000000100,
					IMUX_BYP_BOUNCE[5] = 0b0010000000100,
					OUT_BEST[1] = 0b1000000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[11] @[MAIN[13][75], MAIN[12][72], MAIN[13][72], MAIN[12][75], MAIN[9][73], MAIN[8][72], MAIN[11][73], MAIN[8][74], MAIN[9][75], MAIN[11][75], MAIN[10][74], MAIN[18][73], MAIN[10][72]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0100000000010,
					OMUX_ES7 = 0b0100000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0010000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0100100000000,
					DBL_W2[9] = 0b0010100000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0010001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0010000000001,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0010000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0010010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0100010000000,
					IMUX_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[3] = 0b0001000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0100000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[12] @[MAIN[12][9], MAIN[13][10], MAIN[13][9], MAIN[12][10], MAIN[11][10], MAIN[8][9], MAIN[8][11], MAIN[11][8], MAIN[15][17], MAIN[10][11], MAIN[9][10], MAIN[10][9], MAIN[9][8]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0100000010000,
					OMUX_N10 = 0b0010000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b1000000010000,
					IMUX_BYP_BOUNCE[4] = 0b0001000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[13] @[MAIN[13][34], MAIN[12][33], MAIN[13][33], MAIN[12][34], MAIN[8][35], MAIN[9][34], MAIN[8][33], MAIN[10][35], MAIN[9][32], MAIN[15][23], MAIN[11][34], MAIN[10][33], MAIN[11][32]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0100000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b0001000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0010000001000,
					IMUX_BYP_BOUNCE[7] = 0b1000000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[14] @[MAIN[12][49], MAIN[13][49], MAIN[13][50], MAIN[12][50], MAIN[11][50], MAIN[8][49], MAIN[8][51], MAIN[10][51], MAIN[11][48], MAIN[9][48], MAIN[15][59], MAIN[10][49], MAIN[9][50]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b0100000001000,
					OMUX_W9 = 0b0100000000010,
					OMUX_N11 = 0b1000000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b1000000010000,
					DBL_W1[6] = 0b1000000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b1000001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b0100001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b1000010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b0100100000000,
					DBL_S1[5] = 0b0100000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b1000100000000,
					DBL_S2[5] = 0b0100010000000,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b1000000000001,
					DBL_N2[6] = 0b0100000000001,
					IMUX_BOUNCE[2] = 0b0010000000100,
					IMUX_BYP_BOUNCE[0] = 0b1000000000100,
					IMUX_BYP_BOUNCE[5] = 0b0001000000100,
					OUT_BEST[1] = 0b0100000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[15] @[MAIN[13][74], MAIN[12][74], MAIN[12][73], MAIN[13][73], MAIN[8][75], MAIN[9][74], MAIN[10][75], MAIN[8][73], MAIN[9][72], MAIN[11][72], MAIN[10][73], MAIN[18][75], MAIN[11][74]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000010,
					OMUX_ES7 = 0b0010000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0100000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0100000100000,
					DBL_W1[8] = 0b0010001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0010100000000,
					DBL_W2[9] = 0b0100100000000,
					DBL_E0[9] = 0b0100000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0100001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0100000000001,
					DBL_S1[9] = 0b0010000100000,
					DBL_S2[8] = 0b0010000010000,
					DBL_S2[9] = 0b0010000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0100000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0010010000000,
					IMUX_BOUNCE[3] = 0b0100000000010,
					IMUX_BYP_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0010000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[16] @[MAIN[12][4], MAIN[13][7], MAIN[12][7], MAIN[13][4], MAIN[10][4], MAIN[8][6], MAIN[9][5], MAIN[11][7], MAIN[18][4], MAIN[11][5], MAIN[8][4], MAIN[10][6], MAIN[9][7]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0010000010000,
					OMUX_N10 = 0b1000000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b0001000010000,
					IMUX_BYP_BOUNCE[4] = 0b0100000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[17] @[MAIN[13][31], MAIN[12][28], MAIN[12][31], MAIN[13][28], MAIN[9][29], MAIN[8][28], MAIN[8][30], MAIN[11][29], MAIN[9][31], MAIN[14][22], MAIN[10][28], MAIN[10][30], MAIN[11][31]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0001000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b1000000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0100000001000,
					IMUX_BYP_BOUNCE[7] = 0b0010000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[18] @[MAIN[12][47], MAIN[12][44], MAIN[13][47], MAIN[13][44], MAIN[10][44], MAIN[8][46], MAIN[9][45], MAIN[11][45], MAIN[11][47], MAIN[9][47], MAIN[15][58], MAIN[10][46], MAIN[8][44]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b1000000001000,
					OMUX_W9 = 0b1000000000010,
					OMUX_N11 = 0b0100000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b0100000010000,
					DBL_W1[6] = 0b0100000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b0100001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b1000001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b0100010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b1000100000000,
					DBL_S1[5] = 0b1000000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0100100000000,
					DBL_S2[5] = 0b1000010000000,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0100000000001,
					DBL_N2[6] = 0b1000000000001,
					IMUX_BOUNCE[2] = 0b1000000000100,
					IMUX_BYP_BOUNCE[0] = 0b0001000000100,
					IMUX_BYP_BOUNCE[5] = 0b0010000000100,
					OUT_BEST[1] = 0b1000000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[19] @[MAIN[13][71], MAIN[12][68], MAIN[13][68], MAIN[12][71], MAIN[9][69], MAIN[8][68], MAIN[11][69], MAIN[8][70], MAIN[9][71], MAIN[11][71], MAIN[10][70], MAIN[15][62], MAIN[10][68]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0100000000010,
					OMUX_ES7 = 0b0100000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0010000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0100100000000,
					DBL_W2[9] = 0b0010100000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0010001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0010000000001,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0010000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0010010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0100010000000,
					IMUX_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[3] = 0b0001000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0100000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[20] @[MAIN[12][5], MAIN[13][6], MAIN[13][5], MAIN[12][6], MAIN[11][6], MAIN[8][5], MAIN[8][7], MAIN[11][4], MAIN[18][6], MAIN[10][7], MAIN[9][6], MAIN[10][5], MAIN[9][4]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0100000010000,
					OMUX_N10 = 0b0010000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b1000000010000,
					IMUX_BYP_BOUNCE[4] = 0b0001000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[21] @[MAIN[13][30], MAIN[12][29], MAIN[13][29], MAIN[12][30], MAIN[8][31], MAIN[9][30], MAIN[8][29], MAIN[10][31], MAIN[9][28], MAIN[15][18], MAIN[11][30], MAIN[10][29], MAIN[11][28]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0100000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b0001000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0010000001000,
					IMUX_BYP_BOUNCE[7] = 0b1000000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[22] @[MAIN[12][45], MAIN[13][45], MAIN[13][46], MAIN[12][46], MAIN[11][46], MAIN[8][45], MAIN[8][47], MAIN[10][47], MAIN[11][44], MAIN[9][44], MAIN[14][56], MAIN[10][45], MAIN[9][46]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b0100000001000,
					OMUX_W9 = 0b0100000000010,
					OMUX_N11 = 0b1000000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b1000000010000,
					DBL_W1[6] = 0b1000000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b1000001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b0100001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b1000010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b0100100000000,
					DBL_S1[5] = 0b0100000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b1000100000000,
					DBL_S2[5] = 0b0100010000000,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b1000000000001,
					DBL_N2[6] = 0b0100000000001,
					IMUX_BOUNCE[2] = 0b0010000000100,
					IMUX_BYP_BOUNCE[0] = 0b1000000000100,
					IMUX_BYP_BOUNCE[5] = 0b0001000000100,
					OUT_BEST[1] = 0b0100000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[23] @[MAIN[13][70], MAIN[12][70], MAIN[12][69], MAIN[13][69], MAIN[8][71], MAIN[9][70], MAIN[10][71], MAIN[8][69], MAIN[9][68], MAIN[11][68], MAIN[10][69], MAIN[15][63], MAIN[11][70]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000010,
					OMUX_ES7 = 0b0010000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0100000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0100000100000,
					DBL_W1[8] = 0b0010001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0010100000000,
					DBL_W2[9] = 0b0100100000000,
					DBL_E0[9] = 0b0100000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0100001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0100000000001,
					DBL_S1[9] = 0b0010000100000,
					DBL_S2[8] = 0b0010000010000,
					DBL_S2[9] = 0b0010000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0100000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0010010000000,
					IMUX_BOUNCE[3] = 0b0100000000010,
					IMUX_BYP_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0010000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[24] @[MAIN[12][0], MAIN[13][3], MAIN[12][3], MAIN[13][0], MAIN[10][0], MAIN[8][2], MAIN[9][1], MAIN[11][3], MAIN[18][1], MAIN[11][1], MAIN[8][0], MAIN[10][2], MAIN[9][3]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0010000010000,
					OMUX_N10 = 0b1000000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b0001000010000,
					IMUX_BYP_BOUNCE[4] = 0b0100000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[25] @[MAIN[13][27], MAIN[12][24], MAIN[12][27], MAIN[13][24], MAIN[9][25], MAIN[8][24], MAIN[8][26], MAIN[11][25], MAIN[9][27], MAIN[14][21], MAIN[10][24], MAIN[10][26], MAIN[11][27]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0001000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b1000000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0100000001000,
					IMUX_BYP_BOUNCE[7] = 0b0010000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[26] @[MAIN[12][43], MAIN[12][40], MAIN[13][43], MAIN[13][40], MAIN[10][40], MAIN[8][42], MAIN[9][41], MAIN[11][41], MAIN[11][43], MAIN[9][43], MAIN[15][61], MAIN[10][42], MAIN[8][40]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b1000000001000,
					OMUX_W9 = 0b1000000000010,
					OMUX_N11 = 0b0100000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b0100000010000,
					DBL_W1[6] = 0b0100000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b0100001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b1000001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b0100010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b1000100000000,
					DBL_S1[5] = 0b1000000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0100100000000,
					DBL_S2[5] = 0b1000010000000,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0100000000001,
					DBL_N2[6] = 0b1000000000001,
					IMUX_BOUNCE[2] = 0b1000000000100,
					IMUX_BYP_BOUNCE[0] = 0b0001000000100,
					IMUX_BYP_BOUNCE[5] = 0b0010000000100,
					OUT_BEST[1] = 0b1000000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[27] @[MAIN[13][67], MAIN[12][64], MAIN[13][64], MAIN[12][67], MAIN[9][65], MAIN[8][64], MAIN[11][65], MAIN[8][66], MAIN[9][67], MAIN[11][67], MAIN[10][66], MAIN[14][61], MAIN[10][64]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0100000000010,
					OMUX_ES7 = 0b0100000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0010000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0100100000000,
					DBL_W2[9] = 0b0010100000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0010001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0010000000001,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0010000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0010010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0100010000000,
					IMUX_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[3] = 0b0001000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0100000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				mux IMUX_IMUX[28] @[MAIN[12][1], MAIN[13][2], MAIN[13][1], MAIN[12][2], MAIN[11][2], MAIN[8][1], MAIN[8][3], MAIN[11][0], MAIN[18][3], MAIN[10][3], MAIN[9][2], MAIN[10][1], MAIN[9][0]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000010,
					OMUX_W1 = 0b0001000000100,
					OMUX_E2 = 0b0100000001000,
					OMUX_EN8 = 0b0100000010000,
					OMUX_N10 = 0b0010000010000,
					OMUX_NW10 = 0b0100000000010,
					DBL_W0[0] = 0b0100000100000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b1000000001000,
					DBL_W2[0] = 0b0001001000000,
					DBL_W2[1] = 0b1000001000000,
					DBL_E1[0] = 0b0100001000000,
					DBL_E1[1] = 0b0010001000000,
					DBL_E1[2] = 0b0100000000100,
					DBL_E2[0] = 0b0100010000000,
					DBL_E2[1] = 0b0010000000001,
					DBL_E2[2] = 0b0001010000000,
					DBL_S0[0] = 0b1000010000000,
					DBL_S0[2] = 0b0010100000000,
					DBL_S1[0] = 0b0010000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b1000100000000,
					DBL_S2[0] = 0b0010010000000,
					DBL_S2[1] = 0b1000000000001,
					DBL_S2[2] = 0b0001000001000,
					DBL_N0[1] = 0b0100100000000,
					DBL_N1[0] = 0b0100000000001,
					DBL_N1[1] = 0b0001000000010,
					DBL_N2[0] = 0b1000000000100,
					DBL_N2[1] = 0b0010000000100,
					IMUX_BOUNCE[0] = 0b1000000000010,
					IMUX_BYP_BOUNCE[1] = 0b1000000010000,
					IMUX_BYP_BOUNCE[4] = 0b0001000010000,
					OUT_BEST[3] = 0b0010000001000,
					OUT_BEST[4] = 0b0001000100000,
				}
				mux IMUX_IMUX[29] @[MAIN[13][26], MAIN[12][25], MAIN[13][25], MAIN[12][26], MAIN[8][27], MAIN[9][26], MAIN[8][25], MAIN[10][27], MAIN[9][24], MAIN[14][23], MAIN[11][26], MAIN[10][25], MAIN[11][24]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000010,
					OMUX_W6 = 0b0010000000100,
					OMUX_E7 = 0b0100000001000,
					OMUX_N12 = 0b0100000000100,
					OMUX_NE12 = 0b0010000010000,
					OMUX_WN14 = 0b0001000001000,
					DBL_W0[2] = 0b0010000100000,
					DBL_W0[4] = 0b1000000000001,
					DBL_W1[2] = 0b0001001000000,
					DBL_W1[3] = 0b0100000100000,
					DBL_W1[4] = 0b0010001000000,
					DBL_W2[2] = 0b1000010000000,
					DBL_W2[3] = 0b0100100000000,
					DBL_W2[4] = 0b0001100000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010100000000,
					DBL_E1[4] = 0b1000100000000,
					DBL_E2[3] = 0b0001000100000,
					DBL_E2[4] = 0b1000001000000,
					DBL_S1[3] = 0b0001000000100,
					DBL_S1[4] = 0b0100001000000,
					DBL_S2[3] = 0b0100000010000,
					DBL_S2[4] = 0b0100000000001,
					DBL_N0[3] = 0b1000000000100,
					DBL_N1[2] = 0b0010000000001,
					DBL_N1[3] = 0b0001000000010,
					DBL_N1[4] = 0b1000000010000,
					DBL_N2[2] = 0b0001010000000,
					DBL_N2[3] = 0b0010010000000,
					DBL_N2[4] = 0b0100010000000,
					IMUX_BOUNCE[1] = 0b1000000000010,
					IMUX_BYP_BOUNCE[2] = 0b0010000001000,
					IMUX_BYP_BOUNCE[7] = 0b1000000001000,
					OUT_BEST[2] = 0b0100000000010,
					OUT_BEST[5] = 0b1000000100000,
				}
				mux IMUX_IMUX[30] @[MAIN[12][41], MAIN[13][41], MAIN[13][42], MAIN[12][42], MAIN[11][42], MAIN[8][41], MAIN[8][43], MAIN[10][43], MAIN[11][40], MAIN[9][40], MAIN[15][60], MAIN[10][41], MAIN[9][42]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0100000000100,
					OMUX_SE3 = 0b0001000000010,
					OMUX_E8 = 0b0100000001000,
					OMUX_W9 = 0b0100000000010,
					OMUX_N11 = 0b1000000000010,
					DBL_W0[6] = 0b0010000010000,
					DBL_W1[5] = 0b1000000010000,
					DBL_W1[6] = 0b1000000100000,
					DBL_W2[5] = 0b0001001000000,
					DBL_W2[6] = 0b1000001000000,
					DBL_E0[7] = 0b0010000000001,
					DBL_E1[5] = 0b0010001000000,
					DBL_E1[6] = 0b0100001000000,
					DBL_E1[7] = 0b0001000001000,
					DBL_E2[5] = 0b0010010000000,
					DBL_E2[6] = 0b1000010000000,
					DBL_E2[7] = 0b0001010000000,
					DBL_S0[6] = 0b0100100000000,
					DBL_S1[5] = 0b0100000010000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b1000100000000,
					DBL_S2[5] = 0b0100010000000,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b0001000100000,
					DBL_N0[5] = 0b0010100000000,
					DBL_N1[5] = 0b0010000001000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b1000000000001,
					DBL_N2[6] = 0b0100000000001,
					IMUX_BOUNCE[2] = 0b0010000000100,
					IMUX_BYP_BOUNCE[0] = 0b1000000000100,
					IMUX_BYP_BOUNCE[5] = 0b0001000000100,
					OUT_BEST[1] = 0b0100000100000,
					OUT_BEST[6] = 0b0001000010000,
				}
				mux IMUX_IMUX[31] @[MAIN[13][66], MAIN[12][66], MAIN[12][65], MAIN[13][65], MAIN[8][67], MAIN[9][66], MAIN[10][67], MAIN[8][65], MAIN[9][64], MAIN[11][64], MAIN[10][65], MAIN[14][62], MAIN[11][66]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000010,
					OMUX_ES7 = 0b0010000000100,
					OMUX_E13 = 0b0001000000100,
					OMUX_W14 = 0b0100000001000,
					OMUX_N15 = 0b0001000010000,
					DBL_W0[8] = 0b1000000001000,
					DBL_W1[7] = 0b0100000100000,
					DBL_W1[8] = 0b0010001000000,
					DBL_W1[9] = 0b0001000100000,
					DBL_W2[7] = 0b1000010000000,
					DBL_W2[8] = 0b0010100000000,
					DBL_W2[9] = 0b0100100000000,
					DBL_E0[9] = 0b0100000010000,
					DBL_E1[8] = 0b0001100000000,
					DBL_E1[9] = 0b1000100000000,
					DBL_E2[8] = 0b0100001000000,
					DBL_E2[9] = 0b1000000100000,
					DBL_S1[8] = 0b0100000000001,
					DBL_S1[9] = 0b0010000100000,
					DBL_S2[8] = 0b0010000010000,
					DBL_S2[9] = 0b0010000001000,
					DBL_N0[7] = 0b0001001000000,
					DBL_N0[9] = 0b1000000000001,
					DBL_N1[7] = 0b0001000001000,
					DBL_N1[8] = 0b0100000000100,
					DBL_N1[9] = 0b1000000010000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b0001010000000,
					DBL_N2[9] = 0b0010010000000,
					IMUX_BOUNCE[3] = 0b0100000000010,
					IMUX_BYP_BOUNCE[3] = 0b1000000000010,
					IMUX_BYP_BOUNCE[6] = 0b1000000000100,
					OUT_BEST[0] = 0b0010000000001,
					OUT_BEST[7] = 0b1000001000000,
				}
				permabuf IMUX_BYP_BOUNCE[0] = IMUX_BYP[0];
				permabuf IMUX_BYP_BOUNCE[1] = IMUX_BYP[1];
				permabuf IMUX_BYP_BOUNCE[2] = IMUX_BYP[2];
				permabuf IMUX_BYP_BOUNCE[3] = IMUX_BYP[3];
				permabuf IMUX_BYP_BOUNCE[4] = IMUX_BYP[4];
				permabuf IMUX_BYP_BOUNCE[5] = IMUX_BYP[5];
				permabuf IMUX_BYP_BOUNCE[6] = IMUX_BYP[6];
				permabuf IMUX_BYP_BOUNCE[7] = IMUX_BYP[7];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[18][24];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[18][26];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[18][23];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[18][25];
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @!MAIN[18][29];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @!MAIN[18][27];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @!MAIN[18][55];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @!MAIN[18][50];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[18][53];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[18][56];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[18][52];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[18][54];
			}
		}
	}

	tile_slot INTF {
		bel_slot INTF_INT: routing;
		bel_slot INTF_TESTMUX: routing;

		tile_class INTF {
			cell CELL;
			bitrect MAIN: Vertical (19, rev 80);

			switchbox INTF_INT {
				mux OUT_HALF0_TEST[0] @[MAIN[18][2]] {
					IMUX_SR_OPTINV[2] = 0b1,
					IMUX_IMUX[20] = 0b0,
				}
				mux OUT_HALF0_TEST[1] @[MAIN[18][0]] {
					IMUX_SR_OPTINV[0] = 0b1,
					IMUX_IMUX[24] = 0b0,
				}
				mux OUT_HALF0_TEST[2] @[MAIN[18][33]] {
					IMUX_IMUX[5] = 0b0,
					TEST[3] = 0b1,
				}
				mux OUT_HALF0_TEST[3] @[MAIN[18][32]] {
					IMUX_IMUX[9] = 0b0,
					TEST[1] = 0b1,
				}
				mux OUT_HALF0_TEST[4] @[MAIN[18][15]] {
					IMUX_IMUX[21] = 0b0,
					TEST[2] = 0b1,
				}
				mux OUT_HALF0_TEST[5] @[MAIN[18][7]] {
					IMUX_SR_OPTINV[1] = 0b1,
					IMUX_IMUX[8] = 0b0,
				}
				mux OUT_HALF0_TEST[6] @[MAIN[18][13]] {
					IMUX_IMUX[25] = 0b0,
					TEST[0] = 0b1,
				}
				mux OUT_HALF0_TEST[7] @[MAIN[18][10]] {
					IMUX_SR_OPTINV[3] = 0b1,
					IMUX_IMUX[4] = 0b0,
				}
				mux OUT_HALF1_TEST[0] @[MAIN[18][47]] {
					IMUX_CLK_OPTINV[2] = 0b1,
					IMUX_IMUX[22] = 0b0,
				}
				mux OUT_HALF1_TEST[1] @[MAIN[18][43]] {
					IMUX_CLK_OPTINV[0] = 0b1,
					IMUX_IMUX[26] = 0b0,
				}
				mux OUT_HALF1_TEST[2] @[MAIN[18][69]] {
					IMUX_CE_OPTINV[0] = 0b1,
					IMUX_IMUX[27] = 0b0,
				}
				mux OUT_HALF1_TEST[3] @[MAIN[18][77]] {
					IMUX_CE_OPTINV[3] = 0b1,
					IMUX_IMUX[7] = 0b0,
				}
				mux OUT_HALF1_TEST[4] @[MAIN[18][64]] {
					IMUX_CLK_OPTINV[1] = 0b1,
					IMUX_IMUX[10] = 0b0,
				}
				mux OUT_HALF1_TEST[5] @[MAIN[18][66]] {
					IMUX_CLK_OPTINV[3] = 0b1,
					IMUX_IMUX[6] = 0b0,
				}
				mux OUT_HALF1_TEST[6] @[MAIN[18][71]] {
					IMUX_CE_OPTINV[2] = 0b1,
					IMUX_IMUX[23] = 0b0,
				}
				mux OUT_HALF1_TEST[7] @[MAIN[18][74]] {
					IMUX_CE_OPTINV[1] = 0b1,
					IMUX_IMUX[11] = 0b0,
				}
			}

			test_mux INTF_TESTMUX @[MAIN[18][40]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_BEST[0] = OUT_BEST_TMIN[0] || [IMUX_IMUX[3]];
				OUT_BEST[1] = OUT_BEST_TMIN[1] || [IMUX_IMUX[2]];
				OUT_BEST[2] = OUT_BEST_TMIN[2] || [IMUX_IMUX[1]];
				OUT_BEST[3] = OUT_BEST_TMIN[3] || [IMUX_IMUX[0]];
				OUT_BEST[4] = OUT_BEST_TMIN[4] || [IMUX_IMUX[16]];
				OUT_BEST[5] = OUT_BEST_TMIN[5] || [IMUX_IMUX[17]];
				OUT_BEST[6] = OUT_BEST_TMIN[6] || [IMUX_IMUX[18]];
				OUT_BEST[7] = OUT_BEST_TMIN[7] || [IMUX_IMUX[19]];
				OUT_SEC[0] = OUT_SEC_TMIN[0] || [IMUX_IMUX[12]];
				OUT_SEC[1] = OUT_SEC_TMIN[1] || [IMUX_IMUX[28]];
				OUT_SEC[2] = OUT_SEC_TMIN[2] || [IMUX_IMUX[14]];
				OUT_SEC[3] = OUT_SEC_TMIN[3] || [IMUX_IMUX[30]];
				OUT_SEC[4] = OUT_SEC_TMIN[4] || [IMUX_IMUX[29]];
				OUT_SEC[5] = OUT_SEC_TMIN[5] || [IMUX_IMUX[13]];
				OUT_SEC[6] = OUT_SEC_TMIN[6] || [IMUX_IMUX[15]];
				OUT_SEC[7] = OUT_SEC_TMIN[7] || [IMUX_IMUX[31]];
				OUT_HALF0[0] = OUT_HALF0_BEL[0] || [OUT_HALF0_TEST[0]];
				OUT_HALF0[1] = OUT_HALF0_BEL[1] || [OUT_HALF0_TEST[1]];
				OUT_HALF0[2] = OUT_HALF0_BEL[2] || [OUT_HALF0_TEST[2]];
				OUT_HALF0[3] = OUT_HALF0_BEL[3] || [OUT_HALF0_TEST[3]];
				OUT_HALF0[4] = OUT_HALF0_BEL[4] || [OUT_HALF0_TEST[4]];
				OUT_HALF0[5] = OUT_HALF0_BEL[5] || [OUT_HALF0_TEST[5]];
				OUT_HALF0[6] = OUT_HALF0_BEL[6] || [OUT_HALF0_TEST[6]];
				OUT_HALF0[7] = OUT_HALF0_BEL[7] || [OUT_HALF0_TEST[7]];
				OUT_HALF1[0] = OUT_HALF1_BEL[0] || [OUT_HALF1_TEST[0]];
				OUT_HALF1[1] = OUT_HALF1_BEL[1] || [OUT_HALF1_TEST[1]];
				OUT_HALF1[2] = OUT_HALF1_BEL[2] || [OUT_HALF1_TEST[2]];
				OUT_HALF1[3] = OUT_HALF1_BEL[3] || [OUT_HALF1_TEST[3]];
				OUT_HALF1[4] = OUT_HALF1_BEL[4] || [OUT_HALF1_TEST[4]];
				OUT_HALF1[5] = OUT_HALF1_BEL[5] || [OUT_HALF1_TEST[5]];
				OUT_HALF1[6] = OUT_HALF1_BEL[6] || [OUT_HALF1_TEST[6]];
				OUT_HALF1[7] = OUT_HALF1_BEL[7] || [OUT_HALF1_TEST[7]];
			}
		}
	}

	tile_slot BEL {
		bel_slot SLICE[0]: SLICE_V4;
		bel_slot SLICE[1]: SLICE_V4;
		bel_slot SLICE[2]: SLICE_V4;
		bel_slot SLICE[3]: SLICE_V4;
		bel_slot BRAM: BRAM_V4;
		bel_slot BRAM_F: legacy;
		bel_slot BRAM_H[0]: legacy;
		bel_slot BRAM_H[1]: legacy;
		bel_slot BRAM_ADDR: legacy;
		bel_slot DSP[0]: DSP_V4;
		bel_slot DSP[1]: DSP_V4;
		bel_slot DSP_C: DSP_C;
		bel_slot TIEOFF_DSP: legacy;
		bel_slot ILOGIC[0]: legacy;
		bel_slot ILOGIC[1]: legacy;
		bel_slot OLOGIC[0]: legacy;
		bel_slot OLOGIC[1]: legacy;
		bel_slot IODELAY[0]: legacy;
		bel_slot IODELAY[1]: legacy;
		bel_slot IDELAY[0]: legacy;
		bel_slot IDELAY[1]: legacy;
		bel_slot ODELAY[0]: legacy;
		bel_slot ODELAY[1]: legacy;
		bel_slot IOB[0]: legacy;
		bel_slot IOB[1]: legacy;
		bel_slot IOI: legacy;
		bel_slot DCM[0]: legacy;
		bel_slot DCM[1]: legacy;
		bel_slot PLL: legacy;
		bel_slot MMCM[0]: legacy;
		bel_slot MMCM[1]: legacy;
		bel_slot CMT: legacy;
		bel_slot CMT_A: legacy;
		bel_slot CMT_B: legacy;
		bel_slot CMT_C: legacy;
		bel_slot CMT_D: legacy;
		bel_slot HCLK_CMT: legacy;
		bel_slot PPR_FRAME: legacy;
		bel_slot PHASER_IN[0]: legacy;
		bel_slot PHASER_IN[1]: legacy;
		bel_slot PHASER_IN[2]: legacy;
		bel_slot PHASER_IN[3]: legacy;
		bel_slot PHASER_OUT[0]: legacy;
		bel_slot PHASER_OUT[1]: legacy;
		bel_slot PHASER_OUT[2]: legacy;
		bel_slot PHASER_OUT[3]: legacy;
		bel_slot PHASER_REF: legacy;
		bel_slot PHY_CONTROL: legacy;
		bel_slot BUFMRCE[0]: legacy;
		bel_slot BUFMRCE[1]: legacy;
		bel_slot CCM: legacy;
		bel_slot PMCD[0]: legacy;
		bel_slot PMCD[1]: legacy;
		bel_slot DPM: legacy;
		bel_slot BUFHCE_W[0]: legacy;
		bel_slot BUFHCE_W[1]: legacy;
		bel_slot BUFHCE_W[2]: legacy;
		bel_slot BUFHCE_W[3]: legacy;
		bel_slot BUFHCE_W[4]: legacy;
		bel_slot BUFHCE_W[5]: legacy;
		bel_slot BUFHCE_W[6]: legacy;
		bel_slot BUFHCE_W[7]: legacy;
		bel_slot BUFHCE_W[8]: legacy;
		bel_slot BUFHCE_W[9]: legacy;
		bel_slot BUFHCE_W[10]: legacy;
		bel_slot BUFHCE_W[11]: legacy;
		bel_slot BUFHCE_E[0]: legacy;
		bel_slot BUFHCE_E[1]: legacy;
		bel_slot BUFHCE_E[2]: legacy;
		bel_slot BUFHCE_E[3]: legacy;
		bel_slot BUFHCE_E[4]: legacy;
		bel_slot BUFHCE_E[5]: legacy;
		bel_slot BUFHCE_E[6]: legacy;
		bel_slot BUFHCE_E[7]: legacy;
		bel_slot BUFHCE_E[8]: legacy;
		bel_slot BUFHCE_E[9]: legacy;
		bel_slot BUFHCE_E[10]: legacy;
		bel_slot BUFHCE_E[11]: legacy;
		bel_slot CLK_HROW_V7: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[0]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[1]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[2]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[3]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[4]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[5]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[6]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[7]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[8]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[9]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[10]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[11]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[12]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[13]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[14]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[15]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[16]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[17]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[18]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[19]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[20]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[21]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[22]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[23]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[24]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[25]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[26]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[27]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[28]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[29]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[30]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_GCLK[31]: legacy;
		bel_slot GCLK_TEST_BUF_HROW_BUFH_W: legacy;
		bel_slot GCLK_TEST_BUF_HROW_BUFH_E: legacy;
		bel_slot PMV_CLK: legacy;
		bel_slot PMVIOB_CLK: legacy;
		bel_slot PMV2: legacy;
		bel_slot PMV2_SVT: legacy;
		bel_slot MTBF2: legacy;
		bel_slot PPC: legacy;
		bel_slot EMAC: legacy;
		bel_slot PCIE: legacy;
		bel_slot PCIE3: legacy;
		bel_slot GT11[0]: legacy;
		bel_slot GT11[1]: legacy;
		bel_slot GT11CLK: legacy;
		bel_slot GTP_DUAL: legacy;
		bel_slot GTX_DUAL: legacy;
		bel_slot GTX[0]: legacy;
		bel_slot GTX[1]: legacy;
		bel_slot GTX[2]: legacy;
		bel_slot GTX[3]: legacy;
		bel_slot GTH_QUAD: legacy;
		bel_slot GTP_COMMON: legacy;
		bel_slot GTX_COMMON: legacy;
		bel_slot GTH_COMMON: legacy;
		bel_slot GTP_CHANNEL: legacy;
		bel_slot GTX_CHANNEL: legacy;
		bel_slot GTH_CHANNEL: legacy;
		bel_slot BUFDS[0]: legacy;
		bel_slot BUFDS[1]: legacy;
		bel_slot CRC32[0]: legacy;
		bel_slot CRC32[1]: legacy;
		bel_slot CRC32[2]: legacy;
		bel_slot CRC32[3]: legacy;
		bel_slot CRC64[0]: legacy;
		bel_slot CRC64[1]: legacy;
		bel_slot IPAD_CLKP[0]: legacy;
		bel_slot IPAD_CLKP[1]: legacy;
		bel_slot IPAD_CLKN[0]: legacy;
		bel_slot IPAD_CLKN[1]: legacy;
		bel_slot IPAD_RXP[0]: legacy;
		bel_slot IPAD_RXP[1]: legacy;
		bel_slot IPAD_RXP[2]: legacy;
		bel_slot IPAD_RXP[3]: legacy;
		bel_slot IPAD_RXN[0]: legacy;
		bel_slot IPAD_RXN[1]: legacy;
		bel_slot IPAD_RXN[2]: legacy;
		bel_slot IPAD_RXN[3]: legacy;
		bel_slot OPAD_TXP[0]: legacy;
		bel_slot OPAD_TXP[1]: legacy;
		bel_slot OPAD_TXP[2]: legacy;
		bel_slot OPAD_TXP[3]: legacy;
		bel_slot OPAD_TXN[0]: legacy;
		bel_slot OPAD_TXN[1]: legacy;
		bel_slot OPAD_TXN[2]: legacy;
		bel_slot OPAD_TXN[3]: legacy;
		bel_slot BUFGCTRL[0]: legacy;
		bel_slot BUFGCTRL[1]: legacy;
		bel_slot BUFGCTRL[2]: legacy;
		bel_slot BUFGCTRL[3]: legacy;
		bel_slot BUFGCTRL[4]: legacy;
		bel_slot BUFGCTRL[5]: legacy;
		bel_slot BUFGCTRL[6]: legacy;
		bel_slot BUFGCTRL[7]: legacy;
		bel_slot BUFGCTRL[8]: legacy;
		bel_slot BUFGCTRL[9]: legacy;
		bel_slot BUFGCTRL[10]: legacy;
		bel_slot BUFGCTRL[11]: legacy;
		bel_slot BUFGCTRL[12]: legacy;
		bel_slot BUFGCTRL[13]: legacy;
		bel_slot BUFGCTRL[14]: legacy;
		bel_slot BUFGCTRL[15]: legacy;
		bel_slot BUFGCTRL[16]: legacy;
		bel_slot BUFGCTRL[17]: legacy;
		bel_slot BUFGCTRL[18]: legacy;
		bel_slot BUFGCTRL[19]: legacy;
		bel_slot BUFGCTRL[20]: legacy;
		bel_slot BUFGCTRL[21]: legacy;
		bel_slot BUFGCTRL[22]: legacy;
		bel_slot BUFGCTRL[23]: legacy;
		bel_slot BUFGCTRL[24]: legacy;
		bel_slot BUFGCTRL[25]: legacy;
		bel_slot BUFGCTRL[26]: legacy;
		bel_slot BUFGCTRL[27]: legacy;
		bel_slot BUFGCTRL[28]: legacy;
		bel_slot BUFGCTRL[29]: legacy;
		bel_slot BUFGCTRL[30]: legacy;
		bel_slot BUFGCTRL[31]: legacy;
		bel_slot GIO_S: legacy;
		bel_slot GIO_N: legacy;
		bel_slot BUFG_MGTCLK_S: legacy;
		bel_slot BUFG_MGTCLK_N: legacy;
		bel_slot BUFG_MGTCLK_S_HROW: legacy;
		bel_slot BUFG_MGTCLK_N_HROW: legacy;
		bel_slot BUFG_MGTCLK_S_HCLK: legacy;
		bel_slot BUFG_MGTCLK_N_HCLK: legacy;
		bel_slot GCLK_BUF: legacy;
		bel_slot HCLK_GTX: legacy;
		bel_slot HCLK_GTH: legacy;
		bel_slot CLK_REBUF: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[0]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[1]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[2]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[3]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[4]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[5]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[6]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[7]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[8]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[9]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[10]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[11]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[12]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[13]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[14]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_S[15]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[0]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[1]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[2]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[3]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[4]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[5]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[6]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[7]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[8]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[9]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[10]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[11]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[12]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[13]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[14]: legacy;
		bel_slot GCLK_TEST_BUF_REBUF_N[15]: legacy;
		bel_slot PS: legacy;
		bel_slot HCLK_PS_S: legacy;
		bel_slot HCLK_PS_N: legacy;
		bel_slot IOPAD_DDRWEB: legacy;
		bel_slot IOPAD_DDRVRN: legacy;
		bel_slot IOPAD_DDRVRP: legacy;
		bel_slot IOPAD_DDRA[0]: legacy;
		bel_slot IOPAD_DDRA[1]: legacy;
		bel_slot IOPAD_DDRA[2]: legacy;
		bel_slot IOPAD_DDRA[3]: legacy;
		bel_slot IOPAD_DDRA[4]: legacy;
		bel_slot IOPAD_DDRA[5]: legacy;
		bel_slot IOPAD_DDRA[6]: legacy;
		bel_slot IOPAD_DDRA[7]: legacy;
		bel_slot IOPAD_DDRA[8]: legacy;
		bel_slot IOPAD_DDRA[9]: legacy;
		bel_slot IOPAD_DDRA[10]: legacy;
		bel_slot IOPAD_DDRA[11]: legacy;
		bel_slot IOPAD_DDRA[12]: legacy;
		bel_slot IOPAD_DDRA[13]: legacy;
		bel_slot IOPAD_DDRA[14]: legacy;
		bel_slot IOPAD_DDRBA[0]: legacy;
		bel_slot IOPAD_DDRBA[1]: legacy;
		bel_slot IOPAD_DDRBA[2]: legacy;
		bel_slot IOPAD_DDRCASB: legacy;
		bel_slot IOPAD_DDRCKE: legacy;
		bel_slot IOPAD_DDRCKN: legacy;
		bel_slot IOPAD_DDRCKP: legacy;
		bel_slot IOPAD_PSCLK: legacy;
		bel_slot IOPAD_DDRCSB: legacy;
		bel_slot IOPAD_DDRDM[0]: legacy;
		bel_slot IOPAD_DDRDM[1]: legacy;
		bel_slot IOPAD_DDRDM[2]: legacy;
		bel_slot IOPAD_DDRDM[3]: legacy;
		bel_slot IOPAD_DDRDQ[0]: legacy;
		bel_slot IOPAD_DDRDQ[1]: legacy;
		bel_slot IOPAD_DDRDQ[2]: legacy;
		bel_slot IOPAD_DDRDQ[3]: legacy;
		bel_slot IOPAD_DDRDQ[4]: legacy;
		bel_slot IOPAD_DDRDQ[5]: legacy;
		bel_slot IOPAD_DDRDQ[6]: legacy;
		bel_slot IOPAD_DDRDQ[7]: legacy;
		bel_slot IOPAD_DDRDQ[8]: legacy;
		bel_slot IOPAD_DDRDQ[9]: legacy;
		bel_slot IOPAD_DDRDQ[10]: legacy;
		bel_slot IOPAD_DDRDQ[11]: legacy;
		bel_slot IOPAD_DDRDQ[12]: legacy;
		bel_slot IOPAD_DDRDQ[13]: legacy;
		bel_slot IOPAD_DDRDQ[14]: legacy;
		bel_slot IOPAD_DDRDQ[15]: legacy;
		bel_slot IOPAD_DDRDQ[16]: legacy;
		bel_slot IOPAD_DDRDQ[17]: legacy;
		bel_slot IOPAD_DDRDQ[18]: legacy;
		bel_slot IOPAD_DDRDQ[19]: legacy;
		bel_slot IOPAD_DDRDQ[20]: legacy;
		bel_slot IOPAD_DDRDQ[21]: legacy;
		bel_slot IOPAD_DDRDQ[22]: legacy;
		bel_slot IOPAD_DDRDQ[23]: legacy;
		bel_slot IOPAD_DDRDQ[24]: legacy;
		bel_slot IOPAD_DDRDQ[25]: legacy;
		bel_slot IOPAD_DDRDQ[26]: legacy;
		bel_slot IOPAD_DDRDQ[27]: legacy;
		bel_slot IOPAD_DDRDQ[28]: legacy;
		bel_slot IOPAD_DDRDQ[29]: legacy;
		bel_slot IOPAD_DDRDQ[30]: legacy;
		bel_slot IOPAD_DDRDQ[31]: legacy;
		bel_slot IOPAD_DDRDQSN[0]: legacy;
		bel_slot IOPAD_DDRDQSN[1]: legacy;
		bel_slot IOPAD_DDRDQSN[2]: legacy;
		bel_slot IOPAD_DDRDQSN[3]: legacy;
		bel_slot IOPAD_DDRDQSP[0]: legacy;
		bel_slot IOPAD_DDRDQSP[1]: legacy;
		bel_slot IOPAD_DDRDQSP[2]: legacy;
		bel_slot IOPAD_DDRDQSP[3]: legacy;
		bel_slot IOPAD_DDRDRSTB: legacy;
		bel_slot IOPAD_MIO[0]: legacy;
		bel_slot IOPAD_MIO[1]: legacy;
		bel_slot IOPAD_MIO[2]: legacy;
		bel_slot IOPAD_MIO[3]: legacy;
		bel_slot IOPAD_MIO[4]: legacy;
		bel_slot IOPAD_MIO[5]: legacy;
		bel_slot IOPAD_MIO[6]: legacy;
		bel_slot IOPAD_MIO[7]: legacy;
		bel_slot IOPAD_MIO[8]: legacy;
		bel_slot IOPAD_MIO[9]: legacy;
		bel_slot IOPAD_MIO[10]: legacy;
		bel_slot IOPAD_MIO[11]: legacy;
		bel_slot IOPAD_MIO[12]: legacy;
		bel_slot IOPAD_MIO[13]: legacy;
		bel_slot IOPAD_MIO[14]: legacy;
		bel_slot IOPAD_MIO[15]: legacy;
		bel_slot IOPAD_MIO[16]: legacy;
		bel_slot IOPAD_MIO[17]: legacy;
		bel_slot IOPAD_MIO[18]: legacy;
		bel_slot IOPAD_MIO[19]: legacy;
		bel_slot IOPAD_MIO[20]: legacy;
		bel_slot IOPAD_MIO[21]: legacy;
		bel_slot IOPAD_MIO[22]: legacy;
		bel_slot IOPAD_MIO[23]: legacy;
		bel_slot IOPAD_MIO[24]: legacy;
		bel_slot IOPAD_MIO[25]: legacy;
		bel_slot IOPAD_MIO[26]: legacy;
		bel_slot IOPAD_MIO[27]: legacy;
		bel_slot IOPAD_MIO[28]: legacy;
		bel_slot IOPAD_MIO[29]: legacy;
		bel_slot IOPAD_MIO[30]: legacy;
		bel_slot IOPAD_MIO[31]: legacy;
		bel_slot IOPAD_MIO[32]: legacy;
		bel_slot IOPAD_MIO[33]: legacy;
		bel_slot IOPAD_MIO[34]: legacy;
		bel_slot IOPAD_MIO[35]: legacy;
		bel_slot IOPAD_MIO[36]: legacy;
		bel_slot IOPAD_MIO[37]: legacy;
		bel_slot IOPAD_MIO[38]: legacy;
		bel_slot IOPAD_MIO[39]: legacy;
		bel_slot IOPAD_MIO[40]: legacy;
		bel_slot IOPAD_MIO[41]: legacy;
		bel_slot IOPAD_MIO[42]: legacy;
		bel_slot IOPAD_MIO[43]: legacy;
		bel_slot IOPAD_MIO[44]: legacy;
		bel_slot IOPAD_MIO[45]: legacy;
		bel_slot IOPAD_MIO[46]: legacy;
		bel_slot IOPAD_MIO[47]: legacy;
		bel_slot IOPAD_MIO[48]: legacy;
		bel_slot IOPAD_MIO[49]: legacy;
		bel_slot IOPAD_MIO[50]: legacy;
		bel_slot IOPAD_MIO[51]: legacy;
		bel_slot IOPAD_MIO[52]: legacy;
		bel_slot IOPAD_MIO[53]: legacy;
		bel_slot IOPAD_DDRODT: legacy;
		bel_slot IOPAD_PSPORB: legacy;
		bel_slot IOPAD_DDRRASB: legacy;
		bel_slot IOPAD_PSSRSTB: legacy;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (22, rev 80);

			bel SLICE[0] {
				input F1 = IMUX_IMUX[11];
				input F2 = IMUX_IMUX[10];
				input F3 = IMUX_IMUX[9];
				input F4 = IMUX_IMUX[8];
				input G1 = IMUX_IMUX[3];
				input G2 = IMUX_IMUX[2];
				input G3 = IMUX_IMUX[1];
				input G4 = IMUX_IMUX[0];
				input BX = ^IMUX_BYP[0] @!MAIN[18][19];
				input BY = ^IMUX_BYP[4] @!MAIN[18][22];
				input CLK = IMUX_CLK_OPTINV[0];
				input SR = IMUX_SR_OPTINV[0];
				input CE = IMUX_CE_OPTINV[0];
				output X = OUT_BEST[0];
				output Y = OUT_BEST[4];
				output XQ = OUT_SEC[0];
				output YQ = OUT_SEC[4];
				output XB = OUT_HALF0[4];
				output YB = OUT_HALF0[6];
				output XMUX = OUT_HALF0[0];
				output YMUX = OUT_HALF0[2];
				attribute F @[MAIN[21][0], MAIN[21][1], MAIN[21][2], MAIN[21][3], MAIN[21][4], MAIN[21][5], MAIN[21][6], MAIN[21][7], MAIN[21][8], MAIN[21][9], MAIN[21][10], MAIN[21][11], MAIN[21][12], MAIN[21][13], MAIN[21][14], MAIN[21][15]];
				attribute G @[MAIN[21][23], MAIN[21][24], MAIN[21][25], MAIN[21][26], MAIN[21][27], MAIN[21][28], MAIN[21][29], MAIN[21][30], MAIN[21][31], MAIN[21][32], MAIN[21][33], MAIN[21][34], MAIN[21][35], MAIN[21][36], MAIN[21][37], MAIN[21][38]];
				attribute DIF_MUX @[MAIN[20][2]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[20][35]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @MAIN[20][8];
				attribute G_RAM_ENABLE @MAIN[20][7];
				attribute F_SHIFT_ENABLE @MAIN[20][37];
				attribute G_SHIFT_ENABLE @MAIN[20][36];
				attribute F_SLICEWE0USED @MAIN[20][9];
				attribute G_SLICEWE0USED @MAIN[21][20];
				attribute F_SLICEWE1USED @MAIN[20][11];
				attribute G_SLICEWE1USED @MAIN[21][19];
				attribute CYINIT @[MAIN[21][17]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[20][18], MAIN[20][17], MAIN[20][16]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BX = 0b110,
					F3 = 0b011,
					F2 = 0b010,
					PROD = 0b100,
				}
				attribute CY0G @[MAIN[20][21], MAIN[20][20], MAIN[20][23]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BY = 0b110,
					G3 = 0b011,
					G2 = 0b010,
					PROD = 0b100,
				}
				attribute FFX_INIT @[!MAIN[20][6]];
				attribute FFY_INIT @[!MAIN[20][34]];
				attribute FFX_SRVAL @[!MAIN[20][0]];
				attribute FFY_SRVAL @[!MAIN[20][30]];
				attribute FF_LATCH @MAIN[20][10];
				attribute FF_REV_ENABLE @MAIN[20][27];
				attribute FF_SR_SYNC @MAIN[20][26];
				attribute FF_SR_ENABLE @!MAIN[20][38];
				attribute FXMUX @[MAIN[20][14]] {
					F5 = 0b0,
					FXOR = 0b1,
				}
				attribute GYMUX @[MAIN[20][19]] {
					FX = 0b0,
					GXOR = 0b1,
				}
				attribute DXMUX @[MAIN[18][2], MAIN[18][7], MAIN[18][0], MAIN[18][9], MAIN[20][3]] {
					X = 0b00000,
					BX = 0b00011,
					F5 = 0b00101,
					FXOR = 0b01001,
					XB = 0b10001,
				}
				attribute DYMUX @[MAIN[18][15], MAIN[18][14], MAIN[18][5], MAIN[18][8], MAIN[20][31]] {
					Y = 0b00000,
					BY = 0b00011,
					FX = 0b00101,
					GXOR = 0b01001,
					YB = 0b10001,
				}
				attribute XBMUX @[MAIN[21][18]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[21][21]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
			}

			bel SLICE[1] {
				input F1 = IMUX_IMUX[15];
				input F2 = IMUX_IMUX[14];
				input F3 = IMUX_IMUX[13];
				input F4 = IMUX_IMUX[12];
				input G1 = IMUX_IMUX[7];
				input G2 = IMUX_IMUX[6];
				input G3 = IMUX_IMUX[5];
				input G4 = IMUX_IMUX[4];
				input BX = ^IMUX_BYP[5] @!MAIN[18][61];
				input BY = ^IMUX_BYP[1] @!MAIN[18][58];
				input CLK = IMUX_CLK_OPTINV[1];
				input SR = IMUX_SR_OPTINV[1];
				input CE = IMUX_CE_OPTINV[1];
				output X = OUT_BEST[1];
				output Y = OUT_BEST[5];
				output XQ = OUT_SEC[1];
				output YQ = OUT_SEC[5];
				output XB = OUT_HALF0[5];
				output YB = OUT_HALF0[7];
				output XMUX = OUT_HALF0[1];
				output YMUX = OUT_HALF0[3];
				attribute F @[MAIN[19][0], MAIN[19][1], MAIN[19][2], MAIN[19][3], MAIN[19][4], MAIN[19][5], MAIN[19][6], MAIN[19][7], MAIN[19][8], MAIN[19][9], MAIN[19][10], MAIN[19][11], MAIN[19][12], MAIN[19][13], MAIN[19][14], MAIN[19][15]];
				attribute G @[MAIN[19][23], MAIN[19][24], MAIN[19][25], MAIN[19][26], MAIN[19][27], MAIN[19][28], MAIN[19][29], MAIN[19][30], MAIN[19][31], MAIN[19][32], MAIN[19][33], MAIN[19][34], MAIN[19][35], MAIN[19][36], MAIN[19][37], MAIN[19][38]];
				attribute CYINIT @[MAIN[19][16]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[19][18], MAIN[19][17], MAIN[20][15]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BX = 0b110,
					F3 = 0b011,
					F2 = 0b010,
					PROD = 0b100,
				}
				attribute CY0G @[MAIN[19][21], MAIN[20][24], MAIN[19][22]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BY = 0b110,
					G3 = 0b011,
					G2 = 0b010,
					PROD = 0b100,
				}
				attribute FFX_INIT @[!MAIN[20][5]];
				attribute FFY_INIT @[!MAIN[20][33]];
				attribute FFX_SRVAL @[!MAIN[20][1]];
				attribute FFY_SRVAL @[!MAIN[20][29]];
				attribute FF_LATCH @MAIN[20][22];
				attribute FF_REV_ENABLE @MAIN[20][28];
				attribute FF_SR_SYNC @MAIN[20][25];
				attribute FXMUX @[MAIN[20][13]] {
					F5 = 0b0,
					FXOR = 0b1,
				}
				attribute GYMUX @[MAIN[19][20]] {
					FX = 0b0,
					GXOR = 0b1,
				}
				attribute DXMUX @[MAIN[18][12], MAIN[18][13], MAIN[18][11], MAIN[18][10], MAIN[20][4]] {
					X = 0b00000,
					BX = 0b00011,
					F5 = 0b00101,
					FXOR = 0b01001,
					XB = 0b10001,
				}
				attribute DYMUX @[MAIN[18][43], MAIN[18][40], MAIN[18][42], MAIN[18][41], MAIN[20][32]] {
					Y = 0b00000,
					BY = 0b00011,
					FX = 0b00101,
					GXOR = 0b01001,
					YB = 0b10001,
				}
			}

			bel SLICE[2] {
				input F1 = IMUX_IMUX[24];
				input F2 = IMUX_IMUX[25];
				input F3 = IMUX_IMUX[26];
				input F4 = IMUX_IMUX[27];
				input G1 = IMUX_IMUX[16];
				input G2 = IMUX_IMUX[17];
				input G3 = IMUX_IMUX[18];
				input G4 = IMUX_IMUX[19];
				input BX = ^IMUX_BYP[2] @!MAIN[18][18];
				input BY = ^IMUX_BYP[6] @!MAIN[18][21];
				input CLK = IMUX_CLK_OPTINV[2];
				input SR = IMUX_SR_OPTINV[2];
				input CE = IMUX_CE_OPTINV[2];
				output X = OUT_BEST[2];
				output Y = OUT_BEST[6];
				output XQ = OUT_SEC[2];
				output YQ = OUT_SEC[6];
				output XB = OUT_HALF1[4];
				output YB = OUT_HALF1[6];
				output XMUX = OUT_HALF1[0];
				output YMUX = OUT_HALF1[2];
				attribute F @[MAIN[21][40], MAIN[21][41], MAIN[21][42], MAIN[21][43], MAIN[21][44], MAIN[21][45], MAIN[21][46], MAIN[21][47], MAIN[21][48], MAIN[21][49], MAIN[21][50], MAIN[21][51], MAIN[21][52], MAIN[21][53], MAIN[21][54], MAIN[21][55]];
				attribute G @[MAIN[21][63], MAIN[21][64], MAIN[21][65], MAIN[21][66], MAIN[21][67], MAIN[21][68], MAIN[21][69], MAIN[21][70], MAIN[21][71], MAIN[21][72], MAIN[21][73], MAIN[21][74], MAIN[21][75], MAIN[21][76], MAIN[21][77], MAIN[21][78]];
				attribute DIF_MUX @[MAIN[20][39]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[20][76]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @MAIN[20][48];
				attribute G_RAM_ENABLE @MAIN[20][40];
				attribute F_SHIFT_ENABLE @MAIN[20][78];
				attribute G_SHIFT_ENABLE @MAIN[20][77];
				attribute F_SLICEWE0USED @MAIN[20][49];
				attribute G_SLICEWE0USED @MAIN[21][60];
				attribute F_SLICEWE1USED @MAIN[20][47];
				attribute G_SLICEWE1USED @MAIN[21][59];
				attribute CYINIT @[MAIN[21][57]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[20][58], MAIN[20][57], MAIN[20][56]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BX = 0b110,
					F3 = 0b011,
					F2 = 0b010,
					PROD = 0b100,
				}
				attribute CY0G @[MAIN[20][61], MAIN[20][60], MAIN[20][63]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BY = 0b110,
					G3 = 0b011,
					G2 = 0b010,
					PROD = 0b100,
				}
				attribute FFX_INIT @[!MAIN[20][46]];
				attribute FFY_INIT @[!MAIN[20][74]];
				attribute FFX_SRVAL @[!MAIN[20][42]];
				attribute FFY_SRVAL @[!MAIN[20][70]];
				attribute FF_LATCH @MAIN[20][50];
				attribute FF_REV_ENABLE @MAIN[20][67];
				attribute FF_SR_SYNC @MAIN[20][66];
				attribute FF_SR_ENABLE @!MAIN[20][79];
				attribute FXMUX @[MAIN[20][54]] {
					F5 = 0b0,
					FXOR = 0b1,
				}
				attribute GYMUX @[MAIN[20][59]] {
					FX = 0b0,
					GXOR = 0b1,
				}
				attribute DXMUX @[MAIN[18][70], MAIN[18][71], MAIN[18][68], MAIN[18][72], MAIN[20][43]] {
					X = 0b00000,
					BX = 0b00011,
					F5 = 0b00101,
					FXOR = 0b01001,
					XB = 0b10001,
				}
				attribute DYMUX @[MAIN[18][69], MAIN[18][67], MAIN[18][74], MAIN[18][77], MAIN[20][71]] {
					Y = 0b00000,
					BY = 0b00011,
					FX = 0b00101,
					GXOR = 0b01001,
					YB = 0b10001,
				}
				attribute XBMUX @[MAIN[21][58]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[21][61]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
			}

			bel SLICE[3] {
				input F1 = IMUX_IMUX[28];
				input F2 = IMUX_IMUX[29];
				input F3 = IMUX_IMUX[30];
				input F4 = IMUX_IMUX[31];
				input G1 = IMUX_IMUX[20];
				input G2 = IMUX_IMUX[21];
				input G3 = IMUX_IMUX[22];
				input G4 = IMUX_IMUX[23];
				input BX = ^IMUX_BYP[7] @!MAIN[18][60];
				input BY = ^IMUX_BYP[3] @!MAIN[18][57];
				input CLK = IMUX_CLK_OPTINV[3];
				input SR = IMUX_SR_OPTINV[3];
				input CE = IMUX_CE_OPTINV[3];
				output X = OUT_BEST[3];
				output Y = OUT_BEST[7];
				output XQ = OUT_SEC[3];
				output YQ = OUT_SEC[7];
				output XB = OUT_HALF1[5];
				output YB = OUT_HALF1[7];
				output XMUX = OUT_HALF1[1];
				output YMUX = OUT_HALF1[3];
				attribute F @[MAIN[19][40], MAIN[19][41], MAIN[19][42], MAIN[19][43], MAIN[19][44], MAIN[19][45], MAIN[19][46], MAIN[19][47], MAIN[19][48], MAIN[19][49], MAIN[19][50], MAIN[19][51], MAIN[19][52], MAIN[19][53], MAIN[19][54], MAIN[19][55]];
				attribute G @[MAIN[19][63], MAIN[19][64], MAIN[19][65], MAIN[19][66], MAIN[19][67], MAIN[19][68], MAIN[19][69], MAIN[19][70], MAIN[19][71], MAIN[19][72], MAIN[19][73], MAIN[19][74], MAIN[19][75], MAIN[19][76], MAIN[19][77], MAIN[19][78]];
				attribute CYINIT @[MAIN[19][56]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[19][58], MAIN[19][57], MAIN[20][55]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BX = 0b110,
					F3 = 0b011,
					F2 = 0b010,
					PROD = 0b100,
				}
				attribute CY0G @[MAIN[19][61], MAIN[20][64], MAIN[19][62]] {
					CONST_0 = 0b001,
					CONST_1 = 0b000,
					BY = 0b110,
					G3 = 0b011,
					G2 = 0b010,
					PROD = 0b100,
				}
				attribute FFX_INIT @[!MAIN[20][45]];
				attribute FFY_INIT @[!MAIN[20][73]];
				attribute FFX_SRVAL @[!MAIN[20][41]];
				attribute FFY_SRVAL @[!MAIN[20][69]];
				attribute FF_LATCH @MAIN[20][62];
				attribute FF_REV_ENABLE @MAIN[20][68];
				attribute FF_SR_SYNC @MAIN[20][65];
				attribute FXMUX @[MAIN[20][53]] {
					F5 = 0b0,
					FXOR = 0b1,
				}
				attribute GYMUX @[MAIN[19][60]] {
					FX = 0b0,
					GXOR = 0b1,
				}
				attribute DXMUX @[MAIN[18][45], MAIN[18][44], MAIN[18][47], MAIN[18][46], MAIN[20][44]] {
					X = 0b00000,
					BX = 0b00011,
					F5 = 0b00101,
					FXOR = 0b01001,
					XB = 0b10001,
				}
				attribute DYMUX @[MAIN[18][65], MAIN[18][79], MAIN[18][64], MAIN[18][66], MAIN[20][72]] {
					Y = 0b00000,
					BY = 0b00011,
					FX = 0b00101,
					GXOR = 0b01001,
					YB = 0b10001,
				}
			}

			// wire IMUX_SR_OPTINV[0]              SLICE[0].SR
			// wire IMUX_SR_OPTINV[1]              SLICE[1].SR
			// wire IMUX_SR_OPTINV[2]              SLICE[2].SR
			// wire IMUX_SR_OPTINV[3]              SLICE[3].SR
			// wire IMUX_CLK_OPTINV[0]             SLICE[0].CLK
			// wire IMUX_CLK_OPTINV[1]             SLICE[1].CLK
			// wire IMUX_CLK_OPTINV[2]             SLICE[2].CLK
			// wire IMUX_CLK_OPTINV[3]             SLICE[3].CLK
			// wire IMUX_CE_OPTINV[0]              SLICE[0].CE
			// wire IMUX_CE_OPTINV[1]              SLICE[1].CE
			// wire IMUX_CE_OPTINV[2]              SLICE[2].CE
			// wire IMUX_CE_OPTINV[3]              SLICE[3].CE
			// wire IMUX_BYP[0]                    SLICE[0].BX
			// wire IMUX_BYP[1]                    SLICE[1].BY
			// wire IMUX_BYP[2]                    SLICE[2].BX
			// wire IMUX_BYP[3]                    SLICE[3].BY
			// wire IMUX_BYP[4]                    SLICE[0].BY
			// wire IMUX_BYP[5]                    SLICE[1].BX
			// wire IMUX_BYP[6]                    SLICE[2].BY
			// wire IMUX_BYP[7]                    SLICE[3].BX
			// wire IMUX_IMUX[0]                   SLICE[0].G4
			// wire IMUX_IMUX[1]                   SLICE[0].G3
			// wire IMUX_IMUX[2]                   SLICE[0].G2
			// wire IMUX_IMUX[3]                   SLICE[0].G1
			// wire IMUX_IMUX[4]                   SLICE[1].G4
			// wire IMUX_IMUX[5]                   SLICE[1].G3
			// wire IMUX_IMUX[6]                   SLICE[1].G2
			// wire IMUX_IMUX[7]                   SLICE[1].G1
			// wire IMUX_IMUX[8]                   SLICE[0].F4
			// wire IMUX_IMUX[9]                   SLICE[0].F3
			// wire IMUX_IMUX[10]                  SLICE[0].F2
			// wire IMUX_IMUX[11]                  SLICE[0].F1
			// wire IMUX_IMUX[12]                  SLICE[1].F4
			// wire IMUX_IMUX[13]                  SLICE[1].F3
			// wire IMUX_IMUX[14]                  SLICE[1].F2
			// wire IMUX_IMUX[15]                  SLICE[1].F1
			// wire IMUX_IMUX[16]                  SLICE[2].G1
			// wire IMUX_IMUX[17]                  SLICE[2].G2
			// wire IMUX_IMUX[18]                  SLICE[2].G3
			// wire IMUX_IMUX[19]                  SLICE[2].G4
			// wire IMUX_IMUX[20]                  SLICE[3].G1
			// wire IMUX_IMUX[21]                  SLICE[3].G2
			// wire IMUX_IMUX[22]                  SLICE[3].G3
			// wire IMUX_IMUX[23]                  SLICE[3].G4
			// wire IMUX_IMUX[24]                  SLICE[2].F1
			// wire IMUX_IMUX[25]                  SLICE[2].F2
			// wire IMUX_IMUX[26]                  SLICE[2].F3
			// wire IMUX_IMUX[27]                  SLICE[2].F4
			// wire IMUX_IMUX[28]                  SLICE[3].F1
			// wire IMUX_IMUX[29]                  SLICE[3].F2
			// wire IMUX_IMUX[30]                  SLICE[3].F3
			// wire IMUX_IMUX[31]                  SLICE[3].F4
			// wire OUT_BEST[0]                    SLICE[0].X
			// wire OUT_BEST[1]                    SLICE[1].X
			// wire OUT_BEST[2]                    SLICE[2].X
			// wire OUT_BEST[3]                    SLICE[3].X
			// wire OUT_BEST[4]                    SLICE[0].Y
			// wire OUT_BEST[5]                    SLICE[1].Y
			// wire OUT_BEST[6]                    SLICE[2].Y
			// wire OUT_BEST[7]                    SLICE[3].Y
			// wire OUT_SEC[0]                     SLICE[0].XQ
			// wire OUT_SEC[1]                     SLICE[1].XQ
			// wire OUT_SEC[2]                     SLICE[2].XQ
			// wire OUT_SEC[3]                     SLICE[3].XQ
			// wire OUT_SEC[4]                     SLICE[0].YQ
			// wire OUT_SEC[5]                     SLICE[1].YQ
			// wire OUT_SEC[6]                     SLICE[2].YQ
			// wire OUT_SEC[7]                     SLICE[3].YQ
			// wire OUT_HALF0[0]                   SLICE[0].XMUX
			// wire OUT_HALF0[1]                   SLICE[1].XMUX
			// wire OUT_HALF0[2]                   SLICE[0].YMUX
			// wire OUT_HALF0[3]                   SLICE[1].YMUX
			// wire OUT_HALF0[4]                   SLICE[0].XB
			// wire OUT_HALF0[5]                   SLICE[1].XB
			// wire OUT_HALF0[6]                   SLICE[0].YB
			// wire OUT_HALF0[7]                   SLICE[1].YB
			// wire OUT_HALF1[0]                   SLICE[2].XMUX
			// wire OUT_HALF1[1]                   SLICE[3].XMUX
			// wire OUT_HALF1[2]                   SLICE[2].YMUX
			// wire OUT_HALF1[3]                   SLICE[3].YMUX
			// wire OUT_HALF1[4]                   SLICE[2].XB
			// wire OUT_HALF1[5]                   SLICE[3].XB
			// wire OUT_HALF1[6]                   SLICE[2].YB
			// wire OUT_HALF1[7]                   SLICE[3].YB
		}

		tile_class BRAM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (20, rev 80);
			bitrect MAIN[1]: Vertical (20, rev 80);
			bitrect MAIN[2]: Vertical (20, rev 80);
			bitrect MAIN[3]: Vertical (20, rev 80);
			bitrect DATA: Vertical (64, rev 320);

			bel BRAM {
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input SSRA = CELL[2].IMUX_SR_OPTINV[0];
				input SSRB = CELL[2].IMUX_SR_OPTINV[1];
				input WEA[0] = ^CELL[2].IMUX_IMUX[0] @!MAIN[2][18][22];
				input WEA[1] = ^CELL[2].IMUX_IMUX[4] @!MAIN[2][18][61];
				input WEA[2] = ^CELL[2].IMUX_IMUX[24] @!MAIN[2][18][21];
				input WEA[3] = ^CELL[2].IMUX_IMUX[28] @!MAIN[2][18][60];
				input WEB[0] = ^CELL[1].IMUX_IMUX[0] @!MAIN[1][18][22];
				input WEB[1] = ^CELL[1].IMUX_IMUX[4] @!MAIN[1][18][61];
				input WEB[2] = ^CELL[1].IMUX_IMUX[24] @!MAIN[1][18][21];
				input WEB[3] = ^CELL[1].IMUX_IMUX[28] @!MAIN[1][18][60];
				input REGCEA = CELL[1].IMUX_CE_OPTINV[0];
				input REGCEB = CELL[1].IMUX_CE_OPTINV[1];
				input ADDRA[0] = CELL[0].IMUX_IMUX[5];
				input ADDRA[1] = CELL[0].IMUX_IMUX[29];
				input ADDRA[2] = CELL[0].IMUX_IMUX[30];
				input ADDRA[3] = CELL[0].IMUX_IMUX[31];
				input ADDRA[4] = CELL[1].IMUX_IMUX[5];
				input ADDRA[5] = CELL[1].IMUX_IMUX[29];
				input ADDRA[6] = CELL[1].IMUX_IMUX[30];
				input ADDRA[7] = CELL[1].IMUX_IMUX[31];
				input ADDRA[8] = CELL[2].IMUX_IMUX[5];
				input ADDRA[9] = CELL[2].IMUX_IMUX[29];
				input ADDRA[10] = CELL[2].IMUX_IMUX[30];
				input ADDRA[11] = CELL[2].IMUX_IMUX[31];
				input ADDRA[12] = CELL[3].IMUX_IMUX[5];
				input ADDRA[13] = CELL[3].IMUX_IMUX[29];
				input ADDRA[14] = CELL[3].IMUX_IMUX[30];
				input ADDRB[0] = CELL[0].IMUX_IMUX[3];
				input ADDRB[1] = CELL[0].IMUX_IMUX[25];
				input ADDRB[2] = CELL[0].IMUX_IMUX[26];
				input ADDRB[3] = CELL[0].IMUX_IMUX[27];
				input ADDRB[4] = CELL[1].IMUX_IMUX[3];
				input ADDRB[5] = CELL[1].IMUX_IMUX[25];
				input ADDRB[6] = CELL[1].IMUX_IMUX[26];
				input ADDRB[7] = CELL[1].IMUX_IMUX[27];
				input ADDRB[8] = CELL[2].IMUX_IMUX[3];
				input ADDRB[9] = CELL[2].IMUX_IMUX[25];
				input ADDRB[10] = CELL[2].IMUX_IMUX[26];
				input ADDRB[11] = CELL[2].IMUX_IMUX[27];
				input ADDRB[12] = CELL[3].IMUX_IMUX[3];
				input ADDRB[13] = CELL[3].IMUX_IMUX[25];
				input ADDRB[14] = CELL[3].IMUX_IMUX[26];
				input DIA[0] = CELL[0].IMUX_IMUX[16];
				input DIA[1] = CELL[0].IMUX_IMUX[17];
				input DIA[2] = CELL[0].IMUX_IMUX[18];
				input DIA[3] = CELL[0].IMUX_IMUX[19];
				input DIA[4] = CELL[1].IMUX_IMUX[16];
				input DIA[5] = CELL[1].IMUX_IMUX[17];
				input DIA[6] = CELL[1].IMUX_IMUX[18];
				input DIA[7] = CELL[1].IMUX_IMUX[19];
				input DIA[8] = CELL[2].IMUX_IMUX[16];
				input DIA[9] = CELL[2].IMUX_IMUX[17];
				input DIA[10] = CELL[2].IMUX_IMUX[18];
				input DIA[11] = CELL[2].IMUX_IMUX[19];
				input DIA[12] = CELL[3].IMUX_IMUX[16];
				input DIA[13] = CELL[3].IMUX_IMUX[17];
				input DIA[14] = CELL[3].IMUX_IMUX[18];
				input DIA[15] = CELL[3].IMUX_IMUX[19];
				input DIA[16] = CELL[0].IMUX_IMUX[12];
				input DIA[17] = CELL[0].IMUX_IMUX[13];
				input DIA[18] = CELL[0].IMUX_IMUX[14];
				input DIA[19] = CELL[0].IMUX_IMUX[15];
				input DIA[20] = CELL[1].IMUX_IMUX[12];
				input DIA[21] = CELL[1].IMUX_IMUX[13];
				input DIA[22] = CELL[1].IMUX_IMUX[14];
				input DIA[23] = CELL[1].IMUX_IMUX[15];
				input DIA[24] = CELL[2].IMUX_IMUX[12];
				input DIA[25] = CELL[2].IMUX_IMUX[13];
				input DIA[26] = CELL[2].IMUX_IMUX[14];
				input DIA[27] = CELL[2].IMUX_IMUX[15];
				input DIA[28] = CELL[3].IMUX_IMUX[12];
				input DIA[29] = CELL[3].IMUX_IMUX[13];
				input DIA[30] = CELL[3].IMUX_IMUX[14];
				input DIA[31] = CELL[3].IMUX_IMUX[15];
				input DIB[0] = CELL[0].IMUX_IMUX[20];
				input DIB[1] = CELL[0].IMUX_IMUX[21];
				input DIB[2] = CELL[0].IMUX_IMUX[22];
				input DIB[3] = CELL[0].IMUX_IMUX[23];
				input DIB[4] = CELL[1].IMUX_IMUX[20];
				input DIB[5] = CELL[1].IMUX_IMUX[21];
				input DIB[6] = CELL[1].IMUX_IMUX[22];
				input DIB[7] = CELL[1].IMUX_IMUX[23];
				input DIB[8] = CELL[2].IMUX_IMUX[20];
				input DIB[9] = CELL[2].IMUX_IMUX[21];
				input DIB[10] = CELL[2].IMUX_IMUX[22];
				input DIB[11] = CELL[2].IMUX_IMUX[23];
				input DIB[12] = CELL[3].IMUX_IMUX[20];
				input DIB[13] = CELL[3].IMUX_IMUX[21];
				input DIB[14] = CELL[3].IMUX_IMUX[22];
				input DIB[15] = CELL[3].IMUX_IMUX[23];
				input DIB[16] = CELL[0].IMUX_IMUX[8];
				input DIB[17] = CELL[0].IMUX_IMUX[9];
				input DIB[18] = CELL[0].IMUX_IMUX[10];
				input DIB[19] = CELL[0].IMUX_IMUX[11];
				input DIB[20] = CELL[1].IMUX_IMUX[8];
				input DIB[21] = CELL[1].IMUX_IMUX[9];
				input DIB[22] = CELL[1].IMUX_IMUX[10];
				input DIB[23] = CELL[1].IMUX_IMUX[11];
				input DIB[24] = CELL[2].IMUX_IMUX[8];
				input DIB[25] = CELL[2].IMUX_IMUX[9];
				input DIB[26] = CELL[2].IMUX_IMUX[10];
				input DIB[27] = CELL[2].IMUX_IMUX[11];
				input DIB[28] = CELL[3].IMUX_IMUX[8];
				input DIB[29] = CELL[3].IMUX_IMUX[9];
				input DIB[30] = CELL[3].IMUX_IMUX[10];
				input DIB[31] = CELL[3].IMUX_IMUX[11];
				input DIPA[0] = CELL[0].IMUX_IMUX[7];
				input DIPA[1] = CELL[2].IMUX_IMUX[7];
				input DIPA[2] = CELL[1].IMUX_IMUX[7];
				input DIPA[3] = CELL[3].IMUX_IMUX[7];
				input DIPB[0] = CELL[0].IMUX_IMUX[6];
				input DIPB[1] = CELL[2].IMUX_IMUX[6];
				input DIPB[2] = CELL[1].IMUX_IMUX[6];
				input DIPB[3] = CELL[3].IMUX_IMUX[6];
				output DOA[0] = CELL[0].OUT_BEST[3];
				output DOA[1] = CELL[0].OUT_BEST[2];
				output DOA[2] = CELL[0].OUT_BEST[1];
				output DOA[3] = CELL[0].OUT_BEST[0];
				output DOA[4] = CELL[1].OUT_BEST[3];
				output DOA[5] = CELL[1].OUT_BEST[2];
				output DOA[6] = CELL[1].OUT_BEST[1];
				output DOA[7] = CELL[1].OUT_BEST[0];
				output DOA[8] = CELL[2].OUT_BEST[3];
				output DOA[9] = CELL[2].OUT_BEST[2];
				output DOA[10] = CELL[2].OUT_BEST[1];
				output DOA[11] = CELL[2].OUT_BEST[0];
				output DOA[12] = CELL[3].OUT_BEST[3];
				output DOA[13] = CELL[3].OUT_BEST[2];
				output DOA[14] = CELL[3].OUT_BEST[1];
				output DOA[15] = CELL[3].OUT_BEST[0];
				output DOA[16] = CELL[0].OUT_SEC[1];
				output DOA[17] = CELL[0].OUT_SEC[5];
				output DOA[18] = CELL[0].OUT_SEC[3];
				output DOA[19] = CELL[0].OUT_SEC[7];
				output DOA[20] = CELL[1].OUT_SEC[1];
				output DOA[21] = CELL[1].OUT_SEC[5];
				output DOA[22] = CELL[1].OUT_SEC[3];
				output DOA[23] = CELL[1].OUT_SEC[7];
				output DOA[24] = CELL[2].OUT_SEC[1];
				output DOA[25] = CELL[2].OUT_SEC[5];
				output DOA[26] = CELL[2].OUT_SEC[3];
				output DOA[27] = CELL[2].OUT_SEC[7];
				output DOA[28] = CELL[3].OUT_SEC[1];
				output DOA[29] = CELL[3].OUT_SEC[5];
				output DOA[30] = CELL[3].OUT_SEC[3];
				output DOA[31] = CELL[3].OUT_SEC[7];
				output DOB[0] = CELL[0].OUT_BEST[4];
				output DOB[1] = CELL[0].OUT_BEST[5];
				output DOB[2] = CELL[0].OUT_BEST[6];
				output DOB[3] = CELL[0].OUT_BEST[7];
				output DOB[4] = CELL[1].OUT_BEST[4];
				output DOB[5] = CELL[1].OUT_BEST[5];
				output DOB[6] = CELL[1].OUT_BEST[6];
				output DOB[7] = CELL[1].OUT_BEST[7];
				output DOB[8] = CELL[2].OUT_BEST[4];
				output DOB[9] = CELL[2].OUT_BEST[5];
				output DOB[10] = CELL[2].OUT_BEST[6];
				output DOB[11] = CELL[2].OUT_BEST[7];
				output DOB[12] = CELL[3].OUT_BEST[4];
				output DOB[13] = CELL[3].OUT_BEST[5];
				output DOB[14] = CELL[3].OUT_BEST[6];
				output DOB[15] = CELL[3].OUT_BEST[7];
				output DOB[16] = CELL[0].OUT_SEC[0];
				output DOB[17] = CELL[0].OUT_SEC[4];
				output DOB[18] = CELL[0].OUT_SEC[2];
				output DOB[19] = CELL[0].OUT_SEC[6];
				output DOB[20] = CELL[1].OUT_SEC[0];
				output DOB[21] = CELL[1].OUT_SEC[4];
				output DOB[22] = CELL[1].OUT_SEC[2];
				output DOB[23] = CELL[1].OUT_SEC[6];
				output DOB[24] = CELL[2].OUT_SEC[0];
				output DOB[25] = CELL[2].OUT_SEC[4];
				output DOB[26] = CELL[2].OUT_SEC[2];
				output DOB[27] = CELL[2].OUT_SEC[6];
				output DOB[28] = CELL[3].OUT_SEC[0];
				output DOB[29] = CELL[3].OUT_SEC[4];
				output DOB[30] = CELL[3].OUT_SEC[2];
				output DOB[31] = CELL[3].OUT_SEC[6];
				output DOPA[0] = CELL[0].OUT_HALF0[7], CELL[0].OUT_HALF1[7];
				output DOPA[1] = CELL[2].OUT_HALF0[7], CELL[2].OUT_HALF1[7];
				output DOPA[2] = CELL[1].OUT_HALF0[7], CELL[1].OUT_HALF1[7];
				output DOPA[3] = CELL[3].OUT_HALF0[7], CELL[3].OUT_HALF1[7];
				output DOPB[0] = CELL[0].OUT_HALF0[6], CELL[0].OUT_HALF1[6];
				output DOPB[1] = CELL[2].OUT_HALF0[6], CELL[2].OUT_HALF1[6];
				output DOPB[2] = CELL[1].OUT_HALF0[6], CELL[1].OUT_HALF1[6];
				output DOPB[3] = CELL[3].OUT_HALF0[6], CELL[3].OUT_HALF1[6];
				attribute DATA @[DATA[63][319], DATA[63][303], DATA[63][287], DATA[63][271], DATA[63][239], DATA[63][223], DATA[63][207], DATA[63][191], DATA[63][151], DATA[63][135], DATA[63][119], DATA[63][103], DATA[63][71], DATA[63][55], DATA[63][39], DATA[63][23], DATA[63][304], DATA[63][288], DATA[63][272], DATA[63][256], DATA[63][224], DATA[63][208], DATA[63][192], DATA[63][176], DATA[63][136], DATA[63][120], DATA[63][104], DATA[63][88], DATA[63][56], DATA[63][40], DATA[63][24], DATA[63][8], DATA[63][318], DATA[63][302], DATA[63][286], DATA[63][270], DATA[63][238], DATA[63][222], DATA[63][206], DATA[63][190], DATA[63][150], DATA[63][134], DATA[63][118], DATA[63][102], DATA[63][70], DATA[63][54], DATA[63][38], DATA[63][22], DATA[63][305], DATA[63][289], DATA[63][273], DATA[63][257], DATA[63][225], DATA[63][209], DATA[63][193], DATA[63][177], DATA[63][137], DATA[63][121], DATA[63][105], DATA[63][89], DATA[63][57], DATA[63][41], DATA[63][25], DATA[63][9], DATA[63][317], DATA[63][301], DATA[63][285], DATA[63][269], DATA[63][237], DATA[63][221], DATA[63][205], DATA[63][189], DATA[63][149], DATA[63][133], DATA[63][117], DATA[63][101], DATA[63][69], DATA[63][53], DATA[63][37], DATA[63][21], DATA[63][306], DATA[63][290], DATA[63][274], DATA[63][258], DATA[63][226], DATA[63][210], DATA[63][194], DATA[63][178], DATA[63][138], DATA[63][122], DATA[63][106], DATA[63][90], DATA[63][58], DATA[63][42], DATA[63][26], DATA[63][10], DATA[63][316], DATA[63][300], DATA[63][284], DATA[63][268], DATA[63][236], DATA[63][220], DATA[63][204], DATA[63][188], DATA[63][148], DATA[63][132], DATA[63][116], DATA[63][100], DATA[63][68], DATA[63][52], DATA[63][36], DATA[63][20], DATA[63][307], DATA[63][291], DATA[63][275], DATA[63][259], DATA[63][227], DATA[63][211], DATA[63][195], DATA[63][179], DATA[63][139], DATA[63][123], DATA[63][107], DATA[63][91], DATA[63][59], DATA[63][43], DATA[63][27], DATA[63][11], DATA[63][312], DATA[63][296], DATA[63][280], DATA[63][264], DATA[63][232], DATA[63][216], DATA[63][200], DATA[63][184], DATA[63][144], DATA[63][128], DATA[63][112], DATA[63][96], DATA[63][64], DATA[63][48], DATA[63][32], DATA[63][16], DATA[63][311], DATA[63][295], DATA[63][279], DATA[63][263], DATA[63][231], DATA[63][215], DATA[63][199], DATA[63][183], DATA[63][143], DATA[63][127], DATA[63][111], DATA[63][95], DATA[63][63], DATA[63][47], DATA[63][31], DATA[63][15], DATA[63][313], DATA[63][297], DATA[63][281], DATA[63][265], DATA[63][233], DATA[63][217], DATA[63][201], DATA[63][185], DATA[63][145], DATA[63][129], DATA[63][113], DATA[63][97], DATA[63][65], DATA[63][49], DATA[63][33], DATA[63][17], DATA[63][310], DATA[63][294], DATA[63][278], DATA[63][262], DATA[63][230], DATA[63][214], DATA[63][198], DATA[63][182], DATA[63][142], DATA[63][126], DATA[63][110], DATA[63][94], DATA[63][62], DATA[63][46], DATA[63][30], DATA[63][14], DATA[63][314], DATA[63][298], DATA[63][282], DATA[63][266], DATA[63][234], DATA[63][218], DATA[63][202], DATA[63][186], DATA[63][146], DATA[63][130], DATA[63][114], DATA[63][98], DATA[63][66], DATA[63][50], DATA[63][34], DATA[63][18], DATA[63][309], DATA[63][293], DATA[63][277], DATA[63][261], DATA[63][229], DATA[63][213], DATA[63][197], DATA[63][181], DATA[63][141], DATA[63][125], DATA[63][109], DATA[63][93], DATA[63][61], DATA[63][45], DATA[63][29], DATA[63][13], DATA[63][315], DATA[63][299], DATA[63][283], DATA[63][267], DATA[63][235], DATA[63][219], DATA[63][203], DATA[63][187], DATA[63][147], DATA[63][131], DATA[63][115], DATA[63][99], DATA[63][67], DATA[63][51], DATA[63][35], DATA[63][19], DATA[63][308], DATA[63][292], DATA[63][276], DATA[63][260], DATA[63][228], DATA[63][212], DATA[63][196], DATA[63][180], DATA[63][140], DATA[63][124], DATA[63][108], DATA[63][92], DATA[63][60], DATA[63][44], DATA[63][28], DATA[63][12], DATA[62][319], DATA[62][303], DATA[62][287], DATA[62][271], DATA[62][239], DATA[62][223], DATA[62][207], DATA[62][191], DATA[62][151], DATA[62][135], DATA[62][119], DATA[62][103], DATA[62][71], DATA[62][55], DATA[62][39], DATA[62][23], DATA[62][304], DATA[62][288], DATA[62][272], DATA[62][256], DATA[62][224], DATA[62][208], DATA[62][192], DATA[62][176], DATA[62][136], DATA[62][120], DATA[62][104], DATA[62][88], DATA[62][56], DATA[62][40], DATA[62][24], DATA[62][8], DATA[62][318], DATA[62][302], DATA[62][286], DATA[62][270], DATA[62][238], DATA[62][222], DATA[62][206], DATA[62][190], DATA[62][150], DATA[62][134], DATA[62][118], DATA[62][102], DATA[62][70], DATA[62][54], DATA[62][38], DATA[62][22], DATA[62][305], DATA[62][289], DATA[62][273], DATA[62][257], DATA[62][225], DATA[62][209], DATA[62][193], DATA[62][177], DATA[62][137], DATA[62][121], DATA[62][105], DATA[62][89], DATA[62][57], DATA[62][41], DATA[62][25], DATA[62][9], DATA[62][317], DATA[62][301], DATA[62][285], DATA[62][269], DATA[62][237], DATA[62][221], DATA[62][205], DATA[62][189], DATA[62][149], DATA[62][133], DATA[62][117], DATA[62][101], DATA[62][69], DATA[62][53], DATA[62][37], DATA[62][21], DATA[62][306], DATA[62][290], DATA[62][274], DATA[62][258], DATA[62][226], DATA[62][210], DATA[62][194], DATA[62][178], DATA[62][138], DATA[62][122], DATA[62][106], DATA[62][90], DATA[62][58], DATA[62][42], DATA[62][26], DATA[62][10], DATA[62][316], DATA[62][300], DATA[62][284], DATA[62][268], DATA[62][236], DATA[62][220], DATA[62][204], DATA[62][188], DATA[62][148], DATA[62][132], DATA[62][116], DATA[62][100], DATA[62][68], DATA[62][52], DATA[62][36], DATA[62][20], DATA[62][307], DATA[62][291], DATA[62][275], DATA[62][259], DATA[62][227], DATA[62][211], DATA[62][195], DATA[62][179], DATA[62][139], DATA[62][123], DATA[62][107], DATA[62][91], DATA[62][59], DATA[62][43], DATA[62][27], DATA[62][11], DATA[62][312], DATA[62][296], DATA[62][280], DATA[62][264], DATA[62][232], DATA[62][216], DATA[62][200], DATA[62][184], DATA[62][144], DATA[62][128], DATA[62][112], DATA[62][96], DATA[62][64], DATA[62][48], DATA[62][32], DATA[62][16], DATA[62][311], DATA[62][295], DATA[62][279], DATA[62][263], DATA[62][231], DATA[62][215], DATA[62][199], DATA[62][183], DATA[62][143], DATA[62][127], DATA[62][111], DATA[62][95], DATA[62][63], DATA[62][47], DATA[62][31], DATA[62][15], DATA[62][313], DATA[62][297], DATA[62][281], DATA[62][265], DATA[62][233], DATA[62][217], DATA[62][201], DATA[62][185], DATA[62][145], DATA[62][129], DATA[62][113], DATA[62][97], DATA[62][65], DATA[62][49], DATA[62][33], DATA[62][17], DATA[62][310], DATA[62][294], DATA[62][278], DATA[62][262], DATA[62][230], DATA[62][214], DATA[62][198], DATA[62][182], DATA[62][142], DATA[62][126], DATA[62][110], DATA[62][94], DATA[62][62], DATA[62][46], DATA[62][30], DATA[62][14], DATA[62][314], DATA[62][298], DATA[62][282], DATA[62][266], DATA[62][234], DATA[62][218], DATA[62][202], DATA[62][186], DATA[62][146], DATA[62][130], DATA[62][114], DATA[62][98], DATA[62][66], DATA[62][50], DATA[62][34], DATA[62][18], DATA[62][309], DATA[62][293], DATA[62][277], DATA[62][261], DATA[62][229], DATA[62][213], DATA[62][197], DATA[62][181], DATA[62][141], DATA[62][125], DATA[62][109], DATA[62][93], DATA[62][61], DATA[62][45], DATA[62][29], DATA[62][13], DATA[62][315], DATA[62][299], DATA[62][283], DATA[62][267], DATA[62][235], DATA[62][219], DATA[62][203], DATA[62][187], DATA[62][147], DATA[62][131], DATA[62][115], DATA[62][99], DATA[62][67], DATA[62][51], DATA[62][35], DATA[62][19], DATA[62][308], DATA[62][292], DATA[62][276], DATA[62][260], DATA[62][228], DATA[62][212], DATA[62][196], DATA[62][180], DATA[62][140], DATA[62][124], DATA[62][108], DATA[62][92], DATA[62][60], DATA[62][44], DATA[62][28], DATA[62][12], DATA[61][319], DATA[61][303], DATA[61][287], DATA[61][271], DATA[61][239], DATA[61][223], DATA[61][207], DATA[61][191], DATA[61][151], DATA[61][135], DATA[61][119], DATA[61][103], DATA[61][71], DATA[61][55], DATA[61][39], DATA[61][23], DATA[61][304], DATA[61][288], DATA[61][272], DATA[61][256], DATA[61][224], DATA[61][208], DATA[61][192], DATA[61][176], DATA[61][136], DATA[61][120], DATA[61][104], DATA[61][88], DATA[61][56], DATA[61][40], DATA[61][24], DATA[61][8], DATA[61][318], DATA[61][302], DATA[61][286], DATA[61][270], DATA[61][238], DATA[61][222], DATA[61][206], DATA[61][190], DATA[61][150], DATA[61][134], DATA[61][118], DATA[61][102], DATA[61][70], DATA[61][54], DATA[61][38], DATA[61][22], DATA[61][305], DATA[61][289], DATA[61][273], DATA[61][257], DATA[61][225], DATA[61][209], DATA[61][193], DATA[61][177], DATA[61][137], DATA[61][121], DATA[61][105], DATA[61][89], DATA[61][57], DATA[61][41], DATA[61][25], DATA[61][9], DATA[61][317], DATA[61][301], DATA[61][285], DATA[61][269], DATA[61][237], DATA[61][221], DATA[61][205], DATA[61][189], DATA[61][149], DATA[61][133], DATA[61][117], DATA[61][101], DATA[61][69], DATA[61][53], DATA[61][37], DATA[61][21], DATA[61][306], DATA[61][290], DATA[61][274], DATA[61][258], DATA[61][226], DATA[61][210], DATA[61][194], DATA[61][178], DATA[61][138], DATA[61][122], DATA[61][106], DATA[61][90], DATA[61][58], DATA[61][42], DATA[61][26], DATA[61][10], DATA[61][316], DATA[61][300], DATA[61][284], DATA[61][268], DATA[61][236], DATA[61][220], DATA[61][204], DATA[61][188], DATA[61][148], DATA[61][132], DATA[61][116], DATA[61][100], DATA[61][68], DATA[61][52], DATA[61][36], DATA[61][20], DATA[61][307], DATA[61][291], DATA[61][275], DATA[61][259], DATA[61][227], DATA[61][211], DATA[61][195], DATA[61][179], DATA[61][139], DATA[61][123], DATA[61][107], DATA[61][91], DATA[61][59], DATA[61][43], DATA[61][27], DATA[61][11], DATA[61][312], DATA[61][296], DATA[61][280], DATA[61][264], DATA[61][232], DATA[61][216], DATA[61][200], DATA[61][184], DATA[61][144], DATA[61][128], DATA[61][112], DATA[61][96], DATA[61][64], DATA[61][48], DATA[61][32], DATA[61][16], DATA[61][311], DATA[61][295], DATA[61][279], DATA[61][263], DATA[61][231], DATA[61][215], DATA[61][199], DATA[61][183], DATA[61][143], DATA[61][127], DATA[61][111], DATA[61][95], DATA[61][63], DATA[61][47], DATA[61][31], DATA[61][15], DATA[61][313], DATA[61][297], DATA[61][281], DATA[61][265], DATA[61][233], DATA[61][217], DATA[61][201], DATA[61][185], DATA[61][145], DATA[61][129], DATA[61][113], DATA[61][97], DATA[61][65], DATA[61][49], DATA[61][33], DATA[61][17], DATA[61][310], DATA[61][294], DATA[61][278], DATA[61][262], DATA[61][230], DATA[61][214], DATA[61][198], DATA[61][182], DATA[61][142], DATA[61][126], DATA[61][110], DATA[61][94], DATA[61][62], DATA[61][46], DATA[61][30], DATA[61][14], DATA[61][314], DATA[61][298], DATA[61][282], DATA[61][266], DATA[61][234], DATA[61][218], DATA[61][202], DATA[61][186], DATA[61][146], DATA[61][130], DATA[61][114], DATA[61][98], DATA[61][66], DATA[61][50], DATA[61][34], DATA[61][18], DATA[61][309], DATA[61][293], DATA[61][277], DATA[61][261], DATA[61][229], DATA[61][213], DATA[61][197], DATA[61][181], DATA[61][141], DATA[61][125], DATA[61][109], DATA[61][93], DATA[61][61], DATA[61][45], DATA[61][29], DATA[61][13], DATA[61][315], DATA[61][299], DATA[61][283], DATA[61][267], DATA[61][235], DATA[61][219], DATA[61][203], DATA[61][187], DATA[61][147], DATA[61][131], DATA[61][115], DATA[61][99], DATA[61][67], DATA[61][51], DATA[61][35], DATA[61][19], DATA[61][308], DATA[61][292], DATA[61][276], DATA[61][260], DATA[61][228], DATA[61][212], DATA[61][196], DATA[61][180], DATA[61][140], DATA[61][124], DATA[61][108], DATA[61][92], DATA[61][60], DATA[61][44], DATA[61][28], DATA[61][12], DATA[60][319], DATA[60][303], DATA[60][287], DATA[60][271], DATA[60][239], DATA[60][223], DATA[60][207], DATA[60][191], DATA[60][151], DATA[60][135], DATA[60][119], DATA[60][103], DATA[60][71], DATA[60][55], DATA[60][39], DATA[60][23], DATA[60][304], DATA[60][288], DATA[60][272], DATA[60][256], DATA[60][224], DATA[60][208], DATA[60][192], DATA[60][176], DATA[60][136], DATA[60][120], DATA[60][104], DATA[60][88], DATA[60][56], DATA[60][40], DATA[60][24], DATA[60][8], DATA[60][318], DATA[60][302], DATA[60][286], DATA[60][270], DATA[60][238], DATA[60][222], DATA[60][206], DATA[60][190], DATA[60][150], DATA[60][134], DATA[60][118], DATA[60][102], DATA[60][70], DATA[60][54], DATA[60][38], DATA[60][22], DATA[60][305], DATA[60][289], DATA[60][273], DATA[60][257], DATA[60][225], DATA[60][209], DATA[60][193], DATA[60][177], DATA[60][137], DATA[60][121], DATA[60][105], DATA[60][89], DATA[60][57], DATA[60][41], DATA[60][25], DATA[60][9], DATA[60][317], DATA[60][301], DATA[60][285], DATA[60][269], DATA[60][237], DATA[60][221], DATA[60][205], DATA[60][189], DATA[60][149], DATA[60][133], DATA[60][117], DATA[60][101], DATA[60][69], DATA[60][53], DATA[60][37], DATA[60][21], DATA[60][306], DATA[60][290], DATA[60][274], DATA[60][258], DATA[60][226], DATA[60][210], DATA[60][194], DATA[60][178], DATA[60][138], DATA[60][122], DATA[60][106], DATA[60][90], DATA[60][58], DATA[60][42], DATA[60][26], DATA[60][10], DATA[60][316], DATA[60][300], DATA[60][284], DATA[60][268], DATA[60][236], DATA[60][220], DATA[60][204], DATA[60][188], DATA[60][148], DATA[60][132], DATA[60][116], DATA[60][100], DATA[60][68], DATA[60][52], DATA[60][36], DATA[60][20], DATA[60][307], DATA[60][291], DATA[60][275], DATA[60][259], DATA[60][227], DATA[60][211], DATA[60][195], DATA[60][179], DATA[60][139], DATA[60][123], DATA[60][107], DATA[60][91], DATA[60][59], DATA[60][43], DATA[60][27], DATA[60][11], DATA[60][312], DATA[60][296], DATA[60][280], DATA[60][264], DATA[60][232], DATA[60][216], DATA[60][200], DATA[60][184], DATA[60][144], DATA[60][128], DATA[60][112], DATA[60][96], DATA[60][64], DATA[60][48], DATA[60][32], DATA[60][16], DATA[60][311], DATA[60][295], DATA[60][279], DATA[60][263], DATA[60][231], DATA[60][215], DATA[60][199], DATA[60][183], DATA[60][143], DATA[60][127], DATA[60][111], DATA[60][95], DATA[60][63], DATA[60][47], DATA[60][31], DATA[60][15], DATA[60][313], DATA[60][297], DATA[60][281], DATA[60][265], DATA[60][233], DATA[60][217], DATA[60][201], DATA[60][185], DATA[60][145], DATA[60][129], DATA[60][113], DATA[60][97], DATA[60][65], DATA[60][49], DATA[60][33], DATA[60][17], DATA[60][310], DATA[60][294], DATA[60][278], DATA[60][262], DATA[60][230], DATA[60][214], DATA[60][198], DATA[60][182], DATA[60][142], DATA[60][126], DATA[60][110], DATA[60][94], DATA[60][62], DATA[60][46], DATA[60][30], DATA[60][14], DATA[60][314], DATA[60][298], DATA[60][282], DATA[60][266], DATA[60][234], DATA[60][218], DATA[60][202], DATA[60][186], DATA[60][146], DATA[60][130], DATA[60][114], DATA[60][98], DATA[60][66], DATA[60][50], DATA[60][34], DATA[60][18], DATA[60][309], DATA[60][293], DATA[60][277], DATA[60][261], DATA[60][229], DATA[60][213], DATA[60][197], DATA[60][181], DATA[60][141], DATA[60][125], DATA[60][109], DATA[60][93], DATA[60][61], DATA[60][45], DATA[60][29], DATA[60][13], DATA[60][315], DATA[60][299], DATA[60][283], DATA[60][267], DATA[60][235], DATA[60][219], DATA[60][203], DATA[60][187], DATA[60][147], DATA[60][131], DATA[60][115], DATA[60][99], DATA[60][67], DATA[60][51], DATA[60][35], DATA[60][19], DATA[60][308], DATA[60][292], DATA[60][276], DATA[60][260], DATA[60][228], DATA[60][212], DATA[60][196], DATA[60][180], DATA[60][140], DATA[60][124], DATA[60][108], DATA[60][92], DATA[60][60], DATA[60][44], DATA[60][28], DATA[60][12], DATA[59][319], DATA[59][303], DATA[59][287], DATA[59][271], DATA[59][239], DATA[59][223], DATA[59][207], DATA[59][191], DATA[59][151], DATA[59][135], DATA[59][119], DATA[59][103], DATA[59][71], DATA[59][55], DATA[59][39], DATA[59][23], DATA[59][304], DATA[59][288], DATA[59][272], DATA[59][256], DATA[59][224], DATA[59][208], DATA[59][192], DATA[59][176], DATA[59][136], DATA[59][120], DATA[59][104], DATA[59][88], DATA[59][56], DATA[59][40], DATA[59][24], DATA[59][8], DATA[59][318], DATA[59][302], DATA[59][286], DATA[59][270], DATA[59][238], DATA[59][222], DATA[59][206], DATA[59][190], DATA[59][150], DATA[59][134], DATA[59][118], DATA[59][102], DATA[59][70], DATA[59][54], DATA[59][38], DATA[59][22], DATA[59][305], DATA[59][289], DATA[59][273], DATA[59][257], DATA[59][225], DATA[59][209], DATA[59][193], DATA[59][177], DATA[59][137], DATA[59][121], DATA[59][105], DATA[59][89], DATA[59][57], DATA[59][41], DATA[59][25], DATA[59][9], DATA[59][317], DATA[59][301], DATA[59][285], DATA[59][269], DATA[59][237], DATA[59][221], DATA[59][205], DATA[59][189], DATA[59][149], DATA[59][133], DATA[59][117], DATA[59][101], DATA[59][69], DATA[59][53], DATA[59][37], DATA[59][21], DATA[59][306], DATA[59][290], DATA[59][274], DATA[59][258], DATA[59][226], DATA[59][210], DATA[59][194], DATA[59][178], DATA[59][138], DATA[59][122], DATA[59][106], DATA[59][90], DATA[59][58], DATA[59][42], DATA[59][26], DATA[59][10], DATA[59][316], DATA[59][300], DATA[59][284], DATA[59][268], DATA[59][236], DATA[59][220], DATA[59][204], DATA[59][188], DATA[59][148], DATA[59][132], DATA[59][116], DATA[59][100], DATA[59][68], DATA[59][52], DATA[59][36], DATA[59][20], DATA[59][307], DATA[59][291], DATA[59][275], DATA[59][259], DATA[59][227], DATA[59][211], DATA[59][195], DATA[59][179], DATA[59][139], DATA[59][123], DATA[59][107], DATA[59][91], DATA[59][59], DATA[59][43], DATA[59][27], DATA[59][11], DATA[59][312], DATA[59][296], DATA[59][280], DATA[59][264], DATA[59][232], DATA[59][216], DATA[59][200], DATA[59][184], DATA[59][144], DATA[59][128], DATA[59][112], DATA[59][96], DATA[59][64], DATA[59][48], DATA[59][32], DATA[59][16], DATA[59][311], DATA[59][295], DATA[59][279], DATA[59][263], DATA[59][231], DATA[59][215], DATA[59][199], DATA[59][183], DATA[59][143], DATA[59][127], DATA[59][111], DATA[59][95], DATA[59][63], DATA[59][47], DATA[59][31], DATA[59][15], DATA[59][313], DATA[59][297], DATA[59][281], DATA[59][265], DATA[59][233], DATA[59][217], DATA[59][201], DATA[59][185], DATA[59][145], DATA[59][129], DATA[59][113], DATA[59][97], DATA[59][65], DATA[59][49], DATA[59][33], DATA[59][17], DATA[59][310], DATA[59][294], DATA[59][278], DATA[59][262], DATA[59][230], DATA[59][214], DATA[59][198], DATA[59][182], DATA[59][142], DATA[59][126], DATA[59][110], DATA[59][94], DATA[59][62], DATA[59][46], DATA[59][30], DATA[59][14], DATA[59][314], DATA[59][298], DATA[59][282], DATA[59][266], DATA[59][234], DATA[59][218], DATA[59][202], DATA[59][186], DATA[59][146], DATA[59][130], DATA[59][114], DATA[59][98], DATA[59][66], DATA[59][50], DATA[59][34], DATA[59][18], DATA[59][309], DATA[59][293], DATA[59][277], DATA[59][261], DATA[59][229], DATA[59][213], DATA[59][197], DATA[59][181], DATA[59][141], DATA[59][125], DATA[59][109], DATA[59][93], DATA[59][61], DATA[59][45], DATA[59][29], DATA[59][13], DATA[59][315], DATA[59][299], DATA[59][283], DATA[59][267], DATA[59][235], DATA[59][219], DATA[59][203], DATA[59][187], DATA[59][147], DATA[59][131], DATA[59][115], DATA[59][99], DATA[59][67], DATA[59][51], DATA[59][35], DATA[59][19], DATA[59][308], DATA[59][292], DATA[59][276], DATA[59][260], DATA[59][228], DATA[59][212], DATA[59][196], DATA[59][180], DATA[59][140], DATA[59][124], DATA[59][108], DATA[59][92], DATA[59][60], DATA[59][44], DATA[59][28], DATA[59][12], DATA[58][319], DATA[58][303], DATA[58][287], DATA[58][271], DATA[58][239], DATA[58][223], DATA[58][207], DATA[58][191], DATA[58][151], DATA[58][135], DATA[58][119], DATA[58][103], DATA[58][71], DATA[58][55], DATA[58][39], DATA[58][23], DATA[58][304], DATA[58][288], DATA[58][272], DATA[58][256], DATA[58][224], DATA[58][208], DATA[58][192], DATA[58][176], DATA[58][136], DATA[58][120], DATA[58][104], DATA[58][88], DATA[58][56], DATA[58][40], DATA[58][24], DATA[58][8], DATA[58][318], DATA[58][302], DATA[58][286], DATA[58][270], DATA[58][238], DATA[58][222], DATA[58][206], DATA[58][190], DATA[58][150], DATA[58][134], DATA[58][118], DATA[58][102], DATA[58][70], DATA[58][54], DATA[58][38], DATA[58][22], DATA[58][305], DATA[58][289], DATA[58][273], DATA[58][257], DATA[58][225], DATA[58][209], DATA[58][193], DATA[58][177], DATA[58][137], DATA[58][121], DATA[58][105], DATA[58][89], DATA[58][57], DATA[58][41], DATA[58][25], DATA[58][9], DATA[58][317], DATA[58][301], DATA[58][285], DATA[58][269], DATA[58][237], DATA[58][221], DATA[58][205], DATA[58][189], DATA[58][149], DATA[58][133], DATA[58][117], DATA[58][101], DATA[58][69], DATA[58][53], DATA[58][37], DATA[58][21], DATA[58][306], DATA[58][290], DATA[58][274], DATA[58][258], DATA[58][226], DATA[58][210], DATA[58][194], DATA[58][178], DATA[58][138], DATA[58][122], DATA[58][106], DATA[58][90], DATA[58][58], DATA[58][42], DATA[58][26], DATA[58][10], DATA[58][316], DATA[58][300], DATA[58][284], DATA[58][268], DATA[58][236], DATA[58][220], DATA[58][204], DATA[58][188], DATA[58][148], DATA[58][132], DATA[58][116], DATA[58][100], DATA[58][68], DATA[58][52], DATA[58][36], DATA[58][20], DATA[58][307], DATA[58][291], DATA[58][275], DATA[58][259], DATA[58][227], DATA[58][211], DATA[58][195], DATA[58][179], DATA[58][139], DATA[58][123], DATA[58][107], DATA[58][91], DATA[58][59], DATA[58][43], DATA[58][27], DATA[58][11], DATA[58][312], DATA[58][296], DATA[58][280], DATA[58][264], DATA[58][232], DATA[58][216], DATA[58][200], DATA[58][184], DATA[58][144], DATA[58][128], DATA[58][112], DATA[58][96], DATA[58][64], DATA[58][48], DATA[58][32], DATA[58][16], DATA[58][311], DATA[58][295], DATA[58][279], DATA[58][263], DATA[58][231], DATA[58][215], DATA[58][199], DATA[58][183], DATA[58][143], DATA[58][127], DATA[58][111], DATA[58][95], DATA[58][63], DATA[58][47], DATA[58][31], DATA[58][15], DATA[58][313], DATA[58][297], DATA[58][281], DATA[58][265], DATA[58][233], DATA[58][217], DATA[58][201], DATA[58][185], DATA[58][145], DATA[58][129], DATA[58][113], DATA[58][97], DATA[58][65], DATA[58][49], DATA[58][33], DATA[58][17], DATA[58][310], DATA[58][294], DATA[58][278], DATA[58][262], DATA[58][230], DATA[58][214], DATA[58][198], DATA[58][182], DATA[58][142], DATA[58][126], DATA[58][110], DATA[58][94], DATA[58][62], DATA[58][46], DATA[58][30], DATA[58][14], DATA[58][314], DATA[58][298], DATA[58][282], DATA[58][266], DATA[58][234], DATA[58][218], DATA[58][202], DATA[58][186], DATA[58][146], DATA[58][130], DATA[58][114], DATA[58][98], DATA[58][66], DATA[58][50], DATA[58][34], DATA[58][18], DATA[58][309], DATA[58][293], DATA[58][277], DATA[58][261], DATA[58][229], DATA[58][213], DATA[58][197], DATA[58][181], DATA[58][141], DATA[58][125], DATA[58][109], DATA[58][93], DATA[58][61], DATA[58][45], DATA[58][29], DATA[58][13], DATA[58][315], DATA[58][299], DATA[58][283], DATA[58][267], DATA[58][235], DATA[58][219], DATA[58][203], DATA[58][187], DATA[58][147], DATA[58][131], DATA[58][115], DATA[58][99], DATA[58][67], DATA[58][51], DATA[58][35], DATA[58][19], DATA[58][308], DATA[58][292], DATA[58][276], DATA[58][260], DATA[58][228], DATA[58][212], DATA[58][196], DATA[58][180], DATA[58][140], DATA[58][124], DATA[58][108], DATA[58][92], DATA[58][60], DATA[58][44], DATA[58][28], DATA[58][12], DATA[57][319], DATA[57][303], DATA[57][287], DATA[57][271], DATA[57][239], DATA[57][223], DATA[57][207], DATA[57][191], DATA[57][151], DATA[57][135], DATA[57][119], DATA[57][103], DATA[57][71], DATA[57][55], DATA[57][39], DATA[57][23], DATA[57][304], DATA[57][288], DATA[57][272], DATA[57][256], DATA[57][224], DATA[57][208], DATA[57][192], DATA[57][176], DATA[57][136], DATA[57][120], DATA[57][104], DATA[57][88], DATA[57][56], DATA[57][40], DATA[57][24], DATA[57][8], DATA[57][318], DATA[57][302], DATA[57][286], DATA[57][270], DATA[57][238], DATA[57][222], DATA[57][206], DATA[57][190], DATA[57][150], DATA[57][134], DATA[57][118], DATA[57][102], DATA[57][70], DATA[57][54], DATA[57][38], DATA[57][22], DATA[57][305], DATA[57][289], DATA[57][273], DATA[57][257], DATA[57][225], DATA[57][209], DATA[57][193], DATA[57][177], DATA[57][137], DATA[57][121], DATA[57][105], DATA[57][89], DATA[57][57], DATA[57][41], DATA[57][25], DATA[57][9], DATA[57][317], DATA[57][301], DATA[57][285], DATA[57][269], DATA[57][237], DATA[57][221], DATA[57][205], DATA[57][189], DATA[57][149], DATA[57][133], DATA[57][117], DATA[57][101], DATA[57][69], DATA[57][53], DATA[57][37], DATA[57][21], DATA[57][306], DATA[57][290], DATA[57][274], DATA[57][258], DATA[57][226], DATA[57][210], DATA[57][194], DATA[57][178], DATA[57][138], DATA[57][122], DATA[57][106], DATA[57][90], DATA[57][58], DATA[57][42], DATA[57][26], DATA[57][10], DATA[57][316], DATA[57][300], DATA[57][284], DATA[57][268], DATA[57][236], DATA[57][220], DATA[57][204], DATA[57][188], DATA[57][148], DATA[57][132], DATA[57][116], DATA[57][100], DATA[57][68], DATA[57][52], DATA[57][36], DATA[57][20], DATA[57][307], DATA[57][291], DATA[57][275], DATA[57][259], DATA[57][227], DATA[57][211], DATA[57][195], DATA[57][179], DATA[57][139], DATA[57][123], DATA[57][107], DATA[57][91], DATA[57][59], DATA[57][43], DATA[57][27], DATA[57][11], DATA[57][312], DATA[57][296], DATA[57][280], DATA[57][264], DATA[57][232], DATA[57][216], DATA[57][200], DATA[57][184], DATA[57][144], DATA[57][128], DATA[57][112], DATA[57][96], DATA[57][64], DATA[57][48], DATA[57][32], DATA[57][16], DATA[57][311], DATA[57][295], DATA[57][279], DATA[57][263], DATA[57][231], DATA[57][215], DATA[57][199], DATA[57][183], DATA[57][143], DATA[57][127], DATA[57][111], DATA[57][95], DATA[57][63], DATA[57][47], DATA[57][31], DATA[57][15], DATA[57][313], DATA[57][297], DATA[57][281], DATA[57][265], DATA[57][233], DATA[57][217], DATA[57][201], DATA[57][185], DATA[57][145], DATA[57][129], DATA[57][113], DATA[57][97], DATA[57][65], DATA[57][49], DATA[57][33], DATA[57][17], DATA[57][310], DATA[57][294], DATA[57][278], DATA[57][262], DATA[57][230], DATA[57][214], DATA[57][198], DATA[57][182], DATA[57][142], DATA[57][126], DATA[57][110], DATA[57][94], DATA[57][62], DATA[57][46], DATA[57][30], DATA[57][14], DATA[57][314], DATA[57][298], DATA[57][282], DATA[57][266], DATA[57][234], DATA[57][218], DATA[57][202], DATA[57][186], DATA[57][146], DATA[57][130], DATA[57][114], DATA[57][98], DATA[57][66], DATA[57][50], DATA[57][34], DATA[57][18], DATA[57][309], DATA[57][293], DATA[57][277], DATA[57][261], DATA[57][229], DATA[57][213], DATA[57][197], DATA[57][181], DATA[57][141], DATA[57][125], DATA[57][109], DATA[57][93], DATA[57][61], DATA[57][45], DATA[57][29], DATA[57][13], DATA[57][315], DATA[57][299], DATA[57][283], DATA[57][267], DATA[57][235], DATA[57][219], DATA[57][203], DATA[57][187], DATA[57][147], DATA[57][131], DATA[57][115], DATA[57][99], DATA[57][67], DATA[57][51], DATA[57][35], DATA[57][19], DATA[57][308], DATA[57][292], DATA[57][276], DATA[57][260], DATA[57][228], DATA[57][212], DATA[57][196], DATA[57][180], DATA[57][140], DATA[57][124], DATA[57][108], DATA[57][92], DATA[57][60], DATA[57][44], DATA[57][28], DATA[57][12], DATA[56][319], DATA[56][303], DATA[56][287], DATA[56][271], DATA[56][239], DATA[56][223], DATA[56][207], DATA[56][191], DATA[56][151], DATA[56][135], DATA[56][119], DATA[56][103], DATA[56][71], DATA[56][55], DATA[56][39], DATA[56][23], DATA[56][304], DATA[56][288], DATA[56][272], DATA[56][256], DATA[56][224], DATA[56][208], DATA[56][192], DATA[56][176], DATA[56][136], DATA[56][120], DATA[56][104], DATA[56][88], DATA[56][56], DATA[56][40], DATA[56][24], DATA[56][8], DATA[56][318], DATA[56][302], DATA[56][286], DATA[56][270], DATA[56][238], DATA[56][222], DATA[56][206], DATA[56][190], DATA[56][150], DATA[56][134], DATA[56][118], DATA[56][102], DATA[56][70], DATA[56][54], DATA[56][38], DATA[56][22], DATA[56][305], DATA[56][289], DATA[56][273], DATA[56][257], DATA[56][225], DATA[56][209], DATA[56][193], DATA[56][177], DATA[56][137], DATA[56][121], DATA[56][105], DATA[56][89], DATA[56][57], DATA[56][41], DATA[56][25], DATA[56][9], DATA[56][317], DATA[56][301], DATA[56][285], DATA[56][269], DATA[56][237], DATA[56][221], DATA[56][205], DATA[56][189], DATA[56][149], DATA[56][133], DATA[56][117], DATA[56][101], DATA[56][69], DATA[56][53], DATA[56][37], DATA[56][21], DATA[56][306], DATA[56][290], DATA[56][274], DATA[56][258], DATA[56][226], DATA[56][210], DATA[56][194], DATA[56][178], DATA[56][138], DATA[56][122], DATA[56][106], DATA[56][90], DATA[56][58], DATA[56][42], DATA[56][26], DATA[56][10], DATA[56][316], DATA[56][300], DATA[56][284], DATA[56][268], DATA[56][236], DATA[56][220], DATA[56][204], DATA[56][188], DATA[56][148], DATA[56][132], DATA[56][116], DATA[56][100], DATA[56][68], DATA[56][52], DATA[56][36], DATA[56][20], DATA[56][307], DATA[56][291], DATA[56][275], DATA[56][259], DATA[56][227], DATA[56][211], DATA[56][195], DATA[56][179], DATA[56][139], DATA[56][123], DATA[56][107], DATA[56][91], DATA[56][59], DATA[56][43], DATA[56][27], DATA[56][11], DATA[56][312], DATA[56][296], DATA[56][280], DATA[56][264], DATA[56][232], DATA[56][216], DATA[56][200], DATA[56][184], DATA[56][144], DATA[56][128], DATA[56][112], DATA[56][96], DATA[56][64], DATA[56][48], DATA[56][32], DATA[56][16], DATA[56][311], DATA[56][295], DATA[56][279], DATA[56][263], DATA[56][231], DATA[56][215], DATA[56][199], DATA[56][183], DATA[56][143], DATA[56][127], DATA[56][111], DATA[56][95], DATA[56][63], DATA[56][47], DATA[56][31], DATA[56][15], DATA[56][313], DATA[56][297], DATA[56][281], DATA[56][265], DATA[56][233], DATA[56][217], DATA[56][201], DATA[56][185], DATA[56][145], DATA[56][129], DATA[56][113], DATA[56][97], DATA[56][65], DATA[56][49], DATA[56][33], DATA[56][17], DATA[56][310], DATA[56][294], DATA[56][278], DATA[56][262], DATA[56][230], DATA[56][214], DATA[56][198], DATA[56][182], DATA[56][142], DATA[56][126], DATA[56][110], DATA[56][94], DATA[56][62], DATA[56][46], DATA[56][30], DATA[56][14], DATA[56][314], DATA[56][298], DATA[56][282], DATA[56][266], DATA[56][234], DATA[56][218], DATA[56][202], DATA[56][186], DATA[56][146], DATA[56][130], DATA[56][114], DATA[56][98], DATA[56][66], DATA[56][50], DATA[56][34], DATA[56][18], DATA[56][309], DATA[56][293], DATA[56][277], DATA[56][261], DATA[56][229], DATA[56][213], DATA[56][197], DATA[56][181], DATA[56][141], DATA[56][125], DATA[56][109], DATA[56][93], DATA[56][61], DATA[56][45], DATA[56][29], DATA[56][13], DATA[56][315], DATA[56][299], DATA[56][283], DATA[56][267], DATA[56][235], DATA[56][219], DATA[56][203], DATA[56][187], DATA[56][147], DATA[56][131], DATA[56][115], DATA[56][99], DATA[56][67], DATA[56][51], DATA[56][35], DATA[56][19], DATA[56][308], DATA[56][292], DATA[56][276], DATA[56][260], DATA[56][228], DATA[56][212], DATA[56][196], DATA[56][180], DATA[56][140], DATA[56][124], DATA[56][108], DATA[56][92], DATA[56][60], DATA[56][44], DATA[56][28], DATA[56][12], DATA[55][319], DATA[55][303], DATA[55][287], DATA[55][271], DATA[55][239], DATA[55][223], DATA[55][207], DATA[55][191], DATA[55][151], DATA[55][135], DATA[55][119], DATA[55][103], DATA[55][71], DATA[55][55], DATA[55][39], DATA[55][23], DATA[55][304], DATA[55][288], DATA[55][272], DATA[55][256], DATA[55][224], DATA[55][208], DATA[55][192], DATA[55][176], DATA[55][136], DATA[55][120], DATA[55][104], DATA[55][88], DATA[55][56], DATA[55][40], DATA[55][24], DATA[55][8], DATA[55][318], DATA[55][302], DATA[55][286], DATA[55][270], DATA[55][238], DATA[55][222], DATA[55][206], DATA[55][190], DATA[55][150], DATA[55][134], DATA[55][118], DATA[55][102], DATA[55][70], DATA[55][54], DATA[55][38], DATA[55][22], DATA[55][305], DATA[55][289], DATA[55][273], DATA[55][257], DATA[55][225], DATA[55][209], DATA[55][193], DATA[55][177], DATA[55][137], DATA[55][121], DATA[55][105], DATA[55][89], DATA[55][57], DATA[55][41], DATA[55][25], DATA[55][9], DATA[55][317], DATA[55][301], DATA[55][285], DATA[55][269], DATA[55][237], DATA[55][221], DATA[55][205], DATA[55][189], DATA[55][149], DATA[55][133], DATA[55][117], DATA[55][101], DATA[55][69], DATA[55][53], DATA[55][37], DATA[55][21], DATA[55][306], DATA[55][290], DATA[55][274], DATA[55][258], DATA[55][226], DATA[55][210], DATA[55][194], DATA[55][178], DATA[55][138], DATA[55][122], DATA[55][106], DATA[55][90], DATA[55][58], DATA[55][42], DATA[55][26], DATA[55][10], DATA[55][316], DATA[55][300], DATA[55][284], DATA[55][268], DATA[55][236], DATA[55][220], DATA[55][204], DATA[55][188], DATA[55][148], DATA[55][132], DATA[55][116], DATA[55][100], DATA[55][68], DATA[55][52], DATA[55][36], DATA[55][20], DATA[55][307], DATA[55][291], DATA[55][275], DATA[55][259], DATA[55][227], DATA[55][211], DATA[55][195], DATA[55][179], DATA[55][139], DATA[55][123], DATA[55][107], DATA[55][91], DATA[55][59], DATA[55][43], DATA[55][27], DATA[55][11], DATA[55][312], DATA[55][296], DATA[55][280], DATA[55][264], DATA[55][232], DATA[55][216], DATA[55][200], DATA[55][184], DATA[55][144], DATA[55][128], DATA[55][112], DATA[55][96], DATA[55][64], DATA[55][48], DATA[55][32], DATA[55][16], DATA[55][311], DATA[55][295], DATA[55][279], DATA[55][263], DATA[55][231], DATA[55][215], DATA[55][199], DATA[55][183], DATA[55][143], DATA[55][127], DATA[55][111], DATA[55][95], DATA[55][63], DATA[55][47], DATA[55][31], DATA[55][15], DATA[55][313], DATA[55][297], DATA[55][281], DATA[55][265], DATA[55][233], DATA[55][217], DATA[55][201], DATA[55][185], DATA[55][145], DATA[55][129], DATA[55][113], DATA[55][97], DATA[55][65], DATA[55][49], DATA[55][33], DATA[55][17], DATA[55][310], DATA[55][294], DATA[55][278], DATA[55][262], DATA[55][230], DATA[55][214], DATA[55][198], DATA[55][182], DATA[55][142], DATA[55][126], DATA[55][110], DATA[55][94], DATA[55][62], DATA[55][46], DATA[55][30], DATA[55][14], DATA[55][314], DATA[55][298], DATA[55][282], DATA[55][266], DATA[55][234], DATA[55][218], DATA[55][202], DATA[55][186], DATA[55][146], DATA[55][130], DATA[55][114], DATA[55][98], DATA[55][66], DATA[55][50], DATA[55][34], DATA[55][18], DATA[55][309], DATA[55][293], DATA[55][277], DATA[55][261], DATA[55][229], DATA[55][213], DATA[55][197], DATA[55][181], DATA[55][141], DATA[55][125], DATA[55][109], DATA[55][93], DATA[55][61], DATA[55][45], DATA[55][29], DATA[55][13], DATA[55][315], DATA[55][299], DATA[55][283], DATA[55][267], DATA[55][235], DATA[55][219], DATA[55][203], DATA[55][187], DATA[55][147], DATA[55][131], DATA[55][115], DATA[55][99], DATA[55][67], DATA[55][51], DATA[55][35], DATA[55][19], DATA[55][308], DATA[55][292], DATA[55][276], DATA[55][260], DATA[55][228], DATA[55][212], DATA[55][196], DATA[55][180], DATA[55][140], DATA[55][124], DATA[55][108], DATA[55][92], DATA[55][60], DATA[55][44], DATA[55][28], DATA[55][12], DATA[54][319], DATA[54][303], DATA[54][287], DATA[54][271], DATA[54][239], DATA[54][223], DATA[54][207], DATA[54][191], DATA[54][151], DATA[54][135], DATA[54][119], DATA[54][103], DATA[54][71], DATA[54][55], DATA[54][39], DATA[54][23], DATA[54][304], DATA[54][288], DATA[54][272], DATA[54][256], DATA[54][224], DATA[54][208], DATA[54][192], DATA[54][176], DATA[54][136], DATA[54][120], DATA[54][104], DATA[54][88], DATA[54][56], DATA[54][40], DATA[54][24], DATA[54][8], DATA[54][318], DATA[54][302], DATA[54][286], DATA[54][270], DATA[54][238], DATA[54][222], DATA[54][206], DATA[54][190], DATA[54][150], DATA[54][134], DATA[54][118], DATA[54][102], DATA[54][70], DATA[54][54], DATA[54][38], DATA[54][22], DATA[54][305], DATA[54][289], DATA[54][273], DATA[54][257], DATA[54][225], DATA[54][209], DATA[54][193], DATA[54][177], DATA[54][137], DATA[54][121], DATA[54][105], DATA[54][89], DATA[54][57], DATA[54][41], DATA[54][25], DATA[54][9], DATA[54][317], DATA[54][301], DATA[54][285], DATA[54][269], DATA[54][237], DATA[54][221], DATA[54][205], DATA[54][189], DATA[54][149], DATA[54][133], DATA[54][117], DATA[54][101], DATA[54][69], DATA[54][53], DATA[54][37], DATA[54][21], DATA[54][306], DATA[54][290], DATA[54][274], DATA[54][258], DATA[54][226], DATA[54][210], DATA[54][194], DATA[54][178], DATA[54][138], DATA[54][122], DATA[54][106], DATA[54][90], DATA[54][58], DATA[54][42], DATA[54][26], DATA[54][10], DATA[54][316], DATA[54][300], DATA[54][284], DATA[54][268], DATA[54][236], DATA[54][220], DATA[54][204], DATA[54][188], DATA[54][148], DATA[54][132], DATA[54][116], DATA[54][100], DATA[54][68], DATA[54][52], DATA[54][36], DATA[54][20], DATA[54][307], DATA[54][291], DATA[54][275], DATA[54][259], DATA[54][227], DATA[54][211], DATA[54][195], DATA[54][179], DATA[54][139], DATA[54][123], DATA[54][107], DATA[54][91], DATA[54][59], DATA[54][43], DATA[54][27], DATA[54][11], DATA[54][312], DATA[54][296], DATA[54][280], DATA[54][264], DATA[54][232], DATA[54][216], DATA[54][200], DATA[54][184], DATA[54][144], DATA[54][128], DATA[54][112], DATA[54][96], DATA[54][64], DATA[54][48], DATA[54][32], DATA[54][16], DATA[54][311], DATA[54][295], DATA[54][279], DATA[54][263], DATA[54][231], DATA[54][215], DATA[54][199], DATA[54][183], DATA[54][143], DATA[54][127], DATA[54][111], DATA[54][95], DATA[54][63], DATA[54][47], DATA[54][31], DATA[54][15], DATA[54][313], DATA[54][297], DATA[54][281], DATA[54][265], DATA[54][233], DATA[54][217], DATA[54][201], DATA[54][185], DATA[54][145], DATA[54][129], DATA[54][113], DATA[54][97], DATA[54][65], DATA[54][49], DATA[54][33], DATA[54][17], DATA[54][310], DATA[54][294], DATA[54][278], DATA[54][262], DATA[54][230], DATA[54][214], DATA[54][198], DATA[54][182], DATA[54][142], DATA[54][126], DATA[54][110], DATA[54][94], DATA[54][62], DATA[54][46], DATA[54][30], DATA[54][14], DATA[54][314], DATA[54][298], DATA[54][282], DATA[54][266], DATA[54][234], DATA[54][218], DATA[54][202], DATA[54][186], DATA[54][146], DATA[54][130], DATA[54][114], DATA[54][98], DATA[54][66], DATA[54][50], DATA[54][34], DATA[54][18], DATA[54][309], DATA[54][293], DATA[54][277], DATA[54][261], DATA[54][229], DATA[54][213], DATA[54][197], DATA[54][181], DATA[54][141], DATA[54][125], DATA[54][109], DATA[54][93], DATA[54][61], DATA[54][45], DATA[54][29], DATA[54][13], DATA[54][315], DATA[54][299], DATA[54][283], DATA[54][267], DATA[54][235], DATA[54][219], DATA[54][203], DATA[54][187], DATA[54][147], DATA[54][131], DATA[54][115], DATA[54][99], DATA[54][67], DATA[54][51], DATA[54][35], DATA[54][19], DATA[54][308], DATA[54][292], DATA[54][276], DATA[54][260], DATA[54][228], DATA[54][212], DATA[54][196], DATA[54][180], DATA[54][140], DATA[54][124], DATA[54][108], DATA[54][92], DATA[54][60], DATA[54][44], DATA[54][28], DATA[54][12], DATA[53][319], DATA[53][303], DATA[53][287], DATA[53][271], DATA[53][239], DATA[53][223], DATA[53][207], DATA[53][191], DATA[53][151], DATA[53][135], DATA[53][119], DATA[53][103], DATA[53][71], DATA[53][55], DATA[53][39], DATA[53][23], DATA[53][304], DATA[53][288], DATA[53][272], DATA[53][256], DATA[53][224], DATA[53][208], DATA[53][192], DATA[53][176], DATA[53][136], DATA[53][120], DATA[53][104], DATA[53][88], DATA[53][56], DATA[53][40], DATA[53][24], DATA[53][8], DATA[53][318], DATA[53][302], DATA[53][286], DATA[53][270], DATA[53][238], DATA[53][222], DATA[53][206], DATA[53][190], DATA[53][150], DATA[53][134], DATA[53][118], DATA[53][102], DATA[53][70], DATA[53][54], DATA[53][38], DATA[53][22], DATA[53][305], DATA[53][289], DATA[53][273], DATA[53][257], DATA[53][225], DATA[53][209], DATA[53][193], DATA[53][177], DATA[53][137], DATA[53][121], DATA[53][105], DATA[53][89], DATA[53][57], DATA[53][41], DATA[53][25], DATA[53][9], DATA[53][317], DATA[53][301], DATA[53][285], DATA[53][269], DATA[53][237], DATA[53][221], DATA[53][205], DATA[53][189], DATA[53][149], DATA[53][133], DATA[53][117], DATA[53][101], DATA[53][69], DATA[53][53], DATA[53][37], DATA[53][21], DATA[53][306], DATA[53][290], DATA[53][274], DATA[53][258], DATA[53][226], DATA[53][210], DATA[53][194], DATA[53][178], DATA[53][138], DATA[53][122], DATA[53][106], DATA[53][90], DATA[53][58], DATA[53][42], DATA[53][26], DATA[53][10], DATA[53][316], DATA[53][300], DATA[53][284], DATA[53][268], DATA[53][236], DATA[53][220], DATA[53][204], DATA[53][188], DATA[53][148], DATA[53][132], DATA[53][116], DATA[53][100], DATA[53][68], DATA[53][52], DATA[53][36], DATA[53][20], DATA[53][307], DATA[53][291], DATA[53][275], DATA[53][259], DATA[53][227], DATA[53][211], DATA[53][195], DATA[53][179], DATA[53][139], DATA[53][123], DATA[53][107], DATA[53][91], DATA[53][59], DATA[53][43], DATA[53][27], DATA[53][11], DATA[53][312], DATA[53][296], DATA[53][280], DATA[53][264], DATA[53][232], DATA[53][216], DATA[53][200], DATA[53][184], DATA[53][144], DATA[53][128], DATA[53][112], DATA[53][96], DATA[53][64], DATA[53][48], DATA[53][32], DATA[53][16], DATA[53][311], DATA[53][295], DATA[53][279], DATA[53][263], DATA[53][231], DATA[53][215], DATA[53][199], DATA[53][183], DATA[53][143], DATA[53][127], DATA[53][111], DATA[53][95], DATA[53][63], DATA[53][47], DATA[53][31], DATA[53][15], DATA[53][313], DATA[53][297], DATA[53][281], DATA[53][265], DATA[53][233], DATA[53][217], DATA[53][201], DATA[53][185], DATA[53][145], DATA[53][129], DATA[53][113], DATA[53][97], DATA[53][65], DATA[53][49], DATA[53][33], DATA[53][17], DATA[53][310], DATA[53][294], DATA[53][278], DATA[53][262], DATA[53][230], DATA[53][214], DATA[53][198], DATA[53][182], DATA[53][142], DATA[53][126], DATA[53][110], DATA[53][94], DATA[53][62], DATA[53][46], DATA[53][30], DATA[53][14], DATA[53][314], DATA[53][298], DATA[53][282], DATA[53][266], DATA[53][234], DATA[53][218], DATA[53][202], DATA[53][186], DATA[53][146], DATA[53][130], DATA[53][114], DATA[53][98], DATA[53][66], DATA[53][50], DATA[53][34], DATA[53][18], DATA[53][309], DATA[53][293], DATA[53][277], DATA[53][261], DATA[53][229], DATA[53][213], DATA[53][197], DATA[53][181], DATA[53][141], DATA[53][125], DATA[53][109], DATA[53][93], DATA[53][61], DATA[53][45], DATA[53][29], DATA[53][13], DATA[53][315], DATA[53][299], DATA[53][283], DATA[53][267], DATA[53][235], DATA[53][219], DATA[53][203], DATA[53][187], DATA[53][147], DATA[53][131], DATA[53][115], DATA[53][99], DATA[53][67], DATA[53][51], DATA[53][35], DATA[53][19], DATA[53][308], DATA[53][292], DATA[53][276], DATA[53][260], DATA[53][228], DATA[53][212], DATA[53][196], DATA[53][180], DATA[53][140], DATA[53][124], DATA[53][108], DATA[53][92], DATA[53][60], DATA[53][44], DATA[53][28], DATA[53][12], DATA[52][319], DATA[52][303], DATA[52][287], DATA[52][271], DATA[52][239], DATA[52][223], DATA[52][207], DATA[52][191], DATA[52][151], DATA[52][135], DATA[52][119], DATA[52][103], DATA[52][71], DATA[52][55], DATA[52][39], DATA[52][23], DATA[52][304], DATA[52][288], DATA[52][272], DATA[52][256], DATA[52][224], DATA[52][208], DATA[52][192], DATA[52][176], DATA[52][136], DATA[52][120], DATA[52][104], DATA[52][88], DATA[52][56], DATA[52][40], DATA[52][24], DATA[52][8], DATA[52][318], DATA[52][302], DATA[52][286], DATA[52][270], DATA[52][238], DATA[52][222], DATA[52][206], DATA[52][190], DATA[52][150], DATA[52][134], DATA[52][118], DATA[52][102], DATA[52][70], DATA[52][54], DATA[52][38], DATA[52][22], DATA[52][305], DATA[52][289], DATA[52][273], DATA[52][257], DATA[52][225], DATA[52][209], DATA[52][193], DATA[52][177], DATA[52][137], DATA[52][121], DATA[52][105], DATA[52][89], DATA[52][57], DATA[52][41], DATA[52][25], DATA[52][9], DATA[52][317], DATA[52][301], DATA[52][285], DATA[52][269], DATA[52][237], DATA[52][221], DATA[52][205], DATA[52][189], DATA[52][149], DATA[52][133], DATA[52][117], DATA[52][101], DATA[52][69], DATA[52][53], DATA[52][37], DATA[52][21], DATA[52][306], DATA[52][290], DATA[52][274], DATA[52][258], DATA[52][226], DATA[52][210], DATA[52][194], DATA[52][178], DATA[52][138], DATA[52][122], DATA[52][106], DATA[52][90], DATA[52][58], DATA[52][42], DATA[52][26], DATA[52][10], DATA[52][316], DATA[52][300], DATA[52][284], DATA[52][268], DATA[52][236], DATA[52][220], DATA[52][204], DATA[52][188], DATA[52][148], DATA[52][132], DATA[52][116], DATA[52][100], DATA[52][68], DATA[52][52], DATA[52][36], DATA[52][20], DATA[52][307], DATA[52][291], DATA[52][275], DATA[52][259], DATA[52][227], DATA[52][211], DATA[52][195], DATA[52][179], DATA[52][139], DATA[52][123], DATA[52][107], DATA[52][91], DATA[52][59], DATA[52][43], DATA[52][27], DATA[52][11], DATA[52][312], DATA[52][296], DATA[52][280], DATA[52][264], DATA[52][232], DATA[52][216], DATA[52][200], DATA[52][184], DATA[52][144], DATA[52][128], DATA[52][112], DATA[52][96], DATA[52][64], DATA[52][48], DATA[52][32], DATA[52][16], DATA[52][311], DATA[52][295], DATA[52][279], DATA[52][263], DATA[52][231], DATA[52][215], DATA[52][199], DATA[52][183], DATA[52][143], DATA[52][127], DATA[52][111], DATA[52][95], DATA[52][63], DATA[52][47], DATA[52][31], DATA[52][15], DATA[52][313], DATA[52][297], DATA[52][281], DATA[52][265], DATA[52][233], DATA[52][217], DATA[52][201], DATA[52][185], DATA[52][145], DATA[52][129], DATA[52][113], DATA[52][97], DATA[52][65], DATA[52][49], DATA[52][33], DATA[52][17], DATA[52][310], DATA[52][294], DATA[52][278], DATA[52][262], DATA[52][230], DATA[52][214], DATA[52][198], DATA[52][182], DATA[52][142], DATA[52][126], DATA[52][110], DATA[52][94], DATA[52][62], DATA[52][46], DATA[52][30], DATA[52][14], DATA[52][314], DATA[52][298], DATA[52][282], DATA[52][266], DATA[52][234], DATA[52][218], DATA[52][202], DATA[52][186], DATA[52][146], DATA[52][130], DATA[52][114], DATA[52][98], DATA[52][66], DATA[52][50], DATA[52][34], DATA[52][18], DATA[52][309], DATA[52][293], DATA[52][277], DATA[52][261], DATA[52][229], DATA[52][213], DATA[52][197], DATA[52][181], DATA[52][141], DATA[52][125], DATA[52][109], DATA[52][93], DATA[52][61], DATA[52][45], DATA[52][29], DATA[52][13], DATA[52][315], DATA[52][299], DATA[52][283], DATA[52][267], DATA[52][235], DATA[52][219], DATA[52][203], DATA[52][187], DATA[52][147], DATA[52][131], DATA[52][115], DATA[52][99], DATA[52][67], DATA[52][51], DATA[52][35], DATA[52][19], DATA[52][308], DATA[52][292], DATA[52][276], DATA[52][260], DATA[52][228], DATA[52][212], DATA[52][196], DATA[52][180], DATA[52][140], DATA[52][124], DATA[52][108], DATA[52][92], DATA[52][60], DATA[52][44], DATA[52][28], DATA[52][12], DATA[51][319], DATA[51][303], DATA[51][287], DATA[51][271], DATA[51][239], DATA[51][223], DATA[51][207], DATA[51][191], DATA[51][151], DATA[51][135], DATA[51][119], DATA[51][103], DATA[51][71], DATA[51][55], DATA[51][39], DATA[51][23], DATA[51][304], DATA[51][288], DATA[51][272], DATA[51][256], DATA[51][224], DATA[51][208], DATA[51][192], DATA[51][176], DATA[51][136], DATA[51][120], DATA[51][104], DATA[51][88], DATA[51][56], DATA[51][40], DATA[51][24], DATA[51][8], DATA[51][318], DATA[51][302], DATA[51][286], DATA[51][270], DATA[51][238], DATA[51][222], DATA[51][206], DATA[51][190], DATA[51][150], DATA[51][134], DATA[51][118], DATA[51][102], DATA[51][70], DATA[51][54], DATA[51][38], DATA[51][22], DATA[51][305], DATA[51][289], DATA[51][273], DATA[51][257], DATA[51][225], DATA[51][209], DATA[51][193], DATA[51][177], DATA[51][137], DATA[51][121], DATA[51][105], DATA[51][89], DATA[51][57], DATA[51][41], DATA[51][25], DATA[51][9], DATA[51][317], DATA[51][301], DATA[51][285], DATA[51][269], DATA[51][237], DATA[51][221], DATA[51][205], DATA[51][189], DATA[51][149], DATA[51][133], DATA[51][117], DATA[51][101], DATA[51][69], DATA[51][53], DATA[51][37], DATA[51][21], DATA[51][306], DATA[51][290], DATA[51][274], DATA[51][258], DATA[51][226], DATA[51][210], DATA[51][194], DATA[51][178], DATA[51][138], DATA[51][122], DATA[51][106], DATA[51][90], DATA[51][58], DATA[51][42], DATA[51][26], DATA[51][10], DATA[51][316], DATA[51][300], DATA[51][284], DATA[51][268], DATA[51][236], DATA[51][220], DATA[51][204], DATA[51][188], DATA[51][148], DATA[51][132], DATA[51][116], DATA[51][100], DATA[51][68], DATA[51][52], DATA[51][36], DATA[51][20], DATA[51][307], DATA[51][291], DATA[51][275], DATA[51][259], DATA[51][227], DATA[51][211], DATA[51][195], DATA[51][179], DATA[51][139], DATA[51][123], DATA[51][107], DATA[51][91], DATA[51][59], DATA[51][43], DATA[51][27], DATA[51][11], DATA[51][312], DATA[51][296], DATA[51][280], DATA[51][264], DATA[51][232], DATA[51][216], DATA[51][200], DATA[51][184], DATA[51][144], DATA[51][128], DATA[51][112], DATA[51][96], DATA[51][64], DATA[51][48], DATA[51][32], DATA[51][16], DATA[51][311], DATA[51][295], DATA[51][279], DATA[51][263], DATA[51][231], DATA[51][215], DATA[51][199], DATA[51][183], DATA[51][143], DATA[51][127], DATA[51][111], DATA[51][95], DATA[51][63], DATA[51][47], DATA[51][31], DATA[51][15], DATA[51][313], DATA[51][297], DATA[51][281], DATA[51][265], DATA[51][233], DATA[51][217], DATA[51][201], DATA[51][185], DATA[51][145], DATA[51][129], DATA[51][113], DATA[51][97], DATA[51][65], DATA[51][49], DATA[51][33], DATA[51][17], DATA[51][310], DATA[51][294], DATA[51][278], DATA[51][262], DATA[51][230], DATA[51][214], DATA[51][198], DATA[51][182], DATA[51][142], DATA[51][126], DATA[51][110], DATA[51][94], DATA[51][62], DATA[51][46], DATA[51][30], DATA[51][14], DATA[51][314], DATA[51][298], DATA[51][282], DATA[51][266], DATA[51][234], DATA[51][218], DATA[51][202], DATA[51][186], DATA[51][146], DATA[51][130], DATA[51][114], DATA[51][98], DATA[51][66], DATA[51][50], DATA[51][34], DATA[51][18], DATA[51][309], DATA[51][293], DATA[51][277], DATA[51][261], DATA[51][229], DATA[51][213], DATA[51][197], DATA[51][181], DATA[51][141], DATA[51][125], DATA[51][109], DATA[51][93], DATA[51][61], DATA[51][45], DATA[51][29], DATA[51][13], DATA[51][315], DATA[51][299], DATA[51][283], DATA[51][267], DATA[51][235], DATA[51][219], DATA[51][203], DATA[51][187], DATA[51][147], DATA[51][131], DATA[51][115], DATA[51][99], DATA[51][67], DATA[51][51], DATA[51][35], DATA[51][19], DATA[51][308], DATA[51][292], DATA[51][276], DATA[51][260], DATA[51][228], DATA[51][212], DATA[51][196], DATA[51][180], DATA[51][140], DATA[51][124], DATA[51][108], DATA[51][92], DATA[51][60], DATA[51][44], DATA[51][28], DATA[51][12], DATA[50][319], DATA[50][303], DATA[50][287], DATA[50][271], DATA[50][239], DATA[50][223], DATA[50][207], DATA[50][191], DATA[50][151], DATA[50][135], DATA[50][119], DATA[50][103], DATA[50][71], DATA[50][55], DATA[50][39], DATA[50][23], DATA[50][304], DATA[50][288], DATA[50][272], DATA[50][256], DATA[50][224], DATA[50][208], DATA[50][192], DATA[50][176], DATA[50][136], DATA[50][120], DATA[50][104], DATA[50][88], DATA[50][56], DATA[50][40], DATA[50][24], DATA[50][8], DATA[50][318], DATA[50][302], DATA[50][286], DATA[50][270], DATA[50][238], DATA[50][222], DATA[50][206], DATA[50][190], DATA[50][150], DATA[50][134], DATA[50][118], DATA[50][102], DATA[50][70], DATA[50][54], DATA[50][38], DATA[50][22], DATA[50][305], DATA[50][289], DATA[50][273], DATA[50][257], DATA[50][225], DATA[50][209], DATA[50][193], DATA[50][177], DATA[50][137], DATA[50][121], DATA[50][105], DATA[50][89], DATA[50][57], DATA[50][41], DATA[50][25], DATA[50][9], DATA[50][317], DATA[50][301], DATA[50][285], DATA[50][269], DATA[50][237], DATA[50][221], DATA[50][205], DATA[50][189], DATA[50][149], DATA[50][133], DATA[50][117], DATA[50][101], DATA[50][69], DATA[50][53], DATA[50][37], DATA[50][21], DATA[50][306], DATA[50][290], DATA[50][274], DATA[50][258], DATA[50][226], DATA[50][210], DATA[50][194], DATA[50][178], DATA[50][138], DATA[50][122], DATA[50][106], DATA[50][90], DATA[50][58], DATA[50][42], DATA[50][26], DATA[50][10], DATA[50][316], DATA[50][300], DATA[50][284], DATA[50][268], DATA[50][236], DATA[50][220], DATA[50][204], DATA[50][188], DATA[50][148], DATA[50][132], DATA[50][116], DATA[50][100], DATA[50][68], DATA[50][52], DATA[50][36], DATA[50][20], DATA[50][307], DATA[50][291], DATA[50][275], DATA[50][259], DATA[50][227], DATA[50][211], DATA[50][195], DATA[50][179], DATA[50][139], DATA[50][123], DATA[50][107], DATA[50][91], DATA[50][59], DATA[50][43], DATA[50][27], DATA[50][11], DATA[50][312], DATA[50][296], DATA[50][280], DATA[50][264], DATA[50][232], DATA[50][216], DATA[50][200], DATA[50][184], DATA[50][144], DATA[50][128], DATA[50][112], DATA[50][96], DATA[50][64], DATA[50][48], DATA[50][32], DATA[50][16], DATA[50][311], DATA[50][295], DATA[50][279], DATA[50][263], DATA[50][231], DATA[50][215], DATA[50][199], DATA[50][183], DATA[50][143], DATA[50][127], DATA[50][111], DATA[50][95], DATA[50][63], DATA[50][47], DATA[50][31], DATA[50][15], DATA[50][313], DATA[50][297], DATA[50][281], DATA[50][265], DATA[50][233], DATA[50][217], DATA[50][201], DATA[50][185], DATA[50][145], DATA[50][129], DATA[50][113], DATA[50][97], DATA[50][65], DATA[50][49], DATA[50][33], DATA[50][17], DATA[50][310], DATA[50][294], DATA[50][278], DATA[50][262], DATA[50][230], DATA[50][214], DATA[50][198], DATA[50][182], DATA[50][142], DATA[50][126], DATA[50][110], DATA[50][94], DATA[50][62], DATA[50][46], DATA[50][30], DATA[50][14], DATA[50][314], DATA[50][298], DATA[50][282], DATA[50][266], DATA[50][234], DATA[50][218], DATA[50][202], DATA[50][186], DATA[50][146], DATA[50][130], DATA[50][114], DATA[50][98], DATA[50][66], DATA[50][50], DATA[50][34], DATA[50][18], DATA[50][309], DATA[50][293], DATA[50][277], DATA[50][261], DATA[50][229], DATA[50][213], DATA[50][197], DATA[50][181], DATA[50][141], DATA[50][125], DATA[50][109], DATA[50][93], DATA[50][61], DATA[50][45], DATA[50][29], DATA[50][13], DATA[50][315], DATA[50][299], DATA[50][283], DATA[50][267], DATA[50][235], DATA[50][219], DATA[50][203], DATA[50][187], DATA[50][147], DATA[50][131], DATA[50][115], DATA[50][99], DATA[50][67], DATA[50][51], DATA[50][35], DATA[50][19], DATA[50][308], DATA[50][292], DATA[50][276], DATA[50][260], DATA[50][228], DATA[50][212], DATA[50][196], DATA[50][180], DATA[50][140], DATA[50][124], DATA[50][108], DATA[50][92], DATA[50][60], DATA[50][44], DATA[50][28], DATA[50][12], DATA[49][319], DATA[49][303], DATA[49][287], DATA[49][271], DATA[49][239], DATA[49][223], DATA[49][207], DATA[49][191], DATA[49][151], DATA[49][135], DATA[49][119], DATA[49][103], DATA[49][71], DATA[49][55], DATA[49][39], DATA[49][23], DATA[49][304], DATA[49][288], DATA[49][272], DATA[49][256], DATA[49][224], DATA[49][208], DATA[49][192], DATA[49][176], DATA[49][136], DATA[49][120], DATA[49][104], DATA[49][88], DATA[49][56], DATA[49][40], DATA[49][24], DATA[49][8], DATA[49][318], DATA[49][302], DATA[49][286], DATA[49][270], DATA[49][238], DATA[49][222], DATA[49][206], DATA[49][190], DATA[49][150], DATA[49][134], DATA[49][118], DATA[49][102], DATA[49][70], DATA[49][54], DATA[49][38], DATA[49][22], DATA[49][305], DATA[49][289], DATA[49][273], DATA[49][257], DATA[49][225], DATA[49][209], DATA[49][193], DATA[49][177], DATA[49][137], DATA[49][121], DATA[49][105], DATA[49][89], DATA[49][57], DATA[49][41], DATA[49][25], DATA[49][9], DATA[49][317], DATA[49][301], DATA[49][285], DATA[49][269], DATA[49][237], DATA[49][221], DATA[49][205], DATA[49][189], DATA[49][149], DATA[49][133], DATA[49][117], DATA[49][101], DATA[49][69], DATA[49][53], DATA[49][37], DATA[49][21], DATA[49][306], DATA[49][290], DATA[49][274], DATA[49][258], DATA[49][226], DATA[49][210], DATA[49][194], DATA[49][178], DATA[49][138], DATA[49][122], DATA[49][106], DATA[49][90], DATA[49][58], DATA[49][42], DATA[49][26], DATA[49][10], DATA[49][316], DATA[49][300], DATA[49][284], DATA[49][268], DATA[49][236], DATA[49][220], DATA[49][204], DATA[49][188], DATA[49][148], DATA[49][132], DATA[49][116], DATA[49][100], DATA[49][68], DATA[49][52], DATA[49][36], DATA[49][20], DATA[49][307], DATA[49][291], DATA[49][275], DATA[49][259], DATA[49][227], DATA[49][211], DATA[49][195], DATA[49][179], DATA[49][139], DATA[49][123], DATA[49][107], DATA[49][91], DATA[49][59], DATA[49][43], DATA[49][27], DATA[49][11], DATA[49][312], DATA[49][296], DATA[49][280], DATA[49][264], DATA[49][232], DATA[49][216], DATA[49][200], DATA[49][184], DATA[49][144], DATA[49][128], DATA[49][112], DATA[49][96], DATA[49][64], DATA[49][48], DATA[49][32], DATA[49][16], DATA[49][311], DATA[49][295], DATA[49][279], DATA[49][263], DATA[49][231], DATA[49][215], DATA[49][199], DATA[49][183], DATA[49][143], DATA[49][127], DATA[49][111], DATA[49][95], DATA[49][63], DATA[49][47], DATA[49][31], DATA[49][15], DATA[49][313], DATA[49][297], DATA[49][281], DATA[49][265], DATA[49][233], DATA[49][217], DATA[49][201], DATA[49][185], DATA[49][145], DATA[49][129], DATA[49][113], DATA[49][97], DATA[49][65], DATA[49][49], DATA[49][33], DATA[49][17], DATA[49][310], DATA[49][294], DATA[49][278], DATA[49][262], DATA[49][230], DATA[49][214], DATA[49][198], DATA[49][182], DATA[49][142], DATA[49][126], DATA[49][110], DATA[49][94], DATA[49][62], DATA[49][46], DATA[49][30], DATA[49][14], DATA[49][314], DATA[49][298], DATA[49][282], DATA[49][266], DATA[49][234], DATA[49][218], DATA[49][202], DATA[49][186], DATA[49][146], DATA[49][130], DATA[49][114], DATA[49][98], DATA[49][66], DATA[49][50], DATA[49][34], DATA[49][18], DATA[49][309], DATA[49][293], DATA[49][277], DATA[49][261], DATA[49][229], DATA[49][213], DATA[49][197], DATA[49][181], DATA[49][141], DATA[49][125], DATA[49][109], DATA[49][93], DATA[49][61], DATA[49][45], DATA[49][29], DATA[49][13], DATA[49][315], DATA[49][299], DATA[49][283], DATA[49][267], DATA[49][235], DATA[49][219], DATA[49][203], DATA[49][187], DATA[49][147], DATA[49][131], DATA[49][115], DATA[49][99], DATA[49][67], DATA[49][51], DATA[49][35], DATA[49][19], DATA[49][308], DATA[49][292], DATA[49][276], DATA[49][260], DATA[49][228], DATA[49][212], DATA[49][196], DATA[49][180], DATA[49][140], DATA[49][124], DATA[49][108], DATA[49][92], DATA[49][60], DATA[49][44], DATA[49][28], DATA[49][12], DATA[48][319], DATA[48][303], DATA[48][287], DATA[48][271], DATA[48][239], DATA[48][223], DATA[48][207], DATA[48][191], DATA[48][151], DATA[48][135], DATA[48][119], DATA[48][103], DATA[48][71], DATA[48][55], DATA[48][39], DATA[48][23], DATA[48][304], DATA[48][288], DATA[48][272], DATA[48][256], DATA[48][224], DATA[48][208], DATA[48][192], DATA[48][176], DATA[48][136], DATA[48][120], DATA[48][104], DATA[48][88], DATA[48][56], DATA[48][40], DATA[48][24], DATA[48][8], DATA[48][318], DATA[48][302], DATA[48][286], DATA[48][270], DATA[48][238], DATA[48][222], DATA[48][206], DATA[48][190], DATA[48][150], DATA[48][134], DATA[48][118], DATA[48][102], DATA[48][70], DATA[48][54], DATA[48][38], DATA[48][22], DATA[48][305], DATA[48][289], DATA[48][273], DATA[48][257], DATA[48][225], DATA[48][209], DATA[48][193], DATA[48][177], DATA[48][137], DATA[48][121], DATA[48][105], DATA[48][89], DATA[48][57], DATA[48][41], DATA[48][25], DATA[48][9], DATA[48][317], DATA[48][301], DATA[48][285], DATA[48][269], DATA[48][237], DATA[48][221], DATA[48][205], DATA[48][189], DATA[48][149], DATA[48][133], DATA[48][117], DATA[48][101], DATA[48][69], DATA[48][53], DATA[48][37], DATA[48][21], DATA[48][306], DATA[48][290], DATA[48][274], DATA[48][258], DATA[48][226], DATA[48][210], DATA[48][194], DATA[48][178], DATA[48][138], DATA[48][122], DATA[48][106], DATA[48][90], DATA[48][58], DATA[48][42], DATA[48][26], DATA[48][10], DATA[48][316], DATA[48][300], DATA[48][284], DATA[48][268], DATA[48][236], DATA[48][220], DATA[48][204], DATA[48][188], DATA[48][148], DATA[48][132], DATA[48][116], DATA[48][100], DATA[48][68], DATA[48][52], DATA[48][36], DATA[48][20], DATA[48][307], DATA[48][291], DATA[48][275], DATA[48][259], DATA[48][227], DATA[48][211], DATA[48][195], DATA[48][179], DATA[48][139], DATA[48][123], DATA[48][107], DATA[48][91], DATA[48][59], DATA[48][43], DATA[48][27], DATA[48][11], DATA[48][312], DATA[48][296], DATA[48][280], DATA[48][264], DATA[48][232], DATA[48][216], DATA[48][200], DATA[48][184], DATA[48][144], DATA[48][128], DATA[48][112], DATA[48][96], DATA[48][64], DATA[48][48], DATA[48][32], DATA[48][16], DATA[48][311], DATA[48][295], DATA[48][279], DATA[48][263], DATA[48][231], DATA[48][215], DATA[48][199], DATA[48][183], DATA[48][143], DATA[48][127], DATA[48][111], DATA[48][95], DATA[48][63], DATA[48][47], DATA[48][31], DATA[48][15], DATA[48][313], DATA[48][297], DATA[48][281], DATA[48][265], DATA[48][233], DATA[48][217], DATA[48][201], DATA[48][185], DATA[48][145], DATA[48][129], DATA[48][113], DATA[48][97], DATA[48][65], DATA[48][49], DATA[48][33], DATA[48][17], DATA[48][310], DATA[48][294], DATA[48][278], DATA[48][262], DATA[48][230], DATA[48][214], DATA[48][198], DATA[48][182], DATA[48][142], DATA[48][126], DATA[48][110], DATA[48][94], DATA[48][62], DATA[48][46], DATA[48][30], DATA[48][14], DATA[48][314], DATA[48][298], DATA[48][282], DATA[48][266], DATA[48][234], DATA[48][218], DATA[48][202], DATA[48][186], DATA[48][146], DATA[48][130], DATA[48][114], DATA[48][98], DATA[48][66], DATA[48][50], DATA[48][34], DATA[48][18], DATA[48][309], DATA[48][293], DATA[48][277], DATA[48][261], DATA[48][229], DATA[48][213], DATA[48][197], DATA[48][181], DATA[48][141], DATA[48][125], DATA[48][109], DATA[48][93], DATA[48][61], DATA[48][45], DATA[48][29], DATA[48][13], DATA[48][315], DATA[48][299], DATA[48][283], DATA[48][267], DATA[48][235], DATA[48][219], DATA[48][203], DATA[48][187], DATA[48][147], DATA[48][131], DATA[48][115], DATA[48][99], DATA[48][67], DATA[48][51], DATA[48][35], DATA[48][19], DATA[48][308], DATA[48][292], DATA[48][276], DATA[48][260], DATA[48][228], DATA[48][212], DATA[48][196], DATA[48][180], DATA[48][140], DATA[48][124], DATA[48][108], DATA[48][92], DATA[48][60], DATA[48][44], DATA[48][28], DATA[48][12], DATA[47][319], DATA[47][303], DATA[47][287], DATA[47][271], DATA[47][239], DATA[47][223], DATA[47][207], DATA[47][191], DATA[47][151], DATA[47][135], DATA[47][119], DATA[47][103], DATA[47][71], DATA[47][55], DATA[47][39], DATA[47][23], DATA[47][304], DATA[47][288], DATA[47][272], DATA[47][256], DATA[47][224], DATA[47][208], DATA[47][192], DATA[47][176], DATA[47][136], DATA[47][120], DATA[47][104], DATA[47][88], DATA[47][56], DATA[47][40], DATA[47][24], DATA[47][8], DATA[47][318], DATA[47][302], DATA[47][286], DATA[47][270], DATA[47][238], DATA[47][222], DATA[47][206], DATA[47][190], DATA[47][150], DATA[47][134], DATA[47][118], DATA[47][102], DATA[47][70], DATA[47][54], DATA[47][38], DATA[47][22], DATA[47][305], DATA[47][289], DATA[47][273], DATA[47][257], DATA[47][225], DATA[47][209], DATA[47][193], DATA[47][177], DATA[47][137], DATA[47][121], DATA[47][105], DATA[47][89], DATA[47][57], DATA[47][41], DATA[47][25], DATA[47][9], DATA[47][317], DATA[47][301], DATA[47][285], DATA[47][269], DATA[47][237], DATA[47][221], DATA[47][205], DATA[47][189], DATA[47][149], DATA[47][133], DATA[47][117], DATA[47][101], DATA[47][69], DATA[47][53], DATA[47][37], DATA[47][21], DATA[47][306], DATA[47][290], DATA[47][274], DATA[47][258], DATA[47][226], DATA[47][210], DATA[47][194], DATA[47][178], DATA[47][138], DATA[47][122], DATA[47][106], DATA[47][90], DATA[47][58], DATA[47][42], DATA[47][26], DATA[47][10], DATA[47][316], DATA[47][300], DATA[47][284], DATA[47][268], DATA[47][236], DATA[47][220], DATA[47][204], DATA[47][188], DATA[47][148], DATA[47][132], DATA[47][116], DATA[47][100], DATA[47][68], DATA[47][52], DATA[47][36], DATA[47][20], DATA[47][307], DATA[47][291], DATA[47][275], DATA[47][259], DATA[47][227], DATA[47][211], DATA[47][195], DATA[47][179], DATA[47][139], DATA[47][123], DATA[47][107], DATA[47][91], DATA[47][59], DATA[47][43], DATA[47][27], DATA[47][11], DATA[47][312], DATA[47][296], DATA[47][280], DATA[47][264], DATA[47][232], DATA[47][216], DATA[47][200], DATA[47][184], DATA[47][144], DATA[47][128], DATA[47][112], DATA[47][96], DATA[47][64], DATA[47][48], DATA[47][32], DATA[47][16], DATA[47][311], DATA[47][295], DATA[47][279], DATA[47][263], DATA[47][231], DATA[47][215], DATA[47][199], DATA[47][183], DATA[47][143], DATA[47][127], DATA[47][111], DATA[47][95], DATA[47][63], DATA[47][47], DATA[47][31], DATA[47][15], DATA[47][313], DATA[47][297], DATA[47][281], DATA[47][265], DATA[47][233], DATA[47][217], DATA[47][201], DATA[47][185], DATA[47][145], DATA[47][129], DATA[47][113], DATA[47][97], DATA[47][65], DATA[47][49], DATA[47][33], DATA[47][17], DATA[47][310], DATA[47][294], DATA[47][278], DATA[47][262], DATA[47][230], DATA[47][214], DATA[47][198], DATA[47][182], DATA[47][142], DATA[47][126], DATA[47][110], DATA[47][94], DATA[47][62], DATA[47][46], DATA[47][30], DATA[47][14], DATA[47][314], DATA[47][298], DATA[47][282], DATA[47][266], DATA[47][234], DATA[47][218], DATA[47][202], DATA[47][186], DATA[47][146], DATA[47][130], DATA[47][114], DATA[47][98], DATA[47][66], DATA[47][50], DATA[47][34], DATA[47][18], DATA[47][309], DATA[47][293], DATA[47][277], DATA[47][261], DATA[47][229], DATA[47][213], DATA[47][197], DATA[47][181], DATA[47][141], DATA[47][125], DATA[47][109], DATA[47][93], DATA[47][61], DATA[47][45], DATA[47][29], DATA[47][13], DATA[47][315], DATA[47][299], DATA[47][283], DATA[47][267], DATA[47][235], DATA[47][219], DATA[47][203], DATA[47][187], DATA[47][147], DATA[47][131], DATA[47][115], DATA[47][99], DATA[47][67], DATA[47][51], DATA[47][35], DATA[47][19], DATA[47][308], DATA[47][292], DATA[47][276], DATA[47][260], DATA[47][228], DATA[47][212], DATA[47][196], DATA[47][180], DATA[47][140], DATA[47][124], DATA[47][108], DATA[47][92], DATA[47][60], DATA[47][44], DATA[47][28], DATA[47][12], DATA[46][319], DATA[46][303], DATA[46][287], DATA[46][271], DATA[46][239], DATA[46][223], DATA[46][207], DATA[46][191], DATA[46][151], DATA[46][135], DATA[46][119], DATA[46][103], DATA[46][71], DATA[46][55], DATA[46][39], DATA[46][23], DATA[46][304], DATA[46][288], DATA[46][272], DATA[46][256], DATA[46][224], DATA[46][208], DATA[46][192], DATA[46][176], DATA[46][136], DATA[46][120], DATA[46][104], DATA[46][88], DATA[46][56], DATA[46][40], DATA[46][24], DATA[46][8], DATA[46][318], DATA[46][302], DATA[46][286], DATA[46][270], DATA[46][238], DATA[46][222], DATA[46][206], DATA[46][190], DATA[46][150], DATA[46][134], DATA[46][118], DATA[46][102], DATA[46][70], DATA[46][54], DATA[46][38], DATA[46][22], DATA[46][305], DATA[46][289], DATA[46][273], DATA[46][257], DATA[46][225], DATA[46][209], DATA[46][193], DATA[46][177], DATA[46][137], DATA[46][121], DATA[46][105], DATA[46][89], DATA[46][57], DATA[46][41], DATA[46][25], DATA[46][9], DATA[46][317], DATA[46][301], DATA[46][285], DATA[46][269], DATA[46][237], DATA[46][221], DATA[46][205], DATA[46][189], DATA[46][149], DATA[46][133], DATA[46][117], DATA[46][101], DATA[46][69], DATA[46][53], DATA[46][37], DATA[46][21], DATA[46][306], DATA[46][290], DATA[46][274], DATA[46][258], DATA[46][226], DATA[46][210], DATA[46][194], DATA[46][178], DATA[46][138], DATA[46][122], DATA[46][106], DATA[46][90], DATA[46][58], DATA[46][42], DATA[46][26], DATA[46][10], DATA[46][316], DATA[46][300], DATA[46][284], DATA[46][268], DATA[46][236], DATA[46][220], DATA[46][204], DATA[46][188], DATA[46][148], DATA[46][132], DATA[46][116], DATA[46][100], DATA[46][68], DATA[46][52], DATA[46][36], DATA[46][20], DATA[46][307], DATA[46][291], DATA[46][275], DATA[46][259], DATA[46][227], DATA[46][211], DATA[46][195], DATA[46][179], DATA[46][139], DATA[46][123], DATA[46][107], DATA[46][91], DATA[46][59], DATA[46][43], DATA[46][27], DATA[46][11], DATA[46][312], DATA[46][296], DATA[46][280], DATA[46][264], DATA[46][232], DATA[46][216], DATA[46][200], DATA[46][184], DATA[46][144], DATA[46][128], DATA[46][112], DATA[46][96], DATA[46][64], DATA[46][48], DATA[46][32], DATA[46][16], DATA[46][311], DATA[46][295], DATA[46][279], DATA[46][263], DATA[46][231], DATA[46][215], DATA[46][199], DATA[46][183], DATA[46][143], DATA[46][127], DATA[46][111], DATA[46][95], DATA[46][63], DATA[46][47], DATA[46][31], DATA[46][15], DATA[46][313], DATA[46][297], DATA[46][281], DATA[46][265], DATA[46][233], DATA[46][217], DATA[46][201], DATA[46][185], DATA[46][145], DATA[46][129], DATA[46][113], DATA[46][97], DATA[46][65], DATA[46][49], DATA[46][33], DATA[46][17], DATA[46][310], DATA[46][294], DATA[46][278], DATA[46][262], DATA[46][230], DATA[46][214], DATA[46][198], DATA[46][182], DATA[46][142], DATA[46][126], DATA[46][110], DATA[46][94], DATA[46][62], DATA[46][46], DATA[46][30], DATA[46][14], DATA[46][314], DATA[46][298], DATA[46][282], DATA[46][266], DATA[46][234], DATA[46][218], DATA[46][202], DATA[46][186], DATA[46][146], DATA[46][130], DATA[46][114], DATA[46][98], DATA[46][66], DATA[46][50], DATA[46][34], DATA[46][18], DATA[46][309], DATA[46][293], DATA[46][277], DATA[46][261], DATA[46][229], DATA[46][213], DATA[46][197], DATA[46][181], DATA[46][141], DATA[46][125], DATA[46][109], DATA[46][93], DATA[46][61], DATA[46][45], DATA[46][29], DATA[46][13], DATA[46][315], DATA[46][299], DATA[46][283], DATA[46][267], DATA[46][235], DATA[46][219], DATA[46][203], DATA[46][187], DATA[46][147], DATA[46][131], DATA[46][115], DATA[46][99], DATA[46][67], DATA[46][51], DATA[46][35], DATA[46][19], DATA[46][308], DATA[46][292], DATA[46][276], DATA[46][260], DATA[46][228], DATA[46][212], DATA[46][196], DATA[46][180], DATA[46][140], DATA[46][124], DATA[46][108], DATA[46][92], DATA[46][60], DATA[46][44], DATA[46][28], DATA[46][12], DATA[45][319], DATA[45][303], DATA[45][287], DATA[45][271], DATA[45][239], DATA[45][223], DATA[45][207], DATA[45][191], DATA[45][151], DATA[45][135], DATA[45][119], DATA[45][103], DATA[45][71], DATA[45][55], DATA[45][39], DATA[45][23], DATA[45][304], DATA[45][288], DATA[45][272], DATA[45][256], DATA[45][224], DATA[45][208], DATA[45][192], DATA[45][176], DATA[45][136], DATA[45][120], DATA[45][104], DATA[45][88], DATA[45][56], DATA[45][40], DATA[45][24], DATA[45][8], DATA[45][318], DATA[45][302], DATA[45][286], DATA[45][270], DATA[45][238], DATA[45][222], DATA[45][206], DATA[45][190], DATA[45][150], DATA[45][134], DATA[45][118], DATA[45][102], DATA[45][70], DATA[45][54], DATA[45][38], DATA[45][22], DATA[45][305], DATA[45][289], DATA[45][273], DATA[45][257], DATA[45][225], DATA[45][209], DATA[45][193], DATA[45][177], DATA[45][137], DATA[45][121], DATA[45][105], DATA[45][89], DATA[45][57], DATA[45][41], DATA[45][25], DATA[45][9], DATA[45][317], DATA[45][301], DATA[45][285], DATA[45][269], DATA[45][237], DATA[45][221], DATA[45][205], DATA[45][189], DATA[45][149], DATA[45][133], DATA[45][117], DATA[45][101], DATA[45][69], DATA[45][53], DATA[45][37], DATA[45][21], DATA[45][306], DATA[45][290], DATA[45][274], DATA[45][258], DATA[45][226], DATA[45][210], DATA[45][194], DATA[45][178], DATA[45][138], DATA[45][122], DATA[45][106], DATA[45][90], DATA[45][58], DATA[45][42], DATA[45][26], DATA[45][10], DATA[45][316], DATA[45][300], DATA[45][284], DATA[45][268], DATA[45][236], DATA[45][220], DATA[45][204], DATA[45][188], DATA[45][148], DATA[45][132], DATA[45][116], DATA[45][100], DATA[45][68], DATA[45][52], DATA[45][36], DATA[45][20], DATA[45][307], DATA[45][291], DATA[45][275], DATA[45][259], DATA[45][227], DATA[45][211], DATA[45][195], DATA[45][179], DATA[45][139], DATA[45][123], DATA[45][107], DATA[45][91], DATA[45][59], DATA[45][43], DATA[45][27], DATA[45][11], DATA[45][312], DATA[45][296], DATA[45][280], DATA[45][264], DATA[45][232], DATA[45][216], DATA[45][200], DATA[45][184], DATA[45][144], DATA[45][128], DATA[45][112], DATA[45][96], DATA[45][64], DATA[45][48], DATA[45][32], DATA[45][16], DATA[45][311], DATA[45][295], DATA[45][279], DATA[45][263], DATA[45][231], DATA[45][215], DATA[45][199], DATA[45][183], DATA[45][143], DATA[45][127], DATA[45][111], DATA[45][95], DATA[45][63], DATA[45][47], DATA[45][31], DATA[45][15], DATA[45][313], DATA[45][297], DATA[45][281], DATA[45][265], DATA[45][233], DATA[45][217], DATA[45][201], DATA[45][185], DATA[45][145], DATA[45][129], DATA[45][113], DATA[45][97], DATA[45][65], DATA[45][49], DATA[45][33], DATA[45][17], DATA[45][310], DATA[45][294], DATA[45][278], DATA[45][262], DATA[45][230], DATA[45][214], DATA[45][198], DATA[45][182], DATA[45][142], DATA[45][126], DATA[45][110], DATA[45][94], DATA[45][62], DATA[45][46], DATA[45][30], DATA[45][14], DATA[45][314], DATA[45][298], DATA[45][282], DATA[45][266], DATA[45][234], DATA[45][218], DATA[45][202], DATA[45][186], DATA[45][146], DATA[45][130], DATA[45][114], DATA[45][98], DATA[45][66], DATA[45][50], DATA[45][34], DATA[45][18], DATA[45][309], DATA[45][293], DATA[45][277], DATA[45][261], DATA[45][229], DATA[45][213], DATA[45][197], DATA[45][181], DATA[45][141], DATA[45][125], DATA[45][109], DATA[45][93], DATA[45][61], DATA[45][45], DATA[45][29], DATA[45][13], DATA[45][315], DATA[45][299], DATA[45][283], DATA[45][267], DATA[45][235], DATA[45][219], DATA[45][203], DATA[45][187], DATA[45][147], DATA[45][131], DATA[45][115], DATA[45][99], DATA[45][67], DATA[45][51], DATA[45][35], DATA[45][19], DATA[45][308], DATA[45][292], DATA[45][276], DATA[45][260], DATA[45][228], DATA[45][212], DATA[45][196], DATA[45][180], DATA[45][140], DATA[45][124], DATA[45][108], DATA[45][92], DATA[45][60], DATA[45][44], DATA[45][28], DATA[45][12], DATA[44][319], DATA[44][303], DATA[44][287], DATA[44][271], DATA[44][239], DATA[44][223], DATA[44][207], DATA[44][191], DATA[44][151], DATA[44][135], DATA[44][119], DATA[44][103], DATA[44][71], DATA[44][55], DATA[44][39], DATA[44][23], DATA[44][304], DATA[44][288], DATA[44][272], DATA[44][256], DATA[44][224], DATA[44][208], DATA[44][192], DATA[44][176], DATA[44][136], DATA[44][120], DATA[44][104], DATA[44][88], DATA[44][56], DATA[44][40], DATA[44][24], DATA[44][8], DATA[44][318], DATA[44][302], DATA[44][286], DATA[44][270], DATA[44][238], DATA[44][222], DATA[44][206], DATA[44][190], DATA[44][150], DATA[44][134], DATA[44][118], DATA[44][102], DATA[44][70], DATA[44][54], DATA[44][38], DATA[44][22], DATA[44][305], DATA[44][289], DATA[44][273], DATA[44][257], DATA[44][225], DATA[44][209], DATA[44][193], DATA[44][177], DATA[44][137], DATA[44][121], DATA[44][105], DATA[44][89], DATA[44][57], DATA[44][41], DATA[44][25], DATA[44][9], DATA[44][317], DATA[44][301], DATA[44][285], DATA[44][269], DATA[44][237], DATA[44][221], DATA[44][205], DATA[44][189], DATA[44][149], DATA[44][133], DATA[44][117], DATA[44][101], DATA[44][69], DATA[44][53], DATA[44][37], DATA[44][21], DATA[44][306], DATA[44][290], DATA[44][274], DATA[44][258], DATA[44][226], DATA[44][210], DATA[44][194], DATA[44][178], DATA[44][138], DATA[44][122], DATA[44][106], DATA[44][90], DATA[44][58], DATA[44][42], DATA[44][26], DATA[44][10], DATA[44][316], DATA[44][300], DATA[44][284], DATA[44][268], DATA[44][236], DATA[44][220], DATA[44][204], DATA[44][188], DATA[44][148], DATA[44][132], DATA[44][116], DATA[44][100], DATA[44][68], DATA[44][52], DATA[44][36], DATA[44][20], DATA[44][307], DATA[44][291], DATA[44][275], DATA[44][259], DATA[44][227], DATA[44][211], DATA[44][195], DATA[44][179], DATA[44][139], DATA[44][123], DATA[44][107], DATA[44][91], DATA[44][59], DATA[44][43], DATA[44][27], DATA[44][11], DATA[44][312], DATA[44][296], DATA[44][280], DATA[44][264], DATA[44][232], DATA[44][216], DATA[44][200], DATA[44][184], DATA[44][144], DATA[44][128], DATA[44][112], DATA[44][96], DATA[44][64], DATA[44][48], DATA[44][32], DATA[44][16], DATA[44][311], DATA[44][295], DATA[44][279], DATA[44][263], DATA[44][231], DATA[44][215], DATA[44][199], DATA[44][183], DATA[44][143], DATA[44][127], DATA[44][111], DATA[44][95], DATA[44][63], DATA[44][47], DATA[44][31], DATA[44][15], DATA[44][313], DATA[44][297], DATA[44][281], DATA[44][265], DATA[44][233], DATA[44][217], DATA[44][201], DATA[44][185], DATA[44][145], DATA[44][129], DATA[44][113], DATA[44][97], DATA[44][65], DATA[44][49], DATA[44][33], DATA[44][17], DATA[44][310], DATA[44][294], DATA[44][278], DATA[44][262], DATA[44][230], DATA[44][214], DATA[44][198], DATA[44][182], DATA[44][142], DATA[44][126], DATA[44][110], DATA[44][94], DATA[44][62], DATA[44][46], DATA[44][30], DATA[44][14], DATA[44][314], DATA[44][298], DATA[44][282], DATA[44][266], DATA[44][234], DATA[44][218], DATA[44][202], DATA[44][186], DATA[44][146], DATA[44][130], DATA[44][114], DATA[44][98], DATA[44][66], DATA[44][50], DATA[44][34], DATA[44][18], DATA[44][309], DATA[44][293], DATA[44][277], DATA[44][261], DATA[44][229], DATA[44][213], DATA[44][197], DATA[44][181], DATA[44][141], DATA[44][125], DATA[44][109], DATA[44][93], DATA[44][61], DATA[44][45], DATA[44][29], DATA[44][13], DATA[44][315], DATA[44][299], DATA[44][283], DATA[44][267], DATA[44][235], DATA[44][219], DATA[44][203], DATA[44][187], DATA[44][147], DATA[44][131], DATA[44][115], DATA[44][99], DATA[44][67], DATA[44][51], DATA[44][35], DATA[44][19], DATA[44][308], DATA[44][292], DATA[44][276], DATA[44][260], DATA[44][228], DATA[44][212], DATA[44][196], DATA[44][180], DATA[44][140], DATA[44][124], DATA[44][108], DATA[44][92], DATA[44][60], DATA[44][44], DATA[44][28], DATA[44][12], DATA[43][319], DATA[43][303], DATA[43][287], DATA[43][271], DATA[43][239], DATA[43][223], DATA[43][207], DATA[43][191], DATA[43][151], DATA[43][135], DATA[43][119], DATA[43][103], DATA[43][71], DATA[43][55], DATA[43][39], DATA[43][23], DATA[43][304], DATA[43][288], DATA[43][272], DATA[43][256], DATA[43][224], DATA[43][208], DATA[43][192], DATA[43][176], DATA[43][136], DATA[43][120], DATA[43][104], DATA[43][88], DATA[43][56], DATA[43][40], DATA[43][24], DATA[43][8], DATA[43][318], DATA[43][302], DATA[43][286], DATA[43][270], DATA[43][238], DATA[43][222], DATA[43][206], DATA[43][190], DATA[43][150], DATA[43][134], DATA[43][118], DATA[43][102], DATA[43][70], DATA[43][54], DATA[43][38], DATA[43][22], DATA[43][305], DATA[43][289], DATA[43][273], DATA[43][257], DATA[43][225], DATA[43][209], DATA[43][193], DATA[43][177], DATA[43][137], DATA[43][121], DATA[43][105], DATA[43][89], DATA[43][57], DATA[43][41], DATA[43][25], DATA[43][9], DATA[43][317], DATA[43][301], DATA[43][285], DATA[43][269], DATA[43][237], DATA[43][221], DATA[43][205], DATA[43][189], DATA[43][149], DATA[43][133], DATA[43][117], DATA[43][101], DATA[43][69], DATA[43][53], DATA[43][37], DATA[43][21], DATA[43][306], DATA[43][290], DATA[43][274], DATA[43][258], DATA[43][226], DATA[43][210], DATA[43][194], DATA[43][178], DATA[43][138], DATA[43][122], DATA[43][106], DATA[43][90], DATA[43][58], DATA[43][42], DATA[43][26], DATA[43][10], DATA[43][316], DATA[43][300], DATA[43][284], DATA[43][268], DATA[43][236], DATA[43][220], DATA[43][204], DATA[43][188], DATA[43][148], DATA[43][132], DATA[43][116], DATA[43][100], DATA[43][68], DATA[43][52], DATA[43][36], DATA[43][20], DATA[43][307], DATA[43][291], DATA[43][275], DATA[43][259], DATA[43][227], DATA[43][211], DATA[43][195], DATA[43][179], DATA[43][139], DATA[43][123], DATA[43][107], DATA[43][91], DATA[43][59], DATA[43][43], DATA[43][27], DATA[43][11], DATA[43][312], DATA[43][296], DATA[43][280], DATA[43][264], DATA[43][232], DATA[43][216], DATA[43][200], DATA[43][184], DATA[43][144], DATA[43][128], DATA[43][112], DATA[43][96], DATA[43][64], DATA[43][48], DATA[43][32], DATA[43][16], DATA[43][311], DATA[43][295], DATA[43][279], DATA[43][263], DATA[43][231], DATA[43][215], DATA[43][199], DATA[43][183], DATA[43][143], DATA[43][127], DATA[43][111], DATA[43][95], DATA[43][63], DATA[43][47], DATA[43][31], DATA[43][15], DATA[43][313], DATA[43][297], DATA[43][281], DATA[43][265], DATA[43][233], DATA[43][217], DATA[43][201], DATA[43][185], DATA[43][145], DATA[43][129], DATA[43][113], DATA[43][97], DATA[43][65], DATA[43][49], DATA[43][33], DATA[43][17], DATA[43][310], DATA[43][294], DATA[43][278], DATA[43][262], DATA[43][230], DATA[43][214], DATA[43][198], DATA[43][182], DATA[43][142], DATA[43][126], DATA[43][110], DATA[43][94], DATA[43][62], DATA[43][46], DATA[43][30], DATA[43][14], DATA[43][314], DATA[43][298], DATA[43][282], DATA[43][266], DATA[43][234], DATA[43][218], DATA[43][202], DATA[43][186], DATA[43][146], DATA[43][130], DATA[43][114], DATA[43][98], DATA[43][66], DATA[43][50], DATA[43][34], DATA[43][18], DATA[43][309], DATA[43][293], DATA[43][277], DATA[43][261], DATA[43][229], DATA[43][213], DATA[43][197], DATA[43][181], DATA[43][141], DATA[43][125], DATA[43][109], DATA[43][93], DATA[43][61], DATA[43][45], DATA[43][29], DATA[43][13], DATA[43][315], DATA[43][299], DATA[43][283], DATA[43][267], DATA[43][235], DATA[43][219], DATA[43][203], DATA[43][187], DATA[43][147], DATA[43][131], DATA[43][115], DATA[43][99], DATA[43][67], DATA[43][51], DATA[43][35], DATA[43][19], DATA[43][308], DATA[43][292], DATA[43][276], DATA[43][260], DATA[43][228], DATA[43][212], DATA[43][196], DATA[43][180], DATA[43][140], DATA[43][124], DATA[43][108], DATA[43][92], DATA[43][60], DATA[43][44], DATA[43][28], DATA[43][12], DATA[42][319], DATA[42][303], DATA[42][287], DATA[42][271], DATA[42][239], DATA[42][223], DATA[42][207], DATA[42][191], DATA[42][151], DATA[42][135], DATA[42][119], DATA[42][103], DATA[42][71], DATA[42][55], DATA[42][39], DATA[42][23], DATA[42][304], DATA[42][288], DATA[42][272], DATA[42][256], DATA[42][224], DATA[42][208], DATA[42][192], DATA[42][176], DATA[42][136], DATA[42][120], DATA[42][104], DATA[42][88], DATA[42][56], DATA[42][40], DATA[42][24], DATA[42][8], DATA[42][318], DATA[42][302], DATA[42][286], DATA[42][270], DATA[42][238], DATA[42][222], DATA[42][206], DATA[42][190], DATA[42][150], DATA[42][134], DATA[42][118], DATA[42][102], DATA[42][70], DATA[42][54], DATA[42][38], DATA[42][22], DATA[42][305], DATA[42][289], DATA[42][273], DATA[42][257], DATA[42][225], DATA[42][209], DATA[42][193], DATA[42][177], DATA[42][137], DATA[42][121], DATA[42][105], DATA[42][89], DATA[42][57], DATA[42][41], DATA[42][25], DATA[42][9], DATA[42][317], DATA[42][301], DATA[42][285], DATA[42][269], DATA[42][237], DATA[42][221], DATA[42][205], DATA[42][189], DATA[42][149], DATA[42][133], DATA[42][117], DATA[42][101], DATA[42][69], DATA[42][53], DATA[42][37], DATA[42][21], DATA[42][306], DATA[42][290], DATA[42][274], DATA[42][258], DATA[42][226], DATA[42][210], DATA[42][194], DATA[42][178], DATA[42][138], DATA[42][122], DATA[42][106], DATA[42][90], DATA[42][58], DATA[42][42], DATA[42][26], DATA[42][10], DATA[42][316], DATA[42][300], DATA[42][284], DATA[42][268], DATA[42][236], DATA[42][220], DATA[42][204], DATA[42][188], DATA[42][148], DATA[42][132], DATA[42][116], DATA[42][100], DATA[42][68], DATA[42][52], DATA[42][36], DATA[42][20], DATA[42][307], DATA[42][291], DATA[42][275], DATA[42][259], DATA[42][227], DATA[42][211], DATA[42][195], DATA[42][179], DATA[42][139], DATA[42][123], DATA[42][107], DATA[42][91], DATA[42][59], DATA[42][43], DATA[42][27], DATA[42][11], DATA[42][312], DATA[42][296], DATA[42][280], DATA[42][264], DATA[42][232], DATA[42][216], DATA[42][200], DATA[42][184], DATA[42][144], DATA[42][128], DATA[42][112], DATA[42][96], DATA[42][64], DATA[42][48], DATA[42][32], DATA[42][16], DATA[42][311], DATA[42][295], DATA[42][279], DATA[42][263], DATA[42][231], DATA[42][215], DATA[42][199], DATA[42][183], DATA[42][143], DATA[42][127], DATA[42][111], DATA[42][95], DATA[42][63], DATA[42][47], DATA[42][31], DATA[42][15], DATA[42][313], DATA[42][297], DATA[42][281], DATA[42][265], DATA[42][233], DATA[42][217], DATA[42][201], DATA[42][185], DATA[42][145], DATA[42][129], DATA[42][113], DATA[42][97], DATA[42][65], DATA[42][49], DATA[42][33], DATA[42][17], DATA[42][310], DATA[42][294], DATA[42][278], DATA[42][262], DATA[42][230], DATA[42][214], DATA[42][198], DATA[42][182], DATA[42][142], DATA[42][126], DATA[42][110], DATA[42][94], DATA[42][62], DATA[42][46], DATA[42][30], DATA[42][14], DATA[42][314], DATA[42][298], DATA[42][282], DATA[42][266], DATA[42][234], DATA[42][218], DATA[42][202], DATA[42][186], DATA[42][146], DATA[42][130], DATA[42][114], DATA[42][98], DATA[42][66], DATA[42][50], DATA[42][34], DATA[42][18], DATA[42][309], DATA[42][293], DATA[42][277], DATA[42][261], DATA[42][229], DATA[42][213], DATA[42][197], DATA[42][181], DATA[42][141], DATA[42][125], DATA[42][109], DATA[42][93], DATA[42][61], DATA[42][45], DATA[42][29], DATA[42][13], DATA[42][315], DATA[42][299], DATA[42][283], DATA[42][267], DATA[42][235], DATA[42][219], DATA[42][203], DATA[42][187], DATA[42][147], DATA[42][131], DATA[42][115], DATA[42][99], DATA[42][67], DATA[42][51], DATA[42][35], DATA[42][19], DATA[42][308], DATA[42][292], DATA[42][276], DATA[42][260], DATA[42][228], DATA[42][212], DATA[42][196], DATA[42][180], DATA[42][140], DATA[42][124], DATA[42][108], DATA[42][92], DATA[42][60], DATA[42][44], DATA[42][28], DATA[42][12], DATA[41][319], DATA[41][303], DATA[41][287], DATA[41][271], DATA[41][239], DATA[41][223], DATA[41][207], DATA[41][191], DATA[41][151], DATA[41][135], DATA[41][119], DATA[41][103], DATA[41][71], DATA[41][55], DATA[41][39], DATA[41][23], DATA[41][304], DATA[41][288], DATA[41][272], DATA[41][256], DATA[41][224], DATA[41][208], DATA[41][192], DATA[41][176], DATA[41][136], DATA[41][120], DATA[41][104], DATA[41][88], DATA[41][56], DATA[41][40], DATA[41][24], DATA[41][8], DATA[41][318], DATA[41][302], DATA[41][286], DATA[41][270], DATA[41][238], DATA[41][222], DATA[41][206], DATA[41][190], DATA[41][150], DATA[41][134], DATA[41][118], DATA[41][102], DATA[41][70], DATA[41][54], DATA[41][38], DATA[41][22], DATA[41][305], DATA[41][289], DATA[41][273], DATA[41][257], DATA[41][225], DATA[41][209], DATA[41][193], DATA[41][177], DATA[41][137], DATA[41][121], DATA[41][105], DATA[41][89], DATA[41][57], DATA[41][41], DATA[41][25], DATA[41][9], DATA[41][317], DATA[41][301], DATA[41][285], DATA[41][269], DATA[41][237], DATA[41][221], DATA[41][205], DATA[41][189], DATA[41][149], DATA[41][133], DATA[41][117], DATA[41][101], DATA[41][69], DATA[41][53], DATA[41][37], DATA[41][21], DATA[41][306], DATA[41][290], DATA[41][274], DATA[41][258], DATA[41][226], DATA[41][210], DATA[41][194], DATA[41][178], DATA[41][138], DATA[41][122], DATA[41][106], DATA[41][90], DATA[41][58], DATA[41][42], DATA[41][26], DATA[41][10], DATA[41][316], DATA[41][300], DATA[41][284], DATA[41][268], DATA[41][236], DATA[41][220], DATA[41][204], DATA[41][188], DATA[41][148], DATA[41][132], DATA[41][116], DATA[41][100], DATA[41][68], DATA[41][52], DATA[41][36], DATA[41][20], DATA[41][307], DATA[41][291], DATA[41][275], DATA[41][259], DATA[41][227], DATA[41][211], DATA[41][195], DATA[41][179], DATA[41][139], DATA[41][123], DATA[41][107], DATA[41][91], DATA[41][59], DATA[41][43], DATA[41][27], DATA[41][11], DATA[41][312], DATA[41][296], DATA[41][280], DATA[41][264], DATA[41][232], DATA[41][216], DATA[41][200], DATA[41][184], DATA[41][144], DATA[41][128], DATA[41][112], DATA[41][96], DATA[41][64], DATA[41][48], DATA[41][32], DATA[41][16], DATA[41][311], DATA[41][295], DATA[41][279], DATA[41][263], DATA[41][231], DATA[41][215], DATA[41][199], DATA[41][183], DATA[41][143], DATA[41][127], DATA[41][111], DATA[41][95], DATA[41][63], DATA[41][47], DATA[41][31], DATA[41][15], DATA[41][313], DATA[41][297], DATA[41][281], DATA[41][265], DATA[41][233], DATA[41][217], DATA[41][201], DATA[41][185], DATA[41][145], DATA[41][129], DATA[41][113], DATA[41][97], DATA[41][65], DATA[41][49], DATA[41][33], DATA[41][17], DATA[41][310], DATA[41][294], DATA[41][278], DATA[41][262], DATA[41][230], DATA[41][214], DATA[41][198], DATA[41][182], DATA[41][142], DATA[41][126], DATA[41][110], DATA[41][94], DATA[41][62], DATA[41][46], DATA[41][30], DATA[41][14], DATA[41][314], DATA[41][298], DATA[41][282], DATA[41][266], DATA[41][234], DATA[41][218], DATA[41][202], DATA[41][186], DATA[41][146], DATA[41][130], DATA[41][114], DATA[41][98], DATA[41][66], DATA[41][50], DATA[41][34], DATA[41][18], DATA[41][309], DATA[41][293], DATA[41][277], DATA[41][261], DATA[41][229], DATA[41][213], DATA[41][197], DATA[41][181], DATA[41][141], DATA[41][125], DATA[41][109], DATA[41][93], DATA[41][61], DATA[41][45], DATA[41][29], DATA[41][13], DATA[41][315], DATA[41][299], DATA[41][283], DATA[41][267], DATA[41][235], DATA[41][219], DATA[41][203], DATA[41][187], DATA[41][147], DATA[41][131], DATA[41][115], DATA[41][99], DATA[41][67], DATA[41][51], DATA[41][35], DATA[41][19], DATA[41][308], DATA[41][292], DATA[41][276], DATA[41][260], DATA[41][228], DATA[41][212], DATA[41][196], DATA[41][180], DATA[41][140], DATA[41][124], DATA[41][108], DATA[41][92], DATA[41][60], DATA[41][44], DATA[41][28], DATA[41][12], DATA[40][319], DATA[40][303], DATA[40][287], DATA[40][271], DATA[40][239], DATA[40][223], DATA[40][207], DATA[40][191], DATA[40][151], DATA[40][135], DATA[40][119], DATA[40][103], DATA[40][71], DATA[40][55], DATA[40][39], DATA[40][23], DATA[40][304], DATA[40][288], DATA[40][272], DATA[40][256], DATA[40][224], DATA[40][208], DATA[40][192], DATA[40][176], DATA[40][136], DATA[40][120], DATA[40][104], DATA[40][88], DATA[40][56], DATA[40][40], DATA[40][24], DATA[40][8], DATA[40][318], DATA[40][302], DATA[40][286], DATA[40][270], DATA[40][238], DATA[40][222], DATA[40][206], DATA[40][190], DATA[40][150], DATA[40][134], DATA[40][118], DATA[40][102], DATA[40][70], DATA[40][54], DATA[40][38], DATA[40][22], DATA[40][305], DATA[40][289], DATA[40][273], DATA[40][257], DATA[40][225], DATA[40][209], DATA[40][193], DATA[40][177], DATA[40][137], DATA[40][121], DATA[40][105], DATA[40][89], DATA[40][57], DATA[40][41], DATA[40][25], DATA[40][9], DATA[40][317], DATA[40][301], DATA[40][285], DATA[40][269], DATA[40][237], DATA[40][221], DATA[40][205], DATA[40][189], DATA[40][149], DATA[40][133], DATA[40][117], DATA[40][101], DATA[40][69], DATA[40][53], DATA[40][37], DATA[40][21], DATA[40][306], DATA[40][290], DATA[40][274], DATA[40][258], DATA[40][226], DATA[40][210], DATA[40][194], DATA[40][178], DATA[40][138], DATA[40][122], DATA[40][106], DATA[40][90], DATA[40][58], DATA[40][42], DATA[40][26], DATA[40][10], DATA[40][316], DATA[40][300], DATA[40][284], DATA[40][268], DATA[40][236], DATA[40][220], DATA[40][204], DATA[40][188], DATA[40][148], DATA[40][132], DATA[40][116], DATA[40][100], DATA[40][68], DATA[40][52], DATA[40][36], DATA[40][20], DATA[40][307], DATA[40][291], DATA[40][275], DATA[40][259], DATA[40][227], DATA[40][211], DATA[40][195], DATA[40][179], DATA[40][139], DATA[40][123], DATA[40][107], DATA[40][91], DATA[40][59], DATA[40][43], DATA[40][27], DATA[40][11], DATA[40][312], DATA[40][296], DATA[40][280], DATA[40][264], DATA[40][232], DATA[40][216], DATA[40][200], DATA[40][184], DATA[40][144], DATA[40][128], DATA[40][112], DATA[40][96], DATA[40][64], DATA[40][48], DATA[40][32], DATA[40][16], DATA[40][311], DATA[40][295], DATA[40][279], DATA[40][263], DATA[40][231], DATA[40][215], DATA[40][199], DATA[40][183], DATA[40][143], DATA[40][127], DATA[40][111], DATA[40][95], DATA[40][63], DATA[40][47], DATA[40][31], DATA[40][15], DATA[40][313], DATA[40][297], DATA[40][281], DATA[40][265], DATA[40][233], DATA[40][217], DATA[40][201], DATA[40][185], DATA[40][145], DATA[40][129], DATA[40][113], DATA[40][97], DATA[40][65], DATA[40][49], DATA[40][33], DATA[40][17], DATA[40][310], DATA[40][294], DATA[40][278], DATA[40][262], DATA[40][230], DATA[40][214], DATA[40][198], DATA[40][182], DATA[40][142], DATA[40][126], DATA[40][110], DATA[40][94], DATA[40][62], DATA[40][46], DATA[40][30], DATA[40][14], DATA[40][314], DATA[40][298], DATA[40][282], DATA[40][266], DATA[40][234], DATA[40][218], DATA[40][202], DATA[40][186], DATA[40][146], DATA[40][130], DATA[40][114], DATA[40][98], DATA[40][66], DATA[40][50], DATA[40][34], DATA[40][18], DATA[40][309], DATA[40][293], DATA[40][277], DATA[40][261], DATA[40][229], DATA[40][213], DATA[40][197], DATA[40][181], DATA[40][141], DATA[40][125], DATA[40][109], DATA[40][93], DATA[40][61], DATA[40][45], DATA[40][29], DATA[40][13], DATA[40][315], DATA[40][299], DATA[40][283], DATA[40][267], DATA[40][235], DATA[40][219], DATA[40][203], DATA[40][187], DATA[40][147], DATA[40][131], DATA[40][115], DATA[40][99], DATA[40][67], DATA[40][51], DATA[40][35], DATA[40][19], DATA[40][308], DATA[40][292], DATA[40][276], DATA[40][260], DATA[40][228], DATA[40][212], DATA[40][196], DATA[40][180], DATA[40][140], DATA[40][124], DATA[40][108], DATA[40][92], DATA[40][60], DATA[40][44], DATA[40][28], DATA[40][12], DATA[39][319], DATA[39][303], DATA[39][287], DATA[39][271], DATA[39][239], DATA[39][223], DATA[39][207], DATA[39][191], DATA[39][151], DATA[39][135], DATA[39][119], DATA[39][103], DATA[39][71], DATA[39][55], DATA[39][39], DATA[39][23], DATA[39][304], DATA[39][288], DATA[39][272], DATA[39][256], DATA[39][224], DATA[39][208], DATA[39][192], DATA[39][176], DATA[39][136], DATA[39][120], DATA[39][104], DATA[39][88], DATA[39][56], DATA[39][40], DATA[39][24], DATA[39][8], DATA[39][318], DATA[39][302], DATA[39][286], DATA[39][270], DATA[39][238], DATA[39][222], DATA[39][206], DATA[39][190], DATA[39][150], DATA[39][134], DATA[39][118], DATA[39][102], DATA[39][70], DATA[39][54], DATA[39][38], DATA[39][22], DATA[39][305], DATA[39][289], DATA[39][273], DATA[39][257], DATA[39][225], DATA[39][209], DATA[39][193], DATA[39][177], DATA[39][137], DATA[39][121], DATA[39][105], DATA[39][89], DATA[39][57], DATA[39][41], DATA[39][25], DATA[39][9], DATA[39][317], DATA[39][301], DATA[39][285], DATA[39][269], DATA[39][237], DATA[39][221], DATA[39][205], DATA[39][189], DATA[39][149], DATA[39][133], DATA[39][117], DATA[39][101], DATA[39][69], DATA[39][53], DATA[39][37], DATA[39][21], DATA[39][306], DATA[39][290], DATA[39][274], DATA[39][258], DATA[39][226], DATA[39][210], DATA[39][194], DATA[39][178], DATA[39][138], DATA[39][122], DATA[39][106], DATA[39][90], DATA[39][58], DATA[39][42], DATA[39][26], DATA[39][10], DATA[39][316], DATA[39][300], DATA[39][284], DATA[39][268], DATA[39][236], DATA[39][220], DATA[39][204], DATA[39][188], DATA[39][148], DATA[39][132], DATA[39][116], DATA[39][100], DATA[39][68], DATA[39][52], DATA[39][36], DATA[39][20], DATA[39][307], DATA[39][291], DATA[39][275], DATA[39][259], DATA[39][227], DATA[39][211], DATA[39][195], DATA[39][179], DATA[39][139], DATA[39][123], DATA[39][107], DATA[39][91], DATA[39][59], DATA[39][43], DATA[39][27], DATA[39][11], DATA[39][312], DATA[39][296], DATA[39][280], DATA[39][264], DATA[39][232], DATA[39][216], DATA[39][200], DATA[39][184], DATA[39][144], DATA[39][128], DATA[39][112], DATA[39][96], DATA[39][64], DATA[39][48], DATA[39][32], DATA[39][16], DATA[39][311], DATA[39][295], DATA[39][279], DATA[39][263], DATA[39][231], DATA[39][215], DATA[39][199], DATA[39][183], DATA[39][143], DATA[39][127], DATA[39][111], DATA[39][95], DATA[39][63], DATA[39][47], DATA[39][31], DATA[39][15], DATA[39][313], DATA[39][297], DATA[39][281], DATA[39][265], DATA[39][233], DATA[39][217], DATA[39][201], DATA[39][185], DATA[39][145], DATA[39][129], DATA[39][113], DATA[39][97], DATA[39][65], DATA[39][49], DATA[39][33], DATA[39][17], DATA[39][310], DATA[39][294], DATA[39][278], DATA[39][262], DATA[39][230], DATA[39][214], DATA[39][198], DATA[39][182], DATA[39][142], DATA[39][126], DATA[39][110], DATA[39][94], DATA[39][62], DATA[39][46], DATA[39][30], DATA[39][14], DATA[39][314], DATA[39][298], DATA[39][282], DATA[39][266], DATA[39][234], DATA[39][218], DATA[39][202], DATA[39][186], DATA[39][146], DATA[39][130], DATA[39][114], DATA[39][98], DATA[39][66], DATA[39][50], DATA[39][34], DATA[39][18], DATA[39][309], DATA[39][293], DATA[39][277], DATA[39][261], DATA[39][229], DATA[39][213], DATA[39][197], DATA[39][181], DATA[39][141], DATA[39][125], DATA[39][109], DATA[39][93], DATA[39][61], DATA[39][45], DATA[39][29], DATA[39][13], DATA[39][315], DATA[39][299], DATA[39][283], DATA[39][267], DATA[39][235], DATA[39][219], DATA[39][203], DATA[39][187], DATA[39][147], DATA[39][131], DATA[39][115], DATA[39][99], DATA[39][67], DATA[39][51], DATA[39][35], DATA[39][19], DATA[39][308], DATA[39][292], DATA[39][276], DATA[39][260], DATA[39][228], DATA[39][212], DATA[39][196], DATA[39][180], DATA[39][140], DATA[39][124], DATA[39][108], DATA[39][92], DATA[39][60], DATA[39][44], DATA[39][28], DATA[39][12], DATA[38][319], DATA[38][303], DATA[38][287], DATA[38][271], DATA[38][239], DATA[38][223], DATA[38][207], DATA[38][191], DATA[38][151], DATA[38][135], DATA[38][119], DATA[38][103], DATA[38][71], DATA[38][55], DATA[38][39], DATA[38][23], DATA[38][304], DATA[38][288], DATA[38][272], DATA[38][256], DATA[38][224], DATA[38][208], DATA[38][192], DATA[38][176], DATA[38][136], DATA[38][120], DATA[38][104], DATA[38][88], DATA[38][56], DATA[38][40], DATA[38][24], DATA[38][8], DATA[38][318], DATA[38][302], DATA[38][286], DATA[38][270], DATA[38][238], DATA[38][222], DATA[38][206], DATA[38][190], DATA[38][150], DATA[38][134], DATA[38][118], DATA[38][102], DATA[38][70], DATA[38][54], DATA[38][38], DATA[38][22], DATA[38][305], DATA[38][289], DATA[38][273], DATA[38][257], DATA[38][225], DATA[38][209], DATA[38][193], DATA[38][177], DATA[38][137], DATA[38][121], DATA[38][105], DATA[38][89], DATA[38][57], DATA[38][41], DATA[38][25], DATA[38][9], DATA[38][317], DATA[38][301], DATA[38][285], DATA[38][269], DATA[38][237], DATA[38][221], DATA[38][205], DATA[38][189], DATA[38][149], DATA[38][133], DATA[38][117], DATA[38][101], DATA[38][69], DATA[38][53], DATA[38][37], DATA[38][21], DATA[38][306], DATA[38][290], DATA[38][274], DATA[38][258], DATA[38][226], DATA[38][210], DATA[38][194], DATA[38][178], DATA[38][138], DATA[38][122], DATA[38][106], DATA[38][90], DATA[38][58], DATA[38][42], DATA[38][26], DATA[38][10], DATA[38][316], DATA[38][300], DATA[38][284], DATA[38][268], DATA[38][236], DATA[38][220], DATA[38][204], DATA[38][188], DATA[38][148], DATA[38][132], DATA[38][116], DATA[38][100], DATA[38][68], DATA[38][52], DATA[38][36], DATA[38][20], DATA[38][307], DATA[38][291], DATA[38][275], DATA[38][259], DATA[38][227], DATA[38][211], DATA[38][195], DATA[38][179], DATA[38][139], DATA[38][123], DATA[38][107], DATA[38][91], DATA[38][59], DATA[38][43], DATA[38][27], DATA[38][11], DATA[38][312], DATA[38][296], DATA[38][280], DATA[38][264], DATA[38][232], DATA[38][216], DATA[38][200], DATA[38][184], DATA[38][144], DATA[38][128], DATA[38][112], DATA[38][96], DATA[38][64], DATA[38][48], DATA[38][32], DATA[38][16], DATA[38][311], DATA[38][295], DATA[38][279], DATA[38][263], DATA[38][231], DATA[38][215], DATA[38][199], DATA[38][183], DATA[38][143], DATA[38][127], DATA[38][111], DATA[38][95], DATA[38][63], DATA[38][47], DATA[38][31], DATA[38][15], DATA[38][313], DATA[38][297], DATA[38][281], DATA[38][265], DATA[38][233], DATA[38][217], DATA[38][201], DATA[38][185], DATA[38][145], DATA[38][129], DATA[38][113], DATA[38][97], DATA[38][65], DATA[38][49], DATA[38][33], DATA[38][17], DATA[38][310], DATA[38][294], DATA[38][278], DATA[38][262], DATA[38][230], DATA[38][214], DATA[38][198], DATA[38][182], DATA[38][142], DATA[38][126], DATA[38][110], DATA[38][94], DATA[38][62], DATA[38][46], DATA[38][30], DATA[38][14], DATA[38][314], DATA[38][298], DATA[38][282], DATA[38][266], DATA[38][234], DATA[38][218], DATA[38][202], DATA[38][186], DATA[38][146], DATA[38][130], DATA[38][114], DATA[38][98], DATA[38][66], DATA[38][50], DATA[38][34], DATA[38][18], DATA[38][309], DATA[38][293], DATA[38][277], DATA[38][261], DATA[38][229], DATA[38][213], DATA[38][197], DATA[38][181], DATA[38][141], DATA[38][125], DATA[38][109], DATA[38][93], DATA[38][61], DATA[38][45], DATA[38][29], DATA[38][13], DATA[38][315], DATA[38][299], DATA[38][283], DATA[38][267], DATA[38][235], DATA[38][219], DATA[38][203], DATA[38][187], DATA[38][147], DATA[38][131], DATA[38][115], DATA[38][99], DATA[38][67], DATA[38][51], DATA[38][35], DATA[38][19], DATA[38][308], DATA[38][292], DATA[38][276], DATA[38][260], DATA[38][228], DATA[38][212], DATA[38][196], DATA[38][180], DATA[38][140], DATA[38][124], DATA[38][108], DATA[38][92], DATA[38][60], DATA[38][44], DATA[38][28], DATA[38][12], DATA[37][319], DATA[37][303], DATA[37][287], DATA[37][271], DATA[37][239], DATA[37][223], DATA[37][207], DATA[37][191], DATA[37][151], DATA[37][135], DATA[37][119], DATA[37][103], DATA[37][71], DATA[37][55], DATA[37][39], DATA[37][23], DATA[37][304], DATA[37][288], DATA[37][272], DATA[37][256], DATA[37][224], DATA[37][208], DATA[37][192], DATA[37][176], DATA[37][136], DATA[37][120], DATA[37][104], DATA[37][88], DATA[37][56], DATA[37][40], DATA[37][24], DATA[37][8], DATA[37][318], DATA[37][302], DATA[37][286], DATA[37][270], DATA[37][238], DATA[37][222], DATA[37][206], DATA[37][190], DATA[37][150], DATA[37][134], DATA[37][118], DATA[37][102], DATA[37][70], DATA[37][54], DATA[37][38], DATA[37][22], DATA[37][305], DATA[37][289], DATA[37][273], DATA[37][257], DATA[37][225], DATA[37][209], DATA[37][193], DATA[37][177], DATA[37][137], DATA[37][121], DATA[37][105], DATA[37][89], DATA[37][57], DATA[37][41], DATA[37][25], DATA[37][9], DATA[37][317], DATA[37][301], DATA[37][285], DATA[37][269], DATA[37][237], DATA[37][221], DATA[37][205], DATA[37][189], DATA[37][149], DATA[37][133], DATA[37][117], DATA[37][101], DATA[37][69], DATA[37][53], DATA[37][37], DATA[37][21], DATA[37][306], DATA[37][290], DATA[37][274], DATA[37][258], DATA[37][226], DATA[37][210], DATA[37][194], DATA[37][178], DATA[37][138], DATA[37][122], DATA[37][106], DATA[37][90], DATA[37][58], DATA[37][42], DATA[37][26], DATA[37][10], DATA[37][316], DATA[37][300], DATA[37][284], DATA[37][268], DATA[37][236], DATA[37][220], DATA[37][204], DATA[37][188], DATA[37][148], DATA[37][132], DATA[37][116], DATA[37][100], DATA[37][68], DATA[37][52], DATA[37][36], DATA[37][20], DATA[37][307], DATA[37][291], DATA[37][275], DATA[37][259], DATA[37][227], DATA[37][211], DATA[37][195], DATA[37][179], DATA[37][139], DATA[37][123], DATA[37][107], DATA[37][91], DATA[37][59], DATA[37][43], DATA[37][27], DATA[37][11], DATA[37][312], DATA[37][296], DATA[37][280], DATA[37][264], DATA[37][232], DATA[37][216], DATA[37][200], DATA[37][184], DATA[37][144], DATA[37][128], DATA[37][112], DATA[37][96], DATA[37][64], DATA[37][48], DATA[37][32], DATA[37][16], DATA[37][311], DATA[37][295], DATA[37][279], DATA[37][263], DATA[37][231], DATA[37][215], DATA[37][199], DATA[37][183], DATA[37][143], DATA[37][127], DATA[37][111], DATA[37][95], DATA[37][63], DATA[37][47], DATA[37][31], DATA[37][15], DATA[37][313], DATA[37][297], DATA[37][281], DATA[37][265], DATA[37][233], DATA[37][217], DATA[37][201], DATA[37][185], DATA[37][145], DATA[37][129], DATA[37][113], DATA[37][97], DATA[37][65], DATA[37][49], DATA[37][33], DATA[37][17], DATA[37][310], DATA[37][294], DATA[37][278], DATA[37][262], DATA[37][230], DATA[37][214], DATA[37][198], DATA[37][182], DATA[37][142], DATA[37][126], DATA[37][110], DATA[37][94], DATA[37][62], DATA[37][46], DATA[37][30], DATA[37][14], DATA[37][314], DATA[37][298], DATA[37][282], DATA[37][266], DATA[37][234], DATA[37][218], DATA[37][202], DATA[37][186], DATA[37][146], DATA[37][130], DATA[37][114], DATA[37][98], DATA[37][66], DATA[37][50], DATA[37][34], DATA[37][18], DATA[37][309], DATA[37][293], DATA[37][277], DATA[37][261], DATA[37][229], DATA[37][213], DATA[37][197], DATA[37][181], DATA[37][141], DATA[37][125], DATA[37][109], DATA[37][93], DATA[37][61], DATA[37][45], DATA[37][29], DATA[37][13], DATA[37][315], DATA[37][299], DATA[37][283], DATA[37][267], DATA[37][235], DATA[37][219], DATA[37][203], DATA[37][187], DATA[37][147], DATA[37][131], DATA[37][115], DATA[37][99], DATA[37][67], DATA[37][51], DATA[37][35], DATA[37][19], DATA[37][308], DATA[37][292], DATA[37][276], DATA[37][260], DATA[37][228], DATA[37][212], DATA[37][196], DATA[37][180], DATA[37][140], DATA[37][124], DATA[37][108], DATA[37][92], DATA[37][60], DATA[37][44], DATA[37][28], DATA[37][12], DATA[36][319], DATA[36][303], DATA[36][287], DATA[36][271], DATA[36][239], DATA[36][223], DATA[36][207], DATA[36][191], DATA[36][151], DATA[36][135], DATA[36][119], DATA[36][103], DATA[36][71], DATA[36][55], DATA[36][39], DATA[36][23], DATA[36][304], DATA[36][288], DATA[36][272], DATA[36][256], DATA[36][224], DATA[36][208], DATA[36][192], DATA[36][176], DATA[36][136], DATA[36][120], DATA[36][104], DATA[36][88], DATA[36][56], DATA[36][40], DATA[36][24], DATA[36][8], DATA[36][318], DATA[36][302], DATA[36][286], DATA[36][270], DATA[36][238], DATA[36][222], DATA[36][206], DATA[36][190], DATA[36][150], DATA[36][134], DATA[36][118], DATA[36][102], DATA[36][70], DATA[36][54], DATA[36][38], DATA[36][22], DATA[36][305], DATA[36][289], DATA[36][273], DATA[36][257], DATA[36][225], DATA[36][209], DATA[36][193], DATA[36][177], DATA[36][137], DATA[36][121], DATA[36][105], DATA[36][89], DATA[36][57], DATA[36][41], DATA[36][25], DATA[36][9], DATA[36][317], DATA[36][301], DATA[36][285], DATA[36][269], DATA[36][237], DATA[36][221], DATA[36][205], DATA[36][189], DATA[36][149], DATA[36][133], DATA[36][117], DATA[36][101], DATA[36][69], DATA[36][53], DATA[36][37], DATA[36][21], DATA[36][306], DATA[36][290], DATA[36][274], DATA[36][258], DATA[36][226], DATA[36][210], DATA[36][194], DATA[36][178], DATA[36][138], DATA[36][122], DATA[36][106], DATA[36][90], DATA[36][58], DATA[36][42], DATA[36][26], DATA[36][10], DATA[36][316], DATA[36][300], DATA[36][284], DATA[36][268], DATA[36][236], DATA[36][220], DATA[36][204], DATA[36][188], DATA[36][148], DATA[36][132], DATA[36][116], DATA[36][100], DATA[36][68], DATA[36][52], DATA[36][36], DATA[36][20], DATA[36][307], DATA[36][291], DATA[36][275], DATA[36][259], DATA[36][227], DATA[36][211], DATA[36][195], DATA[36][179], DATA[36][139], DATA[36][123], DATA[36][107], DATA[36][91], DATA[36][59], DATA[36][43], DATA[36][27], DATA[36][11], DATA[36][312], DATA[36][296], DATA[36][280], DATA[36][264], DATA[36][232], DATA[36][216], DATA[36][200], DATA[36][184], DATA[36][144], DATA[36][128], DATA[36][112], DATA[36][96], DATA[36][64], DATA[36][48], DATA[36][32], DATA[36][16], DATA[36][311], DATA[36][295], DATA[36][279], DATA[36][263], DATA[36][231], DATA[36][215], DATA[36][199], DATA[36][183], DATA[36][143], DATA[36][127], DATA[36][111], DATA[36][95], DATA[36][63], DATA[36][47], DATA[36][31], DATA[36][15], DATA[36][313], DATA[36][297], DATA[36][281], DATA[36][265], DATA[36][233], DATA[36][217], DATA[36][201], DATA[36][185], DATA[36][145], DATA[36][129], DATA[36][113], DATA[36][97], DATA[36][65], DATA[36][49], DATA[36][33], DATA[36][17], DATA[36][310], DATA[36][294], DATA[36][278], DATA[36][262], DATA[36][230], DATA[36][214], DATA[36][198], DATA[36][182], DATA[36][142], DATA[36][126], DATA[36][110], DATA[36][94], DATA[36][62], DATA[36][46], DATA[36][30], DATA[36][14], DATA[36][314], DATA[36][298], DATA[36][282], DATA[36][266], DATA[36][234], DATA[36][218], DATA[36][202], DATA[36][186], DATA[36][146], DATA[36][130], DATA[36][114], DATA[36][98], DATA[36][66], DATA[36][50], DATA[36][34], DATA[36][18], DATA[36][309], DATA[36][293], DATA[36][277], DATA[36][261], DATA[36][229], DATA[36][213], DATA[36][197], DATA[36][181], DATA[36][141], DATA[36][125], DATA[36][109], DATA[36][93], DATA[36][61], DATA[36][45], DATA[36][29], DATA[36][13], DATA[36][315], DATA[36][299], DATA[36][283], DATA[36][267], DATA[36][235], DATA[36][219], DATA[36][203], DATA[36][187], DATA[36][147], DATA[36][131], DATA[36][115], DATA[36][99], DATA[36][67], DATA[36][51], DATA[36][35], DATA[36][19], DATA[36][308], DATA[36][292], DATA[36][276], DATA[36][260], DATA[36][228], DATA[36][212], DATA[36][196], DATA[36][180], DATA[36][140], DATA[36][124], DATA[36][108], DATA[36][92], DATA[36][60], DATA[36][44], DATA[36][28], DATA[36][12], DATA[35][319], DATA[35][303], DATA[35][287], DATA[35][271], DATA[35][239], DATA[35][223], DATA[35][207], DATA[35][191], DATA[35][151], DATA[35][135], DATA[35][119], DATA[35][103], DATA[35][71], DATA[35][55], DATA[35][39], DATA[35][23], DATA[35][304], DATA[35][288], DATA[35][272], DATA[35][256], DATA[35][224], DATA[35][208], DATA[35][192], DATA[35][176], DATA[35][136], DATA[35][120], DATA[35][104], DATA[35][88], DATA[35][56], DATA[35][40], DATA[35][24], DATA[35][8], DATA[35][318], DATA[35][302], DATA[35][286], DATA[35][270], DATA[35][238], DATA[35][222], DATA[35][206], DATA[35][190], DATA[35][150], DATA[35][134], DATA[35][118], DATA[35][102], DATA[35][70], DATA[35][54], DATA[35][38], DATA[35][22], DATA[35][305], DATA[35][289], DATA[35][273], DATA[35][257], DATA[35][225], DATA[35][209], DATA[35][193], DATA[35][177], DATA[35][137], DATA[35][121], DATA[35][105], DATA[35][89], DATA[35][57], DATA[35][41], DATA[35][25], DATA[35][9], DATA[35][317], DATA[35][301], DATA[35][285], DATA[35][269], DATA[35][237], DATA[35][221], DATA[35][205], DATA[35][189], DATA[35][149], DATA[35][133], DATA[35][117], DATA[35][101], DATA[35][69], DATA[35][53], DATA[35][37], DATA[35][21], DATA[35][306], DATA[35][290], DATA[35][274], DATA[35][258], DATA[35][226], DATA[35][210], DATA[35][194], DATA[35][178], DATA[35][138], DATA[35][122], DATA[35][106], DATA[35][90], DATA[35][58], DATA[35][42], DATA[35][26], DATA[35][10], DATA[35][316], DATA[35][300], DATA[35][284], DATA[35][268], DATA[35][236], DATA[35][220], DATA[35][204], DATA[35][188], DATA[35][148], DATA[35][132], DATA[35][116], DATA[35][100], DATA[35][68], DATA[35][52], DATA[35][36], DATA[35][20], DATA[35][307], DATA[35][291], DATA[35][275], DATA[35][259], DATA[35][227], DATA[35][211], DATA[35][195], DATA[35][179], DATA[35][139], DATA[35][123], DATA[35][107], DATA[35][91], DATA[35][59], DATA[35][43], DATA[35][27], DATA[35][11], DATA[35][312], DATA[35][296], DATA[35][280], DATA[35][264], DATA[35][232], DATA[35][216], DATA[35][200], DATA[35][184], DATA[35][144], DATA[35][128], DATA[35][112], DATA[35][96], DATA[35][64], DATA[35][48], DATA[35][32], DATA[35][16], DATA[35][311], DATA[35][295], DATA[35][279], DATA[35][263], DATA[35][231], DATA[35][215], DATA[35][199], DATA[35][183], DATA[35][143], DATA[35][127], DATA[35][111], DATA[35][95], DATA[35][63], DATA[35][47], DATA[35][31], DATA[35][15], DATA[35][313], DATA[35][297], DATA[35][281], DATA[35][265], DATA[35][233], DATA[35][217], DATA[35][201], DATA[35][185], DATA[35][145], DATA[35][129], DATA[35][113], DATA[35][97], DATA[35][65], DATA[35][49], DATA[35][33], DATA[35][17], DATA[35][310], DATA[35][294], DATA[35][278], DATA[35][262], DATA[35][230], DATA[35][214], DATA[35][198], DATA[35][182], DATA[35][142], DATA[35][126], DATA[35][110], DATA[35][94], DATA[35][62], DATA[35][46], DATA[35][30], DATA[35][14], DATA[35][314], DATA[35][298], DATA[35][282], DATA[35][266], DATA[35][234], DATA[35][218], DATA[35][202], DATA[35][186], DATA[35][146], DATA[35][130], DATA[35][114], DATA[35][98], DATA[35][66], DATA[35][50], DATA[35][34], DATA[35][18], DATA[35][309], DATA[35][293], DATA[35][277], DATA[35][261], DATA[35][229], DATA[35][213], DATA[35][197], DATA[35][181], DATA[35][141], DATA[35][125], DATA[35][109], DATA[35][93], DATA[35][61], DATA[35][45], DATA[35][29], DATA[35][13], DATA[35][315], DATA[35][299], DATA[35][283], DATA[35][267], DATA[35][235], DATA[35][219], DATA[35][203], DATA[35][187], DATA[35][147], DATA[35][131], DATA[35][115], DATA[35][99], DATA[35][67], DATA[35][51], DATA[35][35], DATA[35][19], DATA[35][308], DATA[35][292], DATA[35][276], DATA[35][260], DATA[35][228], DATA[35][212], DATA[35][196], DATA[35][180], DATA[35][140], DATA[35][124], DATA[35][108], DATA[35][92], DATA[35][60], DATA[35][44], DATA[35][28], DATA[35][12], DATA[34][319], DATA[34][303], DATA[34][287], DATA[34][271], DATA[34][239], DATA[34][223], DATA[34][207], DATA[34][191], DATA[34][151], DATA[34][135], DATA[34][119], DATA[34][103], DATA[34][71], DATA[34][55], DATA[34][39], DATA[34][23], DATA[34][304], DATA[34][288], DATA[34][272], DATA[34][256], DATA[34][224], DATA[34][208], DATA[34][192], DATA[34][176], DATA[34][136], DATA[34][120], DATA[34][104], DATA[34][88], DATA[34][56], DATA[34][40], DATA[34][24], DATA[34][8], DATA[34][318], DATA[34][302], DATA[34][286], DATA[34][270], DATA[34][238], DATA[34][222], DATA[34][206], DATA[34][190], DATA[34][150], DATA[34][134], DATA[34][118], DATA[34][102], DATA[34][70], DATA[34][54], DATA[34][38], DATA[34][22], DATA[34][305], DATA[34][289], DATA[34][273], DATA[34][257], DATA[34][225], DATA[34][209], DATA[34][193], DATA[34][177], DATA[34][137], DATA[34][121], DATA[34][105], DATA[34][89], DATA[34][57], DATA[34][41], DATA[34][25], DATA[34][9], DATA[34][317], DATA[34][301], DATA[34][285], DATA[34][269], DATA[34][237], DATA[34][221], DATA[34][205], DATA[34][189], DATA[34][149], DATA[34][133], DATA[34][117], DATA[34][101], DATA[34][69], DATA[34][53], DATA[34][37], DATA[34][21], DATA[34][306], DATA[34][290], DATA[34][274], DATA[34][258], DATA[34][226], DATA[34][210], DATA[34][194], DATA[34][178], DATA[34][138], DATA[34][122], DATA[34][106], DATA[34][90], DATA[34][58], DATA[34][42], DATA[34][26], DATA[34][10], DATA[34][316], DATA[34][300], DATA[34][284], DATA[34][268], DATA[34][236], DATA[34][220], DATA[34][204], DATA[34][188], DATA[34][148], DATA[34][132], DATA[34][116], DATA[34][100], DATA[34][68], DATA[34][52], DATA[34][36], DATA[34][20], DATA[34][307], DATA[34][291], DATA[34][275], DATA[34][259], DATA[34][227], DATA[34][211], DATA[34][195], DATA[34][179], DATA[34][139], DATA[34][123], DATA[34][107], DATA[34][91], DATA[34][59], DATA[34][43], DATA[34][27], DATA[34][11], DATA[34][312], DATA[34][296], DATA[34][280], DATA[34][264], DATA[34][232], DATA[34][216], DATA[34][200], DATA[34][184], DATA[34][144], DATA[34][128], DATA[34][112], DATA[34][96], DATA[34][64], DATA[34][48], DATA[34][32], DATA[34][16], DATA[34][311], DATA[34][295], DATA[34][279], DATA[34][263], DATA[34][231], DATA[34][215], DATA[34][199], DATA[34][183], DATA[34][143], DATA[34][127], DATA[34][111], DATA[34][95], DATA[34][63], DATA[34][47], DATA[34][31], DATA[34][15], DATA[34][313], DATA[34][297], DATA[34][281], DATA[34][265], DATA[34][233], DATA[34][217], DATA[34][201], DATA[34][185], DATA[34][145], DATA[34][129], DATA[34][113], DATA[34][97], DATA[34][65], DATA[34][49], DATA[34][33], DATA[34][17], DATA[34][310], DATA[34][294], DATA[34][278], DATA[34][262], DATA[34][230], DATA[34][214], DATA[34][198], DATA[34][182], DATA[34][142], DATA[34][126], DATA[34][110], DATA[34][94], DATA[34][62], DATA[34][46], DATA[34][30], DATA[34][14], DATA[34][314], DATA[34][298], DATA[34][282], DATA[34][266], DATA[34][234], DATA[34][218], DATA[34][202], DATA[34][186], DATA[34][146], DATA[34][130], DATA[34][114], DATA[34][98], DATA[34][66], DATA[34][50], DATA[34][34], DATA[34][18], DATA[34][309], DATA[34][293], DATA[34][277], DATA[34][261], DATA[34][229], DATA[34][213], DATA[34][197], DATA[34][181], DATA[34][141], DATA[34][125], DATA[34][109], DATA[34][93], DATA[34][61], DATA[34][45], DATA[34][29], DATA[34][13], DATA[34][315], DATA[34][299], DATA[34][283], DATA[34][267], DATA[34][235], DATA[34][219], DATA[34][203], DATA[34][187], DATA[34][147], DATA[34][131], DATA[34][115], DATA[34][99], DATA[34][67], DATA[34][51], DATA[34][35], DATA[34][19], DATA[34][308], DATA[34][292], DATA[34][276], DATA[34][260], DATA[34][228], DATA[34][212], DATA[34][196], DATA[34][180], DATA[34][140], DATA[34][124], DATA[34][108], DATA[34][92], DATA[34][60], DATA[34][44], DATA[34][28], DATA[34][12], DATA[33][319], DATA[33][303], DATA[33][287], DATA[33][271], DATA[33][239], DATA[33][223], DATA[33][207], DATA[33][191], DATA[33][151], DATA[33][135], DATA[33][119], DATA[33][103], DATA[33][71], DATA[33][55], DATA[33][39], DATA[33][23], DATA[33][304], DATA[33][288], DATA[33][272], DATA[33][256], DATA[33][224], DATA[33][208], DATA[33][192], DATA[33][176], DATA[33][136], DATA[33][120], DATA[33][104], DATA[33][88], DATA[33][56], DATA[33][40], DATA[33][24], DATA[33][8], DATA[33][318], DATA[33][302], DATA[33][286], DATA[33][270], DATA[33][238], DATA[33][222], DATA[33][206], DATA[33][190], DATA[33][150], DATA[33][134], DATA[33][118], DATA[33][102], DATA[33][70], DATA[33][54], DATA[33][38], DATA[33][22], DATA[33][305], DATA[33][289], DATA[33][273], DATA[33][257], DATA[33][225], DATA[33][209], DATA[33][193], DATA[33][177], DATA[33][137], DATA[33][121], DATA[33][105], DATA[33][89], DATA[33][57], DATA[33][41], DATA[33][25], DATA[33][9], DATA[33][317], DATA[33][301], DATA[33][285], DATA[33][269], DATA[33][237], DATA[33][221], DATA[33][205], DATA[33][189], DATA[33][149], DATA[33][133], DATA[33][117], DATA[33][101], DATA[33][69], DATA[33][53], DATA[33][37], DATA[33][21], DATA[33][306], DATA[33][290], DATA[33][274], DATA[33][258], DATA[33][226], DATA[33][210], DATA[33][194], DATA[33][178], DATA[33][138], DATA[33][122], DATA[33][106], DATA[33][90], DATA[33][58], DATA[33][42], DATA[33][26], DATA[33][10], DATA[33][316], DATA[33][300], DATA[33][284], DATA[33][268], DATA[33][236], DATA[33][220], DATA[33][204], DATA[33][188], DATA[33][148], DATA[33][132], DATA[33][116], DATA[33][100], DATA[33][68], DATA[33][52], DATA[33][36], DATA[33][20], DATA[33][307], DATA[33][291], DATA[33][275], DATA[33][259], DATA[33][227], DATA[33][211], DATA[33][195], DATA[33][179], DATA[33][139], DATA[33][123], DATA[33][107], DATA[33][91], DATA[33][59], DATA[33][43], DATA[33][27], DATA[33][11], DATA[33][312], DATA[33][296], DATA[33][280], DATA[33][264], DATA[33][232], DATA[33][216], DATA[33][200], DATA[33][184], DATA[33][144], DATA[33][128], DATA[33][112], DATA[33][96], DATA[33][64], DATA[33][48], DATA[33][32], DATA[33][16], DATA[33][311], DATA[33][295], DATA[33][279], DATA[33][263], DATA[33][231], DATA[33][215], DATA[33][199], DATA[33][183], DATA[33][143], DATA[33][127], DATA[33][111], DATA[33][95], DATA[33][63], DATA[33][47], DATA[33][31], DATA[33][15], DATA[33][313], DATA[33][297], DATA[33][281], DATA[33][265], DATA[33][233], DATA[33][217], DATA[33][201], DATA[33][185], DATA[33][145], DATA[33][129], DATA[33][113], DATA[33][97], DATA[33][65], DATA[33][49], DATA[33][33], DATA[33][17], DATA[33][310], DATA[33][294], DATA[33][278], DATA[33][262], DATA[33][230], DATA[33][214], DATA[33][198], DATA[33][182], DATA[33][142], DATA[33][126], DATA[33][110], DATA[33][94], DATA[33][62], DATA[33][46], DATA[33][30], DATA[33][14], DATA[33][314], DATA[33][298], DATA[33][282], DATA[33][266], DATA[33][234], DATA[33][218], DATA[33][202], DATA[33][186], DATA[33][146], DATA[33][130], DATA[33][114], DATA[33][98], DATA[33][66], DATA[33][50], DATA[33][34], DATA[33][18], DATA[33][309], DATA[33][293], DATA[33][277], DATA[33][261], DATA[33][229], DATA[33][213], DATA[33][197], DATA[33][181], DATA[33][141], DATA[33][125], DATA[33][109], DATA[33][93], DATA[33][61], DATA[33][45], DATA[33][29], DATA[33][13], DATA[33][315], DATA[33][299], DATA[33][283], DATA[33][267], DATA[33][235], DATA[33][219], DATA[33][203], DATA[33][187], DATA[33][147], DATA[33][131], DATA[33][115], DATA[33][99], DATA[33][67], DATA[33][51], DATA[33][35], DATA[33][19], DATA[33][308], DATA[33][292], DATA[33][276], DATA[33][260], DATA[33][228], DATA[33][212], DATA[33][196], DATA[33][180], DATA[33][140], DATA[33][124], DATA[33][108], DATA[33][92], DATA[33][60], DATA[33][44], DATA[33][28], DATA[33][12], DATA[32][319], DATA[32][303], DATA[32][287], DATA[32][271], DATA[32][239], DATA[32][223], DATA[32][207], DATA[32][191], DATA[32][151], DATA[32][135], DATA[32][119], DATA[32][103], DATA[32][71], DATA[32][55], DATA[32][39], DATA[32][23], DATA[32][304], DATA[32][288], DATA[32][272], DATA[32][256], DATA[32][224], DATA[32][208], DATA[32][192], DATA[32][176], DATA[32][136], DATA[32][120], DATA[32][104], DATA[32][88], DATA[32][56], DATA[32][40], DATA[32][24], DATA[32][8], DATA[32][318], DATA[32][302], DATA[32][286], DATA[32][270], DATA[32][238], DATA[32][222], DATA[32][206], DATA[32][190], DATA[32][150], DATA[32][134], DATA[32][118], DATA[32][102], DATA[32][70], DATA[32][54], DATA[32][38], DATA[32][22], DATA[32][305], DATA[32][289], DATA[32][273], DATA[32][257], DATA[32][225], DATA[32][209], DATA[32][193], DATA[32][177], DATA[32][137], DATA[32][121], DATA[32][105], DATA[32][89], DATA[32][57], DATA[32][41], DATA[32][25], DATA[32][9], DATA[32][317], DATA[32][301], DATA[32][285], DATA[32][269], DATA[32][237], DATA[32][221], DATA[32][205], DATA[32][189], DATA[32][149], DATA[32][133], DATA[32][117], DATA[32][101], DATA[32][69], DATA[32][53], DATA[32][37], DATA[32][21], DATA[32][306], DATA[32][290], DATA[32][274], DATA[32][258], DATA[32][226], DATA[32][210], DATA[32][194], DATA[32][178], DATA[32][138], DATA[32][122], DATA[32][106], DATA[32][90], DATA[32][58], DATA[32][42], DATA[32][26], DATA[32][10], DATA[32][316], DATA[32][300], DATA[32][284], DATA[32][268], DATA[32][236], DATA[32][220], DATA[32][204], DATA[32][188], DATA[32][148], DATA[32][132], DATA[32][116], DATA[32][100], DATA[32][68], DATA[32][52], DATA[32][36], DATA[32][20], DATA[32][307], DATA[32][291], DATA[32][275], DATA[32][259], DATA[32][227], DATA[32][211], DATA[32][195], DATA[32][179], DATA[32][139], DATA[32][123], DATA[32][107], DATA[32][91], DATA[32][59], DATA[32][43], DATA[32][27], DATA[32][11], DATA[32][312], DATA[32][296], DATA[32][280], DATA[32][264], DATA[32][232], DATA[32][216], DATA[32][200], DATA[32][184], DATA[32][144], DATA[32][128], DATA[32][112], DATA[32][96], DATA[32][64], DATA[32][48], DATA[32][32], DATA[32][16], DATA[32][311], DATA[32][295], DATA[32][279], DATA[32][263], DATA[32][231], DATA[32][215], DATA[32][199], DATA[32][183], DATA[32][143], DATA[32][127], DATA[32][111], DATA[32][95], DATA[32][63], DATA[32][47], DATA[32][31], DATA[32][15], DATA[32][313], DATA[32][297], DATA[32][281], DATA[32][265], DATA[32][233], DATA[32][217], DATA[32][201], DATA[32][185], DATA[32][145], DATA[32][129], DATA[32][113], DATA[32][97], DATA[32][65], DATA[32][49], DATA[32][33], DATA[32][17], DATA[32][310], DATA[32][294], DATA[32][278], DATA[32][262], DATA[32][230], DATA[32][214], DATA[32][198], DATA[32][182], DATA[32][142], DATA[32][126], DATA[32][110], DATA[32][94], DATA[32][62], DATA[32][46], DATA[32][30], DATA[32][14], DATA[32][314], DATA[32][298], DATA[32][282], DATA[32][266], DATA[32][234], DATA[32][218], DATA[32][202], DATA[32][186], DATA[32][146], DATA[32][130], DATA[32][114], DATA[32][98], DATA[32][66], DATA[32][50], DATA[32][34], DATA[32][18], DATA[32][309], DATA[32][293], DATA[32][277], DATA[32][261], DATA[32][229], DATA[32][213], DATA[32][197], DATA[32][181], DATA[32][141], DATA[32][125], DATA[32][109], DATA[32][93], DATA[32][61], DATA[32][45], DATA[32][29], DATA[32][13], DATA[32][315], DATA[32][299], DATA[32][283], DATA[32][267], DATA[32][235], DATA[32][219], DATA[32][203], DATA[32][187], DATA[32][147], DATA[32][131], DATA[32][115], DATA[32][99], DATA[32][67], DATA[32][51], DATA[32][35], DATA[32][19], DATA[32][308], DATA[32][292], DATA[32][276], DATA[32][260], DATA[32][228], DATA[32][212], DATA[32][196], DATA[32][180], DATA[32][140], DATA[32][124], DATA[32][108], DATA[32][92], DATA[32][60], DATA[32][44], DATA[32][28], DATA[32][12], DATA[31][319], DATA[31][303], DATA[31][287], DATA[31][271], DATA[31][239], DATA[31][223], DATA[31][207], DATA[31][191], DATA[31][151], DATA[31][135], DATA[31][119], DATA[31][103], DATA[31][71], DATA[31][55], DATA[31][39], DATA[31][23], DATA[31][304], DATA[31][288], DATA[31][272], DATA[31][256], DATA[31][224], DATA[31][208], DATA[31][192], DATA[31][176], DATA[31][136], DATA[31][120], DATA[31][104], DATA[31][88], DATA[31][56], DATA[31][40], DATA[31][24], DATA[31][8], DATA[31][318], DATA[31][302], DATA[31][286], DATA[31][270], DATA[31][238], DATA[31][222], DATA[31][206], DATA[31][190], DATA[31][150], DATA[31][134], DATA[31][118], DATA[31][102], DATA[31][70], DATA[31][54], DATA[31][38], DATA[31][22], DATA[31][305], DATA[31][289], DATA[31][273], DATA[31][257], DATA[31][225], DATA[31][209], DATA[31][193], DATA[31][177], DATA[31][137], DATA[31][121], DATA[31][105], DATA[31][89], DATA[31][57], DATA[31][41], DATA[31][25], DATA[31][9], DATA[31][317], DATA[31][301], DATA[31][285], DATA[31][269], DATA[31][237], DATA[31][221], DATA[31][205], DATA[31][189], DATA[31][149], DATA[31][133], DATA[31][117], DATA[31][101], DATA[31][69], DATA[31][53], DATA[31][37], DATA[31][21], DATA[31][306], DATA[31][290], DATA[31][274], DATA[31][258], DATA[31][226], DATA[31][210], DATA[31][194], DATA[31][178], DATA[31][138], DATA[31][122], DATA[31][106], DATA[31][90], DATA[31][58], DATA[31][42], DATA[31][26], DATA[31][10], DATA[31][316], DATA[31][300], DATA[31][284], DATA[31][268], DATA[31][236], DATA[31][220], DATA[31][204], DATA[31][188], DATA[31][148], DATA[31][132], DATA[31][116], DATA[31][100], DATA[31][68], DATA[31][52], DATA[31][36], DATA[31][20], DATA[31][307], DATA[31][291], DATA[31][275], DATA[31][259], DATA[31][227], DATA[31][211], DATA[31][195], DATA[31][179], DATA[31][139], DATA[31][123], DATA[31][107], DATA[31][91], DATA[31][59], DATA[31][43], DATA[31][27], DATA[31][11], DATA[31][312], DATA[31][296], DATA[31][280], DATA[31][264], DATA[31][232], DATA[31][216], DATA[31][200], DATA[31][184], DATA[31][144], DATA[31][128], DATA[31][112], DATA[31][96], DATA[31][64], DATA[31][48], DATA[31][32], DATA[31][16], DATA[31][311], DATA[31][295], DATA[31][279], DATA[31][263], DATA[31][231], DATA[31][215], DATA[31][199], DATA[31][183], DATA[31][143], DATA[31][127], DATA[31][111], DATA[31][95], DATA[31][63], DATA[31][47], DATA[31][31], DATA[31][15], DATA[31][313], DATA[31][297], DATA[31][281], DATA[31][265], DATA[31][233], DATA[31][217], DATA[31][201], DATA[31][185], DATA[31][145], DATA[31][129], DATA[31][113], DATA[31][97], DATA[31][65], DATA[31][49], DATA[31][33], DATA[31][17], DATA[31][310], DATA[31][294], DATA[31][278], DATA[31][262], DATA[31][230], DATA[31][214], DATA[31][198], DATA[31][182], DATA[31][142], DATA[31][126], DATA[31][110], DATA[31][94], DATA[31][62], DATA[31][46], DATA[31][30], DATA[31][14], DATA[31][314], DATA[31][298], DATA[31][282], DATA[31][266], DATA[31][234], DATA[31][218], DATA[31][202], DATA[31][186], DATA[31][146], DATA[31][130], DATA[31][114], DATA[31][98], DATA[31][66], DATA[31][50], DATA[31][34], DATA[31][18], DATA[31][309], DATA[31][293], DATA[31][277], DATA[31][261], DATA[31][229], DATA[31][213], DATA[31][197], DATA[31][181], DATA[31][141], DATA[31][125], DATA[31][109], DATA[31][93], DATA[31][61], DATA[31][45], DATA[31][29], DATA[31][13], DATA[31][315], DATA[31][299], DATA[31][283], DATA[31][267], DATA[31][235], DATA[31][219], DATA[31][203], DATA[31][187], DATA[31][147], DATA[31][131], DATA[31][115], DATA[31][99], DATA[31][67], DATA[31][51], DATA[31][35], DATA[31][19], DATA[31][308], DATA[31][292], DATA[31][276], DATA[31][260], DATA[31][228], DATA[31][212], DATA[31][196], DATA[31][180], DATA[31][140], DATA[31][124], DATA[31][108], DATA[31][92], DATA[31][60], DATA[31][44], DATA[31][28], DATA[31][12], DATA[30][319], DATA[30][303], DATA[30][287], DATA[30][271], DATA[30][239], DATA[30][223], DATA[30][207], DATA[30][191], DATA[30][151], DATA[30][135], DATA[30][119], DATA[30][103], DATA[30][71], DATA[30][55], DATA[30][39], DATA[30][23], DATA[30][304], DATA[30][288], DATA[30][272], DATA[30][256], DATA[30][224], DATA[30][208], DATA[30][192], DATA[30][176], DATA[30][136], DATA[30][120], DATA[30][104], DATA[30][88], DATA[30][56], DATA[30][40], DATA[30][24], DATA[30][8], DATA[30][318], DATA[30][302], DATA[30][286], DATA[30][270], DATA[30][238], DATA[30][222], DATA[30][206], DATA[30][190], DATA[30][150], DATA[30][134], DATA[30][118], DATA[30][102], DATA[30][70], DATA[30][54], DATA[30][38], DATA[30][22], DATA[30][305], DATA[30][289], DATA[30][273], DATA[30][257], DATA[30][225], DATA[30][209], DATA[30][193], DATA[30][177], DATA[30][137], DATA[30][121], DATA[30][105], DATA[30][89], DATA[30][57], DATA[30][41], DATA[30][25], DATA[30][9], DATA[30][317], DATA[30][301], DATA[30][285], DATA[30][269], DATA[30][237], DATA[30][221], DATA[30][205], DATA[30][189], DATA[30][149], DATA[30][133], DATA[30][117], DATA[30][101], DATA[30][69], DATA[30][53], DATA[30][37], DATA[30][21], DATA[30][306], DATA[30][290], DATA[30][274], DATA[30][258], DATA[30][226], DATA[30][210], DATA[30][194], DATA[30][178], DATA[30][138], DATA[30][122], DATA[30][106], DATA[30][90], DATA[30][58], DATA[30][42], DATA[30][26], DATA[30][10], DATA[30][316], DATA[30][300], DATA[30][284], DATA[30][268], DATA[30][236], DATA[30][220], DATA[30][204], DATA[30][188], DATA[30][148], DATA[30][132], DATA[30][116], DATA[30][100], DATA[30][68], DATA[30][52], DATA[30][36], DATA[30][20], DATA[30][307], DATA[30][291], DATA[30][275], DATA[30][259], DATA[30][227], DATA[30][211], DATA[30][195], DATA[30][179], DATA[30][139], DATA[30][123], DATA[30][107], DATA[30][91], DATA[30][59], DATA[30][43], DATA[30][27], DATA[30][11], DATA[30][312], DATA[30][296], DATA[30][280], DATA[30][264], DATA[30][232], DATA[30][216], DATA[30][200], DATA[30][184], DATA[30][144], DATA[30][128], DATA[30][112], DATA[30][96], DATA[30][64], DATA[30][48], DATA[30][32], DATA[30][16], DATA[30][311], DATA[30][295], DATA[30][279], DATA[30][263], DATA[30][231], DATA[30][215], DATA[30][199], DATA[30][183], DATA[30][143], DATA[30][127], DATA[30][111], DATA[30][95], DATA[30][63], DATA[30][47], DATA[30][31], DATA[30][15], DATA[30][313], DATA[30][297], DATA[30][281], DATA[30][265], DATA[30][233], DATA[30][217], DATA[30][201], DATA[30][185], DATA[30][145], DATA[30][129], DATA[30][113], DATA[30][97], DATA[30][65], DATA[30][49], DATA[30][33], DATA[30][17], DATA[30][310], DATA[30][294], DATA[30][278], DATA[30][262], DATA[30][230], DATA[30][214], DATA[30][198], DATA[30][182], DATA[30][142], DATA[30][126], DATA[30][110], DATA[30][94], DATA[30][62], DATA[30][46], DATA[30][30], DATA[30][14], DATA[30][314], DATA[30][298], DATA[30][282], DATA[30][266], DATA[30][234], DATA[30][218], DATA[30][202], DATA[30][186], DATA[30][146], DATA[30][130], DATA[30][114], DATA[30][98], DATA[30][66], DATA[30][50], DATA[30][34], DATA[30][18], DATA[30][309], DATA[30][293], DATA[30][277], DATA[30][261], DATA[30][229], DATA[30][213], DATA[30][197], DATA[30][181], DATA[30][141], DATA[30][125], DATA[30][109], DATA[30][93], DATA[30][61], DATA[30][45], DATA[30][29], DATA[30][13], DATA[30][315], DATA[30][299], DATA[30][283], DATA[30][267], DATA[30][235], DATA[30][219], DATA[30][203], DATA[30][187], DATA[30][147], DATA[30][131], DATA[30][115], DATA[30][99], DATA[30][67], DATA[30][51], DATA[30][35], DATA[30][19], DATA[30][308], DATA[30][292], DATA[30][276], DATA[30][260], DATA[30][228], DATA[30][212], DATA[30][196], DATA[30][180], DATA[30][140], DATA[30][124], DATA[30][108], DATA[30][92], DATA[30][60], DATA[30][44], DATA[30][28], DATA[30][12], DATA[29][319], DATA[29][303], DATA[29][287], DATA[29][271], DATA[29][239], DATA[29][223], DATA[29][207], DATA[29][191], DATA[29][151], DATA[29][135], DATA[29][119], DATA[29][103], DATA[29][71], DATA[29][55], DATA[29][39], DATA[29][23], DATA[29][304], DATA[29][288], DATA[29][272], DATA[29][256], DATA[29][224], DATA[29][208], DATA[29][192], DATA[29][176], DATA[29][136], DATA[29][120], DATA[29][104], DATA[29][88], DATA[29][56], DATA[29][40], DATA[29][24], DATA[29][8], DATA[29][318], DATA[29][302], DATA[29][286], DATA[29][270], DATA[29][238], DATA[29][222], DATA[29][206], DATA[29][190], DATA[29][150], DATA[29][134], DATA[29][118], DATA[29][102], DATA[29][70], DATA[29][54], DATA[29][38], DATA[29][22], DATA[29][305], DATA[29][289], DATA[29][273], DATA[29][257], DATA[29][225], DATA[29][209], DATA[29][193], DATA[29][177], DATA[29][137], DATA[29][121], DATA[29][105], DATA[29][89], DATA[29][57], DATA[29][41], DATA[29][25], DATA[29][9], DATA[29][317], DATA[29][301], DATA[29][285], DATA[29][269], DATA[29][237], DATA[29][221], DATA[29][205], DATA[29][189], DATA[29][149], DATA[29][133], DATA[29][117], DATA[29][101], DATA[29][69], DATA[29][53], DATA[29][37], DATA[29][21], DATA[29][306], DATA[29][290], DATA[29][274], DATA[29][258], DATA[29][226], DATA[29][210], DATA[29][194], DATA[29][178], DATA[29][138], DATA[29][122], DATA[29][106], DATA[29][90], DATA[29][58], DATA[29][42], DATA[29][26], DATA[29][10], DATA[29][316], DATA[29][300], DATA[29][284], DATA[29][268], DATA[29][236], DATA[29][220], DATA[29][204], DATA[29][188], DATA[29][148], DATA[29][132], DATA[29][116], DATA[29][100], DATA[29][68], DATA[29][52], DATA[29][36], DATA[29][20], DATA[29][307], DATA[29][291], DATA[29][275], DATA[29][259], DATA[29][227], DATA[29][211], DATA[29][195], DATA[29][179], DATA[29][139], DATA[29][123], DATA[29][107], DATA[29][91], DATA[29][59], DATA[29][43], DATA[29][27], DATA[29][11], DATA[29][312], DATA[29][296], DATA[29][280], DATA[29][264], DATA[29][232], DATA[29][216], DATA[29][200], DATA[29][184], DATA[29][144], DATA[29][128], DATA[29][112], DATA[29][96], DATA[29][64], DATA[29][48], DATA[29][32], DATA[29][16], DATA[29][311], DATA[29][295], DATA[29][279], DATA[29][263], DATA[29][231], DATA[29][215], DATA[29][199], DATA[29][183], DATA[29][143], DATA[29][127], DATA[29][111], DATA[29][95], DATA[29][63], DATA[29][47], DATA[29][31], DATA[29][15], DATA[29][313], DATA[29][297], DATA[29][281], DATA[29][265], DATA[29][233], DATA[29][217], DATA[29][201], DATA[29][185], DATA[29][145], DATA[29][129], DATA[29][113], DATA[29][97], DATA[29][65], DATA[29][49], DATA[29][33], DATA[29][17], DATA[29][310], DATA[29][294], DATA[29][278], DATA[29][262], DATA[29][230], DATA[29][214], DATA[29][198], DATA[29][182], DATA[29][142], DATA[29][126], DATA[29][110], DATA[29][94], DATA[29][62], DATA[29][46], DATA[29][30], DATA[29][14], DATA[29][314], DATA[29][298], DATA[29][282], DATA[29][266], DATA[29][234], DATA[29][218], DATA[29][202], DATA[29][186], DATA[29][146], DATA[29][130], DATA[29][114], DATA[29][98], DATA[29][66], DATA[29][50], DATA[29][34], DATA[29][18], DATA[29][309], DATA[29][293], DATA[29][277], DATA[29][261], DATA[29][229], DATA[29][213], DATA[29][197], DATA[29][181], DATA[29][141], DATA[29][125], DATA[29][109], DATA[29][93], DATA[29][61], DATA[29][45], DATA[29][29], DATA[29][13], DATA[29][315], DATA[29][299], DATA[29][283], DATA[29][267], DATA[29][235], DATA[29][219], DATA[29][203], DATA[29][187], DATA[29][147], DATA[29][131], DATA[29][115], DATA[29][99], DATA[29][67], DATA[29][51], DATA[29][35], DATA[29][19], DATA[29][308], DATA[29][292], DATA[29][276], DATA[29][260], DATA[29][228], DATA[29][212], DATA[29][196], DATA[29][180], DATA[29][140], DATA[29][124], DATA[29][108], DATA[29][92], DATA[29][60], DATA[29][44], DATA[29][28], DATA[29][12], DATA[28][319], DATA[28][303], DATA[28][287], DATA[28][271], DATA[28][239], DATA[28][223], DATA[28][207], DATA[28][191], DATA[28][151], DATA[28][135], DATA[28][119], DATA[28][103], DATA[28][71], DATA[28][55], DATA[28][39], DATA[28][23], DATA[28][304], DATA[28][288], DATA[28][272], DATA[28][256], DATA[28][224], DATA[28][208], DATA[28][192], DATA[28][176], DATA[28][136], DATA[28][120], DATA[28][104], DATA[28][88], DATA[28][56], DATA[28][40], DATA[28][24], DATA[28][8], DATA[28][318], DATA[28][302], DATA[28][286], DATA[28][270], DATA[28][238], DATA[28][222], DATA[28][206], DATA[28][190], DATA[28][150], DATA[28][134], DATA[28][118], DATA[28][102], DATA[28][70], DATA[28][54], DATA[28][38], DATA[28][22], DATA[28][305], DATA[28][289], DATA[28][273], DATA[28][257], DATA[28][225], DATA[28][209], DATA[28][193], DATA[28][177], DATA[28][137], DATA[28][121], DATA[28][105], DATA[28][89], DATA[28][57], DATA[28][41], DATA[28][25], DATA[28][9], DATA[28][317], DATA[28][301], DATA[28][285], DATA[28][269], DATA[28][237], DATA[28][221], DATA[28][205], DATA[28][189], DATA[28][149], DATA[28][133], DATA[28][117], DATA[28][101], DATA[28][69], DATA[28][53], DATA[28][37], DATA[28][21], DATA[28][306], DATA[28][290], DATA[28][274], DATA[28][258], DATA[28][226], DATA[28][210], DATA[28][194], DATA[28][178], DATA[28][138], DATA[28][122], DATA[28][106], DATA[28][90], DATA[28][58], DATA[28][42], DATA[28][26], DATA[28][10], DATA[28][316], DATA[28][300], DATA[28][284], DATA[28][268], DATA[28][236], DATA[28][220], DATA[28][204], DATA[28][188], DATA[28][148], DATA[28][132], DATA[28][116], DATA[28][100], DATA[28][68], DATA[28][52], DATA[28][36], DATA[28][20], DATA[28][307], DATA[28][291], DATA[28][275], DATA[28][259], DATA[28][227], DATA[28][211], DATA[28][195], DATA[28][179], DATA[28][139], DATA[28][123], DATA[28][107], DATA[28][91], DATA[28][59], DATA[28][43], DATA[28][27], DATA[28][11], DATA[28][312], DATA[28][296], DATA[28][280], DATA[28][264], DATA[28][232], DATA[28][216], DATA[28][200], DATA[28][184], DATA[28][144], DATA[28][128], DATA[28][112], DATA[28][96], DATA[28][64], DATA[28][48], DATA[28][32], DATA[28][16], DATA[28][311], DATA[28][295], DATA[28][279], DATA[28][263], DATA[28][231], DATA[28][215], DATA[28][199], DATA[28][183], DATA[28][143], DATA[28][127], DATA[28][111], DATA[28][95], DATA[28][63], DATA[28][47], DATA[28][31], DATA[28][15], DATA[28][313], DATA[28][297], DATA[28][281], DATA[28][265], DATA[28][233], DATA[28][217], DATA[28][201], DATA[28][185], DATA[28][145], DATA[28][129], DATA[28][113], DATA[28][97], DATA[28][65], DATA[28][49], DATA[28][33], DATA[28][17], DATA[28][310], DATA[28][294], DATA[28][278], DATA[28][262], DATA[28][230], DATA[28][214], DATA[28][198], DATA[28][182], DATA[28][142], DATA[28][126], DATA[28][110], DATA[28][94], DATA[28][62], DATA[28][46], DATA[28][30], DATA[28][14], DATA[28][314], DATA[28][298], DATA[28][282], DATA[28][266], DATA[28][234], DATA[28][218], DATA[28][202], DATA[28][186], DATA[28][146], DATA[28][130], DATA[28][114], DATA[28][98], DATA[28][66], DATA[28][50], DATA[28][34], DATA[28][18], DATA[28][309], DATA[28][293], DATA[28][277], DATA[28][261], DATA[28][229], DATA[28][213], DATA[28][197], DATA[28][181], DATA[28][141], DATA[28][125], DATA[28][109], DATA[28][93], DATA[28][61], DATA[28][45], DATA[28][29], DATA[28][13], DATA[28][315], DATA[28][299], DATA[28][283], DATA[28][267], DATA[28][235], DATA[28][219], DATA[28][203], DATA[28][187], DATA[28][147], DATA[28][131], DATA[28][115], DATA[28][99], DATA[28][67], DATA[28][51], DATA[28][35], DATA[28][19], DATA[28][308], DATA[28][292], DATA[28][276], DATA[28][260], DATA[28][228], DATA[28][212], DATA[28][196], DATA[28][180], DATA[28][140], DATA[28][124], DATA[28][108], DATA[28][92], DATA[28][60], DATA[28][44], DATA[28][28], DATA[28][12], DATA[27][319], DATA[27][303], DATA[27][287], DATA[27][271], DATA[27][239], DATA[27][223], DATA[27][207], DATA[27][191], DATA[27][151], DATA[27][135], DATA[27][119], DATA[27][103], DATA[27][71], DATA[27][55], DATA[27][39], DATA[27][23], DATA[27][304], DATA[27][288], DATA[27][272], DATA[27][256], DATA[27][224], DATA[27][208], DATA[27][192], DATA[27][176], DATA[27][136], DATA[27][120], DATA[27][104], DATA[27][88], DATA[27][56], DATA[27][40], DATA[27][24], DATA[27][8], DATA[27][318], DATA[27][302], DATA[27][286], DATA[27][270], DATA[27][238], DATA[27][222], DATA[27][206], DATA[27][190], DATA[27][150], DATA[27][134], DATA[27][118], DATA[27][102], DATA[27][70], DATA[27][54], DATA[27][38], DATA[27][22], DATA[27][305], DATA[27][289], DATA[27][273], DATA[27][257], DATA[27][225], DATA[27][209], DATA[27][193], DATA[27][177], DATA[27][137], DATA[27][121], DATA[27][105], DATA[27][89], DATA[27][57], DATA[27][41], DATA[27][25], DATA[27][9], DATA[27][317], DATA[27][301], DATA[27][285], DATA[27][269], DATA[27][237], DATA[27][221], DATA[27][205], DATA[27][189], DATA[27][149], DATA[27][133], DATA[27][117], DATA[27][101], DATA[27][69], DATA[27][53], DATA[27][37], DATA[27][21], DATA[27][306], DATA[27][290], DATA[27][274], DATA[27][258], DATA[27][226], DATA[27][210], DATA[27][194], DATA[27][178], DATA[27][138], DATA[27][122], DATA[27][106], DATA[27][90], DATA[27][58], DATA[27][42], DATA[27][26], DATA[27][10], DATA[27][316], DATA[27][300], DATA[27][284], DATA[27][268], DATA[27][236], DATA[27][220], DATA[27][204], DATA[27][188], DATA[27][148], DATA[27][132], DATA[27][116], DATA[27][100], DATA[27][68], DATA[27][52], DATA[27][36], DATA[27][20], DATA[27][307], DATA[27][291], DATA[27][275], DATA[27][259], DATA[27][227], DATA[27][211], DATA[27][195], DATA[27][179], DATA[27][139], DATA[27][123], DATA[27][107], DATA[27][91], DATA[27][59], DATA[27][43], DATA[27][27], DATA[27][11], DATA[27][312], DATA[27][296], DATA[27][280], DATA[27][264], DATA[27][232], DATA[27][216], DATA[27][200], DATA[27][184], DATA[27][144], DATA[27][128], DATA[27][112], DATA[27][96], DATA[27][64], DATA[27][48], DATA[27][32], DATA[27][16], DATA[27][311], DATA[27][295], DATA[27][279], DATA[27][263], DATA[27][231], DATA[27][215], DATA[27][199], DATA[27][183], DATA[27][143], DATA[27][127], DATA[27][111], DATA[27][95], DATA[27][63], DATA[27][47], DATA[27][31], DATA[27][15], DATA[27][313], DATA[27][297], DATA[27][281], DATA[27][265], DATA[27][233], DATA[27][217], DATA[27][201], DATA[27][185], DATA[27][145], DATA[27][129], DATA[27][113], DATA[27][97], DATA[27][65], DATA[27][49], DATA[27][33], DATA[27][17], DATA[27][310], DATA[27][294], DATA[27][278], DATA[27][262], DATA[27][230], DATA[27][214], DATA[27][198], DATA[27][182], DATA[27][142], DATA[27][126], DATA[27][110], DATA[27][94], DATA[27][62], DATA[27][46], DATA[27][30], DATA[27][14], DATA[27][314], DATA[27][298], DATA[27][282], DATA[27][266], DATA[27][234], DATA[27][218], DATA[27][202], DATA[27][186], DATA[27][146], DATA[27][130], DATA[27][114], DATA[27][98], DATA[27][66], DATA[27][50], DATA[27][34], DATA[27][18], DATA[27][309], DATA[27][293], DATA[27][277], DATA[27][261], DATA[27][229], DATA[27][213], DATA[27][197], DATA[27][181], DATA[27][141], DATA[27][125], DATA[27][109], DATA[27][93], DATA[27][61], DATA[27][45], DATA[27][29], DATA[27][13], DATA[27][315], DATA[27][299], DATA[27][283], DATA[27][267], DATA[27][235], DATA[27][219], DATA[27][203], DATA[27][187], DATA[27][147], DATA[27][131], DATA[27][115], DATA[27][99], DATA[27][67], DATA[27][51], DATA[27][35], DATA[27][19], DATA[27][308], DATA[27][292], DATA[27][276], DATA[27][260], DATA[27][228], DATA[27][212], DATA[27][196], DATA[27][180], DATA[27][140], DATA[27][124], DATA[27][108], DATA[27][92], DATA[27][60], DATA[27][44], DATA[27][28], DATA[27][12], DATA[26][319], DATA[26][303], DATA[26][287], DATA[26][271], DATA[26][239], DATA[26][223], DATA[26][207], DATA[26][191], DATA[26][151], DATA[26][135], DATA[26][119], DATA[26][103], DATA[26][71], DATA[26][55], DATA[26][39], DATA[26][23], DATA[26][304], DATA[26][288], DATA[26][272], DATA[26][256], DATA[26][224], DATA[26][208], DATA[26][192], DATA[26][176], DATA[26][136], DATA[26][120], DATA[26][104], DATA[26][88], DATA[26][56], DATA[26][40], DATA[26][24], DATA[26][8], DATA[26][318], DATA[26][302], DATA[26][286], DATA[26][270], DATA[26][238], DATA[26][222], DATA[26][206], DATA[26][190], DATA[26][150], DATA[26][134], DATA[26][118], DATA[26][102], DATA[26][70], DATA[26][54], DATA[26][38], DATA[26][22], DATA[26][305], DATA[26][289], DATA[26][273], DATA[26][257], DATA[26][225], DATA[26][209], DATA[26][193], DATA[26][177], DATA[26][137], DATA[26][121], DATA[26][105], DATA[26][89], DATA[26][57], DATA[26][41], DATA[26][25], DATA[26][9], DATA[26][317], DATA[26][301], DATA[26][285], DATA[26][269], DATA[26][237], DATA[26][221], DATA[26][205], DATA[26][189], DATA[26][149], DATA[26][133], DATA[26][117], DATA[26][101], DATA[26][69], DATA[26][53], DATA[26][37], DATA[26][21], DATA[26][306], DATA[26][290], DATA[26][274], DATA[26][258], DATA[26][226], DATA[26][210], DATA[26][194], DATA[26][178], DATA[26][138], DATA[26][122], DATA[26][106], DATA[26][90], DATA[26][58], DATA[26][42], DATA[26][26], DATA[26][10], DATA[26][316], DATA[26][300], DATA[26][284], DATA[26][268], DATA[26][236], DATA[26][220], DATA[26][204], DATA[26][188], DATA[26][148], DATA[26][132], DATA[26][116], DATA[26][100], DATA[26][68], DATA[26][52], DATA[26][36], DATA[26][20], DATA[26][307], DATA[26][291], DATA[26][275], DATA[26][259], DATA[26][227], DATA[26][211], DATA[26][195], DATA[26][179], DATA[26][139], DATA[26][123], DATA[26][107], DATA[26][91], DATA[26][59], DATA[26][43], DATA[26][27], DATA[26][11], DATA[26][312], DATA[26][296], DATA[26][280], DATA[26][264], DATA[26][232], DATA[26][216], DATA[26][200], DATA[26][184], DATA[26][144], DATA[26][128], DATA[26][112], DATA[26][96], DATA[26][64], DATA[26][48], DATA[26][32], DATA[26][16], DATA[26][311], DATA[26][295], DATA[26][279], DATA[26][263], DATA[26][231], DATA[26][215], DATA[26][199], DATA[26][183], DATA[26][143], DATA[26][127], DATA[26][111], DATA[26][95], DATA[26][63], DATA[26][47], DATA[26][31], DATA[26][15], DATA[26][313], DATA[26][297], DATA[26][281], DATA[26][265], DATA[26][233], DATA[26][217], DATA[26][201], DATA[26][185], DATA[26][145], DATA[26][129], DATA[26][113], DATA[26][97], DATA[26][65], DATA[26][49], DATA[26][33], DATA[26][17], DATA[26][310], DATA[26][294], DATA[26][278], DATA[26][262], DATA[26][230], DATA[26][214], DATA[26][198], DATA[26][182], DATA[26][142], DATA[26][126], DATA[26][110], DATA[26][94], DATA[26][62], DATA[26][46], DATA[26][30], DATA[26][14], DATA[26][314], DATA[26][298], DATA[26][282], DATA[26][266], DATA[26][234], DATA[26][218], DATA[26][202], DATA[26][186], DATA[26][146], DATA[26][130], DATA[26][114], DATA[26][98], DATA[26][66], DATA[26][50], DATA[26][34], DATA[26][18], DATA[26][309], DATA[26][293], DATA[26][277], DATA[26][261], DATA[26][229], DATA[26][213], DATA[26][197], DATA[26][181], DATA[26][141], DATA[26][125], DATA[26][109], DATA[26][93], DATA[26][61], DATA[26][45], DATA[26][29], DATA[26][13], DATA[26][315], DATA[26][299], DATA[26][283], DATA[26][267], DATA[26][235], DATA[26][219], DATA[26][203], DATA[26][187], DATA[26][147], DATA[26][131], DATA[26][115], DATA[26][99], DATA[26][67], DATA[26][51], DATA[26][35], DATA[26][19], DATA[26][308], DATA[26][292], DATA[26][276], DATA[26][260], DATA[26][228], DATA[26][212], DATA[26][196], DATA[26][180], DATA[26][140], DATA[26][124], DATA[26][108], DATA[26][92], DATA[26][60], DATA[26][44], DATA[26][28], DATA[26][12], DATA[25][319], DATA[25][303], DATA[25][287], DATA[25][271], DATA[25][239], DATA[25][223], DATA[25][207], DATA[25][191], DATA[25][151], DATA[25][135], DATA[25][119], DATA[25][103], DATA[25][71], DATA[25][55], DATA[25][39], DATA[25][23], DATA[25][304], DATA[25][288], DATA[25][272], DATA[25][256], DATA[25][224], DATA[25][208], DATA[25][192], DATA[25][176], DATA[25][136], DATA[25][120], DATA[25][104], DATA[25][88], DATA[25][56], DATA[25][40], DATA[25][24], DATA[25][8], DATA[25][318], DATA[25][302], DATA[25][286], DATA[25][270], DATA[25][238], DATA[25][222], DATA[25][206], DATA[25][190], DATA[25][150], DATA[25][134], DATA[25][118], DATA[25][102], DATA[25][70], DATA[25][54], DATA[25][38], DATA[25][22], DATA[25][305], DATA[25][289], DATA[25][273], DATA[25][257], DATA[25][225], DATA[25][209], DATA[25][193], DATA[25][177], DATA[25][137], DATA[25][121], DATA[25][105], DATA[25][89], DATA[25][57], DATA[25][41], DATA[25][25], DATA[25][9], DATA[25][317], DATA[25][301], DATA[25][285], DATA[25][269], DATA[25][237], DATA[25][221], DATA[25][205], DATA[25][189], DATA[25][149], DATA[25][133], DATA[25][117], DATA[25][101], DATA[25][69], DATA[25][53], DATA[25][37], DATA[25][21], DATA[25][306], DATA[25][290], DATA[25][274], DATA[25][258], DATA[25][226], DATA[25][210], DATA[25][194], DATA[25][178], DATA[25][138], DATA[25][122], DATA[25][106], DATA[25][90], DATA[25][58], DATA[25][42], DATA[25][26], DATA[25][10], DATA[25][316], DATA[25][300], DATA[25][284], DATA[25][268], DATA[25][236], DATA[25][220], DATA[25][204], DATA[25][188], DATA[25][148], DATA[25][132], DATA[25][116], DATA[25][100], DATA[25][68], DATA[25][52], DATA[25][36], DATA[25][20], DATA[25][307], DATA[25][291], DATA[25][275], DATA[25][259], DATA[25][227], DATA[25][211], DATA[25][195], DATA[25][179], DATA[25][139], DATA[25][123], DATA[25][107], DATA[25][91], DATA[25][59], DATA[25][43], DATA[25][27], DATA[25][11], DATA[25][312], DATA[25][296], DATA[25][280], DATA[25][264], DATA[25][232], DATA[25][216], DATA[25][200], DATA[25][184], DATA[25][144], DATA[25][128], DATA[25][112], DATA[25][96], DATA[25][64], DATA[25][48], DATA[25][32], DATA[25][16], DATA[25][311], DATA[25][295], DATA[25][279], DATA[25][263], DATA[25][231], DATA[25][215], DATA[25][199], DATA[25][183], DATA[25][143], DATA[25][127], DATA[25][111], DATA[25][95], DATA[25][63], DATA[25][47], DATA[25][31], DATA[25][15], DATA[25][313], DATA[25][297], DATA[25][281], DATA[25][265], DATA[25][233], DATA[25][217], DATA[25][201], DATA[25][185], DATA[25][145], DATA[25][129], DATA[25][113], DATA[25][97], DATA[25][65], DATA[25][49], DATA[25][33], DATA[25][17], DATA[25][310], DATA[25][294], DATA[25][278], DATA[25][262], DATA[25][230], DATA[25][214], DATA[25][198], DATA[25][182], DATA[25][142], DATA[25][126], DATA[25][110], DATA[25][94], DATA[25][62], DATA[25][46], DATA[25][30], DATA[25][14], DATA[25][314], DATA[25][298], DATA[25][282], DATA[25][266], DATA[25][234], DATA[25][218], DATA[25][202], DATA[25][186], DATA[25][146], DATA[25][130], DATA[25][114], DATA[25][98], DATA[25][66], DATA[25][50], DATA[25][34], DATA[25][18], DATA[25][309], DATA[25][293], DATA[25][277], DATA[25][261], DATA[25][229], DATA[25][213], DATA[25][197], DATA[25][181], DATA[25][141], DATA[25][125], DATA[25][109], DATA[25][93], DATA[25][61], DATA[25][45], DATA[25][29], DATA[25][13], DATA[25][315], DATA[25][299], DATA[25][283], DATA[25][267], DATA[25][235], DATA[25][219], DATA[25][203], DATA[25][187], DATA[25][147], DATA[25][131], DATA[25][115], DATA[25][99], DATA[25][67], DATA[25][51], DATA[25][35], DATA[25][19], DATA[25][308], DATA[25][292], DATA[25][276], DATA[25][260], DATA[25][228], DATA[25][212], DATA[25][196], DATA[25][180], DATA[25][140], DATA[25][124], DATA[25][108], DATA[25][92], DATA[25][60], DATA[25][44], DATA[25][28], DATA[25][12], DATA[24][319], DATA[24][303], DATA[24][287], DATA[24][271], DATA[24][239], DATA[24][223], DATA[24][207], DATA[24][191], DATA[24][151], DATA[24][135], DATA[24][119], DATA[24][103], DATA[24][71], DATA[24][55], DATA[24][39], DATA[24][23], DATA[24][304], DATA[24][288], DATA[24][272], DATA[24][256], DATA[24][224], DATA[24][208], DATA[24][192], DATA[24][176], DATA[24][136], DATA[24][120], DATA[24][104], DATA[24][88], DATA[24][56], DATA[24][40], DATA[24][24], DATA[24][8], DATA[24][318], DATA[24][302], DATA[24][286], DATA[24][270], DATA[24][238], DATA[24][222], DATA[24][206], DATA[24][190], DATA[24][150], DATA[24][134], DATA[24][118], DATA[24][102], DATA[24][70], DATA[24][54], DATA[24][38], DATA[24][22], DATA[24][305], DATA[24][289], DATA[24][273], DATA[24][257], DATA[24][225], DATA[24][209], DATA[24][193], DATA[24][177], DATA[24][137], DATA[24][121], DATA[24][105], DATA[24][89], DATA[24][57], DATA[24][41], DATA[24][25], DATA[24][9], DATA[24][317], DATA[24][301], DATA[24][285], DATA[24][269], DATA[24][237], DATA[24][221], DATA[24][205], DATA[24][189], DATA[24][149], DATA[24][133], DATA[24][117], DATA[24][101], DATA[24][69], DATA[24][53], DATA[24][37], DATA[24][21], DATA[24][306], DATA[24][290], DATA[24][274], DATA[24][258], DATA[24][226], DATA[24][210], DATA[24][194], DATA[24][178], DATA[24][138], DATA[24][122], DATA[24][106], DATA[24][90], DATA[24][58], DATA[24][42], DATA[24][26], DATA[24][10], DATA[24][316], DATA[24][300], DATA[24][284], DATA[24][268], DATA[24][236], DATA[24][220], DATA[24][204], DATA[24][188], DATA[24][148], DATA[24][132], DATA[24][116], DATA[24][100], DATA[24][68], DATA[24][52], DATA[24][36], DATA[24][20], DATA[24][307], DATA[24][291], DATA[24][275], DATA[24][259], DATA[24][227], DATA[24][211], DATA[24][195], DATA[24][179], DATA[24][139], DATA[24][123], DATA[24][107], DATA[24][91], DATA[24][59], DATA[24][43], DATA[24][27], DATA[24][11], DATA[24][312], DATA[24][296], DATA[24][280], DATA[24][264], DATA[24][232], DATA[24][216], DATA[24][200], DATA[24][184], DATA[24][144], DATA[24][128], DATA[24][112], DATA[24][96], DATA[24][64], DATA[24][48], DATA[24][32], DATA[24][16], DATA[24][311], DATA[24][295], DATA[24][279], DATA[24][263], DATA[24][231], DATA[24][215], DATA[24][199], DATA[24][183], DATA[24][143], DATA[24][127], DATA[24][111], DATA[24][95], DATA[24][63], DATA[24][47], DATA[24][31], DATA[24][15], DATA[24][313], DATA[24][297], DATA[24][281], DATA[24][265], DATA[24][233], DATA[24][217], DATA[24][201], DATA[24][185], DATA[24][145], DATA[24][129], DATA[24][113], DATA[24][97], DATA[24][65], DATA[24][49], DATA[24][33], DATA[24][17], DATA[24][310], DATA[24][294], DATA[24][278], DATA[24][262], DATA[24][230], DATA[24][214], DATA[24][198], DATA[24][182], DATA[24][142], DATA[24][126], DATA[24][110], DATA[24][94], DATA[24][62], DATA[24][46], DATA[24][30], DATA[24][14], DATA[24][314], DATA[24][298], DATA[24][282], DATA[24][266], DATA[24][234], DATA[24][218], DATA[24][202], DATA[24][186], DATA[24][146], DATA[24][130], DATA[24][114], DATA[24][98], DATA[24][66], DATA[24][50], DATA[24][34], DATA[24][18], DATA[24][309], DATA[24][293], DATA[24][277], DATA[24][261], DATA[24][229], DATA[24][213], DATA[24][197], DATA[24][181], DATA[24][141], DATA[24][125], DATA[24][109], DATA[24][93], DATA[24][61], DATA[24][45], DATA[24][29], DATA[24][13], DATA[24][315], DATA[24][299], DATA[24][283], DATA[24][267], DATA[24][235], DATA[24][219], DATA[24][203], DATA[24][187], DATA[24][147], DATA[24][131], DATA[24][115], DATA[24][99], DATA[24][67], DATA[24][51], DATA[24][35], DATA[24][19], DATA[24][308], DATA[24][292], DATA[24][276], DATA[24][260], DATA[24][228], DATA[24][212], DATA[24][196], DATA[24][180], DATA[24][140], DATA[24][124], DATA[24][108], DATA[24][92], DATA[24][60], DATA[24][44], DATA[24][28], DATA[24][12], DATA[23][319], DATA[23][303], DATA[23][287], DATA[23][271], DATA[23][239], DATA[23][223], DATA[23][207], DATA[23][191], DATA[23][151], DATA[23][135], DATA[23][119], DATA[23][103], DATA[23][71], DATA[23][55], DATA[23][39], DATA[23][23], DATA[23][304], DATA[23][288], DATA[23][272], DATA[23][256], DATA[23][224], DATA[23][208], DATA[23][192], DATA[23][176], DATA[23][136], DATA[23][120], DATA[23][104], DATA[23][88], DATA[23][56], DATA[23][40], DATA[23][24], DATA[23][8], DATA[23][318], DATA[23][302], DATA[23][286], DATA[23][270], DATA[23][238], DATA[23][222], DATA[23][206], DATA[23][190], DATA[23][150], DATA[23][134], DATA[23][118], DATA[23][102], DATA[23][70], DATA[23][54], DATA[23][38], DATA[23][22], DATA[23][305], DATA[23][289], DATA[23][273], DATA[23][257], DATA[23][225], DATA[23][209], DATA[23][193], DATA[23][177], DATA[23][137], DATA[23][121], DATA[23][105], DATA[23][89], DATA[23][57], DATA[23][41], DATA[23][25], DATA[23][9], DATA[23][317], DATA[23][301], DATA[23][285], DATA[23][269], DATA[23][237], DATA[23][221], DATA[23][205], DATA[23][189], DATA[23][149], DATA[23][133], DATA[23][117], DATA[23][101], DATA[23][69], DATA[23][53], DATA[23][37], DATA[23][21], DATA[23][306], DATA[23][290], DATA[23][274], DATA[23][258], DATA[23][226], DATA[23][210], DATA[23][194], DATA[23][178], DATA[23][138], DATA[23][122], DATA[23][106], DATA[23][90], DATA[23][58], DATA[23][42], DATA[23][26], DATA[23][10], DATA[23][316], DATA[23][300], DATA[23][284], DATA[23][268], DATA[23][236], DATA[23][220], DATA[23][204], DATA[23][188], DATA[23][148], DATA[23][132], DATA[23][116], DATA[23][100], DATA[23][68], DATA[23][52], DATA[23][36], DATA[23][20], DATA[23][307], DATA[23][291], DATA[23][275], DATA[23][259], DATA[23][227], DATA[23][211], DATA[23][195], DATA[23][179], DATA[23][139], DATA[23][123], DATA[23][107], DATA[23][91], DATA[23][59], DATA[23][43], DATA[23][27], DATA[23][11], DATA[23][312], DATA[23][296], DATA[23][280], DATA[23][264], DATA[23][232], DATA[23][216], DATA[23][200], DATA[23][184], DATA[23][144], DATA[23][128], DATA[23][112], DATA[23][96], DATA[23][64], DATA[23][48], DATA[23][32], DATA[23][16], DATA[23][311], DATA[23][295], DATA[23][279], DATA[23][263], DATA[23][231], DATA[23][215], DATA[23][199], DATA[23][183], DATA[23][143], DATA[23][127], DATA[23][111], DATA[23][95], DATA[23][63], DATA[23][47], DATA[23][31], DATA[23][15], DATA[23][313], DATA[23][297], DATA[23][281], DATA[23][265], DATA[23][233], DATA[23][217], DATA[23][201], DATA[23][185], DATA[23][145], DATA[23][129], DATA[23][113], DATA[23][97], DATA[23][65], DATA[23][49], DATA[23][33], DATA[23][17], DATA[23][310], DATA[23][294], DATA[23][278], DATA[23][262], DATA[23][230], DATA[23][214], DATA[23][198], DATA[23][182], DATA[23][142], DATA[23][126], DATA[23][110], DATA[23][94], DATA[23][62], DATA[23][46], DATA[23][30], DATA[23][14], DATA[23][314], DATA[23][298], DATA[23][282], DATA[23][266], DATA[23][234], DATA[23][218], DATA[23][202], DATA[23][186], DATA[23][146], DATA[23][130], DATA[23][114], DATA[23][98], DATA[23][66], DATA[23][50], DATA[23][34], DATA[23][18], DATA[23][309], DATA[23][293], DATA[23][277], DATA[23][261], DATA[23][229], DATA[23][213], DATA[23][197], DATA[23][181], DATA[23][141], DATA[23][125], DATA[23][109], DATA[23][93], DATA[23][61], DATA[23][45], DATA[23][29], DATA[23][13], DATA[23][315], DATA[23][299], DATA[23][283], DATA[23][267], DATA[23][235], DATA[23][219], DATA[23][203], DATA[23][187], DATA[23][147], DATA[23][131], DATA[23][115], DATA[23][99], DATA[23][67], DATA[23][51], DATA[23][35], DATA[23][19], DATA[23][308], DATA[23][292], DATA[23][276], DATA[23][260], DATA[23][228], DATA[23][212], DATA[23][196], DATA[23][180], DATA[23][140], DATA[23][124], DATA[23][108], DATA[23][92], DATA[23][60], DATA[23][44], DATA[23][28], DATA[23][12], DATA[22][319], DATA[22][303], DATA[22][287], DATA[22][271], DATA[22][239], DATA[22][223], DATA[22][207], DATA[22][191], DATA[22][151], DATA[22][135], DATA[22][119], DATA[22][103], DATA[22][71], DATA[22][55], DATA[22][39], DATA[22][23], DATA[22][304], DATA[22][288], DATA[22][272], DATA[22][256], DATA[22][224], DATA[22][208], DATA[22][192], DATA[22][176], DATA[22][136], DATA[22][120], DATA[22][104], DATA[22][88], DATA[22][56], DATA[22][40], DATA[22][24], DATA[22][8], DATA[22][318], DATA[22][302], DATA[22][286], DATA[22][270], DATA[22][238], DATA[22][222], DATA[22][206], DATA[22][190], DATA[22][150], DATA[22][134], DATA[22][118], DATA[22][102], DATA[22][70], DATA[22][54], DATA[22][38], DATA[22][22], DATA[22][305], DATA[22][289], DATA[22][273], DATA[22][257], DATA[22][225], DATA[22][209], DATA[22][193], DATA[22][177], DATA[22][137], DATA[22][121], DATA[22][105], DATA[22][89], DATA[22][57], DATA[22][41], DATA[22][25], DATA[22][9], DATA[22][317], DATA[22][301], DATA[22][285], DATA[22][269], DATA[22][237], DATA[22][221], DATA[22][205], DATA[22][189], DATA[22][149], DATA[22][133], DATA[22][117], DATA[22][101], DATA[22][69], DATA[22][53], DATA[22][37], DATA[22][21], DATA[22][306], DATA[22][290], DATA[22][274], DATA[22][258], DATA[22][226], DATA[22][210], DATA[22][194], DATA[22][178], DATA[22][138], DATA[22][122], DATA[22][106], DATA[22][90], DATA[22][58], DATA[22][42], DATA[22][26], DATA[22][10], DATA[22][316], DATA[22][300], DATA[22][284], DATA[22][268], DATA[22][236], DATA[22][220], DATA[22][204], DATA[22][188], DATA[22][148], DATA[22][132], DATA[22][116], DATA[22][100], DATA[22][68], DATA[22][52], DATA[22][36], DATA[22][20], DATA[22][307], DATA[22][291], DATA[22][275], DATA[22][259], DATA[22][227], DATA[22][211], DATA[22][195], DATA[22][179], DATA[22][139], DATA[22][123], DATA[22][107], DATA[22][91], DATA[22][59], DATA[22][43], DATA[22][27], DATA[22][11], DATA[22][312], DATA[22][296], DATA[22][280], DATA[22][264], DATA[22][232], DATA[22][216], DATA[22][200], DATA[22][184], DATA[22][144], DATA[22][128], DATA[22][112], DATA[22][96], DATA[22][64], DATA[22][48], DATA[22][32], DATA[22][16], DATA[22][311], DATA[22][295], DATA[22][279], DATA[22][263], DATA[22][231], DATA[22][215], DATA[22][199], DATA[22][183], DATA[22][143], DATA[22][127], DATA[22][111], DATA[22][95], DATA[22][63], DATA[22][47], DATA[22][31], DATA[22][15], DATA[22][313], DATA[22][297], DATA[22][281], DATA[22][265], DATA[22][233], DATA[22][217], DATA[22][201], DATA[22][185], DATA[22][145], DATA[22][129], DATA[22][113], DATA[22][97], DATA[22][65], DATA[22][49], DATA[22][33], DATA[22][17], DATA[22][310], DATA[22][294], DATA[22][278], DATA[22][262], DATA[22][230], DATA[22][214], DATA[22][198], DATA[22][182], DATA[22][142], DATA[22][126], DATA[22][110], DATA[22][94], DATA[22][62], DATA[22][46], DATA[22][30], DATA[22][14], DATA[22][314], DATA[22][298], DATA[22][282], DATA[22][266], DATA[22][234], DATA[22][218], DATA[22][202], DATA[22][186], DATA[22][146], DATA[22][130], DATA[22][114], DATA[22][98], DATA[22][66], DATA[22][50], DATA[22][34], DATA[22][18], DATA[22][309], DATA[22][293], DATA[22][277], DATA[22][261], DATA[22][229], DATA[22][213], DATA[22][197], DATA[22][181], DATA[22][141], DATA[22][125], DATA[22][109], DATA[22][93], DATA[22][61], DATA[22][45], DATA[22][29], DATA[22][13], DATA[22][315], DATA[22][299], DATA[22][283], DATA[22][267], DATA[22][235], DATA[22][219], DATA[22][203], DATA[22][187], DATA[22][147], DATA[22][131], DATA[22][115], DATA[22][99], DATA[22][67], DATA[22][51], DATA[22][35], DATA[22][19], DATA[22][308], DATA[22][292], DATA[22][276], DATA[22][260], DATA[22][228], DATA[22][212], DATA[22][196], DATA[22][180], DATA[22][140], DATA[22][124], DATA[22][108], DATA[22][92], DATA[22][60], DATA[22][44], DATA[22][28], DATA[22][12], DATA[21][319], DATA[21][303], DATA[21][287], DATA[21][271], DATA[21][239], DATA[21][223], DATA[21][207], DATA[21][191], DATA[21][151], DATA[21][135], DATA[21][119], DATA[21][103], DATA[21][71], DATA[21][55], DATA[21][39], DATA[21][23], DATA[21][304], DATA[21][288], DATA[21][272], DATA[21][256], DATA[21][224], DATA[21][208], DATA[21][192], DATA[21][176], DATA[21][136], DATA[21][120], DATA[21][104], DATA[21][88], DATA[21][56], DATA[21][40], DATA[21][24], DATA[21][8], DATA[21][318], DATA[21][302], DATA[21][286], DATA[21][270], DATA[21][238], DATA[21][222], DATA[21][206], DATA[21][190], DATA[21][150], DATA[21][134], DATA[21][118], DATA[21][102], DATA[21][70], DATA[21][54], DATA[21][38], DATA[21][22], DATA[21][305], DATA[21][289], DATA[21][273], DATA[21][257], DATA[21][225], DATA[21][209], DATA[21][193], DATA[21][177], DATA[21][137], DATA[21][121], DATA[21][105], DATA[21][89], DATA[21][57], DATA[21][41], DATA[21][25], DATA[21][9], DATA[21][317], DATA[21][301], DATA[21][285], DATA[21][269], DATA[21][237], DATA[21][221], DATA[21][205], DATA[21][189], DATA[21][149], DATA[21][133], DATA[21][117], DATA[21][101], DATA[21][69], DATA[21][53], DATA[21][37], DATA[21][21], DATA[21][306], DATA[21][290], DATA[21][274], DATA[21][258], DATA[21][226], DATA[21][210], DATA[21][194], DATA[21][178], DATA[21][138], DATA[21][122], DATA[21][106], DATA[21][90], DATA[21][58], DATA[21][42], DATA[21][26], DATA[21][10], DATA[21][316], DATA[21][300], DATA[21][284], DATA[21][268], DATA[21][236], DATA[21][220], DATA[21][204], DATA[21][188], DATA[21][148], DATA[21][132], DATA[21][116], DATA[21][100], DATA[21][68], DATA[21][52], DATA[21][36], DATA[21][20], DATA[21][307], DATA[21][291], DATA[21][275], DATA[21][259], DATA[21][227], DATA[21][211], DATA[21][195], DATA[21][179], DATA[21][139], DATA[21][123], DATA[21][107], DATA[21][91], DATA[21][59], DATA[21][43], DATA[21][27], DATA[21][11], DATA[21][312], DATA[21][296], DATA[21][280], DATA[21][264], DATA[21][232], DATA[21][216], DATA[21][200], DATA[21][184], DATA[21][144], DATA[21][128], DATA[21][112], DATA[21][96], DATA[21][64], DATA[21][48], DATA[21][32], DATA[21][16], DATA[21][311], DATA[21][295], DATA[21][279], DATA[21][263], DATA[21][231], DATA[21][215], DATA[21][199], DATA[21][183], DATA[21][143], DATA[21][127], DATA[21][111], DATA[21][95], DATA[21][63], DATA[21][47], DATA[21][31], DATA[21][15], DATA[21][313], DATA[21][297], DATA[21][281], DATA[21][265], DATA[21][233], DATA[21][217], DATA[21][201], DATA[21][185], DATA[21][145], DATA[21][129], DATA[21][113], DATA[21][97], DATA[21][65], DATA[21][49], DATA[21][33], DATA[21][17], DATA[21][310], DATA[21][294], DATA[21][278], DATA[21][262], DATA[21][230], DATA[21][214], DATA[21][198], DATA[21][182], DATA[21][142], DATA[21][126], DATA[21][110], DATA[21][94], DATA[21][62], DATA[21][46], DATA[21][30], DATA[21][14], DATA[21][314], DATA[21][298], DATA[21][282], DATA[21][266], DATA[21][234], DATA[21][218], DATA[21][202], DATA[21][186], DATA[21][146], DATA[21][130], DATA[21][114], DATA[21][98], DATA[21][66], DATA[21][50], DATA[21][34], DATA[21][18], DATA[21][309], DATA[21][293], DATA[21][277], DATA[21][261], DATA[21][229], DATA[21][213], DATA[21][197], DATA[21][181], DATA[21][141], DATA[21][125], DATA[21][109], DATA[21][93], DATA[21][61], DATA[21][45], DATA[21][29], DATA[21][13], DATA[21][315], DATA[21][299], DATA[21][283], DATA[21][267], DATA[21][235], DATA[21][219], DATA[21][203], DATA[21][187], DATA[21][147], DATA[21][131], DATA[21][115], DATA[21][99], DATA[21][67], DATA[21][51], DATA[21][35], DATA[21][19], DATA[21][308], DATA[21][292], DATA[21][276], DATA[21][260], DATA[21][228], DATA[21][212], DATA[21][196], DATA[21][180], DATA[21][140], DATA[21][124], DATA[21][108], DATA[21][92], DATA[21][60], DATA[21][44], DATA[21][28], DATA[21][12], DATA[20][319], DATA[20][303], DATA[20][287], DATA[20][271], DATA[20][239], DATA[20][223], DATA[20][207], DATA[20][191], DATA[20][151], DATA[20][135], DATA[20][119], DATA[20][103], DATA[20][71], DATA[20][55], DATA[20][39], DATA[20][23], DATA[20][304], DATA[20][288], DATA[20][272], DATA[20][256], DATA[20][224], DATA[20][208], DATA[20][192], DATA[20][176], DATA[20][136], DATA[20][120], DATA[20][104], DATA[20][88], DATA[20][56], DATA[20][40], DATA[20][24], DATA[20][8], DATA[20][318], DATA[20][302], DATA[20][286], DATA[20][270], DATA[20][238], DATA[20][222], DATA[20][206], DATA[20][190], DATA[20][150], DATA[20][134], DATA[20][118], DATA[20][102], DATA[20][70], DATA[20][54], DATA[20][38], DATA[20][22], DATA[20][305], DATA[20][289], DATA[20][273], DATA[20][257], DATA[20][225], DATA[20][209], DATA[20][193], DATA[20][177], DATA[20][137], DATA[20][121], DATA[20][105], DATA[20][89], DATA[20][57], DATA[20][41], DATA[20][25], DATA[20][9], DATA[20][317], DATA[20][301], DATA[20][285], DATA[20][269], DATA[20][237], DATA[20][221], DATA[20][205], DATA[20][189], DATA[20][149], DATA[20][133], DATA[20][117], DATA[20][101], DATA[20][69], DATA[20][53], DATA[20][37], DATA[20][21], DATA[20][306], DATA[20][290], DATA[20][274], DATA[20][258], DATA[20][226], DATA[20][210], DATA[20][194], DATA[20][178], DATA[20][138], DATA[20][122], DATA[20][106], DATA[20][90], DATA[20][58], DATA[20][42], DATA[20][26], DATA[20][10], DATA[20][316], DATA[20][300], DATA[20][284], DATA[20][268], DATA[20][236], DATA[20][220], DATA[20][204], DATA[20][188], DATA[20][148], DATA[20][132], DATA[20][116], DATA[20][100], DATA[20][68], DATA[20][52], DATA[20][36], DATA[20][20], DATA[20][307], DATA[20][291], DATA[20][275], DATA[20][259], DATA[20][227], DATA[20][211], DATA[20][195], DATA[20][179], DATA[20][139], DATA[20][123], DATA[20][107], DATA[20][91], DATA[20][59], DATA[20][43], DATA[20][27], DATA[20][11], DATA[20][312], DATA[20][296], DATA[20][280], DATA[20][264], DATA[20][232], DATA[20][216], DATA[20][200], DATA[20][184], DATA[20][144], DATA[20][128], DATA[20][112], DATA[20][96], DATA[20][64], DATA[20][48], DATA[20][32], DATA[20][16], DATA[20][311], DATA[20][295], DATA[20][279], DATA[20][263], DATA[20][231], DATA[20][215], DATA[20][199], DATA[20][183], DATA[20][143], DATA[20][127], DATA[20][111], DATA[20][95], DATA[20][63], DATA[20][47], DATA[20][31], DATA[20][15], DATA[20][313], DATA[20][297], DATA[20][281], DATA[20][265], DATA[20][233], DATA[20][217], DATA[20][201], DATA[20][185], DATA[20][145], DATA[20][129], DATA[20][113], DATA[20][97], DATA[20][65], DATA[20][49], DATA[20][33], DATA[20][17], DATA[20][310], DATA[20][294], DATA[20][278], DATA[20][262], DATA[20][230], DATA[20][214], DATA[20][198], DATA[20][182], DATA[20][142], DATA[20][126], DATA[20][110], DATA[20][94], DATA[20][62], DATA[20][46], DATA[20][30], DATA[20][14], DATA[20][314], DATA[20][298], DATA[20][282], DATA[20][266], DATA[20][234], DATA[20][218], DATA[20][202], DATA[20][186], DATA[20][146], DATA[20][130], DATA[20][114], DATA[20][98], DATA[20][66], DATA[20][50], DATA[20][34], DATA[20][18], DATA[20][309], DATA[20][293], DATA[20][277], DATA[20][261], DATA[20][229], DATA[20][213], DATA[20][197], DATA[20][181], DATA[20][141], DATA[20][125], DATA[20][109], DATA[20][93], DATA[20][61], DATA[20][45], DATA[20][29], DATA[20][13], DATA[20][315], DATA[20][299], DATA[20][283], DATA[20][267], DATA[20][235], DATA[20][219], DATA[20][203], DATA[20][187], DATA[20][147], DATA[20][131], DATA[20][115], DATA[20][99], DATA[20][67], DATA[20][51], DATA[20][35], DATA[20][19], DATA[20][308], DATA[20][292], DATA[20][276], DATA[20][260], DATA[20][228], DATA[20][212], DATA[20][196], DATA[20][180], DATA[20][140], DATA[20][124], DATA[20][108], DATA[20][92], DATA[20][60], DATA[20][44], DATA[20][28], DATA[20][12], DATA[19][319], DATA[19][303], DATA[19][287], DATA[19][271], DATA[19][239], DATA[19][223], DATA[19][207], DATA[19][191], DATA[19][151], DATA[19][135], DATA[19][119], DATA[19][103], DATA[19][71], DATA[19][55], DATA[19][39], DATA[19][23], DATA[19][304], DATA[19][288], DATA[19][272], DATA[19][256], DATA[19][224], DATA[19][208], DATA[19][192], DATA[19][176], DATA[19][136], DATA[19][120], DATA[19][104], DATA[19][88], DATA[19][56], DATA[19][40], DATA[19][24], DATA[19][8], DATA[19][318], DATA[19][302], DATA[19][286], DATA[19][270], DATA[19][238], DATA[19][222], DATA[19][206], DATA[19][190], DATA[19][150], DATA[19][134], DATA[19][118], DATA[19][102], DATA[19][70], DATA[19][54], DATA[19][38], DATA[19][22], DATA[19][305], DATA[19][289], DATA[19][273], DATA[19][257], DATA[19][225], DATA[19][209], DATA[19][193], DATA[19][177], DATA[19][137], DATA[19][121], DATA[19][105], DATA[19][89], DATA[19][57], DATA[19][41], DATA[19][25], DATA[19][9], DATA[19][317], DATA[19][301], DATA[19][285], DATA[19][269], DATA[19][237], DATA[19][221], DATA[19][205], DATA[19][189], DATA[19][149], DATA[19][133], DATA[19][117], DATA[19][101], DATA[19][69], DATA[19][53], DATA[19][37], DATA[19][21], DATA[19][306], DATA[19][290], DATA[19][274], DATA[19][258], DATA[19][226], DATA[19][210], DATA[19][194], DATA[19][178], DATA[19][138], DATA[19][122], DATA[19][106], DATA[19][90], DATA[19][58], DATA[19][42], DATA[19][26], DATA[19][10], DATA[19][316], DATA[19][300], DATA[19][284], DATA[19][268], DATA[19][236], DATA[19][220], DATA[19][204], DATA[19][188], DATA[19][148], DATA[19][132], DATA[19][116], DATA[19][100], DATA[19][68], DATA[19][52], DATA[19][36], DATA[19][20], DATA[19][307], DATA[19][291], DATA[19][275], DATA[19][259], DATA[19][227], DATA[19][211], DATA[19][195], DATA[19][179], DATA[19][139], DATA[19][123], DATA[19][107], DATA[19][91], DATA[19][59], DATA[19][43], DATA[19][27], DATA[19][11], DATA[19][312], DATA[19][296], DATA[19][280], DATA[19][264], DATA[19][232], DATA[19][216], DATA[19][200], DATA[19][184], DATA[19][144], DATA[19][128], DATA[19][112], DATA[19][96], DATA[19][64], DATA[19][48], DATA[19][32], DATA[19][16], DATA[19][311], DATA[19][295], DATA[19][279], DATA[19][263], DATA[19][231], DATA[19][215], DATA[19][199], DATA[19][183], DATA[19][143], DATA[19][127], DATA[19][111], DATA[19][95], DATA[19][63], DATA[19][47], DATA[19][31], DATA[19][15], DATA[19][313], DATA[19][297], DATA[19][281], DATA[19][265], DATA[19][233], DATA[19][217], DATA[19][201], DATA[19][185], DATA[19][145], DATA[19][129], DATA[19][113], DATA[19][97], DATA[19][65], DATA[19][49], DATA[19][33], DATA[19][17], DATA[19][310], DATA[19][294], DATA[19][278], DATA[19][262], DATA[19][230], DATA[19][214], DATA[19][198], DATA[19][182], DATA[19][142], DATA[19][126], DATA[19][110], DATA[19][94], DATA[19][62], DATA[19][46], DATA[19][30], DATA[19][14], DATA[19][314], DATA[19][298], DATA[19][282], DATA[19][266], DATA[19][234], DATA[19][218], DATA[19][202], DATA[19][186], DATA[19][146], DATA[19][130], DATA[19][114], DATA[19][98], DATA[19][66], DATA[19][50], DATA[19][34], DATA[19][18], DATA[19][309], DATA[19][293], DATA[19][277], DATA[19][261], DATA[19][229], DATA[19][213], DATA[19][197], DATA[19][181], DATA[19][141], DATA[19][125], DATA[19][109], DATA[19][93], DATA[19][61], DATA[19][45], DATA[19][29], DATA[19][13], DATA[19][315], DATA[19][299], DATA[19][283], DATA[19][267], DATA[19][235], DATA[19][219], DATA[19][203], DATA[19][187], DATA[19][147], DATA[19][131], DATA[19][115], DATA[19][99], DATA[19][67], DATA[19][51], DATA[19][35], DATA[19][19], DATA[19][308], DATA[19][292], DATA[19][276], DATA[19][260], DATA[19][228], DATA[19][212], DATA[19][196], DATA[19][180], DATA[19][140], DATA[19][124], DATA[19][108], DATA[19][92], DATA[19][60], DATA[19][44], DATA[19][28], DATA[19][12], DATA[18][319], DATA[18][303], DATA[18][287], DATA[18][271], DATA[18][239], DATA[18][223], DATA[18][207], DATA[18][191], DATA[18][151], DATA[18][135], DATA[18][119], DATA[18][103], DATA[18][71], DATA[18][55], DATA[18][39], DATA[18][23], DATA[18][304], DATA[18][288], DATA[18][272], DATA[18][256], DATA[18][224], DATA[18][208], DATA[18][192], DATA[18][176], DATA[18][136], DATA[18][120], DATA[18][104], DATA[18][88], DATA[18][56], DATA[18][40], DATA[18][24], DATA[18][8], DATA[18][318], DATA[18][302], DATA[18][286], DATA[18][270], DATA[18][238], DATA[18][222], DATA[18][206], DATA[18][190], DATA[18][150], DATA[18][134], DATA[18][118], DATA[18][102], DATA[18][70], DATA[18][54], DATA[18][38], DATA[18][22], DATA[18][305], DATA[18][289], DATA[18][273], DATA[18][257], DATA[18][225], DATA[18][209], DATA[18][193], DATA[18][177], DATA[18][137], DATA[18][121], DATA[18][105], DATA[18][89], DATA[18][57], DATA[18][41], DATA[18][25], DATA[18][9], DATA[18][317], DATA[18][301], DATA[18][285], DATA[18][269], DATA[18][237], DATA[18][221], DATA[18][205], DATA[18][189], DATA[18][149], DATA[18][133], DATA[18][117], DATA[18][101], DATA[18][69], DATA[18][53], DATA[18][37], DATA[18][21], DATA[18][306], DATA[18][290], DATA[18][274], DATA[18][258], DATA[18][226], DATA[18][210], DATA[18][194], DATA[18][178], DATA[18][138], DATA[18][122], DATA[18][106], DATA[18][90], DATA[18][58], DATA[18][42], DATA[18][26], DATA[18][10], DATA[18][316], DATA[18][300], DATA[18][284], DATA[18][268], DATA[18][236], DATA[18][220], DATA[18][204], DATA[18][188], DATA[18][148], DATA[18][132], DATA[18][116], DATA[18][100], DATA[18][68], DATA[18][52], DATA[18][36], DATA[18][20], DATA[18][307], DATA[18][291], DATA[18][275], DATA[18][259], DATA[18][227], DATA[18][211], DATA[18][195], DATA[18][179], DATA[18][139], DATA[18][123], DATA[18][107], DATA[18][91], DATA[18][59], DATA[18][43], DATA[18][27], DATA[18][11], DATA[18][312], DATA[18][296], DATA[18][280], DATA[18][264], DATA[18][232], DATA[18][216], DATA[18][200], DATA[18][184], DATA[18][144], DATA[18][128], DATA[18][112], DATA[18][96], DATA[18][64], DATA[18][48], DATA[18][32], DATA[18][16], DATA[18][311], DATA[18][295], DATA[18][279], DATA[18][263], DATA[18][231], DATA[18][215], DATA[18][199], DATA[18][183], DATA[18][143], DATA[18][127], DATA[18][111], DATA[18][95], DATA[18][63], DATA[18][47], DATA[18][31], DATA[18][15], DATA[18][313], DATA[18][297], DATA[18][281], DATA[18][265], DATA[18][233], DATA[18][217], DATA[18][201], DATA[18][185], DATA[18][145], DATA[18][129], DATA[18][113], DATA[18][97], DATA[18][65], DATA[18][49], DATA[18][33], DATA[18][17], DATA[18][310], DATA[18][294], DATA[18][278], DATA[18][262], DATA[18][230], DATA[18][214], DATA[18][198], DATA[18][182], DATA[18][142], DATA[18][126], DATA[18][110], DATA[18][94], DATA[18][62], DATA[18][46], DATA[18][30], DATA[18][14], DATA[18][314], DATA[18][298], DATA[18][282], DATA[18][266], DATA[18][234], DATA[18][218], DATA[18][202], DATA[18][186], DATA[18][146], DATA[18][130], DATA[18][114], DATA[18][98], DATA[18][66], DATA[18][50], DATA[18][34], DATA[18][18], DATA[18][309], DATA[18][293], DATA[18][277], DATA[18][261], DATA[18][229], DATA[18][213], DATA[18][197], DATA[18][181], DATA[18][141], DATA[18][125], DATA[18][109], DATA[18][93], DATA[18][61], DATA[18][45], DATA[18][29], DATA[18][13], DATA[18][315], DATA[18][299], DATA[18][283], DATA[18][267], DATA[18][235], DATA[18][219], DATA[18][203], DATA[18][187], DATA[18][147], DATA[18][131], DATA[18][115], DATA[18][99], DATA[18][67], DATA[18][51], DATA[18][35], DATA[18][19], DATA[18][308], DATA[18][292], DATA[18][276], DATA[18][260], DATA[18][228], DATA[18][212], DATA[18][196], DATA[18][180], DATA[18][140], DATA[18][124], DATA[18][108], DATA[18][92], DATA[18][60], DATA[18][44], DATA[18][28], DATA[18][12], DATA[17][319], DATA[17][303], DATA[17][287], DATA[17][271], DATA[17][239], DATA[17][223], DATA[17][207], DATA[17][191], DATA[17][151], DATA[17][135], DATA[17][119], DATA[17][103], DATA[17][71], DATA[17][55], DATA[17][39], DATA[17][23], DATA[17][304], DATA[17][288], DATA[17][272], DATA[17][256], DATA[17][224], DATA[17][208], DATA[17][192], DATA[17][176], DATA[17][136], DATA[17][120], DATA[17][104], DATA[17][88], DATA[17][56], DATA[17][40], DATA[17][24], DATA[17][8], DATA[17][318], DATA[17][302], DATA[17][286], DATA[17][270], DATA[17][238], DATA[17][222], DATA[17][206], DATA[17][190], DATA[17][150], DATA[17][134], DATA[17][118], DATA[17][102], DATA[17][70], DATA[17][54], DATA[17][38], DATA[17][22], DATA[17][305], DATA[17][289], DATA[17][273], DATA[17][257], DATA[17][225], DATA[17][209], DATA[17][193], DATA[17][177], DATA[17][137], DATA[17][121], DATA[17][105], DATA[17][89], DATA[17][57], DATA[17][41], DATA[17][25], DATA[17][9], DATA[17][317], DATA[17][301], DATA[17][285], DATA[17][269], DATA[17][237], DATA[17][221], DATA[17][205], DATA[17][189], DATA[17][149], DATA[17][133], DATA[17][117], DATA[17][101], DATA[17][69], DATA[17][53], DATA[17][37], DATA[17][21], DATA[17][306], DATA[17][290], DATA[17][274], DATA[17][258], DATA[17][226], DATA[17][210], DATA[17][194], DATA[17][178], DATA[17][138], DATA[17][122], DATA[17][106], DATA[17][90], DATA[17][58], DATA[17][42], DATA[17][26], DATA[17][10], DATA[17][316], DATA[17][300], DATA[17][284], DATA[17][268], DATA[17][236], DATA[17][220], DATA[17][204], DATA[17][188], DATA[17][148], DATA[17][132], DATA[17][116], DATA[17][100], DATA[17][68], DATA[17][52], DATA[17][36], DATA[17][20], DATA[17][307], DATA[17][291], DATA[17][275], DATA[17][259], DATA[17][227], DATA[17][211], DATA[17][195], DATA[17][179], DATA[17][139], DATA[17][123], DATA[17][107], DATA[17][91], DATA[17][59], DATA[17][43], DATA[17][27], DATA[17][11], DATA[17][312], DATA[17][296], DATA[17][280], DATA[17][264], DATA[17][232], DATA[17][216], DATA[17][200], DATA[17][184], DATA[17][144], DATA[17][128], DATA[17][112], DATA[17][96], DATA[17][64], DATA[17][48], DATA[17][32], DATA[17][16], DATA[17][311], DATA[17][295], DATA[17][279], DATA[17][263], DATA[17][231], DATA[17][215], DATA[17][199], DATA[17][183], DATA[17][143], DATA[17][127], DATA[17][111], DATA[17][95], DATA[17][63], DATA[17][47], DATA[17][31], DATA[17][15], DATA[17][313], DATA[17][297], DATA[17][281], DATA[17][265], DATA[17][233], DATA[17][217], DATA[17][201], DATA[17][185], DATA[17][145], DATA[17][129], DATA[17][113], DATA[17][97], DATA[17][65], DATA[17][49], DATA[17][33], DATA[17][17], DATA[17][310], DATA[17][294], DATA[17][278], DATA[17][262], DATA[17][230], DATA[17][214], DATA[17][198], DATA[17][182], DATA[17][142], DATA[17][126], DATA[17][110], DATA[17][94], DATA[17][62], DATA[17][46], DATA[17][30], DATA[17][14], DATA[17][314], DATA[17][298], DATA[17][282], DATA[17][266], DATA[17][234], DATA[17][218], DATA[17][202], DATA[17][186], DATA[17][146], DATA[17][130], DATA[17][114], DATA[17][98], DATA[17][66], DATA[17][50], DATA[17][34], DATA[17][18], DATA[17][309], DATA[17][293], DATA[17][277], DATA[17][261], DATA[17][229], DATA[17][213], DATA[17][197], DATA[17][181], DATA[17][141], DATA[17][125], DATA[17][109], DATA[17][93], DATA[17][61], DATA[17][45], DATA[17][29], DATA[17][13], DATA[17][315], DATA[17][299], DATA[17][283], DATA[17][267], DATA[17][235], DATA[17][219], DATA[17][203], DATA[17][187], DATA[17][147], DATA[17][131], DATA[17][115], DATA[17][99], DATA[17][67], DATA[17][51], DATA[17][35], DATA[17][19], DATA[17][308], DATA[17][292], DATA[17][276], DATA[17][260], DATA[17][228], DATA[17][212], DATA[17][196], DATA[17][180], DATA[17][140], DATA[17][124], DATA[17][108], DATA[17][92], DATA[17][60], DATA[17][44], DATA[17][28], DATA[17][12], DATA[16][319], DATA[16][303], DATA[16][287], DATA[16][271], DATA[16][239], DATA[16][223], DATA[16][207], DATA[16][191], DATA[16][151], DATA[16][135], DATA[16][119], DATA[16][103], DATA[16][71], DATA[16][55], DATA[16][39], DATA[16][23], DATA[16][304], DATA[16][288], DATA[16][272], DATA[16][256], DATA[16][224], DATA[16][208], DATA[16][192], DATA[16][176], DATA[16][136], DATA[16][120], DATA[16][104], DATA[16][88], DATA[16][56], DATA[16][40], DATA[16][24], DATA[16][8], DATA[16][318], DATA[16][302], DATA[16][286], DATA[16][270], DATA[16][238], DATA[16][222], DATA[16][206], DATA[16][190], DATA[16][150], DATA[16][134], DATA[16][118], DATA[16][102], DATA[16][70], DATA[16][54], DATA[16][38], DATA[16][22], DATA[16][305], DATA[16][289], DATA[16][273], DATA[16][257], DATA[16][225], DATA[16][209], DATA[16][193], DATA[16][177], DATA[16][137], DATA[16][121], DATA[16][105], DATA[16][89], DATA[16][57], DATA[16][41], DATA[16][25], DATA[16][9], DATA[16][317], DATA[16][301], DATA[16][285], DATA[16][269], DATA[16][237], DATA[16][221], DATA[16][205], DATA[16][189], DATA[16][149], DATA[16][133], DATA[16][117], DATA[16][101], DATA[16][69], DATA[16][53], DATA[16][37], DATA[16][21], DATA[16][306], DATA[16][290], DATA[16][274], DATA[16][258], DATA[16][226], DATA[16][210], DATA[16][194], DATA[16][178], DATA[16][138], DATA[16][122], DATA[16][106], DATA[16][90], DATA[16][58], DATA[16][42], DATA[16][26], DATA[16][10], DATA[16][316], DATA[16][300], DATA[16][284], DATA[16][268], DATA[16][236], DATA[16][220], DATA[16][204], DATA[16][188], DATA[16][148], DATA[16][132], DATA[16][116], DATA[16][100], DATA[16][68], DATA[16][52], DATA[16][36], DATA[16][20], DATA[16][307], DATA[16][291], DATA[16][275], DATA[16][259], DATA[16][227], DATA[16][211], DATA[16][195], DATA[16][179], DATA[16][139], DATA[16][123], DATA[16][107], DATA[16][91], DATA[16][59], DATA[16][43], DATA[16][27], DATA[16][11], DATA[16][312], DATA[16][296], DATA[16][280], DATA[16][264], DATA[16][232], DATA[16][216], DATA[16][200], DATA[16][184], DATA[16][144], DATA[16][128], DATA[16][112], DATA[16][96], DATA[16][64], DATA[16][48], DATA[16][32], DATA[16][16], DATA[16][311], DATA[16][295], DATA[16][279], DATA[16][263], DATA[16][231], DATA[16][215], DATA[16][199], DATA[16][183], DATA[16][143], DATA[16][127], DATA[16][111], DATA[16][95], DATA[16][63], DATA[16][47], DATA[16][31], DATA[16][15], DATA[16][313], DATA[16][297], DATA[16][281], DATA[16][265], DATA[16][233], DATA[16][217], DATA[16][201], DATA[16][185], DATA[16][145], DATA[16][129], DATA[16][113], DATA[16][97], DATA[16][65], DATA[16][49], DATA[16][33], DATA[16][17], DATA[16][310], DATA[16][294], DATA[16][278], DATA[16][262], DATA[16][230], DATA[16][214], DATA[16][198], DATA[16][182], DATA[16][142], DATA[16][126], DATA[16][110], DATA[16][94], DATA[16][62], DATA[16][46], DATA[16][30], DATA[16][14], DATA[16][314], DATA[16][298], DATA[16][282], DATA[16][266], DATA[16][234], DATA[16][218], DATA[16][202], DATA[16][186], DATA[16][146], DATA[16][130], DATA[16][114], DATA[16][98], DATA[16][66], DATA[16][50], DATA[16][34], DATA[16][18], DATA[16][309], DATA[16][293], DATA[16][277], DATA[16][261], DATA[16][229], DATA[16][213], DATA[16][197], DATA[16][181], DATA[16][141], DATA[16][125], DATA[16][109], DATA[16][93], DATA[16][61], DATA[16][45], DATA[16][29], DATA[16][13], DATA[16][315], DATA[16][299], DATA[16][283], DATA[16][267], DATA[16][235], DATA[16][219], DATA[16][203], DATA[16][187], DATA[16][147], DATA[16][131], DATA[16][115], DATA[16][99], DATA[16][67], DATA[16][51], DATA[16][35], DATA[16][19], DATA[16][308], DATA[16][292], DATA[16][276], DATA[16][260], DATA[16][228], DATA[16][212], DATA[16][196], DATA[16][180], DATA[16][140], DATA[16][124], DATA[16][108], DATA[16][92], DATA[16][60], DATA[16][44], DATA[16][28], DATA[16][12], DATA[15][319], DATA[15][303], DATA[15][287], DATA[15][271], DATA[15][239], DATA[15][223], DATA[15][207], DATA[15][191], DATA[15][151], DATA[15][135], DATA[15][119], DATA[15][103], DATA[15][71], DATA[15][55], DATA[15][39], DATA[15][23], DATA[15][304], DATA[15][288], DATA[15][272], DATA[15][256], DATA[15][224], DATA[15][208], DATA[15][192], DATA[15][176], DATA[15][136], DATA[15][120], DATA[15][104], DATA[15][88], DATA[15][56], DATA[15][40], DATA[15][24], DATA[15][8], DATA[15][318], DATA[15][302], DATA[15][286], DATA[15][270], DATA[15][238], DATA[15][222], DATA[15][206], DATA[15][190], DATA[15][150], DATA[15][134], DATA[15][118], DATA[15][102], DATA[15][70], DATA[15][54], DATA[15][38], DATA[15][22], DATA[15][305], DATA[15][289], DATA[15][273], DATA[15][257], DATA[15][225], DATA[15][209], DATA[15][193], DATA[15][177], DATA[15][137], DATA[15][121], DATA[15][105], DATA[15][89], DATA[15][57], DATA[15][41], DATA[15][25], DATA[15][9], DATA[15][317], DATA[15][301], DATA[15][285], DATA[15][269], DATA[15][237], DATA[15][221], DATA[15][205], DATA[15][189], DATA[15][149], DATA[15][133], DATA[15][117], DATA[15][101], DATA[15][69], DATA[15][53], DATA[15][37], DATA[15][21], DATA[15][306], DATA[15][290], DATA[15][274], DATA[15][258], DATA[15][226], DATA[15][210], DATA[15][194], DATA[15][178], DATA[15][138], DATA[15][122], DATA[15][106], DATA[15][90], DATA[15][58], DATA[15][42], DATA[15][26], DATA[15][10], DATA[15][316], DATA[15][300], DATA[15][284], DATA[15][268], DATA[15][236], DATA[15][220], DATA[15][204], DATA[15][188], DATA[15][148], DATA[15][132], DATA[15][116], DATA[15][100], DATA[15][68], DATA[15][52], DATA[15][36], DATA[15][20], DATA[15][307], DATA[15][291], DATA[15][275], DATA[15][259], DATA[15][227], DATA[15][211], DATA[15][195], DATA[15][179], DATA[15][139], DATA[15][123], DATA[15][107], DATA[15][91], DATA[15][59], DATA[15][43], DATA[15][27], DATA[15][11], DATA[15][312], DATA[15][296], DATA[15][280], DATA[15][264], DATA[15][232], DATA[15][216], DATA[15][200], DATA[15][184], DATA[15][144], DATA[15][128], DATA[15][112], DATA[15][96], DATA[15][64], DATA[15][48], DATA[15][32], DATA[15][16], DATA[15][311], DATA[15][295], DATA[15][279], DATA[15][263], DATA[15][231], DATA[15][215], DATA[15][199], DATA[15][183], DATA[15][143], DATA[15][127], DATA[15][111], DATA[15][95], DATA[15][63], DATA[15][47], DATA[15][31], DATA[15][15], DATA[15][313], DATA[15][297], DATA[15][281], DATA[15][265], DATA[15][233], DATA[15][217], DATA[15][201], DATA[15][185], DATA[15][145], DATA[15][129], DATA[15][113], DATA[15][97], DATA[15][65], DATA[15][49], DATA[15][33], DATA[15][17], DATA[15][310], DATA[15][294], DATA[15][278], DATA[15][262], DATA[15][230], DATA[15][214], DATA[15][198], DATA[15][182], DATA[15][142], DATA[15][126], DATA[15][110], DATA[15][94], DATA[15][62], DATA[15][46], DATA[15][30], DATA[15][14], DATA[15][314], DATA[15][298], DATA[15][282], DATA[15][266], DATA[15][234], DATA[15][218], DATA[15][202], DATA[15][186], DATA[15][146], DATA[15][130], DATA[15][114], DATA[15][98], DATA[15][66], DATA[15][50], DATA[15][34], DATA[15][18], DATA[15][309], DATA[15][293], DATA[15][277], DATA[15][261], DATA[15][229], DATA[15][213], DATA[15][197], DATA[15][181], DATA[15][141], DATA[15][125], DATA[15][109], DATA[15][93], DATA[15][61], DATA[15][45], DATA[15][29], DATA[15][13], DATA[15][315], DATA[15][299], DATA[15][283], DATA[15][267], DATA[15][235], DATA[15][219], DATA[15][203], DATA[15][187], DATA[15][147], DATA[15][131], DATA[15][115], DATA[15][99], DATA[15][67], DATA[15][51], DATA[15][35], DATA[15][19], DATA[15][308], DATA[15][292], DATA[15][276], DATA[15][260], DATA[15][228], DATA[15][212], DATA[15][196], DATA[15][180], DATA[15][140], DATA[15][124], DATA[15][108], DATA[15][92], DATA[15][60], DATA[15][44], DATA[15][28], DATA[15][12], DATA[14][319], DATA[14][303], DATA[14][287], DATA[14][271], DATA[14][239], DATA[14][223], DATA[14][207], DATA[14][191], DATA[14][151], DATA[14][135], DATA[14][119], DATA[14][103], DATA[14][71], DATA[14][55], DATA[14][39], DATA[14][23], DATA[14][304], DATA[14][288], DATA[14][272], DATA[14][256], DATA[14][224], DATA[14][208], DATA[14][192], DATA[14][176], DATA[14][136], DATA[14][120], DATA[14][104], DATA[14][88], DATA[14][56], DATA[14][40], DATA[14][24], DATA[14][8], DATA[14][318], DATA[14][302], DATA[14][286], DATA[14][270], DATA[14][238], DATA[14][222], DATA[14][206], DATA[14][190], DATA[14][150], DATA[14][134], DATA[14][118], DATA[14][102], DATA[14][70], DATA[14][54], DATA[14][38], DATA[14][22], DATA[14][305], DATA[14][289], DATA[14][273], DATA[14][257], DATA[14][225], DATA[14][209], DATA[14][193], DATA[14][177], DATA[14][137], DATA[14][121], DATA[14][105], DATA[14][89], DATA[14][57], DATA[14][41], DATA[14][25], DATA[14][9], DATA[14][317], DATA[14][301], DATA[14][285], DATA[14][269], DATA[14][237], DATA[14][221], DATA[14][205], DATA[14][189], DATA[14][149], DATA[14][133], DATA[14][117], DATA[14][101], DATA[14][69], DATA[14][53], DATA[14][37], DATA[14][21], DATA[14][306], DATA[14][290], DATA[14][274], DATA[14][258], DATA[14][226], DATA[14][210], DATA[14][194], DATA[14][178], DATA[14][138], DATA[14][122], DATA[14][106], DATA[14][90], DATA[14][58], DATA[14][42], DATA[14][26], DATA[14][10], DATA[14][316], DATA[14][300], DATA[14][284], DATA[14][268], DATA[14][236], DATA[14][220], DATA[14][204], DATA[14][188], DATA[14][148], DATA[14][132], DATA[14][116], DATA[14][100], DATA[14][68], DATA[14][52], DATA[14][36], DATA[14][20], DATA[14][307], DATA[14][291], DATA[14][275], DATA[14][259], DATA[14][227], DATA[14][211], DATA[14][195], DATA[14][179], DATA[14][139], DATA[14][123], DATA[14][107], DATA[14][91], DATA[14][59], DATA[14][43], DATA[14][27], DATA[14][11], DATA[14][312], DATA[14][296], DATA[14][280], DATA[14][264], DATA[14][232], DATA[14][216], DATA[14][200], DATA[14][184], DATA[14][144], DATA[14][128], DATA[14][112], DATA[14][96], DATA[14][64], DATA[14][48], DATA[14][32], DATA[14][16], DATA[14][311], DATA[14][295], DATA[14][279], DATA[14][263], DATA[14][231], DATA[14][215], DATA[14][199], DATA[14][183], DATA[14][143], DATA[14][127], DATA[14][111], DATA[14][95], DATA[14][63], DATA[14][47], DATA[14][31], DATA[14][15], DATA[14][313], DATA[14][297], DATA[14][281], DATA[14][265], DATA[14][233], DATA[14][217], DATA[14][201], DATA[14][185], DATA[14][145], DATA[14][129], DATA[14][113], DATA[14][97], DATA[14][65], DATA[14][49], DATA[14][33], DATA[14][17], DATA[14][310], DATA[14][294], DATA[14][278], DATA[14][262], DATA[14][230], DATA[14][214], DATA[14][198], DATA[14][182], DATA[14][142], DATA[14][126], DATA[14][110], DATA[14][94], DATA[14][62], DATA[14][46], DATA[14][30], DATA[14][14], DATA[14][314], DATA[14][298], DATA[14][282], DATA[14][266], DATA[14][234], DATA[14][218], DATA[14][202], DATA[14][186], DATA[14][146], DATA[14][130], DATA[14][114], DATA[14][98], DATA[14][66], DATA[14][50], DATA[14][34], DATA[14][18], DATA[14][309], DATA[14][293], DATA[14][277], DATA[14][261], DATA[14][229], DATA[14][213], DATA[14][197], DATA[14][181], DATA[14][141], DATA[14][125], DATA[14][109], DATA[14][93], DATA[14][61], DATA[14][45], DATA[14][29], DATA[14][13], DATA[14][315], DATA[14][299], DATA[14][283], DATA[14][267], DATA[14][235], DATA[14][219], DATA[14][203], DATA[14][187], DATA[14][147], DATA[14][131], DATA[14][115], DATA[14][99], DATA[14][67], DATA[14][51], DATA[14][35], DATA[14][19], DATA[14][308], DATA[14][292], DATA[14][276], DATA[14][260], DATA[14][228], DATA[14][212], DATA[14][196], DATA[14][180], DATA[14][140], DATA[14][124], DATA[14][108], DATA[14][92], DATA[14][60], DATA[14][44], DATA[14][28], DATA[14][12], DATA[13][319], DATA[13][303], DATA[13][287], DATA[13][271], DATA[13][239], DATA[13][223], DATA[13][207], DATA[13][191], DATA[13][151], DATA[13][135], DATA[13][119], DATA[13][103], DATA[13][71], DATA[13][55], DATA[13][39], DATA[13][23], DATA[13][304], DATA[13][288], DATA[13][272], DATA[13][256], DATA[13][224], DATA[13][208], DATA[13][192], DATA[13][176], DATA[13][136], DATA[13][120], DATA[13][104], DATA[13][88], DATA[13][56], DATA[13][40], DATA[13][24], DATA[13][8], DATA[13][318], DATA[13][302], DATA[13][286], DATA[13][270], DATA[13][238], DATA[13][222], DATA[13][206], DATA[13][190], DATA[13][150], DATA[13][134], DATA[13][118], DATA[13][102], DATA[13][70], DATA[13][54], DATA[13][38], DATA[13][22], DATA[13][305], DATA[13][289], DATA[13][273], DATA[13][257], DATA[13][225], DATA[13][209], DATA[13][193], DATA[13][177], DATA[13][137], DATA[13][121], DATA[13][105], DATA[13][89], DATA[13][57], DATA[13][41], DATA[13][25], DATA[13][9], DATA[13][317], DATA[13][301], DATA[13][285], DATA[13][269], DATA[13][237], DATA[13][221], DATA[13][205], DATA[13][189], DATA[13][149], DATA[13][133], DATA[13][117], DATA[13][101], DATA[13][69], DATA[13][53], DATA[13][37], DATA[13][21], DATA[13][306], DATA[13][290], DATA[13][274], DATA[13][258], DATA[13][226], DATA[13][210], DATA[13][194], DATA[13][178], DATA[13][138], DATA[13][122], DATA[13][106], DATA[13][90], DATA[13][58], DATA[13][42], DATA[13][26], DATA[13][10], DATA[13][316], DATA[13][300], DATA[13][284], DATA[13][268], DATA[13][236], DATA[13][220], DATA[13][204], DATA[13][188], DATA[13][148], DATA[13][132], DATA[13][116], DATA[13][100], DATA[13][68], DATA[13][52], DATA[13][36], DATA[13][20], DATA[13][307], DATA[13][291], DATA[13][275], DATA[13][259], DATA[13][227], DATA[13][211], DATA[13][195], DATA[13][179], DATA[13][139], DATA[13][123], DATA[13][107], DATA[13][91], DATA[13][59], DATA[13][43], DATA[13][27], DATA[13][11], DATA[13][312], DATA[13][296], DATA[13][280], DATA[13][264], DATA[13][232], DATA[13][216], DATA[13][200], DATA[13][184], DATA[13][144], DATA[13][128], DATA[13][112], DATA[13][96], DATA[13][64], DATA[13][48], DATA[13][32], DATA[13][16], DATA[13][311], DATA[13][295], DATA[13][279], DATA[13][263], DATA[13][231], DATA[13][215], DATA[13][199], DATA[13][183], DATA[13][143], DATA[13][127], DATA[13][111], DATA[13][95], DATA[13][63], DATA[13][47], DATA[13][31], DATA[13][15], DATA[13][313], DATA[13][297], DATA[13][281], DATA[13][265], DATA[13][233], DATA[13][217], DATA[13][201], DATA[13][185], DATA[13][145], DATA[13][129], DATA[13][113], DATA[13][97], DATA[13][65], DATA[13][49], DATA[13][33], DATA[13][17], DATA[13][310], DATA[13][294], DATA[13][278], DATA[13][262], DATA[13][230], DATA[13][214], DATA[13][198], DATA[13][182], DATA[13][142], DATA[13][126], DATA[13][110], DATA[13][94], DATA[13][62], DATA[13][46], DATA[13][30], DATA[13][14], DATA[13][314], DATA[13][298], DATA[13][282], DATA[13][266], DATA[13][234], DATA[13][218], DATA[13][202], DATA[13][186], DATA[13][146], DATA[13][130], DATA[13][114], DATA[13][98], DATA[13][66], DATA[13][50], DATA[13][34], DATA[13][18], DATA[13][309], DATA[13][293], DATA[13][277], DATA[13][261], DATA[13][229], DATA[13][213], DATA[13][197], DATA[13][181], DATA[13][141], DATA[13][125], DATA[13][109], DATA[13][93], DATA[13][61], DATA[13][45], DATA[13][29], DATA[13][13], DATA[13][315], DATA[13][299], DATA[13][283], DATA[13][267], DATA[13][235], DATA[13][219], DATA[13][203], DATA[13][187], DATA[13][147], DATA[13][131], DATA[13][115], DATA[13][99], DATA[13][67], DATA[13][51], DATA[13][35], DATA[13][19], DATA[13][308], DATA[13][292], DATA[13][276], DATA[13][260], DATA[13][228], DATA[13][212], DATA[13][196], DATA[13][180], DATA[13][140], DATA[13][124], DATA[13][108], DATA[13][92], DATA[13][60], DATA[13][44], DATA[13][28], DATA[13][12], DATA[12][319], DATA[12][303], DATA[12][287], DATA[12][271], DATA[12][239], DATA[12][223], DATA[12][207], DATA[12][191], DATA[12][151], DATA[12][135], DATA[12][119], DATA[12][103], DATA[12][71], DATA[12][55], DATA[12][39], DATA[12][23], DATA[12][304], DATA[12][288], DATA[12][272], DATA[12][256], DATA[12][224], DATA[12][208], DATA[12][192], DATA[12][176], DATA[12][136], DATA[12][120], DATA[12][104], DATA[12][88], DATA[12][56], DATA[12][40], DATA[12][24], DATA[12][8], DATA[12][318], DATA[12][302], DATA[12][286], DATA[12][270], DATA[12][238], DATA[12][222], DATA[12][206], DATA[12][190], DATA[12][150], DATA[12][134], DATA[12][118], DATA[12][102], DATA[12][70], DATA[12][54], DATA[12][38], DATA[12][22], DATA[12][305], DATA[12][289], DATA[12][273], DATA[12][257], DATA[12][225], DATA[12][209], DATA[12][193], DATA[12][177], DATA[12][137], DATA[12][121], DATA[12][105], DATA[12][89], DATA[12][57], DATA[12][41], DATA[12][25], DATA[12][9], DATA[12][317], DATA[12][301], DATA[12][285], DATA[12][269], DATA[12][237], DATA[12][221], DATA[12][205], DATA[12][189], DATA[12][149], DATA[12][133], DATA[12][117], DATA[12][101], DATA[12][69], DATA[12][53], DATA[12][37], DATA[12][21], DATA[12][306], DATA[12][290], DATA[12][274], DATA[12][258], DATA[12][226], DATA[12][210], DATA[12][194], DATA[12][178], DATA[12][138], DATA[12][122], DATA[12][106], DATA[12][90], DATA[12][58], DATA[12][42], DATA[12][26], DATA[12][10], DATA[12][316], DATA[12][300], DATA[12][284], DATA[12][268], DATA[12][236], DATA[12][220], DATA[12][204], DATA[12][188], DATA[12][148], DATA[12][132], DATA[12][116], DATA[12][100], DATA[12][68], DATA[12][52], DATA[12][36], DATA[12][20], DATA[12][307], DATA[12][291], DATA[12][275], DATA[12][259], DATA[12][227], DATA[12][211], DATA[12][195], DATA[12][179], DATA[12][139], DATA[12][123], DATA[12][107], DATA[12][91], DATA[12][59], DATA[12][43], DATA[12][27], DATA[12][11], DATA[12][312], DATA[12][296], DATA[12][280], DATA[12][264], DATA[12][232], DATA[12][216], DATA[12][200], DATA[12][184], DATA[12][144], DATA[12][128], DATA[12][112], DATA[12][96], DATA[12][64], DATA[12][48], DATA[12][32], DATA[12][16], DATA[12][311], DATA[12][295], DATA[12][279], DATA[12][263], DATA[12][231], DATA[12][215], DATA[12][199], DATA[12][183], DATA[12][143], DATA[12][127], DATA[12][111], DATA[12][95], DATA[12][63], DATA[12][47], DATA[12][31], DATA[12][15], DATA[12][313], DATA[12][297], DATA[12][281], DATA[12][265], DATA[12][233], DATA[12][217], DATA[12][201], DATA[12][185], DATA[12][145], DATA[12][129], DATA[12][113], DATA[12][97], DATA[12][65], DATA[12][49], DATA[12][33], DATA[12][17], DATA[12][310], DATA[12][294], DATA[12][278], DATA[12][262], DATA[12][230], DATA[12][214], DATA[12][198], DATA[12][182], DATA[12][142], DATA[12][126], DATA[12][110], DATA[12][94], DATA[12][62], DATA[12][46], DATA[12][30], DATA[12][14], DATA[12][314], DATA[12][298], DATA[12][282], DATA[12][266], DATA[12][234], DATA[12][218], DATA[12][202], DATA[12][186], DATA[12][146], DATA[12][130], DATA[12][114], DATA[12][98], DATA[12][66], DATA[12][50], DATA[12][34], DATA[12][18], DATA[12][309], DATA[12][293], DATA[12][277], DATA[12][261], DATA[12][229], DATA[12][213], DATA[12][197], DATA[12][181], DATA[12][141], DATA[12][125], DATA[12][109], DATA[12][93], DATA[12][61], DATA[12][45], DATA[12][29], DATA[12][13], DATA[12][315], DATA[12][299], DATA[12][283], DATA[12][267], DATA[12][235], DATA[12][219], DATA[12][203], DATA[12][187], DATA[12][147], DATA[12][131], DATA[12][115], DATA[12][99], DATA[12][67], DATA[12][51], DATA[12][35], DATA[12][19], DATA[12][308], DATA[12][292], DATA[12][276], DATA[12][260], DATA[12][228], DATA[12][212], DATA[12][196], DATA[12][180], DATA[12][140], DATA[12][124], DATA[12][108], DATA[12][92], DATA[12][60], DATA[12][44], DATA[12][28], DATA[12][12], DATA[11][319], DATA[11][303], DATA[11][287], DATA[11][271], DATA[11][239], DATA[11][223], DATA[11][207], DATA[11][191], DATA[11][151], DATA[11][135], DATA[11][119], DATA[11][103], DATA[11][71], DATA[11][55], DATA[11][39], DATA[11][23], DATA[11][304], DATA[11][288], DATA[11][272], DATA[11][256], DATA[11][224], DATA[11][208], DATA[11][192], DATA[11][176], DATA[11][136], DATA[11][120], DATA[11][104], DATA[11][88], DATA[11][56], DATA[11][40], DATA[11][24], DATA[11][8], DATA[11][318], DATA[11][302], DATA[11][286], DATA[11][270], DATA[11][238], DATA[11][222], DATA[11][206], DATA[11][190], DATA[11][150], DATA[11][134], DATA[11][118], DATA[11][102], DATA[11][70], DATA[11][54], DATA[11][38], DATA[11][22], DATA[11][305], DATA[11][289], DATA[11][273], DATA[11][257], DATA[11][225], DATA[11][209], DATA[11][193], DATA[11][177], DATA[11][137], DATA[11][121], DATA[11][105], DATA[11][89], DATA[11][57], DATA[11][41], DATA[11][25], DATA[11][9], DATA[11][317], DATA[11][301], DATA[11][285], DATA[11][269], DATA[11][237], DATA[11][221], DATA[11][205], DATA[11][189], DATA[11][149], DATA[11][133], DATA[11][117], DATA[11][101], DATA[11][69], DATA[11][53], DATA[11][37], DATA[11][21], DATA[11][306], DATA[11][290], DATA[11][274], DATA[11][258], DATA[11][226], DATA[11][210], DATA[11][194], DATA[11][178], DATA[11][138], DATA[11][122], DATA[11][106], DATA[11][90], DATA[11][58], DATA[11][42], DATA[11][26], DATA[11][10], DATA[11][316], DATA[11][300], DATA[11][284], DATA[11][268], DATA[11][236], DATA[11][220], DATA[11][204], DATA[11][188], DATA[11][148], DATA[11][132], DATA[11][116], DATA[11][100], DATA[11][68], DATA[11][52], DATA[11][36], DATA[11][20], DATA[11][307], DATA[11][291], DATA[11][275], DATA[11][259], DATA[11][227], DATA[11][211], DATA[11][195], DATA[11][179], DATA[11][139], DATA[11][123], DATA[11][107], DATA[11][91], DATA[11][59], DATA[11][43], DATA[11][27], DATA[11][11], DATA[11][312], DATA[11][296], DATA[11][280], DATA[11][264], DATA[11][232], DATA[11][216], DATA[11][200], DATA[11][184], DATA[11][144], DATA[11][128], DATA[11][112], DATA[11][96], DATA[11][64], DATA[11][48], DATA[11][32], DATA[11][16], DATA[11][311], DATA[11][295], DATA[11][279], DATA[11][263], DATA[11][231], DATA[11][215], DATA[11][199], DATA[11][183], DATA[11][143], DATA[11][127], DATA[11][111], DATA[11][95], DATA[11][63], DATA[11][47], DATA[11][31], DATA[11][15], DATA[11][313], DATA[11][297], DATA[11][281], DATA[11][265], DATA[11][233], DATA[11][217], DATA[11][201], DATA[11][185], DATA[11][145], DATA[11][129], DATA[11][113], DATA[11][97], DATA[11][65], DATA[11][49], DATA[11][33], DATA[11][17], DATA[11][310], DATA[11][294], DATA[11][278], DATA[11][262], DATA[11][230], DATA[11][214], DATA[11][198], DATA[11][182], DATA[11][142], DATA[11][126], DATA[11][110], DATA[11][94], DATA[11][62], DATA[11][46], DATA[11][30], DATA[11][14], DATA[11][314], DATA[11][298], DATA[11][282], DATA[11][266], DATA[11][234], DATA[11][218], DATA[11][202], DATA[11][186], DATA[11][146], DATA[11][130], DATA[11][114], DATA[11][98], DATA[11][66], DATA[11][50], DATA[11][34], DATA[11][18], DATA[11][309], DATA[11][293], DATA[11][277], DATA[11][261], DATA[11][229], DATA[11][213], DATA[11][197], DATA[11][181], DATA[11][141], DATA[11][125], DATA[11][109], DATA[11][93], DATA[11][61], DATA[11][45], DATA[11][29], DATA[11][13], DATA[11][315], DATA[11][299], DATA[11][283], DATA[11][267], DATA[11][235], DATA[11][219], DATA[11][203], DATA[11][187], DATA[11][147], DATA[11][131], DATA[11][115], DATA[11][99], DATA[11][67], DATA[11][51], DATA[11][35], DATA[11][19], DATA[11][308], DATA[11][292], DATA[11][276], DATA[11][260], DATA[11][228], DATA[11][212], DATA[11][196], DATA[11][180], DATA[11][140], DATA[11][124], DATA[11][108], DATA[11][92], DATA[11][60], DATA[11][44], DATA[11][28], DATA[11][12], DATA[10][319], DATA[10][303], DATA[10][287], DATA[10][271], DATA[10][239], DATA[10][223], DATA[10][207], DATA[10][191], DATA[10][151], DATA[10][135], DATA[10][119], DATA[10][103], DATA[10][71], DATA[10][55], DATA[10][39], DATA[10][23], DATA[10][304], DATA[10][288], DATA[10][272], DATA[10][256], DATA[10][224], DATA[10][208], DATA[10][192], DATA[10][176], DATA[10][136], DATA[10][120], DATA[10][104], DATA[10][88], DATA[10][56], DATA[10][40], DATA[10][24], DATA[10][8], DATA[10][318], DATA[10][302], DATA[10][286], DATA[10][270], DATA[10][238], DATA[10][222], DATA[10][206], DATA[10][190], DATA[10][150], DATA[10][134], DATA[10][118], DATA[10][102], DATA[10][70], DATA[10][54], DATA[10][38], DATA[10][22], DATA[10][305], DATA[10][289], DATA[10][273], DATA[10][257], DATA[10][225], DATA[10][209], DATA[10][193], DATA[10][177], DATA[10][137], DATA[10][121], DATA[10][105], DATA[10][89], DATA[10][57], DATA[10][41], DATA[10][25], DATA[10][9], DATA[10][317], DATA[10][301], DATA[10][285], DATA[10][269], DATA[10][237], DATA[10][221], DATA[10][205], DATA[10][189], DATA[10][149], DATA[10][133], DATA[10][117], DATA[10][101], DATA[10][69], DATA[10][53], DATA[10][37], DATA[10][21], DATA[10][306], DATA[10][290], DATA[10][274], DATA[10][258], DATA[10][226], DATA[10][210], DATA[10][194], DATA[10][178], DATA[10][138], DATA[10][122], DATA[10][106], DATA[10][90], DATA[10][58], DATA[10][42], DATA[10][26], DATA[10][10], DATA[10][316], DATA[10][300], DATA[10][284], DATA[10][268], DATA[10][236], DATA[10][220], DATA[10][204], DATA[10][188], DATA[10][148], DATA[10][132], DATA[10][116], DATA[10][100], DATA[10][68], DATA[10][52], DATA[10][36], DATA[10][20], DATA[10][307], DATA[10][291], DATA[10][275], DATA[10][259], DATA[10][227], DATA[10][211], DATA[10][195], DATA[10][179], DATA[10][139], DATA[10][123], DATA[10][107], DATA[10][91], DATA[10][59], DATA[10][43], DATA[10][27], DATA[10][11], DATA[10][312], DATA[10][296], DATA[10][280], DATA[10][264], DATA[10][232], DATA[10][216], DATA[10][200], DATA[10][184], DATA[10][144], DATA[10][128], DATA[10][112], DATA[10][96], DATA[10][64], DATA[10][48], DATA[10][32], DATA[10][16], DATA[10][311], DATA[10][295], DATA[10][279], DATA[10][263], DATA[10][231], DATA[10][215], DATA[10][199], DATA[10][183], DATA[10][143], DATA[10][127], DATA[10][111], DATA[10][95], DATA[10][63], DATA[10][47], DATA[10][31], DATA[10][15], DATA[10][313], DATA[10][297], DATA[10][281], DATA[10][265], DATA[10][233], DATA[10][217], DATA[10][201], DATA[10][185], DATA[10][145], DATA[10][129], DATA[10][113], DATA[10][97], DATA[10][65], DATA[10][49], DATA[10][33], DATA[10][17], DATA[10][310], DATA[10][294], DATA[10][278], DATA[10][262], DATA[10][230], DATA[10][214], DATA[10][198], DATA[10][182], DATA[10][142], DATA[10][126], DATA[10][110], DATA[10][94], DATA[10][62], DATA[10][46], DATA[10][30], DATA[10][14], DATA[10][314], DATA[10][298], DATA[10][282], DATA[10][266], DATA[10][234], DATA[10][218], DATA[10][202], DATA[10][186], DATA[10][146], DATA[10][130], DATA[10][114], DATA[10][98], DATA[10][66], DATA[10][50], DATA[10][34], DATA[10][18], DATA[10][309], DATA[10][293], DATA[10][277], DATA[10][261], DATA[10][229], DATA[10][213], DATA[10][197], DATA[10][181], DATA[10][141], DATA[10][125], DATA[10][109], DATA[10][93], DATA[10][61], DATA[10][45], DATA[10][29], DATA[10][13], DATA[10][315], DATA[10][299], DATA[10][283], DATA[10][267], DATA[10][235], DATA[10][219], DATA[10][203], DATA[10][187], DATA[10][147], DATA[10][131], DATA[10][115], DATA[10][99], DATA[10][67], DATA[10][51], DATA[10][35], DATA[10][19], DATA[10][308], DATA[10][292], DATA[10][276], DATA[10][260], DATA[10][228], DATA[10][212], DATA[10][196], DATA[10][180], DATA[10][140], DATA[10][124], DATA[10][108], DATA[10][92], DATA[10][60], DATA[10][44], DATA[10][28], DATA[10][12], DATA[9][319], DATA[9][303], DATA[9][287], DATA[9][271], DATA[9][239], DATA[9][223], DATA[9][207], DATA[9][191], DATA[9][151], DATA[9][135], DATA[9][119], DATA[9][103], DATA[9][71], DATA[9][55], DATA[9][39], DATA[9][23], DATA[9][304], DATA[9][288], DATA[9][272], DATA[9][256], DATA[9][224], DATA[9][208], DATA[9][192], DATA[9][176], DATA[9][136], DATA[9][120], DATA[9][104], DATA[9][88], DATA[9][56], DATA[9][40], DATA[9][24], DATA[9][8], DATA[9][318], DATA[9][302], DATA[9][286], DATA[9][270], DATA[9][238], DATA[9][222], DATA[9][206], DATA[9][190], DATA[9][150], DATA[9][134], DATA[9][118], DATA[9][102], DATA[9][70], DATA[9][54], DATA[9][38], DATA[9][22], DATA[9][305], DATA[9][289], DATA[9][273], DATA[9][257], DATA[9][225], DATA[9][209], DATA[9][193], DATA[9][177], DATA[9][137], DATA[9][121], DATA[9][105], DATA[9][89], DATA[9][57], DATA[9][41], DATA[9][25], DATA[9][9], DATA[9][317], DATA[9][301], DATA[9][285], DATA[9][269], DATA[9][237], DATA[9][221], DATA[9][205], DATA[9][189], DATA[9][149], DATA[9][133], DATA[9][117], DATA[9][101], DATA[9][69], DATA[9][53], DATA[9][37], DATA[9][21], DATA[9][306], DATA[9][290], DATA[9][274], DATA[9][258], DATA[9][226], DATA[9][210], DATA[9][194], DATA[9][178], DATA[9][138], DATA[9][122], DATA[9][106], DATA[9][90], DATA[9][58], DATA[9][42], DATA[9][26], DATA[9][10], DATA[9][316], DATA[9][300], DATA[9][284], DATA[9][268], DATA[9][236], DATA[9][220], DATA[9][204], DATA[9][188], DATA[9][148], DATA[9][132], DATA[9][116], DATA[9][100], DATA[9][68], DATA[9][52], DATA[9][36], DATA[9][20], DATA[9][307], DATA[9][291], DATA[9][275], DATA[9][259], DATA[9][227], DATA[9][211], DATA[9][195], DATA[9][179], DATA[9][139], DATA[9][123], DATA[9][107], DATA[9][91], DATA[9][59], DATA[9][43], DATA[9][27], DATA[9][11], DATA[9][312], DATA[9][296], DATA[9][280], DATA[9][264], DATA[9][232], DATA[9][216], DATA[9][200], DATA[9][184], DATA[9][144], DATA[9][128], DATA[9][112], DATA[9][96], DATA[9][64], DATA[9][48], DATA[9][32], DATA[9][16], DATA[9][311], DATA[9][295], DATA[9][279], DATA[9][263], DATA[9][231], DATA[9][215], DATA[9][199], DATA[9][183], DATA[9][143], DATA[9][127], DATA[9][111], DATA[9][95], DATA[9][63], DATA[9][47], DATA[9][31], DATA[9][15], DATA[9][313], DATA[9][297], DATA[9][281], DATA[9][265], DATA[9][233], DATA[9][217], DATA[9][201], DATA[9][185], DATA[9][145], DATA[9][129], DATA[9][113], DATA[9][97], DATA[9][65], DATA[9][49], DATA[9][33], DATA[9][17], DATA[9][310], DATA[9][294], DATA[9][278], DATA[9][262], DATA[9][230], DATA[9][214], DATA[9][198], DATA[9][182], DATA[9][142], DATA[9][126], DATA[9][110], DATA[9][94], DATA[9][62], DATA[9][46], DATA[9][30], DATA[9][14], DATA[9][314], DATA[9][298], DATA[9][282], DATA[9][266], DATA[9][234], DATA[9][218], DATA[9][202], DATA[9][186], DATA[9][146], DATA[9][130], DATA[9][114], DATA[9][98], DATA[9][66], DATA[9][50], DATA[9][34], DATA[9][18], DATA[9][309], DATA[9][293], DATA[9][277], DATA[9][261], DATA[9][229], DATA[9][213], DATA[9][197], DATA[9][181], DATA[9][141], DATA[9][125], DATA[9][109], DATA[9][93], DATA[9][61], DATA[9][45], DATA[9][29], DATA[9][13], DATA[9][315], DATA[9][299], DATA[9][283], DATA[9][267], DATA[9][235], DATA[9][219], DATA[9][203], DATA[9][187], DATA[9][147], DATA[9][131], DATA[9][115], DATA[9][99], DATA[9][67], DATA[9][51], DATA[9][35], DATA[9][19], DATA[9][308], DATA[9][292], DATA[9][276], DATA[9][260], DATA[9][228], DATA[9][212], DATA[9][196], DATA[9][180], DATA[9][140], DATA[9][124], DATA[9][108], DATA[9][92], DATA[9][60], DATA[9][44], DATA[9][28], DATA[9][12], DATA[8][319], DATA[8][303], DATA[8][287], DATA[8][271], DATA[8][239], DATA[8][223], DATA[8][207], DATA[8][191], DATA[8][151], DATA[8][135], DATA[8][119], DATA[8][103], DATA[8][71], DATA[8][55], DATA[8][39], DATA[8][23], DATA[8][304], DATA[8][288], DATA[8][272], DATA[8][256], DATA[8][224], DATA[8][208], DATA[8][192], DATA[8][176], DATA[8][136], DATA[8][120], DATA[8][104], DATA[8][88], DATA[8][56], DATA[8][40], DATA[8][24], DATA[8][8], DATA[8][318], DATA[8][302], DATA[8][286], DATA[8][270], DATA[8][238], DATA[8][222], DATA[8][206], DATA[8][190], DATA[8][150], DATA[8][134], DATA[8][118], DATA[8][102], DATA[8][70], DATA[8][54], DATA[8][38], DATA[8][22], DATA[8][305], DATA[8][289], DATA[8][273], DATA[8][257], DATA[8][225], DATA[8][209], DATA[8][193], DATA[8][177], DATA[8][137], DATA[8][121], DATA[8][105], DATA[8][89], DATA[8][57], DATA[8][41], DATA[8][25], DATA[8][9], DATA[8][317], DATA[8][301], DATA[8][285], DATA[8][269], DATA[8][237], DATA[8][221], DATA[8][205], DATA[8][189], DATA[8][149], DATA[8][133], DATA[8][117], DATA[8][101], DATA[8][69], DATA[8][53], DATA[8][37], DATA[8][21], DATA[8][306], DATA[8][290], DATA[8][274], DATA[8][258], DATA[8][226], DATA[8][210], DATA[8][194], DATA[8][178], DATA[8][138], DATA[8][122], DATA[8][106], DATA[8][90], DATA[8][58], DATA[8][42], DATA[8][26], DATA[8][10], DATA[8][316], DATA[8][300], DATA[8][284], DATA[8][268], DATA[8][236], DATA[8][220], DATA[8][204], DATA[8][188], DATA[8][148], DATA[8][132], DATA[8][116], DATA[8][100], DATA[8][68], DATA[8][52], DATA[8][36], DATA[8][20], DATA[8][307], DATA[8][291], DATA[8][275], DATA[8][259], DATA[8][227], DATA[8][211], DATA[8][195], DATA[8][179], DATA[8][139], DATA[8][123], DATA[8][107], DATA[8][91], DATA[8][59], DATA[8][43], DATA[8][27], DATA[8][11], DATA[8][312], DATA[8][296], DATA[8][280], DATA[8][264], DATA[8][232], DATA[8][216], DATA[8][200], DATA[8][184], DATA[8][144], DATA[8][128], DATA[8][112], DATA[8][96], DATA[8][64], DATA[8][48], DATA[8][32], DATA[8][16], DATA[8][311], DATA[8][295], DATA[8][279], DATA[8][263], DATA[8][231], DATA[8][215], DATA[8][199], DATA[8][183], DATA[8][143], DATA[8][127], DATA[8][111], DATA[8][95], DATA[8][63], DATA[8][47], DATA[8][31], DATA[8][15], DATA[8][313], DATA[8][297], DATA[8][281], DATA[8][265], DATA[8][233], DATA[8][217], DATA[8][201], DATA[8][185], DATA[8][145], DATA[8][129], DATA[8][113], DATA[8][97], DATA[8][65], DATA[8][49], DATA[8][33], DATA[8][17], DATA[8][310], DATA[8][294], DATA[8][278], DATA[8][262], DATA[8][230], DATA[8][214], DATA[8][198], DATA[8][182], DATA[8][142], DATA[8][126], DATA[8][110], DATA[8][94], DATA[8][62], DATA[8][46], DATA[8][30], DATA[8][14], DATA[8][314], DATA[8][298], DATA[8][282], DATA[8][266], DATA[8][234], DATA[8][218], DATA[8][202], DATA[8][186], DATA[8][146], DATA[8][130], DATA[8][114], DATA[8][98], DATA[8][66], DATA[8][50], DATA[8][34], DATA[8][18], DATA[8][309], DATA[8][293], DATA[8][277], DATA[8][261], DATA[8][229], DATA[8][213], DATA[8][197], DATA[8][181], DATA[8][141], DATA[8][125], DATA[8][109], DATA[8][93], DATA[8][61], DATA[8][45], DATA[8][29], DATA[8][13], DATA[8][315], DATA[8][299], DATA[8][283], DATA[8][267], DATA[8][235], DATA[8][219], DATA[8][203], DATA[8][187], DATA[8][147], DATA[8][131], DATA[8][115], DATA[8][99], DATA[8][67], DATA[8][51], DATA[8][35], DATA[8][19], DATA[8][308], DATA[8][292], DATA[8][276], DATA[8][260], DATA[8][228], DATA[8][212], DATA[8][196], DATA[8][180], DATA[8][140], DATA[8][124], DATA[8][108], DATA[8][92], DATA[8][60], DATA[8][44], DATA[8][28], DATA[8][12], DATA[7][319], DATA[7][303], DATA[7][287], DATA[7][271], DATA[7][239], DATA[7][223], DATA[7][207], DATA[7][191], DATA[7][151], DATA[7][135], DATA[7][119], DATA[7][103], DATA[7][71], DATA[7][55], DATA[7][39], DATA[7][23], DATA[7][304], DATA[7][288], DATA[7][272], DATA[7][256], DATA[7][224], DATA[7][208], DATA[7][192], DATA[7][176], DATA[7][136], DATA[7][120], DATA[7][104], DATA[7][88], DATA[7][56], DATA[7][40], DATA[7][24], DATA[7][8], DATA[7][318], DATA[7][302], DATA[7][286], DATA[7][270], DATA[7][238], DATA[7][222], DATA[7][206], DATA[7][190], DATA[7][150], DATA[7][134], DATA[7][118], DATA[7][102], DATA[7][70], DATA[7][54], DATA[7][38], DATA[7][22], DATA[7][305], DATA[7][289], DATA[7][273], DATA[7][257], DATA[7][225], DATA[7][209], DATA[7][193], DATA[7][177], DATA[7][137], DATA[7][121], DATA[7][105], DATA[7][89], DATA[7][57], DATA[7][41], DATA[7][25], DATA[7][9], DATA[7][317], DATA[7][301], DATA[7][285], DATA[7][269], DATA[7][237], DATA[7][221], DATA[7][205], DATA[7][189], DATA[7][149], DATA[7][133], DATA[7][117], DATA[7][101], DATA[7][69], DATA[7][53], DATA[7][37], DATA[7][21], DATA[7][306], DATA[7][290], DATA[7][274], DATA[7][258], DATA[7][226], DATA[7][210], DATA[7][194], DATA[7][178], DATA[7][138], DATA[7][122], DATA[7][106], DATA[7][90], DATA[7][58], DATA[7][42], DATA[7][26], DATA[7][10], DATA[7][316], DATA[7][300], DATA[7][284], DATA[7][268], DATA[7][236], DATA[7][220], DATA[7][204], DATA[7][188], DATA[7][148], DATA[7][132], DATA[7][116], DATA[7][100], DATA[7][68], DATA[7][52], DATA[7][36], DATA[7][20], DATA[7][307], DATA[7][291], DATA[7][275], DATA[7][259], DATA[7][227], DATA[7][211], DATA[7][195], DATA[7][179], DATA[7][139], DATA[7][123], DATA[7][107], DATA[7][91], DATA[7][59], DATA[7][43], DATA[7][27], DATA[7][11], DATA[7][312], DATA[7][296], DATA[7][280], DATA[7][264], DATA[7][232], DATA[7][216], DATA[7][200], DATA[7][184], DATA[7][144], DATA[7][128], DATA[7][112], DATA[7][96], DATA[7][64], DATA[7][48], DATA[7][32], DATA[7][16], DATA[7][311], DATA[7][295], DATA[7][279], DATA[7][263], DATA[7][231], DATA[7][215], DATA[7][199], DATA[7][183], DATA[7][143], DATA[7][127], DATA[7][111], DATA[7][95], DATA[7][63], DATA[7][47], DATA[7][31], DATA[7][15], DATA[7][313], DATA[7][297], DATA[7][281], DATA[7][265], DATA[7][233], DATA[7][217], DATA[7][201], DATA[7][185], DATA[7][145], DATA[7][129], DATA[7][113], DATA[7][97], DATA[7][65], DATA[7][49], DATA[7][33], DATA[7][17], DATA[7][310], DATA[7][294], DATA[7][278], DATA[7][262], DATA[7][230], DATA[7][214], DATA[7][198], DATA[7][182], DATA[7][142], DATA[7][126], DATA[7][110], DATA[7][94], DATA[7][62], DATA[7][46], DATA[7][30], DATA[7][14], DATA[7][314], DATA[7][298], DATA[7][282], DATA[7][266], DATA[7][234], DATA[7][218], DATA[7][202], DATA[7][186], DATA[7][146], DATA[7][130], DATA[7][114], DATA[7][98], DATA[7][66], DATA[7][50], DATA[7][34], DATA[7][18], DATA[7][309], DATA[7][293], DATA[7][277], DATA[7][261], DATA[7][229], DATA[7][213], DATA[7][197], DATA[7][181], DATA[7][141], DATA[7][125], DATA[7][109], DATA[7][93], DATA[7][61], DATA[7][45], DATA[7][29], DATA[7][13], DATA[7][315], DATA[7][299], DATA[7][283], DATA[7][267], DATA[7][235], DATA[7][219], DATA[7][203], DATA[7][187], DATA[7][147], DATA[7][131], DATA[7][115], DATA[7][99], DATA[7][67], DATA[7][51], DATA[7][35], DATA[7][19], DATA[7][308], DATA[7][292], DATA[7][276], DATA[7][260], DATA[7][228], DATA[7][212], DATA[7][196], DATA[7][180], DATA[7][140], DATA[7][124], DATA[7][108], DATA[7][92], DATA[7][60], DATA[7][44], DATA[7][28], DATA[7][12], DATA[6][319], DATA[6][303], DATA[6][287], DATA[6][271], DATA[6][239], DATA[6][223], DATA[6][207], DATA[6][191], DATA[6][151], DATA[6][135], DATA[6][119], DATA[6][103], DATA[6][71], DATA[6][55], DATA[6][39], DATA[6][23], DATA[6][304], DATA[6][288], DATA[6][272], DATA[6][256], DATA[6][224], DATA[6][208], DATA[6][192], DATA[6][176], DATA[6][136], DATA[6][120], DATA[6][104], DATA[6][88], DATA[6][56], DATA[6][40], DATA[6][24], DATA[6][8], DATA[6][318], DATA[6][302], DATA[6][286], DATA[6][270], DATA[6][238], DATA[6][222], DATA[6][206], DATA[6][190], DATA[6][150], DATA[6][134], DATA[6][118], DATA[6][102], DATA[6][70], DATA[6][54], DATA[6][38], DATA[6][22], DATA[6][305], DATA[6][289], DATA[6][273], DATA[6][257], DATA[6][225], DATA[6][209], DATA[6][193], DATA[6][177], DATA[6][137], DATA[6][121], DATA[6][105], DATA[6][89], DATA[6][57], DATA[6][41], DATA[6][25], DATA[6][9], DATA[6][317], DATA[6][301], DATA[6][285], DATA[6][269], DATA[6][237], DATA[6][221], DATA[6][205], DATA[6][189], DATA[6][149], DATA[6][133], DATA[6][117], DATA[6][101], DATA[6][69], DATA[6][53], DATA[6][37], DATA[6][21], DATA[6][306], DATA[6][290], DATA[6][274], DATA[6][258], DATA[6][226], DATA[6][210], DATA[6][194], DATA[6][178], DATA[6][138], DATA[6][122], DATA[6][106], DATA[6][90], DATA[6][58], DATA[6][42], DATA[6][26], DATA[6][10], DATA[6][316], DATA[6][300], DATA[6][284], DATA[6][268], DATA[6][236], DATA[6][220], DATA[6][204], DATA[6][188], DATA[6][148], DATA[6][132], DATA[6][116], DATA[6][100], DATA[6][68], DATA[6][52], DATA[6][36], DATA[6][20], DATA[6][307], DATA[6][291], DATA[6][275], DATA[6][259], DATA[6][227], DATA[6][211], DATA[6][195], DATA[6][179], DATA[6][139], DATA[6][123], DATA[6][107], DATA[6][91], DATA[6][59], DATA[6][43], DATA[6][27], DATA[6][11], DATA[6][312], DATA[6][296], DATA[6][280], DATA[6][264], DATA[6][232], DATA[6][216], DATA[6][200], DATA[6][184], DATA[6][144], DATA[6][128], DATA[6][112], DATA[6][96], DATA[6][64], DATA[6][48], DATA[6][32], DATA[6][16], DATA[6][311], DATA[6][295], DATA[6][279], DATA[6][263], DATA[6][231], DATA[6][215], DATA[6][199], DATA[6][183], DATA[6][143], DATA[6][127], DATA[6][111], DATA[6][95], DATA[6][63], DATA[6][47], DATA[6][31], DATA[6][15], DATA[6][313], DATA[6][297], DATA[6][281], DATA[6][265], DATA[6][233], DATA[6][217], DATA[6][201], DATA[6][185], DATA[6][145], DATA[6][129], DATA[6][113], DATA[6][97], DATA[6][65], DATA[6][49], DATA[6][33], DATA[6][17], DATA[6][310], DATA[6][294], DATA[6][278], DATA[6][262], DATA[6][230], DATA[6][214], DATA[6][198], DATA[6][182], DATA[6][142], DATA[6][126], DATA[6][110], DATA[6][94], DATA[6][62], DATA[6][46], DATA[6][30], DATA[6][14], DATA[6][314], DATA[6][298], DATA[6][282], DATA[6][266], DATA[6][234], DATA[6][218], DATA[6][202], DATA[6][186], DATA[6][146], DATA[6][130], DATA[6][114], DATA[6][98], DATA[6][66], DATA[6][50], DATA[6][34], DATA[6][18], DATA[6][309], DATA[6][293], DATA[6][277], DATA[6][261], DATA[6][229], DATA[6][213], DATA[6][197], DATA[6][181], DATA[6][141], DATA[6][125], DATA[6][109], DATA[6][93], DATA[6][61], DATA[6][45], DATA[6][29], DATA[6][13], DATA[6][315], DATA[6][299], DATA[6][283], DATA[6][267], DATA[6][235], DATA[6][219], DATA[6][203], DATA[6][187], DATA[6][147], DATA[6][131], DATA[6][115], DATA[6][99], DATA[6][67], DATA[6][51], DATA[6][35], DATA[6][19], DATA[6][308], DATA[6][292], DATA[6][276], DATA[6][260], DATA[6][228], DATA[6][212], DATA[6][196], DATA[6][180], DATA[6][140], DATA[6][124], DATA[6][108], DATA[6][92], DATA[6][60], DATA[6][44], DATA[6][28], DATA[6][12], DATA[5][319], DATA[5][303], DATA[5][287], DATA[5][271], DATA[5][239], DATA[5][223], DATA[5][207], DATA[5][191], DATA[5][151], DATA[5][135], DATA[5][119], DATA[5][103], DATA[5][71], DATA[5][55], DATA[5][39], DATA[5][23], DATA[5][304], DATA[5][288], DATA[5][272], DATA[5][256], DATA[5][224], DATA[5][208], DATA[5][192], DATA[5][176], DATA[5][136], DATA[5][120], DATA[5][104], DATA[5][88], DATA[5][56], DATA[5][40], DATA[5][24], DATA[5][8], DATA[5][318], DATA[5][302], DATA[5][286], DATA[5][270], DATA[5][238], DATA[5][222], DATA[5][206], DATA[5][190], DATA[5][150], DATA[5][134], DATA[5][118], DATA[5][102], DATA[5][70], DATA[5][54], DATA[5][38], DATA[5][22], DATA[5][305], DATA[5][289], DATA[5][273], DATA[5][257], DATA[5][225], DATA[5][209], DATA[5][193], DATA[5][177], DATA[5][137], DATA[5][121], DATA[5][105], DATA[5][89], DATA[5][57], DATA[5][41], DATA[5][25], DATA[5][9], DATA[5][317], DATA[5][301], DATA[5][285], DATA[5][269], DATA[5][237], DATA[5][221], DATA[5][205], DATA[5][189], DATA[5][149], DATA[5][133], DATA[5][117], DATA[5][101], DATA[5][69], DATA[5][53], DATA[5][37], DATA[5][21], DATA[5][306], DATA[5][290], DATA[5][274], DATA[5][258], DATA[5][226], DATA[5][210], DATA[5][194], DATA[5][178], DATA[5][138], DATA[5][122], DATA[5][106], DATA[5][90], DATA[5][58], DATA[5][42], DATA[5][26], DATA[5][10], DATA[5][316], DATA[5][300], DATA[5][284], DATA[5][268], DATA[5][236], DATA[5][220], DATA[5][204], DATA[5][188], DATA[5][148], DATA[5][132], DATA[5][116], DATA[5][100], DATA[5][68], DATA[5][52], DATA[5][36], DATA[5][20], DATA[5][307], DATA[5][291], DATA[5][275], DATA[5][259], DATA[5][227], DATA[5][211], DATA[5][195], DATA[5][179], DATA[5][139], DATA[5][123], DATA[5][107], DATA[5][91], DATA[5][59], DATA[5][43], DATA[5][27], DATA[5][11], DATA[5][312], DATA[5][296], DATA[5][280], DATA[5][264], DATA[5][232], DATA[5][216], DATA[5][200], DATA[5][184], DATA[5][144], DATA[5][128], DATA[5][112], DATA[5][96], DATA[5][64], DATA[5][48], DATA[5][32], DATA[5][16], DATA[5][311], DATA[5][295], DATA[5][279], DATA[5][263], DATA[5][231], DATA[5][215], DATA[5][199], DATA[5][183], DATA[5][143], DATA[5][127], DATA[5][111], DATA[5][95], DATA[5][63], DATA[5][47], DATA[5][31], DATA[5][15], DATA[5][313], DATA[5][297], DATA[5][281], DATA[5][265], DATA[5][233], DATA[5][217], DATA[5][201], DATA[5][185], DATA[5][145], DATA[5][129], DATA[5][113], DATA[5][97], DATA[5][65], DATA[5][49], DATA[5][33], DATA[5][17], DATA[5][310], DATA[5][294], DATA[5][278], DATA[5][262], DATA[5][230], DATA[5][214], DATA[5][198], DATA[5][182], DATA[5][142], DATA[5][126], DATA[5][110], DATA[5][94], DATA[5][62], DATA[5][46], DATA[5][30], DATA[5][14], DATA[5][314], DATA[5][298], DATA[5][282], DATA[5][266], DATA[5][234], DATA[5][218], DATA[5][202], DATA[5][186], DATA[5][146], DATA[5][130], DATA[5][114], DATA[5][98], DATA[5][66], DATA[5][50], DATA[5][34], DATA[5][18], DATA[5][309], DATA[5][293], DATA[5][277], DATA[5][261], DATA[5][229], DATA[5][213], DATA[5][197], DATA[5][181], DATA[5][141], DATA[5][125], DATA[5][109], DATA[5][93], DATA[5][61], DATA[5][45], DATA[5][29], DATA[5][13], DATA[5][315], DATA[5][299], DATA[5][283], DATA[5][267], DATA[5][235], DATA[5][219], DATA[5][203], DATA[5][187], DATA[5][147], DATA[5][131], DATA[5][115], DATA[5][99], DATA[5][67], DATA[5][51], DATA[5][35], DATA[5][19], DATA[5][308], DATA[5][292], DATA[5][276], DATA[5][260], DATA[5][228], DATA[5][212], DATA[5][196], DATA[5][180], DATA[5][140], DATA[5][124], DATA[5][108], DATA[5][92], DATA[5][60], DATA[5][44], DATA[5][28], DATA[5][12], DATA[4][319], DATA[4][303], DATA[4][287], DATA[4][271], DATA[4][239], DATA[4][223], DATA[4][207], DATA[4][191], DATA[4][151], DATA[4][135], DATA[4][119], DATA[4][103], DATA[4][71], DATA[4][55], DATA[4][39], DATA[4][23], DATA[4][304], DATA[4][288], DATA[4][272], DATA[4][256], DATA[4][224], DATA[4][208], DATA[4][192], DATA[4][176], DATA[4][136], DATA[4][120], DATA[4][104], DATA[4][88], DATA[4][56], DATA[4][40], DATA[4][24], DATA[4][8], DATA[4][318], DATA[4][302], DATA[4][286], DATA[4][270], DATA[4][238], DATA[4][222], DATA[4][206], DATA[4][190], DATA[4][150], DATA[4][134], DATA[4][118], DATA[4][102], DATA[4][70], DATA[4][54], DATA[4][38], DATA[4][22], DATA[4][305], DATA[4][289], DATA[4][273], DATA[4][257], DATA[4][225], DATA[4][209], DATA[4][193], DATA[4][177], DATA[4][137], DATA[4][121], DATA[4][105], DATA[4][89], DATA[4][57], DATA[4][41], DATA[4][25], DATA[4][9], DATA[4][317], DATA[4][301], DATA[4][285], DATA[4][269], DATA[4][237], DATA[4][221], DATA[4][205], DATA[4][189], DATA[4][149], DATA[4][133], DATA[4][117], DATA[4][101], DATA[4][69], DATA[4][53], DATA[4][37], DATA[4][21], DATA[4][306], DATA[4][290], DATA[4][274], DATA[4][258], DATA[4][226], DATA[4][210], DATA[4][194], DATA[4][178], DATA[4][138], DATA[4][122], DATA[4][106], DATA[4][90], DATA[4][58], DATA[4][42], DATA[4][26], DATA[4][10], DATA[4][316], DATA[4][300], DATA[4][284], DATA[4][268], DATA[4][236], DATA[4][220], DATA[4][204], DATA[4][188], DATA[4][148], DATA[4][132], DATA[4][116], DATA[4][100], DATA[4][68], DATA[4][52], DATA[4][36], DATA[4][20], DATA[4][307], DATA[4][291], DATA[4][275], DATA[4][259], DATA[4][227], DATA[4][211], DATA[4][195], DATA[4][179], DATA[4][139], DATA[4][123], DATA[4][107], DATA[4][91], DATA[4][59], DATA[4][43], DATA[4][27], DATA[4][11], DATA[4][312], DATA[4][296], DATA[4][280], DATA[4][264], DATA[4][232], DATA[4][216], DATA[4][200], DATA[4][184], DATA[4][144], DATA[4][128], DATA[4][112], DATA[4][96], DATA[4][64], DATA[4][48], DATA[4][32], DATA[4][16], DATA[4][311], DATA[4][295], DATA[4][279], DATA[4][263], DATA[4][231], DATA[4][215], DATA[4][199], DATA[4][183], DATA[4][143], DATA[4][127], DATA[4][111], DATA[4][95], DATA[4][63], DATA[4][47], DATA[4][31], DATA[4][15], DATA[4][313], DATA[4][297], DATA[4][281], DATA[4][265], DATA[4][233], DATA[4][217], DATA[4][201], DATA[4][185], DATA[4][145], DATA[4][129], DATA[4][113], DATA[4][97], DATA[4][65], DATA[4][49], DATA[4][33], DATA[4][17], DATA[4][310], DATA[4][294], DATA[4][278], DATA[4][262], DATA[4][230], DATA[4][214], DATA[4][198], DATA[4][182], DATA[4][142], DATA[4][126], DATA[4][110], DATA[4][94], DATA[4][62], DATA[4][46], DATA[4][30], DATA[4][14], DATA[4][314], DATA[4][298], DATA[4][282], DATA[4][266], DATA[4][234], DATA[4][218], DATA[4][202], DATA[4][186], DATA[4][146], DATA[4][130], DATA[4][114], DATA[4][98], DATA[4][66], DATA[4][50], DATA[4][34], DATA[4][18], DATA[4][309], DATA[4][293], DATA[4][277], DATA[4][261], DATA[4][229], DATA[4][213], DATA[4][197], DATA[4][181], DATA[4][141], DATA[4][125], DATA[4][109], DATA[4][93], DATA[4][61], DATA[4][45], DATA[4][29], DATA[4][13], DATA[4][315], DATA[4][299], DATA[4][283], DATA[4][267], DATA[4][235], DATA[4][219], DATA[4][203], DATA[4][187], DATA[4][147], DATA[4][131], DATA[4][115], DATA[4][99], DATA[4][67], DATA[4][51], DATA[4][35], DATA[4][19], DATA[4][308], DATA[4][292], DATA[4][276], DATA[4][260], DATA[4][228], DATA[4][212], DATA[4][196], DATA[4][180], DATA[4][140], DATA[4][124], DATA[4][108], DATA[4][92], DATA[4][60], DATA[4][44], DATA[4][28], DATA[4][12], DATA[3][319], DATA[3][303], DATA[3][287], DATA[3][271], DATA[3][239], DATA[3][223], DATA[3][207], DATA[3][191], DATA[3][151], DATA[3][135], DATA[3][119], DATA[3][103], DATA[3][71], DATA[3][55], DATA[3][39], DATA[3][23], DATA[3][304], DATA[3][288], DATA[3][272], DATA[3][256], DATA[3][224], DATA[3][208], DATA[3][192], DATA[3][176], DATA[3][136], DATA[3][120], DATA[3][104], DATA[3][88], DATA[3][56], DATA[3][40], DATA[3][24], DATA[3][8], DATA[3][318], DATA[3][302], DATA[3][286], DATA[3][270], DATA[3][238], DATA[3][222], DATA[3][206], DATA[3][190], DATA[3][150], DATA[3][134], DATA[3][118], DATA[3][102], DATA[3][70], DATA[3][54], DATA[3][38], DATA[3][22], DATA[3][305], DATA[3][289], DATA[3][273], DATA[3][257], DATA[3][225], DATA[3][209], DATA[3][193], DATA[3][177], DATA[3][137], DATA[3][121], DATA[3][105], DATA[3][89], DATA[3][57], DATA[3][41], DATA[3][25], DATA[3][9], DATA[3][317], DATA[3][301], DATA[3][285], DATA[3][269], DATA[3][237], DATA[3][221], DATA[3][205], DATA[3][189], DATA[3][149], DATA[3][133], DATA[3][117], DATA[3][101], DATA[3][69], DATA[3][53], DATA[3][37], DATA[3][21], DATA[3][306], DATA[3][290], DATA[3][274], DATA[3][258], DATA[3][226], DATA[3][210], DATA[3][194], DATA[3][178], DATA[3][138], DATA[3][122], DATA[3][106], DATA[3][90], DATA[3][58], DATA[3][42], DATA[3][26], DATA[3][10], DATA[3][316], DATA[3][300], DATA[3][284], DATA[3][268], DATA[3][236], DATA[3][220], DATA[3][204], DATA[3][188], DATA[3][148], DATA[3][132], DATA[3][116], DATA[3][100], DATA[3][68], DATA[3][52], DATA[3][36], DATA[3][20], DATA[3][307], DATA[3][291], DATA[3][275], DATA[3][259], DATA[3][227], DATA[3][211], DATA[3][195], DATA[3][179], DATA[3][139], DATA[3][123], DATA[3][107], DATA[3][91], DATA[3][59], DATA[3][43], DATA[3][27], DATA[3][11], DATA[3][312], DATA[3][296], DATA[3][280], DATA[3][264], DATA[3][232], DATA[3][216], DATA[3][200], DATA[3][184], DATA[3][144], DATA[3][128], DATA[3][112], DATA[3][96], DATA[3][64], DATA[3][48], DATA[3][32], DATA[3][16], DATA[3][311], DATA[3][295], DATA[3][279], DATA[3][263], DATA[3][231], DATA[3][215], DATA[3][199], DATA[3][183], DATA[3][143], DATA[3][127], DATA[3][111], DATA[3][95], DATA[3][63], DATA[3][47], DATA[3][31], DATA[3][15], DATA[3][313], DATA[3][297], DATA[3][281], DATA[3][265], DATA[3][233], DATA[3][217], DATA[3][201], DATA[3][185], DATA[3][145], DATA[3][129], DATA[3][113], DATA[3][97], DATA[3][65], DATA[3][49], DATA[3][33], DATA[3][17], DATA[3][310], DATA[3][294], DATA[3][278], DATA[3][262], DATA[3][230], DATA[3][214], DATA[3][198], DATA[3][182], DATA[3][142], DATA[3][126], DATA[3][110], DATA[3][94], DATA[3][62], DATA[3][46], DATA[3][30], DATA[3][14], DATA[3][314], DATA[3][298], DATA[3][282], DATA[3][266], DATA[3][234], DATA[3][218], DATA[3][202], DATA[3][186], DATA[3][146], DATA[3][130], DATA[3][114], DATA[3][98], DATA[3][66], DATA[3][50], DATA[3][34], DATA[3][18], DATA[3][309], DATA[3][293], DATA[3][277], DATA[3][261], DATA[3][229], DATA[3][213], DATA[3][197], DATA[3][181], DATA[3][141], DATA[3][125], DATA[3][109], DATA[3][93], DATA[3][61], DATA[3][45], DATA[3][29], DATA[3][13], DATA[3][315], DATA[3][299], DATA[3][283], DATA[3][267], DATA[3][235], DATA[3][219], DATA[3][203], DATA[3][187], DATA[3][147], DATA[3][131], DATA[3][115], DATA[3][99], DATA[3][67], DATA[3][51], DATA[3][35], DATA[3][19], DATA[3][308], DATA[3][292], DATA[3][276], DATA[3][260], DATA[3][228], DATA[3][212], DATA[3][196], DATA[3][180], DATA[3][140], DATA[3][124], DATA[3][108], DATA[3][92], DATA[3][60], DATA[3][44], DATA[3][28], DATA[3][12], DATA[2][319], DATA[2][303], DATA[2][287], DATA[2][271], DATA[2][239], DATA[2][223], DATA[2][207], DATA[2][191], DATA[2][151], DATA[2][135], DATA[2][119], DATA[2][103], DATA[2][71], DATA[2][55], DATA[2][39], DATA[2][23], DATA[2][304], DATA[2][288], DATA[2][272], DATA[2][256], DATA[2][224], DATA[2][208], DATA[2][192], DATA[2][176], DATA[2][136], DATA[2][120], DATA[2][104], DATA[2][88], DATA[2][56], DATA[2][40], DATA[2][24], DATA[2][8], DATA[2][318], DATA[2][302], DATA[2][286], DATA[2][270], DATA[2][238], DATA[2][222], DATA[2][206], DATA[2][190], DATA[2][150], DATA[2][134], DATA[2][118], DATA[2][102], DATA[2][70], DATA[2][54], DATA[2][38], DATA[2][22], DATA[2][305], DATA[2][289], DATA[2][273], DATA[2][257], DATA[2][225], DATA[2][209], DATA[2][193], DATA[2][177], DATA[2][137], DATA[2][121], DATA[2][105], DATA[2][89], DATA[2][57], DATA[2][41], DATA[2][25], DATA[2][9], DATA[2][317], DATA[2][301], DATA[2][285], DATA[2][269], DATA[2][237], DATA[2][221], DATA[2][205], DATA[2][189], DATA[2][149], DATA[2][133], DATA[2][117], DATA[2][101], DATA[2][69], DATA[2][53], DATA[2][37], DATA[2][21], DATA[2][306], DATA[2][290], DATA[2][274], DATA[2][258], DATA[2][226], DATA[2][210], DATA[2][194], DATA[2][178], DATA[2][138], DATA[2][122], DATA[2][106], DATA[2][90], DATA[2][58], DATA[2][42], DATA[2][26], DATA[2][10], DATA[2][316], DATA[2][300], DATA[2][284], DATA[2][268], DATA[2][236], DATA[2][220], DATA[2][204], DATA[2][188], DATA[2][148], DATA[2][132], DATA[2][116], DATA[2][100], DATA[2][68], DATA[2][52], DATA[2][36], DATA[2][20], DATA[2][307], DATA[2][291], DATA[2][275], DATA[2][259], DATA[2][227], DATA[2][211], DATA[2][195], DATA[2][179], DATA[2][139], DATA[2][123], DATA[2][107], DATA[2][91], DATA[2][59], DATA[2][43], DATA[2][27], DATA[2][11], DATA[2][312], DATA[2][296], DATA[2][280], DATA[2][264], DATA[2][232], DATA[2][216], DATA[2][200], DATA[2][184], DATA[2][144], DATA[2][128], DATA[2][112], DATA[2][96], DATA[2][64], DATA[2][48], DATA[2][32], DATA[2][16], DATA[2][311], DATA[2][295], DATA[2][279], DATA[2][263], DATA[2][231], DATA[2][215], DATA[2][199], DATA[2][183], DATA[2][143], DATA[2][127], DATA[2][111], DATA[2][95], DATA[2][63], DATA[2][47], DATA[2][31], DATA[2][15], DATA[2][313], DATA[2][297], DATA[2][281], DATA[2][265], DATA[2][233], DATA[2][217], DATA[2][201], DATA[2][185], DATA[2][145], DATA[2][129], DATA[2][113], DATA[2][97], DATA[2][65], DATA[2][49], DATA[2][33], DATA[2][17], DATA[2][310], DATA[2][294], DATA[2][278], DATA[2][262], DATA[2][230], DATA[2][214], DATA[2][198], DATA[2][182], DATA[2][142], DATA[2][126], DATA[2][110], DATA[2][94], DATA[2][62], DATA[2][46], DATA[2][30], DATA[2][14], DATA[2][314], DATA[2][298], DATA[2][282], DATA[2][266], DATA[2][234], DATA[2][218], DATA[2][202], DATA[2][186], DATA[2][146], DATA[2][130], DATA[2][114], DATA[2][98], DATA[2][66], DATA[2][50], DATA[2][34], DATA[2][18], DATA[2][309], DATA[2][293], DATA[2][277], DATA[2][261], DATA[2][229], DATA[2][213], DATA[2][197], DATA[2][181], DATA[2][141], DATA[2][125], DATA[2][109], DATA[2][93], DATA[2][61], DATA[2][45], DATA[2][29], DATA[2][13], DATA[2][315], DATA[2][299], DATA[2][283], DATA[2][267], DATA[2][235], DATA[2][219], DATA[2][203], DATA[2][187], DATA[2][147], DATA[2][131], DATA[2][115], DATA[2][99], DATA[2][67], DATA[2][51], DATA[2][35], DATA[2][19], DATA[2][308], DATA[2][292], DATA[2][276], DATA[2][260], DATA[2][228], DATA[2][212], DATA[2][196], DATA[2][180], DATA[2][140], DATA[2][124], DATA[2][108], DATA[2][92], DATA[2][60], DATA[2][44], DATA[2][28], DATA[2][12], DATA[1][319], DATA[1][303], DATA[1][287], DATA[1][271], DATA[1][239], DATA[1][223], DATA[1][207], DATA[1][191], DATA[1][151], DATA[1][135], DATA[1][119], DATA[1][103], DATA[1][71], DATA[1][55], DATA[1][39], DATA[1][23], DATA[1][304], DATA[1][288], DATA[1][272], DATA[1][256], DATA[1][224], DATA[1][208], DATA[1][192], DATA[1][176], DATA[1][136], DATA[1][120], DATA[1][104], DATA[1][88], DATA[1][56], DATA[1][40], DATA[1][24], DATA[1][8], DATA[1][318], DATA[1][302], DATA[1][286], DATA[1][270], DATA[1][238], DATA[1][222], DATA[1][206], DATA[1][190], DATA[1][150], DATA[1][134], DATA[1][118], DATA[1][102], DATA[1][70], DATA[1][54], DATA[1][38], DATA[1][22], DATA[1][305], DATA[1][289], DATA[1][273], DATA[1][257], DATA[1][225], DATA[1][209], DATA[1][193], DATA[1][177], DATA[1][137], DATA[1][121], DATA[1][105], DATA[1][89], DATA[1][57], DATA[1][41], DATA[1][25], DATA[1][9], DATA[1][317], DATA[1][301], DATA[1][285], DATA[1][269], DATA[1][237], DATA[1][221], DATA[1][205], DATA[1][189], DATA[1][149], DATA[1][133], DATA[1][117], DATA[1][101], DATA[1][69], DATA[1][53], DATA[1][37], DATA[1][21], DATA[1][306], DATA[1][290], DATA[1][274], DATA[1][258], DATA[1][226], DATA[1][210], DATA[1][194], DATA[1][178], DATA[1][138], DATA[1][122], DATA[1][106], DATA[1][90], DATA[1][58], DATA[1][42], DATA[1][26], DATA[1][10], DATA[1][316], DATA[1][300], DATA[1][284], DATA[1][268], DATA[1][236], DATA[1][220], DATA[1][204], DATA[1][188], DATA[1][148], DATA[1][132], DATA[1][116], DATA[1][100], DATA[1][68], DATA[1][52], DATA[1][36], DATA[1][20], DATA[1][307], DATA[1][291], DATA[1][275], DATA[1][259], DATA[1][227], DATA[1][211], DATA[1][195], DATA[1][179], DATA[1][139], DATA[1][123], DATA[1][107], DATA[1][91], DATA[1][59], DATA[1][43], DATA[1][27], DATA[1][11], DATA[1][312], DATA[1][296], DATA[1][280], DATA[1][264], DATA[1][232], DATA[1][216], DATA[1][200], DATA[1][184], DATA[1][144], DATA[1][128], DATA[1][112], DATA[1][96], DATA[1][64], DATA[1][48], DATA[1][32], DATA[1][16], DATA[1][311], DATA[1][295], DATA[1][279], DATA[1][263], DATA[1][231], DATA[1][215], DATA[1][199], DATA[1][183], DATA[1][143], DATA[1][127], DATA[1][111], DATA[1][95], DATA[1][63], DATA[1][47], DATA[1][31], DATA[1][15], DATA[1][313], DATA[1][297], DATA[1][281], DATA[1][265], DATA[1][233], DATA[1][217], DATA[1][201], DATA[1][185], DATA[1][145], DATA[1][129], DATA[1][113], DATA[1][97], DATA[1][65], DATA[1][49], DATA[1][33], DATA[1][17], DATA[1][310], DATA[1][294], DATA[1][278], DATA[1][262], DATA[1][230], DATA[1][214], DATA[1][198], DATA[1][182], DATA[1][142], DATA[1][126], DATA[1][110], DATA[1][94], DATA[1][62], DATA[1][46], DATA[1][30], DATA[1][14], DATA[1][314], DATA[1][298], DATA[1][282], DATA[1][266], DATA[1][234], DATA[1][218], DATA[1][202], DATA[1][186], DATA[1][146], DATA[1][130], DATA[1][114], DATA[1][98], DATA[1][66], DATA[1][50], DATA[1][34], DATA[1][18], DATA[1][309], DATA[1][293], DATA[1][277], DATA[1][261], DATA[1][229], DATA[1][213], DATA[1][197], DATA[1][181], DATA[1][141], DATA[1][125], DATA[1][109], DATA[1][93], DATA[1][61], DATA[1][45], DATA[1][29], DATA[1][13], DATA[1][315], DATA[1][299], DATA[1][283], DATA[1][267], DATA[1][235], DATA[1][219], DATA[1][203], DATA[1][187], DATA[1][147], DATA[1][131], DATA[1][115], DATA[1][99], DATA[1][67], DATA[1][51], DATA[1][35], DATA[1][19], DATA[1][308], DATA[1][292], DATA[1][276], DATA[1][260], DATA[1][228], DATA[1][212], DATA[1][196], DATA[1][180], DATA[1][140], DATA[1][124], DATA[1][108], DATA[1][92], DATA[1][60], DATA[1][44], DATA[1][28], DATA[1][12], DATA[0][319], DATA[0][303], DATA[0][287], DATA[0][271], DATA[0][239], DATA[0][223], DATA[0][207], DATA[0][191], DATA[0][151], DATA[0][135], DATA[0][119], DATA[0][103], DATA[0][71], DATA[0][55], DATA[0][39], DATA[0][23], DATA[0][304], DATA[0][288], DATA[0][272], DATA[0][256], DATA[0][224], DATA[0][208], DATA[0][192], DATA[0][176], DATA[0][136], DATA[0][120], DATA[0][104], DATA[0][88], DATA[0][56], DATA[0][40], DATA[0][24], DATA[0][8], DATA[0][318], DATA[0][302], DATA[0][286], DATA[0][270], DATA[0][238], DATA[0][222], DATA[0][206], DATA[0][190], DATA[0][150], DATA[0][134], DATA[0][118], DATA[0][102], DATA[0][70], DATA[0][54], DATA[0][38], DATA[0][22], DATA[0][305], DATA[0][289], DATA[0][273], DATA[0][257], DATA[0][225], DATA[0][209], DATA[0][193], DATA[0][177], DATA[0][137], DATA[0][121], DATA[0][105], DATA[0][89], DATA[0][57], DATA[0][41], DATA[0][25], DATA[0][9], DATA[0][317], DATA[0][301], DATA[0][285], DATA[0][269], DATA[0][237], DATA[0][221], DATA[0][205], DATA[0][189], DATA[0][149], DATA[0][133], DATA[0][117], DATA[0][101], DATA[0][69], DATA[0][53], DATA[0][37], DATA[0][21], DATA[0][306], DATA[0][290], DATA[0][274], DATA[0][258], DATA[0][226], DATA[0][210], DATA[0][194], DATA[0][178], DATA[0][138], DATA[0][122], DATA[0][106], DATA[0][90], DATA[0][58], DATA[0][42], DATA[0][26], DATA[0][10], DATA[0][316], DATA[0][300], DATA[0][284], DATA[0][268], DATA[0][236], DATA[0][220], DATA[0][204], DATA[0][188], DATA[0][148], DATA[0][132], DATA[0][116], DATA[0][100], DATA[0][68], DATA[0][52], DATA[0][36], DATA[0][20], DATA[0][307], DATA[0][291], DATA[0][275], DATA[0][259], DATA[0][227], DATA[0][211], DATA[0][195], DATA[0][179], DATA[0][139], DATA[0][123], DATA[0][107], DATA[0][91], DATA[0][59], DATA[0][43], DATA[0][27], DATA[0][11], DATA[0][312], DATA[0][296], DATA[0][280], DATA[0][264], DATA[0][232], DATA[0][216], DATA[0][200], DATA[0][184], DATA[0][144], DATA[0][128], DATA[0][112], DATA[0][96], DATA[0][64], DATA[0][48], DATA[0][32], DATA[0][16], DATA[0][311], DATA[0][295], DATA[0][279], DATA[0][263], DATA[0][231], DATA[0][215], DATA[0][199], DATA[0][183], DATA[0][143], DATA[0][127], DATA[0][111], DATA[0][95], DATA[0][63], DATA[0][47], DATA[0][31], DATA[0][15], DATA[0][313], DATA[0][297], DATA[0][281], DATA[0][265], DATA[0][233], DATA[0][217], DATA[0][201], DATA[0][185], DATA[0][145], DATA[0][129], DATA[0][113], DATA[0][97], DATA[0][65], DATA[0][49], DATA[0][33], DATA[0][17], DATA[0][310], DATA[0][294], DATA[0][278], DATA[0][262], DATA[0][230], DATA[0][214], DATA[0][198], DATA[0][182], DATA[0][142], DATA[0][126], DATA[0][110], DATA[0][94], DATA[0][62], DATA[0][46], DATA[0][30], DATA[0][14], DATA[0][314], DATA[0][298], DATA[0][282], DATA[0][266], DATA[0][234], DATA[0][218], DATA[0][202], DATA[0][186], DATA[0][146], DATA[0][130], DATA[0][114], DATA[0][98], DATA[0][66], DATA[0][50], DATA[0][34], DATA[0][18], DATA[0][309], DATA[0][293], DATA[0][277], DATA[0][261], DATA[0][229], DATA[0][213], DATA[0][197], DATA[0][181], DATA[0][141], DATA[0][125], DATA[0][109], DATA[0][93], DATA[0][61], DATA[0][45], DATA[0][29], DATA[0][13], DATA[0][315], DATA[0][299], DATA[0][283], DATA[0][267], DATA[0][235], DATA[0][219], DATA[0][203], DATA[0][187], DATA[0][147], DATA[0][131], DATA[0][115], DATA[0][99], DATA[0][67], DATA[0][51], DATA[0][35], DATA[0][19], DATA[0][308], DATA[0][292], DATA[0][276], DATA[0][260], DATA[0][228], DATA[0][212], DATA[0][196], DATA[0][180], DATA[0][140], DATA[0][124], DATA[0][108], DATA[0][92], DATA[0][60], DATA[0][44], DATA[0][28], DATA[0][12]];
				attribute DATAP @[DATA[63][255], DATA[63][87], DATA[63][240], DATA[63][72], DATA[63][254], DATA[63][86], DATA[63][241], DATA[63][73], DATA[63][253], DATA[63][85], DATA[63][242], DATA[63][74], DATA[63][252], DATA[63][84], DATA[63][243], DATA[63][75], DATA[63][248], DATA[63][80], DATA[63][247], DATA[63][79], DATA[63][249], DATA[63][81], DATA[63][246], DATA[63][78], DATA[63][250], DATA[63][82], DATA[63][245], DATA[63][77], DATA[63][251], DATA[63][83], DATA[63][244], DATA[63][76], DATA[62][255], DATA[62][87], DATA[62][240], DATA[62][72], DATA[62][254], DATA[62][86], DATA[62][241], DATA[62][73], DATA[62][253], DATA[62][85], DATA[62][242], DATA[62][74], DATA[62][252], DATA[62][84], DATA[62][243], DATA[62][75], DATA[62][248], DATA[62][80], DATA[62][247], DATA[62][79], DATA[62][249], DATA[62][81], DATA[62][246], DATA[62][78], DATA[62][250], DATA[62][82], DATA[62][245], DATA[62][77], DATA[62][251], DATA[62][83], DATA[62][244], DATA[62][76], DATA[61][255], DATA[61][87], DATA[61][240], DATA[61][72], DATA[61][254], DATA[61][86], DATA[61][241], DATA[61][73], DATA[61][253], DATA[61][85], DATA[61][242], DATA[61][74], DATA[61][252], DATA[61][84], DATA[61][243], DATA[61][75], DATA[61][248], DATA[61][80], DATA[61][247], DATA[61][79], DATA[61][249], DATA[61][81], DATA[61][246], DATA[61][78], DATA[61][250], DATA[61][82], DATA[61][245], DATA[61][77], DATA[61][251], DATA[61][83], DATA[61][244], DATA[61][76], DATA[60][255], DATA[60][87], DATA[60][240], DATA[60][72], DATA[60][254], DATA[60][86], DATA[60][241], DATA[60][73], DATA[60][253], DATA[60][85], DATA[60][242], DATA[60][74], DATA[60][252], DATA[60][84], DATA[60][243], DATA[60][75], DATA[60][248], DATA[60][80], DATA[60][247], DATA[60][79], DATA[60][249], DATA[60][81], DATA[60][246], DATA[60][78], DATA[60][250], DATA[60][82], DATA[60][245], DATA[60][77], DATA[60][251], DATA[60][83], DATA[60][244], DATA[60][76], DATA[59][255], DATA[59][87], DATA[59][240], DATA[59][72], DATA[59][254], DATA[59][86], DATA[59][241], DATA[59][73], DATA[59][253], DATA[59][85], DATA[59][242], DATA[59][74], DATA[59][252], DATA[59][84], DATA[59][243], DATA[59][75], DATA[59][248], DATA[59][80], DATA[59][247], DATA[59][79], DATA[59][249], DATA[59][81], DATA[59][246], DATA[59][78], DATA[59][250], DATA[59][82], DATA[59][245], DATA[59][77], DATA[59][251], DATA[59][83], DATA[59][244], DATA[59][76], DATA[58][255], DATA[58][87], DATA[58][240], DATA[58][72], DATA[58][254], DATA[58][86], DATA[58][241], DATA[58][73], DATA[58][253], DATA[58][85], DATA[58][242], DATA[58][74], DATA[58][252], DATA[58][84], DATA[58][243], DATA[58][75], DATA[58][248], DATA[58][80], DATA[58][247], DATA[58][79], DATA[58][249], DATA[58][81], DATA[58][246], DATA[58][78], DATA[58][250], DATA[58][82], DATA[58][245], DATA[58][77], DATA[58][251], DATA[58][83], DATA[58][244], DATA[58][76], DATA[57][255], DATA[57][87], DATA[57][240], DATA[57][72], DATA[57][254], DATA[57][86], DATA[57][241], DATA[57][73], DATA[57][253], DATA[57][85], DATA[57][242], DATA[57][74], DATA[57][252], DATA[57][84], DATA[57][243], DATA[57][75], DATA[57][248], DATA[57][80], DATA[57][247], DATA[57][79], DATA[57][249], DATA[57][81], DATA[57][246], DATA[57][78], DATA[57][250], DATA[57][82], DATA[57][245], DATA[57][77], DATA[57][251], DATA[57][83], DATA[57][244], DATA[57][76], DATA[56][255], DATA[56][87], DATA[56][240], DATA[56][72], DATA[56][254], DATA[56][86], DATA[56][241], DATA[56][73], DATA[56][253], DATA[56][85], DATA[56][242], DATA[56][74], DATA[56][252], DATA[56][84], DATA[56][243], DATA[56][75], DATA[56][248], DATA[56][80], DATA[56][247], DATA[56][79], DATA[56][249], DATA[56][81], DATA[56][246], DATA[56][78], DATA[56][250], DATA[56][82], DATA[56][245], DATA[56][77], DATA[56][251], DATA[56][83], DATA[56][244], DATA[56][76], DATA[55][255], DATA[55][87], DATA[55][240], DATA[55][72], DATA[55][254], DATA[55][86], DATA[55][241], DATA[55][73], DATA[55][253], DATA[55][85], DATA[55][242], DATA[55][74], DATA[55][252], DATA[55][84], DATA[55][243], DATA[55][75], DATA[55][248], DATA[55][80], DATA[55][247], DATA[55][79], DATA[55][249], DATA[55][81], DATA[55][246], DATA[55][78], DATA[55][250], DATA[55][82], DATA[55][245], DATA[55][77], DATA[55][251], DATA[55][83], DATA[55][244], DATA[55][76], DATA[54][255], DATA[54][87], DATA[54][240], DATA[54][72], DATA[54][254], DATA[54][86], DATA[54][241], DATA[54][73], DATA[54][253], DATA[54][85], DATA[54][242], DATA[54][74], DATA[54][252], DATA[54][84], DATA[54][243], DATA[54][75], DATA[54][248], DATA[54][80], DATA[54][247], DATA[54][79], DATA[54][249], DATA[54][81], DATA[54][246], DATA[54][78], DATA[54][250], DATA[54][82], DATA[54][245], DATA[54][77], DATA[54][251], DATA[54][83], DATA[54][244], DATA[54][76], DATA[53][255], DATA[53][87], DATA[53][240], DATA[53][72], DATA[53][254], DATA[53][86], DATA[53][241], DATA[53][73], DATA[53][253], DATA[53][85], DATA[53][242], DATA[53][74], DATA[53][252], DATA[53][84], DATA[53][243], DATA[53][75], DATA[53][248], DATA[53][80], DATA[53][247], DATA[53][79], DATA[53][249], DATA[53][81], DATA[53][246], DATA[53][78], DATA[53][250], DATA[53][82], DATA[53][245], DATA[53][77], DATA[53][251], DATA[53][83], DATA[53][244], DATA[53][76], DATA[52][255], DATA[52][87], DATA[52][240], DATA[52][72], DATA[52][254], DATA[52][86], DATA[52][241], DATA[52][73], DATA[52][253], DATA[52][85], DATA[52][242], DATA[52][74], DATA[52][252], DATA[52][84], DATA[52][243], DATA[52][75], DATA[52][248], DATA[52][80], DATA[52][247], DATA[52][79], DATA[52][249], DATA[52][81], DATA[52][246], DATA[52][78], DATA[52][250], DATA[52][82], DATA[52][245], DATA[52][77], DATA[52][251], DATA[52][83], DATA[52][244], DATA[52][76], DATA[51][255], DATA[51][87], DATA[51][240], DATA[51][72], DATA[51][254], DATA[51][86], DATA[51][241], DATA[51][73], DATA[51][253], DATA[51][85], DATA[51][242], DATA[51][74], DATA[51][252], DATA[51][84], DATA[51][243], DATA[51][75], DATA[51][248], DATA[51][80], DATA[51][247], DATA[51][79], DATA[51][249], DATA[51][81], DATA[51][246], DATA[51][78], DATA[51][250], DATA[51][82], DATA[51][245], DATA[51][77], DATA[51][251], DATA[51][83], DATA[51][244], DATA[51][76], DATA[50][255], DATA[50][87], DATA[50][240], DATA[50][72], DATA[50][254], DATA[50][86], DATA[50][241], DATA[50][73], DATA[50][253], DATA[50][85], DATA[50][242], DATA[50][74], DATA[50][252], DATA[50][84], DATA[50][243], DATA[50][75], DATA[50][248], DATA[50][80], DATA[50][247], DATA[50][79], DATA[50][249], DATA[50][81], DATA[50][246], DATA[50][78], DATA[50][250], DATA[50][82], DATA[50][245], DATA[50][77], DATA[50][251], DATA[50][83], DATA[50][244], DATA[50][76], DATA[49][255], DATA[49][87], DATA[49][240], DATA[49][72], DATA[49][254], DATA[49][86], DATA[49][241], DATA[49][73], DATA[49][253], DATA[49][85], DATA[49][242], DATA[49][74], DATA[49][252], DATA[49][84], DATA[49][243], DATA[49][75], DATA[49][248], DATA[49][80], DATA[49][247], DATA[49][79], DATA[49][249], DATA[49][81], DATA[49][246], DATA[49][78], DATA[49][250], DATA[49][82], DATA[49][245], DATA[49][77], DATA[49][251], DATA[49][83], DATA[49][244], DATA[49][76], DATA[48][255], DATA[48][87], DATA[48][240], DATA[48][72], DATA[48][254], DATA[48][86], DATA[48][241], DATA[48][73], DATA[48][253], DATA[48][85], DATA[48][242], DATA[48][74], DATA[48][252], DATA[48][84], DATA[48][243], DATA[48][75], DATA[48][248], DATA[48][80], DATA[48][247], DATA[48][79], DATA[48][249], DATA[48][81], DATA[48][246], DATA[48][78], DATA[48][250], DATA[48][82], DATA[48][245], DATA[48][77], DATA[48][251], DATA[48][83], DATA[48][244], DATA[48][76], DATA[47][255], DATA[47][87], DATA[47][240], DATA[47][72], DATA[47][254], DATA[47][86], DATA[47][241], DATA[47][73], DATA[47][253], DATA[47][85], DATA[47][242], DATA[47][74], DATA[47][252], DATA[47][84], DATA[47][243], DATA[47][75], DATA[47][248], DATA[47][80], DATA[47][247], DATA[47][79], DATA[47][249], DATA[47][81], DATA[47][246], DATA[47][78], DATA[47][250], DATA[47][82], DATA[47][245], DATA[47][77], DATA[47][251], DATA[47][83], DATA[47][244], DATA[47][76], DATA[46][255], DATA[46][87], DATA[46][240], DATA[46][72], DATA[46][254], DATA[46][86], DATA[46][241], DATA[46][73], DATA[46][253], DATA[46][85], DATA[46][242], DATA[46][74], DATA[46][252], DATA[46][84], DATA[46][243], DATA[46][75], DATA[46][248], DATA[46][80], DATA[46][247], DATA[46][79], DATA[46][249], DATA[46][81], DATA[46][246], DATA[46][78], DATA[46][250], DATA[46][82], DATA[46][245], DATA[46][77], DATA[46][251], DATA[46][83], DATA[46][244], DATA[46][76], DATA[45][255], DATA[45][87], DATA[45][240], DATA[45][72], DATA[45][254], DATA[45][86], DATA[45][241], DATA[45][73], DATA[45][253], DATA[45][85], DATA[45][242], DATA[45][74], DATA[45][252], DATA[45][84], DATA[45][243], DATA[45][75], DATA[45][248], DATA[45][80], DATA[45][247], DATA[45][79], DATA[45][249], DATA[45][81], DATA[45][246], DATA[45][78], DATA[45][250], DATA[45][82], DATA[45][245], DATA[45][77], DATA[45][251], DATA[45][83], DATA[45][244], DATA[45][76], DATA[44][255], DATA[44][87], DATA[44][240], DATA[44][72], DATA[44][254], DATA[44][86], DATA[44][241], DATA[44][73], DATA[44][253], DATA[44][85], DATA[44][242], DATA[44][74], DATA[44][252], DATA[44][84], DATA[44][243], DATA[44][75], DATA[44][248], DATA[44][80], DATA[44][247], DATA[44][79], DATA[44][249], DATA[44][81], DATA[44][246], DATA[44][78], DATA[44][250], DATA[44][82], DATA[44][245], DATA[44][77], DATA[44][251], DATA[44][83], DATA[44][244], DATA[44][76], DATA[43][255], DATA[43][87], DATA[43][240], DATA[43][72], DATA[43][254], DATA[43][86], DATA[43][241], DATA[43][73], DATA[43][253], DATA[43][85], DATA[43][242], DATA[43][74], DATA[43][252], DATA[43][84], DATA[43][243], DATA[43][75], DATA[43][248], DATA[43][80], DATA[43][247], DATA[43][79], DATA[43][249], DATA[43][81], DATA[43][246], DATA[43][78], DATA[43][250], DATA[43][82], DATA[43][245], DATA[43][77], DATA[43][251], DATA[43][83], DATA[43][244], DATA[43][76], DATA[42][255], DATA[42][87], DATA[42][240], DATA[42][72], DATA[42][254], DATA[42][86], DATA[42][241], DATA[42][73], DATA[42][253], DATA[42][85], DATA[42][242], DATA[42][74], DATA[42][252], DATA[42][84], DATA[42][243], DATA[42][75], DATA[42][248], DATA[42][80], DATA[42][247], DATA[42][79], DATA[42][249], DATA[42][81], DATA[42][246], DATA[42][78], DATA[42][250], DATA[42][82], DATA[42][245], DATA[42][77], DATA[42][251], DATA[42][83], DATA[42][244], DATA[42][76], DATA[41][255], DATA[41][87], DATA[41][240], DATA[41][72], DATA[41][254], DATA[41][86], DATA[41][241], DATA[41][73], DATA[41][253], DATA[41][85], DATA[41][242], DATA[41][74], DATA[41][252], DATA[41][84], DATA[41][243], DATA[41][75], DATA[41][248], DATA[41][80], DATA[41][247], DATA[41][79], DATA[41][249], DATA[41][81], DATA[41][246], DATA[41][78], DATA[41][250], DATA[41][82], DATA[41][245], DATA[41][77], DATA[41][251], DATA[41][83], DATA[41][244], DATA[41][76], DATA[40][255], DATA[40][87], DATA[40][240], DATA[40][72], DATA[40][254], DATA[40][86], DATA[40][241], DATA[40][73], DATA[40][253], DATA[40][85], DATA[40][242], DATA[40][74], DATA[40][252], DATA[40][84], DATA[40][243], DATA[40][75], DATA[40][248], DATA[40][80], DATA[40][247], DATA[40][79], DATA[40][249], DATA[40][81], DATA[40][246], DATA[40][78], DATA[40][250], DATA[40][82], DATA[40][245], DATA[40][77], DATA[40][251], DATA[40][83], DATA[40][244], DATA[40][76], DATA[39][255], DATA[39][87], DATA[39][240], DATA[39][72], DATA[39][254], DATA[39][86], DATA[39][241], DATA[39][73], DATA[39][253], DATA[39][85], DATA[39][242], DATA[39][74], DATA[39][252], DATA[39][84], DATA[39][243], DATA[39][75], DATA[39][248], DATA[39][80], DATA[39][247], DATA[39][79], DATA[39][249], DATA[39][81], DATA[39][246], DATA[39][78], DATA[39][250], DATA[39][82], DATA[39][245], DATA[39][77], DATA[39][251], DATA[39][83], DATA[39][244], DATA[39][76], DATA[38][255], DATA[38][87], DATA[38][240], DATA[38][72], DATA[38][254], DATA[38][86], DATA[38][241], DATA[38][73], DATA[38][253], DATA[38][85], DATA[38][242], DATA[38][74], DATA[38][252], DATA[38][84], DATA[38][243], DATA[38][75], DATA[38][248], DATA[38][80], DATA[38][247], DATA[38][79], DATA[38][249], DATA[38][81], DATA[38][246], DATA[38][78], DATA[38][250], DATA[38][82], DATA[38][245], DATA[38][77], DATA[38][251], DATA[38][83], DATA[38][244], DATA[38][76], DATA[37][255], DATA[37][87], DATA[37][240], DATA[37][72], DATA[37][254], DATA[37][86], DATA[37][241], DATA[37][73], DATA[37][253], DATA[37][85], DATA[37][242], DATA[37][74], DATA[37][252], DATA[37][84], DATA[37][243], DATA[37][75], DATA[37][248], DATA[37][80], DATA[37][247], DATA[37][79], DATA[37][249], DATA[37][81], DATA[37][246], DATA[37][78], DATA[37][250], DATA[37][82], DATA[37][245], DATA[37][77], DATA[37][251], DATA[37][83], DATA[37][244], DATA[37][76], DATA[36][255], DATA[36][87], DATA[36][240], DATA[36][72], DATA[36][254], DATA[36][86], DATA[36][241], DATA[36][73], DATA[36][253], DATA[36][85], DATA[36][242], DATA[36][74], DATA[36][252], DATA[36][84], DATA[36][243], DATA[36][75], DATA[36][248], DATA[36][80], DATA[36][247], DATA[36][79], DATA[36][249], DATA[36][81], DATA[36][246], DATA[36][78], DATA[36][250], DATA[36][82], DATA[36][245], DATA[36][77], DATA[36][251], DATA[36][83], DATA[36][244], DATA[36][76], DATA[35][255], DATA[35][87], DATA[35][240], DATA[35][72], DATA[35][254], DATA[35][86], DATA[35][241], DATA[35][73], DATA[35][253], DATA[35][85], DATA[35][242], DATA[35][74], DATA[35][252], DATA[35][84], DATA[35][243], DATA[35][75], DATA[35][248], DATA[35][80], DATA[35][247], DATA[35][79], DATA[35][249], DATA[35][81], DATA[35][246], DATA[35][78], DATA[35][250], DATA[35][82], DATA[35][245], DATA[35][77], DATA[35][251], DATA[35][83], DATA[35][244], DATA[35][76], DATA[34][255], DATA[34][87], DATA[34][240], DATA[34][72], DATA[34][254], DATA[34][86], DATA[34][241], DATA[34][73], DATA[34][253], DATA[34][85], DATA[34][242], DATA[34][74], DATA[34][252], DATA[34][84], DATA[34][243], DATA[34][75], DATA[34][248], DATA[34][80], DATA[34][247], DATA[34][79], DATA[34][249], DATA[34][81], DATA[34][246], DATA[34][78], DATA[34][250], DATA[34][82], DATA[34][245], DATA[34][77], DATA[34][251], DATA[34][83], DATA[34][244], DATA[34][76], DATA[33][255], DATA[33][87], DATA[33][240], DATA[33][72], DATA[33][254], DATA[33][86], DATA[33][241], DATA[33][73], DATA[33][253], DATA[33][85], DATA[33][242], DATA[33][74], DATA[33][252], DATA[33][84], DATA[33][243], DATA[33][75], DATA[33][248], DATA[33][80], DATA[33][247], DATA[33][79], DATA[33][249], DATA[33][81], DATA[33][246], DATA[33][78], DATA[33][250], DATA[33][82], DATA[33][245], DATA[33][77], DATA[33][251], DATA[33][83], DATA[33][244], DATA[33][76], DATA[32][255], DATA[32][87], DATA[32][240], DATA[32][72], DATA[32][254], DATA[32][86], DATA[32][241], DATA[32][73], DATA[32][253], DATA[32][85], DATA[32][242], DATA[32][74], DATA[32][252], DATA[32][84], DATA[32][243], DATA[32][75], DATA[32][248], DATA[32][80], DATA[32][247], DATA[32][79], DATA[32][249], DATA[32][81], DATA[32][246], DATA[32][78], DATA[32][250], DATA[32][82], DATA[32][245], DATA[32][77], DATA[32][251], DATA[32][83], DATA[32][244], DATA[32][76], DATA[31][255], DATA[31][87], DATA[31][240], DATA[31][72], DATA[31][254], DATA[31][86], DATA[31][241], DATA[31][73], DATA[31][253], DATA[31][85], DATA[31][242], DATA[31][74], DATA[31][252], DATA[31][84], DATA[31][243], DATA[31][75], DATA[31][248], DATA[31][80], DATA[31][247], DATA[31][79], DATA[31][249], DATA[31][81], DATA[31][246], DATA[31][78], DATA[31][250], DATA[31][82], DATA[31][245], DATA[31][77], DATA[31][251], DATA[31][83], DATA[31][244], DATA[31][76], DATA[30][255], DATA[30][87], DATA[30][240], DATA[30][72], DATA[30][254], DATA[30][86], DATA[30][241], DATA[30][73], DATA[30][253], DATA[30][85], DATA[30][242], DATA[30][74], DATA[30][252], DATA[30][84], DATA[30][243], DATA[30][75], DATA[30][248], DATA[30][80], DATA[30][247], DATA[30][79], DATA[30][249], DATA[30][81], DATA[30][246], DATA[30][78], DATA[30][250], DATA[30][82], DATA[30][245], DATA[30][77], DATA[30][251], DATA[30][83], DATA[30][244], DATA[30][76], DATA[29][255], DATA[29][87], DATA[29][240], DATA[29][72], DATA[29][254], DATA[29][86], DATA[29][241], DATA[29][73], DATA[29][253], DATA[29][85], DATA[29][242], DATA[29][74], DATA[29][252], DATA[29][84], DATA[29][243], DATA[29][75], DATA[29][248], DATA[29][80], DATA[29][247], DATA[29][79], DATA[29][249], DATA[29][81], DATA[29][246], DATA[29][78], DATA[29][250], DATA[29][82], DATA[29][245], DATA[29][77], DATA[29][251], DATA[29][83], DATA[29][244], DATA[29][76], DATA[28][255], DATA[28][87], DATA[28][240], DATA[28][72], DATA[28][254], DATA[28][86], DATA[28][241], DATA[28][73], DATA[28][253], DATA[28][85], DATA[28][242], DATA[28][74], DATA[28][252], DATA[28][84], DATA[28][243], DATA[28][75], DATA[28][248], DATA[28][80], DATA[28][247], DATA[28][79], DATA[28][249], DATA[28][81], DATA[28][246], DATA[28][78], DATA[28][250], DATA[28][82], DATA[28][245], DATA[28][77], DATA[28][251], DATA[28][83], DATA[28][244], DATA[28][76], DATA[27][255], DATA[27][87], DATA[27][240], DATA[27][72], DATA[27][254], DATA[27][86], DATA[27][241], DATA[27][73], DATA[27][253], DATA[27][85], DATA[27][242], DATA[27][74], DATA[27][252], DATA[27][84], DATA[27][243], DATA[27][75], DATA[27][248], DATA[27][80], DATA[27][247], DATA[27][79], DATA[27][249], DATA[27][81], DATA[27][246], DATA[27][78], DATA[27][250], DATA[27][82], DATA[27][245], DATA[27][77], DATA[27][251], DATA[27][83], DATA[27][244], DATA[27][76], DATA[26][255], DATA[26][87], DATA[26][240], DATA[26][72], DATA[26][254], DATA[26][86], DATA[26][241], DATA[26][73], DATA[26][253], DATA[26][85], DATA[26][242], DATA[26][74], DATA[26][252], DATA[26][84], DATA[26][243], DATA[26][75], DATA[26][248], DATA[26][80], DATA[26][247], DATA[26][79], DATA[26][249], DATA[26][81], DATA[26][246], DATA[26][78], DATA[26][250], DATA[26][82], DATA[26][245], DATA[26][77], DATA[26][251], DATA[26][83], DATA[26][244], DATA[26][76], DATA[25][255], DATA[25][87], DATA[25][240], DATA[25][72], DATA[25][254], DATA[25][86], DATA[25][241], DATA[25][73], DATA[25][253], DATA[25][85], DATA[25][242], DATA[25][74], DATA[25][252], DATA[25][84], DATA[25][243], DATA[25][75], DATA[25][248], DATA[25][80], DATA[25][247], DATA[25][79], DATA[25][249], DATA[25][81], DATA[25][246], DATA[25][78], DATA[25][250], DATA[25][82], DATA[25][245], DATA[25][77], DATA[25][251], DATA[25][83], DATA[25][244], DATA[25][76], DATA[24][255], DATA[24][87], DATA[24][240], DATA[24][72], DATA[24][254], DATA[24][86], DATA[24][241], DATA[24][73], DATA[24][253], DATA[24][85], DATA[24][242], DATA[24][74], DATA[24][252], DATA[24][84], DATA[24][243], DATA[24][75], DATA[24][248], DATA[24][80], DATA[24][247], DATA[24][79], DATA[24][249], DATA[24][81], DATA[24][246], DATA[24][78], DATA[24][250], DATA[24][82], DATA[24][245], DATA[24][77], DATA[24][251], DATA[24][83], DATA[24][244], DATA[24][76], DATA[23][255], DATA[23][87], DATA[23][240], DATA[23][72], DATA[23][254], DATA[23][86], DATA[23][241], DATA[23][73], DATA[23][253], DATA[23][85], DATA[23][242], DATA[23][74], DATA[23][252], DATA[23][84], DATA[23][243], DATA[23][75], DATA[23][248], DATA[23][80], DATA[23][247], DATA[23][79], DATA[23][249], DATA[23][81], DATA[23][246], DATA[23][78], DATA[23][250], DATA[23][82], DATA[23][245], DATA[23][77], DATA[23][251], DATA[23][83], DATA[23][244], DATA[23][76], DATA[22][255], DATA[22][87], DATA[22][240], DATA[22][72], DATA[22][254], DATA[22][86], DATA[22][241], DATA[22][73], DATA[22][253], DATA[22][85], DATA[22][242], DATA[22][74], DATA[22][252], DATA[22][84], DATA[22][243], DATA[22][75], DATA[22][248], DATA[22][80], DATA[22][247], DATA[22][79], DATA[22][249], DATA[22][81], DATA[22][246], DATA[22][78], DATA[22][250], DATA[22][82], DATA[22][245], DATA[22][77], DATA[22][251], DATA[22][83], DATA[22][244], DATA[22][76], DATA[21][255], DATA[21][87], DATA[21][240], DATA[21][72], DATA[21][254], DATA[21][86], DATA[21][241], DATA[21][73], DATA[21][253], DATA[21][85], DATA[21][242], DATA[21][74], DATA[21][252], DATA[21][84], DATA[21][243], DATA[21][75], DATA[21][248], DATA[21][80], DATA[21][247], DATA[21][79], DATA[21][249], DATA[21][81], DATA[21][246], DATA[21][78], DATA[21][250], DATA[21][82], DATA[21][245], DATA[21][77], DATA[21][251], DATA[21][83], DATA[21][244], DATA[21][76], DATA[20][255], DATA[20][87], DATA[20][240], DATA[20][72], DATA[20][254], DATA[20][86], DATA[20][241], DATA[20][73], DATA[20][253], DATA[20][85], DATA[20][242], DATA[20][74], DATA[20][252], DATA[20][84], DATA[20][243], DATA[20][75], DATA[20][248], DATA[20][80], DATA[20][247], DATA[20][79], DATA[20][249], DATA[20][81], DATA[20][246], DATA[20][78], DATA[20][250], DATA[20][82], DATA[20][245], DATA[20][77], DATA[20][251], DATA[20][83], DATA[20][244], DATA[20][76], DATA[19][255], DATA[19][87], DATA[19][240], DATA[19][72], DATA[19][254], DATA[19][86], DATA[19][241], DATA[19][73], DATA[19][253], DATA[19][85], DATA[19][242], DATA[19][74], DATA[19][252], DATA[19][84], DATA[19][243], DATA[19][75], DATA[19][248], DATA[19][80], DATA[19][247], DATA[19][79], DATA[19][249], DATA[19][81], DATA[19][246], DATA[19][78], DATA[19][250], DATA[19][82], DATA[19][245], DATA[19][77], DATA[19][251], DATA[19][83], DATA[19][244], DATA[19][76], DATA[18][255], DATA[18][87], DATA[18][240], DATA[18][72], DATA[18][254], DATA[18][86], DATA[18][241], DATA[18][73], DATA[18][253], DATA[18][85], DATA[18][242], DATA[18][74], DATA[18][252], DATA[18][84], DATA[18][243], DATA[18][75], DATA[18][248], DATA[18][80], DATA[18][247], DATA[18][79], DATA[18][249], DATA[18][81], DATA[18][246], DATA[18][78], DATA[18][250], DATA[18][82], DATA[18][245], DATA[18][77], DATA[18][251], DATA[18][83], DATA[18][244], DATA[18][76], DATA[17][255], DATA[17][87], DATA[17][240], DATA[17][72], DATA[17][254], DATA[17][86], DATA[17][241], DATA[17][73], DATA[17][253], DATA[17][85], DATA[17][242], DATA[17][74], DATA[17][252], DATA[17][84], DATA[17][243], DATA[17][75], DATA[17][248], DATA[17][80], DATA[17][247], DATA[17][79], DATA[17][249], DATA[17][81], DATA[17][246], DATA[17][78], DATA[17][250], DATA[17][82], DATA[17][245], DATA[17][77], DATA[17][251], DATA[17][83], DATA[17][244], DATA[17][76], DATA[16][255], DATA[16][87], DATA[16][240], DATA[16][72], DATA[16][254], DATA[16][86], DATA[16][241], DATA[16][73], DATA[16][253], DATA[16][85], DATA[16][242], DATA[16][74], DATA[16][252], DATA[16][84], DATA[16][243], DATA[16][75], DATA[16][248], DATA[16][80], DATA[16][247], DATA[16][79], DATA[16][249], DATA[16][81], DATA[16][246], DATA[16][78], DATA[16][250], DATA[16][82], DATA[16][245], DATA[16][77], DATA[16][251], DATA[16][83], DATA[16][244], DATA[16][76], DATA[15][255], DATA[15][87], DATA[15][240], DATA[15][72], DATA[15][254], DATA[15][86], DATA[15][241], DATA[15][73], DATA[15][253], DATA[15][85], DATA[15][242], DATA[15][74], DATA[15][252], DATA[15][84], DATA[15][243], DATA[15][75], DATA[15][248], DATA[15][80], DATA[15][247], DATA[15][79], DATA[15][249], DATA[15][81], DATA[15][246], DATA[15][78], DATA[15][250], DATA[15][82], DATA[15][245], DATA[15][77], DATA[15][251], DATA[15][83], DATA[15][244], DATA[15][76], DATA[14][255], DATA[14][87], DATA[14][240], DATA[14][72], DATA[14][254], DATA[14][86], DATA[14][241], DATA[14][73], DATA[14][253], DATA[14][85], DATA[14][242], DATA[14][74], DATA[14][252], DATA[14][84], DATA[14][243], DATA[14][75], DATA[14][248], DATA[14][80], DATA[14][247], DATA[14][79], DATA[14][249], DATA[14][81], DATA[14][246], DATA[14][78], DATA[14][250], DATA[14][82], DATA[14][245], DATA[14][77], DATA[14][251], DATA[14][83], DATA[14][244], DATA[14][76], DATA[13][255], DATA[13][87], DATA[13][240], DATA[13][72], DATA[13][254], DATA[13][86], DATA[13][241], DATA[13][73], DATA[13][253], DATA[13][85], DATA[13][242], DATA[13][74], DATA[13][252], DATA[13][84], DATA[13][243], DATA[13][75], DATA[13][248], DATA[13][80], DATA[13][247], DATA[13][79], DATA[13][249], DATA[13][81], DATA[13][246], DATA[13][78], DATA[13][250], DATA[13][82], DATA[13][245], DATA[13][77], DATA[13][251], DATA[13][83], DATA[13][244], DATA[13][76], DATA[12][255], DATA[12][87], DATA[12][240], DATA[12][72], DATA[12][254], DATA[12][86], DATA[12][241], DATA[12][73], DATA[12][253], DATA[12][85], DATA[12][242], DATA[12][74], DATA[12][252], DATA[12][84], DATA[12][243], DATA[12][75], DATA[12][248], DATA[12][80], DATA[12][247], DATA[12][79], DATA[12][249], DATA[12][81], DATA[12][246], DATA[12][78], DATA[12][250], DATA[12][82], DATA[12][245], DATA[12][77], DATA[12][251], DATA[12][83], DATA[12][244], DATA[12][76], DATA[11][255], DATA[11][87], DATA[11][240], DATA[11][72], DATA[11][254], DATA[11][86], DATA[11][241], DATA[11][73], DATA[11][253], DATA[11][85], DATA[11][242], DATA[11][74], DATA[11][252], DATA[11][84], DATA[11][243], DATA[11][75], DATA[11][248], DATA[11][80], DATA[11][247], DATA[11][79], DATA[11][249], DATA[11][81], DATA[11][246], DATA[11][78], DATA[11][250], DATA[11][82], DATA[11][245], DATA[11][77], DATA[11][251], DATA[11][83], DATA[11][244], DATA[11][76], DATA[10][255], DATA[10][87], DATA[10][240], DATA[10][72], DATA[10][254], DATA[10][86], DATA[10][241], DATA[10][73], DATA[10][253], DATA[10][85], DATA[10][242], DATA[10][74], DATA[10][252], DATA[10][84], DATA[10][243], DATA[10][75], DATA[10][248], DATA[10][80], DATA[10][247], DATA[10][79], DATA[10][249], DATA[10][81], DATA[10][246], DATA[10][78], DATA[10][250], DATA[10][82], DATA[10][245], DATA[10][77], DATA[10][251], DATA[10][83], DATA[10][244], DATA[10][76], DATA[9][255], DATA[9][87], DATA[9][240], DATA[9][72], DATA[9][254], DATA[9][86], DATA[9][241], DATA[9][73], DATA[9][253], DATA[9][85], DATA[9][242], DATA[9][74], DATA[9][252], DATA[9][84], DATA[9][243], DATA[9][75], DATA[9][248], DATA[9][80], DATA[9][247], DATA[9][79], DATA[9][249], DATA[9][81], DATA[9][246], DATA[9][78], DATA[9][250], DATA[9][82], DATA[9][245], DATA[9][77], DATA[9][251], DATA[9][83], DATA[9][244], DATA[9][76], DATA[8][255], DATA[8][87], DATA[8][240], DATA[8][72], DATA[8][254], DATA[8][86], DATA[8][241], DATA[8][73], DATA[8][253], DATA[8][85], DATA[8][242], DATA[8][74], DATA[8][252], DATA[8][84], DATA[8][243], DATA[8][75], DATA[8][248], DATA[8][80], DATA[8][247], DATA[8][79], DATA[8][249], DATA[8][81], DATA[8][246], DATA[8][78], DATA[8][250], DATA[8][82], DATA[8][245], DATA[8][77], DATA[8][251], DATA[8][83], DATA[8][244], DATA[8][76], DATA[7][255], DATA[7][87], DATA[7][240], DATA[7][72], DATA[7][254], DATA[7][86], DATA[7][241], DATA[7][73], DATA[7][253], DATA[7][85], DATA[7][242], DATA[7][74], DATA[7][252], DATA[7][84], DATA[7][243], DATA[7][75], DATA[7][248], DATA[7][80], DATA[7][247], DATA[7][79], DATA[7][249], DATA[7][81], DATA[7][246], DATA[7][78], DATA[7][250], DATA[7][82], DATA[7][245], DATA[7][77], DATA[7][251], DATA[7][83], DATA[7][244], DATA[7][76], DATA[6][255], DATA[6][87], DATA[6][240], DATA[6][72], DATA[6][254], DATA[6][86], DATA[6][241], DATA[6][73], DATA[6][253], DATA[6][85], DATA[6][242], DATA[6][74], DATA[6][252], DATA[6][84], DATA[6][243], DATA[6][75], DATA[6][248], DATA[6][80], DATA[6][247], DATA[6][79], DATA[6][249], DATA[6][81], DATA[6][246], DATA[6][78], DATA[6][250], DATA[6][82], DATA[6][245], DATA[6][77], DATA[6][251], DATA[6][83], DATA[6][244], DATA[6][76], DATA[5][255], DATA[5][87], DATA[5][240], DATA[5][72], DATA[5][254], DATA[5][86], DATA[5][241], DATA[5][73], DATA[5][253], DATA[5][85], DATA[5][242], DATA[5][74], DATA[5][252], DATA[5][84], DATA[5][243], DATA[5][75], DATA[5][248], DATA[5][80], DATA[5][247], DATA[5][79], DATA[5][249], DATA[5][81], DATA[5][246], DATA[5][78], DATA[5][250], DATA[5][82], DATA[5][245], DATA[5][77], DATA[5][251], DATA[5][83], DATA[5][244], DATA[5][76], DATA[4][255], DATA[4][87], DATA[4][240], DATA[4][72], DATA[4][254], DATA[4][86], DATA[4][241], DATA[4][73], DATA[4][253], DATA[4][85], DATA[4][242], DATA[4][74], DATA[4][252], DATA[4][84], DATA[4][243], DATA[4][75], DATA[4][248], DATA[4][80], DATA[4][247], DATA[4][79], DATA[4][249], DATA[4][81], DATA[4][246], DATA[4][78], DATA[4][250], DATA[4][82], DATA[4][245], DATA[4][77], DATA[4][251], DATA[4][83], DATA[4][244], DATA[4][76], DATA[3][255], DATA[3][87], DATA[3][240], DATA[3][72], DATA[3][254], DATA[3][86], DATA[3][241], DATA[3][73], DATA[3][253], DATA[3][85], DATA[3][242], DATA[3][74], DATA[3][252], DATA[3][84], DATA[3][243], DATA[3][75], DATA[3][248], DATA[3][80], DATA[3][247], DATA[3][79], DATA[3][249], DATA[3][81], DATA[3][246], DATA[3][78], DATA[3][250], DATA[3][82], DATA[3][245], DATA[3][77], DATA[3][251], DATA[3][83], DATA[3][244], DATA[3][76], DATA[2][255], DATA[2][87], DATA[2][240], DATA[2][72], DATA[2][254], DATA[2][86], DATA[2][241], DATA[2][73], DATA[2][253], DATA[2][85], DATA[2][242], DATA[2][74], DATA[2][252], DATA[2][84], DATA[2][243], DATA[2][75], DATA[2][248], DATA[2][80], DATA[2][247], DATA[2][79], DATA[2][249], DATA[2][81], DATA[2][246], DATA[2][78], DATA[2][250], DATA[2][82], DATA[2][245], DATA[2][77], DATA[2][251], DATA[2][83], DATA[2][244], DATA[2][76], DATA[1][255], DATA[1][87], DATA[1][240], DATA[1][72], DATA[1][254], DATA[1][86], DATA[1][241], DATA[1][73], DATA[1][253], DATA[1][85], DATA[1][242], DATA[1][74], DATA[1][252], DATA[1][84], DATA[1][243], DATA[1][75], DATA[1][248], DATA[1][80], DATA[1][247], DATA[1][79], DATA[1][249], DATA[1][81], DATA[1][246], DATA[1][78], DATA[1][250], DATA[1][82], DATA[1][245], DATA[1][77], DATA[1][251], DATA[1][83], DATA[1][244], DATA[1][76], DATA[0][255], DATA[0][87], DATA[0][240], DATA[0][72], DATA[0][254], DATA[0][86], DATA[0][241], DATA[0][73], DATA[0][253], DATA[0][85], DATA[0][242], DATA[0][74], DATA[0][252], DATA[0][84], DATA[0][243], DATA[0][75], DATA[0][248], DATA[0][80], DATA[0][247], DATA[0][79], DATA[0][249], DATA[0][81], DATA[0][246], DATA[0][78], DATA[0][250], DATA[0][82], DATA[0][245], DATA[0][77], DATA[0][251], DATA[0][83], DATA[0][244], DATA[0][76]];
				attribute SAVEDATA @[DATA[63][152], DATA[62][152], DATA[61][152], DATA[60][152], DATA[59][152], DATA[58][152], DATA[57][152], DATA[56][152], DATA[55][152], DATA[54][152], DATA[53][152], DATA[52][152], DATA[51][152], DATA[50][152], DATA[49][152], DATA[48][152], DATA[47][152], DATA[46][152], DATA[45][152], DATA[44][152], DATA[43][152], DATA[42][152], DATA[41][152], DATA[40][152], DATA[39][152], DATA[38][152], DATA[37][152], DATA[36][152], DATA[35][152], DATA[34][152], DATA[33][152], DATA[32][152], DATA[31][152], DATA[30][152], DATA[29][152], DATA[28][152], DATA[27][152], DATA[26][152], DATA[25][152], DATA[24][152], DATA[23][152], DATA[22][152], DATA[21][152], DATA[20][152], DATA[19][152], DATA[18][152], DATA[17][152], DATA[16][152], DATA[15][152], DATA[14][152], DATA[13][152], DATA[12][152], DATA[11][152], DATA[10][152], DATA[9][152], DATA[8][152], DATA[7][152], DATA[6][152], DATA[5][152], DATA[4][152], DATA[3][152], DATA[2][152], DATA[1][152], DATA[0][152]];
				attribute INIT_A @[!MAIN[3][19][20], !MAIN[0][19][68], !MAIN[3][19][18], !MAIN[0][19][66], !MAIN[3][19][73], !MAIN[3][19][60], !MAIN[3][19][47], !MAIN[3][19][33], !MAIN[3][19][7], !MAIN[2][19][73], !MAIN[2][19][60], !MAIN[2][19][47], !MAIN[1][19][41], !MAIN[1][19][28], !MAIN[1][19][15], !MAIN[1][19][1], !MAIN[0][19][55], !MAIN[0][19][41], !MAIN[0][19][27], !MAIN[0][19][14], !MAIN[3][19][71], !MAIN[3][19][58], !MAIN[3][19][44], !MAIN[3][19][31], !MAIN[3][19][4], !MAIN[2][19][71], !MAIN[2][19][58], !MAIN[2][19][44], !MAIN[1][19][39], !MAIN[1][19][26], !MAIN[1][19][12], !MAIN[0][19][79], !MAIN[0][19][52], !MAIN[0][19][39], !MAIN[0][19][26], !MAIN[0][19][12]];
				attribute INIT_B @[!MAIN[3][19][24], !MAIN[0][19][72], !MAIN[3][19][13], !MAIN[0][19][61], !MAIN[3][19][78], !MAIN[3][19][64], !MAIN[3][19][51], !MAIN[3][19][37], !MAIN[3][19][11], !MAIN[2][19][77], !MAIN[2][19][64], !MAIN[2][19][51], !MAIN[1][19][46], !MAIN[1][19][32], !MAIN[1][19][19], !MAIN[1][19][6], !MAIN[0][19][59], !MAIN[0][19][46], !MAIN[0][19][32], !MAIN[0][19][19], !MAIN[3][19][66], !MAIN[3][19][53], !MAIN[3][19][40], !MAIN[3][19][26], !MAIN[3][19][0], !MAIN[2][19][67], !MAIN[2][19][53], !MAIN[2][19][40], !MAIN[1][19][34], !MAIN[1][19][21], !MAIN[1][19][8], !MAIN[0][19][74], !MAIN[0][19][48], !MAIN[0][19][35], !MAIN[0][19][21], !MAIN[0][19][8]];
				attribute SRVAL_A @[!MAIN[3][19][21], !MAIN[0][19][69], !MAIN[3][19][16], !MAIN[0][19][64], !MAIN[3][19][75], !MAIN[3][19][61], !MAIN[3][19][48], !MAIN[3][19][35], !MAIN[3][19][8], !MAIN[2][19][75], !MAIN[2][19][61], !MAIN[2][19][48], !MAIN[1][19][43], !MAIN[1][19][29], !MAIN[1][19][16], !MAIN[1][19][3], !MAIN[0][19][56], !MAIN[0][19][43], !MAIN[0][19][29], !MAIN[0][19][16], !MAIN[3][19][69], !MAIN[3][19][56], !MAIN[3][19][43], !MAIN[3][19][29], !MAIN[3][19][3], !MAIN[2][19][69], !MAIN[2][19][56], !MAIN[2][19][43], !MAIN[1][19][37], !MAIN[1][19][24], !MAIN[1][19][11], !MAIN[0][19][77], !MAIN[0][19][51], !MAIN[0][19][37], !MAIN[0][19][24], !MAIN[0][19][11]];
				attribute SRVAL_B @[!MAIN[3][19][23], !MAIN[0][19][71], !MAIN[3][19][14], !MAIN[0][19][62], !MAIN[3][19][76], !MAIN[3][19][63], !MAIN[3][19][49], !MAIN[3][19][36], !MAIN[3][19][9], !MAIN[2][19][76], !MAIN[2][19][63], !MAIN[2][19][49], !MAIN[1][19][45], !MAIN[1][19][31], !MAIN[1][19][17], !MAIN[1][19][4], !MAIN[0][19][57], !MAIN[0][19][44], !MAIN[0][19][31], !MAIN[0][19][17], !MAIN[3][19][68], !MAIN[3][19][55], !MAIN[3][19][41], !MAIN[3][19][28], !MAIN[3][19][1], !MAIN[2][19][68], !MAIN[2][19][54], !MAIN[2][19][41], !MAIN[1][19][36], !MAIN[1][19][23], !MAIN[1][19][9], !MAIN[0][19][76], !MAIN[0][19][49], !MAIN[0][19][36], !MAIN[0][19][22], !MAIN[0][19][9]];
				attribute READ_WIDTH_A @[MAIN[1][19][56], MAIN[1][19][58], MAIN[1][19][57]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute READ_WIDTH_B @[MAIN[2][19][22], MAIN[2][19][20], MAIN[2][19][21]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_WIDTH_A @[MAIN[1][19][60], MAIN[1][19][61], MAIN[1][19][59]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_WIDTH_B @[MAIN[2][19][18], MAIN[2][19][17], MAIN[2][19][19]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[2][19][35], MAIN[2][19][33]] {
					WRITE_FIRST = 0b01,
					READ_FIRST = 0b00,
					NO_CHANGE = 0b11,
				}
				attribute WRITE_MODE_B @[MAIN[2][19][28], MAIN[2][19][34]] {
					WRITE_FIRST = 0b01,
					READ_FIRST = 0b00,
					NO_CHANGE = 0b11,
				}
				attribute WW_VALUE_A @[MAIN[1][19][48], MAIN[2][19][36]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute WW_VALUE_B @[MAIN[2][19][30], MAIN[2][19][29]] {
					NONE = 0b00,
					_0 = 0b01,
					_1 = 0b11,
				}
				attribute DOA_REG @MAIN[1][19][62];
				attribute DOB_REG @MAIN[2][19][16];
				attribute INVERT_CLK_DOA_REG @MAIN[1][19][50];
				attribute INVERT_CLK_DOB_REG @MAIN[2][19][32];
				attribute RAM_EXTENSION_A_LOWER @MAIN[1][19][49];
				attribute RAM_EXTENSION_B_LOWER @MAIN[2][19][31];
				attribute EN_ECC_READ @[MAIN[3][18][39], MAIN[2][18][39], MAIN[1][18][39], MAIN[0][18][39]];
				attribute EN_ECC_WRITE @[MAIN[3][18][42], MAIN[2][18][42], MAIN[1][18][42], MAIN[0][18][42]];
				attribute FIFO_ENABLE @MAIN[2][19][15];
				attribute FIFO_WIDTH @[MAIN[2][19][3], MAIN[2][19][1]] {
					_4 = 0b00,
					_9 = 0b01,
					_18 = 0b10,
					_36 = 0b11,
				}
				attribute FIRST_WORD_FALL_THROUGH @MAIN[2][19][8];
				attribute ALMOST_EMPTY_OFFSET @[MAIN[2][19][12], MAIN[2][19][10], MAIN[2][19][4], MAIN[2][19][6], MAIN[1][19][78], MAIN[1][19][76], MAIN[1][19][74], MAIN[1][19][72], MAIN[1][19][70], MAIN[1][19][68], MAIN[1][19][66], MAIN[1][19][64]];
				attribute ALMOST_FULL_OFFSET @[MAIN[2][19][13], MAIN[2][19][11], MAIN[2][19][5], MAIN[2][19][7], MAIN[1][19][79], MAIN[1][19][77], MAIN[1][19][75], MAIN[1][19][73], MAIN[1][19][71], MAIN[1][19][69], MAIN[1][19][67], MAIN[1][19][65]];
			}

			// wire CELL[0].IMUX_IMUX[3]           BRAM.ADDRB[0]
			// wire CELL[0].IMUX_IMUX[5]           BRAM.ADDRA[0]
			// wire CELL[0].IMUX_IMUX[6]           BRAM.DIPB[0]
			// wire CELL[0].IMUX_IMUX[7]           BRAM.DIPA[0]
			// wire CELL[0].IMUX_IMUX[8]           BRAM.DIB[16]
			// wire CELL[0].IMUX_IMUX[9]           BRAM.DIB[17]
			// wire CELL[0].IMUX_IMUX[10]          BRAM.DIB[18]
			// wire CELL[0].IMUX_IMUX[11]          BRAM.DIB[19]
			// wire CELL[0].IMUX_IMUX[12]          BRAM.DIA[16]
			// wire CELL[0].IMUX_IMUX[13]          BRAM.DIA[17]
			// wire CELL[0].IMUX_IMUX[14]          BRAM.DIA[18]
			// wire CELL[0].IMUX_IMUX[15]          BRAM.DIA[19]
			// wire CELL[0].IMUX_IMUX[16]          BRAM.DIA[0]
			// wire CELL[0].IMUX_IMUX[17]          BRAM.DIA[1]
			// wire CELL[0].IMUX_IMUX[18]          BRAM.DIA[2]
			// wire CELL[0].IMUX_IMUX[19]          BRAM.DIA[3]
			// wire CELL[0].IMUX_IMUX[20]          BRAM.DIB[0]
			// wire CELL[0].IMUX_IMUX[21]          BRAM.DIB[1]
			// wire CELL[0].IMUX_IMUX[22]          BRAM.DIB[2]
			// wire CELL[0].IMUX_IMUX[23]          BRAM.DIB[3]
			// wire CELL[0].IMUX_IMUX[25]          BRAM.ADDRB[1]
			// wire CELL[0].IMUX_IMUX[26]          BRAM.ADDRB[2]
			// wire CELL[0].IMUX_IMUX[27]          BRAM.ADDRB[3]
			// wire CELL[0].IMUX_IMUX[29]          BRAM.ADDRA[1]
			// wire CELL[0].IMUX_IMUX[30]          BRAM.ADDRA[2]
			// wire CELL[0].IMUX_IMUX[31]          BRAM.ADDRA[3]
			// wire CELL[0].OUT_BEST[0]            BRAM.DOA[3]
			// wire CELL[0].OUT_BEST[1]            BRAM.DOA[2]
			// wire CELL[0].OUT_BEST[2]            BRAM.DOA[1]
			// wire CELL[0].OUT_BEST[3]            BRAM.DOA[0]
			// wire CELL[0].OUT_BEST[4]            BRAM.DOB[0]
			// wire CELL[0].OUT_BEST[5]            BRAM.DOB[1]
			// wire CELL[0].OUT_BEST[6]            BRAM.DOB[2]
			// wire CELL[0].OUT_BEST[7]            BRAM.DOB[3]
			// wire CELL[0].OUT_SEC[0]             BRAM.DOB[16]
			// wire CELL[0].OUT_SEC[1]             BRAM.DOA[16]
			// wire CELL[0].OUT_SEC[2]             BRAM.DOB[18]
			// wire CELL[0].OUT_SEC[3]             BRAM.DOA[18]
			// wire CELL[0].OUT_SEC[4]             BRAM.DOB[17]
			// wire CELL[0].OUT_SEC[5]             BRAM.DOA[17]
			// wire CELL[0].OUT_SEC[6]             BRAM.DOB[19]
			// wire CELL[0].OUT_SEC[7]             BRAM.DOA[19]
			// wire CELL[0].OUT_HALF0[6]           BRAM.DOPB[0]
			// wire CELL[0].OUT_HALF0[7]           BRAM.DOPA[0]
			// wire CELL[0].OUT_HALF1[6]           BRAM.DOPB[0]
			// wire CELL[0].OUT_HALF1[7]           BRAM.DOPA[0]
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_CE_OPTINV[0]      BRAM.REGCEA
			// wire CELL[1].IMUX_CE_OPTINV[1]      BRAM.REGCEB
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_IMUX[0]           BRAM.WEB[0]
			// wire CELL[1].IMUX_IMUX[3]           BRAM.ADDRB[4]
			// wire CELL[1].IMUX_IMUX[4]           BRAM.WEB[1]
			// wire CELL[1].IMUX_IMUX[5]           BRAM.ADDRA[4]
			// wire CELL[1].IMUX_IMUX[6]           BRAM.DIPB[2]
			// wire CELL[1].IMUX_IMUX[7]           BRAM.DIPA[2]
			// wire CELL[1].IMUX_IMUX[8]           BRAM.DIB[20]
			// wire CELL[1].IMUX_IMUX[9]           BRAM.DIB[21]
			// wire CELL[1].IMUX_IMUX[10]          BRAM.DIB[22]
			// wire CELL[1].IMUX_IMUX[11]          BRAM.DIB[23]
			// wire CELL[1].IMUX_IMUX[12]          BRAM.DIA[20]
			// wire CELL[1].IMUX_IMUX[13]          BRAM.DIA[21]
			// wire CELL[1].IMUX_IMUX[14]          BRAM.DIA[22]
			// wire CELL[1].IMUX_IMUX[15]          BRAM.DIA[23]
			// wire CELL[1].IMUX_IMUX[16]          BRAM.DIA[4]
			// wire CELL[1].IMUX_IMUX[17]          BRAM.DIA[5]
			// wire CELL[1].IMUX_IMUX[18]          BRAM.DIA[6]
			// wire CELL[1].IMUX_IMUX[19]          BRAM.DIA[7]
			// wire CELL[1].IMUX_IMUX[20]          BRAM.DIB[4]
			// wire CELL[1].IMUX_IMUX[21]          BRAM.DIB[5]
			// wire CELL[1].IMUX_IMUX[22]          BRAM.DIB[6]
			// wire CELL[1].IMUX_IMUX[23]          BRAM.DIB[7]
			// wire CELL[1].IMUX_IMUX[24]          BRAM.WEB[2]
			// wire CELL[1].IMUX_IMUX[25]          BRAM.ADDRB[5]
			// wire CELL[1].IMUX_IMUX[26]          BRAM.ADDRB[6]
			// wire CELL[1].IMUX_IMUX[27]          BRAM.ADDRB[7]
			// wire CELL[1].IMUX_IMUX[28]          BRAM.WEB[3]
			// wire CELL[1].IMUX_IMUX[29]          BRAM.ADDRA[5]
			// wire CELL[1].IMUX_IMUX[30]          BRAM.ADDRA[6]
			// wire CELL[1].IMUX_IMUX[31]          BRAM.ADDRA[7]
			// wire CELL[1].OUT_BEST[0]            BRAM.DOA[7]
			// wire CELL[1].OUT_BEST[1]            BRAM.DOA[6]
			// wire CELL[1].OUT_BEST[2]            BRAM.DOA[5]
			// wire CELL[1].OUT_BEST[3]            BRAM.DOA[4]
			// wire CELL[1].OUT_BEST[4]            BRAM.DOB[4]
			// wire CELL[1].OUT_BEST[5]            BRAM.DOB[5]
			// wire CELL[1].OUT_BEST[6]            BRAM.DOB[6]
			// wire CELL[1].OUT_BEST[7]            BRAM.DOB[7]
			// wire CELL[1].OUT_SEC[0]             BRAM.DOB[20]
			// wire CELL[1].OUT_SEC[1]             BRAM.DOA[20]
			// wire CELL[1].OUT_SEC[2]             BRAM.DOB[22]
			// wire CELL[1].OUT_SEC[3]             BRAM.DOA[22]
			// wire CELL[1].OUT_SEC[4]             BRAM.DOB[21]
			// wire CELL[1].OUT_SEC[5]             BRAM.DOA[21]
			// wire CELL[1].OUT_SEC[6]             BRAM.DOB[23]
			// wire CELL[1].OUT_SEC[7]             BRAM.DOA[23]
			// wire CELL[1].OUT_HALF0[6]           BRAM.DOPB[2]
			// wire CELL[1].OUT_HALF0[7]           BRAM.DOPA[2]
			// wire CELL[1].OUT_HALF1[6]           BRAM.DOPB[2]
			// wire CELL[1].OUT_HALF1[7]           BRAM.DOPA[2]
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.SSRA
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.SSRB
			// wire CELL[2].IMUX_IMUX[0]           BRAM.WEA[0]
			// wire CELL[2].IMUX_IMUX[3]           BRAM.ADDRB[8]
			// wire CELL[2].IMUX_IMUX[4]           BRAM.WEA[1]
			// wire CELL[2].IMUX_IMUX[5]           BRAM.ADDRA[8]
			// wire CELL[2].IMUX_IMUX[6]           BRAM.DIPB[1]
			// wire CELL[2].IMUX_IMUX[7]           BRAM.DIPA[1]
			// wire CELL[2].IMUX_IMUX[8]           BRAM.DIB[24]
			// wire CELL[2].IMUX_IMUX[9]           BRAM.DIB[25]
			// wire CELL[2].IMUX_IMUX[10]          BRAM.DIB[26]
			// wire CELL[2].IMUX_IMUX[11]          BRAM.DIB[27]
			// wire CELL[2].IMUX_IMUX[12]          BRAM.DIA[24]
			// wire CELL[2].IMUX_IMUX[13]          BRAM.DIA[25]
			// wire CELL[2].IMUX_IMUX[14]          BRAM.DIA[26]
			// wire CELL[2].IMUX_IMUX[15]          BRAM.DIA[27]
			// wire CELL[2].IMUX_IMUX[16]          BRAM.DIA[8]
			// wire CELL[2].IMUX_IMUX[17]          BRAM.DIA[9]
			// wire CELL[2].IMUX_IMUX[18]          BRAM.DIA[10]
			// wire CELL[2].IMUX_IMUX[19]          BRAM.DIA[11]
			// wire CELL[2].IMUX_IMUX[20]          BRAM.DIB[8]
			// wire CELL[2].IMUX_IMUX[21]          BRAM.DIB[9]
			// wire CELL[2].IMUX_IMUX[22]          BRAM.DIB[10]
			// wire CELL[2].IMUX_IMUX[23]          BRAM.DIB[11]
			// wire CELL[2].IMUX_IMUX[24]          BRAM.WEA[2]
			// wire CELL[2].IMUX_IMUX[25]          BRAM.ADDRB[9]
			// wire CELL[2].IMUX_IMUX[26]          BRAM.ADDRB[10]
			// wire CELL[2].IMUX_IMUX[27]          BRAM.ADDRB[11]
			// wire CELL[2].IMUX_IMUX[28]          BRAM.WEA[3]
			// wire CELL[2].IMUX_IMUX[29]          BRAM.ADDRA[9]
			// wire CELL[2].IMUX_IMUX[30]          BRAM.ADDRA[10]
			// wire CELL[2].IMUX_IMUX[31]          BRAM.ADDRA[11]
			// wire CELL[2].OUT_BEST[0]            BRAM.DOA[11]
			// wire CELL[2].OUT_BEST[1]            BRAM.DOA[10]
			// wire CELL[2].OUT_BEST[2]            BRAM.DOA[9]
			// wire CELL[2].OUT_BEST[3]            BRAM.DOA[8]
			// wire CELL[2].OUT_BEST[4]            BRAM.DOB[8]
			// wire CELL[2].OUT_BEST[5]            BRAM.DOB[9]
			// wire CELL[2].OUT_BEST[6]            BRAM.DOB[10]
			// wire CELL[2].OUT_BEST[7]            BRAM.DOB[11]
			// wire CELL[2].OUT_SEC[0]             BRAM.DOB[24]
			// wire CELL[2].OUT_SEC[1]             BRAM.DOA[24]
			// wire CELL[2].OUT_SEC[2]             BRAM.DOB[26]
			// wire CELL[2].OUT_SEC[3]             BRAM.DOA[26]
			// wire CELL[2].OUT_SEC[4]             BRAM.DOB[25]
			// wire CELL[2].OUT_SEC[5]             BRAM.DOA[25]
			// wire CELL[2].OUT_SEC[6]             BRAM.DOB[27]
			// wire CELL[2].OUT_SEC[7]             BRAM.DOA[27]
			// wire CELL[2].OUT_HALF0[6]           BRAM.DOPB[1]
			// wire CELL[2].OUT_HALF0[7]           BRAM.DOPA[1]
			// wire CELL[2].OUT_HALF1[6]           BRAM.DOPB[1]
			// wire CELL[2].OUT_HALF1[7]           BRAM.DOPA[1]
			// wire CELL[3].IMUX_IMUX[3]           BRAM.ADDRB[12]
			// wire CELL[3].IMUX_IMUX[5]           BRAM.ADDRA[12]
			// wire CELL[3].IMUX_IMUX[6]           BRAM.DIPB[3]
			// wire CELL[3].IMUX_IMUX[7]           BRAM.DIPA[3]
			// wire CELL[3].IMUX_IMUX[8]           BRAM.DIB[28]
			// wire CELL[3].IMUX_IMUX[9]           BRAM.DIB[29]
			// wire CELL[3].IMUX_IMUX[10]          BRAM.DIB[30]
			// wire CELL[3].IMUX_IMUX[11]          BRAM.DIB[31]
			// wire CELL[3].IMUX_IMUX[12]          BRAM.DIA[28]
			// wire CELL[3].IMUX_IMUX[13]          BRAM.DIA[29]
			// wire CELL[3].IMUX_IMUX[14]          BRAM.DIA[30]
			// wire CELL[3].IMUX_IMUX[15]          BRAM.DIA[31]
			// wire CELL[3].IMUX_IMUX[16]          BRAM.DIA[12]
			// wire CELL[3].IMUX_IMUX[17]          BRAM.DIA[13]
			// wire CELL[3].IMUX_IMUX[18]          BRAM.DIA[14]
			// wire CELL[3].IMUX_IMUX[19]          BRAM.DIA[15]
			// wire CELL[3].IMUX_IMUX[20]          BRAM.DIB[12]
			// wire CELL[3].IMUX_IMUX[21]          BRAM.DIB[13]
			// wire CELL[3].IMUX_IMUX[22]          BRAM.DIB[14]
			// wire CELL[3].IMUX_IMUX[23]          BRAM.DIB[15]
			// wire CELL[3].IMUX_IMUX[25]          BRAM.ADDRB[13]
			// wire CELL[3].IMUX_IMUX[26]          BRAM.ADDRB[14]
			// wire CELL[3].IMUX_IMUX[29]          BRAM.ADDRA[13]
			// wire CELL[3].IMUX_IMUX[30]          BRAM.ADDRA[14]
			// wire CELL[3].OUT_BEST[0]            BRAM.DOA[15]
			// wire CELL[3].OUT_BEST[1]            BRAM.DOA[14]
			// wire CELL[3].OUT_BEST[2]            BRAM.DOA[13]
			// wire CELL[3].OUT_BEST[3]            BRAM.DOA[12]
			// wire CELL[3].OUT_BEST[4]            BRAM.DOB[12]
			// wire CELL[3].OUT_BEST[5]            BRAM.DOB[13]
			// wire CELL[3].OUT_BEST[6]            BRAM.DOB[14]
			// wire CELL[3].OUT_BEST[7]            BRAM.DOB[15]
			// wire CELL[3].OUT_SEC[0]             BRAM.DOB[28]
			// wire CELL[3].OUT_SEC[1]             BRAM.DOA[28]
			// wire CELL[3].OUT_SEC[2]             BRAM.DOB[30]
			// wire CELL[3].OUT_SEC[3]             BRAM.DOA[30]
			// wire CELL[3].OUT_SEC[4]             BRAM.DOB[29]
			// wire CELL[3].OUT_SEC[5]             BRAM.DOA[29]
			// wire CELL[3].OUT_SEC[6]             BRAM.DOB[31]
			// wire CELL[3].OUT_SEC[7]             BRAM.DOA[31]
			// wire CELL[3].OUT_HALF0[6]           BRAM.DOPB[3]
			// wire CELL[3].OUT_HALF0[7]           BRAM.DOPA[3]
			// wire CELL[3].OUT_HALF1[6]           BRAM.DOPB[3]
			// wire CELL[3].OUT_HALF1[7]           BRAM.DOPA[3]
		}

		tile_class DSP {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (21, rev 80);
			bitrect MAIN[1]: Vertical (21, rev 80);
			bitrect MAIN[2]: Vertical (21, rev 80);
			bitrect MAIN[3]: Vertical (21, rev 80);

			bel DSP[0] {
				input A[0] = CELL[0].IMUX_IMUX[4];
				input A[1] = CELL[0].IMUX_IMUX[5];
				input A[2] = CELL[0].IMUX_IMUX[6];
				input A[3] = CELL[0].IMUX_IMUX[7];
				input A[4] = CELL[1].IMUX_IMUX[4];
				input A[5] = CELL[1].IMUX_IMUX[5];
				input A[6] = CELL[1].IMUX_IMUX[6];
				input A[7] = CELL[1].IMUX_IMUX[7];
				input A[8] = CELL[2].IMUX_IMUX[4];
				input A[9] = CELL[2].IMUX_IMUX[5];
				input A[10] = CELL[2].IMUX_IMUX[6];
				input A[11] = CELL[2].IMUX_IMUX[7];
				input A[12] = CELL[3].IMUX_IMUX[4];
				input A[13] = CELL[3].IMUX_IMUX[5];
				input A[14] = CELL[3].IMUX_IMUX[6];
				input A[15] = CELL[3].IMUX_IMUX[7];
				input A[16] = CELL[0].IMUX_IMUX[27];
				input A[17] = CELL[2].IMUX_IMUX[27];
				input B[0] = CELL[0].IMUX_IMUX[12];
				input B[1] = CELL[0].IMUX_IMUX[13];
				input B[2] = CELL[0].IMUX_IMUX[14];
				input B[3] = CELL[0].IMUX_IMUX[15];
				input B[4] = CELL[1].IMUX_IMUX[12];
				input B[5] = CELL[1].IMUX_IMUX[13];
				input B[6] = CELL[1].IMUX_IMUX[14];
				input B[7] = CELL[1].IMUX_IMUX[15];
				input B[8] = CELL[2].IMUX_IMUX[12];
				input B[9] = CELL[2].IMUX_IMUX[13];
				input B[10] = CELL[2].IMUX_IMUX[14];
				input B[11] = CELL[2].IMUX_IMUX[15];
				input B[12] = CELL[3].IMUX_IMUX[12];
				input B[13] = CELL[3].IMUX_IMUX[13];
				input B[14] = CELL[3].IMUX_IMUX[14];
				input B[15] = CELL[3].IMUX_IMUX[15];
				input B[16] = CELL[0].IMUX_IMUX[26];
				input B[17] = CELL[2].IMUX_IMUX[26];
				input CARRYIN = ^CELL[0].IMUX_IMUX[29] @!MAIN[0][18][18];
				input CARRYINSEL[0] = ^CELL[0].IMUX_IMUX[30] @!MAIN[0][18][21];
				input CARRYINSEL[1] = ^CELL[0].IMUX_IMUX[31] @!MAIN[0][18][60];
				input OPMODE[0] = ^CELL[0].IMUX_IMUX[24] @!MAIN[0][18][57];
				input OPMODE[1] = ^CELL[0].IMUX_IMUX[25] @!MAIN[0][18][22];
				input OPMODE[2] = ^CELL[1].IMUX_IMUX[28] @!MAIN[1][18][61];
				input OPMODE[3] = ^CELL[2].IMUX_IMUX[24] @!MAIN[2][18][57];
				input OPMODE[4] = ^CELL[2].IMUX_IMUX[25] @!MAIN[2][18][22];
				input OPMODE[5] = ^CELL[3].IMUX_IMUX[30] @!MAIN[3][18][21];
				input OPMODE[6] = ^CELL[3].IMUX_IMUX[31] @!MAIN[3][18][60];
				input SUBTRACT = ^CELL[3].IMUX_IMUX[29] @!MAIN[3][18][18];
				input CLK = CELL[2].IMUX_CLK_OPTINV[0];
				input CEA = CELL[0].IMUX_CE_OPTINV[0];
				input CEB = CELL[0].IMUX_CE_OPTINV[1];
				input CEM = CELL[0].IMUX_CE_OPTINV[2];
				input CEP = CELL[0].IMUX_CE_OPTINV[3];
				input CECARRYIN = CELL[2].IMUX_CE_OPTINV[1];
				input CECINSUB = CELL[2].IMUX_CE_OPTINV[3];
				input CECTRL = CELL[2].IMUX_CE_OPTINV[2];
				input RSTA = CELL[0].IMUX_SR_OPTINV[0];
				input RSTB = CELL[0].IMUX_SR_OPTINV[1];
				input RSTM = CELL[0].IMUX_SR_OPTINV[2];
				input RSTP = CELL[0].IMUX_SR_OPTINV[3];
				input RSTCARRYIN = CELL[2].IMUX_SR_OPTINV[1];
				input RSTCTRL = CELL[2].IMUX_SR_OPTINV[2];
				output P[0] = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				output P[1] = CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5];
				output P[2] = CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6];
				output P[3] = CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7];
				output P[4] = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				output P[5] = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output P[6] = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				output P[7] = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output P[8] = CELL[2].OUT_HALF0_BEL[4], CELL[2].OUT_HALF1_BEL[4];
				output P[9] = CELL[2].OUT_HALF0_BEL[5], CELL[2].OUT_HALF1_BEL[5];
				output P[10] = CELL[2].OUT_HALF0_BEL[6], CELL[2].OUT_HALF1_BEL[6];
				output P[11] = CELL[2].OUT_HALF0_BEL[7], CELL[2].OUT_HALF1_BEL[7];
				output P[12] = CELL[3].OUT_HALF0_BEL[4], CELL[3].OUT_HALF1_BEL[4];
				output P[13] = CELL[3].OUT_HALF0_BEL[5], CELL[3].OUT_HALF1_BEL[5];
				output P[14] = CELL[3].OUT_HALF0_BEL[6], CELL[3].OUT_HALF1_BEL[6];
				output P[15] = CELL[3].OUT_HALF0_BEL[7], CELL[3].OUT_HALF1_BEL[7];
				output P[16] = CELL[0].OUT_BEST_TMIN[4];
				output P[17] = CELL[0].OUT_BEST_TMIN[5];
				output P[18] = CELL[0].OUT_BEST_TMIN[6];
				output P[19] = CELL[0].OUT_BEST_TMIN[7];
				output P[20] = CELL[1].OUT_BEST_TMIN[4];
				output P[21] = CELL[1].OUT_BEST_TMIN[5];
				output P[22] = CELL[1].OUT_BEST_TMIN[6];
				output P[23] = CELL[1].OUT_BEST_TMIN[7];
				output P[24] = CELL[2].OUT_BEST_TMIN[4];
				output P[25] = CELL[2].OUT_BEST_TMIN[5];
				output P[26] = CELL[2].OUT_BEST_TMIN[6];
				output P[27] = CELL[2].OUT_BEST_TMIN[7];
				output P[28] = CELL[3].OUT_BEST_TMIN[4];
				output P[29] = CELL[3].OUT_BEST_TMIN[5];
				output P[30] = CELL[3].OUT_BEST_TMIN[6];
				output P[31] = CELL[3].OUT_BEST_TMIN[7];
				output P[32] = CELL[0].OUT_SEC_TMIN[4];
				output P[33] = CELL[0].OUT_SEC_TMIN[5];
				output P[34] = CELL[0].OUT_SEC_TMIN[6];
				output P[35] = CELL[0].OUT_SEC_TMIN[7];
				output P[36] = CELL[1].OUT_SEC_TMIN[4];
				output P[37] = CELL[1].OUT_SEC_TMIN[5];
				output P[38] = CELL[1].OUT_SEC_TMIN[6];
				output P[39] = CELL[1].OUT_SEC_TMIN[7];
				output P[40] = CELL[2].OUT_SEC_TMIN[4];
				output P[41] = CELL[2].OUT_SEC_TMIN[5];
				output P[42] = CELL[2].OUT_SEC_TMIN[6];
				output P[43] = CELL[2].OUT_SEC_TMIN[7];
				output P[44] = CELL[3].OUT_SEC_TMIN[4];
				output P[45] = CELL[3].OUT_SEC_TMIN[5];
				output P[46] = CELL[3].OUT_SEC_TMIN[6];
				output P[47] = CELL[3].OUT_SEC_TMIN[7];
				attribute AREG @[MAIN[2][18][8], MAIN[2][18][5]] {
					_0 = 0b01,
					_1 = 0b00,
					_2 = 0b10,
				}
				attribute BREG @[MAIN[2][18][11], MAIN[2][18][9]] {
					_0 = 0b01,
					_1 = 0b00,
					_2 = 0b10,
				}
				attribute MREG @!MAIN[2][18][14];
				attribute PREG @!MAIN[2][18][34];
				attribute OPMODEREG @!MAIN[2][18][35];
				attribute SUBTRACTREG @!MAIN[2][18][37];
				attribute CARRYINREG @!MAIN[2][18][12];
				attribute CARRYINSELREG @!MAIN[2][18][38];
				attribute B_INPUT @[MAIN[2][18][41]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute UNK_ENABLE @MAIN[2][18][46];
			}

			bel DSP[1] {
				input A[0] = CELL[0].IMUX_IMUX[0];
				input A[1] = CELL[0].IMUX_IMUX[1];
				input A[2] = CELL[0].IMUX_IMUX[2];
				input A[3] = CELL[0].IMUX_IMUX[3];
				input A[4] = CELL[1].IMUX_IMUX[0];
				input A[5] = CELL[1].IMUX_IMUX[1];
				input A[6] = CELL[1].IMUX_IMUX[2];
				input A[7] = CELL[1].IMUX_IMUX[3];
				input A[8] = CELL[2].IMUX_IMUX[0];
				input A[9] = CELL[2].IMUX_IMUX[1];
				input A[10] = CELL[2].IMUX_IMUX[2];
				input A[11] = CELL[2].IMUX_IMUX[3];
				input A[12] = CELL[3].IMUX_IMUX[0];
				input A[13] = CELL[3].IMUX_IMUX[1];
				input A[14] = CELL[3].IMUX_IMUX[2];
				input A[15] = CELL[3].IMUX_IMUX[3];
				input A[16] = CELL[1].IMUX_IMUX[27];
				input A[17] = CELL[3].IMUX_IMUX[27];
				input B[0] = CELL[0].IMUX_IMUX[8];
				input B[1] = CELL[0].IMUX_IMUX[9];
				input B[2] = CELL[0].IMUX_IMUX[10];
				input B[3] = CELL[0].IMUX_IMUX[11];
				input B[4] = CELL[1].IMUX_IMUX[8];
				input B[5] = CELL[1].IMUX_IMUX[9];
				input B[6] = CELL[1].IMUX_IMUX[10];
				input B[7] = CELL[1].IMUX_IMUX[11];
				input B[8] = CELL[2].IMUX_IMUX[8];
				input B[9] = CELL[2].IMUX_IMUX[9];
				input B[10] = CELL[2].IMUX_IMUX[10];
				input B[11] = CELL[2].IMUX_IMUX[11];
				input B[12] = CELL[3].IMUX_IMUX[8];
				input B[13] = CELL[3].IMUX_IMUX[9];
				input B[14] = CELL[3].IMUX_IMUX[10];
				input B[15] = CELL[3].IMUX_IMUX[11];
				input B[16] = CELL[1].IMUX_IMUX[26];
				input B[17] = CELL[3].IMUX_IMUX[26];
				input CARRYIN = ^CELL[1].IMUX_IMUX[29] @!MAIN[1][18][18];
				input CARRYINSEL[0] = ^CELL[1].IMUX_IMUX[30] @!MAIN[1][18][21];
				input CARRYINSEL[1] = ^CELL[1].IMUX_IMUX[31] @!MAIN[1][18][60];
				input OPMODE[0] = ^CELL[0].IMUX_IMUX[28] @!MAIN[0][18][61];
				input OPMODE[1] = ^CELL[1].IMUX_IMUX[24] @!MAIN[1][18][57];
				input OPMODE[2] = ^CELL[1].IMUX_IMUX[25] @!MAIN[1][18][22];
				input OPMODE[3] = ^CELL[2].IMUX_IMUX[30] @!MAIN[2][18][21];
				input OPMODE[4] = ^CELL[2].IMUX_IMUX[31] @!MAIN[2][18][60];
				input OPMODE[5] = ^CELL[3].IMUX_IMUX[24] @!MAIN[3][18][57];
				input OPMODE[6] = ^CELL[3].IMUX_IMUX[25] @!MAIN[3][18][22];
				input SUBTRACT = ^CELL[2].IMUX_IMUX[29] @!MAIN[2][18][18];
				input CLK = CELL[1].IMUX_CLK_OPTINV[0];
				input CEA = CELL[1].IMUX_CE_OPTINV[0];
				input CEB = CELL[1].IMUX_CE_OPTINV[1];
				input CEM = CELL[1].IMUX_CE_OPTINV[2];
				input CEP = CELL[1].IMUX_CE_OPTINV[3];
				input CECARRYIN = CELL[3].IMUX_CE_OPTINV[0];
				input CECINSUB = CELL[3].IMUX_CE_OPTINV[2];
				input CECTRL = CELL[3].IMUX_CE_OPTINV[1];
				input RSTA = CELL[1].IMUX_SR_OPTINV[0];
				input RSTB = CELL[1].IMUX_SR_OPTINV[1];
				input RSTM = CELL[1].IMUX_SR_OPTINV[2];
				input RSTP = CELL[1].IMUX_SR_OPTINV[3];
				input RSTCARRYIN = CELL[3].IMUX_SR_OPTINV[0];
				input RSTCTRL = CELL[3].IMUX_SR_OPTINV[1];
				output P[0] = CELL[0].OUT_HALF0_BEL[0], CELL[0].OUT_HALF1_BEL[0];
				output P[1] = CELL[0].OUT_HALF0_BEL[1], CELL[0].OUT_HALF1_BEL[1];
				output P[2] = CELL[0].OUT_HALF0_BEL[2], CELL[0].OUT_HALF1_BEL[2];
				output P[3] = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output P[4] = CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0];
				output P[5] = CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1];
				output P[6] = CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2];
				output P[7] = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output P[8] = CELL[2].OUT_HALF0_BEL[0], CELL[2].OUT_HALF1_BEL[0];
				output P[9] = CELL[2].OUT_HALF0_BEL[1], CELL[2].OUT_HALF1_BEL[1];
				output P[10] = CELL[2].OUT_HALF0_BEL[2], CELL[2].OUT_HALF1_BEL[2];
				output P[11] = CELL[2].OUT_HALF0_BEL[3], CELL[2].OUT_HALF1_BEL[3];
				output P[12] = CELL[3].OUT_HALF0_BEL[0], CELL[3].OUT_HALF1_BEL[0];
				output P[13] = CELL[3].OUT_HALF0_BEL[1], CELL[3].OUT_HALF1_BEL[1];
				output P[14] = CELL[3].OUT_HALF0_BEL[2], CELL[3].OUT_HALF1_BEL[2];
				output P[15] = CELL[3].OUT_HALF0_BEL[3], CELL[3].OUT_HALF1_BEL[3];
				output P[16] = CELL[0].OUT_BEST_TMIN[3];
				output P[17] = CELL[0].OUT_BEST_TMIN[2];
				output P[18] = CELL[0].OUT_BEST_TMIN[1];
				output P[19] = CELL[0].OUT_BEST_TMIN[0];
				output P[20] = CELL[1].OUT_BEST_TMIN[3];
				output P[21] = CELL[1].OUT_BEST_TMIN[2];
				output P[22] = CELL[1].OUT_BEST_TMIN[1];
				output P[23] = CELL[1].OUT_BEST_TMIN[0];
				output P[24] = CELL[2].OUT_BEST_TMIN[3];
				output P[25] = CELL[2].OUT_BEST_TMIN[2];
				output P[26] = CELL[2].OUT_BEST_TMIN[1];
				output P[27] = CELL[2].OUT_BEST_TMIN[0];
				output P[28] = CELL[3].OUT_BEST_TMIN[3];
				output P[29] = CELL[3].OUT_BEST_TMIN[2];
				output P[30] = CELL[3].OUT_BEST_TMIN[1];
				output P[31] = CELL[3].OUT_BEST_TMIN[0];
				output P[32] = CELL[0].OUT_SEC_TMIN[0];
				output P[33] = CELL[0].OUT_SEC_TMIN[1];
				output P[34] = CELL[0].OUT_SEC_TMIN[2];
				output P[35] = CELL[0].OUT_SEC_TMIN[3];
				output P[36] = CELL[1].OUT_SEC_TMIN[0];
				output P[37] = CELL[1].OUT_SEC_TMIN[1];
				output P[38] = CELL[1].OUT_SEC_TMIN[2];
				output P[39] = CELL[1].OUT_SEC_TMIN[3];
				output P[40] = CELL[2].OUT_SEC_TMIN[0];
				output P[41] = CELL[2].OUT_SEC_TMIN[1];
				output P[42] = CELL[2].OUT_SEC_TMIN[2];
				output P[43] = CELL[2].OUT_SEC_TMIN[3];
				output P[44] = CELL[3].OUT_SEC_TMIN[0];
				output P[45] = CELL[3].OUT_SEC_TMIN[1];
				output P[46] = CELL[3].OUT_SEC_TMIN[2];
				output P[47] = CELL[3].OUT_SEC_TMIN[3];
				attribute AREG @[MAIN[1][18][8], MAIN[1][18][5]] {
					_0 = 0b01,
					_1 = 0b00,
					_2 = 0b10,
				}
				attribute BREG @[MAIN[1][18][11], MAIN[1][18][9]] {
					_0 = 0b01,
					_1 = 0b00,
					_2 = 0b10,
				}
				attribute MREG @!MAIN[1][18][14];
				attribute PREG @!MAIN[1][18][34];
				attribute OPMODEREG @!MAIN[1][18][35];
				attribute SUBTRACTREG @!MAIN[1][18][37];
				attribute CARRYINREG @!MAIN[1][18][12];
				attribute CARRYINSELREG @!MAIN[1][18][38];
				attribute B_INPUT @[MAIN[1][18][41]] {
					DIRECT = 0b0,
					CASCADE = 0b1,
				}
				attribute UNK_ENABLE @MAIN[1][18][46];
			}

			bel DSP_C {
				input C[0] = CELL[0].IMUX_IMUX[16];
				input C[1] = CELL[0].IMUX_IMUX[17];
				input C[2] = CELL[0].IMUX_IMUX[18];
				input C[3] = CELL[0].IMUX_IMUX[19];
				input C[4] = CELL[1].IMUX_IMUX[16];
				input C[5] = CELL[1].IMUX_IMUX[17];
				input C[6] = CELL[1].IMUX_IMUX[18];
				input C[7] = CELL[1].IMUX_IMUX[19];
				input C[8] = CELL[2].IMUX_IMUX[16];
				input C[9] = CELL[2].IMUX_IMUX[17];
				input C[10] = CELL[2].IMUX_IMUX[18];
				input C[11] = CELL[2].IMUX_IMUX[19];
				input C[12] = CELL[3].IMUX_IMUX[16];
				input C[13] = CELL[3].IMUX_IMUX[17];
				input C[14] = CELL[3].IMUX_IMUX[18];
				input C[15] = CELL[3].IMUX_IMUX[19];
				input C[16] = CELL[0].IMUX_IMUX[20];
				input C[17] = CELL[0].IMUX_IMUX[21];
				input C[18] = CELL[0].IMUX_IMUX[22];
				input C[19] = CELL[0].IMUX_IMUX[23];
				input C[20] = CELL[1].IMUX_IMUX[20];
				input C[21] = CELL[1].IMUX_IMUX[21];
				input C[22] = CELL[1].IMUX_IMUX[22];
				input C[23] = CELL[1].IMUX_IMUX[23];
				input C[24] = CELL[2].IMUX_IMUX[20];
				input C[25] = CELL[2].IMUX_IMUX[21];
				input C[26] = CELL[2].IMUX_IMUX[22];
				input C[27] = CELL[2].IMUX_IMUX[23];
				input C[28] = CELL[3].IMUX_IMUX[20];
				input C[29] = CELL[3].IMUX_IMUX[21];
				input C[30] = CELL[3].IMUX_IMUX[22];
				input C[31] = CELL[3].IMUX_IMUX[23];
				input C[32] = CELL[0].IMUX_BYP[0];
				input C[33] = CELL[0].IMUX_BYP[1];
				input C[34] = CELL[0].IMUX_BYP[2];
				input C[35] = CELL[0].IMUX_BYP[3];
				input C[36] = CELL[1].IMUX_BYP[0];
				input C[37] = CELL[1].IMUX_BYP[1];
				input C[38] = CELL[1].IMUX_BYP[2];
				input C[39] = CELL[1].IMUX_BYP[3];
				input C[40] = CELL[2].IMUX_BYP[0];
				input C[41] = CELL[2].IMUX_BYP[1];
				input C[42] = CELL[2].IMUX_BYP[2];
				input C[43] = CELL[2].IMUX_BYP[3];
				input C[44] = CELL[3].IMUX_BYP[0];
				input C[45] = CELL[3].IMUX_BYP[1];
				input C[46] = CELL[3].IMUX_BYP[2];
				input C[47] = CELL[3].IMUX_BYP[3];
				input CEC = CELL[2].IMUX_CE_OPTINV[0];
				input RSTC = CELL[2].IMUX_SR_OPTINV[0];
				attribute MUX_CLK @[MAIN[1][18][45]];
				attribute CREG @!MAIN[1][18][44];
			}

			// wire CELL[0].IMUX_SR_OPTINV[0]      DSP[0].RSTA
			// wire CELL[0].IMUX_SR_OPTINV[1]      DSP[0].RSTB
			// wire CELL[0].IMUX_SR_OPTINV[2]      DSP[0].RSTM
			// wire CELL[0].IMUX_SR_OPTINV[3]      DSP[0].RSTP
			// wire CELL[0].IMUX_CE_OPTINV[0]      DSP[0].CEA
			// wire CELL[0].IMUX_CE_OPTINV[1]      DSP[0].CEB
			// wire CELL[0].IMUX_CE_OPTINV[2]      DSP[0].CEM
			// wire CELL[0].IMUX_CE_OPTINV[3]      DSP[0].CEP
			// wire CELL[0].IMUX_BYP[0]            DSP_C.C[32]
			// wire CELL[0].IMUX_BYP[1]            DSP_C.C[33]
			// wire CELL[0].IMUX_BYP[2]            DSP_C.C[34]
			// wire CELL[0].IMUX_BYP[3]            DSP_C.C[35]
			// wire CELL[0].IMUX_IMUX[0]           DSP[1].A[0]
			// wire CELL[0].IMUX_IMUX[1]           DSP[1].A[1]
			// wire CELL[0].IMUX_IMUX[2]           DSP[1].A[2]
			// wire CELL[0].IMUX_IMUX[3]           DSP[1].A[3]
			// wire CELL[0].IMUX_IMUX[4]           DSP[0].A[0]
			// wire CELL[0].IMUX_IMUX[5]           DSP[0].A[1]
			// wire CELL[0].IMUX_IMUX[6]           DSP[0].A[2]
			// wire CELL[0].IMUX_IMUX[7]           DSP[0].A[3]
			// wire CELL[0].IMUX_IMUX[8]           DSP[1].B[0]
			// wire CELL[0].IMUX_IMUX[9]           DSP[1].B[1]
			// wire CELL[0].IMUX_IMUX[10]          DSP[1].B[2]
			// wire CELL[0].IMUX_IMUX[11]          DSP[1].B[3]
			// wire CELL[0].IMUX_IMUX[12]          DSP[0].B[0]
			// wire CELL[0].IMUX_IMUX[13]          DSP[0].B[1]
			// wire CELL[0].IMUX_IMUX[14]          DSP[0].B[2]
			// wire CELL[0].IMUX_IMUX[15]          DSP[0].B[3]
			// wire CELL[0].IMUX_IMUX[16]          DSP_C.C[0]
			// wire CELL[0].IMUX_IMUX[17]          DSP_C.C[1]
			// wire CELL[0].IMUX_IMUX[18]          DSP_C.C[2]
			// wire CELL[0].IMUX_IMUX[19]          DSP_C.C[3]
			// wire CELL[0].IMUX_IMUX[20]          DSP_C.C[16]
			// wire CELL[0].IMUX_IMUX[21]          DSP_C.C[17]
			// wire CELL[0].IMUX_IMUX[22]          DSP_C.C[18]
			// wire CELL[0].IMUX_IMUX[23]          DSP_C.C[19]
			// wire CELL[0].IMUX_IMUX[24]          DSP[0].OPMODE[0]
			// wire CELL[0].IMUX_IMUX[25]          DSP[0].OPMODE[1]
			// wire CELL[0].IMUX_IMUX[26]          DSP[0].B[16]
			// wire CELL[0].IMUX_IMUX[27]          DSP[0].A[16]
			// wire CELL[0].IMUX_IMUX[28]          DSP[1].OPMODE[0]
			// wire CELL[0].IMUX_IMUX[29]          DSP[0].CARRYIN
			// wire CELL[0].IMUX_IMUX[30]          DSP[0].CARRYINSEL[0]
			// wire CELL[0].IMUX_IMUX[31]          DSP[0].CARRYINSEL[1]
			// wire CELL[0].OUT_BEST_TMIN[0]       DSP[1].P[19]
			// wire CELL[0].OUT_BEST_TMIN[1]       DSP[1].P[18]
			// wire CELL[0].OUT_BEST_TMIN[2]       DSP[1].P[17]
			// wire CELL[0].OUT_BEST_TMIN[3]       DSP[1].P[16]
			// wire CELL[0].OUT_BEST_TMIN[4]       DSP[0].P[16]
			// wire CELL[0].OUT_BEST_TMIN[5]       DSP[0].P[17]
			// wire CELL[0].OUT_BEST_TMIN[6]       DSP[0].P[18]
			// wire CELL[0].OUT_BEST_TMIN[7]       DSP[0].P[19]
			// wire CELL[0].OUT_SEC_TMIN[0]        DSP[1].P[32]
			// wire CELL[0].OUT_SEC_TMIN[1]        DSP[1].P[33]
			// wire CELL[0].OUT_SEC_TMIN[2]        DSP[1].P[34]
			// wire CELL[0].OUT_SEC_TMIN[3]        DSP[1].P[35]
			// wire CELL[0].OUT_SEC_TMIN[4]        DSP[0].P[32]
			// wire CELL[0].OUT_SEC_TMIN[5]        DSP[0].P[33]
			// wire CELL[0].OUT_SEC_TMIN[6]        DSP[0].P[34]
			// wire CELL[0].OUT_SEC_TMIN[7]        DSP[0].P[35]
			// wire CELL[0].OUT_HALF0_BEL[0]       DSP[1].P[0]
			// wire CELL[0].OUT_HALF0_BEL[1]       DSP[1].P[1]
			// wire CELL[0].OUT_HALF0_BEL[2]       DSP[1].P[2]
			// wire CELL[0].OUT_HALF0_BEL[3]       DSP[1].P[3]
			// wire CELL[0].OUT_HALF0_BEL[4]       DSP[0].P[0]
			// wire CELL[0].OUT_HALF0_BEL[5]       DSP[0].P[1]
			// wire CELL[0].OUT_HALF0_BEL[6]       DSP[0].P[2]
			// wire CELL[0].OUT_HALF0_BEL[7]       DSP[0].P[3]
			// wire CELL[0].OUT_HALF1_BEL[0]       DSP[1].P[0]
			// wire CELL[0].OUT_HALF1_BEL[1]       DSP[1].P[1]
			// wire CELL[0].OUT_HALF1_BEL[2]       DSP[1].P[2]
			// wire CELL[0].OUT_HALF1_BEL[3]       DSP[1].P[3]
			// wire CELL[0].OUT_HALF1_BEL[4]       DSP[0].P[0]
			// wire CELL[0].OUT_HALF1_BEL[5]       DSP[0].P[1]
			// wire CELL[0].OUT_HALF1_BEL[6]       DSP[0].P[2]
			// wire CELL[0].OUT_HALF1_BEL[7]       DSP[0].P[3]
			// wire CELL[1].IMUX_SR_OPTINV[0]      DSP[1].RSTA
			// wire CELL[1].IMUX_SR_OPTINV[1]      DSP[1].RSTB
			// wire CELL[1].IMUX_SR_OPTINV[2]      DSP[1].RSTM
			// wire CELL[1].IMUX_SR_OPTINV[3]      DSP[1].RSTP
			// wire CELL[1].IMUX_CLK_OPTINV[0]     DSP[1].CLK
			// wire CELL[1].IMUX_CE_OPTINV[0]      DSP[1].CEA
			// wire CELL[1].IMUX_CE_OPTINV[1]      DSP[1].CEB
			// wire CELL[1].IMUX_CE_OPTINV[2]      DSP[1].CEM
			// wire CELL[1].IMUX_CE_OPTINV[3]      DSP[1].CEP
			// wire CELL[1].IMUX_BYP[0]            DSP_C.C[36]
			// wire CELL[1].IMUX_BYP[1]            DSP_C.C[37]
			// wire CELL[1].IMUX_BYP[2]            DSP_C.C[38]
			// wire CELL[1].IMUX_BYP[3]            DSP_C.C[39]
			// wire CELL[1].IMUX_IMUX[0]           DSP[1].A[4]
			// wire CELL[1].IMUX_IMUX[1]           DSP[1].A[5]
			// wire CELL[1].IMUX_IMUX[2]           DSP[1].A[6]
			// wire CELL[1].IMUX_IMUX[3]           DSP[1].A[7]
			// wire CELL[1].IMUX_IMUX[4]           DSP[0].A[4]
			// wire CELL[1].IMUX_IMUX[5]           DSP[0].A[5]
			// wire CELL[1].IMUX_IMUX[6]           DSP[0].A[6]
			// wire CELL[1].IMUX_IMUX[7]           DSP[0].A[7]
			// wire CELL[1].IMUX_IMUX[8]           DSP[1].B[4]
			// wire CELL[1].IMUX_IMUX[9]           DSP[1].B[5]
			// wire CELL[1].IMUX_IMUX[10]          DSP[1].B[6]
			// wire CELL[1].IMUX_IMUX[11]          DSP[1].B[7]
			// wire CELL[1].IMUX_IMUX[12]          DSP[0].B[4]
			// wire CELL[1].IMUX_IMUX[13]          DSP[0].B[5]
			// wire CELL[1].IMUX_IMUX[14]          DSP[0].B[6]
			// wire CELL[1].IMUX_IMUX[15]          DSP[0].B[7]
			// wire CELL[1].IMUX_IMUX[16]          DSP_C.C[4]
			// wire CELL[1].IMUX_IMUX[17]          DSP_C.C[5]
			// wire CELL[1].IMUX_IMUX[18]          DSP_C.C[6]
			// wire CELL[1].IMUX_IMUX[19]          DSP_C.C[7]
			// wire CELL[1].IMUX_IMUX[20]          DSP_C.C[20]
			// wire CELL[1].IMUX_IMUX[21]          DSP_C.C[21]
			// wire CELL[1].IMUX_IMUX[22]          DSP_C.C[22]
			// wire CELL[1].IMUX_IMUX[23]          DSP_C.C[23]
			// wire CELL[1].IMUX_IMUX[24]          DSP[1].OPMODE[1]
			// wire CELL[1].IMUX_IMUX[25]          DSP[1].OPMODE[2]
			// wire CELL[1].IMUX_IMUX[26]          DSP[1].B[16]
			// wire CELL[1].IMUX_IMUX[27]          DSP[1].A[16]
			// wire CELL[1].IMUX_IMUX[28]          DSP[0].OPMODE[2]
			// wire CELL[1].IMUX_IMUX[29]          DSP[1].CARRYIN
			// wire CELL[1].IMUX_IMUX[30]          DSP[1].CARRYINSEL[0]
			// wire CELL[1].IMUX_IMUX[31]          DSP[1].CARRYINSEL[1]
			// wire CELL[1].OUT_BEST_TMIN[0]       DSP[1].P[23]
			// wire CELL[1].OUT_BEST_TMIN[1]       DSP[1].P[22]
			// wire CELL[1].OUT_BEST_TMIN[2]       DSP[1].P[21]
			// wire CELL[1].OUT_BEST_TMIN[3]       DSP[1].P[20]
			// wire CELL[1].OUT_BEST_TMIN[4]       DSP[0].P[20]
			// wire CELL[1].OUT_BEST_TMIN[5]       DSP[0].P[21]
			// wire CELL[1].OUT_BEST_TMIN[6]       DSP[0].P[22]
			// wire CELL[1].OUT_BEST_TMIN[7]       DSP[0].P[23]
			// wire CELL[1].OUT_SEC_TMIN[0]        DSP[1].P[36]
			// wire CELL[1].OUT_SEC_TMIN[1]        DSP[1].P[37]
			// wire CELL[1].OUT_SEC_TMIN[2]        DSP[1].P[38]
			// wire CELL[1].OUT_SEC_TMIN[3]        DSP[1].P[39]
			// wire CELL[1].OUT_SEC_TMIN[4]        DSP[0].P[36]
			// wire CELL[1].OUT_SEC_TMIN[5]        DSP[0].P[37]
			// wire CELL[1].OUT_SEC_TMIN[6]        DSP[0].P[38]
			// wire CELL[1].OUT_SEC_TMIN[7]        DSP[0].P[39]
			// wire CELL[1].OUT_HALF0_BEL[0]       DSP[1].P[4]
			// wire CELL[1].OUT_HALF0_BEL[1]       DSP[1].P[5]
			// wire CELL[1].OUT_HALF0_BEL[2]       DSP[1].P[6]
			// wire CELL[1].OUT_HALF0_BEL[3]       DSP[1].P[7]
			// wire CELL[1].OUT_HALF0_BEL[4]       DSP[0].P[4]
			// wire CELL[1].OUT_HALF0_BEL[5]       DSP[0].P[5]
			// wire CELL[1].OUT_HALF0_BEL[6]       DSP[0].P[6]
			// wire CELL[1].OUT_HALF0_BEL[7]       DSP[0].P[7]
			// wire CELL[1].OUT_HALF1_BEL[0]       DSP[1].P[4]
			// wire CELL[1].OUT_HALF1_BEL[1]       DSP[1].P[5]
			// wire CELL[1].OUT_HALF1_BEL[2]       DSP[1].P[6]
			// wire CELL[1].OUT_HALF1_BEL[3]       DSP[1].P[7]
			// wire CELL[1].OUT_HALF1_BEL[4]       DSP[0].P[4]
			// wire CELL[1].OUT_HALF1_BEL[5]       DSP[0].P[5]
			// wire CELL[1].OUT_HALF1_BEL[6]       DSP[0].P[6]
			// wire CELL[1].OUT_HALF1_BEL[7]       DSP[0].P[7]
			// wire CELL[2].IMUX_SR_OPTINV[0]      DSP_C.RSTC
			// wire CELL[2].IMUX_SR_OPTINV[1]      DSP[0].RSTCARRYIN
			// wire CELL[2].IMUX_SR_OPTINV[2]      DSP[0].RSTCTRL
			// wire CELL[2].IMUX_CLK_OPTINV[0]     DSP[0].CLK
			// wire CELL[2].IMUX_CE_OPTINV[0]      DSP_C.CEC
			// wire CELL[2].IMUX_CE_OPTINV[1]      DSP[0].CECARRYIN
			// wire CELL[2].IMUX_CE_OPTINV[2]      DSP[0].CECTRL
			// wire CELL[2].IMUX_CE_OPTINV[3]      DSP[0].CECINSUB
			// wire CELL[2].IMUX_BYP[0]            DSP_C.C[40]
			// wire CELL[2].IMUX_BYP[1]            DSP_C.C[41]
			// wire CELL[2].IMUX_BYP[2]            DSP_C.C[42]
			// wire CELL[2].IMUX_BYP[3]            DSP_C.C[43]
			// wire CELL[2].IMUX_IMUX[0]           DSP[1].A[8]
			// wire CELL[2].IMUX_IMUX[1]           DSP[1].A[9]
			// wire CELL[2].IMUX_IMUX[2]           DSP[1].A[10]
			// wire CELL[2].IMUX_IMUX[3]           DSP[1].A[11]
			// wire CELL[2].IMUX_IMUX[4]           DSP[0].A[8]
			// wire CELL[2].IMUX_IMUX[5]           DSP[0].A[9]
			// wire CELL[2].IMUX_IMUX[6]           DSP[0].A[10]
			// wire CELL[2].IMUX_IMUX[7]           DSP[0].A[11]
			// wire CELL[2].IMUX_IMUX[8]           DSP[1].B[8]
			// wire CELL[2].IMUX_IMUX[9]           DSP[1].B[9]
			// wire CELL[2].IMUX_IMUX[10]          DSP[1].B[10]
			// wire CELL[2].IMUX_IMUX[11]          DSP[1].B[11]
			// wire CELL[2].IMUX_IMUX[12]          DSP[0].B[8]
			// wire CELL[2].IMUX_IMUX[13]          DSP[0].B[9]
			// wire CELL[2].IMUX_IMUX[14]          DSP[0].B[10]
			// wire CELL[2].IMUX_IMUX[15]          DSP[0].B[11]
			// wire CELL[2].IMUX_IMUX[16]          DSP_C.C[8]
			// wire CELL[2].IMUX_IMUX[17]          DSP_C.C[9]
			// wire CELL[2].IMUX_IMUX[18]          DSP_C.C[10]
			// wire CELL[2].IMUX_IMUX[19]          DSP_C.C[11]
			// wire CELL[2].IMUX_IMUX[20]          DSP_C.C[24]
			// wire CELL[2].IMUX_IMUX[21]          DSP_C.C[25]
			// wire CELL[2].IMUX_IMUX[22]          DSP_C.C[26]
			// wire CELL[2].IMUX_IMUX[23]          DSP_C.C[27]
			// wire CELL[2].IMUX_IMUX[24]          DSP[0].OPMODE[3]
			// wire CELL[2].IMUX_IMUX[25]          DSP[0].OPMODE[4]
			// wire CELL[2].IMUX_IMUX[26]          DSP[0].B[17]
			// wire CELL[2].IMUX_IMUX[27]          DSP[0].A[17]
			// wire CELL[2].IMUX_IMUX[29]          DSP[1].SUBTRACT
			// wire CELL[2].IMUX_IMUX[30]          DSP[1].OPMODE[3]
			// wire CELL[2].IMUX_IMUX[31]          DSP[1].OPMODE[4]
			// wire CELL[2].OUT_BEST_TMIN[0]       DSP[1].P[27]
			// wire CELL[2].OUT_BEST_TMIN[1]       DSP[1].P[26]
			// wire CELL[2].OUT_BEST_TMIN[2]       DSP[1].P[25]
			// wire CELL[2].OUT_BEST_TMIN[3]       DSP[1].P[24]
			// wire CELL[2].OUT_BEST_TMIN[4]       DSP[0].P[24]
			// wire CELL[2].OUT_BEST_TMIN[5]       DSP[0].P[25]
			// wire CELL[2].OUT_BEST_TMIN[6]       DSP[0].P[26]
			// wire CELL[2].OUT_BEST_TMIN[7]       DSP[0].P[27]
			// wire CELL[2].OUT_SEC_TMIN[0]        DSP[1].P[40]
			// wire CELL[2].OUT_SEC_TMIN[1]        DSP[1].P[41]
			// wire CELL[2].OUT_SEC_TMIN[2]        DSP[1].P[42]
			// wire CELL[2].OUT_SEC_TMIN[3]        DSP[1].P[43]
			// wire CELL[2].OUT_SEC_TMIN[4]        DSP[0].P[40]
			// wire CELL[2].OUT_SEC_TMIN[5]        DSP[0].P[41]
			// wire CELL[2].OUT_SEC_TMIN[6]        DSP[0].P[42]
			// wire CELL[2].OUT_SEC_TMIN[7]        DSP[0].P[43]
			// wire CELL[2].OUT_HALF0_BEL[0]       DSP[1].P[8]
			// wire CELL[2].OUT_HALF0_BEL[1]       DSP[1].P[9]
			// wire CELL[2].OUT_HALF0_BEL[2]       DSP[1].P[10]
			// wire CELL[2].OUT_HALF0_BEL[3]       DSP[1].P[11]
			// wire CELL[2].OUT_HALF0_BEL[4]       DSP[0].P[8]
			// wire CELL[2].OUT_HALF0_BEL[5]       DSP[0].P[9]
			// wire CELL[2].OUT_HALF0_BEL[6]       DSP[0].P[10]
			// wire CELL[2].OUT_HALF0_BEL[7]       DSP[0].P[11]
			// wire CELL[2].OUT_HALF1_BEL[0]       DSP[1].P[8]
			// wire CELL[2].OUT_HALF1_BEL[1]       DSP[1].P[9]
			// wire CELL[2].OUT_HALF1_BEL[2]       DSP[1].P[10]
			// wire CELL[2].OUT_HALF1_BEL[3]       DSP[1].P[11]
			// wire CELL[2].OUT_HALF1_BEL[4]       DSP[0].P[8]
			// wire CELL[2].OUT_HALF1_BEL[5]       DSP[0].P[9]
			// wire CELL[2].OUT_HALF1_BEL[6]       DSP[0].P[10]
			// wire CELL[2].OUT_HALF1_BEL[7]       DSP[0].P[11]
			// wire CELL[3].IMUX_SR_OPTINV[0]      DSP[1].RSTCARRYIN
			// wire CELL[3].IMUX_SR_OPTINV[1]      DSP[1].RSTCTRL
			// wire CELL[3].IMUX_CE_OPTINV[0]      DSP[1].CECARRYIN
			// wire CELL[3].IMUX_CE_OPTINV[1]      DSP[1].CECTRL
			// wire CELL[3].IMUX_CE_OPTINV[2]      DSP[1].CECINSUB
			// wire CELL[3].IMUX_BYP[0]            DSP_C.C[44]
			// wire CELL[3].IMUX_BYP[1]            DSP_C.C[45]
			// wire CELL[3].IMUX_BYP[2]            DSP_C.C[46]
			// wire CELL[3].IMUX_BYP[3]            DSP_C.C[47]
			// wire CELL[3].IMUX_IMUX[0]           DSP[1].A[12]
			// wire CELL[3].IMUX_IMUX[1]           DSP[1].A[13]
			// wire CELL[3].IMUX_IMUX[2]           DSP[1].A[14]
			// wire CELL[3].IMUX_IMUX[3]           DSP[1].A[15]
			// wire CELL[3].IMUX_IMUX[4]           DSP[0].A[12]
			// wire CELL[3].IMUX_IMUX[5]           DSP[0].A[13]
			// wire CELL[3].IMUX_IMUX[6]           DSP[0].A[14]
			// wire CELL[3].IMUX_IMUX[7]           DSP[0].A[15]
			// wire CELL[3].IMUX_IMUX[8]           DSP[1].B[12]
			// wire CELL[3].IMUX_IMUX[9]           DSP[1].B[13]
			// wire CELL[3].IMUX_IMUX[10]          DSP[1].B[14]
			// wire CELL[3].IMUX_IMUX[11]          DSP[1].B[15]
			// wire CELL[3].IMUX_IMUX[12]          DSP[0].B[12]
			// wire CELL[3].IMUX_IMUX[13]          DSP[0].B[13]
			// wire CELL[3].IMUX_IMUX[14]          DSP[0].B[14]
			// wire CELL[3].IMUX_IMUX[15]          DSP[0].B[15]
			// wire CELL[3].IMUX_IMUX[16]          DSP_C.C[12]
			// wire CELL[3].IMUX_IMUX[17]          DSP_C.C[13]
			// wire CELL[3].IMUX_IMUX[18]          DSP_C.C[14]
			// wire CELL[3].IMUX_IMUX[19]          DSP_C.C[15]
			// wire CELL[3].IMUX_IMUX[20]          DSP_C.C[28]
			// wire CELL[3].IMUX_IMUX[21]          DSP_C.C[29]
			// wire CELL[3].IMUX_IMUX[22]          DSP_C.C[30]
			// wire CELL[3].IMUX_IMUX[23]          DSP_C.C[31]
			// wire CELL[3].IMUX_IMUX[24]          DSP[1].OPMODE[5]
			// wire CELL[3].IMUX_IMUX[25]          DSP[1].OPMODE[6]
			// wire CELL[3].IMUX_IMUX[26]          DSP[1].B[17]
			// wire CELL[3].IMUX_IMUX[27]          DSP[1].A[17]
			// wire CELL[3].IMUX_IMUX[29]          DSP[0].SUBTRACT
			// wire CELL[3].IMUX_IMUX[30]          DSP[0].OPMODE[5]
			// wire CELL[3].IMUX_IMUX[31]          DSP[0].OPMODE[6]
			// wire CELL[3].OUT_BEST_TMIN[0]       DSP[1].P[31]
			// wire CELL[3].OUT_BEST_TMIN[1]       DSP[1].P[30]
			// wire CELL[3].OUT_BEST_TMIN[2]       DSP[1].P[29]
			// wire CELL[3].OUT_BEST_TMIN[3]       DSP[1].P[28]
			// wire CELL[3].OUT_BEST_TMIN[4]       DSP[0].P[28]
			// wire CELL[3].OUT_BEST_TMIN[5]       DSP[0].P[29]
			// wire CELL[3].OUT_BEST_TMIN[6]       DSP[0].P[30]
			// wire CELL[3].OUT_BEST_TMIN[7]       DSP[0].P[31]
			// wire CELL[3].OUT_SEC_TMIN[0]        DSP[1].P[44]
			// wire CELL[3].OUT_SEC_TMIN[1]        DSP[1].P[45]
			// wire CELL[3].OUT_SEC_TMIN[2]        DSP[1].P[46]
			// wire CELL[3].OUT_SEC_TMIN[3]        DSP[1].P[47]
			// wire CELL[3].OUT_SEC_TMIN[4]        DSP[0].P[44]
			// wire CELL[3].OUT_SEC_TMIN[5]        DSP[0].P[45]
			// wire CELL[3].OUT_SEC_TMIN[6]        DSP[0].P[46]
			// wire CELL[3].OUT_SEC_TMIN[7]        DSP[0].P[47]
			// wire CELL[3].OUT_HALF0_BEL[0]       DSP[1].P[12]
			// wire CELL[3].OUT_HALF0_BEL[1]       DSP[1].P[13]
			// wire CELL[3].OUT_HALF0_BEL[2]       DSP[1].P[14]
			// wire CELL[3].OUT_HALF0_BEL[3]       DSP[1].P[15]
			// wire CELL[3].OUT_HALF0_BEL[4]       DSP[0].P[12]
			// wire CELL[3].OUT_HALF0_BEL[5]       DSP[0].P[13]
			// wire CELL[3].OUT_HALF0_BEL[6]       DSP[0].P[14]
			// wire CELL[3].OUT_HALF0_BEL[7]       DSP[0].P[15]
			// wire CELL[3].OUT_HALF1_BEL[0]       DSP[1].P[12]
			// wire CELL[3].OUT_HALF1_BEL[1]       DSP[1].P[13]
			// wire CELL[3].OUT_HALF1_BEL[2]       DSP[1].P[14]
			// wire CELL[3].OUT_HALF1_BEL[3]       DSP[1].P[15]
			// wire CELL[3].OUT_HALF1_BEL[4]       DSP[0].P[12]
			// wire CELL[3].OUT_HALF1_BEL[5]       DSP[0].P[13]
			// wire CELL[3].OUT_HALF1_BEL[6]       DSP[0].P[14]
			// wire CELL[3].OUT_HALF1_BEL[7]       DSP[0].P[15]
		}

		tile_class IO {
			cell CELL;
			bitrect MAIN: Vertical (30, rev 80);

			bel ILOGIC[0] {
				input BITSLIP = IMUX_IMUX[21];
				input CE1 = IMUX_IMUX[6];
				input CE2 = IMUX_IMUX[14];
				input CLKDIV = IMUX_CLK_OPTINV[0];
				output CLKMUX = TEST[1];
				input CLKMUX_INT = IMUX_BYP[3];
				input DLYCE = IMUX_IMUX[0];
				input DLYINC = IMUX_IMUX[29];
				input DLYRST = IMUX_IMUX[4];
				output O = OUT_BEST_TMIN[2];
				output Q1 = OUT_BEST_TMIN[4];
				output Q2 = OUT_BEST_TMIN[3];
				output Q3 = OUT_BEST_TMIN[5];
				output Q4 = OUT_SEC_TMIN[0];
				output Q5 = OUT_SEC_TMIN[4];
				output Q6 = OUT_SEC_TMIN[5];
				input REV = IMUX_SR_OPTINV[2];
				input SR = IMUX_SR_OPTINV[0];
			}

			bel ILOGIC[1] {
				input BITSLIP = IMUX_IMUX[17];
				input CE1 = IMUX_IMUX[2];
				input CE2 = IMUX_IMUX[10];
				input CLKDIV = IMUX_CLK_OPTINV[2];
				output CLKMUX = TEST[3];
				input CLKMUX_INT = IMUX_BYP[1];
				input DLYCE = IMUX_IMUX[7];
				input DLYINC = IMUX_IMUX[3];
				input DLYRST = IMUX_IMUX[11];
				output O = OUT_BEST_TMIN[0];
				output Q1 = OUT_BEST_TMIN[6];
				output Q2 = OUT_BEST_TMIN[1];
				output Q3 = OUT_BEST_TMIN[7];
				output Q4 = OUT_SEC_TMIN[2];
				output Q5 = OUT_SEC_TMIN[7];
				output Q6 = OUT_SEC_TMIN[6];
				input REV = IMUX_SR_OPTINV[3];
				input SR = IMUX_SR_OPTINV[1];
			}

			bel OLOGIC[0] {
				input CLKDIV = IMUX_CLK_OPTINV[1];
				output CLKMUX = TEST[0];
				input CLKMUX_INT = IMUX_BYP[6];
				input D1 = IMUX_IMUX[28];
				input D2 = IMUX_IMUX[24];
				input D3 = IMUX_IMUX[20];
				input D4 = IMUX_IMUX[16];
				input D5 = IMUX_IMUX[12];
				input D6 = IMUX_IMUX[8];
				input OCE = IMUX_CE_OPTINV[0];
				input REV = IMUX_SR_OPTINV[2];
				input SR = IMUX_SR_OPTINV[0];
				input T1 = IMUX_IMUX[13];
				input T2 = IMUX_IMUX[5];
				input T3 = IMUX_IMUX[30];
				input T4 = IMUX_IMUX[22];
				input TCE = IMUX_CE_OPTINV[2];
				output TQ = OUT_SEC_TMIN[1];
			}

			bel OLOGIC[1] {
				input CLKDIV = IMUX_CLK_OPTINV[3];
				output CLKMUX = TEST[2];
				input CLKMUX_INT = IMUX_BYP[5];
				input D1 = IMUX_IMUX[25];
				input D2 = IMUX_IMUX[31];
				input D3 = IMUX_IMUX[27];
				input D4 = IMUX_IMUX[23];
				input D5 = IMUX_IMUX[19];
				input D6 = IMUX_IMUX[15];
				input OCE = IMUX_CE_OPTINV[1];
				input REV = IMUX_SR_OPTINV[3];
				input SR = IMUX_SR_OPTINV[1];
				input T1 = IMUX_IMUX[9];
				input T2 = IMUX_IMUX[1];
				input T3 = IMUX_IMUX[26];
				input T4 = IMUX_IMUX[18];
				input TCE = IMUX_CE_OPTINV[3];
				output TQ = OUT_SEC_TMIN[3];
			}

			bel IOB[0] {
			}

			bel IOB[1] {
			}

			bel IOI {
			}

			// wire IMUX_SR_OPTINV[0]              ILOGIC[0].SR OLOGIC[0].SR
			// wire IMUX_SR_OPTINV[1]              ILOGIC[1].SR OLOGIC[1].SR
			// wire IMUX_SR_OPTINV[2]              ILOGIC[0].REV OLOGIC[0].REV
			// wire IMUX_SR_OPTINV[3]              ILOGIC[1].REV OLOGIC[1].REV
			// wire IMUX_CLK_OPTINV[0]             ILOGIC[0].CLKDIV
			// wire IMUX_CLK_OPTINV[1]             OLOGIC[0].CLKDIV
			// wire IMUX_CLK_OPTINV[2]             ILOGIC[1].CLKDIV
			// wire IMUX_CLK_OPTINV[3]             OLOGIC[1].CLKDIV
			// wire IMUX_CE_OPTINV[0]              OLOGIC[0].OCE
			// wire IMUX_CE_OPTINV[1]              OLOGIC[1].OCE
			// wire IMUX_CE_OPTINV[2]              OLOGIC[0].TCE
			// wire IMUX_CE_OPTINV[3]              OLOGIC[1].TCE
			// wire IMUX_BYP[1]                    ILOGIC[1].CLKMUX_INT
			// wire IMUX_BYP[3]                    ILOGIC[0].CLKMUX_INT
			// wire IMUX_BYP[5]                    OLOGIC[1].CLKMUX_INT
			// wire IMUX_BYP[6]                    OLOGIC[0].CLKMUX_INT
			// wire IMUX_IMUX[0]                   ILOGIC[0].DLYCE
			// wire IMUX_IMUX[1]                   OLOGIC[1].T2
			// wire IMUX_IMUX[2]                   ILOGIC[1].CE1
			// wire IMUX_IMUX[3]                   ILOGIC[1].DLYINC
			// wire IMUX_IMUX[4]                   ILOGIC[0].DLYRST
			// wire IMUX_IMUX[5]                   OLOGIC[0].T2
			// wire IMUX_IMUX[6]                   ILOGIC[0].CE1
			// wire IMUX_IMUX[7]                   ILOGIC[1].DLYCE
			// wire IMUX_IMUX[8]                   OLOGIC[0].D6
			// wire IMUX_IMUX[9]                   OLOGIC[1].T1
			// wire IMUX_IMUX[10]                  ILOGIC[1].CE2
			// wire IMUX_IMUX[11]                  ILOGIC[1].DLYRST
			// wire IMUX_IMUX[12]                  OLOGIC[0].D5
			// wire IMUX_IMUX[13]                  OLOGIC[0].T1
			// wire IMUX_IMUX[14]                  ILOGIC[0].CE2
			// wire IMUX_IMUX[15]                  OLOGIC[1].D6
			// wire IMUX_IMUX[16]                  OLOGIC[0].D4
			// wire IMUX_IMUX[17]                  ILOGIC[1].BITSLIP
			// wire IMUX_IMUX[18]                  OLOGIC[1].T4
			// wire IMUX_IMUX[19]                  OLOGIC[1].D5
			// wire IMUX_IMUX[20]                  OLOGIC[0].D3
			// wire IMUX_IMUX[21]                  ILOGIC[0].BITSLIP
			// wire IMUX_IMUX[22]                  OLOGIC[0].T4
			// wire IMUX_IMUX[23]                  OLOGIC[1].D4
			// wire IMUX_IMUX[24]                  OLOGIC[0].D2
			// wire IMUX_IMUX[25]                  OLOGIC[1].D1
			// wire IMUX_IMUX[26]                  OLOGIC[1].T3
			// wire IMUX_IMUX[27]                  OLOGIC[1].D3
			// wire IMUX_IMUX[28]                  OLOGIC[0].D1
			// wire IMUX_IMUX[29]                  ILOGIC[0].DLYINC
			// wire IMUX_IMUX[30]                  OLOGIC[0].T3
			// wire IMUX_IMUX[31]                  OLOGIC[1].D2
			// wire OUT_BEST_TMIN[0]               ILOGIC[1].O
			// wire OUT_BEST_TMIN[1]               ILOGIC[1].Q2
			// wire OUT_BEST_TMIN[2]               ILOGIC[0].O
			// wire OUT_BEST_TMIN[3]               ILOGIC[0].Q2
			// wire OUT_BEST_TMIN[4]               ILOGIC[0].Q1
			// wire OUT_BEST_TMIN[5]               ILOGIC[0].Q3
			// wire OUT_BEST_TMIN[6]               ILOGIC[1].Q1
			// wire OUT_BEST_TMIN[7]               ILOGIC[1].Q3
			// wire OUT_SEC_TMIN[0]                ILOGIC[0].Q4
			// wire OUT_SEC_TMIN[1]                OLOGIC[0].TQ
			// wire OUT_SEC_TMIN[2]                ILOGIC[1].Q4
			// wire OUT_SEC_TMIN[3]                OLOGIC[1].TQ
			// wire OUT_SEC_TMIN[4]                ILOGIC[0].Q5
			// wire OUT_SEC_TMIN[5]                ILOGIC[0].Q6
			// wire OUT_SEC_TMIN[6]                ILOGIC[1].Q6
			// wire OUT_SEC_TMIN[7]                ILOGIC[1].Q5
			// wire TEST[0]                        OLOGIC[0].CLKMUX
			// wire TEST[1]                        ILOGIC[0].CLKMUX
			// wire TEST[2]                        OLOGIC[1].CLKMUX
			// wire TEST[3]                        ILOGIC[1].CLKMUX
		}

		tile_class DCM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (30, rev 80);
			bitrect MAIN[1]: Vertical (30, rev 80);
			bitrect MAIN[2]: Vertical (30, rev 80);
			bitrect MAIN[3]: Vertical (30, rev 80);

			bel DCM[0] {
				input CKINT0 = CELL[0].IMUX_CLK_OPTINV[0];
				input CKINT1 = CELL[0].IMUX_CLK_OPTINV[1];
				input CKINT2 = CELL[0].IMUX_CLK_OPTINV[2];
				input CKINT3 = CELL[0].IMUX_CLK_OPTINV[3];
				output CLK0 = CELL[2].OUT_BEST_TMIN[0];
				output CLK180 = CELL[2].OUT_BEST_TMIN[1];
				output CLK270 = CELL[1].OUT_BEST_TMIN[0];
				output CLK2X = CELL[1].OUT_BEST_TMIN[2];
				output CLK2X180 = CELL[1].OUT_BEST_TMIN[1];
				output CLK90 = CELL[2].OUT_BEST_TMIN[2];
				output CLKDV = CELL[0].OUT_BEST_TMIN[0];
				output CLKFB_TEST = CELL[2].TEST[0];
				output CLKFX = CELL[3].OUT_BEST_TMIN[1];
				output CLKFX180 = CELL[3].OUT_BEST_TMIN[2];
				output CLKIN_TEST = CELL[3].TEST[0];
				input CLK_IN0 = CELL[0].IMUX_CLK_OPTINV[0];
				output CONCUR = CELL[3].OUT_BEST_TMIN[0];
				input CTLGO = CELL[0].IMUX_IMUX[7];
				input CTLMODE = CELL[0].IMUX_CE_OPTINV[0];
				input CTLOSC1 = CELL[0].IMUX_IMUX[5];
				input CTLOSC2 = CELL[0].IMUX_IMUX[6];
				input CTLSEL0 = CELL[0].IMUX_IMUX[0];
				input CTLSEL1 = CELL[0].IMUX_IMUX[1];
				input CTLSEL2 = CELL[0].IMUX_IMUX[2];
				input DADDR0 = CELL[3].IMUX_IMUX[0];
				input DADDR1 = CELL[3].IMUX_IMUX[1];
				input DADDR2 = CELL[3].IMUX_IMUX[2];
				input DADDR3 = CELL[3].IMUX_IMUX[3];
				input DADDR4 = CELL[3].IMUX_IMUX[4];
				input DADDR5 = CELL[3].IMUX_IMUX[5];
				input DADDR6 = CELL[3].IMUX_IMUX[6];
				input DCLK = CELL[2].IMUX_CLK_OPTINV[0];
				input DEN = CELL[2].IMUX_CE_OPTINV[1];
				input DI0 = CELL[2].IMUX_IMUX[0];
				input DI1 = CELL[2].IMUX_IMUX[1];
				input DI10 = CELL[1].IMUX_IMUX[2];
				input DI11 = CELL[1].IMUX_IMUX[3];
				input DI12 = CELL[1].IMUX_IMUX[4];
				input DI13 = CELL[1].IMUX_IMUX[5];
				input DI14 = CELL[1].IMUX_IMUX[6];
				input DI15 = CELL[1].IMUX_IMUX[7];
				input DI2 = CELL[2].IMUX_IMUX[2];
				input DI3 = CELL[2].IMUX_IMUX[3];
				input DI4 = CELL[2].IMUX_IMUX[4];
				input DI5 = CELL[2].IMUX_IMUX[5];
				input DI6 = CELL[2].IMUX_IMUX[6];
				input DI7 = CELL[2].IMUX_IMUX[7];
				input DI8 = CELL[1].IMUX_IMUX[0];
				input DI9 = CELL[1].IMUX_IMUX[1];
				output DO0 = CELL[3].OUT_BEST_TMIN[4];
				output DO1 = CELL[3].OUT_BEST_TMIN[5];
				output DO10 = CELL[1].OUT_BEST_TMIN[6];
				output DO11 = CELL[1].OUT_BEST_TMIN[7];
				output DO12 = CELL[0].OUT_BEST_TMIN[4];
				output DO13 = CELL[0].OUT_BEST_TMIN[5];
				output DO14 = CELL[0].OUT_BEST_TMIN[6];
				output DO15 = CELL[0].OUT_BEST_TMIN[7];
				output DO2 = CELL[3].OUT_BEST_TMIN[6];
				output DO3 = CELL[3].OUT_BEST_TMIN[7];
				output DO4 = CELL[2].OUT_BEST_TMIN[4];
				output DO5 = CELL[2].OUT_BEST_TMIN[5];
				output DO6 = CELL[2].OUT_BEST_TMIN[6];
				output DO7 = CELL[2].OUT_BEST_TMIN[7];
				output DO8 = CELL[1].OUT_BEST_TMIN[4];
				output DO9 = CELL[1].OUT_BEST_TMIN[5];
				output DRDY = CELL[3].OUT_SEC_TMIN[2];
				input DWE = CELL[2].IMUX_CE_OPTINV[0];
				input FREEZE_DFS = CELL[1].IMUX_SR_OPTINV[1];
				input FREEZE_DLL = CELL[1].IMUX_SR_OPTINV[0];
				output LOCKED = CELL[3].OUT_SEC_TMIN[0];
				input PSCLK = CELL[2].IMUX_CLK_OPTINV[1];
				output PSDONE = CELL[3].OUT_SEC_TMIN[1];
				input PSEN = CELL[0].IMUX_IMUX[4];
				input PSINCDEC = CELL[0].IMUX_IMUX[3];
				input RST = CELL[3].IMUX_SR_OPTINV[0];
			}

			// wire CELL[0].IMUX_CLK_OPTINV[0]     DCM[0].CKINT0 DCM[0].CLK_IN0
			// wire CELL[0].IMUX_CLK_OPTINV[1]     DCM[0].CKINT1
			// wire CELL[0].IMUX_CLK_OPTINV[2]     DCM[0].CKINT2
			// wire CELL[0].IMUX_CLK_OPTINV[3]     DCM[0].CKINT3
			// wire CELL[0].IMUX_CE_OPTINV[0]      DCM[0].CTLMODE
			// wire CELL[0].IMUX_IMUX[0]           DCM[0].CTLSEL0
			// wire CELL[0].IMUX_IMUX[1]           DCM[0].CTLSEL1
			// wire CELL[0].IMUX_IMUX[2]           DCM[0].CTLSEL2
			// wire CELL[0].IMUX_IMUX[3]           DCM[0].PSINCDEC
			// wire CELL[0].IMUX_IMUX[4]           DCM[0].PSEN
			// wire CELL[0].IMUX_IMUX[5]           DCM[0].CTLOSC1
			// wire CELL[0].IMUX_IMUX[6]           DCM[0].CTLOSC2
			// wire CELL[0].IMUX_IMUX[7]           DCM[0].CTLGO
			// wire CELL[0].OUT_BEST_TMIN[0]       DCM[0].CLKDV
			// wire CELL[0].OUT_BEST_TMIN[4]       DCM[0].DO12
			// wire CELL[0].OUT_BEST_TMIN[5]       DCM[0].DO13
			// wire CELL[0].OUT_BEST_TMIN[6]       DCM[0].DO14
			// wire CELL[0].OUT_BEST_TMIN[7]       DCM[0].DO15
			// wire CELL[1].IMUX_SR_OPTINV[0]      DCM[0].FREEZE_DLL
			// wire CELL[1].IMUX_SR_OPTINV[1]      DCM[0].FREEZE_DFS
			// wire CELL[1].IMUX_IMUX[0]           DCM[0].DI8
			// wire CELL[1].IMUX_IMUX[1]           DCM[0].DI9
			// wire CELL[1].IMUX_IMUX[2]           DCM[0].DI10
			// wire CELL[1].IMUX_IMUX[3]           DCM[0].DI11
			// wire CELL[1].IMUX_IMUX[4]           DCM[0].DI12
			// wire CELL[1].IMUX_IMUX[5]           DCM[0].DI13
			// wire CELL[1].IMUX_IMUX[6]           DCM[0].DI14
			// wire CELL[1].IMUX_IMUX[7]           DCM[0].DI15
			// wire CELL[1].OUT_BEST_TMIN[0]       DCM[0].CLK270
			// wire CELL[1].OUT_BEST_TMIN[1]       DCM[0].CLK2X180
			// wire CELL[1].OUT_BEST_TMIN[2]       DCM[0].CLK2X
			// wire CELL[1].OUT_BEST_TMIN[4]       DCM[0].DO8
			// wire CELL[1].OUT_BEST_TMIN[5]       DCM[0].DO9
			// wire CELL[1].OUT_BEST_TMIN[6]       DCM[0].DO10
			// wire CELL[1].OUT_BEST_TMIN[7]       DCM[0].DO11
			// wire CELL[2].IMUX_CLK_OPTINV[0]     DCM[0].DCLK
			// wire CELL[2].IMUX_CLK_OPTINV[1]     DCM[0].PSCLK
			// wire CELL[2].IMUX_CE_OPTINV[0]      DCM[0].DWE
			// wire CELL[2].IMUX_CE_OPTINV[1]      DCM[0].DEN
			// wire CELL[2].IMUX_IMUX[0]           DCM[0].DI0
			// wire CELL[2].IMUX_IMUX[1]           DCM[0].DI1
			// wire CELL[2].IMUX_IMUX[2]           DCM[0].DI2
			// wire CELL[2].IMUX_IMUX[3]           DCM[0].DI3
			// wire CELL[2].IMUX_IMUX[4]           DCM[0].DI4
			// wire CELL[2].IMUX_IMUX[5]           DCM[0].DI5
			// wire CELL[2].IMUX_IMUX[6]           DCM[0].DI6
			// wire CELL[2].IMUX_IMUX[7]           DCM[0].DI7
			// wire CELL[2].OUT_BEST_TMIN[0]       DCM[0].CLK0
			// wire CELL[2].OUT_BEST_TMIN[1]       DCM[0].CLK180
			// wire CELL[2].OUT_BEST_TMIN[2]       DCM[0].CLK90
			// wire CELL[2].OUT_BEST_TMIN[4]       DCM[0].DO4
			// wire CELL[2].OUT_BEST_TMIN[5]       DCM[0].DO5
			// wire CELL[2].OUT_BEST_TMIN[6]       DCM[0].DO6
			// wire CELL[2].OUT_BEST_TMIN[7]       DCM[0].DO7
			// wire CELL[2].TEST[0]                DCM[0].CLKFB_TEST
			// wire CELL[3].IMUX_SR_OPTINV[0]      DCM[0].RST
			// wire CELL[3].IMUX_IMUX[0]           DCM[0].DADDR0
			// wire CELL[3].IMUX_IMUX[1]           DCM[0].DADDR1
			// wire CELL[3].IMUX_IMUX[2]           DCM[0].DADDR2
			// wire CELL[3].IMUX_IMUX[3]           DCM[0].DADDR3
			// wire CELL[3].IMUX_IMUX[4]           DCM[0].DADDR4
			// wire CELL[3].IMUX_IMUX[5]           DCM[0].DADDR5
			// wire CELL[3].IMUX_IMUX[6]           DCM[0].DADDR6
			// wire CELL[3].OUT_BEST_TMIN[0]       DCM[0].CONCUR
			// wire CELL[3].OUT_BEST_TMIN[1]       DCM[0].CLKFX
			// wire CELL[3].OUT_BEST_TMIN[2]       DCM[0].CLKFX180
			// wire CELL[3].OUT_BEST_TMIN[4]       DCM[0].DO0
			// wire CELL[3].OUT_BEST_TMIN[5]       DCM[0].DO1
			// wire CELL[3].OUT_BEST_TMIN[6]       DCM[0].DO2
			// wire CELL[3].OUT_BEST_TMIN[7]       DCM[0].DO3
			// wire CELL[3].OUT_SEC_TMIN[0]        DCM[0].LOCKED
			// wire CELL[3].OUT_SEC_TMIN[1]        DCM[0].PSDONE
			// wire CELL[3].OUT_SEC_TMIN[2]        DCM[0].DRDY
			// wire CELL[3].TEST[0]                DCM[0].CLKIN_TEST
		}

		tile_class CCM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (30, rev 80);
			bitrect MAIN[1]: Vertical (30, rev 80);
			bitrect MAIN[2]: Vertical (30, rev 80);
			bitrect MAIN[3]: Vertical (30, rev 80);

			bel CCM {
				input CKINT = CELL[3].IMUX_IMUX[8];
				output TO_BUFG0 = CELL[0].OUT_SEC_TMIN[0];
				output TO_BUFG1 = CELL[0].OUT_SEC_TMIN[1];
				output TO_BUFG10 = CELL[2].OUT_SEC_TMIN[2];
				output TO_BUFG11 = CELL[2].OUT_SEC_TMIN[3];
				output TO_BUFG2 = CELL[0].OUT_SEC_TMIN[2];
				output TO_BUFG3 = CELL[0].OUT_SEC_TMIN[3];
				output TO_BUFG4 = CELL[1].OUT_SEC_TMIN[0];
				output TO_BUFG5 = CELL[1].OUT_SEC_TMIN[1];
				output TO_BUFG6 = CELL[1].OUT_SEC_TMIN[2];
				output TO_BUFG7 = CELL[1].OUT_SEC_TMIN[3];
				output TO_BUFG8 = CELL[2].OUT_SEC_TMIN[0];
				output TO_BUFG9 = CELL[2].OUT_SEC_TMIN[1];
			}

			bel PMCD[0] {
				input CKINTA0 = CELL[2].IMUX_CLK_OPTINV[2];
				input CKINTA1 = CELL[2].IMUX_CLK_OPTINV[3];
				input CKINTA2 = CELL[2].IMUX_IMUX[10];
				input CKINTA3 = CELL[2].IMUX_IMUX[11];
				input CKINTB0 = CELL[2].IMUX_CLK_OPTINV[0];
				input CKINTB1 = CELL[2].IMUX_CLK_OPTINV[1];
				input CKINTB2 = CELL[2].IMUX_IMUX[8];
				input CKINTB3 = CELL[2].IMUX_IMUX[9];
				input CKINTC0 = CELL[1].IMUX_CLK_OPTINV[0];
				input CKINTC1 = CELL[1].IMUX_CLK_OPTINV[1];
				input CKINTC2 = CELL[1].IMUX_IMUX[8];
				input CKINTC3 = CELL[1].IMUX_IMUX[9];
				output CLKA_TEST = CELL[1].TEST[1];
				output CLKB_TEST = CELL[1].TEST[0];
				output CLKC_TEST = CELL[3].TEST[1];
				output CLKD_TEST = CELL[3].TEST[0];
				input REL_INT = CELL[0].IMUX_IMUX[0];
				output REL_TEST = CELL[0].TEST[3];
				input RST = CELL[0].IMUX_SR_OPTINV[0];
			}

			bel PMCD[1] {
				input CKINTA0 = CELL[3].IMUX_CLK_OPTINV[2];
				input CKINTA1 = CELL[3].IMUX_CLK_OPTINV[3];
				input CKINTA2 = CELL[3].IMUX_IMUX[10];
				input CKINTA3 = CELL[3].IMUX_IMUX[11];
				input CKINTB0 = CELL[3].IMUX_CLK_OPTINV[0];
				input CKINTB1 = CELL[3].IMUX_CLK_OPTINV[1];
				input CKINTB2 = CELL[3].IMUX_IMUX[8];
				input CKINTB3 = CELL[3].IMUX_IMUX[9];
				input CKINTC0 = CELL[1].IMUX_CLK_OPTINV[0];
				input CKINTC1 = CELL[1].IMUX_CLK_OPTINV[1];
				input CKINTC2 = CELL[1].IMUX_IMUX[8];
				input CKINTC3 = CELL[1].IMUX_IMUX[9];
				output CLKA_TEST = CELL[1].TEST[3];
				output CLKB_TEST = CELL[1].TEST[2];
				output CLKC_TEST = CELL[3].TEST[3];
				output CLKD_TEST = CELL[3].TEST[2];
				input REL_INT = CELL[1].IMUX_IMUX[0];
				output REL_TEST = CELL[0].TEST[2];
				input RST = CELL[1].IMUX_SR_OPTINV[0];
			}

			bel DPM {
				output CENTER = CELL[0].OUT_BEST_TMIN[0];
				input CKINTA0 = CELL[0].IMUX_CLK_OPTINV[0];
				input CKINTA1 = CELL[0].IMUX_CLK_OPTINV[1];
				input CKINTA2 = CELL[0].IMUX_IMUX[8];
				input CKINTA3 = CELL[0].IMUX_IMUX[9];
				input CKINTB0 = CELL[1].IMUX_CLK_OPTINV[2];
				input CKINTB1 = CELL[1].IMUX_CLK_OPTINV[3];
				input CKINTB2 = CELL[1].IMUX_IMUX[10];
				input CKINTB3 = CELL[1].IMUX_IMUX[11];
				output DOUT0 = CELL[1].OUT_BEST_TMIN[0];
				output DOUT1 = CELL[1].OUT_BEST_TMIN[1];
				output DOUT2 = CELL[1].OUT_BEST_TMIN[2];
				output DOUT3 = CELL[1].OUT_BEST_TMIN[3];
				output DOUT4 = CELL[1].OUT_BEST_TMIN[4];
				output DOUT5 = CELL[1].OUT_BEST_TMIN[5];
				output DOUT6 = CELL[1].OUT_BEST_TMIN[6];
				output DOUT7 = CELL[1].OUT_BEST_TMIN[7];
				input ENOSC0 = CELL[0].IMUX_IMUX[2];
				input ENOSC1 = CELL[0].IMUX_IMUX[3];
				input ENOSC2 = CELL[0].IMUX_IMUX[4];
				input FREEZE = CELL[0].IMUX_IMUX[1];
				input HFSEL0 = CELL[1].IMUX_IMUX[1];
				input HFSEL1 = CELL[1].IMUX_IMUX[2];
				input HFSEL2 = CELL[1].IMUX_IMUX[3];
				input OUTSEL0 = CELL[0].IMUX_IMUX[5];
				input OUTSEL1 = CELL[0].IMUX_IMUX[6];
				input OUTSEL2 = CELL[0].IMUX_IMUX[7];
				output REFCLK_TEST = CELL[0].TEST[0];
				input RST = CELL[0].IMUX_SR_OPTINV[1];
				input SELSKEW = CELL[1].IMUX_IMUX[4];
				output TESTCLK1_TEST = CELL[2].TEST[0];
				output TESTCLK2_TEST = CELL[2].TEST[1];
				output VALID = CELL[0].OUT_BEST_TMIN[1];
			}

			// wire CELL[0].IMUX_SR_OPTINV[0]      PMCD[0].RST
			// wire CELL[0].IMUX_SR_OPTINV[1]      DPM.RST
			// wire CELL[0].IMUX_CLK_OPTINV[0]     DPM.CKINTA0
			// wire CELL[0].IMUX_CLK_OPTINV[1]     DPM.CKINTA1
			// wire CELL[0].IMUX_IMUX[0]           PMCD[0].REL_INT
			// wire CELL[0].IMUX_IMUX[1]           DPM.FREEZE
			// wire CELL[0].IMUX_IMUX[2]           DPM.ENOSC0
			// wire CELL[0].IMUX_IMUX[3]           DPM.ENOSC1
			// wire CELL[0].IMUX_IMUX[4]           DPM.ENOSC2
			// wire CELL[0].IMUX_IMUX[5]           DPM.OUTSEL0
			// wire CELL[0].IMUX_IMUX[6]           DPM.OUTSEL1
			// wire CELL[0].IMUX_IMUX[7]           DPM.OUTSEL2
			// wire CELL[0].IMUX_IMUX[8]           DPM.CKINTA2
			// wire CELL[0].IMUX_IMUX[9]           DPM.CKINTA3
			// wire CELL[0].OUT_BEST_TMIN[0]       DPM.CENTER
			// wire CELL[0].OUT_BEST_TMIN[1]       DPM.VALID
			// wire CELL[0].OUT_SEC_TMIN[0]        CCM.TO_BUFG0
			// wire CELL[0].OUT_SEC_TMIN[1]        CCM.TO_BUFG1
			// wire CELL[0].OUT_SEC_TMIN[2]        CCM.TO_BUFG2
			// wire CELL[0].OUT_SEC_TMIN[3]        CCM.TO_BUFG3
			// wire CELL[0].TEST[0]                DPM.REFCLK_TEST
			// wire CELL[0].TEST[2]                PMCD[1].REL_TEST
			// wire CELL[0].TEST[3]                PMCD[0].REL_TEST
			// wire CELL[1].IMUX_SR_OPTINV[0]      PMCD[1].RST
			// wire CELL[1].IMUX_CLK_OPTINV[0]     PMCD[0].CKINTC0 PMCD[1].CKINTC0
			// wire CELL[1].IMUX_CLK_OPTINV[1]     PMCD[0].CKINTC1 PMCD[1].CKINTC1
			// wire CELL[1].IMUX_CLK_OPTINV[2]     DPM.CKINTB0
			// wire CELL[1].IMUX_CLK_OPTINV[3]     DPM.CKINTB1
			// wire CELL[1].IMUX_IMUX[0]           PMCD[1].REL_INT
			// wire CELL[1].IMUX_IMUX[1]           DPM.HFSEL0
			// wire CELL[1].IMUX_IMUX[2]           DPM.HFSEL1
			// wire CELL[1].IMUX_IMUX[3]           DPM.HFSEL2
			// wire CELL[1].IMUX_IMUX[4]           DPM.SELSKEW
			// wire CELL[1].IMUX_IMUX[8]           PMCD[0].CKINTC2 PMCD[1].CKINTC2
			// wire CELL[1].IMUX_IMUX[9]           PMCD[0].CKINTC3 PMCD[1].CKINTC3
			// wire CELL[1].IMUX_IMUX[10]          DPM.CKINTB2
			// wire CELL[1].IMUX_IMUX[11]          DPM.CKINTB3
			// wire CELL[1].OUT_BEST_TMIN[0]       DPM.DOUT0
			// wire CELL[1].OUT_BEST_TMIN[1]       DPM.DOUT1
			// wire CELL[1].OUT_BEST_TMIN[2]       DPM.DOUT2
			// wire CELL[1].OUT_BEST_TMIN[3]       DPM.DOUT3
			// wire CELL[1].OUT_BEST_TMIN[4]       DPM.DOUT4
			// wire CELL[1].OUT_BEST_TMIN[5]       DPM.DOUT5
			// wire CELL[1].OUT_BEST_TMIN[6]       DPM.DOUT6
			// wire CELL[1].OUT_BEST_TMIN[7]       DPM.DOUT7
			// wire CELL[1].OUT_SEC_TMIN[0]        CCM.TO_BUFG4
			// wire CELL[1].OUT_SEC_TMIN[1]        CCM.TO_BUFG5
			// wire CELL[1].OUT_SEC_TMIN[2]        CCM.TO_BUFG6
			// wire CELL[1].OUT_SEC_TMIN[3]        CCM.TO_BUFG7
			// wire CELL[1].TEST[0]                PMCD[0].CLKB_TEST
			// wire CELL[1].TEST[1]                PMCD[0].CLKA_TEST
			// wire CELL[1].TEST[2]                PMCD[1].CLKB_TEST
			// wire CELL[1].TEST[3]                PMCD[1].CLKA_TEST
			// wire CELL[2].IMUX_CLK_OPTINV[0]     PMCD[0].CKINTB0
			// wire CELL[2].IMUX_CLK_OPTINV[1]     PMCD[0].CKINTB1
			// wire CELL[2].IMUX_CLK_OPTINV[2]     PMCD[0].CKINTA0
			// wire CELL[2].IMUX_CLK_OPTINV[3]     PMCD[0].CKINTA1
			// wire CELL[2].IMUX_IMUX[8]           PMCD[0].CKINTB2
			// wire CELL[2].IMUX_IMUX[9]           PMCD[0].CKINTB3
			// wire CELL[2].IMUX_IMUX[10]          PMCD[0].CKINTA2
			// wire CELL[2].IMUX_IMUX[11]          PMCD[0].CKINTA3
			// wire CELL[2].OUT_SEC_TMIN[0]        CCM.TO_BUFG8
			// wire CELL[2].OUT_SEC_TMIN[1]        CCM.TO_BUFG9
			// wire CELL[2].OUT_SEC_TMIN[2]        CCM.TO_BUFG10
			// wire CELL[2].OUT_SEC_TMIN[3]        CCM.TO_BUFG11
			// wire CELL[2].TEST[0]                DPM.TESTCLK1_TEST
			// wire CELL[2].TEST[1]                DPM.TESTCLK2_TEST
			// wire CELL[3].IMUX_CLK_OPTINV[0]     PMCD[1].CKINTB0
			// wire CELL[3].IMUX_CLK_OPTINV[1]     PMCD[1].CKINTB1
			// wire CELL[3].IMUX_CLK_OPTINV[2]     PMCD[1].CKINTA0
			// wire CELL[3].IMUX_CLK_OPTINV[3]     PMCD[1].CKINTA1
			// wire CELL[3].IMUX_IMUX[8]           CCM.CKINT PMCD[1].CKINTB2
			// wire CELL[3].IMUX_IMUX[9]           PMCD[1].CKINTB3
			// wire CELL[3].IMUX_IMUX[10]          PMCD[1].CKINTA2
			// wire CELL[3].IMUX_IMUX[11]          PMCD[1].CKINTA3
			// wire CELL[3].TEST[0]                PMCD[0].CLKD_TEST
			// wire CELL[3].TEST[1]                PMCD[0].CLKC_TEST
			// wire CELL[3].TEST[2]                PMCD[1].CLKD_TEST
			// wire CELL[3].TEST[3]                PMCD[1].CLKC_TEST
		}

		tile_class PPC {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_W[3];
			cell CELL_W[4];
			cell CELL_W[5];
			cell CELL_W[6];
			cell CELL_W[7];
			cell CELL_W[8];
			cell CELL_W[9];
			cell CELL_W[10];
			cell CELL_W[11];
			cell CELL_W[12];
			cell CELL_W[13];
			cell CELL_W[14];
			cell CELL_W[15];
			cell CELL_W[16];
			cell CELL_W[17];
			cell CELL_W[18];
			cell CELL_W[19];
			cell CELL_W[20];
			cell CELL_W[21];
			cell CELL_W[22];
			cell CELL_W[23];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_E[4];
			cell CELL_E[5];
			cell CELL_E[6];
			cell CELL_E[7];
			cell CELL_E[8];
			cell CELL_E[9];
			cell CELL_E[10];
			cell CELL_E[11];
			cell CELL_E[12];
			cell CELL_E[13];
			cell CELL_E[14];
			cell CELL_E[15];
			cell CELL_E[16];
			cell CELL_E[17];
			cell CELL_E[18];
			cell CELL_E[19];
			cell CELL_E[20];
			cell CELL_E[21];
			cell CELL_E[22];
			cell CELL_E[23];
			cell CELL_S[0];
			cell CELL_S[1];
			cell CELL_S[2];
			cell CELL_S[3];
			cell CELL_S[4];
			cell CELL_S[5];
			cell CELL_S[6];
			cell CELL_N[0];
			cell CELL_N[1];
			cell CELL_N[2];
			cell CELL_N[3];
			cell CELL_N[4];
			cell CELL_N[5];
			cell CELL_N[6];

			bel PPC {
				output APUFCMDECODED = CELL_E[14].OUT_SEC_TMIN[2];
				output APUFCMDECUDI0 = CELL_E[13].OUT_SEC_TMIN[1];
				output APUFCMDECUDI1 = CELL_E[13].OUT_SEC_TMIN[2];
				output APUFCMDECUDI2 = CELL_E[13].OUT_SEC_TMIN[3];
				output APUFCMDECUDIVALID = CELL_E[14].OUT_SEC_TMIN[3];
				output APUFCMENDIAN = CELL_E[14].OUT_BEST_TMIN[6];
				output APUFCMFLUSH = CELL_E[14].OUT_BEST_TMIN[4];
				output APUFCMINSTRUCTION0 = CELL_N[6].OUT_SEC_TMIN[3];
				output APUFCMINSTRUCTION1 = CELL_N[6].OUT_SEC_TMIN[2];
				output APUFCMINSTRUCTION10 = CELL_N[5].OUT_SEC_TMIN[1];
				output APUFCMINSTRUCTION11 = CELL_N[5].OUT_SEC_TMIN[0];
				output APUFCMINSTRUCTION12 = CELL_N[5].OUT_BEST_TMIN[7];
				output APUFCMINSTRUCTION13 = CELL_N[5].OUT_BEST_TMIN[6];
				output APUFCMINSTRUCTION14 = CELL_N[5].OUT_BEST_TMIN[5];
				output APUFCMINSTRUCTION15 = CELL_N[5].OUT_BEST_TMIN[4];
				output APUFCMINSTRUCTION16 = CELL_N[4].OUT_SEC_TMIN[3];
				output APUFCMINSTRUCTION17 = CELL_N[4].OUT_SEC_TMIN[2];
				output APUFCMINSTRUCTION18 = CELL_N[4].OUT_SEC_TMIN[1];
				output APUFCMINSTRUCTION19 = CELL_N[4].OUT_SEC_TMIN[0];
				output APUFCMINSTRUCTION2 = CELL_N[6].OUT_SEC_TMIN[1];
				output APUFCMINSTRUCTION20 = CELL_N[4].OUT_BEST_TMIN[7];
				output APUFCMINSTRUCTION21 = CELL_N[4].OUT_BEST_TMIN[6];
				output APUFCMINSTRUCTION22 = CELL_N[4].OUT_BEST_TMIN[5];
				output APUFCMINSTRUCTION23 = CELL_N[4].OUT_BEST_TMIN[4];
				output APUFCMINSTRUCTION24 = CELL_N[3].OUT_SEC_TMIN[3];
				output APUFCMINSTRUCTION25 = CELL_N[3].OUT_SEC_TMIN[2];
				output APUFCMINSTRUCTION26 = CELL_N[3].OUT_SEC_TMIN[1];
				output APUFCMINSTRUCTION27 = CELL_N[3].OUT_SEC_TMIN[0];
				output APUFCMINSTRUCTION28 = CELL_N[3].OUT_BEST_TMIN[7];
				output APUFCMINSTRUCTION29 = CELL_N[3].OUT_BEST_TMIN[6];
				output APUFCMINSTRUCTION3 = CELL_N[6].OUT_SEC_TMIN[0];
				output APUFCMINSTRUCTION30 = CELL_N[3].OUT_BEST_TMIN[5];
				output APUFCMINSTRUCTION31 = CELL_N[3].OUT_BEST_TMIN[4];
				output APUFCMINSTRUCTION4 = CELL_N[6].OUT_BEST_TMIN[7];
				output APUFCMINSTRUCTION5 = CELL_N[6].OUT_BEST_TMIN[6];
				output APUFCMINSTRUCTION6 = CELL_N[6].OUT_BEST_TMIN[5];
				output APUFCMINSTRUCTION7 = CELL_N[6].OUT_BEST_TMIN[4];
				output APUFCMINSTRUCTION8 = CELL_N[5].OUT_SEC_TMIN[3];
				output APUFCMINSTRUCTION9 = CELL_N[5].OUT_SEC_TMIN[2];
				output APUFCMINSTRVALID = CELL_E[14].OUT_SEC_TMIN[1];
				output APUFCMLOADBYTEEN0 = CELL_E[15].OUT_SEC_TMIN[0];
				output APUFCMLOADBYTEEN1 = CELL_E[15].OUT_SEC_TMIN[1];
				output APUFCMLOADBYTEEN2 = CELL_E[15].OUT_SEC_TMIN[2];
				output APUFCMLOADBYTEEN3 = CELL_E[15].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA0 = CELL_E[23].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA1 = CELL_E[23].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA10 = CELL_E[21].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA11 = CELL_E[21].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA12 = CELL_E[20].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA13 = CELL_E[20].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA14 = CELL_E[20].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA15 = CELL_E[20].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA16 = CELL_E[19].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA17 = CELL_E[19].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA18 = CELL_E[19].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA19 = CELL_E[19].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA2 = CELL_E[23].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA20 = CELL_E[18].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA21 = CELL_E[18].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA22 = CELL_E[18].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA23 = CELL_E[18].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA24 = CELL_E[17].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA25 = CELL_E[17].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA26 = CELL_E[17].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA27 = CELL_E[17].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA28 = CELL_E[16].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA29 = CELL_E[16].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA3 = CELL_E[23].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA30 = CELL_E[16].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA31 = CELL_E[16].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA4 = CELL_E[22].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA5 = CELL_E[22].OUT_SEC_TMIN[1];
				output APUFCMLOADDATA6 = CELL_E[22].OUT_SEC_TMIN[2];
				output APUFCMLOADDATA7 = CELL_E[22].OUT_SEC_TMIN[3];
				output APUFCMLOADDATA8 = CELL_E[21].OUT_SEC_TMIN[0];
				output APUFCMLOADDATA9 = CELL_E[21].OUT_SEC_TMIN[1];
				output APUFCMLOADDVALID = CELL_E[13].OUT_SEC_TMIN[0];
				output APUFCMOPERANDVALID = CELL_E[13].OUT_BEST_TMIN[7];
				output APUFCMRADATA0 = CELL_E[23].OUT_BEST_TMIN[0];
				output APUFCMRADATA1 = CELL_E[23].OUT_BEST_TMIN[1];
				output APUFCMRADATA10 = CELL_E[21].OUT_BEST_TMIN[2];
				output APUFCMRADATA11 = CELL_E[21].OUT_BEST_TMIN[3];
				output APUFCMRADATA12 = CELL_E[20].OUT_BEST_TMIN[0];
				output APUFCMRADATA13 = CELL_E[20].OUT_BEST_TMIN[1];
				output APUFCMRADATA14 = CELL_E[20].OUT_BEST_TMIN[2];
				output APUFCMRADATA15 = CELL_E[20].OUT_BEST_TMIN[3];
				output APUFCMRADATA16 = CELL_E[19].OUT_BEST_TMIN[0];
				output APUFCMRADATA17 = CELL_E[19].OUT_BEST_TMIN[1];
				output APUFCMRADATA18 = CELL_E[19].OUT_BEST_TMIN[2];
				output APUFCMRADATA19 = CELL_E[19].OUT_BEST_TMIN[3];
				output APUFCMRADATA2 = CELL_E[23].OUT_BEST_TMIN[2];
				output APUFCMRADATA20 = CELL_E[18].OUT_BEST_TMIN[0];
				output APUFCMRADATA21 = CELL_E[18].OUT_BEST_TMIN[1];
				output APUFCMRADATA22 = CELL_E[18].OUT_BEST_TMIN[2];
				output APUFCMRADATA23 = CELL_E[18].OUT_BEST_TMIN[3];
				output APUFCMRADATA24 = CELL_E[17].OUT_BEST_TMIN[0];
				output APUFCMRADATA25 = CELL_E[17].OUT_BEST_TMIN[1];
				output APUFCMRADATA26 = CELL_E[17].OUT_BEST_TMIN[2];
				output APUFCMRADATA27 = CELL_E[17].OUT_BEST_TMIN[3];
				output APUFCMRADATA28 = CELL_E[16].OUT_BEST_TMIN[0];
				output APUFCMRADATA29 = CELL_E[16].OUT_BEST_TMIN[1];
				output APUFCMRADATA3 = CELL_E[23].OUT_BEST_TMIN[3];
				output APUFCMRADATA30 = CELL_E[16].OUT_BEST_TMIN[2];
				output APUFCMRADATA31 = CELL_E[16].OUT_BEST_TMIN[3];
				output APUFCMRADATA4 = CELL_E[22].OUT_BEST_TMIN[0];
				output APUFCMRADATA5 = CELL_E[22].OUT_BEST_TMIN[1];
				output APUFCMRADATA6 = CELL_E[22].OUT_BEST_TMIN[2];
				output APUFCMRADATA7 = CELL_E[22].OUT_BEST_TMIN[3];
				output APUFCMRADATA8 = CELL_E[21].OUT_BEST_TMIN[0];
				output APUFCMRADATA9 = CELL_E[21].OUT_BEST_TMIN[1];
				output APUFCMRBDATA0 = CELL_E[23].OUT_BEST_TMIN[4];
				output APUFCMRBDATA1 = CELL_E[23].OUT_BEST_TMIN[5];
				output APUFCMRBDATA10 = CELL_E[21].OUT_BEST_TMIN[6];
				output APUFCMRBDATA11 = CELL_E[21].OUT_BEST_TMIN[7];
				output APUFCMRBDATA12 = CELL_E[20].OUT_BEST_TMIN[4];
				output APUFCMRBDATA13 = CELL_E[20].OUT_BEST_TMIN[5];
				output APUFCMRBDATA14 = CELL_E[20].OUT_BEST_TMIN[6];
				output APUFCMRBDATA15 = CELL_E[20].OUT_BEST_TMIN[7];
				output APUFCMRBDATA16 = CELL_E[19].OUT_BEST_TMIN[4];
				output APUFCMRBDATA17 = CELL_E[19].OUT_BEST_TMIN[5];
				output APUFCMRBDATA18 = CELL_E[19].OUT_BEST_TMIN[6];
				output APUFCMRBDATA19 = CELL_E[19].OUT_BEST_TMIN[7];
				output APUFCMRBDATA2 = CELL_E[23].OUT_BEST_TMIN[6];
				output APUFCMRBDATA20 = CELL_E[18].OUT_BEST_TMIN[4];
				output APUFCMRBDATA21 = CELL_E[18].OUT_BEST_TMIN[5];
				output APUFCMRBDATA22 = CELL_E[18].OUT_BEST_TMIN[6];
				output APUFCMRBDATA23 = CELL_E[18].OUT_BEST_TMIN[7];
				output APUFCMRBDATA24 = CELL_E[17].OUT_BEST_TMIN[4];
				output APUFCMRBDATA25 = CELL_E[17].OUT_BEST_TMIN[5];
				output APUFCMRBDATA26 = CELL_E[17].OUT_BEST_TMIN[6];
				output APUFCMRBDATA27 = CELL_E[17].OUT_BEST_TMIN[7];
				output APUFCMRBDATA28 = CELL_E[16].OUT_BEST_TMIN[4];
				output APUFCMRBDATA29 = CELL_E[16].OUT_BEST_TMIN[5];
				output APUFCMRBDATA3 = CELL_E[23].OUT_BEST_TMIN[7];
				output APUFCMRBDATA30 = CELL_E[16].OUT_BEST_TMIN[6];
				output APUFCMRBDATA31 = CELL_E[16].OUT_BEST_TMIN[7];
				output APUFCMRBDATA4 = CELL_E[22].OUT_BEST_TMIN[4];
				output APUFCMRBDATA5 = CELL_E[22].OUT_BEST_TMIN[5];
				output APUFCMRBDATA6 = CELL_E[22].OUT_BEST_TMIN[6];
				output APUFCMRBDATA7 = CELL_E[22].OUT_BEST_TMIN[7];
				output APUFCMRBDATA8 = CELL_E[21].OUT_BEST_TMIN[4];
				output APUFCMRBDATA9 = CELL_E[21].OUT_BEST_TMIN[5];
				output APUFCMWRITEBACKOK = CELL_E[14].OUT_BEST_TMIN[5];
				output APUFCMXERCA = CELL_E[14].OUT_BEST_TMIN[7];
				input BISTCE0CONTINUE = CELL_W[14].IMUX_CE_OPTINV[0];
				input BISTCE0DIAGSHIFTSEL = CELL_W[15].IMUX_CE_OPTINV[2];
				input BISTCE0LOADIN = CELL_W[11].IMUX_SR_OPTINV[0];
				input BISTCE0LOADOPCODE = CELL_W[15].IMUX_CE_OPTINV[3];
				input BISTCE0TESTM1 = CELL_W[15].IMUX_CE_OPTINV[1];
				input BRAMDSOCMCLK = CELL_N[0].IMUX_CLK_OPTINV[0];
				input BRAMDSOCMRDDBUS0 = CELL_N[0].IMUX_IMUX[0];
				input BRAMDSOCMRDDBUS1 = CELL_N[0].IMUX_IMUX[1];
				input BRAMDSOCMRDDBUS10 = CELL_N[2].IMUX_IMUX[2];
				input BRAMDSOCMRDDBUS11 = CELL_N[2].IMUX_IMUX[3];
				input BRAMDSOCMRDDBUS12 = CELL_N[3].IMUX_IMUX[0];
				input BRAMDSOCMRDDBUS13 = CELL_N[3].IMUX_IMUX[1];
				input BRAMDSOCMRDDBUS14 = CELL_N[3].IMUX_IMUX[2];
				input BRAMDSOCMRDDBUS15 = CELL_N[3].IMUX_IMUX[3];
				input BRAMDSOCMRDDBUS16 = CELL_N[3].IMUX_IMUX[4];
				input BRAMDSOCMRDDBUS17 = CELL_N[3].IMUX_IMUX[5];
				input BRAMDSOCMRDDBUS18 = CELL_N[3].IMUX_IMUX[6];
				input BRAMDSOCMRDDBUS19 = CELL_N[3].IMUX_IMUX[7];
				input BRAMDSOCMRDDBUS2 = CELL_N[0].IMUX_IMUX[2];
				input BRAMDSOCMRDDBUS20 = CELL_N[4].IMUX_IMUX[0];
				input BRAMDSOCMRDDBUS21 = CELL_N[4].IMUX_IMUX[1];
				input BRAMDSOCMRDDBUS22 = CELL_N[4].IMUX_IMUX[2];
				input BRAMDSOCMRDDBUS23 = CELL_N[4].IMUX_IMUX[3];
				input BRAMDSOCMRDDBUS24 = CELL_N[5].IMUX_IMUX[0];
				input BRAMDSOCMRDDBUS25 = CELL_N[5].IMUX_IMUX[1];
				input BRAMDSOCMRDDBUS26 = CELL_N[5].IMUX_IMUX[2];
				input BRAMDSOCMRDDBUS27 = CELL_N[5].IMUX_IMUX[3];
				input BRAMDSOCMRDDBUS28 = CELL_N[6].IMUX_IMUX[0];
				input BRAMDSOCMRDDBUS29 = CELL_N[6].IMUX_IMUX[1];
				input BRAMDSOCMRDDBUS3 = CELL_N[0].IMUX_IMUX[3];
				input BRAMDSOCMRDDBUS30 = CELL_N[6].IMUX_IMUX[2];
				input BRAMDSOCMRDDBUS31 = CELL_N[6].IMUX_IMUX[3];
				input BRAMDSOCMRDDBUS4 = CELL_N[0].IMUX_IMUX[4];
				input BRAMDSOCMRDDBUS5 = CELL_N[0].IMUX_IMUX[5];
				input BRAMDSOCMRDDBUS6 = CELL_N[0].IMUX_IMUX[6];
				input BRAMDSOCMRDDBUS7 = CELL_N[0].IMUX_IMUX[7];
				input BRAMDSOCMRDDBUS8 = CELL_N[2].IMUX_IMUX[0];
				input BRAMDSOCMRDDBUS9 = CELL_N[2].IMUX_IMUX[1];
				input BRAMISOCMCLK = CELL_S[6].IMUX_CLK_OPTINV[0];
				input BRAMISOCMDCRRDDBUS0 = CELL_S[6].IMUX_IMUX[12];
				input BRAMISOCMDCRRDDBUS1 = CELL_S[6].IMUX_IMUX[13];
				input BRAMISOCMDCRRDDBUS10 = CELL_S[4].IMUX_IMUX[10];
				input BRAMISOCMDCRRDDBUS11 = CELL_S[4].IMUX_IMUX[11];
				input BRAMISOCMDCRRDDBUS12 = CELL_S[3].IMUX_IMUX[8];
				input BRAMISOCMDCRRDDBUS13 = CELL_S[3].IMUX_IMUX[9];
				input BRAMISOCMDCRRDDBUS14 = CELL_S[3].IMUX_IMUX[10];
				input BRAMISOCMDCRRDDBUS15 = CELL_S[3].IMUX_IMUX[11];
				input BRAMISOCMDCRRDDBUS16 = CELL_S[3].IMUX_IMUX[12];
				input BRAMISOCMDCRRDDBUS17 = CELL_S[3].IMUX_IMUX[13];
				input BRAMISOCMDCRRDDBUS18 = CELL_S[3].IMUX_IMUX[14];
				input BRAMISOCMDCRRDDBUS19 = CELL_S[3].IMUX_IMUX[15];
				input BRAMISOCMDCRRDDBUS2 = CELL_S[6].IMUX_IMUX[14];
				input BRAMISOCMDCRRDDBUS20 = CELL_S[2].IMUX_IMUX[8];
				input BRAMISOCMDCRRDDBUS21 = CELL_S[2].IMUX_IMUX[9];
				input BRAMISOCMDCRRDDBUS22 = CELL_S[2].IMUX_IMUX[10];
				input BRAMISOCMDCRRDDBUS23 = CELL_S[2].IMUX_IMUX[11];
				input BRAMISOCMDCRRDDBUS24 = CELL_S[2].IMUX_IMUX[12];
				input BRAMISOCMDCRRDDBUS25 = CELL_S[2].IMUX_IMUX[13];
				input BRAMISOCMDCRRDDBUS26 = CELL_S[2].IMUX_IMUX[14];
				input BRAMISOCMDCRRDDBUS27 = CELL_S[2].IMUX_IMUX[15];
				input BRAMISOCMDCRRDDBUS28 = CELL_S[1].IMUX_IMUX[12];
				input BRAMISOCMDCRRDDBUS29 = CELL_S[1].IMUX_IMUX[13];
				input BRAMISOCMDCRRDDBUS3 = CELL_S[6].IMUX_IMUX[15];
				input BRAMISOCMDCRRDDBUS30 = CELL_S[1].IMUX_IMUX[14];
				input BRAMISOCMDCRRDDBUS31 = CELL_S[1].IMUX_IMUX[15];
				input BRAMISOCMDCRRDDBUS4 = CELL_S[5].IMUX_IMUX[10];
				input BRAMISOCMDCRRDDBUS5 = CELL_S[5].IMUX_IMUX[11];
				input BRAMISOCMDCRRDDBUS6 = CELL_S[5].IMUX_IMUX[12];
				input BRAMISOCMDCRRDDBUS7 = CELL_S[5].IMUX_IMUX[13];
				input BRAMISOCMDCRRDDBUS8 = CELL_S[4].IMUX_IMUX[8];
				input BRAMISOCMDCRRDDBUS9 = CELL_S[4].IMUX_IMUX[9];
				input BRAMISOCMRDDBUS0 = CELL_S[6].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS1 = CELL_S[6].IMUX_IMUX[1];
				input BRAMISOCMRDDBUS10 = CELL_S[4].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS11 = CELL_S[4].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS12 = CELL_S[3].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS13 = CELL_S[3].IMUX_IMUX[1];
				input BRAMISOCMRDDBUS14 = CELL_S[3].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS15 = CELL_S[3].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS16 = CELL_S[6].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS17 = CELL_S[6].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS18 = CELL_S[6].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS19 = CELL_S[6].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS2 = CELL_S[6].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS20 = CELL_S[5].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS21 = CELL_S[5].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS22 = CELL_S[5].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS23 = CELL_S[5].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS24 = CELL_S[4].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS25 = CELL_S[4].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS26 = CELL_S[4].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS27 = CELL_S[4].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS28 = CELL_S[3].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS29 = CELL_S[3].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS3 = CELL_S[6].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS30 = CELL_S[3].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS31 = CELL_S[3].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS32 = CELL_S[2].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS33 = CELL_S[2].IMUX_IMUX[1];
				input BRAMISOCMRDDBUS34 = CELL_S[2].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS35 = CELL_S[2].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS36 = CELL_S[1].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS37 = CELL_S[1].IMUX_IMUX[1];
				input BRAMISOCMRDDBUS38 = CELL_S[1].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS39 = CELL_S[1].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS4 = CELL_S[5].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS40 = CELL_S[0].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS41 = CELL_S[0].IMUX_IMUX[1];
				input BRAMISOCMRDDBUS42 = CELL_S[0].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS43 = CELL_S[0].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS44 = CELL_S[0].IMUX_IMUX[8];
				input BRAMISOCMRDDBUS45 = CELL_S[0].IMUX_IMUX[9];
				input BRAMISOCMRDDBUS46 = CELL_S[0].IMUX_IMUX[10];
				input BRAMISOCMRDDBUS47 = CELL_S[0].IMUX_IMUX[11];
				input BRAMISOCMRDDBUS48 = CELL_S[2].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS49 = CELL_S[2].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS5 = CELL_S[5].IMUX_IMUX[1];
				input BRAMISOCMRDDBUS50 = CELL_S[2].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS51 = CELL_S[2].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS52 = CELL_S[1].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS53 = CELL_S[1].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS54 = CELL_S[1].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS55 = CELL_S[1].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS56 = CELL_S[0].IMUX_IMUX[4];
				input BRAMISOCMRDDBUS57 = CELL_S[0].IMUX_IMUX[5];
				input BRAMISOCMRDDBUS58 = CELL_S[0].IMUX_IMUX[6];
				input BRAMISOCMRDDBUS59 = CELL_S[0].IMUX_IMUX[7];
				input BRAMISOCMRDDBUS6 = CELL_S[5].IMUX_IMUX[2];
				input BRAMISOCMRDDBUS60 = CELL_S[1].IMUX_IMUX[8];
				input BRAMISOCMRDDBUS61 = CELL_S[1].IMUX_IMUX[9];
				input BRAMISOCMRDDBUS62 = CELL_S[1].IMUX_IMUX[10];
				input BRAMISOCMRDDBUS63 = CELL_S[1].IMUX_IMUX[11];
				input BRAMISOCMRDDBUS7 = CELL_S[5].IMUX_IMUX[3];
				input BRAMISOCMRDDBUS8 = CELL_S[4].IMUX_IMUX[0];
				input BRAMISOCMRDDBUS9 = CELL_S[4].IMUX_IMUX[1];
				output C405CPMCLOCKFB = CELL_E[12].OUT_SEC_TMIN[3];
				output C405CPMCORESLEEPREQ = CELL_W[8].OUT_BEST_TMIN[7];
				output C405CPMMSRCE = CELL_W[8].OUT_SEC_TMIN[0];
				output C405CPMMSREE = CELL_W[8].OUT_SEC_TMIN[1];
				output C405CPMTIMERIRQ = CELL_W[8].OUT_SEC_TMIN[2];
				output C405CPMTIMERRESETREQ = CELL_W[8].OUT_SEC_TMIN[3];
				output C405DBGLOADDATAONAPUDBUS = CELL_W[12].OUT_SEC_TMIN[3];
				output C405DBGMSRWE = CELL_W[12].OUT_BEST_TMIN[6];
				output C405DBGSTOPACK = CELL_W[13].OUT_SEC_TMIN[3];
				output C405DBGWBCOMPLETE = CELL_W[13].OUT_BEST_TMIN[6];
				output C405DBGWBFULL = CELL_W[8].OUT_BEST_TMIN[6];
				output C405DBGWBIAR0 = CELL_W[15].OUT_SEC_TMIN[0];
				output C405DBGWBIAR1 = CELL_W[15].OUT_SEC_TMIN[1];
				output C405DBGWBIAR10 = CELL_W[13].OUT_SEC_TMIN[1];
				output C405DBGWBIAR11 = CELL_W[13].OUT_SEC_TMIN[2];
				output C405DBGWBIAR12 = CELL_W[12].OUT_BEST_TMIN[7];
				output C405DBGWBIAR13 = CELL_W[12].OUT_SEC_TMIN[0];
				output C405DBGWBIAR14 = CELL_W[12].OUT_SEC_TMIN[1];
				output C405DBGWBIAR15 = CELL_W[12].OUT_SEC_TMIN[2];
				output C405DBGWBIAR16 = CELL_W[11].OUT_BEST_TMIN[4];
				output C405DBGWBIAR17 = CELL_W[11].OUT_BEST_TMIN[5];
				output C405DBGWBIAR18 = CELL_W[11].OUT_BEST_TMIN[6];
				output C405DBGWBIAR19 = CELL_W[11].OUT_BEST_TMIN[7];
				output C405DBGWBIAR2 = CELL_W[15].OUT_SEC_TMIN[2];
				output C405DBGWBIAR20 = CELL_W[10].OUT_BEST_TMIN[4];
				output C405DBGWBIAR21 = CELL_W[10].OUT_BEST_TMIN[5];
				output C405DBGWBIAR22 = CELL_W[10].OUT_BEST_TMIN[6];
				output C405DBGWBIAR23 = CELL_W[10].OUT_BEST_TMIN[7];
				output C405DBGWBIAR24 = CELL_W[9].OUT_BEST_TMIN[4];
				output C405DBGWBIAR25 = CELL_W[9].OUT_BEST_TMIN[5];
				output C405DBGWBIAR26 = CELL_W[9].OUT_BEST_TMIN[6];
				output C405DBGWBIAR27 = CELL_W[9].OUT_BEST_TMIN[7];
				output C405DBGWBIAR28 = CELL_W[8].OUT_BEST_TMIN[4];
				output C405DBGWBIAR29 = CELL_W[8].OUT_BEST_TMIN[5];
				output C405DBGWBIAR3 = CELL_W[15].OUT_SEC_TMIN[3];
				output C405DBGWBIAR4 = CELL_W[14].OUT_SEC_TMIN[0];
				output C405DBGWBIAR5 = CELL_W[14].OUT_SEC_TMIN[1];
				output C405DBGWBIAR6 = CELL_W[14].OUT_SEC_TMIN[2];
				output C405DBGWBIAR7 = CELL_W[14].OUT_SEC_TMIN[3];
				output C405DBGWBIAR8 = CELL_W[13].OUT_BEST_TMIN[7];
				output C405DBGWBIAR9 = CELL_W[13].OUT_SEC_TMIN[0];
				output C405DSOCMCACHEABLE = CELL_W[7].OUT_HALF0_BEL[0], CELL_W[7].OUT_HALF1_BEL[0];
				output C405DSOCMGUARDED = CELL_W[7].OUT_HALF0_BEL[1], CELL_W[7].OUT_HALF1_BEL[1];
				output C405DSOCMSTRINGMULTIPLE = CELL_W[7].OUT_HALF0_BEL[2], CELL_W[7].OUT_HALF1_BEL[2];
				output C405DSOCMU0ATTR = CELL_W[7].OUT_HALF0_BEL[3], CELL_W[7].OUT_HALF1_BEL[3];
				output C405ISOCMCACHEABLE = CELL_S[1].OUT_HALF0_BEL[4], CELL_S[1].OUT_HALF1_BEL[4];
				output C405ISOCMCONTEXTSYNC = CELL_S[1].OUT_HALF0_BEL[5], CELL_S[1].OUT_HALF1_BEL[5];
				output C405ISOCMU0ATTR = CELL_S[1].OUT_HALF0_BEL[6], CELL_S[1].OUT_HALF1_BEL[6];
				output C405JTGCAPTUREDR = CELL_S[0].OUT_BEST_TMIN[0];
				output C405JTGEXTEST = CELL_S[0].OUT_BEST_TMIN[1];
				output C405JTGPGMOUT = CELL_S[0].OUT_BEST_TMIN[2];
				output C405JTGSHIFTDR = CELL_W[4].OUT_SEC_TMIN[0];
				output C405JTGTDO = CELL_W[4].OUT_SEC_TMIN[1];
				output C405JTGTDOEN = CELL_W[4].OUT_SEC_TMIN[2];
				output C405JTGUPDATEDR = CELL_W[4].OUT_SEC_TMIN[3];
				output C405PLBDCUABORT = CELL_E[15].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS0 = CELL_E[11].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS1 = CELL_E[11].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS10 = CELL_E[9].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS11 = CELL_E[9].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS12 = CELL_E[8].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS13 = CELL_E[8].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS14 = CELL_E[8].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS15 = CELL_E[8].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS16 = CELL_E[7].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS17 = CELL_E[7].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS18 = CELL_E[7].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS19 = CELL_E[7].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS2 = CELL_E[11].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS20 = CELL_E[6].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS21 = CELL_E[6].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS22 = CELL_E[6].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS23 = CELL_E[6].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS24 = CELL_E[5].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS25 = CELL_E[5].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS26 = CELL_E[5].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS27 = CELL_E[5].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS28 = CELL_E[4].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS29 = CELL_E[4].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS3 = CELL_E[11].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS30 = CELL_E[4].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS31 = CELL_E[4].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS4 = CELL_E[10].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS5 = CELL_E[10].OUT_BEST_TMIN[5];
				output C405PLBDCUABUS6 = CELL_E[10].OUT_BEST_TMIN[6];
				output C405PLBDCUABUS7 = CELL_E[10].OUT_BEST_TMIN[7];
				output C405PLBDCUABUS8 = CELL_E[9].OUT_BEST_TMIN[4];
				output C405PLBDCUABUS9 = CELL_E[9].OUT_BEST_TMIN[5];
				output C405PLBDCUBE0 = CELL_E[12].OUT_BEST_TMIN[4];
				output C405PLBDCUBE1 = CELL_E[12].OUT_BEST_TMIN[5];
				output C405PLBDCUBE2 = CELL_E[12].OUT_BEST_TMIN[6];
				output C405PLBDCUBE3 = CELL_E[12].OUT_BEST_TMIN[7];
				output C405PLBDCUBE4 = CELL_E[2].OUT_BEST_TMIN[4];
				output C405PLBDCUBE5 = CELL_E[2].OUT_BEST_TMIN[5];
				output C405PLBDCUBE6 = CELL_E[2].OUT_BEST_TMIN[6];
				output C405PLBDCUBE7 = CELL_E[2].OUT_BEST_TMIN[7];
				output C405PLBDCUCACHEABLE = CELL_E[3].OUT_SEC_TMIN[2];
				output C405PLBDCUGUARDED = CELL_E[13].OUT_BEST_TMIN[4];
				output C405PLBDCUPRIORITY0 = CELL_E[15].OUT_BEST_TMIN[5];
				output C405PLBDCUPRIORITY1 = CELL_E[15].OUT_BEST_TMIN[6];
				output C405PLBDCUREQUEST = CELL_E[15].OUT_BEST_TMIN[4];
				output C405PLBDCURNW = CELL_E[13].OUT_BEST_TMIN[6];
				output C405PLBDCUSIZE2 = CELL_E[3].OUT_SEC_TMIN[0];
				output C405PLBDCUU0ATTR = CELL_E[3].OUT_SEC_TMIN[1];
				output C405PLBDCUWRDBUS0 = CELL_E[15].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS1 = CELL_E[15].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS10 = CELL_E[13].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS11 = CELL_E[13].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS12 = CELL_E[12].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS13 = CELL_E[12].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS14 = CELL_E[12].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS15 = CELL_E[12].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS16 = CELL_E[11].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS17 = CELL_E[11].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS18 = CELL_E[11].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS19 = CELL_E[11].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS2 = CELL_E[15].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS20 = CELL_E[10].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS21 = CELL_E[10].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS22 = CELL_E[10].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS23 = CELL_E[10].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS24 = CELL_E[9].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS25 = CELL_E[9].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS26 = CELL_E[9].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS27 = CELL_E[9].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS28 = CELL_E[8].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS29 = CELL_E[8].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS3 = CELL_E[15].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS30 = CELL_E[8].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS31 = CELL_E[8].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS32 = CELL_E[7].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS33 = CELL_E[7].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS34 = CELL_E[7].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS35 = CELL_E[7].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS36 = CELL_E[6].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS37 = CELL_E[6].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS38 = CELL_E[6].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS39 = CELL_E[6].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS4 = CELL_E[14].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS40 = CELL_E[5].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS41 = CELL_E[5].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS42 = CELL_E[5].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS43 = CELL_E[5].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS44 = CELL_E[4].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS45 = CELL_E[4].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS46 = CELL_E[4].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS47 = CELL_E[4].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS48 = CELL_E[3].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS49 = CELL_E[3].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS5 = CELL_E[14].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS50 = CELL_E[3].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS51 = CELL_E[3].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS52 = CELL_E[2].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS53 = CELL_E[2].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS54 = CELL_E[2].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS55 = CELL_E[2].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS56 = CELL_E[1].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS57 = CELL_E[1].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS58 = CELL_E[1].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS59 = CELL_E[1].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS6 = CELL_E[14].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS60 = CELL_E[0].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS61 = CELL_E[0].OUT_BEST_TMIN[1];
				output C405PLBDCUWRDBUS62 = CELL_E[0].OUT_BEST_TMIN[2];
				output C405PLBDCUWRDBUS63 = CELL_E[0].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS7 = CELL_E[14].OUT_BEST_TMIN[3];
				output C405PLBDCUWRDBUS8 = CELL_E[13].OUT_BEST_TMIN[0];
				output C405PLBDCUWRDBUS9 = CELL_E[13].OUT_BEST_TMIN[1];
				output C405PLBDCUWRITETHRU = CELL_E[13].OUT_BEST_TMIN[5];
				output C405PLBICUABORT = CELL_E[3].OUT_BEST_TMIN[7];
				output C405PLBICUABUS0 = CELL_E[11].OUT_SEC_TMIN[0];
				output C405PLBICUABUS1 = CELL_E[11].OUT_SEC_TMIN[1];
				output C405PLBICUABUS10 = CELL_E[9].OUT_SEC_TMIN[2];
				output C405PLBICUABUS11 = CELL_E[9].OUT_SEC_TMIN[3];
				output C405PLBICUABUS12 = CELL_E[8].OUT_SEC_TMIN[0];
				output C405PLBICUABUS13 = CELL_E[8].OUT_SEC_TMIN[1];
				output C405PLBICUABUS14 = CELL_E[8].OUT_SEC_TMIN[2];
				output C405PLBICUABUS15 = CELL_E[8].OUT_SEC_TMIN[3];
				output C405PLBICUABUS16 = CELL_E[7].OUT_SEC_TMIN[0];
				output C405PLBICUABUS17 = CELL_E[7].OUT_SEC_TMIN[1];
				output C405PLBICUABUS18 = CELL_E[7].OUT_SEC_TMIN[2];
				output C405PLBICUABUS19 = CELL_E[7].OUT_SEC_TMIN[3];
				output C405PLBICUABUS2 = CELL_E[11].OUT_SEC_TMIN[2];
				output C405PLBICUABUS20 = CELL_E[6].OUT_SEC_TMIN[0];
				output C405PLBICUABUS21 = CELL_E[6].OUT_SEC_TMIN[1];
				output C405PLBICUABUS22 = CELL_E[6].OUT_SEC_TMIN[2];
				output C405PLBICUABUS23 = CELL_E[6].OUT_SEC_TMIN[3];
				output C405PLBICUABUS24 = CELL_E[5].OUT_SEC_TMIN[0];
				output C405PLBICUABUS25 = CELL_E[5].OUT_SEC_TMIN[1];
				output C405PLBICUABUS26 = CELL_E[5].OUT_SEC_TMIN[2];
				output C405PLBICUABUS27 = CELL_E[5].OUT_SEC_TMIN[3];
				output C405PLBICUABUS28 = CELL_E[4].OUT_SEC_TMIN[0];
				output C405PLBICUABUS29 = CELL_E[4].OUT_SEC_TMIN[1];
				output C405PLBICUABUS3 = CELL_E[11].OUT_SEC_TMIN[3];
				output C405PLBICUABUS4 = CELL_E[10].OUT_SEC_TMIN[0];
				output C405PLBICUABUS5 = CELL_E[10].OUT_SEC_TMIN[1];
				output C405PLBICUABUS6 = CELL_E[10].OUT_SEC_TMIN[2];
				output C405PLBICUABUS7 = CELL_E[10].OUT_SEC_TMIN[3];
				output C405PLBICUABUS8 = CELL_E[9].OUT_SEC_TMIN[0];
				output C405PLBICUABUS9 = CELL_E[9].OUT_SEC_TMIN[1];
				output C405PLBICUCACHEABLE = CELL_E[3].OUT_SEC_TMIN[3];
				output C405PLBICUPRIORITY0 = CELL_E[3].OUT_BEST_TMIN[5];
				output C405PLBICUPRIORITY1 = CELL_E[3].OUT_BEST_TMIN[6];
				output C405PLBICUREQUEST = CELL_E[3].OUT_BEST_TMIN[4];
				output C405PLBICUSIZE2 = CELL_E[2].OUT_SEC_TMIN[0];
				output C405PLBICUSIZE3 = CELL_E[2].OUT_SEC_TMIN[1];
				output C405PLBICUU0ATTR = CELL_E[2].OUT_SEC_TMIN[2];
				output C405RSTCHIPRESETREQ = CELL_W[9].OUT_SEC_TMIN[1];
				output C405RSTCORERESETREQ = CELL_W[9].OUT_SEC_TMIN[2];
				output C405RSTSYSRESETREQ = CELL_W[9].OUT_SEC_TMIN[3];
				input C405TESTRESERVE1 = CELL_W[11].IMUX_SR_OPTINV[1];
				input C405TESTRESERVE2 = CELL_W[11].IMUX_SR_OPTINV[2];
				output C405TRCCYCLE = CELL_E[2].OUT_SEC_TMIN[3];
				output C405TRCEVENEXECUTIONSTATUS0 = CELL_S[0].OUT_BEST_TMIN[3];
				output C405TRCEVENEXECUTIONSTATUS1 = CELL_S[0].OUT_BEST_TMIN[4];
				output C405TRCODDEXECUTIONSTATUS0 = CELL_S[0].OUT_BEST_TMIN[5];
				output C405TRCODDEXECUTIONSTATUS1 = CELL_S[0].OUT_BEST_TMIN[6];
				output C405TRCTRACESTATUS0 = CELL_E[1].OUT_SEC_TMIN[0];
				output C405TRCTRACESTATUS1 = CELL_E[1].OUT_SEC_TMIN[1];
				output C405TRCTRACESTATUS2 = CELL_E[1].OUT_SEC_TMIN[2];
				output C405TRCTRACESTATUS3 = CELL_E[1].OUT_SEC_TMIN[3];
				output C405TRCTRIGGEREVENTOUT = CELL_E[1].OUT_BEST_TMIN[7];
				output C405TRCTRIGGEREVENTTYPE0 = CELL_E[0].OUT_BEST_TMIN[4];
				output C405TRCTRIGGEREVENTTYPE1 = CELL_E[0].OUT_BEST_TMIN[5];
				output C405TRCTRIGGEREVENTTYPE10 = CELL_E[1].OUT_BEST_TMIN[6];
				output C405TRCTRIGGEREVENTTYPE2 = CELL_E[0].OUT_BEST_TMIN[6];
				output C405TRCTRIGGEREVENTTYPE3 = CELL_E[0].OUT_BEST_TMIN[7];
				output C405TRCTRIGGEREVENTTYPE4 = CELL_E[0].OUT_SEC_TMIN[0];
				output C405TRCTRIGGEREVENTTYPE5 = CELL_E[0].OUT_SEC_TMIN[1];
				output C405TRCTRIGGEREVENTTYPE6 = CELL_E[0].OUT_SEC_TMIN[2];
				output C405TRCTRIGGEREVENTTYPE7 = CELL_E[0].OUT_SEC_TMIN[3];
				output C405TRCTRIGGEREVENTTYPE8 = CELL_E[1].OUT_BEST_TMIN[4];
				output C405TRCTRIGGEREVENTTYPE9 = CELL_E[1].OUT_BEST_TMIN[5];
				output C405XXXMACHINECHECK = CELL_W[9].OUT_SEC_TMIN[0];
				input CPMC405CLOCK = CELL_S[5].IMUX_CLK_OPTINV[0];
				input CPMC405CLOCKFBENABLE = CELL_S[6].IMUX_SR_OPTINV[2];
				input CPMC405CORECLKINACTIVE = CELL_W[15].IMUX_IMUX[5];
				input CPMC405CPUCLKEN = CELL_W[14].IMUX_IMUX[9];
				input CPMC405JTAGCLKEN = CELL_W[14].IMUX_IMUX[10];
				input CPMC405PLBSAMPLECYCLE = CELL_W[12].IMUX_IMUX[7];
				input CPMC405PLBSAMPLECYCLEALT = CELL_W[8].IMUX_IMUX[11];
				input CPMC405PLBSYNCCLOCK = CELL_W[8].IMUX_IMUX[12];
				input CPMC405SYNCBYPASS = CELL_W[11].IMUX_IMUX[4];
				input CPMC405TIMERCLKEN = CELL_W[14].IMUX_IMUX[7];
				input CPMC405TIMERTICK = CELL_W[14].IMUX_IMUX[8];
				input CPMDCRCLK = CELL_W[7].IMUX_CLK_OPTINV[0];
				input CPMFCMCLK = CELL_N[5].IMUX_CLK_OPTINV[0];
				input DBGC405DEBUGHALT = CELL_W[14].IMUX_IMUX[4];
				input DBGC405EXTBUSHOLDACK = CELL_W[14].IMUX_IMUX[5];
				input DBGC405UNCONDDEBUGEVENT = CELL_W[14].IMUX_IMUX[6];
				output DCREMACENABLER = CELL_W[2].OUT_BEST_TMIN[7];
				output DIAGOUT = CELL_W[5].OUT_HALF0_BEL[0], CELL_W[5].OUT_HALF1_BEL[0];
				input DSARCVALUE0 = CELL_N[0].IMUX_CE_OPTINV[0];
				input DSARCVALUE1 = CELL_N[0].IMUX_CE_OPTINV[1];
				input DSARCVALUE2 = CELL_N[0].IMUX_CE_OPTINV[2];
				input DSARCVALUE3 = CELL_N[0].IMUX_CE_OPTINV[3];
				input DSARCVALUE4 = CELL_N[0].IMUX_SR_OPTINV[0];
				input DSARCVALUE5 = CELL_N[0].IMUX_SR_OPTINV[1];
				input DSARCVALUE6 = CELL_N[0].IMUX_SR_OPTINV[2];
				input DSARCVALUE7 = CELL_N[0].IMUX_SR_OPTINV[3];
				input DSCNTLVALUE0 = CELL_N[1].IMUX_CE_OPTINV[0];
				input DSCNTLVALUE1 = CELL_N[1].IMUX_CE_OPTINV[1];
				input DSCNTLVALUE2 = CELL_N[1].IMUX_CE_OPTINV[2];
				input DSCNTLVALUE3 = CELL_N[1].IMUX_CE_OPTINV[3];
				input DSCNTLVALUE4 = CELL_N[1].IMUX_SR_OPTINV[0];
				input DSCNTLVALUE5 = CELL_N[1].IMUX_SR_OPTINV[1];
				input DSCNTLVALUE6 = CELL_N[1].IMUX_SR_OPTINV[2];
				input DSCNTLVALUE7 = CELL_N[1].IMUX_SR_OPTINV[3];
				output DSOCMBRAMABUS10 = CELL_W[21].OUT_SEC_TMIN[2];
				output DSOCMBRAMABUS11 = CELL_W[21].OUT_SEC_TMIN[3];
				output DSOCMBRAMABUS12 = CELL_W[23].OUT_SEC_TMIN[0];
				output DSOCMBRAMABUS13 = CELL_W[23].OUT_SEC_TMIN[1];
				output DSOCMBRAMABUS14 = CELL_W[23].OUT_SEC_TMIN[2];
				output DSOCMBRAMABUS15 = CELL_W[23].OUT_SEC_TMIN[3];
				output DSOCMBRAMABUS16 = CELL_N[1].OUT_BEST_TMIN[4];
				output DSOCMBRAMABUS17 = CELL_N[1].OUT_BEST_TMIN[5];
				output DSOCMBRAMABUS18 = CELL_N[1].OUT_BEST_TMIN[6];
				output DSOCMBRAMABUS19 = CELL_N[1].OUT_BEST_TMIN[7];
				output DSOCMBRAMABUS20 = CELL_N[1].OUT_SEC_TMIN[0];
				output DSOCMBRAMABUS21 = CELL_N[1].OUT_SEC_TMIN[1];
				output DSOCMBRAMABUS22 = CELL_N[1].OUT_SEC_TMIN[2];
				output DSOCMBRAMABUS23 = CELL_N[1].OUT_SEC_TMIN[3];
				output DSOCMBRAMABUS24 = CELL_N[0].OUT_SEC_TMIN[0];
				output DSOCMBRAMABUS25 = CELL_N[0].OUT_SEC_TMIN[1];
				output DSOCMBRAMABUS26 = CELL_N[0].OUT_SEC_TMIN[2];
				output DSOCMBRAMABUS27 = CELL_N[0].OUT_SEC_TMIN[3];
				output DSOCMBRAMABUS28 = CELL_N[2].OUT_SEC_TMIN[0];
				output DSOCMBRAMABUS29 = CELL_N[2].OUT_SEC_TMIN[1];
				output DSOCMBRAMABUS8 = CELL_W[21].OUT_SEC_TMIN[0];
				output DSOCMBRAMABUS9 = CELL_W[21].OUT_SEC_TMIN[1];
				output DSOCMBRAMBYTEWRITE0 = CELL_N[2].OUT_BEST_TMIN[4];
				output DSOCMBRAMBYTEWRITE1 = CELL_N[2].OUT_BEST_TMIN[5];
				output DSOCMBRAMBYTEWRITE2 = CELL_N[2].OUT_BEST_TMIN[6];
				output DSOCMBRAMBYTEWRITE3 = CELL_N[2].OUT_BEST_TMIN[7];
				output DSOCMBRAMEN = CELL_N[2].OUT_SEC_TMIN[2];
				output DSOCMBRAMWRDBUS0 = CELL_N[0].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS1 = CELL_N[0].OUT_BEST_TMIN[1];
				output DSOCMBRAMWRDBUS10 = CELL_N[1].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS11 = CELL_N[1].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS12 = CELL_N[2].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS13 = CELL_N[2].OUT_BEST_TMIN[1];
				output DSOCMBRAMWRDBUS14 = CELL_N[2].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS15 = CELL_N[2].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS16 = CELL_N[3].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS17 = CELL_N[3].OUT_BEST_TMIN[1];
				output DSOCMBRAMWRDBUS18 = CELL_N[3].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS19 = CELL_N[3].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS2 = CELL_N[0].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS20 = CELL_N[4].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS21 = CELL_N[4].OUT_BEST_TMIN[1];
				output DSOCMBRAMWRDBUS22 = CELL_N[4].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS23 = CELL_N[4].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS24 = CELL_N[5].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS25 = CELL_N[5].OUT_BEST_TMIN[1];
				output DSOCMBRAMWRDBUS26 = CELL_N[5].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS27 = CELL_N[5].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS28 = CELL_N[6].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS29 = CELL_N[6].OUT_BEST_TMIN[1];
				output DSOCMBRAMWRDBUS3 = CELL_N[0].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS30 = CELL_N[6].OUT_BEST_TMIN[2];
				output DSOCMBRAMWRDBUS31 = CELL_N[6].OUT_BEST_TMIN[3];
				output DSOCMBRAMWRDBUS4 = CELL_N[0].OUT_BEST_TMIN[4];
				output DSOCMBRAMWRDBUS5 = CELL_N[0].OUT_BEST_TMIN[5];
				output DSOCMBRAMWRDBUS6 = CELL_N[0].OUT_BEST_TMIN[6];
				output DSOCMBRAMWRDBUS7 = CELL_N[0].OUT_BEST_TMIN[7];
				output DSOCMBRAMWRDBUS8 = CELL_N[1].OUT_BEST_TMIN[0];
				output DSOCMBRAMWRDBUS9 = CELL_N[1].OUT_BEST_TMIN[1];
				output DSOCMBUSY = CELL_E[14].OUT_SEC_TMIN[0];
				output DSOCMRDADDRVALID = CELL_N[2].OUT_SEC_TMIN[3];
				input DSOCMRWCOMPLETE = CELL_N[2].IMUX_IMUX[7];
				output DSOCMWRADDRVALID = CELL_W[22].OUT_SEC_TMIN[4];
				input EICC405CRITINPUTIRQ = CELL_S[5].IMUX_IMUX[8];
				input EICC405EXTINPUTIRQ = CELL_S[5].IMUX_IMUX[9];
				output EXTDCRABUS0 = CELL_W[15].OUT_BEST_TMIN[4];
				output EXTDCRABUS1 = CELL_W[15].OUT_BEST_TMIN[5];
				output EXTDCRABUS2 = CELL_W[15].OUT_BEST_TMIN[6];
				output EXTDCRABUS3 = CELL_W[15].OUT_BEST_TMIN[7];
				output EXTDCRABUS4 = CELL_W[14].OUT_BEST_TMIN[4];
				output EXTDCRABUS5 = CELL_W[14].OUT_BEST_TMIN[5];
				output EXTDCRABUS6 = CELL_W[14].OUT_BEST_TMIN[6];
				output EXTDCRABUS7 = CELL_W[14].OUT_BEST_TMIN[7];
				output EXTDCRABUS8 = CELL_W[13].OUT_BEST_TMIN[5];
				output EXTDCRABUS9 = CELL_W[13].OUT_BEST_TMIN[4];
				input EXTDCRACK = CELL_W[15].IMUX_IMUX[4];
				input EXTDCRDBUSIN0 = CELL_W[15].IMUX_IMUX[0];
				input EXTDCRDBUSIN1 = CELL_W[15].IMUX_IMUX[1];
				input EXTDCRDBUSIN10 = CELL_W[13].IMUX_IMUX[2];
				input EXTDCRDBUSIN11 = CELL_W[13].IMUX_IMUX[3];
				input EXTDCRDBUSIN12 = CELL_W[12].IMUX_IMUX[0];
				input EXTDCRDBUSIN13 = CELL_W[12].IMUX_IMUX[1];
				input EXTDCRDBUSIN14 = CELL_W[12].IMUX_IMUX[2];
				input EXTDCRDBUSIN15 = CELL_W[12].IMUX_IMUX[3];
				input EXTDCRDBUSIN16 = CELL_W[11].IMUX_IMUX[0];
				input EXTDCRDBUSIN17 = CELL_W[11].IMUX_IMUX[1];
				input EXTDCRDBUSIN18 = CELL_W[11].IMUX_IMUX[2];
				input EXTDCRDBUSIN19 = CELL_W[11].IMUX_IMUX[3];
				input EXTDCRDBUSIN2 = CELL_W[15].IMUX_IMUX[2];
				input EXTDCRDBUSIN20 = CELL_W[10].IMUX_IMUX[0];
				input EXTDCRDBUSIN21 = CELL_W[10].IMUX_IMUX[1];
				input EXTDCRDBUSIN22 = CELL_W[10].IMUX_IMUX[2];
				input EXTDCRDBUSIN23 = CELL_W[10].IMUX_IMUX[3];
				input EXTDCRDBUSIN24 = CELL_W[9].IMUX_IMUX[0];
				input EXTDCRDBUSIN25 = CELL_W[9].IMUX_IMUX[1];
				input EXTDCRDBUSIN26 = CELL_W[9].IMUX_IMUX[2];
				input EXTDCRDBUSIN27 = CELL_W[9].IMUX_IMUX[3];
				input EXTDCRDBUSIN28 = CELL_W[8].IMUX_IMUX[0];
				input EXTDCRDBUSIN29 = CELL_W[8].IMUX_IMUX[1];
				input EXTDCRDBUSIN3 = CELL_W[15].IMUX_IMUX[3];
				input EXTDCRDBUSIN30 = CELL_W[8].IMUX_IMUX[2];
				input EXTDCRDBUSIN31 = CELL_W[8].IMUX_IMUX[3];
				input EXTDCRDBUSIN4 = CELL_W[14].IMUX_IMUX[0];
				input EXTDCRDBUSIN5 = CELL_W[14].IMUX_IMUX[1];
				input EXTDCRDBUSIN6 = CELL_W[14].IMUX_IMUX[2];
				input EXTDCRDBUSIN7 = CELL_W[14].IMUX_IMUX[3];
				input EXTDCRDBUSIN8 = CELL_W[13].IMUX_IMUX[0];
				input EXTDCRDBUSIN9 = CELL_W[13].IMUX_IMUX[1];
				output EXTDCRDBUSOUT0 = CELL_W[15].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT1 = CELL_W[15].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT10 = CELL_W[13].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT11 = CELL_W[13].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT12 = CELL_W[12].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT13 = CELL_W[12].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT14 = CELL_W[12].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT15 = CELL_W[12].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT16 = CELL_W[11].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT17 = CELL_W[11].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT18 = CELL_W[11].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT19 = CELL_W[11].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT2 = CELL_W[15].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT20 = CELL_W[10].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT21 = CELL_W[10].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT22 = CELL_W[10].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT23 = CELL_W[10].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT24 = CELL_W[9].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT25 = CELL_W[9].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT26 = CELL_W[9].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT27 = CELL_W[9].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT28 = CELL_W[8].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT29 = CELL_W[8].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT3 = CELL_W[15].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT30 = CELL_W[8].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT31 = CELL_W[8].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT4 = CELL_W[14].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT5 = CELL_W[14].OUT_BEST_TMIN[1];
				output EXTDCRDBUSOUT6 = CELL_W[14].OUT_BEST_TMIN[2];
				output EXTDCRDBUSOUT7 = CELL_W[14].OUT_BEST_TMIN[3];
				output EXTDCRDBUSOUT8 = CELL_W[13].OUT_BEST_TMIN[0];
				output EXTDCRDBUSOUT9 = CELL_W[13].OUT_BEST_TMIN[1];
				output EXTDCRREAD = CELL_W[12].OUT_BEST_TMIN[4];
				output EXTDCRWRITE = CELL_W[12].OUT_BEST_TMIN[5];
				input FCMAPUCR0 = CELL_E[16].IMUX_IMUX[4];
				input FCMAPUCR1 = CELL_E[16].IMUX_IMUX[5];
				input FCMAPUCR2 = CELL_E[16].IMUX_IMUX[6];
				input FCMAPUCR3 = CELL_E[16].IMUX_IMUX[7];
				input FCMAPUDCDCREN = CELL_E[23].IMUX_IMUX[7];
				input FCMAPUDCDFORCEALIGN = CELL_E[20].IMUX_IMUX[4];
				input FCMAPUDCDFORCEBESTEERING = CELL_N[5].IMUX_IMUX[4];
				input FCMAPUDCDFPUOP = CELL_E[16].IMUX_IMUX[10];
				input FCMAPUDCDGPRWRITE = CELL_N[6].IMUX_IMUX[5];
				input FCMAPUDCDLDSTBYTE = CELL_N[1].IMUX_IMUX[0];
				input FCMAPUDCDLDSTDW = CELL_N[1].IMUX_IMUX[3];
				input FCMAPUDCDLDSTHW = CELL_N[1].IMUX_IMUX[1];
				input FCMAPUDCDLDSTQW = CELL_N[1].IMUX_IMUX[4];
				input FCMAPUDCDLDSTWD = CELL_N[1].IMUX_IMUX[2];
				input FCMAPUDCDLOAD = CELL_N[2].IMUX_IMUX[8];
				input FCMAPUDCDPRIVOP = CELL_E[23].IMUX_IMUX[6];
				input FCMAPUDCDRAEN = CELL_N[6].IMUX_IMUX[6];
				input FCMAPUDCDRBEN = CELL_N[6].IMUX_IMUX[7];
				input FCMAPUDCDSTORE = CELL_N[2].IMUX_IMUX[9];
				input FCMAPUDCDTRAPBE = CELL_N[1].IMUX_IMUX[5];
				input FCMAPUDCDTRAPLE = CELL_N[1].IMUX_IMUX[6];
				input FCMAPUDCDUPDATE = CELL_N[6].IMUX_IMUX[4];
				input FCMAPUDCDXERCAEN = CELL_E[23].IMUX_IMUX[4];
				input FCMAPUDCDXEROVEN = CELL_E[23].IMUX_IMUX[5];
				input FCMAPUDECODEBUSY = CELL_E[14].IMUX_IMUX[4];
				input FCMAPUDONE = CELL_E[16].IMUX_IMUX[11];
				input FCMAPUEXCEPTION = CELL_E[15].IMUX_IMUX[4];
				input FCMAPUEXEBLOCKINGMCO = CELL_N[3].IMUX_IMUX[8];
				input FCMAPUEXECRFIELD0 = CELL_N[2].IMUX_IMUX[4];
				input FCMAPUEXECRFIELD1 = CELL_N[2].IMUX_IMUX[5];
				input FCMAPUEXECRFIELD2 = CELL_N[2].IMUX_IMUX[6];
				input FCMAPUEXENONBLOCKINGMCO = CELL_N[4].IMUX_IMUX[4];
				input FCMAPUINSTRACK = CELL_E[16].IMUX_IMUX[9];
				input FCMAPULOADWAIT = CELL_N[1].IMUX_IMUX[7];
				input FCMAPURESULT0 = CELL_E[23].IMUX_IMUX[0];
				input FCMAPURESULT1 = CELL_E[23].IMUX_IMUX[1];
				input FCMAPURESULT10 = CELL_E[21].IMUX_IMUX[2];
				input FCMAPURESULT11 = CELL_E[21].IMUX_IMUX[3];
				input FCMAPURESULT12 = CELL_E[20].IMUX_IMUX[0];
				input FCMAPURESULT13 = CELL_E[20].IMUX_IMUX[1];
				input FCMAPURESULT14 = CELL_E[20].IMUX_IMUX[2];
				input FCMAPURESULT15 = CELL_E[20].IMUX_IMUX[3];
				input FCMAPURESULT16 = CELL_E[19].IMUX_IMUX[0];
				input FCMAPURESULT17 = CELL_E[19].IMUX_IMUX[1];
				input FCMAPURESULT18 = CELL_E[19].IMUX_IMUX[2];
				input FCMAPURESULT19 = CELL_E[19].IMUX_IMUX[3];
				input FCMAPURESULT2 = CELL_E[23].IMUX_IMUX[2];
				input FCMAPURESULT20 = CELL_E[18].IMUX_IMUX[0];
				input FCMAPURESULT21 = CELL_E[18].IMUX_IMUX[1];
				input FCMAPURESULT22 = CELL_E[18].IMUX_IMUX[2];
				input FCMAPURESULT23 = CELL_E[18].IMUX_IMUX[3];
				input FCMAPURESULT24 = CELL_E[17].IMUX_IMUX[0];
				input FCMAPURESULT25 = CELL_E[17].IMUX_IMUX[1];
				input FCMAPURESULT26 = CELL_E[17].IMUX_IMUX[2];
				input FCMAPURESULT27 = CELL_E[17].IMUX_IMUX[3];
				input FCMAPURESULT28 = CELL_E[16].IMUX_IMUX[0];
				input FCMAPURESULT29 = CELL_E[16].IMUX_IMUX[1];
				input FCMAPURESULT3 = CELL_E[23].IMUX_IMUX[3];
				input FCMAPURESULT30 = CELL_E[16].IMUX_IMUX[2];
				input FCMAPURESULT31 = CELL_E[16].IMUX_IMUX[3];
				input FCMAPURESULT4 = CELL_E[22].IMUX_IMUX[0];
				input FCMAPURESULT5 = CELL_E[22].IMUX_IMUX[1];
				input FCMAPURESULT6 = CELL_E[22].IMUX_IMUX[2];
				input FCMAPURESULT7 = CELL_E[22].IMUX_IMUX[3];
				input FCMAPURESULT8 = CELL_E[21].IMUX_IMUX[0];
				input FCMAPURESULT9 = CELL_E[21].IMUX_IMUX[1];
				input FCMAPURESULTVALID = CELL_E[16].IMUX_IMUX[8];
				input FCMAPUSLEEPNOTREADY = CELL_E[15].IMUX_IMUX[7];
				input FCMAPUXERCA = CELL_E[15].IMUX_IMUX[5];
				input FCMAPUXEROV = CELL_E[15].IMUX_IMUX[6];
				input ISARCVALUE0 = CELL_S[5].IMUX_CE_OPTINV[0];
				input ISARCVALUE1 = CELL_S[5].IMUX_CE_OPTINV[1];
				input ISARCVALUE2 = CELL_S[5].IMUX_CE_OPTINV[2];
				input ISARCVALUE3 = CELL_S[5].IMUX_CE_OPTINV[3];
				input ISARCVALUE4 = CELL_S[5].IMUX_SR_OPTINV[0];
				input ISARCVALUE5 = CELL_S[5].IMUX_SR_OPTINV[1];
				input ISARCVALUE6 = CELL_S[5].IMUX_SR_OPTINV[2];
				input ISARCVALUE7 = CELL_S[5].IMUX_SR_OPTINV[3];
				input ISCNTLVALUE0 = CELL_S[4].IMUX_CE_OPTINV[0];
				input ISCNTLVALUE1 = CELL_S[4].IMUX_CE_OPTINV[1];
				input ISCNTLVALUE2 = CELL_S[4].IMUX_CE_OPTINV[2];
				input ISCNTLVALUE3 = CELL_S[4].IMUX_CE_OPTINV[3];
				input ISCNTLVALUE4 = CELL_S[4].IMUX_SR_OPTINV[0];
				input ISCNTLVALUE5 = CELL_S[4].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE6 = CELL_S[4].IMUX_SR_OPTINV[2];
				input ISCNTLVALUE7 = CELL_S[4].IMUX_SR_OPTINV[3];
				output ISOCMBRAMEN = CELL_S[5].OUT_BEST_TMIN[2];
				output ISOCMBRAMEVENWRITEEN = CELL_S[5].OUT_BEST_TMIN[0];
				output ISOCMBRAMODDWRITEEN = CELL_S[5].OUT_BEST_TMIN[1];
				output ISOCMBRAMRDABUS10 = CELL_S[5].OUT_BEST_TMIN[5];
				output ISOCMBRAMRDABUS11 = CELL_S[5].OUT_BEST_TMIN[6];
				output ISOCMBRAMRDABUS12 = CELL_S[5].OUT_BEST_TMIN[7];
				output ISOCMBRAMRDABUS13 = CELL_S[5].OUT_SEC_TMIN[0];
				output ISOCMBRAMRDABUS14 = CELL_S[5].OUT_SEC_TMIN[1];
				output ISOCMBRAMRDABUS15 = CELL_S[5].OUT_SEC_TMIN[2];
				output ISOCMBRAMRDABUS16 = CELL_S[5].OUT_SEC_TMIN[3];
				output ISOCMBRAMRDABUS17 = CELL_S[6].OUT_BEST_TMIN[0];
				output ISOCMBRAMRDABUS18 = CELL_S[6].OUT_BEST_TMIN[1];
				output ISOCMBRAMRDABUS19 = CELL_S[6].OUT_BEST_TMIN[2];
				output ISOCMBRAMRDABUS20 = CELL_S[6].OUT_BEST_TMIN[3];
				output ISOCMBRAMRDABUS21 = CELL_S[6].OUT_BEST_TMIN[4];
				output ISOCMBRAMRDABUS22 = CELL_S[6].OUT_BEST_TMIN[5];
				output ISOCMBRAMRDABUS23 = CELL_S[6].OUT_BEST_TMIN[6];
				output ISOCMBRAMRDABUS24 = CELL_S[6].OUT_BEST_TMIN[7];
				output ISOCMBRAMRDABUS25 = CELL_S[6].OUT_SEC_TMIN[0];
				output ISOCMBRAMRDABUS26 = CELL_S[6].OUT_SEC_TMIN[1];
				output ISOCMBRAMRDABUS27 = CELL_S[6].OUT_SEC_TMIN[2];
				output ISOCMBRAMRDABUS28 = CELL_S[6].OUT_SEC_TMIN[3];
				output ISOCMBRAMRDABUS8 = CELL_S[5].OUT_BEST_TMIN[3];
				output ISOCMBRAMRDABUS9 = CELL_S[5].OUT_BEST_TMIN[4];
				output ISOCMBRAMWRABUS10 = CELL_S[3].OUT_BEST_TMIN[5];
				output ISOCMBRAMWRABUS11 = CELL_S[3].OUT_BEST_TMIN[6];
				output ISOCMBRAMWRABUS12 = CELL_S[3].OUT_BEST_TMIN[7];
				output ISOCMBRAMWRABUS13 = CELL_S[3].OUT_SEC_TMIN[0];
				output ISOCMBRAMWRABUS14 = CELL_S[3].OUT_SEC_TMIN[1];
				output ISOCMBRAMWRABUS15 = CELL_S[3].OUT_SEC_TMIN[2];
				output ISOCMBRAMWRABUS16 = CELL_S[3].OUT_SEC_TMIN[3];
				output ISOCMBRAMWRABUS17 = CELL_S[4].OUT_BEST_TMIN[0];
				output ISOCMBRAMWRABUS18 = CELL_S[4].OUT_BEST_TMIN[1];
				output ISOCMBRAMWRABUS19 = CELL_S[4].OUT_BEST_TMIN[2];
				output ISOCMBRAMWRABUS20 = CELL_S[4].OUT_BEST_TMIN[3];
				output ISOCMBRAMWRABUS21 = CELL_S[4].OUT_BEST_TMIN[4];
				output ISOCMBRAMWRABUS22 = CELL_S[4].OUT_BEST_TMIN[5];
				output ISOCMBRAMWRABUS23 = CELL_S[4].OUT_BEST_TMIN[6];
				output ISOCMBRAMWRABUS24 = CELL_S[4].OUT_BEST_TMIN[7];
				output ISOCMBRAMWRABUS25 = CELL_S[4].OUT_SEC_TMIN[0];
				output ISOCMBRAMWRABUS26 = CELL_S[4].OUT_SEC_TMIN[1];
				output ISOCMBRAMWRABUS27 = CELL_S[4].OUT_SEC_TMIN[2];
				output ISOCMBRAMWRABUS28 = CELL_S[4].OUT_SEC_TMIN[3];
				output ISOCMBRAMWRABUS8 = CELL_S[3].OUT_BEST_TMIN[3];
				output ISOCMBRAMWRABUS9 = CELL_S[3].OUT_BEST_TMIN[4];
				output ISOCMBRAMWRDBUS0 = CELL_S[0].OUT_BEST_TMIN[7];
				output ISOCMBRAMWRDBUS1 = CELL_S[0].OUT_SEC_TMIN[0];
				output ISOCMBRAMWRDBUS10 = CELL_S[1].OUT_BEST_TMIN[5];
				output ISOCMBRAMWRDBUS11 = CELL_S[1].OUT_BEST_TMIN[6];
				output ISOCMBRAMWRDBUS12 = CELL_S[1].OUT_BEST_TMIN[7];
				output ISOCMBRAMWRDBUS13 = CELL_S[1].OUT_SEC_TMIN[0];
				output ISOCMBRAMWRDBUS14 = CELL_S[1].OUT_SEC_TMIN[1];
				output ISOCMBRAMWRDBUS15 = CELL_S[1].OUT_SEC_TMIN[2];
				output ISOCMBRAMWRDBUS16 = CELL_S[1].OUT_SEC_TMIN[3];
				output ISOCMBRAMWRDBUS17 = CELL_S[2].OUT_BEST_TMIN[0];
				output ISOCMBRAMWRDBUS18 = CELL_S[2].OUT_BEST_TMIN[1];
				output ISOCMBRAMWRDBUS19 = CELL_S[2].OUT_BEST_TMIN[2];
				output ISOCMBRAMWRDBUS2 = CELL_S[0].OUT_SEC_TMIN[1];
				output ISOCMBRAMWRDBUS20 = CELL_S[2].OUT_BEST_TMIN[3];
				output ISOCMBRAMWRDBUS21 = CELL_S[2].OUT_BEST_TMIN[4];
				output ISOCMBRAMWRDBUS22 = CELL_S[2].OUT_BEST_TMIN[5];
				output ISOCMBRAMWRDBUS23 = CELL_S[2].OUT_BEST_TMIN[6];
				output ISOCMBRAMWRDBUS24 = CELL_S[2].OUT_BEST_TMIN[7];
				output ISOCMBRAMWRDBUS25 = CELL_S[2].OUT_SEC_TMIN[0];
				output ISOCMBRAMWRDBUS26 = CELL_S[2].OUT_SEC_TMIN[1];
				output ISOCMBRAMWRDBUS27 = CELL_S[2].OUT_SEC_TMIN[2];
				output ISOCMBRAMWRDBUS28 = CELL_S[2].OUT_SEC_TMIN[3];
				output ISOCMBRAMWRDBUS29 = CELL_S[3].OUT_BEST_TMIN[0];
				output ISOCMBRAMWRDBUS3 = CELL_S[0].OUT_SEC_TMIN[2];
				output ISOCMBRAMWRDBUS30 = CELL_S[3].OUT_BEST_TMIN[1];
				output ISOCMBRAMWRDBUS31 = CELL_S[3].OUT_BEST_TMIN[2];
				output ISOCMBRAMWRDBUS4 = CELL_S[0].OUT_SEC_TMIN[3];
				output ISOCMBRAMWRDBUS5 = CELL_S[1].OUT_BEST_TMIN[0];
				output ISOCMBRAMWRDBUS6 = CELL_S[1].OUT_BEST_TMIN[1];
				output ISOCMBRAMWRDBUS7 = CELL_S[1].OUT_BEST_TMIN[2];
				output ISOCMBRAMWRDBUS8 = CELL_S[1].OUT_BEST_TMIN[3];
				output ISOCMBRAMWRDBUS9 = CELL_S[1].OUT_BEST_TMIN[4];
				output ISOCMDCRBRAMEVENEN = CELL_W[0].OUT_SEC_TMIN[1];
				output ISOCMDCRBRAMODDEN = CELL_W[0].OUT_SEC_TMIN[2];
				output ISOCMDCRBRAMRDSELECT = CELL_W[0].OUT_SEC_TMIN[3];
				input JTGC405BNDSCANTDO = CELL_S[6].IMUX_IMUX[8];
				input JTGC405TCK = CELL_S[4].IMUX_CLK_OPTINV[0];
				input JTGC405TDI = CELL_S[6].IMUX_IMUX[9];
				input JTGC405TMS = CELL_S[6].IMUX_IMUX[10];
				input JTGC405TRSTNEG = CELL_S[6].IMUX_IMUX[11];
				input LSSDCE0A = CELL_W[15].IMUX_CE_OPTINV[0];
				input LSSDCE0CNTLPOINT = CELL_W[14].IMUX_CE_OPTINV[3];
				input LSSDCE0SCAN = CELL_W[14].IMUX_CE_OPTINV[2];
				input LSSDCE0TESTM3 = CELL_W[14].IMUX_CE_OPTINV[1];
				input LSSDCE1B = CELL_W[15].IMUX_IMUX[16];
				input LSSDCE1C1 = CELL_W[9].IMUX_IMUX[13];
				input LSSDCE1C3BIST = CELL_W[12].IMUX_IMUX[6];
				input LSSDCE1CA1 = CELL_W[9].IMUX_IMUX[14];
				input LSSDCE1CRAM = CELL_W[12].IMUX_IMUX[5];
				input LSSDSCANIN0 = CELL_W[9].IMUX_CE_OPTINV[0];
				input LSSDSCANIN1 = CELL_W[9].IMUX_CE_OPTINV[1];
				input LSSDSCANIN10 = CELL_W[11].IMUX_CE_OPTINV[2];
				input LSSDSCANIN11 = CELL_W[11].IMUX_CE_OPTINV[3];
				input LSSDSCANIN12 = CELL_W[12].IMUX_CE_OPTINV[0];
				input LSSDSCANIN13 = CELL_W[12].IMUX_CE_OPTINV[1];
				input LSSDSCANIN14 = CELL_W[12].IMUX_CE_OPTINV[2];
				input LSSDSCANIN15 = CELL_W[12].IMUX_CE_OPTINV[3];
				input LSSDSCANIN2 = CELL_W[9].IMUX_CE_OPTINV[2];
				input LSSDSCANIN3 = CELL_W[9].IMUX_CE_OPTINV[3];
				input LSSDSCANIN4 = CELL_W[10].IMUX_CE_OPTINV[0];
				input LSSDSCANIN5 = CELL_W[10].IMUX_CE_OPTINV[1];
				input LSSDSCANIN6 = CELL_W[10].IMUX_CE_OPTINV[2];
				input LSSDSCANIN7 = CELL_W[10].IMUX_CE_OPTINV[3];
				input LSSDSCANIN8 = CELL_W[11].IMUX_CE_OPTINV[0];
				input LSSDSCANIN9 = CELL_W[11].IMUX_CE_OPTINV[1];
				output LSSDSCANOUT0 = CELL_W[0].OUT_HALF0_BEL[0], CELL_W[0].OUT_HALF1_BEL[0];
				output LSSDSCANOUT1 = CELL_W[0].OUT_HALF0_BEL[1], CELL_W[0].OUT_HALF1_BEL[1];
				output LSSDSCANOUT10 = CELL_W[1].OUT_HALF0_BEL[4], CELL_W[1].OUT_HALF1_BEL[4];
				output LSSDSCANOUT11 = CELL_W[1].OUT_HALF0_BEL[5], CELL_W[1].OUT_HALF1_BEL[5];
				output LSSDSCANOUT12 = CELL_W[2].OUT_HALF0_BEL[0], CELL_W[2].OUT_HALF1_BEL[0];
				output LSSDSCANOUT13 = CELL_W[2].OUT_HALF0_BEL[1], CELL_W[2].OUT_HALF1_BEL[1];
				output LSSDSCANOUT14 = CELL_W[2].OUT_HALF0_BEL[2], CELL_W[2].OUT_HALF1_BEL[2];
				output LSSDSCANOUT15 = CELL_W[2].OUT_HALF0_BEL[3], CELL_W[2].OUT_HALF1_BEL[3];
				output LSSDSCANOUT2 = CELL_W[0].OUT_HALF0_BEL[2], CELL_W[0].OUT_HALF1_BEL[2];
				output LSSDSCANOUT3 = CELL_W[0].OUT_HALF0_BEL[3], CELL_W[0].OUT_HALF1_BEL[3];
				output LSSDSCANOUT4 = CELL_W[0].OUT_HALF0_BEL[4], CELL_W[0].OUT_HALF1_BEL[4];
				output LSSDSCANOUT5 = CELL_W[0].OUT_HALF0_BEL[5], CELL_W[0].OUT_HALF1_BEL[5];
				output LSSDSCANOUT6 = CELL_W[1].OUT_HALF0_BEL[0], CELL_W[1].OUT_HALF1_BEL[0];
				output LSSDSCANOUT7 = CELL_W[1].OUT_HALF0_BEL[1], CELL_W[1].OUT_HALF1_BEL[1];
				output LSSDSCANOUT8 = CELL_W[1].OUT_HALF0_BEL[2], CELL_W[1].OUT_HALF1_BEL[2];
				output LSSDSCANOUT9 = CELL_W[1].OUT_HALF0_BEL[3], CELL_W[1].OUT_HALF1_BEL[3];
				input MCBCPUCLKEN = CELL_W[14].IMUX_SR_OPTINV[1];
				input MCBJTAGEN = CELL_W[14].IMUX_SR_OPTINV[0];
				input MCBTIMEREN = CELL_W[14].IMUX_SR_OPTINV[2];
				input MCPPCRST = CELL_W[14].IMUX_SR_OPTINV[3];
				input PLBC405DCUADDRACK = CELL_E[8].IMUX_IMUX[8];
				input PLBC405DCUBUSY = CELL_E[8].IMUX_IMUX[10];
				input PLBC405DCUERR = CELL_E[8].IMUX_IMUX[11];
				input PLBC405DCURDDACK = CELL_E[9].IMUX_IMUX[11];
				input PLBC405DCURDDBUS0 = CELL_E[17].IMUX_IMUX[4];
				input PLBC405DCURDDBUS1 = CELL_E[17].IMUX_IMUX[5];
				input PLBC405DCURDDBUS10 = CELL_E[13].IMUX_IMUX[2];
				input PLBC405DCURDDBUS11 = CELL_E[13].IMUX_IMUX[3];
				input PLBC405DCURDDBUS12 = CELL_E[12].IMUX_IMUX[0];
				input PLBC405DCURDDBUS13 = CELL_E[12].IMUX_IMUX[1];
				input PLBC405DCURDDBUS14 = CELL_E[12].IMUX_IMUX[2];
				input PLBC405DCURDDBUS15 = CELL_E[12].IMUX_IMUX[3];
				input PLBC405DCURDDBUS16 = CELL_E[11].IMUX_IMUX[0];
				input PLBC405DCURDDBUS17 = CELL_E[11].IMUX_IMUX[1];
				input PLBC405DCURDDBUS18 = CELL_E[11].IMUX_IMUX[2];
				input PLBC405DCURDDBUS19 = CELL_E[11].IMUX_IMUX[3];
				input PLBC405DCURDDBUS2 = CELL_E[17].IMUX_IMUX[6];
				input PLBC405DCURDDBUS20 = CELL_E[10].IMUX_IMUX[0];
				input PLBC405DCURDDBUS21 = CELL_E[10].IMUX_IMUX[1];
				input PLBC405DCURDDBUS22 = CELL_E[10].IMUX_IMUX[2];
				input PLBC405DCURDDBUS23 = CELL_E[10].IMUX_IMUX[3];
				input PLBC405DCURDDBUS24 = CELL_E[9].IMUX_IMUX[0];
				input PLBC405DCURDDBUS25 = CELL_E[9].IMUX_IMUX[1];
				input PLBC405DCURDDBUS26 = CELL_E[9].IMUX_IMUX[2];
				input PLBC405DCURDDBUS27 = CELL_E[9].IMUX_IMUX[3];
				input PLBC405DCURDDBUS28 = CELL_E[8].IMUX_IMUX[0];
				input PLBC405DCURDDBUS29 = CELL_E[8].IMUX_IMUX[1];
				input PLBC405DCURDDBUS3 = CELL_E[17].IMUX_IMUX[7];
				input PLBC405DCURDDBUS30 = CELL_E[8].IMUX_IMUX[2];
				input PLBC405DCURDDBUS31 = CELL_E[8].IMUX_IMUX[3];
				input PLBC405DCURDDBUS32 = CELL_E[7].IMUX_IMUX[0];
				input PLBC405DCURDDBUS33 = CELL_E[7].IMUX_IMUX[1];
				input PLBC405DCURDDBUS34 = CELL_E[7].IMUX_IMUX[2];
				input PLBC405DCURDDBUS35 = CELL_E[7].IMUX_IMUX[3];
				input PLBC405DCURDDBUS36 = CELL_E[6].IMUX_IMUX[0];
				input PLBC405DCURDDBUS37 = CELL_E[6].IMUX_IMUX[1];
				input PLBC405DCURDDBUS38 = CELL_E[6].IMUX_IMUX[2];
				input PLBC405DCURDDBUS39 = CELL_E[6].IMUX_IMUX[3];
				input PLBC405DCURDDBUS4 = CELL_E[15].IMUX_IMUX[0];
				input PLBC405DCURDDBUS40 = CELL_E[5].IMUX_IMUX[0];
				input PLBC405DCURDDBUS41 = CELL_E[5].IMUX_IMUX[1];
				input PLBC405DCURDDBUS42 = CELL_E[5].IMUX_IMUX[2];
				input PLBC405DCURDDBUS43 = CELL_E[5].IMUX_IMUX[3];
				input PLBC405DCURDDBUS44 = CELL_E[4].IMUX_IMUX[0];
				input PLBC405DCURDDBUS45 = CELL_E[4].IMUX_IMUX[1];
				input PLBC405DCURDDBUS46 = CELL_E[4].IMUX_IMUX[2];
				input PLBC405DCURDDBUS47 = CELL_E[4].IMUX_IMUX[3];
				input PLBC405DCURDDBUS48 = CELL_E[3].IMUX_IMUX[0];
				input PLBC405DCURDDBUS49 = CELL_E[3].IMUX_IMUX[1];
				input PLBC405DCURDDBUS5 = CELL_E[15].IMUX_IMUX[1];
				input PLBC405DCURDDBUS50 = CELL_E[3].IMUX_IMUX[2];
				input PLBC405DCURDDBUS51 = CELL_E[3].IMUX_IMUX[3];
				input PLBC405DCURDDBUS52 = CELL_E[2].IMUX_IMUX[0];
				input PLBC405DCURDDBUS53 = CELL_E[2].IMUX_IMUX[1];
				input PLBC405DCURDDBUS54 = CELL_E[2].IMUX_IMUX[2];
				input PLBC405DCURDDBUS55 = CELL_E[2].IMUX_IMUX[3];
				input PLBC405DCURDDBUS56 = CELL_E[1].IMUX_IMUX[0];
				input PLBC405DCURDDBUS57 = CELL_E[1].IMUX_IMUX[1];
				input PLBC405DCURDDBUS58 = CELL_E[1].IMUX_IMUX[2];
				input PLBC405DCURDDBUS59 = CELL_E[1].IMUX_IMUX[3];
				input PLBC405DCURDDBUS6 = CELL_E[15].IMUX_IMUX[2];
				input PLBC405DCURDDBUS60 = CELL_E[0].IMUX_IMUX[0];
				input PLBC405DCURDDBUS61 = CELL_E[0].IMUX_IMUX[1];
				input PLBC405DCURDDBUS62 = CELL_E[0].IMUX_IMUX[2];
				input PLBC405DCURDDBUS63 = CELL_E[0].IMUX_IMUX[3];
				input PLBC405DCURDDBUS7 = CELL_E[15].IMUX_IMUX[3];
				input PLBC405DCURDDBUS8 = CELL_E[13].IMUX_IMUX[0];
				input PLBC405DCURDDBUS9 = CELL_E[13].IMUX_IMUX[1];
				input PLBC405DCURDWDADDR1 = CELL_E[9].IMUX_IMUX[8];
				input PLBC405DCURDWDADDR2 = CELL_E[9].IMUX_IMUX[9];
				input PLBC405DCURDWDADDR3 = CELL_E[9].IMUX_IMUX[10];
				input PLBC405DCUSSIZE1 = CELL_E[8].IMUX_IMUX[9];
				input PLBC405DCUWRDACK = CELL_E[10].IMUX_IMUX[8];
				input PLBC405ICUADDRACK = CELL_E[7].IMUX_IMUX[8];
				input PLBC405ICUBUSY = CELL_E[7].IMUX_IMUX[10];
				input PLBC405ICUERR = CELL_E[7].IMUX_IMUX[11];
				input PLBC405ICURDDACK = CELL_E[6].IMUX_IMUX[11];
				input PLBC405ICURDDBUS0 = CELL_E[16].IMUX_IMUX[12];
				input PLBC405ICURDDBUS1 = CELL_E[16].IMUX_IMUX[13];
				input PLBC405ICURDDBUS10 = CELL_E[13].IMUX_IMUX[6];
				input PLBC405ICURDDBUS11 = CELL_E[13].IMUX_IMUX[7];
				input PLBC405ICURDDBUS12 = CELL_E[12].IMUX_IMUX[4];
				input PLBC405ICURDDBUS13 = CELL_E[12].IMUX_IMUX[5];
				input PLBC405ICURDDBUS14 = CELL_E[12].IMUX_IMUX[6];
				input PLBC405ICURDDBUS15 = CELL_E[12].IMUX_IMUX[7];
				input PLBC405ICURDDBUS16 = CELL_E[11].IMUX_IMUX[4];
				input PLBC405ICURDDBUS17 = CELL_E[11].IMUX_IMUX[5];
				input PLBC405ICURDDBUS18 = CELL_E[11].IMUX_IMUX[6];
				input PLBC405ICURDDBUS19 = CELL_E[11].IMUX_IMUX[7];
				input PLBC405ICURDDBUS2 = CELL_E[16].IMUX_IMUX[14];
				input PLBC405ICURDDBUS20 = CELL_E[10].IMUX_IMUX[4];
				input PLBC405ICURDDBUS21 = CELL_E[10].IMUX_IMUX[5];
				input PLBC405ICURDDBUS22 = CELL_E[10].IMUX_IMUX[6];
				input PLBC405ICURDDBUS23 = CELL_E[10].IMUX_IMUX[7];
				input PLBC405ICURDDBUS24 = CELL_E[9].IMUX_IMUX[4];
				input PLBC405ICURDDBUS25 = CELL_E[9].IMUX_IMUX[5];
				input PLBC405ICURDDBUS26 = CELL_E[9].IMUX_IMUX[6];
				input PLBC405ICURDDBUS27 = CELL_E[9].IMUX_IMUX[7];
				input PLBC405ICURDDBUS28 = CELL_E[8].IMUX_IMUX[4];
				input PLBC405ICURDDBUS29 = CELL_E[8].IMUX_IMUX[5];
				input PLBC405ICURDDBUS3 = CELL_E[16].IMUX_IMUX[15];
				input PLBC405ICURDDBUS30 = CELL_E[8].IMUX_IMUX[6];
				input PLBC405ICURDDBUS31 = CELL_E[8].IMUX_IMUX[7];
				input PLBC405ICURDDBUS32 = CELL_E[7].IMUX_IMUX[4];
				input PLBC405ICURDDBUS33 = CELL_E[7].IMUX_IMUX[5];
				input PLBC405ICURDDBUS34 = CELL_E[7].IMUX_IMUX[6];
				input PLBC405ICURDDBUS35 = CELL_E[7].IMUX_IMUX[7];
				input PLBC405ICURDDBUS36 = CELL_E[6].IMUX_IMUX[4];
				input PLBC405ICURDDBUS37 = CELL_E[6].IMUX_IMUX[5];
				input PLBC405ICURDDBUS38 = CELL_E[6].IMUX_IMUX[6];
				input PLBC405ICURDDBUS39 = CELL_E[6].IMUX_IMUX[7];
				input PLBC405ICURDDBUS4 = CELL_E[14].IMUX_IMUX[0];
				input PLBC405ICURDDBUS40 = CELL_E[5].IMUX_IMUX[4];
				input PLBC405ICURDDBUS41 = CELL_E[5].IMUX_IMUX[5];
				input PLBC405ICURDDBUS42 = CELL_E[5].IMUX_IMUX[6];
				input PLBC405ICURDDBUS43 = CELL_E[5].IMUX_IMUX[7];
				input PLBC405ICURDDBUS44 = CELL_E[4].IMUX_IMUX[4];
				input PLBC405ICURDDBUS45 = CELL_E[4].IMUX_IMUX[5];
				input PLBC405ICURDDBUS46 = CELL_E[4].IMUX_IMUX[6];
				input PLBC405ICURDDBUS47 = CELL_E[4].IMUX_IMUX[7];
				input PLBC405ICURDDBUS48 = CELL_E[3].IMUX_IMUX[4];
				input PLBC405ICURDDBUS49 = CELL_E[3].IMUX_IMUX[5];
				input PLBC405ICURDDBUS5 = CELL_E[14].IMUX_IMUX[1];
				input PLBC405ICURDDBUS50 = CELL_E[3].IMUX_IMUX[6];
				input PLBC405ICURDDBUS51 = CELL_E[3].IMUX_IMUX[7];
				input PLBC405ICURDDBUS52 = CELL_E[2].IMUX_IMUX[4];
				input PLBC405ICURDDBUS53 = CELL_E[2].IMUX_IMUX[5];
				input PLBC405ICURDDBUS54 = CELL_E[2].IMUX_IMUX[6];
				input PLBC405ICURDDBUS55 = CELL_E[2].IMUX_IMUX[7];
				input PLBC405ICURDDBUS56 = CELL_E[1].IMUX_IMUX[4];
				input PLBC405ICURDDBUS57 = CELL_E[1].IMUX_IMUX[5];
				input PLBC405ICURDDBUS58 = CELL_E[1].IMUX_IMUX[6];
				input PLBC405ICURDDBUS59 = CELL_E[1].IMUX_IMUX[7];
				input PLBC405ICURDDBUS6 = CELL_E[14].IMUX_IMUX[2];
				input PLBC405ICURDDBUS60 = CELL_E[0].IMUX_IMUX[4];
				input PLBC405ICURDDBUS61 = CELL_E[0].IMUX_IMUX[5];
				input PLBC405ICURDDBUS62 = CELL_E[0].IMUX_IMUX[6];
				input PLBC405ICURDDBUS63 = CELL_E[0].IMUX_IMUX[7];
				input PLBC405ICURDDBUS7 = CELL_E[14].IMUX_IMUX[3];
				input PLBC405ICURDDBUS8 = CELL_E[13].IMUX_IMUX[4];
				input PLBC405ICURDDBUS9 = CELL_E[13].IMUX_IMUX[5];
				input PLBC405ICURDWDADDR1 = CELL_E[6].IMUX_IMUX[8];
				input PLBC405ICURDWDADDR2 = CELL_E[6].IMUX_IMUX[9];
				input PLBC405ICURDWDADDR3 = CELL_E[6].IMUX_IMUX[10];
				input PLBC405ICUSSIZE1 = CELL_E[7].IMUX_IMUX[9];
				input PLBCLK = CELL_S[3].IMUX_CLK_OPTINV[0];
				input RSTC405RESETCHIP = CELL_W[9].IMUX_IMUX[5];
				input RSTC405RESETCORE = CELL_W[9].IMUX_IMUX[4];
				input RSTC405RESETSYS = CELL_W[9].IMUX_IMUX[6];
				input TESTSELI = CELL_W[7].IMUX_CE_OPTINV[1];
				input TIEAPUCONTROL0 = CELL_N[3].IMUX_SR_OPTINV[3];
				input TIEAPUCONTROL1 = CELL_N[3].IMUX_SR_OPTINV[2];
				input TIEAPUCONTROL10 = CELL_N[2].IMUX_SR_OPTINV[1];
				input TIEAPUCONTROL11 = CELL_N[2].IMUX_SR_OPTINV[0];
				input TIEAPUCONTROL12 = CELL_N[2].IMUX_CE_OPTINV[3];
				input TIEAPUCONTROL13 = CELL_N[2].IMUX_CE_OPTINV[2];
				input TIEAPUCONTROL14 = CELL_N[2].IMUX_CE_OPTINV[1];
				input TIEAPUCONTROL15 = CELL_N[2].IMUX_CE_OPTINV[0];
				input TIEAPUCONTROL2 = CELL_N[3].IMUX_SR_OPTINV[1];
				input TIEAPUCONTROL3 = CELL_N[3].IMUX_SR_OPTINV[0];
				input TIEAPUCONTROL4 = CELL_N[3].IMUX_CE_OPTINV[3];
				input TIEAPUCONTROL5 = CELL_N[3].IMUX_CE_OPTINV[2];
				input TIEAPUCONTROL6 = CELL_N[3].IMUX_CE_OPTINV[1];
				input TIEAPUCONTROL7 = CELL_N[3].IMUX_CE_OPTINV[0];
				input TIEAPUCONTROL8 = CELL_N[2].IMUX_SR_OPTINV[3];
				input TIEAPUCONTROL9 = CELL_N[2].IMUX_SR_OPTINV[2];
				input TIEAPUUDI10 = CELL_E[23].IMUX_SR_OPTINV[3];
				input TIEAPUUDI11 = CELL_E[23].IMUX_SR_OPTINV[2];
				input TIEAPUUDI110 = CELL_E[22].IMUX_SR_OPTINV[1];
				input TIEAPUUDI111 = CELL_E[22].IMUX_SR_OPTINV[0];
				input TIEAPUUDI112 = CELL_E[22].IMUX_CE_OPTINV[3];
				input TIEAPUUDI113 = CELL_E[22].IMUX_CE_OPTINV[2];
				input TIEAPUUDI114 = CELL_E[22].IMUX_CE_OPTINV[1];
				input TIEAPUUDI115 = CELL_E[22].IMUX_CE_OPTINV[0];
				input TIEAPUUDI116 = CELL_E[21].IMUX_SR_OPTINV[3];
				input TIEAPUUDI117 = CELL_E[21].IMUX_SR_OPTINV[2];
				input TIEAPUUDI118 = CELL_E[21].IMUX_SR_OPTINV[1];
				input TIEAPUUDI119 = CELL_E[21].IMUX_SR_OPTINV[0];
				input TIEAPUUDI12 = CELL_E[23].IMUX_SR_OPTINV[1];
				input TIEAPUUDI120 = CELL_E[21].IMUX_CE_OPTINV[3];
				input TIEAPUUDI121 = CELL_E[21].IMUX_CE_OPTINV[2];
				input TIEAPUUDI122 = CELL_E[21].IMUX_CE_OPTINV[1];
				input TIEAPUUDI123 = CELL_E[21].IMUX_CE_OPTINV[0];
				input TIEAPUUDI13 = CELL_E[23].IMUX_SR_OPTINV[0];
				input TIEAPUUDI14 = CELL_E[23].IMUX_CE_OPTINV[3];
				input TIEAPUUDI15 = CELL_E[23].IMUX_CE_OPTINV[2];
				input TIEAPUUDI16 = CELL_E[23].IMUX_CE_OPTINV[1];
				input TIEAPUUDI17 = CELL_E[23].IMUX_CE_OPTINV[0];
				input TIEAPUUDI18 = CELL_E[22].IMUX_SR_OPTINV[3];
				input TIEAPUUDI19 = CELL_E[22].IMUX_SR_OPTINV[2];
				input TIEAPUUDI20 = CELL_E[20].IMUX_SR_OPTINV[3];
				input TIEAPUUDI21 = CELL_E[20].IMUX_SR_OPTINV[2];
				input TIEAPUUDI210 = CELL_E[19].IMUX_SR_OPTINV[1];
				input TIEAPUUDI211 = CELL_E[19].IMUX_SR_OPTINV[0];
				input TIEAPUUDI212 = CELL_E[19].IMUX_CE_OPTINV[3];
				input TIEAPUUDI213 = CELL_E[19].IMUX_CE_OPTINV[2];
				input TIEAPUUDI214 = CELL_E[19].IMUX_CE_OPTINV[1];
				input TIEAPUUDI215 = CELL_E[19].IMUX_CE_OPTINV[0];
				input TIEAPUUDI216 = CELL_E[18].IMUX_SR_OPTINV[3];
				input TIEAPUUDI217 = CELL_E[18].IMUX_SR_OPTINV[2];
				input TIEAPUUDI218 = CELL_E[18].IMUX_SR_OPTINV[1];
				input TIEAPUUDI219 = CELL_E[18].IMUX_SR_OPTINV[0];
				input TIEAPUUDI22 = CELL_E[20].IMUX_SR_OPTINV[1];
				input TIEAPUUDI220 = CELL_E[18].IMUX_CE_OPTINV[3];
				input TIEAPUUDI221 = CELL_E[18].IMUX_CE_OPTINV[2];
				input TIEAPUUDI222 = CELL_E[18].IMUX_CE_OPTINV[1];
				input TIEAPUUDI223 = CELL_E[18].IMUX_CE_OPTINV[0];
				input TIEAPUUDI23 = CELL_E[20].IMUX_SR_OPTINV[0];
				input TIEAPUUDI24 = CELL_E[20].IMUX_CE_OPTINV[3];
				input TIEAPUUDI25 = CELL_E[20].IMUX_CE_OPTINV[2];
				input TIEAPUUDI26 = CELL_E[20].IMUX_CE_OPTINV[1];
				input TIEAPUUDI27 = CELL_E[20].IMUX_CE_OPTINV[0];
				input TIEAPUUDI28 = CELL_E[19].IMUX_SR_OPTINV[3];
				input TIEAPUUDI29 = CELL_E[19].IMUX_SR_OPTINV[2];
				input TIEAPUUDI30 = CELL_E[17].IMUX_SR_OPTINV[3];
				input TIEAPUUDI31 = CELL_E[17].IMUX_SR_OPTINV[2];
				input TIEAPUUDI310 = CELL_E[16].IMUX_SR_OPTINV[1];
				input TIEAPUUDI311 = CELL_E[16].IMUX_SR_OPTINV[0];
				input TIEAPUUDI312 = CELL_E[16].IMUX_CE_OPTINV[3];
				input TIEAPUUDI313 = CELL_E[16].IMUX_CE_OPTINV[2];
				input TIEAPUUDI314 = CELL_E[16].IMUX_CE_OPTINV[1];
				input TIEAPUUDI315 = CELL_E[16].IMUX_CE_OPTINV[0];
				input TIEAPUUDI316 = CELL_E[15].IMUX_SR_OPTINV[3];
				input TIEAPUUDI317 = CELL_E[15].IMUX_SR_OPTINV[2];
				input TIEAPUUDI318 = CELL_E[15].IMUX_SR_OPTINV[1];
				input TIEAPUUDI319 = CELL_E[15].IMUX_SR_OPTINV[0];
				input TIEAPUUDI32 = CELL_E[17].IMUX_SR_OPTINV[1];
				input TIEAPUUDI320 = CELL_E[15].IMUX_CE_OPTINV[3];
				input TIEAPUUDI321 = CELL_E[15].IMUX_CE_OPTINV[2];
				input TIEAPUUDI322 = CELL_E[15].IMUX_CE_OPTINV[1];
				input TIEAPUUDI323 = CELL_E[15].IMUX_CE_OPTINV[0];
				input TIEAPUUDI33 = CELL_E[17].IMUX_SR_OPTINV[0];
				input TIEAPUUDI34 = CELL_E[17].IMUX_CE_OPTINV[3];
				input TIEAPUUDI35 = CELL_E[17].IMUX_CE_OPTINV[2];
				input TIEAPUUDI36 = CELL_E[17].IMUX_CE_OPTINV[1];
				input TIEAPUUDI37 = CELL_E[17].IMUX_CE_OPTINV[0];
				input TIEAPUUDI38 = CELL_E[16].IMUX_SR_OPTINV[3];
				input TIEAPUUDI39 = CELL_E[16].IMUX_SR_OPTINV[2];
				input TIEAPUUDI40 = CELL_E[14].IMUX_SR_OPTINV[3];
				input TIEAPUUDI41 = CELL_E[14].IMUX_SR_OPTINV[2];
				input TIEAPUUDI410 = CELL_E[13].IMUX_SR_OPTINV[1];
				input TIEAPUUDI411 = CELL_E[13].IMUX_SR_OPTINV[0];
				input TIEAPUUDI412 = CELL_E[13].IMUX_CE_OPTINV[3];
				input TIEAPUUDI413 = CELL_E[13].IMUX_CE_OPTINV[2];
				input TIEAPUUDI414 = CELL_E[13].IMUX_CE_OPTINV[1];
				input TIEAPUUDI415 = CELL_E[13].IMUX_CE_OPTINV[0];
				input TIEAPUUDI416 = CELL_E[12].IMUX_SR_OPTINV[3];
				input TIEAPUUDI417 = CELL_E[12].IMUX_SR_OPTINV[2];
				input TIEAPUUDI418 = CELL_E[12].IMUX_SR_OPTINV[1];
				input TIEAPUUDI419 = CELL_E[12].IMUX_SR_OPTINV[0];
				input TIEAPUUDI42 = CELL_E[14].IMUX_SR_OPTINV[1];
				input TIEAPUUDI420 = CELL_E[12].IMUX_CE_OPTINV[3];
				input TIEAPUUDI421 = CELL_E[12].IMUX_CE_OPTINV[2];
				input TIEAPUUDI422 = CELL_E[12].IMUX_CE_OPTINV[1];
				input TIEAPUUDI423 = CELL_E[12].IMUX_CE_OPTINV[0];
				input TIEAPUUDI43 = CELL_E[14].IMUX_SR_OPTINV[0];
				input TIEAPUUDI44 = CELL_E[14].IMUX_CE_OPTINV[3];
				input TIEAPUUDI45 = CELL_E[14].IMUX_CE_OPTINV[2];
				input TIEAPUUDI46 = CELL_E[14].IMUX_CE_OPTINV[1];
				input TIEAPUUDI47 = CELL_E[14].IMUX_CE_OPTINV[0];
				input TIEAPUUDI48 = CELL_E[13].IMUX_SR_OPTINV[3];
				input TIEAPUUDI49 = CELL_E[13].IMUX_SR_OPTINV[2];
				input TIEAPUUDI50 = CELL_E[11].IMUX_SR_OPTINV[3];
				input TIEAPUUDI51 = CELL_E[11].IMUX_SR_OPTINV[2];
				input TIEAPUUDI510 = CELL_E[10].IMUX_SR_OPTINV[1];
				input TIEAPUUDI511 = CELL_E[10].IMUX_SR_OPTINV[0];
				input TIEAPUUDI512 = CELL_E[10].IMUX_CE_OPTINV[3];
				input TIEAPUUDI513 = CELL_E[10].IMUX_CE_OPTINV[2];
				input TIEAPUUDI514 = CELL_E[10].IMUX_CE_OPTINV[1];
				input TIEAPUUDI515 = CELL_E[10].IMUX_CE_OPTINV[0];
				input TIEAPUUDI516 = CELL_E[9].IMUX_SR_OPTINV[3];
				input TIEAPUUDI517 = CELL_E[9].IMUX_SR_OPTINV[2];
				input TIEAPUUDI518 = CELL_E[9].IMUX_SR_OPTINV[1];
				input TIEAPUUDI519 = CELL_E[9].IMUX_SR_OPTINV[0];
				input TIEAPUUDI52 = CELL_E[11].IMUX_SR_OPTINV[1];
				input TIEAPUUDI520 = CELL_E[9].IMUX_CE_OPTINV[3];
				input TIEAPUUDI521 = CELL_E[9].IMUX_CE_OPTINV[2];
				input TIEAPUUDI522 = CELL_E[9].IMUX_CE_OPTINV[1];
				input TIEAPUUDI523 = CELL_E[9].IMUX_CE_OPTINV[0];
				input TIEAPUUDI53 = CELL_E[11].IMUX_SR_OPTINV[0];
				input TIEAPUUDI54 = CELL_E[11].IMUX_CE_OPTINV[3];
				input TIEAPUUDI55 = CELL_E[11].IMUX_CE_OPTINV[2];
				input TIEAPUUDI56 = CELL_E[11].IMUX_CE_OPTINV[1];
				input TIEAPUUDI57 = CELL_E[11].IMUX_CE_OPTINV[0];
				input TIEAPUUDI58 = CELL_E[10].IMUX_SR_OPTINV[3];
				input TIEAPUUDI59 = CELL_E[10].IMUX_SR_OPTINV[2];
				input TIEAPUUDI60 = CELL_E[8].IMUX_SR_OPTINV[3];
				input TIEAPUUDI61 = CELL_E[8].IMUX_SR_OPTINV[2];
				input TIEAPUUDI610 = CELL_E[7].IMUX_SR_OPTINV[1];
				input TIEAPUUDI611 = CELL_E[7].IMUX_SR_OPTINV[0];
				input TIEAPUUDI612 = CELL_E[7].IMUX_CE_OPTINV[3];
				input TIEAPUUDI613 = CELL_E[7].IMUX_CE_OPTINV[2];
				input TIEAPUUDI614 = CELL_E[7].IMUX_CE_OPTINV[1];
				input TIEAPUUDI615 = CELL_E[7].IMUX_CE_OPTINV[0];
				input TIEAPUUDI616 = CELL_E[6].IMUX_SR_OPTINV[3];
				input TIEAPUUDI617 = CELL_E[6].IMUX_SR_OPTINV[2];
				input TIEAPUUDI618 = CELL_E[6].IMUX_SR_OPTINV[1];
				input TIEAPUUDI619 = CELL_E[6].IMUX_SR_OPTINV[0];
				input TIEAPUUDI62 = CELL_E[8].IMUX_SR_OPTINV[1];
				input TIEAPUUDI620 = CELL_E[6].IMUX_CE_OPTINV[3];
				input TIEAPUUDI621 = CELL_E[6].IMUX_CE_OPTINV[2];
				input TIEAPUUDI622 = CELL_E[6].IMUX_CE_OPTINV[1];
				input TIEAPUUDI623 = CELL_E[6].IMUX_CE_OPTINV[0];
				input TIEAPUUDI63 = CELL_E[8].IMUX_SR_OPTINV[0];
				input TIEAPUUDI64 = CELL_E[8].IMUX_CE_OPTINV[3];
				input TIEAPUUDI65 = CELL_E[8].IMUX_CE_OPTINV[2];
				input TIEAPUUDI66 = CELL_E[8].IMUX_CE_OPTINV[1];
				input TIEAPUUDI67 = CELL_E[8].IMUX_CE_OPTINV[0];
				input TIEAPUUDI68 = CELL_E[7].IMUX_SR_OPTINV[3];
				input TIEAPUUDI69 = CELL_E[7].IMUX_SR_OPTINV[2];
				input TIEAPUUDI70 = CELL_E[5].IMUX_SR_OPTINV[3];
				input TIEAPUUDI71 = CELL_E[5].IMUX_SR_OPTINV[2];
				input TIEAPUUDI710 = CELL_E[4].IMUX_SR_OPTINV[1];
				input TIEAPUUDI711 = CELL_E[4].IMUX_SR_OPTINV[0];
				input TIEAPUUDI712 = CELL_E[4].IMUX_CE_OPTINV[3];
				input TIEAPUUDI713 = CELL_E[4].IMUX_CE_OPTINV[2];
				input TIEAPUUDI714 = CELL_E[4].IMUX_CE_OPTINV[1];
				input TIEAPUUDI715 = CELL_E[4].IMUX_CE_OPTINV[0];
				input TIEAPUUDI716 = CELL_E[3].IMUX_SR_OPTINV[3];
				input TIEAPUUDI717 = CELL_E[3].IMUX_SR_OPTINV[2];
				input TIEAPUUDI718 = CELL_E[3].IMUX_SR_OPTINV[1];
				input TIEAPUUDI719 = CELL_E[3].IMUX_SR_OPTINV[0];
				input TIEAPUUDI72 = CELL_E[5].IMUX_SR_OPTINV[1];
				input TIEAPUUDI720 = CELL_E[3].IMUX_CE_OPTINV[3];
				input TIEAPUUDI721 = CELL_E[3].IMUX_CE_OPTINV[2];
				input TIEAPUUDI722 = CELL_E[3].IMUX_CE_OPTINV[1];
				input TIEAPUUDI723 = CELL_E[3].IMUX_CE_OPTINV[0];
				input TIEAPUUDI73 = CELL_E[5].IMUX_SR_OPTINV[0];
				input TIEAPUUDI74 = CELL_E[5].IMUX_CE_OPTINV[3];
				input TIEAPUUDI75 = CELL_E[5].IMUX_CE_OPTINV[2];
				input TIEAPUUDI76 = CELL_E[5].IMUX_CE_OPTINV[1];
				input TIEAPUUDI77 = CELL_E[5].IMUX_CE_OPTINV[0];
				input TIEAPUUDI78 = CELL_E[4].IMUX_SR_OPTINV[3];
				input TIEAPUUDI79 = CELL_E[4].IMUX_SR_OPTINV[2];
				input TIEAPUUDI80 = CELL_E[2].IMUX_SR_OPTINV[3];
				input TIEAPUUDI81 = CELL_E[2].IMUX_SR_OPTINV[2];
				input TIEAPUUDI810 = CELL_E[1].IMUX_SR_OPTINV[1];
				input TIEAPUUDI811 = CELL_E[1].IMUX_SR_OPTINV[0];
				input TIEAPUUDI812 = CELL_E[1].IMUX_CE_OPTINV[3];
				input TIEAPUUDI813 = CELL_E[1].IMUX_CE_OPTINV[2];
				input TIEAPUUDI814 = CELL_E[1].IMUX_CE_OPTINV[1];
				input TIEAPUUDI815 = CELL_E[1].IMUX_CE_OPTINV[0];
				input TIEAPUUDI816 = CELL_E[0].IMUX_SR_OPTINV[3];
				input TIEAPUUDI817 = CELL_E[0].IMUX_SR_OPTINV[2];
				input TIEAPUUDI818 = CELL_E[0].IMUX_SR_OPTINV[1];
				input TIEAPUUDI819 = CELL_E[0].IMUX_SR_OPTINV[0];
				input TIEAPUUDI82 = CELL_E[2].IMUX_SR_OPTINV[1];
				input TIEAPUUDI820 = CELL_E[0].IMUX_CE_OPTINV[3];
				input TIEAPUUDI821 = CELL_E[0].IMUX_CE_OPTINV[2];
				input TIEAPUUDI822 = CELL_E[0].IMUX_CE_OPTINV[1];
				input TIEAPUUDI823 = CELL_E[0].IMUX_CE_OPTINV[0];
				input TIEAPUUDI83 = CELL_E[2].IMUX_SR_OPTINV[0];
				input TIEAPUUDI84 = CELL_E[2].IMUX_CE_OPTINV[3];
				input TIEAPUUDI85 = CELL_E[2].IMUX_CE_OPTINV[2];
				input TIEAPUUDI86 = CELL_E[2].IMUX_CE_OPTINV[1];
				input TIEAPUUDI87 = CELL_E[2].IMUX_CE_OPTINV[0];
				input TIEAPUUDI88 = CELL_E[1].IMUX_SR_OPTINV[3];
				input TIEAPUUDI89 = CELL_E[1].IMUX_SR_OPTINV[2];
				input TIEC405CLOCKENABLE = CELL_W[9].IMUX_IMUX[7];
				input TIEC405CLOCKSELECTS0 = CELL_S[6].IMUX_SR_OPTINV[0];
				input TIEC405CLOCKSELECTS1 = CELL_S[6].IMUX_SR_OPTINV[1];
				input TIEC405DCUMARGIN = CELL_S[6].IMUX_CE_OPTINV[1];
				input TIEC405DETERMINISTICMULT = CELL_S[2].IMUX_CE_OPTINV[0];
				input TIEC405DISOPERANDFWD = CELL_S[2].IMUX_CE_OPTINV[1];
				input TIEC405DUTYENABLE = CELL_W[9].IMUX_IMUX[8];
				input TIEC405ICUMARGIN = CELL_S[6].IMUX_CE_OPTINV[0];
				input TIEC405MMUEN = CELL_S[2].IMUX_CE_OPTINV[2];
				input TIEC405TAGMARGIN = CELL_S[6].IMUX_CE_OPTINV[2];
				input TIEC405TLBMARGIN = CELL_S[6].IMUX_CE_OPTINV[3];
				input TIEDCRADDR0 = CELL_W[6].IMUX_CE_OPTINV[0];
				input TIEDCRADDR1 = CELL_W[6].IMUX_CE_OPTINV[1];
				input TIEDCRADDR2 = CELL_W[6].IMUX_CE_OPTINV[2];
				input TIEDCRADDR3 = CELL_W[6].IMUX_CE_OPTINV[3];
				input TIEDCRADDR4 = CELL_W[6].IMUX_SR_OPTINV[0];
				input TIEDCRADDR5 = CELL_W[7].IMUX_CE_OPTINV[0];
				input TIEPVRBIT0 = CELL_W[20].IMUX_IMUX[15];
				input TIEPVRBIT1 = CELL_W[20].IMUX_IMUX[16];
				input TIEPVRBIT10 = CELL_W[13].IMUX_CE_OPTINV[2];
				input TIEPVRBIT11 = CELL_W[13].IMUX_CE_OPTINV[3];
				input TIEPVRBIT12 = CELL_W[16].IMUX_IMUX[16];
				input TIEPVRBIT13 = CELL_W[16].IMUX_IMUX[17];
				input TIEPVRBIT14 = CELL_W[16].IMUX_IMUX[18];
				input TIEPVRBIT15 = CELL_W[16].IMUX_IMUX[19];
				input TIEPVRBIT16 = CELL_W[17].IMUX_IMUX[16];
				input TIEPVRBIT17 = CELL_W[17].IMUX_IMUX[17];
				input TIEPVRBIT18 = CELL_W[17].IMUX_IMUX[18];
				input TIEPVRBIT19 = CELL_W[17].IMUX_IMUX[19];
				input TIEPVRBIT2 = CELL_W[20].IMUX_IMUX[17];
				input TIEPVRBIT20 = CELL_W[18].IMUX_IMUX[15];
				input TIEPVRBIT21 = CELL_W[18].IMUX_IMUX[16];
				input TIEPVRBIT22 = CELL_W[18].IMUX_IMUX[17];
				input TIEPVRBIT23 = CELL_W[18].IMUX_IMUX[18];
				input TIEPVRBIT24 = CELL_W[19].IMUX_IMUX[15];
				input TIEPVRBIT25 = CELL_W[19].IMUX_IMUX[16];
				input TIEPVRBIT26 = CELL_W[19].IMUX_IMUX[17];
				input TIEPVRBIT27 = CELL_W[19].IMUX_IMUX[18];
				input TIEPVRBIT28 = CELL_W[8].IMUX_CE_OPTINV[0];
				input TIEPVRBIT29 = CELL_W[8].IMUX_CE_OPTINV[1];
				input TIEPVRBIT3 = CELL_W[20].IMUX_IMUX[18];
				input TIEPVRBIT30 = CELL_W[8].IMUX_CE_OPTINV[2];
				input TIEPVRBIT31 = CELL_W[8].IMUX_CE_OPTINV[3];
				input TIEPVRBIT4 = CELL_W[21].IMUX_IMUX[15];
				input TIEPVRBIT5 = CELL_W[21].IMUX_IMUX[16];
				input TIEPVRBIT6 = CELL_W[21].IMUX_IMUX[17];
				input TIEPVRBIT7 = CELL_W[21].IMUX_IMUX[18];
				input TIEPVRBIT8 = CELL_W[13].IMUX_CE_OPTINV[0];
				input TIEPVRBIT9 = CELL_W[13].IMUX_CE_OPTINV[1];
				input TRCC405TRACEDISABLE = CELL_E[0].IMUX_IMUX[8];
				input TRCC405TRIGGEREVENTIN = CELL_E[0].IMUX_IMUX[9];
				input TSTAPUC405APUDIVENI = CELL_E[20].IMUX_IMUX[6];
				output TSTAPUC405APUDIVENO = CELL_E[12].OUT_HALF0_BEL[2], CELL_E[12].OUT_HALF1_BEL[2];
				input TSTAPUC405APUPRESENTI = CELL_E[20].IMUX_IMUX[7];
				output TSTAPUC405APUPRESENTO = CELL_E[12].OUT_HALF0_BEL[3], CELL_E[12].OUT_HALF1_BEL[3];
				input TSTAPUC405DCDAPUOPI = CELL_E[20].IMUX_IMUX[9];
				output TSTAPUC405DCDAPUOPO = CELL_E[12].OUT_HALF0_BEL[4], CELL_E[12].OUT_HALF1_BEL[4];
				input TSTAPUC405DCDCRENI = CELL_N[4].IMUX_IMUX[14];
				output TSTAPUC405DCDCRENO = CELL_E[5].OUT_HALF0_BEL[4], CELL_E[5].OUT_HALF1_BEL[4];
				input TSTAPUC405DCDFORCEALIGNI = CELL_E[18].IMUX_IMUX[4];
				output TSTAPUC405DCDFORCEALIGNO = CELL_E[12].OUT_HALF0_BEL[5], CELL_E[12].OUT_HALF1_BEL[5];
				input TSTAPUC405DCDFORCEBESTEERINGI = CELL_E[18].IMUX_IMUX[5];
				output TSTAPUC405DCDFORCEBESTEERINGO = CELL_E[12].OUT_HALF0_BEL[6], CELL_E[12].OUT_HALF1_BEL[6];
				input TSTAPUC405DCDFPUOPI = CELL_N[5].IMUX_IMUX[12];
				output TSTAPUC405DCDFPUOPO = CELL_E[7].OUT_HALF0_BEL[7], CELL_E[7].OUT_HALF1_BEL[7];
				input TSTAPUC405DCDGPRWRITEI = CELL_N[5].IMUX_IMUX[13];
				output TSTAPUC405DCDGPRWRITEO = CELL_E[7].OUT_HALF0_BEL[0], CELL_E[7].OUT_HALF1_BEL[0];
				input TSTAPUC405DCDLDSTBYTEI = CELL_E[18].IMUX_IMUX[6];
				output TSTAPUC405DCDLDSTBYTEO = CELL_E[12].OUT_HALF0_BEL[7], CELL_E[12].OUT_HALF1_BEL[7];
				input TSTAPUC405DCDLDSTDWI = CELL_E[19].IMUX_IMUX[6];
				output TSTAPUC405DCDLDSTDWO = CELL_E[5].OUT_HALF0_BEL[1], CELL_E[5].OUT_HALF1_BEL[1];
				input TSTAPUC405DCDLDSTHWI = CELL_E[19].IMUX_IMUX[4];
				output TSTAPUC405DCDLDSTHWO = CELL_E[5].OUT_HALF0_BEL[7], CELL_E[5].OUT_HALF1_BEL[7];
				input TSTAPUC405DCDLDSTQWI = CELL_E[19].IMUX_IMUX[7];
				output TSTAPUC405DCDLDSTQWO = CELL_E[5].OUT_HALF0_BEL[2], CELL_E[5].OUT_HALF1_BEL[2];
				input TSTAPUC405DCDLDSTWDI = CELL_E[19].IMUX_IMUX[5];
				output TSTAPUC405DCDLDSTWDO = CELL_E[5].OUT_HALF0_BEL[0], CELL_E[5].OUT_HALF1_BEL[0];
				input TSTAPUC405DCDLOADI = CELL_N[4].IMUX_IMUX[9];
				output TSTAPUC405DCDLOADO = CELL_E[7].OUT_HALF0_BEL[3], CELL_E[7].OUT_HALF1_BEL[3];
				input TSTAPUC405DCDPRIVOPI = CELL_N[4].IMUX_IMUX[13];
				output TSTAPUC405DCDPRIVOPO = CELL_E[6].OUT_HALF0_BEL[3], CELL_E[6].OUT_HALF1_BEL[3];
				input TSTAPUC405DCDRAENI = CELL_N[5].IMUX_IMUX[14];
				output TSTAPUC405DCDRAENO = CELL_E[7].OUT_HALF0_BEL[1], CELL_E[7].OUT_HALF1_BEL[1];
				input TSTAPUC405DCDRBENI = CELL_N[5].IMUX_IMUX[15];
				output TSTAPUC405DCDRBENO = CELL_E[7].OUT_HALF0_BEL[2], CELL_E[7].OUT_HALF1_BEL[2];
				input TSTAPUC405DCDSTOREI = CELL_N[4].IMUX_IMUX[10];
				output TSTAPUC405DCDSTOREO = CELL_E[6].OUT_HALF0_BEL[0], CELL_E[6].OUT_HALF1_BEL[0];
				input TSTAPUC405DCDTRAPBEI = CELL_N[3].IMUX_IMUX[14];
				output TSTAPUC405DCDTRAPBEO = CELL_E[5].OUT_HALF0_BEL[3], CELL_E[5].OUT_HALF1_BEL[3];
				input TSTAPUC405DCDTRAPLEI = CELL_N[3].IMUX_IMUX[15];
				output TSTAPUC405DCDTRAPLEO = CELL_E[4].OUT_HALF0_BEL[4], CELL_E[4].OUT_HALF1_BEL[4];
				input TSTAPUC405DCDUPDATEI = CELL_N[4].IMUX_IMUX[15];
				output TSTAPUC405DCDUPDATEO = CELL_E[5].OUT_HALF0_BEL[5], CELL_E[5].OUT_HALF1_BEL[5];
				input TSTAPUC405DCDVALIDOPI = CELL_E[20].IMUX_IMUX[8];
				output TSTAPUC405DCDVALIDOPO = CELL_E[12].OUT_HALF0_BEL[1], CELL_E[12].OUT_HALF1_BEL[1];
				input TSTAPUC405DCDXERCAENI = CELL_N[4].IMUX_IMUX[11];
				output TSTAPUC405DCDXERCAENO = CELL_E[6].OUT_HALF0_BEL[1], CELL_E[6].OUT_HALF1_BEL[1];
				input TSTAPUC405DCDXEROVENI = CELL_N[4].IMUX_IMUX[12];
				output TSTAPUC405DCDXEROVENO = CELL_E[6].OUT_HALF0_BEL[2], CELL_E[6].OUT_HALF1_BEL[2];
				input TSTAPUC405EXCEPTIONI = CELL_E[21].IMUX_IMUX[4];
				output TSTAPUC405EXCEPTIONO = CELL_E[4].OUT_SEC_TMIN[3];
				input TSTAPUC405EXEBLOCKINGMCOI = CELL_E[21].IMUX_IMUX[5];
				output TSTAPUC405EXEBLOCKINGMCOO = CELL_E[4].OUT_HALF0_BEL[0], CELL_E[4].OUT_HALF1_BEL[0];
				input TSTAPUC405EXEBUSYI = CELL_E[21].IMUX_IMUX[7];
				output TSTAPUC405EXEBUSYO = CELL_E[4].OUT_HALF0_BEL[2], CELL_E[4].OUT_HALF1_BEL[2];
				input TSTAPUC405EXECRFIELDI0 = CELL_N[5].IMUX_IMUX[9];
				input TSTAPUC405EXECRFIELDI1 = CELL_N[5].IMUX_IMUX[10];
				input TSTAPUC405EXECRFIELDI2 = CELL_N[5].IMUX_IMUX[11];
				output TSTAPUC405EXECRFIELDO0 = CELL_E[7].OUT_HALF0_BEL[4], CELL_E[7].OUT_HALF1_BEL[4];
				output TSTAPUC405EXECRFIELDO1 = CELL_E[7].OUT_HALF0_BEL[5], CELL_E[7].OUT_HALF1_BEL[5];
				output TSTAPUC405EXECRFIELDO2 = CELL_E[7].OUT_HALF0_BEL[6], CELL_E[7].OUT_HALF1_BEL[6];
				input TSTAPUC405EXECRI0 = CELL_N[6].IMUX_IMUX[12];
				input TSTAPUC405EXECRI1 = CELL_N[6].IMUX_IMUX[13];
				input TSTAPUC405EXECRI2 = CELL_N[6].IMUX_IMUX[14];
				input TSTAPUC405EXECRI3 = CELL_N[6].IMUX_IMUX[15];
				output TSTAPUC405EXECRO0 = CELL_E[6].OUT_HALF0_BEL[4], CELL_E[6].OUT_HALF1_BEL[4];
				output TSTAPUC405EXECRO1 = CELL_E[6].OUT_HALF0_BEL[5], CELL_E[6].OUT_HALF1_BEL[5];
				output TSTAPUC405EXECRO2 = CELL_E[6].OUT_HALF0_BEL[6], CELL_E[6].OUT_HALF1_BEL[6];
				output TSTAPUC405EXECRO3 = CELL_E[6].OUT_HALF0_BEL[7], CELL_E[6].OUT_HALF1_BEL[7];
				input TSTAPUC405EXELDDEPENDI = CELL_E[22].IMUX_IMUX[5];
				output TSTAPUC405EXELDDEPENDO = CELL_E[4].OUT_HALF0_BEL[5], CELL_E[4].OUT_HALF1_BEL[5];
				input TSTAPUC405EXENONBLOCKINGMCOI = CELL_E[21].IMUX_IMUX[6];
				output TSTAPUC405EXENONBLOCKINGMCOO = CELL_E[4].OUT_HALF0_BEL[1], CELL_E[4].OUT_HALF1_BEL[1];
				input TSTAPUC405EXERESULTI0 = CELL_N[6].IMUX_IMUX[8];
				input TSTAPUC405EXERESULTI1 = CELL_N[6].IMUX_IMUX[9];
				input TSTAPUC405EXERESULTI10 = CELL_N[4].IMUX_IMUX[7];
				input TSTAPUC405EXERESULTI11 = CELL_N[4].IMUX_IMUX[8];
				input TSTAPUC405EXERESULTI12 = CELL_N[3].IMUX_IMUX[9];
				input TSTAPUC405EXERESULTI13 = CELL_N[3].IMUX_IMUX[10];
				input TSTAPUC405EXERESULTI14 = CELL_N[3].IMUX_IMUX[11];
				input TSTAPUC405EXERESULTI15 = CELL_N[3].IMUX_IMUX[12];
				input TSTAPUC405EXERESULTI16 = CELL_N[2].IMUX_IMUX[12];
				input TSTAPUC405EXERESULTI17 = CELL_N[2].IMUX_IMUX[13];
				input TSTAPUC405EXERESULTI18 = CELL_N[2].IMUX_IMUX[14];
				input TSTAPUC405EXERESULTI19 = CELL_N[2].IMUX_IMUX[15];
				input TSTAPUC405EXERESULTI2 = CELL_N[6].IMUX_IMUX[10];
				input TSTAPUC405EXERESULTI20 = CELL_N[1].IMUX_IMUX[8];
				input TSTAPUC405EXERESULTI21 = CELL_N[1].IMUX_IMUX[9];
				input TSTAPUC405EXERESULTI22 = CELL_N[1].IMUX_IMUX[10];
				input TSTAPUC405EXERESULTI23 = CELL_N[1].IMUX_IMUX[11];
				input TSTAPUC405EXERESULTI24 = CELL_N[1].IMUX_IMUX[12];
				input TSTAPUC405EXERESULTI25 = CELL_N[1].IMUX_IMUX[13];
				input TSTAPUC405EXERESULTI26 = CELL_N[1].IMUX_IMUX[14];
				input TSTAPUC405EXERESULTI27 = CELL_N[1].IMUX_IMUX[15];
				input TSTAPUC405EXERESULTI28 = CELL_N[0].IMUX_IMUX[8];
				input TSTAPUC405EXERESULTI29 = CELL_N[0].IMUX_IMUX[9];
				input TSTAPUC405EXERESULTI3 = CELL_N[6].IMUX_IMUX[11];
				input TSTAPUC405EXERESULTI30 = CELL_N[0].IMUX_IMUX[10];
				input TSTAPUC405EXERESULTI31 = CELL_N[0].IMUX_IMUX[11];
				input TSTAPUC405EXERESULTI4 = CELL_N[5].IMUX_IMUX[5];
				input TSTAPUC405EXERESULTI5 = CELL_N[5].IMUX_IMUX[6];
				input TSTAPUC405EXERESULTI6 = CELL_N[5].IMUX_IMUX[7];
				input TSTAPUC405EXERESULTI7 = CELL_N[5].IMUX_IMUX[8];
				input TSTAPUC405EXERESULTI8 = CELL_N[4].IMUX_IMUX[5];
				input TSTAPUC405EXERESULTI9 = CELL_N[4].IMUX_IMUX[6];
				output TSTAPUC405EXERESULTO0 = CELL_E[11].OUT_HALF0_BEL[0], CELL_E[11].OUT_HALF1_BEL[0];
				output TSTAPUC405EXERESULTO1 = CELL_E[11].OUT_HALF0_BEL[1], CELL_E[11].OUT_HALF1_BEL[1];
				output TSTAPUC405EXERESULTO10 = CELL_E[10].OUT_HALF0_BEL[2], CELL_E[10].OUT_HALF1_BEL[2];
				output TSTAPUC405EXERESULTO11 = CELL_E[10].OUT_HALF0_BEL[3], CELL_E[10].OUT_HALF1_BEL[3];
				output TSTAPUC405EXERESULTO12 = CELL_E[10].OUT_HALF0_BEL[4], CELL_E[10].OUT_HALF1_BEL[4];
				output TSTAPUC405EXERESULTO13 = CELL_E[10].OUT_HALF0_BEL[5], CELL_E[10].OUT_HALF1_BEL[5];
				output TSTAPUC405EXERESULTO14 = CELL_E[10].OUT_HALF0_BEL[6], CELL_E[10].OUT_HALF1_BEL[6];
				output TSTAPUC405EXERESULTO15 = CELL_E[10].OUT_HALF0_BEL[7], CELL_E[10].OUT_HALF1_BEL[7];
				output TSTAPUC405EXERESULTO16 = CELL_E[9].OUT_HALF0_BEL[0], CELL_E[9].OUT_HALF1_BEL[0];
				output TSTAPUC405EXERESULTO17 = CELL_E[9].OUT_HALF0_BEL[1], CELL_E[9].OUT_HALF1_BEL[1];
				output TSTAPUC405EXERESULTO18 = CELL_E[9].OUT_HALF0_BEL[2], CELL_E[9].OUT_HALF1_BEL[2];
				output TSTAPUC405EXERESULTO19 = CELL_E[9].OUT_HALF0_BEL[3], CELL_E[9].OUT_HALF1_BEL[3];
				output TSTAPUC405EXERESULTO2 = CELL_E[11].OUT_HALF0_BEL[2], CELL_E[11].OUT_HALF1_BEL[2];
				output TSTAPUC405EXERESULTO20 = CELL_E[9].OUT_HALF0_BEL[4], CELL_E[9].OUT_HALF1_BEL[4];
				output TSTAPUC405EXERESULTO21 = CELL_E[9].OUT_HALF0_BEL[5], CELL_E[9].OUT_HALF1_BEL[5];
				output TSTAPUC405EXERESULTO22 = CELL_E[9].OUT_HALF0_BEL[6], CELL_E[9].OUT_HALF1_BEL[6];
				output TSTAPUC405EXERESULTO23 = CELL_E[9].OUT_HALF0_BEL[7], CELL_E[9].OUT_HALF1_BEL[7];
				output TSTAPUC405EXERESULTO24 = CELL_E[8].OUT_HALF0_BEL[0], CELL_E[8].OUT_HALF1_BEL[0];
				output TSTAPUC405EXERESULTO25 = CELL_E[8].OUT_HALF0_BEL[1], CELL_E[8].OUT_HALF1_BEL[1];
				output TSTAPUC405EXERESULTO26 = CELL_E[8].OUT_HALF0_BEL[2], CELL_E[8].OUT_HALF1_BEL[2];
				output TSTAPUC405EXERESULTO27 = CELL_E[8].OUT_HALF0_BEL[3], CELL_E[8].OUT_HALF1_BEL[3];
				output TSTAPUC405EXERESULTO28 = CELL_E[8].OUT_HALF0_BEL[4], CELL_E[8].OUT_HALF1_BEL[4];
				output TSTAPUC405EXERESULTO29 = CELL_E[8].OUT_HALF0_BEL[5], CELL_E[8].OUT_HALF1_BEL[5];
				output TSTAPUC405EXERESULTO3 = CELL_E[11].OUT_HALF0_BEL[3], CELL_E[11].OUT_HALF1_BEL[3];
				output TSTAPUC405EXERESULTO30 = CELL_E[8].OUT_HALF0_BEL[6], CELL_E[8].OUT_HALF1_BEL[6];
				output TSTAPUC405EXERESULTO31 = CELL_E[8].OUT_HALF0_BEL[7], CELL_E[8].OUT_HALF1_BEL[7];
				output TSTAPUC405EXERESULTO4 = CELL_E[11].OUT_HALF0_BEL[4], CELL_E[11].OUT_HALF1_BEL[4];
				output TSTAPUC405EXERESULTO5 = CELL_E[11].OUT_HALF0_BEL[5], CELL_E[11].OUT_HALF1_BEL[5];
				output TSTAPUC405EXERESULTO6 = CELL_E[11].OUT_HALF0_BEL[6], CELL_E[11].OUT_HALF1_BEL[6];
				output TSTAPUC405EXERESULTO7 = CELL_E[11].OUT_HALF0_BEL[7], CELL_E[11].OUT_HALF1_BEL[7];
				output TSTAPUC405EXERESULTO8 = CELL_E[10].OUT_HALF0_BEL[0], CELL_E[10].OUT_HALF1_BEL[0];
				output TSTAPUC405EXERESULTO9 = CELL_E[10].OUT_HALF0_BEL[1], CELL_E[10].OUT_HALF1_BEL[1];
				input TSTAPUC405EXEXERCAI = CELL_E[20].IMUX_IMUX[10];
				output TSTAPUC405EXEXERCAO = CELL_E[4].OUT_HALF0_BEL[3], CELL_E[4].OUT_HALF1_BEL[3];
				input TSTAPUC405EXEXEROVI = CELL_E[20].IMUX_IMUX[11];
				output TSTAPUC405EXEXEROVO = CELL_E[4].OUT_SEC_TMIN[2];
				input TSTAPUC405FPUEXCEPTIONI = CELL_E[18].IMUX_IMUX[7];
				output TSTAPUC405FPUEXCEPTIONO = CELL_E[12].OUT_HALF0_BEL[0], CELL_E[12].OUT_HALF1_BEL[0];
				input TSTAPUC405LWBLDDEPENDI = CELL_E[22].IMUX_IMUX[7];
				output TSTAPUC405LWBLDDEPENDO = CELL_E[4].OUT_HALF0_BEL[7], CELL_E[4].OUT_HALF1_BEL[7];
				input TSTAPUC405SLEEPREQI = CELL_E[22].IMUX_IMUX[4];
				output TSTAPUC405SLEEPREQO = CELL_E[5].OUT_HALF0_BEL[6], CELL_E[5].OUT_HALF1_BEL[6];
				input TSTAPUC405WBLDDEPENDI = CELL_E[22].IMUX_IMUX[6];
				output TSTAPUC405WBLDDEPENDO = CELL_E[4].OUT_HALF0_BEL[6], CELL_E[4].OUT_HALF1_BEL[6];
				input TSTC405APUDCDFULLI = CELL_E[21].IMUX_IMUX[8];
				output TSTC405APUDCDFULLO = CELL_W[5].OUT_HALF0_BEL[3], CELL_W[5].OUT_HALF1_BEL[3];
				input TSTC405APUDCDHOLDI = CELL_E[21].IMUX_IMUX[9];
				output TSTC405APUDCDHOLDO = CELL_E[13].OUT_HALF0_BEL[6], CELL_E[13].OUT_HALF1_BEL[6];
				input TSTC405APUDCDINSTRUCTIONI0 = CELL_E[14].IMUX_IMUX[13];
				input TSTC405APUDCDINSTRUCTIONI1 = CELL_E[14].IMUX_IMUX[14];
				input TSTC405APUDCDINSTRUCTIONI10 = CELL_E[13].IMUX_IMUX[14];
				input TSTC405APUDCDINSTRUCTIONI11 = CELL_E[13].IMUX_IMUX[15];
				input TSTC405APUDCDINSTRUCTIONI12 = CELL_E[12].IMUX_IMUX[8];
				input TSTC405APUDCDINSTRUCTIONI13 = CELL_E[12].IMUX_IMUX[9];
				input TSTC405APUDCDINSTRUCTIONI14 = CELL_E[12].IMUX_IMUX[10];
				input TSTC405APUDCDINSTRUCTIONI15 = CELL_E[12].IMUX_IMUX[11];
				input TSTC405APUDCDINSTRUCTIONI16 = CELL_E[11].IMUX_IMUX[8];
				input TSTC405APUDCDINSTRUCTIONI17 = CELL_E[11].IMUX_IMUX[9];
				input TSTC405APUDCDINSTRUCTIONI18 = CELL_E[11].IMUX_IMUX[10];
				input TSTC405APUDCDINSTRUCTIONI19 = CELL_E[11].IMUX_IMUX[11];
				input TSTC405APUDCDINSTRUCTIONI2 = CELL_E[14].IMUX_IMUX[15];
				input TSTC405APUDCDINSTRUCTIONI20 = CELL_E[10].IMUX_IMUX[9];
				input TSTC405APUDCDINSTRUCTIONI21 = CELL_E[10].IMUX_IMUX[10];
				input TSTC405APUDCDINSTRUCTIONI22 = CELL_E[10].IMUX_IMUX[11];
				input TSTC405APUDCDINSTRUCTIONI23 = CELL_E[10].IMUX_IMUX[12];
				input TSTC405APUDCDINSTRUCTIONI24 = CELL_E[9].IMUX_IMUX[12];
				input TSTC405APUDCDINSTRUCTIONI25 = CELL_E[9].IMUX_IMUX[13];
				input TSTC405APUDCDINSTRUCTIONI26 = CELL_E[9].IMUX_IMUX[14];
				input TSTC405APUDCDINSTRUCTIONI27 = CELL_E[9].IMUX_IMUX[15];
				input TSTC405APUDCDINSTRUCTIONI28 = CELL_E[8].IMUX_IMUX[12];
				input TSTC405APUDCDINSTRUCTIONI29 = CELL_E[8].IMUX_IMUX[13];
				input TSTC405APUDCDINSTRUCTIONI3 = CELL_E[14].IMUX_IMUX[16];
				input TSTC405APUDCDINSTRUCTIONI30 = CELL_E[8].IMUX_IMUX[14];
				input TSTC405APUDCDINSTRUCTIONI31 = CELL_E[8].IMUX_IMUX[15];
				input TSTC405APUDCDINSTRUCTIONI4 = CELL_E[13].IMUX_IMUX[8];
				input TSTC405APUDCDINSTRUCTIONI5 = CELL_E[13].IMUX_IMUX[9];
				input TSTC405APUDCDINSTRUCTIONI6 = CELL_E[13].IMUX_IMUX[10];
				input TSTC405APUDCDINSTRUCTIONI7 = CELL_E[13].IMUX_IMUX[11];
				input TSTC405APUDCDINSTRUCTIONI8 = CELL_E[13].IMUX_IMUX[12];
				input TSTC405APUDCDINSTRUCTIONI9 = CELL_E[13].IMUX_IMUX[13];
				output TSTC405APUDCDINSTRUCTIONO0 = CELL_N[6].OUT_HALF0_BEL[4], CELL_N[6].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO1 = CELL_N[6].OUT_HALF0_BEL[5], CELL_N[6].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO10 = CELL_N[4].OUT_HALF0_BEL[6], CELL_N[4].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO11 = CELL_N[4].OUT_HALF0_BEL[7], CELL_N[4].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO12 = CELL_N[3].OUT_HALF0_BEL[4], CELL_N[3].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO13 = CELL_N[3].OUT_HALF0_BEL[5], CELL_N[3].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO14 = CELL_N[3].OUT_HALF0_BEL[6], CELL_N[3].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO15 = CELL_N[3].OUT_HALF0_BEL[7], CELL_N[3].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO16 = CELL_N[2].OUT_HALF0_BEL[4], CELL_N[2].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO17 = CELL_N[2].OUT_HALF0_BEL[5], CELL_N[2].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO18 = CELL_N[2].OUT_HALF0_BEL[6], CELL_N[2].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO19 = CELL_N[2].OUT_HALF0_BEL[7], CELL_N[2].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO2 = CELL_N[6].OUT_HALF0_BEL[6], CELL_N[6].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO20 = CELL_N[1].OUT_HALF0_BEL[4], CELL_N[1].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO21 = CELL_N[1].OUT_HALF0_BEL[5], CELL_N[1].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO22 = CELL_N[1].OUT_HALF0_BEL[6], CELL_N[1].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO23 = CELL_N[1].OUT_HALF0_BEL[7], CELL_N[1].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO24 = CELL_N[0].OUT_HALF0_BEL[4], CELL_N[0].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO25 = CELL_N[0].OUT_HALF0_BEL[5], CELL_N[0].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO26 = CELL_N[0].OUT_HALF0_BEL[6], CELL_N[0].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO27 = CELL_N[0].OUT_HALF0_BEL[7], CELL_N[0].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO28 = CELL_E[14].OUT_HALF0_BEL[4], CELL_E[14].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO29 = CELL_E[14].OUT_HALF0_BEL[5], CELL_E[14].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO3 = CELL_N[6].OUT_HALF0_BEL[7], CELL_N[6].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO30 = CELL_E[14].OUT_HALF0_BEL[6], CELL_E[14].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO31 = CELL_E[14].OUT_HALF0_BEL[7], CELL_E[14].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO4 = CELL_N[5].OUT_HALF0_BEL[4], CELL_N[5].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO5 = CELL_N[5].OUT_HALF0_BEL[5], CELL_N[5].OUT_HALF1_BEL[5];
				output TSTC405APUDCDINSTRUCTIONO6 = CELL_N[5].OUT_HALF0_BEL[6], CELL_N[5].OUT_HALF1_BEL[6];
				output TSTC405APUDCDINSTRUCTIONO7 = CELL_N[5].OUT_HALF0_BEL[7], CELL_N[5].OUT_HALF1_BEL[7];
				output TSTC405APUDCDINSTRUCTIONO8 = CELL_N[4].OUT_HALF0_BEL[4], CELL_N[4].OUT_HALF1_BEL[4];
				output TSTC405APUDCDINSTRUCTIONO9 = CELL_N[4].OUT_HALF0_BEL[5], CELL_N[4].OUT_HALF1_BEL[5];
				input TSTC405APUEXEFLUSHI = CELL_E[21].IMUX_IMUX[10];
				output TSTC405APUEXEFLUSHO = CELL_E[12].OUT_SEC_TMIN[2];
				input TSTC405APUEXEHOLDI = CELL_E[21].IMUX_IMUX[11];
				output TSTC405APUEXEHOLDO = CELL_E[13].OUT_HALF0_BEL[5], CELL_E[13].OUT_HALF1_BEL[5];
				input TSTC405APUEXELOADDBUSI0 = CELL_E[7].IMUX_IMUX[12];
				input TSTC405APUEXELOADDBUSI1 = CELL_E[7].IMUX_IMUX[13];
				input TSTC405APUEXELOADDBUSI10 = CELL_E[5].IMUX_IMUX[14];
				input TSTC405APUEXELOADDBUSI11 = CELL_E[5].IMUX_IMUX[15];
				input TSTC405APUEXELOADDBUSI12 = CELL_E[4].IMUX_IMUX[12];
				input TSTC405APUEXELOADDBUSI13 = CELL_E[4].IMUX_IMUX[13];
				input TSTC405APUEXELOADDBUSI14 = CELL_E[4].IMUX_IMUX[14];
				input TSTC405APUEXELOADDBUSI15 = CELL_E[4].IMUX_IMUX[15];
				input TSTC405APUEXELOADDBUSI16 = CELL_E[3].IMUX_IMUX[12];
				input TSTC405APUEXELOADDBUSI17 = CELL_E[3].IMUX_IMUX[13];
				input TSTC405APUEXELOADDBUSI18 = CELL_E[3].IMUX_IMUX[14];
				input TSTC405APUEXELOADDBUSI19 = CELL_E[3].IMUX_IMUX[15];
				input TSTC405APUEXELOADDBUSI2 = CELL_E[7].IMUX_IMUX[14];
				input TSTC405APUEXELOADDBUSI20 = CELL_E[2].IMUX_IMUX[8];
				input TSTC405APUEXELOADDBUSI21 = CELL_E[2].IMUX_IMUX[9];
				input TSTC405APUEXELOADDBUSI22 = CELL_E[2].IMUX_IMUX[10];
				input TSTC405APUEXELOADDBUSI23 = CELL_E[2].IMUX_IMUX[11];
				input TSTC405APUEXELOADDBUSI24 = CELL_E[2].IMUX_IMUX[12];
				input TSTC405APUEXELOADDBUSI25 = CELL_E[2].IMUX_IMUX[13];
				input TSTC405APUEXELOADDBUSI26 = CELL_E[2].IMUX_IMUX[14];
				input TSTC405APUEXELOADDBUSI27 = CELL_E[2].IMUX_IMUX[15];
				input TSTC405APUEXELOADDBUSI28 = CELL_E[1].IMUX_IMUX[16];
				input TSTC405APUEXELOADDBUSI29 = CELL_E[1].IMUX_IMUX[17];
				input TSTC405APUEXELOADDBUSI3 = CELL_E[7].IMUX_IMUX[15];
				input TSTC405APUEXELOADDBUSI30 = CELL_E[1].IMUX_IMUX[18];
				input TSTC405APUEXELOADDBUSI31 = CELL_E[1].IMUX_IMUX[19];
				input TSTC405APUEXELOADDBUSI4 = CELL_E[6].IMUX_IMUX[12];
				input TSTC405APUEXELOADDBUSI5 = CELL_E[6].IMUX_IMUX[13];
				input TSTC405APUEXELOADDBUSI6 = CELL_E[6].IMUX_IMUX[14];
				input TSTC405APUEXELOADDBUSI7 = CELL_E[6].IMUX_IMUX[15];
				input TSTC405APUEXELOADDBUSI8 = CELL_E[5].IMUX_IMUX[12];
				input TSTC405APUEXELOADDBUSI9 = CELL_E[5].IMUX_IMUX[13];
				output TSTC405APUEXELOADDBUSO0 = CELL_E[19].OUT_HALF0_BEL[0], CELL_E[19].OUT_HALF1_BEL[0];
				output TSTC405APUEXELOADDBUSO1 = CELL_E[19].OUT_HALF0_BEL[1], CELL_E[19].OUT_HALF1_BEL[1];
				output TSTC405APUEXELOADDBUSO10 = CELL_E[18].OUT_HALF0_BEL[2], CELL_E[18].OUT_HALF1_BEL[2];
				output TSTC405APUEXELOADDBUSO11 = CELL_E[18].OUT_HALF0_BEL[3], CELL_E[18].OUT_HALF1_BEL[3];
				output TSTC405APUEXELOADDBUSO12 = CELL_E[18].OUT_HALF0_BEL[4], CELL_E[18].OUT_HALF1_BEL[4];
				output TSTC405APUEXELOADDBUSO13 = CELL_E[18].OUT_HALF0_BEL[5], CELL_E[18].OUT_HALF1_BEL[5];
				output TSTC405APUEXELOADDBUSO14 = CELL_E[18].OUT_HALF0_BEL[6], CELL_E[18].OUT_HALF1_BEL[6];
				output TSTC405APUEXELOADDBUSO15 = CELL_E[18].OUT_HALF0_BEL[7], CELL_E[18].OUT_HALF1_BEL[7];
				output TSTC405APUEXELOADDBUSO16 = CELL_E[17].OUT_HALF0_BEL[0], CELL_E[17].OUT_HALF1_BEL[0];
				output TSTC405APUEXELOADDBUSO17 = CELL_E[17].OUT_HALF0_BEL[1], CELL_E[17].OUT_HALF1_BEL[1];
				output TSTC405APUEXELOADDBUSO18 = CELL_E[17].OUT_HALF0_BEL[2], CELL_E[17].OUT_HALF1_BEL[2];
				output TSTC405APUEXELOADDBUSO19 = CELL_E[17].OUT_HALF0_BEL[3], CELL_E[17].OUT_HALF1_BEL[3];
				output TSTC405APUEXELOADDBUSO2 = CELL_E[19].OUT_HALF0_BEL[2], CELL_E[19].OUT_HALF1_BEL[2];
				output TSTC405APUEXELOADDBUSO20 = CELL_E[17].OUT_HALF0_BEL[4], CELL_E[17].OUT_HALF1_BEL[4];
				output TSTC405APUEXELOADDBUSO21 = CELL_E[17].OUT_HALF0_BEL[5], CELL_E[17].OUT_HALF1_BEL[5];
				output TSTC405APUEXELOADDBUSO22 = CELL_E[17].OUT_HALF0_BEL[6], CELL_E[17].OUT_HALF1_BEL[6];
				output TSTC405APUEXELOADDBUSO23 = CELL_E[17].OUT_HALF0_BEL[7], CELL_E[17].OUT_HALF1_BEL[7];
				output TSTC405APUEXELOADDBUSO24 = CELL_E[16].OUT_HALF0_BEL[0], CELL_E[16].OUT_HALF1_BEL[0];
				output TSTC405APUEXELOADDBUSO25 = CELL_E[16].OUT_HALF0_BEL[1], CELL_E[16].OUT_HALF1_BEL[1];
				output TSTC405APUEXELOADDBUSO26 = CELL_E[16].OUT_HALF0_BEL[2], CELL_E[16].OUT_HALF1_BEL[2];
				output TSTC405APUEXELOADDBUSO27 = CELL_E[16].OUT_HALF0_BEL[3], CELL_E[16].OUT_HALF1_BEL[3];
				output TSTC405APUEXELOADDBUSO28 = CELL_E[16].OUT_HALF0_BEL[4], CELL_E[16].OUT_HALF1_BEL[4];
				output TSTC405APUEXELOADDBUSO29 = CELL_E[16].OUT_HALF0_BEL[5], CELL_E[16].OUT_HALF1_BEL[5];
				output TSTC405APUEXELOADDBUSO3 = CELL_E[19].OUT_HALF0_BEL[3], CELL_E[19].OUT_HALF1_BEL[3];
				output TSTC405APUEXELOADDBUSO30 = CELL_E[16].OUT_HALF0_BEL[6], CELL_E[16].OUT_HALF1_BEL[6];
				output TSTC405APUEXELOADDBUSO31 = CELL_E[16].OUT_HALF0_BEL[7], CELL_E[16].OUT_HALF1_BEL[7];
				output TSTC405APUEXELOADDBUSO4 = CELL_E[19].OUT_HALF0_BEL[4], CELL_E[19].OUT_HALF1_BEL[4];
				output TSTC405APUEXELOADDBUSO5 = CELL_E[19].OUT_HALF0_BEL[5], CELL_E[19].OUT_HALF1_BEL[5];
				output TSTC405APUEXELOADDBUSO6 = CELL_E[19].OUT_HALF0_BEL[6], CELL_E[19].OUT_HALF1_BEL[6];
				output TSTC405APUEXELOADDBUSO7 = CELL_E[19].OUT_HALF0_BEL[7], CELL_E[19].OUT_HALF1_BEL[7];
				output TSTC405APUEXELOADDBUSO8 = CELL_E[18].OUT_HALF0_BEL[0], CELL_E[18].OUT_HALF1_BEL[0];
				output TSTC405APUEXELOADDBUSO9 = CELL_E[18].OUT_HALF0_BEL[1], CELL_E[18].OUT_HALF1_BEL[1];
				input TSTC405APUEXELOADDVALIDI = CELL_E[22].IMUX_IMUX[8];
				output TSTC405APUEXELOADDVALIDO = CELL_E[12].OUT_SEC_TMIN[1];
				input TSTC405APUEXERADATAI0 = CELL_E[14].IMUX_IMUX[5];
				input TSTC405APUEXERADATAI1 = CELL_E[14].IMUX_IMUX[6];
				input TSTC405APUEXERADATAI10 = CELL_E[13].IMUX_IMUX[18];
				input TSTC405APUEXERADATAI11 = CELL_E[13].IMUX_IMUX[19];
				input TSTC405APUEXERADATAI12 = CELL_E[12].IMUX_IMUX[16];
				input TSTC405APUEXERADATAI13 = CELL_E[12].IMUX_IMUX[17];
				input TSTC405APUEXERADATAI14 = CELL_E[12].IMUX_IMUX[18];
				input TSTC405APUEXERADATAI15 = CELL_E[12].IMUX_IMUX[19];
				input TSTC405APUEXERADATAI16 = CELL_E[11].IMUX_IMUX[16];
				input TSTC405APUEXERADATAI17 = CELL_E[11].IMUX_IMUX[17];
				input TSTC405APUEXERADATAI18 = CELL_E[11].IMUX_IMUX[18];
				input TSTC405APUEXERADATAI19 = CELL_E[11].IMUX_IMUX[19];
				input TSTC405APUEXERADATAI2 = CELL_E[14].IMUX_IMUX[7];
				input TSTC405APUEXERADATAI20 = CELL_E[10].IMUX_IMUX[13];
				input TSTC405APUEXERADATAI21 = CELL_E[10].IMUX_IMUX[14];
				input TSTC405APUEXERADATAI22 = CELL_E[10].IMUX_IMUX[15];
				input TSTC405APUEXERADATAI23 = CELL_E[10].IMUX_IMUX[16];
				input TSTC405APUEXERADATAI24 = CELL_E[9].IMUX_IMUX[16];
				input TSTC405APUEXERADATAI25 = CELL_E[9].IMUX_IMUX[17];
				input TSTC405APUEXERADATAI26 = CELL_E[9].IMUX_IMUX[18];
				input TSTC405APUEXERADATAI27 = CELL_E[9].IMUX_IMUX[19];
				input TSTC405APUEXERADATAI28 = CELL_E[8].IMUX_IMUX[16];
				input TSTC405APUEXERADATAI29 = CELL_E[8].IMUX_IMUX[17];
				input TSTC405APUEXERADATAI3 = CELL_E[14].IMUX_IMUX[8];
				input TSTC405APUEXERADATAI30 = CELL_E[8].IMUX_IMUX[18];
				input TSTC405APUEXERADATAI31 = CELL_E[8].IMUX_IMUX[19];
				input TSTC405APUEXERADATAI4 = CELL_E[14].IMUX_IMUX[9];
				input TSTC405APUEXERADATAI5 = CELL_E[14].IMUX_IMUX[10];
				input TSTC405APUEXERADATAI6 = CELL_E[14].IMUX_IMUX[11];
				input TSTC405APUEXERADATAI7 = CELL_E[14].IMUX_IMUX[12];
				input TSTC405APUEXERADATAI8 = CELL_E[13].IMUX_IMUX[16];
				input TSTC405APUEXERADATAI9 = CELL_E[13].IMUX_IMUX[17];
				output TSTC405APUEXERADATAO0 = CELL_N[6].OUT_HALF0_BEL[0], CELL_N[6].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO1 = CELL_N[6].OUT_HALF0_BEL[1], CELL_N[6].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO10 = CELL_N[4].OUT_HALF0_BEL[2], CELL_N[4].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO11 = CELL_N[4].OUT_HALF0_BEL[3], CELL_N[4].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO12 = CELL_N[3].OUT_HALF0_BEL[0], CELL_N[3].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO13 = CELL_N[3].OUT_HALF0_BEL[1], CELL_N[3].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO14 = CELL_N[3].OUT_HALF0_BEL[2], CELL_N[3].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO15 = CELL_N[3].OUT_HALF0_BEL[3], CELL_N[3].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO16 = CELL_N[2].OUT_HALF0_BEL[0], CELL_N[2].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO17 = CELL_N[2].OUT_HALF0_BEL[1], CELL_N[2].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO18 = CELL_N[2].OUT_HALF0_BEL[2], CELL_N[2].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO19 = CELL_N[2].OUT_HALF0_BEL[3], CELL_N[2].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO2 = CELL_N[6].OUT_HALF0_BEL[2], CELL_N[6].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO20 = CELL_N[1].OUT_HALF0_BEL[0], CELL_N[1].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO21 = CELL_N[1].OUT_HALF0_BEL[1], CELL_N[1].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO22 = CELL_N[1].OUT_HALF0_BEL[2], CELL_N[1].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO23 = CELL_N[1].OUT_HALF0_BEL[3], CELL_N[1].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO24 = CELL_N[0].OUT_HALF0_BEL[0], CELL_N[0].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO25 = CELL_N[0].OUT_HALF0_BEL[1], CELL_N[0].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO26 = CELL_N[0].OUT_HALF0_BEL[2], CELL_N[0].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO27 = CELL_N[0].OUT_HALF0_BEL[3], CELL_N[0].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO28 = CELL_E[14].OUT_HALF0_BEL[0], CELL_E[14].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO29 = CELL_E[14].OUT_HALF0_BEL[1], CELL_E[14].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO3 = CELL_N[6].OUT_HALF0_BEL[3], CELL_N[6].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO30 = CELL_E[14].OUT_HALF0_BEL[2], CELL_E[14].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO31 = CELL_E[14].OUT_HALF0_BEL[3], CELL_E[14].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO4 = CELL_N[5].OUT_HALF0_BEL[0], CELL_N[5].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO5 = CELL_N[5].OUT_HALF0_BEL[1], CELL_N[5].OUT_HALF1_BEL[1];
				output TSTC405APUEXERADATAO6 = CELL_N[5].OUT_HALF0_BEL[2], CELL_N[5].OUT_HALF1_BEL[2];
				output TSTC405APUEXERADATAO7 = CELL_N[5].OUT_HALF0_BEL[3], CELL_N[5].OUT_HALF1_BEL[3];
				output TSTC405APUEXERADATAO8 = CELL_N[4].OUT_HALF0_BEL[0], CELL_N[4].OUT_HALF1_BEL[0];
				output TSTC405APUEXERADATAO9 = CELL_N[4].OUT_HALF0_BEL[1], CELL_N[4].OUT_HALF1_BEL[1];
				input TSTC405APUEXERBDATAI0 = CELL_E[7].IMUX_IMUX[16];
				input TSTC405APUEXERBDATAI1 = CELL_E[7].IMUX_IMUX[17];
				input TSTC405APUEXERBDATAI10 = CELL_E[5].IMUX_IMUX[18];
				input TSTC405APUEXERBDATAI11 = CELL_E[5].IMUX_IMUX[19];
				input TSTC405APUEXERBDATAI12 = CELL_E[4].IMUX_IMUX[16];
				input TSTC405APUEXERBDATAI13 = CELL_E[4].IMUX_IMUX[17];
				input TSTC405APUEXERBDATAI14 = CELL_E[4].IMUX_IMUX[18];
				input TSTC405APUEXERBDATAI15 = CELL_E[4].IMUX_IMUX[19];
				input TSTC405APUEXERBDATAI16 = CELL_E[3].IMUX_IMUX[16];
				input TSTC405APUEXERBDATAI17 = CELL_E[3].IMUX_IMUX[17];
				input TSTC405APUEXERBDATAI18 = CELL_E[3].IMUX_IMUX[18];
				input TSTC405APUEXERBDATAI19 = CELL_E[3].IMUX_IMUX[19];
				input TSTC405APUEXERBDATAI2 = CELL_E[7].IMUX_IMUX[18];
				input TSTC405APUEXERBDATAI20 = CELL_E[2].IMUX_IMUX[16];
				input TSTC405APUEXERBDATAI21 = CELL_E[2].IMUX_IMUX[17];
				input TSTC405APUEXERBDATAI22 = CELL_E[2].IMUX_IMUX[18];
				input TSTC405APUEXERBDATAI23 = CELL_E[2].IMUX_IMUX[19];
				input TSTC405APUEXERBDATAI24 = CELL_E[1].IMUX_IMUX[8];
				input TSTC405APUEXERBDATAI25 = CELL_E[1].IMUX_IMUX[9];
				input TSTC405APUEXERBDATAI26 = CELL_E[1].IMUX_IMUX[10];
				input TSTC405APUEXERBDATAI27 = CELL_E[1].IMUX_IMUX[11];
				input TSTC405APUEXERBDATAI28 = CELL_E[1].IMUX_IMUX[12];
				input TSTC405APUEXERBDATAI29 = CELL_E[1].IMUX_IMUX[13];
				input TSTC405APUEXERBDATAI3 = CELL_E[7].IMUX_IMUX[19];
				input TSTC405APUEXERBDATAI30 = CELL_E[1].IMUX_IMUX[14];
				input TSTC405APUEXERBDATAI31 = CELL_E[1].IMUX_IMUX[15];
				input TSTC405APUEXERBDATAI4 = CELL_E[6].IMUX_IMUX[16];
				input TSTC405APUEXERBDATAI5 = CELL_E[6].IMUX_IMUX[17];
				input TSTC405APUEXERBDATAI6 = CELL_E[6].IMUX_IMUX[18];
				input TSTC405APUEXERBDATAI7 = CELL_E[6].IMUX_IMUX[19];
				input TSTC405APUEXERBDATAI8 = CELL_E[5].IMUX_IMUX[16];
				input TSTC405APUEXERBDATAI9 = CELL_E[5].IMUX_IMUX[17];
				output TSTC405APUEXERBDATAO0 = CELL_E[23].OUT_HALF0_BEL[0], CELL_E[23].OUT_HALF1_BEL[0];
				output TSTC405APUEXERBDATAO1 = CELL_E[23].OUT_HALF0_BEL[1], CELL_E[23].OUT_HALF1_BEL[1];
				output TSTC405APUEXERBDATAO10 = CELL_E[22].OUT_HALF0_BEL[2], CELL_E[22].OUT_HALF1_BEL[2];
				output TSTC405APUEXERBDATAO11 = CELL_E[22].OUT_HALF0_BEL[3], CELL_E[22].OUT_HALF1_BEL[3];
				output TSTC405APUEXERBDATAO12 = CELL_E[22].OUT_HALF0_BEL[4], CELL_E[22].OUT_HALF1_BEL[4];
				output TSTC405APUEXERBDATAO13 = CELL_E[22].OUT_HALF0_BEL[5], CELL_E[22].OUT_HALF1_BEL[5];
				output TSTC405APUEXERBDATAO14 = CELL_E[22].OUT_HALF0_BEL[6], CELL_E[22].OUT_HALF1_BEL[6];
				output TSTC405APUEXERBDATAO15 = CELL_E[22].OUT_HALF0_BEL[7], CELL_E[22].OUT_HALF1_BEL[7];
				output TSTC405APUEXERBDATAO16 = CELL_E[21].OUT_HALF0_BEL[0], CELL_E[21].OUT_HALF1_BEL[0];
				output TSTC405APUEXERBDATAO17 = CELL_E[21].OUT_HALF0_BEL[1], CELL_E[21].OUT_HALF1_BEL[1];
				output TSTC405APUEXERBDATAO18 = CELL_E[21].OUT_HALF0_BEL[2], CELL_E[21].OUT_HALF1_BEL[2];
				output TSTC405APUEXERBDATAO19 = CELL_E[21].OUT_HALF0_BEL[3], CELL_E[21].OUT_HALF1_BEL[3];
				output TSTC405APUEXERBDATAO2 = CELL_E[23].OUT_HALF0_BEL[2], CELL_E[23].OUT_HALF1_BEL[2];
				output TSTC405APUEXERBDATAO20 = CELL_E[21].OUT_HALF0_BEL[4], CELL_E[21].OUT_HALF1_BEL[4];
				output TSTC405APUEXERBDATAO21 = CELL_E[21].OUT_HALF0_BEL[5], CELL_E[21].OUT_HALF1_BEL[5];
				output TSTC405APUEXERBDATAO22 = CELL_E[21].OUT_HALF0_BEL[6], CELL_E[21].OUT_HALF1_BEL[6];
				output TSTC405APUEXERBDATAO23 = CELL_E[21].OUT_HALF0_BEL[7], CELL_E[21].OUT_HALF1_BEL[7];
				output TSTC405APUEXERBDATAO24 = CELL_E[20].OUT_HALF0_BEL[0], CELL_E[20].OUT_HALF1_BEL[0];
				output TSTC405APUEXERBDATAO25 = CELL_E[20].OUT_HALF0_BEL[1], CELL_E[20].OUT_HALF1_BEL[1];
				output TSTC405APUEXERBDATAO26 = CELL_E[20].OUT_HALF0_BEL[2], CELL_E[20].OUT_HALF1_BEL[2];
				output TSTC405APUEXERBDATAO27 = CELL_E[20].OUT_HALF0_BEL[3], CELL_E[20].OUT_HALF1_BEL[3];
				output TSTC405APUEXERBDATAO28 = CELL_E[20].OUT_HALF0_BEL[4], CELL_E[20].OUT_HALF1_BEL[4];
				output TSTC405APUEXERBDATAO29 = CELL_E[20].OUT_HALF0_BEL[5], CELL_E[20].OUT_HALF1_BEL[5];
				output TSTC405APUEXERBDATAO3 = CELL_E[23].OUT_HALF0_BEL[3], CELL_E[23].OUT_HALF1_BEL[3];
				output TSTC405APUEXERBDATAO30 = CELL_E[20].OUT_HALF0_BEL[6], CELL_E[20].OUT_HALF1_BEL[6];
				output TSTC405APUEXERBDATAO31 = CELL_E[20].OUT_HALF0_BEL[7], CELL_E[20].OUT_HALF1_BEL[7];
				output TSTC405APUEXERBDATAO4 = CELL_E[23].OUT_HALF0_BEL[4], CELL_E[23].OUT_HALF1_BEL[4];
				output TSTC405APUEXERBDATAO5 = CELL_E[23].OUT_HALF0_BEL[5], CELL_E[23].OUT_HALF1_BEL[5];
				output TSTC405APUEXERBDATAO6 = CELL_E[23].OUT_HALF0_BEL[6], CELL_E[23].OUT_HALF1_BEL[6];
				output TSTC405APUEXERBDATAO7 = CELL_E[23].OUT_HALF0_BEL[7], CELL_E[23].OUT_HALF1_BEL[7];
				output TSTC405APUEXERBDATAO8 = CELL_E[22].OUT_HALF0_BEL[0], CELL_E[22].OUT_HALF1_BEL[0];
				output TSTC405APUEXERBDATAO9 = CELL_E[22].OUT_HALF0_BEL[1], CELL_E[22].OUT_HALF1_BEL[1];
				input TSTC405APUEXEWDCNTI0 = CELL_E[23].IMUX_IMUX[8];
				input TSTC405APUEXEWDCNTI1 = CELL_E[23].IMUX_IMUX[9];
				output TSTC405APUEXEWDCNTO0 = CELL_W[7].OUT_HALF0_BEL[4], CELL_W[7].OUT_HALF1_BEL[4];
				output TSTC405APUEXEWDCNTO1 = CELL_W[7].OUT_HALF0_BEL[5], CELL_W[7].OUT_HALF1_BEL[5];
				input TSTC405APUMSRFE0I = CELL_E[23].IMUX_IMUX[10];
				output TSTC405APUMSRFE0O = CELL_W[7].OUT_HALF0_BEL[6], CELL_W[7].OUT_HALF1_BEL[6];
				input TSTC405APUMSRFE1I = CELL_E[23].IMUX_IMUX[11];
				output TSTC405APUMSRFE1O = CELL_W[7].OUT_HALF0_BEL[7], CELL_W[7].OUT_HALF1_BEL[7];
				input TSTC405APUWBBYTEENI0 = CELL_E[0].IMUX_IMUX[10];
				input TSTC405APUWBBYTEENI1 = CELL_E[0].IMUX_IMUX[11];
				input TSTC405APUWBBYTEENI2 = CELL_E[0].IMUX_IMUX[12];
				input TSTC405APUWBBYTEENI3 = CELL_E[0].IMUX_IMUX[13];
				output TSTC405APUWBBYTEENO0 = CELL_W[3].OUT_HALF0_BEL[0], CELL_W[3].OUT_HALF1_BEL[0];
				output TSTC405APUWBBYTEENO1 = CELL_W[3].OUT_HALF0_BEL[1], CELL_W[3].OUT_HALF1_BEL[1];
				output TSTC405APUWBBYTEENO2 = CELL_W[3].OUT_HALF0_BEL[2], CELL_W[3].OUT_HALF1_BEL[2];
				output TSTC405APUWBBYTEENO3 = CELL_W[3].OUT_HALF0_BEL[3], CELL_W[3].OUT_HALF1_BEL[3];
				input TSTC405APUWBENDIANI = CELL_E[22].IMUX_IMUX[9];
				output TSTC405APUWBENDIANO = CELL_E[12].OUT_SEC_TMIN[0];
				input TSTC405APUWBFLUSHI = CELL_E[22].IMUX_IMUX[10];
				output TSTC405APUWBFLUSHO = CELL_W[5].OUT_HALF0_BEL[1], CELL_W[5].OUT_HALF1_BEL[1];
				input TSTC405APUWBHOLDI = CELL_E[22].IMUX_IMUX[11];
				output TSTC405APUWBHOLDO = CELL_W[5].OUT_HALF0_BEL[2], CELL_W[5].OUT_HALF1_BEL[2];
				input TSTC405APUXERCAI = CELL_E[20].IMUX_IMUX[5];
				output TSTC405APUXERCAO = CELL_E[13].OUT_HALF0_BEL[7], CELL_E[13].OUT_HALF1_BEL[7];
				input TSTC405DCRABUSI0 = CELL_E[3].IMUX_IMUX[8];
				input TSTC405DCRABUSI1 = CELL_E[3].IMUX_IMUX[9];
				input TSTC405DCRABUSI2 = CELL_E[3].IMUX_IMUX[10];
				input TSTC405DCRABUSI3 = CELL_E[3].IMUX_IMUX[11];
				input TSTC405DCRABUSI4 = CELL_E[4].IMUX_IMUX[8];
				input TSTC405DCRABUSI5 = CELL_E[4].IMUX_IMUX[9];
				input TSTC405DCRABUSI6 = CELL_E[4].IMUX_IMUX[10];
				input TSTC405DCRABUSI7 = CELL_E[4].IMUX_IMUX[11];
				input TSTC405DCRABUSI8 = CELL_E[5].IMUX_IMUX[8];
				input TSTC405DCRABUSI9 = CELL_E[5].IMUX_IMUX[9];
				input TSTC405DCRDBUSOUTI0 = CELL_E[22].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI1 = CELL_E[22].IMUX_IMUX[13];
				input TSTC405DCRDBUSOUTI10 = CELL_E[20].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI11 = CELL_E[20].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI12 = CELL_E[18].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI13 = CELL_E[18].IMUX_IMUX[13];
				input TSTC405DCRDBUSOUTI14 = CELL_E[18].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI15 = CELL_E[18].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI16 = CELL_E[17].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI17 = CELL_E[17].IMUX_IMUX[13];
				input TSTC405DCRDBUSOUTI18 = CELL_E[17].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI19 = CELL_E[17].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI2 = CELL_E[22].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI20 = CELL_E[16].IMUX_IMUX[16];
				input TSTC405DCRDBUSOUTI21 = CELL_E[16].IMUX_IMUX[17];
				input TSTC405DCRDBUSOUTI22 = CELL_E[16].IMUX_IMUX[18];
				input TSTC405DCRDBUSOUTI23 = CELL_E[16].IMUX_IMUX[19];
				input TSTC405DCRDBUSOUTI24 = CELL_E[12].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI25 = CELL_E[12].IMUX_IMUX[13];
				input TSTC405DCRDBUSOUTI26 = CELL_E[12].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI27 = CELL_E[12].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI28 = CELL_E[11].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI29 = CELL_E[11].IMUX_IMUX[13];
				input TSTC405DCRDBUSOUTI3 = CELL_E[22].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI30 = CELL_E[11].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI31 = CELL_E[11].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI4 = CELL_E[21].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI5 = CELL_E[21].IMUX_IMUX[13];
				input TSTC405DCRDBUSOUTI6 = CELL_E[21].IMUX_IMUX[14];
				input TSTC405DCRDBUSOUTI7 = CELL_E[21].IMUX_IMUX[15];
				input TSTC405DCRDBUSOUTI8 = CELL_E[20].IMUX_IMUX[12];
				input TSTC405DCRDBUSOUTI9 = CELL_E[20].IMUX_IMUX[13];
				input TSTC405DCRREADI = CELL_E[5].IMUX_IMUX[10];
				input TSTC405DCRWRITEI = CELL_E[5].IMUX_IMUX[11];
				input TSTC405DSOCMABORTOPI = CELL_E[15].IMUX_IMUX[15];
				output TSTC405DSOCMABORTOPO = CELL_W[6].OUT_HALF0_BEL[5], CELL_W[6].OUT_HALF1_BEL[5];
				input TSTC405DSOCMABORTREQI = CELL_E[15].IMUX_IMUX[14];
				output TSTC405DSOCMABORTREQO = CELL_W[6].OUT_HALF0_BEL[6], CELL_W[6].OUT_HALF1_BEL[6];
				input TSTC405DSOCMABUSI0 = CELL_W[14].IMUX_IMUX[11];
				input TSTC405DSOCMABUSI1 = CELL_W[14].IMUX_IMUX[12];
				input TSTC405DSOCMABUSI10 = CELL_W[12].IMUX_IMUX[10];
				input TSTC405DSOCMABUSI11 = CELL_W[12].IMUX_IMUX[11];
				input TSTC405DSOCMABUSI12 = CELL_W[11].IMUX_IMUX[5];
				input TSTC405DSOCMABUSI13 = CELL_W[11].IMUX_IMUX[6];
				input TSTC405DSOCMABUSI14 = CELL_W[11].IMUX_IMUX[7];
				input TSTC405DSOCMABUSI15 = CELL_W[11].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI16 = CELL_E[19].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI17 = CELL_E[19].IMUX_IMUX[9];
				input TSTC405DSOCMABUSI18 = CELL_E[19].IMUX_IMUX[10];
				input TSTC405DSOCMABUSI19 = CELL_E[19].IMUX_IMUX[11];
				input TSTC405DSOCMABUSI2 = CELL_W[14].IMUX_IMUX[13];
				input TSTC405DSOCMABUSI20 = CELL_E[18].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI21 = CELL_E[18].IMUX_IMUX[9];
				input TSTC405DSOCMABUSI22 = CELL_E[18].IMUX_IMUX[10];
				input TSTC405DSOCMABUSI23 = CELL_E[18].IMUX_IMUX[11];
				input TSTC405DSOCMABUSI24 = CELL_E[17].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI25 = CELL_E[17].IMUX_IMUX[9];
				input TSTC405DSOCMABUSI26 = CELL_E[17].IMUX_IMUX[10];
				input TSTC405DSOCMABUSI27 = CELL_E[17].IMUX_IMUX[11];
				input TSTC405DSOCMABUSI28 = CELL_E[15].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI29 = CELL_E[15].IMUX_IMUX[9];
				input TSTC405DSOCMABUSI3 = CELL_W[14].IMUX_IMUX[14];
				input TSTC405DSOCMABUSI4 = CELL_W[13].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI5 = CELL_W[13].IMUX_IMUX[9];
				input TSTC405DSOCMABUSI6 = CELL_W[13].IMUX_IMUX[10];
				input TSTC405DSOCMABUSI7 = CELL_W[13].IMUX_IMUX[11];
				input TSTC405DSOCMABUSI8 = CELL_W[12].IMUX_IMUX[8];
				input TSTC405DSOCMABUSI9 = CELL_W[12].IMUX_IMUX[9];
				output TSTC405DSOCMABUSO0 = CELL_W[23].OUT_HALF0_BEL[0], CELL_W[23].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO1 = CELL_W[23].OUT_HALF0_BEL[1], CELL_W[23].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO10 = CELL_W[21].OUT_HALF0_BEL[2], CELL_W[21].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO11 = CELL_W[21].OUT_HALF0_BEL[3], CELL_W[21].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO12 = CELL_W[20].OUT_HALF0_BEL[0], CELL_W[20].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO13 = CELL_W[20].OUT_HALF0_BEL[1], CELL_W[20].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO14 = CELL_W[20].OUT_HALF0_BEL[2], CELL_W[20].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO15 = CELL_W[20].OUT_HALF0_BEL[3], CELL_W[20].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO16 = CELL_W[19].OUT_HALF0_BEL[0], CELL_W[19].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO17 = CELL_W[19].OUT_HALF0_BEL[1], CELL_W[19].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO18 = CELL_W[19].OUT_HALF0_BEL[2], CELL_W[19].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO19 = CELL_W[19].OUT_HALF0_BEL[3], CELL_W[19].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO2 = CELL_W[23].OUT_HALF0_BEL[2], CELL_W[23].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO20 = CELL_W[18].OUT_HALF0_BEL[0], CELL_W[18].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO21 = CELL_W[18].OUT_HALF0_BEL[1], CELL_W[18].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO22 = CELL_W[18].OUT_HALF0_BEL[2], CELL_W[18].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO23 = CELL_W[18].OUT_HALF0_BEL[3], CELL_W[18].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO24 = CELL_W[17].OUT_HALF0_BEL[0], CELL_W[17].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO25 = CELL_W[17].OUT_HALF0_BEL[1], CELL_W[17].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO26 = CELL_W[17].OUT_HALF0_BEL[2], CELL_W[17].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO27 = CELL_W[17].OUT_HALF0_BEL[3], CELL_W[17].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO28 = CELL_W[16].OUT_HALF0_BEL[0], CELL_W[16].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO29 = CELL_W[16].OUT_HALF0_BEL[1], CELL_W[16].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO3 = CELL_W[23].OUT_HALF0_BEL[3], CELL_W[23].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO4 = CELL_W[22].OUT_HALF0_BEL[0], CELL_W[22].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO5 = CELL_W[22].OUT_HALF0_BEL[1], CELL_W[22].OUT_HALF1_BEL[1];
				output TSTC405DSOCMABUSO6 = CELL_W[22].OUT_HALF0_BEL[2], CELL_W[22].OUT_HALF1_BEL[2];
				output TSTC405DSOCMABUSO7 = CELL_W[22].OUT_HALF0_BEL[3], CELL_W[22].OUT_HALF1_BEL[3];
				output TSTC405DSOCMABUSO8 = CELL_W[21].OUT_HALF0_BEL[0], CELL_W[21].OUT_HALF1_BEL[0];
				output TSTC405DSOCMABUSO9 = CELL_W[21].OUT_HALF0_BEL[1], CELL_W[21].OUT_HALF1_BEL[1];
				input TSTC405DSOCMBYTEENI0 = CELL_E[15].IMUX_IMUX[10];
				input TSTC405DSOCMBYTEENI1 = CELL_E[15].IMUX_IMUX[11];
				input TSTC405DSOCMBYTEENI2 = CELL_E[15].IMUX_IMUX[12];
				input TSTC405DSOCMBYTEENI3 = CELL_E[15].IMUX_IMUX[13];
				output TSTC405DSOCMBYTEENO0 = CELL_W[6].OUT_HALF0_BEL[0], CELL_W[6].OUT_HALF1_BEL[0];
				output TSTC405DSOCMBYTEENO1 = CELL_W[6].OUT_HALF0_BEL[1], CELL_W[6].OUT_HALF1_BEL[1];
				output TSTC405DSOCMBYTEENO2 = CELL_W[6].OUT_HALF0_BEL[2], CELL_W[6].OUT_HALF1_BEL[2];
				output TSTC405DSOCMBYTEENO3 = CELL_W[6].OUT_HALF0_BEL[3], CELL_W[6].OUT_HALF1_BEL[3];
				input TSTC405DSOCMLOADREQI = CELL_E[19].IMUX_IMUX[12];
				output TSTC405DSOCMLOADREQO = CELL_W[6].OUT_HALF0_BEL[7], CELL_W[6].OUT_HALF1_BEL[7];
				input TSTC405DSOCMSTOREREQI = CELL_E[19].IMUX_IMUX[13];
				output TSTC405DSOCMSTOREREQO = CELL_W[16].OUT_HALF0_BEL[6], CELL_W[16].OUT_HALF1_BEL[6];
				input TSTC405DSOCMWAITI = CELL_E[19].IMUX_IMUX[14];
				output TSTC405DSOCMWAITO = CELL_W[16].OUT_HALF0_BEL[7], CELL_W[16].OUT_HALF1_BEL[7];
				input TSTC405DSOCMWRDBUSI0 = CELL_E[23].IMUX_IMUX[12];
				input TSTC405DSOCMWRDBUSI1 = CELL_E[23].IMUX_IMUX[13];
				input TSTC405DSOCMWRDBUSI10 = CELL_E[21].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI11 = CELL_E[21].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI12 = CELL_E[20].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI13 = CELL_E[20].IMUX_IMUX[17];
				input TSTC405DSOCMWRDBUSI14 = CELL_E[20].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI15 = CELL_E[20].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI16 = CELL_E[19].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI17 = CELL_E[19].IMUX_IMUX[17];
				input TSTC405DSOCMWRDBUSI18 = CELL_E[19].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI19 = CELL_E[19].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI2 = CELL_E[23].IMUX_IMUX[14];
				input TSTC405DSOCMWRDBUSI20 = CELL_E[18].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI21 = CELL_E[18].IMUX_IMUX[17];
				input TSTC405DSOCMWRDBUSI22 = CELL_E[18].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI23 = CELL_E[18].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI24 = CELL_E[17].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI25 = CELL_E[17].IMUX_IMUX[17];
				input TSTC405DSOCMWRDBUSI26 = CELL_E[17].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI27 = CELL_E[17].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI28 = CELL_E[15].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI29 = CELL_E[15].IMUX_IMUX[17];
				input TSTC405DSOCMWRDBUSI3 = CELL_E[23].IMUX_IMUX[15];
				input TSTC405DSOCMWRDBUSI30 = CELL_E[15].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI31 = CELL_E[15].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI4 = CELL_E[22].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI5 = CELL_E[22].IMUX_IMUX[17];
				input TSTC405DSOCMWRDBUSI6 = CELL_E[22].IMUX_IMUX[18];
				input TSTC405DSOCMWRDBUSI7 = CELL_E[22].IMUX_IMUX[19];
				input TSTC405DSOCMWRDBUSI8 = CELL_E[21].IMUX_IMUX[16];
				input TSTC405DSOCMWRDBUSI9 = CELL_E[21].IMUX_IMUX[17];
				output TSTC405DSOCMWRDBUSO0 = CELL_W[23].OUT_HALF0_BEL[4], CELL_W[23].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO1 = CELL_W[23].OUT_HALF0_BEL[5], CELL_W[23].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO10 = CELL_W[21].OUT_HALF0_BEL[6], CELL_W[21].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO11 = CELL_W[21].OUT_HALF0_BEL[7], CELL_W[21].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO12 = CELL_W[20].OUT_HALF0_BEL[4], CELL_W[20].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO13 = CELL_W[20].OUT_HALF0_BEL[5], CELL_W[20].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO14 = CELL_W[20].OUT_HALF0_BEL[6], CELL_W[20].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO15 = CELL_W[20].OUT_HALF0_BEL[7], CELL_W[20].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO16 = CELL_W[19].OUT_HALF0_BEL[4], CELL_W[19].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO17 = CELL_W[19].OUT_HALF0_BEL[5], CELL_W[19].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO18 = CELL_W[19].OUT_HALF0_BEL[6], CELL_W[19].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO19 = CELL_W[19].OUT_HALF0_BEL[7], CELL_W[19].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO2 = CELL_W[23].OUT_HALF0_BEL[6], CELL_W[23].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO20 = CELL_W[18].OUT_HALF0_BEL[4], CELL_W[18].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO21 = CELL_W[18].OUT_HALF0_BEL[5], CELL_W[18].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO22 = CELL_W[18].OUT_HALF0_BEL[6], CELL_W[18].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO23 = CELL_W[18].OUT_HALF0_BEL[7], CELL_W[18].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO24 = CELL_W[17].OUT_HALF0_BEL[4], CELL_W[17].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO25 = CELL_W[17].OUT_HALF0_BEL[5], CELL_W[17].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO26 = CELL_W[17].OUT_HALF0_BEL[6], CELL_W[17].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO27 = CELL_W[17].OUT_HALF0_BEL[7], CELL_W[17].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO28 = CELL_W[16].OUT_HALF0_BEL[2], CELL_W[16].OUT_HALF1_BEL[2];
				output TSTC405DSOCMWRDBUSO29 = CELL_W[16].OUT_HALF0_BEL[3], CELL_W[16].OUT_HALF1_BEL[3];
				output TSTC405DSOCMWRDBUSO3 = CELL_W[23].OUT_HALF0_BEL[7], CELL_W[23].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO30 = CELL_W[16].OUT_HALF0_BEL[4], CELL_W[16].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO31 = CELL_W[16].OUT_HALF0_BEL[5], CELL_W[16].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO4 = CELL_W[22].OUT_HALF0_BEL[4], CELL_W[22].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO5 = CELL_W[22].OUT_HALF0_BEL[5], CELL_W[22].OUT_HALF1_BEL[5];
				output TSTC405DSOCMWRDBUSO6 = CELL_W[22].OUT_HALF0_BEL[6], CELL_W[22].OUT_HALF1_BEL[6];
				output TSTC405DSOCMWRDBUSO7 = CELL_W[22].OUT_HALF0_BEL[7], CELL_W[22].OUT_HALF1_BEL[7];
				output TSTC405DSOCMWRDBUSO8 = CELL_W[21].OUT_HALF0_BEL[4], CELL_W[21].OUT_HALF1_BEL[4];
				output TSTC405DSOCMWRDBUSO9 = CELL_W[21].OUT_HALF0_BEL[5], CELL_W[21].OUT_HALF1_BEL[5];
				input TSTC405DSOCMXLTVALIDI = CELL_E[19].IMUX_IMUX[15];
				output TSTC405DSOCMXLTVALIDO = CELL_W[6].OUT_HALF0_BEL[4], CELL_W[6].OUT_HALF1_BEL[4];
				input TSTC405ISOCMABORTI = CELL_E[0].IMUX_IMUX[17];
				output TSTC405ISOCMABORTO = CELL_S[1].OUT_HALF0_BEL[3], CELL_S[1].OUT_HALF1_BEL[3];
				input TSTC405ISOCMABUSI0 = CELL_W[14].IMUX_IMUX[15];
				input TSTC405ISOCMABUSI1 = CELL_W[14].IMUX_IMUX[16];
				input TSTC405ISOCMABUSI10 = CELL_W[12].IMUX_IMUX[14];
				input TSTC405ISOCMABUSI11 = CELL_W[12].IMUX_IMUX[15];
				input TSTC405ISOCMABUSI12 = CELL_W[11].IMUX_IMUX[11];
				input TSTC405ISOCMABUSI13 = CELL_W[11].IMUX_IMUX[12];
				input TSTC405ISOCMABUSI14 = CELL_W[11].IMUX_IMUX[13];
				input TSTC405ISOCMABUSI15 = CELL_W[11].IMUX_IMUX[14];
				input TSTC405ISOCMABUSI16 = CELL_W[10].IMUX_IMUX[16];
				input TSTC405ISOCMABUSI17 = CELL_W[10].IMUX_IMUX[17];
				input TSTC405ISOCMABUSI18 = CELL_W[10].IMUX_IMUX[18];
				input TSTC405ISOCMABUSI19 = CELL_W[10].IMUX_IMUX[19];
				input TSTC405ISOCMABUSI2 = CELL_W[14].IMUX_IMUX[17];
				input TSTC405ISOCMABUSI20 = CELL_W[9].IMUX_IMUX[15];
				input TSTC405ISOCMABUSI21 = CELL_W[9].IMUX_IMUX[16];
				input TSTC405ISOCMABUSI22 = CELL_W[9].IMUX_IMUX[17];
				input TSTC405ISOCMABUSI23 = CELL_W[9].IMUX_IMUX[18];
				input TSTC405ISOCMABUSI24 = CELL_W[9].IMUX_IMUX[19];
				input TSTC405ISOCMABUSI25 = CELL_W[8].IMUX_IMUX[13];
				input TSTC405ISOCMABUSI26 = CELL_W[8].IMUX_IMUX[14];
				input TSTC405ISOCMABUSI27 = CELL_W[8].IMUX_IMUX[15];
				input TSTC405ISOCMABUSI28 = CELL_W[8].IMUX_IMUX[16];
				input TSTC405ISOCMABUSI29 = CELL_W[8].IMUX_IMUX[17];
				input TSTC405ISOCMABUSI3 = CELL_W[14].IMUX_IMUX[18];
				input TSTC405ISOCMABUSI4 = CELL_W[13].IMUX_IMUX[12];
				input TSTC405ISOCMABUSI5 = CELL_W[13].IMUX_IMUX[13];
				input TSTC405ISOCMABUSI6 = CELL_W[13].IMUX_IMUX[14];
				input TSTC405ISOCMABUSI7 = CELL_W[13].IMUX_IMUX[15];
				input TSTC405ISOCMABUSI8 = CELL_W[12].IMUX_IMUX[12];
				input TSTC405ISOCMABUSI9 = CELL_W[12].IMUX_IMUX[13];
				output TSTC405ISOCMABUSO0 = CELL_S[5].OUT_HALF0_BEL[0], CELL_S[5].OUT_HALF1_BEL[0];
				output TSTC405ISOCMABUSO1 = CELL_S[5].OUT_HALF0_BEL[1], CELL_S[5].OUT_HALF1_BEL[1];
				output TSTC405ISOCMABUSO10 = CELL_S[4].OUT_HALF0_BEL[2], CELL_S[4].OUT_HALF1_BEL[2];
				output TSTC405ISOCMABUSO11 = CELL_S[4].OUT_HALF0_BEL[3], CELL_S[4].OUT_HALF1_BEL[3];
				output TSTC405ISOCMABUSO12 = CELL_S[4].OUT_HALF0_BEL[4], CELL_S[4].OUT_HALF1_BEL[4];
				output TSTC405ISOCMABUSO13 = CELL_S[4].OUT_HALF0_BEL[5], CELL_S[4].OUT_HALF1_BEL[5];
				output TSTC405ISOCMABUSO14 = CELL_S[4].OUT_HALF0_BEL[6], CELL_S[4].OUT_HALF1_BEL[6];
				output TSTC405ISOCMABUSO15 = CELL_S[4].OUT_HALF0_BEL[7], CELL_S[4].OUT_HALF1_BEL[7];
				output TSTC405ISOCMABUSO16 = CELL_S[3].OUT_HALF0_BEL[0], CELL_S[3].OUT_HALF1_BEL[0];
				output TSTC405ISOCMABUSO17 = CELL_S[3].OUT_HALF0_BEL[1], CELL_S[3].OUT_HALF1_BEL[1];
				output TSTC405ISOCMABUSO18 = CELL_S[3].OUT_HALF0_BEL[2], CELL_S[3].OUT_HALF1_BEL[2];
				output TSTC405ISOCMABUSO19 = CELL_S[3].OUT_HALF0_BEL[3], CELL_S[3].OUT_HALF1_BEL[3];
				output TSTC405ISOCMABUSO2 = CELL_S[5].OUT_HALF0_BEL[2], CELL_S[5].OUT_HALF1_BEL[2];
				output TSTC405ISOCMABUSO20 = CELL_S[3].OUT_HALF0_BEL[4], CELL_S[3].OUT_HALF1_BEL[4];
				output TSTC405ISOCMABUSO21 = CELL_S[3].OUT_HALF0_BEL[5], CELL_S[3].OUT_HALF1_BEL[5];
				output TSTC405ISOCMABUSO22 = CELL_S[3].OUT_HALF0_BEL[6], CELL_S[3].OUT_HALF1_BEL[6];
				output TSTC405ISOCMABUSO23 = CELL_S[3].OUT_HALF0_BEL[7], CELL_S[3].OUT_HALF1_BEL[7];
				output TSTC405ISOCMABUSO24 = CELL_S[2].OUT_HALF0_BEL[0], CELL_S[2].OUT_HALF1_BEL[0];
				output TSTC405ISOCMABUSO25 = CELL_S[2].OUT_HALF0_BEL[1], CELL_S[2].OUT_HALF1_BEL[1];
				output TSTC405ISOCMABUSO26 = CELL_S[2].OUT_HALF0_BEL[2], CELL_S[2].OUT_HALF1_BEL[2];
				output TSTC405ISOCMABUSO27 = CELL_S[2].OUT_HALF0_BEL[3], CELL_S[2].OUT_HALF1_BEL[3];
				output TSTC405ISOCMABUSO28 = CELL_S[2].OUT_HALF0_BEL[4], CELL_S[2].OUT_HALF1_BEL[4];
				output TSTC405ISOCMABUSO29 = CELL_S[2].OUT_HALF0_BEL[5], CELL_S[2].OUT_HALF1_BEL[5];
				output TSTC405ISOCMABUSO3 = CELL_S[5].OUT_HALF0_BEL[3], CELL_S[5].OUT_HALF1_BEL[3];
				output TSTC405ISOCMABUSO4 = CELL_S[5].OUT_HALF0_BEL[4], CELL_S[5].OUT_HALF1_BEL[4];
				output TSTC405ISOCMABUSO5 = CELL_S[5].OUT_HALF0_BEL[5], CELL_S[5].OUT_HALF1_BEL[5];
				output TSTC405ISOCMABUSO6 = CELL_S[5].OUT_HALF0_BEL[6], CELL_S[5].OUT_HALF1_BEL[6];
				output TSTC405ISOCMABUSO7 = CELL_S[5].OUT_HALF0_BEL[7], CELL_S[5].OUT_HALF1_BEL[7];
				output TSTC405ISOCMABUSO8 = CELL_S[4].OUT_HALF0_BEL[0], CELL_S[4].OUT_HALF1_BEL[0];
				output TSTC405ISOCMABUSO9 = CELL_S[4].OUT_HALF0_BEL[1], CELL_S[4].OUT_HALF1_BEL[1];
				input TSTC405ISOCMICUREADYI = CELL_E[0].IMUX_IMUX[15];
				output TSTC405ISOCMICUREADYO = CELL_S[1].OUT_HALF0_BEL[1], CELL_S[1].OUT_HALF1_BEL[1];
				input TSTC405ISOCMREQPENDINGI = CELL_E[0].IMUX_IMUX[14];
				output TSTC405ISOCMREQPENDINGO = CELL_S[1].OUT_HALF0_BEL[0], CELL_S[1].OUT_HALF1_BEL[0];
				input TSTC405ISOCMXLTVALIDI = CELL_E[0].IMUX_IMUX[16];
				output TSTC405ISOCMXLTVALIDO = CELL_S[1].OUT_HALF0_BEL[2], CELL_S[1].OUT_HALF1_BEL[2];
				input TSTCLKINACTI = CELL_W[10].IMUX_IMUX[12];
				output TSTCLKINACTO = CELL_S[0].OUT_HALF0_BEL[1], CELL_S[0].OUT_HALF1_BEL[1];
				input TSTCPUCLKENI = CELL_W[10].IMUX_IMUX[11];
				output TSTCPUCLKENO = CELL_S[0].OUT_HALF0_BEL[0], CELL_S[0].OUT_HALF1_BEL[0];
				output TSTDCRC405ACKO = CELL_E[15].OUT_HALF0_BEL[3], CELL_E[15].OUT_HALF1_BEL[3];
				output TSTDCRC405DBUSINO0 = CELL_W[20].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO1 = CELL_W[20].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO10 = CELL_W[18].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO11 = CELL_W[18].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO12 = CELL_W[11].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO13 = CELL_W[11].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO14 = CELL_W[11].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO15 = CELL_W[11].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO16 = CELL_W[10].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO17 = CELL_W[10].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO18 = CELL_W[10].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO19 = CELL_W[10].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO2 = CELL_W[20].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO20 = CELL_W[5].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO21 = CELL_W[5].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO22 = CELL_W[5].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO23 = CELL_W[5].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO24 = CELL_W[3].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO25 = CELL_W[3].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO26 = CELL_W[3].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO27 = CELL_W[3].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO28 = CELL_W[2].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO29 = CELL_W[2].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO3 = CELL_W[20].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO30 = CELL_W[2].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO31 = CELL_W[2].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO4 = CELL_W[19].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO5 = CELL_W[19].OUT_SEC_TMIN[1];
				output TSTDCRC405DBUSINO6 = CELL_W[19].OUT_SEC_TMIN[2];
				output TSTDCRC405DBUSINO7 = CELL_W[19].OUT_SEC_TMIN[3];
				output TSTDCRC405DBUSINO8 = CELL_W[18].OUT_SEC_TMIN[0];
				output TSTDCRC405DBUSINO9 = CELL_W[18].OUT_SEC_TMIN[1];
				input TSTDSOCMC405COMPLETEI = CELL_N[2].IMUX_IMUX[10];
				output TSTDSOCMC405COMPLETEO = CELL_E[15].OUT_HALF0_BEL[0], CELL_E[15].OUT_HALF1_BEL[0];
				input TSTDSOCMC405DISOPERANDFWDI = CELL_N[2].IMUX_IMUX[11];
				output TSTDSOCMC405DISOPERANDFWDO = CELL_E[15].OUT_HALF0_BEL[1], CELL_E[15].OUT_HALF1_BEL[1];
				input TSTDSOCMC405HOLDI = CELL_N[3].IMUX_IMUX[13];
				output TSTDSOCMC405HOLDO = CELL_E[15].OUT_HALF0_BEL[2], CELL_E[15].OUT_HALF1_BEL[2];
				input TSTDSOCMC405RDDBUSI0 = CELL_N[6].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI1 = CELL_N[6].IMUX_IMUX[17];
				input TSTDSOCMC405RDDBUSI10 = CELL_N[4].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI11 = CELL_N[4].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI12 = CELL_N[3].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI13 = CELL_N[3].IMUX_IMUX[17];
				input TSTDSOCMC405RDDBUSI14 = CELL_N[3].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI15 = CELL_N[3].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI16 = CELL_N[2].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI17 = CELL_N[2].IMUX_IMUX[17];
				input TSTDSOCMC405RDDBUSI18 = CELL_N[2].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI19 = CELL_N[2].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI2 = CELL_N[6].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI20 = CELL_N[1].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI21 = CELL_N[1].IMUX_IMUX[17];
				input TSTDSOCMC405RDDBUSI22 = CELL_N[1].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI23 = CELL_N[1].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI24 = CELL_N[0].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI25 = CELL_N[0].IMUX_IMUX[17];
				input TSTDSOCMC405RDDBUSI26 = CELL_N[0].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI27 = CELL_N[0].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI28 = CELL_N[0].IMUX_IMUX[12];
				input TSTDSOCMC405RDDBUSI29 = CELL_N[0].IMUX_IMUX[13];
				input TSTDSOCMC405RDDBUSI3 = CELL_N[6].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI30 = CELL_N[0].IMUX_IMUX[14];
				input TSTDSOCMC405RDDBUSI31 = CELL_N[0].IMUX_IMUX[15];
				input TSTDSOCMC405RDDBUSI4 = CELL_N[5].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI5 = CELL_N[5].IMUX_IMUX[17];
				input TSTDSOCMC405RDDBUSI6 = CELL_N[5].IMUX_IMUX[18];
				input TSTDSOCMC405RDDBUSI7 = CELL_N[5].IMUX_IMUX[19];
				input TSTDSOCMC405RDDBUSI8 = CELL_N[4].IMUX_IMUX[16];
				input TSTDSOCMC405RDDBUSI9 = CELL_N[4].IMUX_IMUX[17];
				output TSTDSOCMC405RDDBUSO0 = CELL_W[15].OUT_HALF0_BEL[4], CELL_W[15].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO1 = CELL_W[15].OUT_HALF0_BEL[5], CELL_W[15].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO10 = CELL_W[13].OUT_HALF0_BEL[6], CELL_W[13].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO11 = CELL_W[13].OUT_HALF0_BEL[7], CELL_W[13].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO12 = CELL_W[12].OUT_HALF0_BEL[4], CELL_W[12].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO13 = CELL_W[12].OUT_HALF0_BEL[5], CELL_W[12].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO14 = CELL_W[12].OUT_HALF0_BEL[6], CELL_W[12].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO15 = CELL_W[12].OUT_HALF0_BEL[7], CELL_W[12].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO16 = CELL_W[11].OUT_HALF0_BEL[4], CELL_W[11].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO17 = CELL_W[11].OUT_HALF0_BEL[5], CELL_W[11].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO18 = CELL_W[11].OUT_HALF0_BEL[6], CELL_W[11].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO19 = CELL_W[11].OUT_HALF0_BEL[7], CELL_W[11].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO2 = CELL_W[15].OUT_HALF0_BEL[6], CELL_W[15].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO20 = CELL_W[10].OUT_HALF0_BEL[4], CELL_W[10].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO21 = CELL_W[10].OUT_HALF0_BEL[5], CELL_W[10].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO22 = CELL_W[10].OUT_HALF0_BEL[6], CELL_W[10].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO23 = CELL_W[10].OUT_HALF0_BEL[7], CELL_W[10].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO24 = CELL_W[9].OUT_HALF0_BEL[4], CELL_W[9].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO25 = CELL_W[9].OUT_HALF0_BEL[5], CELL_W[9].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO26 = CELL_W[9].OUT_HALF0_BEL[6], CELL_W[9].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO27 = CELL_W[9].OUT_HALF0_BEL[7], CELL_W[9].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO28 = CELL_W[8].OUT_HALF0_BEL[4], CELL_W[8].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO29 = CELL_W[8].OUT_HALF0_BEL[5], CELL_W[8].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO3 = CELL_W[15].OUT_HALF0_BEL[7], CELL_W[15].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO30 = CELL_W[8].OUT_HALF0_BEL[6], CELL_W[8].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO31 = CELL_W[8].OUT_HALF0_BEL[7], CELL_W[8].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO4 = CELL_W[14].OUT_HALF0_BEL[4], CELL_W[14].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO5 = CELL_W[14].OUT_HALF0_BEL[5], CELL_W[14].OUT_HALF1_BEL[5];
				output TSTDSOCMC405RDDBUSO6 = CELL_W[14].OUT_HALF0_BEL[6], CELL_W[14].OUT_HALF1_BEL[6];
				output TSTDSOCMC405RDDBUSO7 = CELL_W[14].OUT_HALF0_BEL[7], CELL_W[14].OUT_HALF1_BEL[7];
				output TSTDSOCMC405RDDBUSO8 = CELL_W[13].OUT_HALF0_BEL[4], CELL_W[13].OUT_HALF1_BEL[4];
				output TSTDSOCMC405RDDBUSO9 = CELL_W[13].OUT_HALF0_BEL[5], CELL_W[13].OUT_HALF1_BEL[5];
				input TSTISOCMC405HOLDI = CELL_S[5].IMUX_IMUX[14];
				output TSTISOCMC405HOLDO = CELL_S[0].OUT_HALF0_BEL[6], CELL_S[0].OUT_HALF1_BEL[6];
				input TSTISOCMC405RDDVALIDI0 = CELL_S[4].IMUX_IMUX[16];
				input TSTISOCMC405RDDVALIDI1 = CELL_S[4].IMUX_IMUX[17];
				output TSTISOCMC405RDDVALIDO0 = CELL_S[0].OUT_HALF0_BEL[4], CELL_S[0].OUT_HALF1_BEL[4];
				output TSTISOCMC405RDDVALIDO1 = CELL_S[0].OUT_HALF0_BEL[5], CELL_S[0].OUT_HALF1_BEL[5];
				input TSTISOCMC405READDATAOUTI0 = CELL_W[7].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI1 = CELL_W[7].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI10 = CELL_W[5].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI11 = CELL_W[5].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI12 = CELL_W[4].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI13 = CELL_W[4].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI14 = CELL_W[4].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI15 = CELL_W[4].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI16 = CELL_W[3].IMUX_IMUX[15];
				input TSTISOCMC405READDATAOUTI17 = CELL_W[3].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI18 = CELL_W[3].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI19 = CELL_W[3].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI2 = CELL_W[7].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI20 = CELL_W[2].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI21 = CELL_W[2].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI22 = CELL_W[2].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI23 = CELL_W[2].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI24 = CELL_W[1].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI25 = CELL_W[1].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI26 = CELL_W[1].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI27 = CELL_W[1].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI28 = CELL_W[0].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI29 = CELL_W[0].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI3 = CELL_W[7].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI30 = CELL_W[0].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI31 = CELL_W[0].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI32 = CELL_S[6].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI33 = CELL_S[6].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI34 = CELL_S[6].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI35 = CELL_S[6].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI36 = CELL_S[5].IMUX_IMUX[15];
				input TSTISOCMC405READDATAOUTI37 = CELL_S[5].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI38 = CELL_S[5].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI39 = CELL_S[5].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI4 = CELL_W[6].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI40 = CELL_S[4].IMUX_IMUX[12];
				input TSTISOCMC405READDATAOUTI41 = CELL_S[4].IMUX_IMUX[13];
				input TSTISOCMC405READDATAOUTI42 = CELL_S[4].IMUX_IMUX[14];
				input TSTISOCMC405READDATAOUTI43 = CELL_S[4].IMUX_IMUX[15];
				input TSTISOCMC405READDATAOUTI44 = CELL_S[3].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI45 = CELL_S[3].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI46 = CELL_S[3].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI47 = CELL_S[3].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI48 = CELL_S[2].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI49 = CELL_S[2].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI5 = CELL_W[6].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI50 = CELL_S[2].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI51 = CELL_S[2].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI52 = CELL_S[1].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI53 = CELL_S[1].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI54 = CELL_S[1].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI55 = CELL_S[1].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI56 = CELL_S[0].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI57 = CELL_S[0].IMUX_IMUX[17];
				input TSTISOCMC405READDATAOUTI58 = CELL_S[0].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI59 = CELL_S[0].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI6 = CELL_W[6].IMUX_IMUX[18];
				input TSTISOCMC405READDATAOUTI60 = CELL_S[0].IMUX_IMUX[12];
				input TSTISOCMC405READDATAOUTI61 = CELL_S[0].IMUX_IMUX[13];
				input TSTISOCMC405READDATAOUTI62 = CELL_S[0].IMUX_IMUX[14];
				input TSTISOCMC405READDATAOUTI63 = CELL_S[0].IMUX_IMUX[15];
				input TSTISOCMC405READDATAOUTI7 = CELL_W[6].IMUX_IMUX[19];
				input TSTISOCMC405READDATAOUTI8 = CELL_W[5].IMUX_IMUX[16];
				input TSTISOCMC405READDATAOUTI9 = CELL_W[5].IMUX_IMUX[17];
				output TSTISOCMC405READDATAOUTO0 = CELL_E[3].OUT_HALF0_BEL[0], CELL_E[3].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO1 = CELL_E[3].OUT_HALF0_BEL[1], CELL_E[3].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO10 = CELL_E[2].OUT_HALF0_BEL[2], CELL_E[2].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO11 = CELL_E[2].OUT_HALF0_BEL[3], CELL_E[2].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO12 = CELL_E[2].OUT_HALF0_BEL[4], CELL_E[2].OUT_HALF1_BEL[4];
				output TSTISOCMC405READDATAOUTO13 = CELL_E[2].OUT_HALF0_BEL[5], CELL_E[2].OUT_HALF1_BEL[5];
				output TSTISOCMC405READDATAOUTO14 = CELL_E[2].OUT_HALF0_BEL[6], CELL_E[2].OUT_HALF1_BEL[6];
				output TSTISOCMC405READDATAOUTO15 = CELL_E[2].OUT_HALF0_BEL[7], CELL_E[2].OUT_HALF1_BEL[7];
				output TSTISOCMC405READDATAOUTO16 = CELL_E[1].OUT_HALF0_BEL[0], CELL_E[1].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO17 = CELL_E[1].OUT_HALF0_BEL[1], CELL_E[1].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO18 = CELL_E[1].OUT_HALF0_BEL[2], CELL_E[1].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO19 = CELL_E[1].OUT_HALF0_BEL[3], CELL_E[1].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO2 = CELL_E[3].OUT_HALF0_BEL[2], CELL_E[3].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO20 = CELL_E[1].OUT_HALF0_BEL[4], CELL_E[1].OUT_HALF1_BEL[4];
				output TSTISOCMC405READDATAOUTO21 = CELL_E[1].OUT_HALF0_BEL[5], CELL_E[1].OUT_HALF1_BEL[5];
				output TSTISOCMC405READDATAOUTO22 = CELL_E[1].OUT_HALF0_BEL[6], CELL_E[1].OUT_HALF1_BEL[6];
				output TSTISOCMC405READDATAOUTO23 = CELL_E[1].OUT_HALF0_BEL[7], CELL_E[1].OUT_HALF1_BEL[7];
				output TSTISOCMC405READDATAOUTO24 = CELL_E[0].OUT_HALF0_BEL[0], CELL_E[0].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO25 = CELL_E[0].OUT_HALF0_BEL[1], CELL_E[0].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO26 = CELL_E[0].OUT_HALF0_BEL[2], CELL_E[0].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO27 = CELL_E[0].OUT_HALF0_BEL[3], CELL_E[0].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO28 = CELL_E[0].OUT_HALF0_BEL[4], CELL_E[0].OUT_HALF1_BEL[4];
				output TSTISOCMC405READDATAOUTO29 = CELL_E[0].OUT_HALF0_BEL[5], CELL_E[0].OUT_HALF1_BEL[5];
				output TSTISOCMC405READDATAOUTO3 = CELL_E[3].OUT_HALF0_BEL[3], CELL_E[3].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO30 = CELL_E[0].OUT_HALF0_BEL[6], CELL_E[0].OUT_HALF1_BEL[6];
				output TSTISOCMC405READDATAOUTO31 = CELL_E[0].OUT_HALF0_BEL[7], CELL_E[0].OUT_HALF1_BEL[7];
				output TSTISOCMC405READDATAOUTO32 = CELL_W[15].OUT_HALF0_BEL[0], CELL_W[15].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO33 = CELL_W[15].OUT_HALF0_BEL[1], CELL_W[15].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO34 = CELL_W[15].OUT_HALF0_BEL[2], CELL_W[15].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO35 = CELL_W[15].OUT_HALF0_BEL[3], CELL_W[15].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO36 = CELL_W[14].OUT_HALF0_BEL[0], CELL_W[14].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO37 = CELL_W[14].OUT_HALF0_BEL[1], CELL_W[14].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO38 = CELL_W[14].OUT_HALF0_BEL[2], CELL_W[14].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO39 = CELL_W[14].OUT_HALF0_BEL[3], CELL_W[14].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO4 = CELL_E[3].OUT_HALF0_BEL[4], CELL_E[3].OUT_HALF1_BEL[4];
				output TSTISOCMC405READDATAOUTO40 = CELL_W[13].OUT_HALF0_BEL[0], CELL_W[13].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO41 = CELL_W[13].OUT_HALF0_BEL[1], CELL_W[13].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO42 = CELL_W[13].OUT_HALF0_BEL[2], CELL_W[13].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO43 = CELL_W[13].OUT_HALF0_BEL[3], CELL_W[13].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO44 = CELL_W[12].OUT_HALF0_BEL[0], CELL_W[12].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO45 = CELL_W[12].OUT_HALF0_BEL[1], CELL_W[12].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO46 = CELL_W[12].OUT_HALF0_BEL[2], CELL_W[12].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO47 = CELL_W[12].OUT_HALF0_BEL[3], CELL_W[12].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO48 = CELL_W[11].OUT_HALF0_BEL[0], CELL_W[11].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO49 = CELL_W[11].OUT_HALF0_BEL[1], CELL_W[11].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO5 = CELL_E[3].OUT_HALF0_BEL[5], CELL_E[3].OUT_HALF1_BEL[5];
				output TSTISOCMC405READDATAOUTO50 = CELL_W[11].OUT_HALF0_BEL[2], CELL_W[11].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO51 = CELL_W[11].OUT_HALF0_BEL[3], CELL_W[11].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO52 = CELL_W[10].OUT_HALF0_BEL[0], CELL_W[10].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO53 = CELL_W[10].OUT_HALF0_BEL[1], CELL_W[10].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO54 = CELL_W[10].OUT_HALF0_BEL[2], CELL_W[10].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO55 = CELL_W[10].OUT_HALF0_BEL[3], CELL_W[10].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO56 = CELL_W[9].OUT_HALF0_BEL[0], CELL_W[9].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO57 = CELL_W[9].OUT_HALF0_BEL[1], CELL_W[9].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO58 = CELL_W[9].OUT_HALF0_BEL[2], CELL_W[9].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO59 = CELL_W[9].OUT_HALF0_BEL[3], CELL_W[9].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO6 = CELL_E[3].OUT_HALF0_BEL[6], CELL_E[3].OUT_HALF1_BEL[6];
				output TSTISOCMC405READDATAOUTO60 = CELL_W[8].OUT_HALF0_BEL[0], CELL_W[8].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO61 = CELL_W[8].OUT_HALF0_BEL[1], CELL_W[8].OUT_HALF1_BEL[1];
				output TSTISOCMC405READDATAOUTO62 = CELL_W[8].OUT_HALF0_BEL[2], CELL_W[8].OUT_HALF1_BEL[2];
				output TSTISOCMC405READDATAOUTO63 = CELL_W[8].OUT_HALF0_BEL[3], CELL_W[8].OUT_HALF1_BEL[3];
				output TSTISOCMC405READDATAOUTO7 = CELL_E[3].OUT_HALF0_BEL[7], CELL_E[3].OUT_HALF1_BEL[7];
				output TSTISOCMC405READDATAOUTO8 = CELL_E[2].OUT_HALF0_BEL[0], CELL_E[2].OUT_HALF1_BEL[0];
				output TSTISOCMC405READDATAOUTO9 = CELL_E[2].OUT_HALF0_BEL[1], CELL_E[2].OUT_HALF1_BEL[1];
				input TSTJTAGENI = CELL_W[10].IMUX_IMUX[14];
				output TSTJTAGENO = CELL_S[0].OUT_HALF0_BEL[3], CELL_S[0].OUT_HALF1_BEL[3];
				output TSTPLBSAMPLECYCLEO = CELL_W[21].OUT_SEC_TMIN[4];
				input TSTRESETCHIPI = CELL_W[11].IMUX_IMUX[9];
				output TSTRESETCHIPO = CELL_E[15].OUT_HALF0_BEL[5], CELL_E[15].OUT_HALF1_BEL[5];
				input TSTRESETCOREI = CELL_W[10].IMUX_IMUX[15];
				output TSTRESETCOREO = CELL_E[15].OUT_HALF0_BEL[4], CELL_E[15].OUT_HALF1_BEL[4];
				input TSTRESETSYSI = CELL_W[11].IMUX_IMUX[10];
				output TSTRESETSYSO = CELL_E[15].OUT_HALF0_BEL[6], CELL_E[15].OUT_HALF1_BEL[6];
				input TSTSEPPCEMACI = CELL_S[6].IMUX_SR_OPTINV[3];
				input TSTSIGASKETI0 = CELL_W[20].IMUX_IMUX[13];
				input TSTSIGASKETI1 = CELL_W[20].IMUX_IMUX[14];
				output TSTSOGASKETO0 = CELL_E[13].OUT_HALF0_BEL[3], CELL_E[13].OUT_HALF1_BEL[3];
				output TSTSOGASKETO1 = CELL_E[13].OUT_HALF0_BEL[4], CELL_E[13].OUT_HALF1_BEL[4];
				input TSTTIMERENI = CELL_W[10].IMUX_IMUX[13];
				output TSTTIMERENO = CELL_S[0].OUT_HALF0_BEL[2], CELL_S[0].OUT_HALF1_BEL[2];
				input TSTTRSTNEGI = CELL_W[22].IMUX_IMUX[16];
				output TSTTRSTNEGO = CELL_E[15].OUT_HALF0_BEL[7], CELL_E[15].OUT_HALF1_BEL[7];
				input TSTUSECPMCLKSELI = CELL_W[7].IMUX_CE_OPTINV[3];
			}

			bel EMAC {
				input CLIENTEMAC0DCMLOCKED = CELL_W[10].IMUX_IMUX[4];
				input CLIENTEMAC0PAUSEREQ = CELL_W[1].IMUX_IMUX[11];
				input CLIENTEMAC0PAUSEVAL0 = CELL_W[4].IMUX_IMUX[8];
				input CLIENTEMAC0PAUSEVAL1 = CELL_W[4].IMUX_IMUX[9];
				input CLIENTEMAC0PAUSEVAL10 = CELL_W[8].IMUX_IMUX[6];
				input CLIENTEMAC0PAUSEVAL11 = CELL_W[8].IMUX_IMUX[7];
				input CLIENTEMAC0PAUSEVAL12 = CELL_W[7].IMUX_IMUX[12];
				input CLIENTEMAC0PAUSEVAL13 = CELL_W[7].IMUX_IMUX[13];
				input CLIENTEMAC0PAUSEVAL14 = CELL_W[7].IMUX_IMUX[14];
				input CLIENTEMAC0PAUSEVAL15 = CELL_W[7].IMUX_IMUX[15];
				input CLIENTEMAC0PAUSEVAL2 = CELL_W[4].IMUX_IMUX[10];
				input CLIENTEMAC0PAUSEVAL3 = CELL_W[4].IMUX_IMUX[11];
				input CLIENTEMAC0PAUSEVAL4 = CELL_W[5].IMUX_IMUX[8];
				input CLIENTEMAC0PAUSEVAL5 = CELL_W[5].IMUX_IMUX[9];
				input CLIENTEMAC0PAUSEVAL6 = CELL_W[5].IMUX_IMUX[10];
				input CLIENTEMAC0PAUSEVAL7 = CELL_W[5].IMUX_IMUX[11];
				input CLIENTEMAC0PAUSEVAL8 = CELL_W[8].IMUX_IMUX[4];
				input CLIENTEMAC0PAUSEVAL9 = CELL_W[8].IMUX_IMUX[5];
				input CLIENTEMAC0RXCLIENTCLKIN = CELL_W[10].IMUX_CLK_OPTINV[0];
				input CLIENTEMAC0TXCLIENTCLKIN = CELL_W[12].IMUX_CLK_OPTINV[0];
				input CLIENTEMAC0TXD0 = CELL_W[2].IMUX_IMUX[8];
				input CLIENTEMAC0TXD1 = CELL_W[2].IMUX_IMUX[9];
				input CLIENTEMAC0TXD10 = CELL_W[4].IMUX_IMUX[2];
				input CLIENTEMAC0TXD11 = CELL_W[4].IMUX_IMUX[3];
				input CLIENTEMAC0TXD12 = CELL_W[5].IMUX_IMUX[0];
				input CLIENTEMAC0TXD13 = CELL_W[5].IMUX_IMUX[1];
				input CLIENTEMAC0TXD14 = CELL_W[5].IMUX_IMUX[2];
				input CLIENTEMAC0TXD15 = CELL_W[5].IMUX_IMUX[3];
				input CLIENTEMAC0TXD2 = CELL_W[2].IMUX_IMUX[10];
				input CLIENTEMAC0TXD3 = CELL_W[2].IMUX_IMUX[11];
				input CLIENTEMAC0TXD4 = CELL_W[3].IMUX_IMUX[5];
				input CLIENTEMAC0TXD5 = CELL_W[3].IMUX_IMUX[6];
				input CLIENTEMAC0TXD6 = CELL_W[3].IMUX_IMUX[7];
				input CLIENTEMAC0TXD7 = CELL_W[3].IMUX_IMUX[8];
				input CLIENTEMAC0TXD8 = CELL_W[4].IMUX_IMUX[0];
				input CLIENTEMAC0TXD9 = CELL_W[4].IMUX_IMUX[1];
				input CLIENTEMAC0TXDVLD = CELL_W[1].IMUX_IMUX[12];
				input CLIENTEMAC0TXDVLDMSW = CELL_W[1].IMUX_IMUX[13];
				input CLIENTEMAC0TXFIRSTBYTE = CELL_W[3].IMUX_IMUX[0];
				input CLIENTEMAC0TXGMIIMIICLKIN = CELL_W[11].IMUX_CLK_OPTINV[0];
				input CLIENTEMAC0TXIFGDELAY0 = CELL_W[4].IMUX_IMUX[4];
				input CLIENTEMAC0TXIFGDELAY1 = CELL_W[4].IMUX_IMUX[5];
				input CLIENTEMAC0TXIFGDELAY2 = CELL_W[4].IMUX_IMUX[6];
				input CLIENTEMAC0TXIFGDELAY3 = CELL_W[4].IMUX_IMUX[7];
				input CLIENTEMAC0TXIFGDELAY4 = CELL_W[5].IMUX_IMUX[4];
				input CLIENTEMAC0TXIFGDELAY5 = CELL_W[5].IMUX_IMUX[5];
				input CLIENTEMAC0TXIFGDELAY6 = CELL_W[5].IMUX_IMUX[6];
				input CLIENTEMAC0TXIFGDELAY7 = CELL_W[5].IMUX_IMUX[7];
				input CLIENTEMAC0TXUNDERRUN = CELL_W[1].IMUX_IMUX[10];
				input CLIENTEMAC1DCMLOCKED = CELL_W[18].IMUX_IMUX[12];
				input CLIENTEMAC1PAUSEREQ = CELL_W[22].IMUX_IMUX[11];
				input CLIENTEMAC1PAUSEVAL0 = CELL_W[19].IMUX_IMUX[8];
				input CLIENTEMAC1PAUSEVAL1 = CELL_W[19].IMUX_IMUX[9];
				input CLIENTEMAC1PAUSEVAL10 = CELL_W[17].IMUX_IMUX[13];
				input CLIENTEMAC1PAUSEVAL11 = CELL_W[17].IMUX_IMUX[14];
				input CLIENTEMAC1PAUSEVAL12 = CELL_W[16].IMUX_IMUX[12];
				input CLIENTEMAC1PAUSEVAL13 = CELL_W[16].IMUX_IMUX[13];
				input CLIENTEMAC1PAUSEVAL14 = CELL_W[16].IMUX_IMUX[14];
				input CLIENTEMAC1PAUSEVAL15 = CELL_W[16].IMUX_IMUX[15];
				input CLIENTEMAC1PAUSEVAL2 = CELL_W[19].IMUX_IMUX[10];
				input CLIENTEMAC1PAUSEVAL3 = CELL_W[19].IMUX_IMUX[11];
				input CLIENTEMAC1PAUSEVAL4 = CELL_W[18].IMUX_IMUX[8];
				input CLIENTEMAC1PAUSEVAL5 = CELL_W[18].IMUX_IMUX[9];
				input CLIENTEMAC1PAUSEVAL6 = CELL_W[18].IMUX_IMUX[10];
				input CLIENTEMAC1PAUSEVAL7 = CELL_W[18].IMUX_IMUX[11];
				input CLIENTEMAC1PAUSEVAL8 = CELL_W[17].IMUX_IMUX[11];
				input CLIENTEMAC1PAUSEVAL9 = CELL_W[17].IMUX_IMUX[12];
				input CLIENTEMAC1RXCLIENTCLKIN = CELL_W[20].IMUX_CLK_OPTINV[0];
				input CLIENTEMAC1TXCLIENTCLKIN = CELL_W[22].IMUX_CLK_OPTINV[0];
				input CLIENTEMAC1TXD0 = CELL_W[21].IMUX_IMUX[8];
				input CLIENTEMAC1TXD1 = CELL_W[21].IMUX_IMUX[9];
				input CLIENTEMAC1TXD10 = CELL_W[19].IMUX_IMUX[2];
				input CLIENTEMAC1TXD11 = CELL_W[19].IMUX_IMUX[3];
				input CLIENTEMAC1TXD12 = CELL_W[18].IMUX_IMUX[0];
				input CLIENTEMAC1TXD13 = CELL_W[18].IMUX_IMUX[1];
				input CLIENTEMAC1TXD14 = CELL_W[18].IMUX_IMUX[2];
				input CLIENTEMAC1TXD15 = CELL_W[18].IMUX_IMUX[3];
				input CLIENTEMAC1TXD2 = CELL_W[21].IMUX_IMUX[10];
				input CLIENTEMAC1TXD3 = CELL_W[21].IMUX_IMUX[11];
				input CLIENTEMAC1TXD4 = CELL_W[20].IMUX_IMUX[5];
				input CLIENTEMAC1TXD5 = CELL_W[20].IMUX_IMUX[6];
				input CLIENTEMAC1TXD6 = CELL_W[20].IMUX_IMUX[7];
				input CLIENTEMAC1TXD7 = CELL_W[20].IMUX_IMUX[8];
				input CLIENTEMAC1TXD8 = CELL_W[19].IMUX_IMUX[0];
				input CLIENTEMAC1TXD9 = CELL_W[19].IMUX_IMUX[1];
				input CLIENTEMAC1TXDVLD = CELL_W[22].IMUX_IMUX[12];
				input CLIENTEMAC1TXDVLDMSW = CELL_W[22].IMUX_IMUX[13];
				input CLIENTEMAC1TXFIRSTBYTE = CELL_W[20].IMUX_IMUX[0];
				input CLIENTEMAC1TXGMIIMIICLKIN = CELL_W[21].IMUX_CLK_OPTINV[0];
				input CLIENTEMAC1TXIFGDELAY0 = CELL_W[19].IMUX_IMUX[4];
				input CLIENTEMAC1TXIFGDELAY1 = CELL_W[19].IMUX_IMUX[5];
				input CLIENTEMAC1TXIFGDELAY2 = CELL_W[19].IMUX_IMUX[6];
				input CLIENTEMAC1TXIFGDELAY3 = CELL_W[19].IMUX_IMUX[7];
				input CLIENTEMAC1TXIFGDELAY4 = CELL_W[18].IMUX_IMUX[4];
				input CLIENTEMAC1TXIFGDELAY5 = CELL_W[18].IMUX_IMUX[5];
				input CLIENTEMAC1TXIFGDELAY6 = CELL_W[18].IMUX_IMUX[6];
				input CLIENTEMAC1TXIFGDELAY7 = CELL_W[18].IMUX_IMUX[7];
				input CLIENTEMAC1TXUNDERRUN = CELL_W[22].IMUX_IMUX[10];
				input DCREMACENABLE = CELL_W[17].IMUX_IMUX[15];
				output DCRHOSTDONEIR = CELL_W[23].OUT_BEST_TMIN[7];
				output EMAC0CLIENTANINTERRUPT = CELL_W[8].OUT_SEC_TMIN[4];
				output EMAC0CLIENTRXBADFRAME = CELL_W[3].OUT_BEST_TMIN[7];
				output EMAC0CLIENTRXCLIENTCLKOUT = CELL_W[3].OUT_BEST_TMIN[4];
				output EMAC0CLIENTRXD0 = CELL_W[4].OUT_BEST_TMIN[0];
				output EMAC0CLIENTRXD1 = CELL_W[4].OUT_BEST_TMIN[1];
				output EMAC0CLIENTRXD10 = CELL_W[6].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXD11 = CELL_W[6].OUT_BEST_TMIN[6];
				output EMAC0CLIENTRXD12 = CELL_W[7].OUT_BEST_TMIN[4];
				output EMAC0CLIENTRXD13 = CELL_W[7].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXD14 = CELL_W[7].OUT_BEST_TMIN[6];
				output EMAC0CLIENTRXD15 = CELL_W[7].OUT_BEST_TMIN[7];
				output EMAC0CLIENTRXD2 = CELL_W[4].OUT_BEST_TMIN[2];
				output EMAC0CLIENTRXD3 = CELL_W[4].OUT_BEST_TMIN[3];
				output EMAC0CLIENTRXD4 = CELL_W[5].OUT_BEST_TMIN[4];
				output EMAC0CLIENTRXD5 = CELL_W[5].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXD6 = CELL_W[5].OUT_BEST_TMIN[6];
				output EMAC0CLIENTRXD7 = CELL_W[5].OUT_BEST_TMIN[7];
				output EMAC0CLIENTRXD8 = CELL_W[6].OUT_BEST_TMIN[3];
				output EMAC0CLIENTRXD9 = CELL_W[6].OUT_BEST_TMIN[4];
				output EMAC0CLIENTRXDVLD = CELL_W[1].OUT_BEST_TMIN[6];
				output EMAC0CLIENTRXDVLDMSW = CELL_W[1].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXDVREG6 = CELL_W[5].OUT_SEC_TMIN[4];
				output EMAC0CLIENTRXFRAMEDROP = CELL_W[3].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXGOODFRAME = CELL_W[3].OUT_BEST_TMIN[6];
				output EMAC0CLIENTRXSTATS0 = CELL_W[1].OUT_SEC_TMIN[0];
				output EMAC0CLIENTRXSTATS1 = CELL_W[1].OUT_SEC_TMIN[1];
				output EMAC0CLIENTRXSTATS2 = CELL_W[1].OUT_SEC_TMIN[2];
				output EMAC0CLIENTRXSTATS3 = CELL_W[2].OUT_BEST_TMIN[1];
				output EMAC0CLIENTRXSTATS4 = CELL_W[4].OUT_BEST_TMIN[6];
				output EMAC0CLIENTRXSTATS5 = CELL_W[4].OUT_BEST_TMIN[7];
				output EMAC0CLIENTRXSTATS6 = CELL_W[4].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXSTATSBYTEVLD = CELL_W[2].OUT_BEST_TMIN[5];
				output EMAC0CLIENTRXSTATSVLD = CELL_W[1].OUT_BEST_TMIN[7];
				output EMAC0CLIENTTXACK = CELL_W[2].OUT_BEST_TMIN[2];
				output EMAC0CLIENTTXCLIENTCLKOUT = CELL_W[2].OUT_BEST_TMIN[0];
				output EMAC0CLIENTTXCOLLISION = CELL_W[2].OUT_BEST_TMIN[3];
				output EMAC0CLIENTTXGMIIMIICLKOUT = CELL_W[3].OUT_BEST_TMIN[2];
				output EMAC0CLIENTTXRETRANSMIT = CELL_W[2].OUT_BEST_TMIN[4];
				output EMAC0CLIENTTXSTATS = CELL_W[4].OUT_BEST_TMIN[4];
				output EMAC0CLIENTTXSTATSBYTEVLD = CELL_W[0].OUT_SEC_TMIN[0];
				output EMAC0CLIENTTXSTATSVLD = CELL_W[0].OUT_BEST_TMIN[7];
				output EMAC0PHYENCOMMAALIGN = CELL_W[9].OUT_SEC_TMIN[4];
				output EMAC0PHYLOOPBACKMSB = CELL_W[3].OUT_BEST_TMIN[3];
				output EMAC0PHYMCLKOUT = CELL_W[5].OUT_BEST_TMIN[1];
				output EMAC0PHYMDOUT = CELL_W[5].OUT_BEST_TMIN[3];
				output EMAC0PHYMDTRI = CELL_W[5].OUT_BEST_TMIN[2];
				output EMAC0PHYMGTRXRESET = CELL_W[0].OUT_SEC_TMIN[4];
				output EMAC0PHYMGTTXRESET = CELL_W[1].OUT_SEC_TMIN[3];
				output EMAC0PHYPOWERDOWN = CELL_W[10].OUT_SEC_TMIN[4];
				output EMAC0PHYSYNCACQSTATUS = CELL_W[5].OUT_BEST_TMIN[0];
				output EMAC0PHYTXCHARDISPMODE = CELL_W[3].OUT_BEST_TMIN[0];
				output EMAC0PHYTXCHARDISPVAL = CELL_W[3].OUT_BEST_TMIN[1];
				output EMAC0PHYTXCHARISK = CELL_W[1].OUT_BEST_TMIN[4];
				output EMAC0PHYTXCLK = CELL_W[0].OUT_BEST_TMIN[4];
				output EMAC0PHYTXD0 = CELL_W[0].OUT_BEST_TMIN[0];
				output EMAC0PHYTXD1 = CELL_W[0].OUT_BEST_TMIN[1];
				output EMAC0PHYTXD2 = CELL_W[0].OUT_BEST_TMIN[2];
				output EMAC0PHYTXD3 = CELL_W[0].OUT_BEST_TMIN[3];
				output EMAC0PHYTXD4 = CELL_W[1].OUT_BEST_TMIN[0];
				output EMAC0PHYTXD5 = CELL_W[1].OUT_BEST_TMIN[1];
				output EMAC0PHYTXD6 = CELL_W[1].OUT_BEST_TMIN[2];
				output EMAC0PHYTXD7 = CELL_W[1].OUT_BEST_TMIN[3];
				output EMAC0PHYTXEN = CELL_W[0].OUT_BEST_TMIN[5];
				output EMAC0PHYTXER = CELL_W[0].OUT_BEST_TMIN[6];
				input EMAC0TIBUS0 = CELL_W[6].IMUX_CLK_OPTINV[0];
				input EMAC0TIBUS1 = CELL_W[8].IMUX_CLK_OPTINV[0];
				input EMAC0TIBUS2 = CELL_W[1].IMUX_IMUX[9];
				input EMAC0TIBUS3 = CELL_W[1].IMUX_IMUX[8];
				input EMAC0TIBUS4 = CELL_W[4].IMUX_IMUX[15];
				output EMAC1CLIENTANINTERRUPT = CELL_W[14].OUT_SEC_TMIN[4];
				output EMAC1CLIENTRXBADFRAME = CELL_W[20].OUT_BEST_TMIN[7];
				output EMAC1CLIENTRXCLIENTCLKOUT = CELL_W[20].OUT_BEST_TMIN[4];
				output EMAC1CLIENTRXD0 = CELL_W[19].OUT_BEST_TMIN[0];
				output EMAC1CLIENTRXD1 = CELL_W[19].OUT_BEST_TMIN[1];
				output EMAC1CLIENTRXD10 = CELL_W[17].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXD11 = CELL_W[17].OUT_BEST_TMIN[7];
				output EMAC1CLIENTRXD12 = CELL_W[16].OUT_BEST_TMIN[4];
				output EMAC1CLIENTRXD13 = CELL_W[16].OUT_BEST_TMIN[5];
				output EMAC1CLIENTRXD14 = CELL_W[16].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXD15 = CELL_W[16].OUT_BEST_TMIN[7];
				output EMAC1CLIENTRXD2 = CELL_W[19].OUT_BEST_TMIN[2];
				output EMAC1CLIENTRXD3 = CELL_W[19].OUT_BEST_TMIN[3];
				output EMAC1CLIENTRXD4 = CELL_W[18].OUT_BEST_TMIN[4];
				output EMAC1CLIENTRXD5 = CELL_W[18].OUT_BEST_TMIN[5];
				output EMAC1CLIENTRXD6 = CELL_W[18].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXD7 = CELL_W[18].OUT_BEST_TMIN[7];
				output EMAC1CLIENTRXD8 = CELL_W[17].OUT_BEST_TMIN[4];
				output EMAC1CLIENTRXD9 = CELL_W[17].OUT_BEST_TMIN[5];
				output EMAC1CLIENTRXDVLD = CELL_W[22].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXDVLDMSW = CELL_W[22].OUT_BEST_TMIN[5];
				output EMAC1CLIENTRXDVREG6 = CELL_W[18].OUT_SEC_TMIN[4];
				output EMAC1CLIENTRXFRAMEDROP = CELL_W[20].OUT_BEST_TMIN[5];
				output EMAC1CLIENTRXGOODFRAME = CELL_W[20].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXSTATS0 = CELL_W[22].OUT_SEC_TMIN[0];
				output EMAC1CLIENTRXSTATS1 = CELL_W[22].OUT_SEC_TMIN[1];
				output EMAC1CLIENTRXSTATS2 = CELL_W[22].OUT_SEC_TMIN[2];
				output EMAC1CLIENTRXSTATS3 = CELL_W[22].OUT_SEC_TMIN[3];
				output EMAC1CLIENTRXSTATS4 = CELL_W[19].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXSTATS5 = CELL_W[19].OUT_BEST_TMIN[7];
				output EMAC1CLIENTRXSTATS6 = CELL_W[19].OUT_BEST_TMIN[5];
				output EMAC1CLIENTRXSTATSBYTEVLD = CELL_W[21].OUT_BEST_TMIN[6];
				output EMAC1CLIENTRXSTATSVLD = CELL_W[22].OUT_BEST_TMIN[7];
				output EMAC1CLIENTTXACK = CELL_W[21].OUT_BEST_TMIN[2];
				output EMAC1CLIENTTXCLIENTCLKOUT = CELL_W[21].OUT_BEST_TMIN[1];
				output EMAC1CLIENTTXCOLLISION = CELL_W[21].OUT_BEST_TMIN[3];
				output EMAC1CLIENTTXGMIIMIICLKOUT = CELL_W[20].OUT_BEST_TMIN[2];
				output EMAC1CLIENTTXRETRANSMIT = CELL_W[21].OUT_BEST_TMIN[4];
				output EMAC1CLIENTTXSTATS = CELL_W[19].OUT_BEST_TMIN[4];
				output EMAC1CLIENTTXSTATSBYTEVLD = CELL_W[21].OUT_BEST_TMIN[5];
				output EMAC1CLIENTTXSTATSVLD = CELL_W[21].OUT_BEST_TMIN[7];
				output EMAC1PHYENCOMMAALIGN = CELL_W[15].OUT_SEC_TMIN[4];
				output EMAC1PHYLOOPBACKMSB = CELL_W[20].OUT_BEST_TMIN[3];
				output EMAC1PHYMCLKOUT = CELL_W[18].OUT_BEST_TMIN[1];
				output EMAC1PHYMDOUT = CELL_W[18].OUT_BEST_TMIN[3];
				output EMAC1PHYMDTRI = CELL_W[18].OUT_BEST_TMIN[2];
				output EMAC1PHYMGTRXRESET = CELL_W[21].OUT_BEST_TMIN[0];
				output EMAC1PHYMGTTXRESET = CELL_W[23].OUT_SEC_TMIN[4];
				output EMAC1PHYPOWERDOWN = CELL_W[19].OUT_SEC_TMIN[4];
				output EMAC1PHYSYNCACQSTATUS = CELL_W[18].OUT_BEST_TMIN[0];
				output EMAC1PHYTXCHARDISPMODE = CELL_W[20].OUT_BEST_TMIN[0];
				output EMAC1PHYTXCHARDISPVAL = CELL_W[20].OUT_BEST_TMIN[1];
				output EMAC1PHYTXCHARISK = CELL_W[22].OUT_BEST_TMIN[4];
				output EMAC1PHYTXCLK = CELL_W[23].OUT_BEST_TMIN[4];
				output EMAC1PHYTXD0 = CELL_W[23].OUT_BEST_TMIN[0];
				output EMAC1PHYTXD1 = CELL_W[23].OUT_BEST_TMIN[1];
				output EMAC1PHYTXD2 = CELL_W[23].OUT_BEST_TMIN[2];
				output EMAC1PHYTXD3 = CELL_W[23].OUT_BEST_TMIN[3];
				output EMAC1PHYTXD4 = CELL_W[22].OUT_BEST_TMIN[0];
				output EMAC1PHYTXD5 = CELL_W[22].OUT_BEST_TMIN[1];
				output EMAC1PHYTXD6 = CELL_W[22].OUT_BEST_TMIN[2];
				output EMAC1PHYTXD7 = CELL_W[22].OUT_BEST_TMIN[3];
				output EMAC1PHYTXEN = CELL_W[23].OUT_BEST_TMIN[5];
				output EMAC1PHYTXER = CELL_W[23].OUT_BEST_TMIN[6];
				input EMAC1TIBUS0 = CELL_W[17].IMUX_CLK_OPTINV[0];
				input EMAC1TIBUS1 = CELL_W[18].IMUX_CLK_OPTINV[0];
				input EMAC1TIBUS2 = CELL_W[22].IMUX_IMUX[9];
				input EMAC1TIBUS3 = CELL_W[22].IMUX_IMUX[8];
				input EMAC1TIBUS4 = CELL_W[15].IMUX_IMUX[15];
				input HOSTADDR0 = CELL_W[6].IMUX_IMUX[0];
				input HOSTADDR1 = CELL_W[6].IMUX_IMUX[1];
				input HOSTADDR2 = CELL_W[6].IMUX_IMUX[2];
				input HOSTADDR3 = CELL_W[6].IMUX_IMUX[3];
				input HOSTADDR4 = CELL_W[6].IMUX_IMUX[4];
				input HOSTADDR5 = CELL_W[6].IMUX_IMUX[5];
				input HOSTADDR6 = CELL_W[6].IMUX_IMUX[6];
				input HOSTADDR7 = CELL_W[6].IMUX_IMUX[7];
				input HOSTADDR8 = CELL_W[6].IMUX_IMUX[8];
				input HOSTADDR9 = CELL_W[6].IMUX_IMUX[9];
				input HOSTCLK = CELL_W[16].IMUX_CLK_OPTINV[0];
				input HOSTEMAC1SEL = CELL_W[17].IMUX_IMUX[10];
				output HOSTMIIMRDY = CELL_W[2].OUT_BEST_TMIN[6];
				input HOSTMIIMSEL = CELL_W[17].IMUX_IMUX[8];
				input HOSTOPCODE0 = CELL_W[17].IMUX_IMUX[7];
				input HOSTOPCODE1 = CELL_W[17].IMUX_IMUX[6];
				output HOSTRDDATA0 = CELL_W[6].OUT_BEST_TMIN[0];
				output HOSTRDDATA1 = CELL_W[6].OUT_BEST_TMIN[1];
				output HOSTRDDATA10 = CELL_W[7].OUT_BEST_TMIN[2];
				output HOSTRDDATA11 = CELL_W[7].OUT_BEST_TMIN[3];
				output HOSTRDDATA12 = CELL_W[7].OUT_SEC_TMIN[0];
				output HOSTRDDATA13 = CELL_W[7].OUT_SEC_TMIN[1];
				output HOSTRDDATA14 = CELL_W[7].OUT_SEC_TMIN[2];
				output HOSTRDDATA15 = CELL_W[7].OUT_SEC_TMIN[3];
				output HOSTRDDATA16 = CELL_W[16].OUT_BEST_TMIN[0];
				output HOSTRDDATA17 = CELL_W[16].OUT_BEST_TMIN[1];
				output HOSTRDDATA18 = CELL_W[16].OUT_BEST_TMIN[2];
				output HOSTRDDATA19 = CELL_W[16].OUT_BEST_TMIN[3];
				output HOSTRDDATA2 = CELL_W[6].OUT_BEST_TMIN[2];
				output HOSTRDDATA20 = CELL_W[16].OUT_SEC_TMIN[0];
				output HOSTRDDATA21 = CELL_W[16].OUT_SEC_TMIN[1];
				output HOSTRDDATA22 = CELL_W[16].OUT_SEC_TMIN[2];
				output HOSTRDDATA23 = CELL_W[16].OUT_SEC_TMIN[3];
				output HOSTRDDATA24 = CELL_W[17].OUT_BEST_TMIN[0];
				output HOSTRDDATA25 = CELL_W[17].OUT_BEST_TMIN[1];
				output HOSTRDDATA26 = CELL_W[17].OUT_BEST_TMIN[2];
				output HOSTRDDATA27 = CELL_W[17].OUT_BEST_TMIN[3];
				output HOSTRDDATA28 = CELL_W[17].OUT_SEC_TMIN[0];
				output HOSTRDDATA29 = CELL_W[17].OUT_SEC_TMIN[1];
				output HOSTRDDATA3 = CELL_W[6].OUT_BEST_TMIN[7];
				output HOSTRDDATA30 = CELL_W[17].OUT_SEC_TMIN[2];
				output HOSTRDDATA31 = CELL_W[17].OUT_SEC_TMIN[3];
				output HOSTRDDATA4 = CELL_W[6].OUT_SEC_TMIN[0];
				output HOSTRDDATA5 = CELL_W[6].OUT_SEC_TMIN[1];
				output HOSTRDDATA6 = CELL_W[6].OUT_SEC_TMIN[2];
				output HOSTRDDATA7 = CELL_W[6].OUT_SEC_TMIN[3];
				output HOSTRDDATA8 = CELL_W[7].OUT_BEST_TMIN[0];
				output HOSTRDDATA9 = CELL_W[7].OUT_BEST_TMIN[1];
				input HOSTREQ = CELL_W[17].IMUX_IMUX[9];
				input HOSTWRDATA0 = CELL_W[6].IMUX_IMUX[10];
				input HOSTWRDATA1 = CELL_W[6].IMUX_IMUX[11];
				input HOSTWRDATA10 = CELL_W[7].IMUX_IMUX[8];
				input HOSTWRDATA11 = CELL_W[7].IMUX_IMUX[9];
				input HOSTWRDATA12 = CELL_W[7].IMUX_IMUX[10];
				input HOSTWRDATA13 = CELL_W[7].IMUX_IMUX[11];
				input HOSTWRDATA14 = CELL_W[16].IMUX_IMUX[0];
				input HOSTWRDATA15 = CELL_W[16].IMUX_IMUX[1];
				input HOSTWRDATA16 = CELL_W[16].IMUX_IMUX[2];
				input HOSTWRDATA17 = CELL_W[16].IMUX_IMUX[3];
				input HOSTWRDATA18 = CELL_W[16].IMUX_IMUX[4];
				input HOSTWRDATA19 = CELL_W[16].IMUX_IMUX[5];
				input HOSTWRDATA2 = CELL_W[7].IMUX_IMUX[0];
				input HOSTWRDATA20 = CELL_W[16].IMUX_IMUX[6];
				input HOSTWRDATA21 = CELL_W[16].IMUX_IMUX[7];
				input HOSTWRDATA22 = CELL_W[16].IMUX_IMUX[8];
				input HOSTWRDATA23 = CELL_W[16].IMUX_IMUX[9];
				input HOSTWRDATA24 = CELL_W[16].IMUX_IMUX[10];
				input HOSTWRDATA25 = CELL_W[16].IMUX_IMUX[11];
				input HOSTWRDATA26 = CELL_W[17].IMUX_IMUX[0];
				input HOSTWRDATA27 = CELL_W[17].IMUX_IMUX[1];
				input HOSTWRDATA28 = CELL_W[17].IMUX_IMUX[2];
				input HOSTWRDATA29 = CELL_W[17].IMUX_IMUX[3];
				input HOSTWRDATA3 = CELL_W[7].IMUX_IMUX[1];
				input HOSTWRDATA30 = CELL_W[17].IMUX_IMUX[4];
				input HOSTWRDATA31 = CELL_W[17].IMUX_IMUX[5];
				input HOSTWRDATA4 = CELL_W[7].IMUX_IMUX[2];
				input HOSTWRDATA5 = CELL_W[7].IMUX_IMUX[3];
				input HOSTWRDATA6 = CELL_W[7].IMUX_IMUX[4];
				input HOSTWRDATA7 = CELL_W[7].IMUX_IMUX[5];
				input HOSTWRDATA8 = CELL_W[7].IMUX_IMUX[6];
				input HOSTWRDATA9 = CELL_W[7].IMUX_IMUX[7];
				input PHYEMAC0COL = CELL_W[0].IMUX_IMUX[5];
				input PHYEMAC0CRS = CELL_W[0].IMUX_IMUX[4];
				input PHYEMAC0GTXCLK = CELL_W[15].IMUX_CLK_OPTINV[0];
				input PHYEMAC0MCLKIN = CELL_W[9].IMUX_CLK_OPTINV[0];
				input PHYEMAC0MDIN = CELL_W[3].IMUX_IMUX[4];
				input PHYEMAC0MIITXCLK = CELL_W[13].IMUX_CLK_OPTINV[0];
				input PHYEMAC0PHYAD0 = CELL_W[1].IMUX_IMUX[14];
				input PHYEMAC0PHYAD1 = CELL_W[1].IMUX_IMUX[15];
				input PHYEMAC0PHYAD2 = CELL_W[0].IMUX_IMUX[6];
				input PHYEMAC0PHYAD3 = CELL_W[0].IMUX_IMUX[7];
				input PHYEMAC0PHYAD4 = CELL_W[0].IMUX_IMUX[8];
				input PHYEMAC0RXBUFERR = CELL_W[8].IMUX_IMUX[10];
				input PHYEMAC0RXBUFSTATUS0 = CELL_W[2].IMUX_IMUX[6];
				input PHYEMAC0RXBUFSTATUS1 = CELL_W[2].IMUX_IMUX[7];
				input PHYEMAC0RXCHARISCOMMA = CELL_W[2].IMUX_IMUX[3];
				input PHYEMAC0RXCHARISK = CELL_W[2].IMUX_IMUX[2];
				input PHYEMAC0RXCHECKINGCRC = CELL_W[1].IMUX_IMUX[7];
				input PHYEMAC0RXCLK = CELL_W[14].IMUX_CLK_OPTINV[0];
				input PHYEMAC0RXCLKCORCNT0 = CELL_W[3].IMUX_IMUX[1];
				input PHYEMAC0RXCLKCORCNT1 = CELL_W[8].IMUX_IMUX[8];
				input PHYEMAC0RXCLKCORCNT2 = CELL_W[8].IMUX_IMUX[9];
				input PHYEMAC0RXCOMMADET = CELL_W[1].IMUX_IMUX[6];
				input PHYEMAC0RXD0 = CELL_W[0].IMUX_IMUX[0];
				input PHYEMAC0RXD1 = CELL_W[0].IMUX_IMUX[1];
				input PHYEMAC0RXD2 = CELL_W[0].IMUX_IMUX[2];
				input PHYEMAC0RXD3 = CELL_W[0].IMUX_IMUX[3];
				input PHYEMAC0RXD4 = CELL_W[1].IMUX_IMUX[0];
				input PHYEMAC0RXD5 = CELL_W[1].IMUX_IMUX[1];
				input PHYEMAC0RXD6 = CELL_W[1].IMUX_IMUX[2];
				input PHYEMAC0RXD7 = CELL_W[1].IMUX_IMUX[3];
				input PHYEMAC0RXDISPERR = CELL_W[2].IMUX_IMUX[1];
				input PHYEMAC0RXDV = CELL_W[1].IMUX_IMUX[4];
				input PHYEMAC0RXER = CELL_W[1].IMUX_IMUX[5];
				input PHYEMAC0RXLOSSOFSYNC0 = CELL_W[2].IMUX_IMUX[4];
				input PHYEMAC0RXLOSSOFSYNC1 = CELL_W[2].IMUX_IMUX[5];
				input PHYEMAC0RXNOTINTABLE = CELL_W[2].IMUX_IMUX[0];
				input PHYEMAC0RXRUNDISP = CELL_W[3].IMUX_IMUX[2];
				input PHYEMAC0SIGNALDET = CELL_W[2].IMUX_IMUX[15];
				input PHYEMAC0TXBUFERR = CELL_W[3].IMUX_IMUX[3];
				input PHYEMAC1COL = CELL_W[23].IMUX_IMUX[5];
				input PHYEMAC1CRS = CELL_W[23].IMUX_IMUX[4];
				input PHYEMAC1GTXCLK = CELL_N[2].IMUX_CLK_OPTINV[0];
				input PHYEMAC1MCLKIN = CELL_W[19].IMUX_CLK_OPTINV[0];
				input PHYEMAC1MDIN = CELL_W[20].IMUX_IMUX[4];
				input PHYEMAC1MIITXCLK = CELL_N[4].IMUX_CLK_OPTINV[0];
				input PHYEMAC1PHYAD0 = CELL_W[22].IMUX_IMUX[15];
				input PHYEMAC1PHYAD1 = CELL_W[22].IMUX_IMUX[14];
				input PHYEMAC1PHYAD2 = CELL_W[23].IMUX_IMUX[14];
				input PHYEMAC1PHYAD3 = CELL_W[23].IMUX_IMUX[13];
				input PHYEMAC1PHYAD4 = CELL_W[23].IMUX_IMUX[12];
				input PHYEMAC1RXBUFERR = CELL_W[20].IMUX_IMUX[12];
				input PHYEMAC1RXBUFSTATUS0 = CELL_W[21].IMUX_IMUX[4];
				input PHYEMAC1RXBUFSTATUS1 = CELL_W[21].IMUX_IMUX[5];
				input PHYEMAC1RXCHARISCOMMA = CELL_W[21].IMUX_IMUX[3];
				input PHYEMAC1RXCHARISK = CELL_W[21].IMUX_IMUX[2];
				input PHYEMAC1RXCHECKINGCRC = CELL_W[22].IMUX_IMUX[7];
				input PHYEMAC1RXCLK = CELL_N[3].IMUX_CLK_OPTINV[0];
				input PHYEMAC1RXCLKCORCNT0 = CELL_W[20].IMUX_IMUX[1];
				input PHYEMAC1RXCLKCORCNT1 = CELL_W[21].IMUX_IMUX[12];
				input PHYEMAC1RXCLKCORCNT2 = CELL_W[21].IMUX_IMUX[13];
				input PHYEMAC1RXCOMMADET = CELL_W[22].IMUX_IMUX[6];
				input PHYEMAC1RXD0 = CELL_W[23].IMUX_IMUX[0];
				input PHYEMAC1RXD1 = CELL_W[23].IMUX_IMUX[1];
				input PHYEMAC1RXD2 = CELL_W[23].IMUX_IMUX[2];
				input PHYEMAC1RXD3 = CELL_W[23].IMUX_IMUX[3];
				input PHYEMAC1RXD4 = CELL_W[22].IMUX_IMUX[0];
				input PHYEMAC1RXD5 = CELL_W[22].IMUX_IMUX[1];
				input PHYEMAC1RXD6 = CELL_W[22].IMUX_IMUX[2];
				input PHYEMAC1RXD7 = CELL_W[22].IMUX_IMUX[3];
				input PHYEMAC1RXDISPERR = CELL_W[21].IMUX_IMUX[1];
				input PHYEMAC1RXDV = CELL_W[22].IMUX_IMUX[4];
				input PHYEMAC1RXER = CELL_W[22].IMUX_IMUX[5];
				input PHYEMAC1RXLOSSOFSYNC0 = CELL_W[21].IMUX_IMUX[6];
				input PHYEMAC1RXLOSSOFSYNC1 = CELL_W[21].IMUX_IMUX[7];
				input PHYEMAC1RXNOTINTABLE = CELL_W[21].IMUX_IMUX[0];
				input PHYEMAC1RXRUNDISP = CELL_W[20].IMUX_IMUX[2];
				input PHYEMAC1SIGNALDET = CELL_W[19].IMUX_IMUX[12];
				input PHYEMAC1TXBUFERR = CELL_W[20].IMUX_IMUX[3];
				input RESET = CELL_W[2].IMUX_IMUX[14];
				input TIEEMAC0CONFIGVEC0 = CELL_W[0].IMUX_IMUX[12];
				input TIEEMAC0CONFIGVEC1 = CELL_W[0].IMUX_IMUX[13];
				input TIEEMAC0CONFIGVEC10 = CELL_W[0].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC11 = CELL_W[0].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC12 = CELL_W[5].IMUX_IMUX[12];
				input TIEEMAC0CONFIGVEC13 = CELL_W[5].IMUX_IMUX[13];
				input TIEEMAC0CONFIGVEC14 = CELL_W[5].IMUX_IMUX[14];
				input TIEEMAC0CONFIGVEC15 = CELL_W[5].IMUX_IMUX[15];
				input TIEEMAC0CONFIGVEC16 = CELL_W[6].IMUX_IMUX[12];
				input TIEEMAC0CONFIGVEC17 = CELL_W[6].IMUX_IMUX[13];
				input TIEEMAC0CONFIGVEC18 = CELL_W[6].IMUX_IMUX[14];
				input TIEEMAC0CONFIGVEC19 = CELL_W[6].IMUX_IMUX[15];
				input TIEEMAC0CONFIGVEC2 = CELL_W[0].IMUX_IMUX[14];
				input TIEEMAC0CONFIGVEC20 = CELL_S[0].IMUX_CE_OPTINV[0];
				input TIEEMAC0CONFIGVEC21 = CELL_S[0].IMUX_CE_OPTINV[1];
				input TIEEMAC0CONFIGVEC22 = CELL_S[0].IMUX_CE_OPTINV[2];
				input TIEEMAC0CONFIGVEC23 = CELL_S[0].IMUX_CE_OPTINV[3];
				input TIEEMAC0CONFIGVEC24 = CELL_S[0].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC25 = CELL_S[0].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC26 = CELL_S[0].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC27 = CELL_S[0].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC28 = CELL_S[1].IMUX_CE_OPTINV[0];
				input TIEEMAC0CONFIGVEC29 = CELL_S[1].IMUX_CE_OPTINV[1];
				input TIEEMAC0CONFIGVEC3 = CELL_W[0].IMUX_IMUX[15];
				input TIEEMAC0CONFIGVEC30 = CELL_S[1].IMUX_CE_OPTINV[2];
				input TIEEMAC0CONFIGVEC31 = CELL_S[1].IMUX_CE_OPTINV[3];
				input TIEEMAC0CONFIGVEC32 = CELL_S[1].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC33 = CELL_S[1].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC34 = CELL_S[1].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC35 = CELL_S[1].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC36 = CELL_S[2].IMUX_CE_OPTINV[3];
				input TIEEMAC0CONFIGVEC37 = CELL_S[2].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC38 = CELL_S[2].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC39 = CELL_S[2].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC4 = CELL_W[0].IMUX_CE_OPTINV[0];
				input TIEEMAC0CONFIGVEC40 = CELL_S[2].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC41 = CELL_S[3].IMUX_CE_OPTINV[0];
				input TIEEMAC0CONFIGVEC42 = CELL_S[3].IMUX_CE_OPTINV[1];
				input TIEEMAC0CONFIGVEC43 = CELL_S[3].IMUX_CE_OPTINV[2];
				input TIEEMAC0CONFIGVEC44 = CELL_S[3].IMUX_CE_OPTINV[3];
				input TIEEMAC0CONFIGVEC45 = CELL_S[3].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC46 = CELL_S[3].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC47 = CELL_S[3].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC48 = CELL_S[3].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC49 = CELL_W[8].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC5 = CELL_W[0].IMUX_CE_OPTINV[1];
				input TIEEMAC0CONFIGVEC50 = CELL_W[8].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC51 = CELL_W[8].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC52 = CELL_W[8].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC53 = CELL_W[9].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC54 = CELL_W[9].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC55 = CELL_W[9].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC56 = CELL_W[9].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC57 = CELL_W[10].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC58 = CELL_W[10].IMUX_SR_OPTINV[1];
				input TIEEMAC0CONFIGVEC59 = CELL_W[10].IMUX_SR_OPTINV[2];
				input TIEEMAC0CONFIGVEC6 = CELL_W[0].IMUX_CE_OPTINV[2];
				input TIEEMAC0CONFIGVEC60 = CELL_W[10].IMUX_SR_OPTINV[3];
				input TIEEMAC0CONFIGVEC61 = CELL_W[10].IMUX_IMUX[8];
				input TIEEMAC0CONFIGVEC62 = CELL_W[10].IMUX_IMUX[9];
				input TIEEMAC0CONFIGVEC63 = CELL_W[7].IMUX_CE_OPTINV[2];
				input TIEEMAC0CONFIGVEC64 = CELL_W[3].IMUX_IMUX[9];
				input TIEEMAC0CONFIGVEC65 = CELL_W[3].IMUX_IMUX[10];
				input TIEEMAC0CONFIGVEC66 = CELL_W[3].IMUX_IMUX[11];
				input TIEEMAC0CONFIGVEC67 = CELL_W[3].IMUX_IMUX[12];
				input TIEEMAC0CONFIGVEC68 = CELL_W[3].IMUX_IMUX[13];
				input TIEEMAC0CONFIGVEC69 = CELL_W[3].IMUX_IMUX[14];
				input TIEEMAC0CONFIGVEC7 = CELL_W[0].IMUX_CE_OPTINV[3];
				input TIEEMAC0CONFIGVEC70 = CELL_W[4].IMUX_IMUX[12];
				input TIEEMAC0CONFIGVEC71 = CELL_W[4].IMUX_IMUX[13];
				input TIEEMAC0CONFIGVEC72 = CELL_W[4].IMUX_IMUX[14];
				input TIEEMAC0CONFIGVEC73 = CELL_W[9].IMUX_IMUX[9];
				input TIEEMAC0CONFIGVEC74 = CELL_W[9].IMUX_IMUX[10];
				input TIEEMAC0CONFIGVEC75 = CELL_W[9].IMUX_IMUX[11];
				input TIEEMAC0CONFIGVEC76 = CELL_W[9].IMUX_IMUX[12];
				input TIEEMAC0CONFIGVEC77 = CELL_W[10].IMUX_IMUX[5];
				input TIEEMAC0CONFIGVEC78 = CELL_W[10].IMUX_IMUX[6];
				input TIEEMAC0CONFIGVEC79 = CELL_W[10].IMUX_IMUX[7];
				input TIEEMAC0CONFIGVEC8 = CELL_W[0].IMUX_SR_OPTINV[0];
				input TIEEMAC0CONFIGVEC9 = CELL_W[0].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR0 = CELL_W[6].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR1 = CELL_W[6].IMUX_SR_OPTINV[2];
				input TIEEMAC0UNICASTADDR10 = CELL_W[5].IMUX_SR_OPTINV[3];
				input TIEEMAC0UNICASTADDR11 = CELL_W[4].IMUX_CE_OPTINV[0];
				input TIEEMAC0UNICASTADDR12 = CELL_W[4].IMUX_CE_OPTINV[1];
				input TIEEMAC0UNICASTADDR13 = CELL_W[4].IMUX_CE_OPTINV[2];
				input TIEEMAC0UNICASTADDR14 = CELL_W[4].IMUX_CE_OPTINV[3];
				input TIEEMAC0UNICASTADDR15 = CELL_W[4].IMUX_SR_OPTINV[0];
				input TIEEMAC0UNICASTADDR16 = CELL_W[4].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR17 = CELL_W[4].IMUX_SR_OPTINV[2];
				input TIEEMAC0UNICASTADDR18 = CELL_W[4].IMUX_SR_OPTINV[3];
				input TIEEMAC0UNICASTADDR19 = CELL_W[2].IMUX_IMUX[13];
				input TIEEMAC0UNICASTADDR2 = CELL_W[6].IMUX_SR_OPTINV[3];
				input TIEEMAC0UNICASTADDR20 = CELL_W[3].IMUX_CE_OPTINV[0];
				input TIEEMAC0UNICASTADDR21 = CELL_W[3].IMUX_CE_OPTINV[1];
				input TIEEMAC0UNICASTADDR22 = CELL_W[3].IMUX_CE_OPTINV[2];
				input TIEEMAC0UNICASTADDR23 = CELL_W[3].IMUX_CE_OPTINV[3];
				input TIEEMAC0UNICASTADDR24 = CELL_W[3].IMUX_SR_OPTINV[0];
				input TIEEMAC0UNICASTADDR25 = CELL_W[3].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR26 = CELL_W[3].IMUX_SR_OPTINV[2];
				input TIEEMAC0UNICASTADDR27 = CELL_W[3].IMUX_SR_OPTINV[3];
				input TIEEMAC0UNICASTADDR28 = CELL_W[2].IMUX_IMUX[12];
				input TIEEMAC0UNICASTADDR29 = CELL_W[2].IMUX_CE_OPTINV[0];
				input TIEEMAC0UNICASTADDR3 = CELL_W[5].IMUX_CE_OPTINV[0];
				input TIEEMAC0UNICASTADDR30 = CELL_W[2].IMUX_CE_OPTINV[1];
				input TIEEMAC0UNICASTADDR31 = CELL_W[2].IMUX_CE_OPTINV[2];
				input TIEEMAC0UNICASTADDR32 = CELL_W[2].IMUX_CE_OPTINV[3];
				input TIEEMAC0UNICASTADDR33 = CELL_W[2].IMUX_SR_OPTINV[0];
				input TIEEMAC0UNICASTADDR34 = CELL_W[2].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR35 = CELL_W[2].IMUX_SR_OPTINV[2];
				input TIEEMAC0UNICASTADDR36 = CELL_W[2].IMUX_SR_OPTINV[3];
				input TIEEMAC0UNICASTADDR37 = CELL_W[1].IMUX_CE_OPTINV[0];
				input TIEEMAC0UNICASTADDR38 = CELL_W[1].IMUX_CE_OPTINV[1];
				input TIEEMAC0UNICASTADDR39 = CELL_W[1].IMUX_CE_OPTINV[2];
				input TIEEMAC0UNICASTADDR4 = CELL_W[5].IMUX_CE_OPTINV[1];
				input TIEEMAC0UNICASTADDR40 = CELL_W[1].IMUX_CE_OPTINV[3];
				input TIEEMAC0UNICASTADDR41 = CELL_W[1].IMUX_SR_OPTINV[0];
				input TIEEMAC0UNICASTADDR42 = CELL_W[1].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR43 = CELL_W[1].IMUX_SR_OPTINV[2];
				input TIEEMAC0UNICASTADDR44 = CELL_W[1].IMUX_SR_OPTINV[3];
				input TIEEMAC0UNICASTADDR45 = CELL_W[0].IMUX_IMUX[9];
				input TIEEMAC0UNICASTADDR46 = CELL_W[0].IMUX_IMUX[10];
				input TIEEMAC0UNICASTADDR47 = CELL_W[0].IMUX_IMUX[11];
				input TIEEMAC0UNICASTADDR5 = CELL_W[5].IMUX_CE_OPTINV[2];
				input TIEEMAC0UNICASTADDR6 = CELL_W[5].IMUX_CE_OPTINV[3];
				input TIEEMAC0UNICASTADDR7 = CELL_W[5].IMUX_SR_OPTINV[0];
				input TIEEMAC0UNICASTADDR8 = CELL_W[5].IMUX_SR_OPTINV[1];
				input TIEEMAC0UNICASTADDR9 = CELL_W[5].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC0 = CELL_W[21].IMUX_CE_OPTINV[3];
				input TIEEMAC1CONFIGVEC1 = CELL_W[21].IMUX_CE_OPTINV[2];
				input TIEEMAC1CONFIGVEC10 = CELL_W[22].IMUX_CE_OPTINV[1];
				input TIEEMAC1CONFIGVEC11 = CELL_W[22].IMUX_CE_OPTINV[0];
				input TIEEMAC1CONFIGVEC12 = CELL_W[23].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC13 = CELL_W[23].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC14 = CELL_W[23].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC15 = CELL_W[23].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC16 = CELL_W[23].IMUX_CE_OPTINV[3];
				input TIEEMAC1CONFIGVEC17 = CELL_W[23].IMUX_CE_OPTINV[2];
				input TIEEMAC1CONFIGVEC18 = CELL_W[23].IMUX_CE_OPTINV[1];
				input TIEEMAC1CONFIGVEC19 = CELL_W[23].IMUX_CE_OPTINV[0];
				input TIEEMAC1CONFIGVEC2 = CELL_W[21].IMUX_CE_OPTINV[1];
				input TIEEMAC1CONFIGVEC20 = CELL_W[23].IMUX_IMUX[11];
				input TIEEMAC1CONFIGVEC21 = CELL_W[23].IMUX_IMUX[10];
				input TIEEMAC1CONFIGVEC22 = CELL_W[23].IMUX_IMUX[9];
				input TIEEMAC1CONFIGVEC23 = CELL_W[23].IMUX_IMUX[8];
				input TIEEMAC1CONFIGVEC24 = CELL_W[23].IMUX_IMUX[7];
				input TIEEMAC1CONFIGVEC25 = CELL_W[23].IMUX_IMUX[6];
				input TIEEMAC1CONFIGVEC26 = CELL_N[4].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC27 = CELL_N[4].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC28 = CELL_N[4].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC29 = CELL_N[4].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC3 = CELL_W[21].IMUX_CE_OPTINV[0];
				input TIEEMAC1CONFIGVEC30 = CELL_N[4].IMUX_CE_OPTINV[3];
				input TIEEMAC1CONFIGVEC31 = CELL_N[4].IMUX_CE_OPTINV[2];
				input TIEEMAC1CONFIGVEC32 = CELL_N[4].IMUX_CE_OPTINV[1];
				input TIEEMAC1CONFIGVEC33 = CELL_N[4].IMUX_CE_OPTINV[0];
				input TIEEMAC1CONFIGVEC34 = CELL_N[5].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC35 = CELL_N[5].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC36 = CELL_N[5].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC37 = CELL_N[5].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC38 = CELL_N[5].IMUX_CE_OPTINV[3];
				input TIEEMAC1CONFIGVEC39 = CELL_N[5].IMUX_CE_OPTINV[2];
				input TIEEMAC1CONFIGVEC4 = CELL_W[22].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC40 = CELL_N[5].IMUX_CE_OPTINV[1];
				input TIEEMAC1CONFIGVEC41 = CELL_N[5].IMUX_CE_OPTINV[0];
				input TIEEMAC1CONFIGVEC42 = CELL_N[6].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC43 = CELL_N[6].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC44 = CELL_N[6].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC45 = CELL_N[6].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC46 = CELL_N[6].IMUX_CE_OPTINV[3];
				input TIEEMAC1CONFIGVEC47 = CELL_N[6].IMUX_CE_OPTINV[2];
				input TIEEMAC1CONFIGVEC48 = CELL_N[6].IMUX_CE_OPTINV[1];
				input TIEEMAC1CONFIGVEC49 = CELL_N[6].IMUX_CE_OPTINV[0];
				input TIEEMAC1CONFIGVEC5 = CELL_W[22].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC50 = CELL_W[15].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC51 = CELL_W[15].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC52 = CELL_W[15].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC53 = CELL_W[13].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC54 = CELL_W[13].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC55 = CELL_W[13].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC56 = CELL_W[13].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC57 = CELL_W[12].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC58 = CELL_W[12].IMUX_SR_OPTINV[2];
				input TIEEMAC1CONFIGVEC59 = CELL_W[12].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC6 = CELL_W[22].IMUX_SR_OPTINV[1];
				input TIEEMAC1CONFIGVEC60 = CELL_W[12].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC61 = CELL_W[11].IMUX_SR_OPTINV[3];
				input TIEEMAC1CONFIGVEC62 = CELL_W[12].IMUX_IMUX[4];
				input TIEEMAC1CONFIGVEC63 = CELL_W[15].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC64 = CELL_W[15].IMUX_IMUX[6];
				input TIEEMAC1CONFIGVEC65 = CELL_W[15].IMUX_IMUX[7];
				input TIEEMAC1CONFIGVEC66 = CELL_W[15].IMUX_IMUX[8];
				input TIEEMAC1CONFIGVEC67 = CELL_W[15].IMUX_IMUX[9];
				input TIEEMAC1CONFIGVEC68 = CELL_W[15].IMUX_IMUX[10];
				input TIEEMAC1CONFIGVEC69 = CELL_W[15].IMUX_IMUX[11];
				input TIEEMAC1CONFIGVEC7 = CELL_W[22].IMUX_SR_OPTINV[0];
				input TIEEMAC1CONFIGVEC70 = CELL_W[15].IMUX_IMUX[12];
				input TIEEMAC1CONFIGVEC71 = CELL_W[15].IMUX_IMUX[13];
				input TIEEMAC1CONFIGVEC72 = CELL_W[15].IMUX_IMUX[14];
				input TIEEMAC1CONFIGVEC73 = CELL_W[13].IMUX_IMUX[4];
				input TIEEMAC1CONFIGVEC74 = CELL_W[13].IMUX_IMUX[5];
				input TIEEMAC1CONFIGVEC75 = CELL_W[13].IMUX_IMUX[6];
				input TIEEMAC1CONFIGVEC76 = CELL_W[13].IMUX_IMUX[7];
				input TIEEMAC1CONFIGVEC77 = CELL_W[20].IMUX_IMUX[9];
				input TIEEMAC1CONFIGVEC78 = CELL_W[20].IMUX_IMUX[10];
				input TIEEMAC1CONFIGVEC79 = CELL_W[20].IMUX_IMUX[11];
				input TIEEMAC1CONFIGVEC8 = CELL_W[22].IMUX_CE_OPTINV[3];
				input TIEEMAC1CONFIGVEC9 = CELL_W[22].IMUX_CE_OPTINV[2];
				input TIEEMAC1UNICASTADDR0 = CELL_W[7].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR1 = CELL_W[7].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR10 = CELL_W[16].IMUX_CE_OPTINV[1];
				input TIEEMAC1UNICASTADDR11 = CELL_W[16].IMUX_CE_OPTINV[0];
				input TIEEMAC1UNICASTADDR12 = CELL_W[17].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR13 = CELL_W[17].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR14 = CELL_W[17].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR15 = CELL_W[17].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR16 = CELL_W[17].IMUX_CE_OPTINV[3];
				input TIEEMAC1UNICASTADDR17 = CELL_W[17].IMUX_CE_OPTINV[2];
				input TIEEMAC1UNICASTADDR18 = CELL_W[17].IMUX_CE_OPTINV[1];
				input TIEEMAC1UNICASTADDR19 = CELL_W[17].IMUX_CE_OPTINV[0];
				input TIEEMAC1UNICASTADDR2 = CELL_W[7].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR20 = CELL_W[18].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR21 = CELL_W[18].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR22 = CELL_W[18].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR23 = CELL_W[18].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR24 = CELL_W[18].IMUX_CE_OPTINV[3];
				input TIEEMAC1UNICASTADDR25 = CELL_W[18].IMUX_CE_OPTINV[2];
				input TIEEMAC1UNICASTADDR26 = CELL_W[18].IMUX_CE_OPTINV[1];
				input TIEEMAC1UNICASTADDR27 = CELL_W[18].IMUX_CE_OPTINV[0];
				input TIEEMAC1UNICASTADDR28 = CELL_W[19].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR29 = CELL_W[19].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR3 = CELL_W[7].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR30 = CELL_W[19].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR31 = CELL_W[19].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR32 = CELL_W[19].IMUX_CE_OPTINV[3];
				input TIEEMAC1UNICASTADDR33 = CELL_W[19].IMUX_CE_OPTINV[2];
				input TIEEMAC1UNICASTADDR34 = CELL_W[19].IMUX_CE_OPTINV[1];
				input TIEEMAC1UNICASTADDR35 = CELL_W[19].IMUX_CE_OPTINV[0];
				input TIEEMAC1UNICASTADDR36 = CELL_W[20].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR37 = CELL_W[20].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR38 = CELL_W[20].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR39 = CELL_W[20].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR4 = CELL_W[16].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR40 = CELL_W[20].IMUX_CE_OPTINV[3];
				input TIEEMAC1UNICASTADDR41 = CELL_W[20].IMUX_CE_OPTINV[2];
				input TIEEMAC1UNICASTADDR42 = CELL_W[20].IMUX_CE_OPTINV[1];
				input TIEEMAC1UNICASTADDR43 = CELL_W[20].IMUX_CE_OPTINV[0];
				input TIEEMAC1UNICASTADDR44 = CELL_W[21].IMUX_SR_OPTINV[3];
				input TIEEMAC1UNICASTADDR45 = CELL_W[21].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR46 = CELL_W[21].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR47 = CELL_W[21].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR5 = CELL_W[16].IMUX_SR_OPTINV[2];
				input TIEEMAC1UNICASTADDR6 = CELL_W[16].IMUX_SR_OPTINV[1];
				input TIEEMAC1UNICASTADDR7 = CELL_W[16].IMUX_SR_OPTINV[0];
				input TIEEMAC1UNICASTADDR8 = CELL_W[16].IMUX_CE_OPTINV[3];
				input TIEEMAC1UNICASTADDR9 = CELL_W[16].IMUX_CE_OPTINV[2];
				input TSTSIEMACI0 = CELL_W[18].IMUX_IMUX[13];
				input TSTSIEMACI1 = CELL_W[18].IMUX_IMUX[14];
				input TSTSIEMACI2 = CELL_W[19].IMUX_IMUX[13];
				input TSTSIEMACI3 = CELL_W[19].IMUX_IMUX[14];
				input TSTSIEMACI4 = CELL_W[21].IMUX_IMUX[14];
				input TSTSIEMACI5 = CELL_W[23].IMUX_IMUX[15];
				input TSTSIEMACI6 = CELL_W[10].IMUX_IMUX[10];
				output TSTSOEMACO0 = CELL_W[4].OUT_HALF0_BEL[0], CELL_W[4].OUT_HALF1_BEL[0];
				output TSTSOEMACO1 = CELL_W[4].OUT_HALF0_BEL[1], CELL_W[4].OUT_HALF1_BEL[1];
				output TSTSOEMACO2 = CELL_W[4].OUT_HALF0_BEL[2], CELL_W[4].OUT_HALF1_BEL[2];
				output TSTSOEMACO3 = CELL_W[4].OUT_HALF0_BEL[3], CELL_W[4].OUT_HALF1_BEL[3];
				output TSTSOEMACO4 = CELL_E[13].OUT_HALF0_BEL[0], CELL_E[13].OUT_HALF1_BEL[0];
				output TSTSOEMACO5 = CELL_E[13].OUT_HALF0_BEL[1], CELL_E[13].OUT_HALF1_BEL[1];
				output TSTSOEMACO6 = CELL_E[13].OUT_HALF0_BEL[2], CELL_E[13].OUT_HALF1_BEL[2];
			}

			// wire CELL_W[0].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC8
			// wire CELL_W[0].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC9
			// wire CELL_W[0].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC10
			// wire CELL_W[0].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC11
			// wire CELL_W[0].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC4
			// wire CELL_W[0].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC5
			// wire CELL_W[0].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC6
			// wire CELL_W[0].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC7
			// wire CELL_W[0].IMUX_IMUX[0]         EMAC.PHYEMAC0RXD0
			// wire CELL_W[0].IMUX_IMUX[1]         EMAC.PHYEMAC0RXD1
			// wire CELL_W[0].IMUX_IMUX[2]         EMAC.PHYEMAC0RXD2
			// wire CELL_W[0].IMUX_IMUX[3]         EMAC.PHYEMAC0RXD3
			// wire CELL_W[0].IMUX_IMUX[4]         EMAC.PHYEMAC0CRS
			// wire CELL_W[0].IMUX_IMUX[5]         EMAC.PHYEMAC0COL
			// wire CELL_W[0].IMUX_IMUX[6]         EMAC.PHYEMAC0PHYAD2
			// wire CELL_W[0].IMUX_IMUX[7]         EMAC.PHYEMAC0PHYAD3
			// wire CELL_W[0].IMUX_IMUX[8]         EMAC.PHYEMAC0PHYAD4
			// wire CELL_W[0].IMUX_IMUX[9]         EMAC.TIEEMAC0UNICASTADDR45
			// wire CELL_W[0].IMUX_IMUX[10]        EMAC.TIEEMAC0UNICASTADDR46
			// wire CELL_W[0].IMUX_IMUX[11]        EMAC.TIEEMAC0UNICASTADDR47
			// wire CELL_W[0].IMUX_IMUX[12]        EMAC.TIEEMAC0CONFIGVEC0
			// wire CELL_W[0].IMUX_IMUX[13]        EMAC.TIEEMAC0CONFIGVEC1
			// wire CELL_W[0].IMUX_IMUX[14]        EMAC.TIEEMAC0CONFIGVEC2
			// wire CELL_W[0].IMUX_IMUX[15]        EMAC.TIEEMAC0CONFIGVEC3
			// wire CELL_W[0].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI28
			// wire CELL_W[0].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI29
			// wire CELL_W[0].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI30
			// wire CELL_W[0].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI31
			// wire CELL_W[0].OUT_BEST_TMIN[0]     EMAC.EMAC0PHYTXD0
			// wire CELL_W[0].OUT_BEST_TMIN[1]     EMAC.EMAC0PHYTXD1
			// wire CELL_W[0].OUT_BEST_TMIN[2]     EMAC.EMAC0PHYTXD2
			// wire CELL_W[0].OUT_BEST_TMIN[3]     EMAC.EMAC0PHYTXD3
			// wire CELL_W[0].OUT_BEST_TMIN[4]     EMAC.EMAC0PHYTXCLK
			// wire CELL_W[0].OUT_BEST_TMIN[5]     EMAC.EMAC0PHYTXEN
			// wire CELL_W[0].OUT_BEST_TMIN[6]     EMAC.EMAC0PHYTXER
			// wire CELL_W[0].OUT_BEST_TMIN[7]     EMAC.EMAC0CLIENTTXSTATSVLD
			// wire CELL_W[0].OUT_SEC_TMIN[0]      EMAC.EMAC0CLIENTTXSTATSBYTEVLD
			// wire CELL_W[0].OUT_SEC_TMIN[1]      PPC.ISOCMDCRBRAMEVENEN
			// wire CELL_W[0].OUT_SEC_TMIN[2]      PPC.ISOCMDCRBRAMODDEN
			// wire CELL_W[0].OUT_SEC_TMIN[3]      PPC.ISOCMDCRBRAMRDSELECT
			// wire CELL_W[0].OUT_SEC_TMIN[4]      EMAC.EMAC0PHYMGTRXRESET
			// wire CELL_W[0].OUT_HALF0_BEL[0]     PPC.LSSDSCANOUT0
			// wire CELL_W[0].OUT_HALF0_BEL[1]     PPC.LSSDSCANOUT1
			// wire CELL_W[0].OUT_HALF0_BEL[2]     PPC.LSSDSCANOUT2
			// wire CELL_W[0].OUT_HALF0_BEL[3]     PPC.LSSDSCANOUT3
			// wire CELL_W[0].OUT_HALF0_BEL[4]     PPC.LSSDSCANOUT4
			// wire CELL_W[0].OUT_HALF0_BEL[5]     PPC.LSSDSCANOUT5
			// wire CELL_W[0].OUT_HALF1_BEL[0]     PPC.LSSDSCANOUT0
			// wire CELL_W[0].OUT_HALF1_BEL[1]     PPC.LSSDSCANOUT1
			// wire CELL_W[0].OUT_HALF1_BEL[2]     PPC.LSSDSCANOUT2
			// wire CELL_W[0].OUT_HALF1_BEL[3]     PPC.LSSDSCANOUT3
			// wire CELL_W[0].OUT_HALF1_BEL[4]     PPC.LSSDSCANOUT4
			// wire CELL_W[0].OUT_HALF1_BEL[5]     PPC.LSSDSCANOUT5
			// wire CELL_W[1].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR41
			// wire CELL_W[1].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR42
			// wire CELL_W[1].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR43
			// wire CELL_W[1].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR44
			// wire CELL_W[1].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR37
			// wire CELL_W[1].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR38
			// wire CELL_W[1].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR39
			// wire CELL_W[1].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR40
			// wire CELL_W[1].IMUX_IMUX[0]         EMAC.PHYEMAC0RXD4
			// wire CELL_W[1].IMUX_IMUX[1]         EMAC.PHYEMAC0RXD5
			// wire CELL_W[1].IMUX_IMUX[2]         EMAC.PHYEMAC0RXD6
			// wire CELL_W[1].IMUX_IMUX[3]         EMAC.PHYEMAC0RXD7
			// wire CELL_W[1].IMUX_IMUX[4]         EMAC.PHYEMAC0RXDV
			// wire CELL_W[1].IMUX_IMUX[5]         EMAC.PHYEMAC0RXER
			// wire CELL_W[1].IMUX_IMUX[6]         EMAC.PHYEMAC0RXCOMMADET
			// wire CELL_W[1].IMUX_IMUX[7]         EMAC.PHYEMAC0RXCHECKINGCRC
			// wire CELL_W[1].IMUX_IMUX[8]         EMAC.EMAC0TIBUS3
			// wire CELL_W[1].IMUX_IMUX[9]         EMAC.EMAC0TIBUS2
			// wire CELL_W[1].IMUX_IMUX[10]        EMAC.CLIENTEMAC0TXUNDERRUN
			// wire CELL_W[1].IMUX_IMUX[11]        EMAC.CLIENTEMAC0PAUSEREQ
			// wire CELL_W[1].IMUX_IMUX[12]        EMAC.CLIENTEMAC0TXDVLD
			// wire CELL_W[1].IMUX_IMUX[13]        EMAC.CLIENTEMAC0TXDVLDMSW
			// wire CELL_W[1].IMUX_IMUX[14]        EMAC.PHYEMAC0PHYAD0
			// wire CELL_W[1].IMUX_IMUX[15]        EMAC.PHYEMAC0PHYAD1
			// wire CELL_W[1].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI24
			// wire CELL_W[1].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI25
			// wire CELL_W[1].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI26
			// wire CELL_W[1].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI27
			// wire CELL_W[1].OUT_BEST_TMIN[0]     EMAC.EMAC0PHYTXD4
			// wire CELL_W[1].OUT_BEST_TMIN[1]     EMAC.EMAC0PHYTXD5
			// wire CELL_W[1].OUT_BEST_TMIN[2]     EMAC.EMAC0PHYTXD6
			// wire CELL_W[1].OUT_BEST_TMIN[3]     EMAC.EMAC0PHYTXD7
			// wire CELL_W[1].OUT_BEST_TMIN[4]     EMAC.EMAC0PHYTXCHARISK
			// wire CELL_W[1].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXDVLDMSW
			// wire CELL_W[1].OUT_BEST_TMIN[6]     EMAC.EMAC0CLIENTRXDVLD
			// wire CELL_W[1].OUT_BEST_TMIN[7]     EMAC.EMAC0CLIENTRXSTATSVLD
			// wire CELL_W[1].OUT_SEC_TMIN[0]      EMAC.EMAC0CLIENTRXSTATS0
			// wire CELL_W[1].OUT_SEC_TMIN[1]      EMAC.EMAC0CLIENTRXSTATS1
			// wire CELL_W[1].OUT_SEC_TMIN[2]      EMAC.EMAC0CLIENTRXSTATS2
			// wire CELL_W[1].OUT_SEC_TMIN[3]      EMAC.EMAC0PHYMGTTXRESET
			// wire CELL_W[1].OUT_HALF0_BEL[0]     PPC.LSSDSCANOUT6
			// wire CELL_W[1].OUT_HALF0_BEL[1]     PPC.LSSDSCANOUT7
			// wire CELL_W[1].OUT_HALF0_BEL[2]     PPC.LSSDSCANOUT8
			// wire CELL_W[1].OUT_HALF0_BEL[3]     PPC.LSSDSCANOUT9
			// wire CELL_W[1].OUT_HALF0_BEL[4]     PPC.LSSDSCANOUT10
			// wire CELL_W[1].OUT_HALF0_BEL[5]     PPC.LSSDSCANOUT11
			// wire CELL_W[1].OUT_HALF1_BEL[0]     PPC.LSSDSCANOUT6
			// wire CELL_W[1].OUT_HALF1_BEL[1]     PPC.LSSDSCANOUT7
			// wire CELL_W[1].OUT_HALF1_BEL[2]     PPC.LSSDSCANOUT8
			// wire CELL_W[1].OUT_HALF1_BEL[3]     PPC.LSSDSCANOUT9
			// wire CELL_W[1].OUT_HALF1_BEL[4]     PPC.LSSDSCANOUT10
			// wire CELL_W[1].OUT_HALF1_BEL[5]     PPC.LSSDSCANOUT11
			// wire CELL_W[2].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR33
			// wire CELL_W[2].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR34
			// wire CELL_W[2].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR35
			// wire CELL_W[2].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR36
			// wire CELL_W[2].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR29
			// wire CELL_W[2].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR30
			// wire CELL_W[2].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR31
			// wire CELL_W[2].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR32
			// wire CELL_W[2].IMUX_IMUX[0]         EMAC.PHYEMAC0RXNOTINTABLE
			// wire CELL_W[2].IMUX_IMUX[1]         EMAC.PHYEMAC0RXDISPERR
			// wire CELL_W[2].IMUX_IMUX[2]         EMAC.PHYEMAC0RXCHARISK
			// wire CELL_W[2].IMUX_IMUX[3]         EMAC.PHYEMAC0RXCHARISCOMMA
			// wire CELL_W[2].IMUX_IMUX[4]         EMAC.PHYEMAC0RXLOSSOFSYNC0
			// wire CELL_W[2].IMUX_IMUX[5]         EMAC.PHYEMAC0RXLOSSOFSYNC1
			// wire CELL_W[2].IMUX_IMUX[6]         EMAC.PHYEMAC0RXBUFSTATUS0
			// wire CELL_W[2].IMUX_IMUX[7]         EMAC.PHYEMAC0RXBUFSTATUS1
			// wire CELL_W[2].IMUX_IMUX[8]         EMAC.CLIENTEMAC0TXD0
			// wire CELL_W[2].IMUX_IMUX[9]         EMAC.CLIENTEMAC0TXD1
			// wire CELL_W[2].IMUX_IMUX[10]        EMAC.CLIENTEMAC0TXD2
			// wire CELL_W[2].IMUX_IMUX[11]        EMAC.CLIENTEMAC0TXD3
			// wire CELL_W[2].IMUX_IMUX[12]        EMAC.TIEEMAC0UNICASTADDR28
			// wire CELL_W[2].IMUX_IMUX[13]        EMAC.TIEEMAC0UNICASTADDR19
			// wire CELL_W[2].IMUX_IMUX[14]        EMAC.RESET
			// wire CELL_W[2].IMUX_IMUX[15]        EMAC.PHYEMAC0SIGNALDET
			// wire CELL_W[2].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI20
			// wire CELL_W[2].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI21
			// wire CELL_W[2].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI22
			// wire CELL_W[2].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI23
			// wire CELL_W[2].OUT_BEST_TMIN[0]     EMAC.EMAC0CLIENTTXCLIENTCLKOUT
			// wire CELL_W[2].OUT_BEST_TMIN[1]     EMAC.EMAC0CLIENTRXSTATS3
			// wire CELL_W[2].OUT_BEST_TMIN[2]     EMAC.EMAC0CLIENTTXACK
			// wire CELL_W[2].OUT_BEST_TMIN[3]     EMAC.EMAC0CLIENTTXCOLLISION
			// wire CELL_W[2].OUT_BEST_TMIN[4]     EMAC.EMAC0CLIENTTXRETRANSMIT
			// wire CELL_W[2].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXSTATSBYTEVLD
			// wire CELL_W[2].OUT_BEST_TMIN[6]     EMAC.HOSTMIIMRDY
			// wire CELL_W[2].OUT_BEST_TMIN[7]     PPC.DCREMACENABLER
			// wire CELL_W[2].OUT_SEC_TMIN[0]      PPC.TSTDCRC405DBUSINO28
			// wire CELL_W[2].OUT_SEC_TMIN[1]      PPC.TSTDCRC405DBUSINO29
			// wire CELL_W[2].OUT_SEC_TMIN[2]      PPC.TSTDCRC405DBUSINO30
			// wire CELL_W[2].OUT_SEC_TMIN[3]      PPC.TSTDCRC405DBUSINO31
			// wire CELL_W[2].OUT_HALF0_BEL[0]     PPC.LSSDSCANOUT12
			// wire CELL_W[2].OUT_HALF0_BEL[1]     PPC.LSSDSCANOUT13
			// wire CELL_W[2].OUT_HALF0_BEL[2]     PPC.LSSDSCANOUT14
			// wire CELL_W[2].OUT_HALF0_BEL[3]     PPC.LSSDSCANOUT15
			// wire CELL_W[2].OUT_HALF1_BEL[0]     PPC.LSSDSCANOUT12
			// wire CELL_W[2].OUT_HALF1_BEL[1]     PPC.LSSDSCANOUT13
			// wire CELL_W[2].OUT_HALF1_BEL[2]     PPC.LSSDSCANOUT14
			// wire CELL_W[2].OUT_HALF1_BEL[3]     PPC.LSSDSCANOUT15
			// wire CELL_W[3].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR24
			// wire CELL_W[3].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR25
			// wire CELL_W[3].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR26
			// wire CELL_W[3].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR27
			// wire CELL_W[3].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR20
			// wire CELL_W[3].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR21
			// wire CELL_W[3].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR22
			// wire CELL_W[3].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR23
			// wire CELL_W[3].IMUX_IMUX[0]         EMAC.CLIENTEMAC0TXFIRSTBYTE
			// wire CELL_W[3].IMUX_IMUX[1]         EMAC.PHYEMAC0RXCLKCORCNT0
			// wire CELL_W[3].IMUX_IMUX[2]         EMAC.PHYEMAC0RXRUNDISP
			// wire CELL_W[3].IMUX_IMUX[3]         EMAC.PHYEMAC0TXBUFERR
			// wire CELL_W[3].IMUX_IMUX[4]         EMAC.PHYEMAC0MDIN
			// wire CELL_W[3].IMUX_IMUX[5]         EMAC.CLIENTEMAC0TXD4
			// wire CELL_W[3].IMUX_IMUX[6]         EMAC.CLIENTEMAC0TXD5
			// wire CELL_W[3].IMUX_IMUX[7]         EMAC.CLIENTEMAC0TXD6
			// wire CELL_W[3].IMUX_IMUX[8]         EMAC.CLIENTEMAC0TXD7
			// wire CELL_W[3].IMUX_IMUX[9]         EMAC.TIEEMAC0CONFIGVEC64
			// wire CELL_W[3].IMUX_IMUX[10]        EMAC.TIEEMAC0CONFIGVEC65
			// wire CELL_W[3].IMUX_IMUX[11]        EMAC.TIEEMAC0CONFIGVEC66
			// wire CELL_W[3].IMUX_IMUX[12]        EMAC.TIEEMAC0CONFIGVEC67
			// wire CELL_W[3].IMUX_IMUX[13]        EMAC.TIEEMAC0CONFIGVEC68
			// wire CELL_W[3].IMUX_IMUX[14]        EMAC.TIEEMAC0CONFIGVEC69
			// wire CELL_W[3].IMUX_IMUX[15]        PPC.TSTISOCMC405READDATAOUTI16
			// wire CELL_W[3].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI17
			// wire CELL_W[3].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI18
			// wire CELL_W[3].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI19
			// wire CELL_W[3].OUT_BEST_TMIN[0]     EMAC.EMAC0PHYTXCHARDISPMODE
			// wire CELL_W[3].OUT_BEST_TMIN[1]     EMAC.EMAC0PHYTXCHARDISPVAL
			// wire CELL_W[3].OUT_BEST_TMIN[2]     EMAC.EMAC0CLIENTTXGMIIMIICLKOUT
			// wire CELL_W[3].OUT_BEST_TMIN[3]     EMAC.EMAC0PHYLOOPBACKMSB
			// wire CELL_W[3].OUT_BEST_TMIN[4]     EMAC.EMAC0CLIENTRXCLIENTCLKOUT
			// wire CELL_W[3].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXFRAMEDROP
			// wire CELL_W[3].OUT_BEST_TMIN[6]     EMAC.EMAC0CLIENTRXGOODFRAME
			// wire CELL_W[3].OUT_BEST_TMIN[7]     EMAC.EMAC0CLIENTRXBADFRAME
			// wire CELL_W[3].OUT_SEC_TMIN[0]      PPC.TSTDCRC405DBUSINO24
			// wire CELL_W[3].OUT_SEC_TMIN[1]      PPC.TSTDCRC405DBUSINO25
			// wire CELL_W[3].OUT_SEC_TMIN[2]      PPC.TSTDCRC405DBUSINO26
			// wire CELL_W[3].OUT_SEC_TMIN[3]      PPC.TSTDCRC405DBUSINO27
			// wire CELL_W[3].OUT_HALF0_BEL[0]     PPC.TSTC405APUWBBYTEENO0
			// wire CELL_W[3].OUT_HALF0_BEL[1]     PPC.TSTC405APUWBBYTEENO1
			// wire CELL_W[3].OUT_HALF0_BEL[2]     PPC.TSTC405APUWBBYTEENO2
			// wire CELL_W[3].OUT_HALF0_BEL[3]     PPC.TSTC405APUWBBYTEENO3
			// wire CELL_W[3].OUT_HALF1_BEL[0]     PPC.TSTC405APUWBBYTEENO0
			// wire CELL_W[3].OUT_HALF1_BEL[1]     PPC.TSTC405APUWBBYTEENO1
			// wire CELL_W[3].OUT_HALF1_BEL[2]     PPC.TSTC405APUWBBYTEENO2
			// wire CELL_W[3].OUT_HALF1_BEL[3]     PPC.TSTC405APUWBBYTEENO3
			// wire CELL_W[4].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR15
			// wire CELL_W[4].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR16
			// wire CELL_W[4].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR17
			// wire CELL_W[4].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR18
			// wire CELL_W[4].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR11
			// wire CELL_W[4].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR12
			// wire CELL_W[4].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR13
			// wire CELL_W[4].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR14
			// wire CELL_W[4].IMUX_IMUX[0]         EMAC.CLIENTEMAC0TXD8
			// wire CELL_W[4].IMUX_IMUX[1]         EMAC.CLIENTEMAC0TXD9
			// wire CELL_W[4].IMUX_IMUX[2]         EMAC.CLIENTEMAC0TXD10
			// wire CELL_W[4].IMUX_IMUX[3]         EMAC.CLIENTEMAC0TXD11
			// wire CELL_W[4].IMUX_IMUX[4]         EMAC.CLIENTEMAC0TXIFGDELAY0
			// wire CELL_W[4].IMUX_IMUX[5]         EMAC.CLIENTEMAC0TXIFGDELAY1
			// wire CELL_W[4].IMUX_IMUX[6]         EMAC.CLIENTEMAC0TXIFGDELAY2
			// wire CELL_W[4].IMUX_IMUX[7]         EMAC.CLIENTEMAC0TXIFGDELAY3
			// wire CELL_W[4].IMUX_IMUX[8]         EMAC.CLIENTEMAC0PAUSEVAL0
			// wire CELL_W[4].IMUX_IMUX[9]         EMAC.CLIENTEMAC0PAUSEVAL1
			// wire CELL_W[4].IMUX_IMUX[10]        EMAC.CLIENTEMAC0PAUSEVAL2
			// wire CELL_W[4].IMUX_IMUX[11]        EMAC.CLIENTEMAC0PAUSEVAL3
			// wire CELL_W[4].IMUX_IMUX[12]        EMAC.TIEEMAC0CONFIGVEC70
			// wire CELL_W[4].IMUX_IMUX[13]        EMAC.TIEEMAC0CONFIGVEC71
			// wire CELL_W[4].IMUX_IMUX[14]        EMAC.TIEEMAC0CONFIGVEC72
			// wire CELL_W[4].IMUX_IMUX[15]        EMAC.EMAC0TIBUS4
			// wire CELL_W[4].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI12
			// wire CELL_W[4].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI13
			// wire CELL_W[4].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI14
			// wire CELL_W[4].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI15
			// wire CELL_W[4].OUT_BEST_TMIN[0]     EMAC.EMAC0CLIENTRXD0
			// wire CELL_W[4].OUT_BEST_TMIN[1]     EMAC.EMAC0CLIENTRXD1
			// wire CELL_W[4].OUT_BEST_TMIN[2]     EMAC.EMAC0CLIENTRXD2
			// wire CELL_W[4].OUT_BEST_TMIN[3]     EMAC.EMAC0CLIENTRXD3
			// wire CELL_W[4].OUT_BEST_TMIN[4]     EMAC.EMAC0CLIENTTXSTATS
			// wire CELL_W[4].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXSTATS6
			// wire CELL_W[4].OUT_BEST_TMIN[6]     EMAC.EMAC0CLIENTRXSTATS4
			// wire CELL_W[4].OUT_BEST_TMIN[7]     EMAC.EMAC0CLIENTRXSTATS5
			// wire CELL_W[4].OUT_SEC_TMIN[0]      PPC.C405JTGSHIFTDR
			// wire CELL_W[4].OUT_SEC_TMIN[1]      PPC.C405JTGTDO
			// wire CELL_W[4].OUT_SEC_TMIN[2]      PPC.C405JTGTDOEN
			// wire CELL_W[4].OUT_SEC_TMIN[3]      PPC.C405JTGUPDATEDR
			// wire CELL_W[4].OUT_HALF0_BEL[0]     EMAC.TSTSOEMACO0
			// wire CELL_W[4].OUT_HALF0_BEL[1]     EMAC.TSTSOEMACO1
			// wire CELL_W[4].OUT_HALF0_BEL[2]     EMAC.TSTSOEMACO2
			// wire CELL_W[4].OUT_HALF0_BEL[3]     EMAC.TSTSOEMACO3
			// wire CELL_W[4].OUT_HALF1_BEL[0]     EMAC.TSTSOEMACO0
			// wire CELL_W[4].OUT_HALF1_BEL[1]     EMAC.TSTSOEMACO1
			// wire CELL_W[4].OUT_HALF1_BEL[2]     EMAC.TSTSOEMACO2
			// wire CELL_W[4].OUT_HALF1_BEL[3]     EMAC.TSTSOEMACO3
			// wire CELL_W[5].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR7
			// wire CELL_W[5].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR8
			// wire CELL_W[5].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR9
			// wire CELL_W[5].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR10
			// wire CELL_W[5].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0UNICASTADDR3
			// wire CELL_W[5].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR4
			// wire CELL_W[5].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR5
			// wire CELL_W[5].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR6
			// wire CELL_W[5].IMUX_IMUX[0]         EMAC.CLIENTEMAC0TXD12
			// wire CELL_W[5].IMUX_IMUX[1]         EMAC.CLIENTEMAC0TXD13
			// wire CELL_W[5].IMUX_IMUX[2]         EMAC.CLIENTEMAC0TXD14
			// wire CELL_W[5].IMUX_IMUX[3]         EMAC.CLIENTEMAC0TXD15
			// wire CELL_W[5].IMUX_IMUX[4]         EMAC.CLIENTEMAC0TXIFGDELAY4
			// wire CELL_W[5].IMUX_IMUX[5]         EMAC.CLIENTEMAC0TXIFGDELAY5
			// wire CELL_W[5].IMUX_IMUX[6]         EMAC.CLIENTEMAC0TXIFGDELAY6
			// wire CELL_W[5].IMUX_IMUX[7]         EMAC.CLIENTEMAC0TXIFGDELAY7
			// wire CELL_W[5].IMUX_IMUX[8]         EMAC.CLIENTEMAC0PAUSEVAL4
			// wire CELL_W[5].IMUX_IMUX[9]         EMAC.CLIENTEMAC0PAUSEVAL5
			// wire CELL_W[5].IMUX_IMUX[10]        EMAC.CLIENTEMAC0PAUSEVAL6
			// wire CELL_W[5].IMUX_IMUX[11]        EMAC.CLIENTEMAC0PAUSEVAL7
			// wire CELL_W[5].IMUX_IMUX[12]        EMAC.TIEEMAC0CONFIGVEC12
			// wire CELL_W[5].IMUX_IMUX[13]        EMAC.TIEEMAC0CONFIGVEC13
			// wire CELL_W[5].IMUX_IMUX[14]        EMAC.TIEEMAC0CONFIGVEC14
			// wire CELL_W[5].IMUX_IMUX[15]        EMAC.TIEEMAC0CONFIGVEC15
			// wire CELL_W[5].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI8
			// wire CELL_W[5].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI9
			// wire CELL_W[5].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI10
			// wire CELL_W[5].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI11
			// wire CELL_W[5].OUT_BEST_TMIN[0]     EMAC.EMAC0PHYSYNCACQSTATUS
			// wire CELL_W[5].OUT_BEST_TMIN[1]     EMAC.EMAC0PHYMCLKOUT
			// wire CELL_W[5].OUT_BEST_TMIN[2]     EMAC.EMAC0PHYMDTRI
			// wire CELL_W[5].OUT_BEST_TMIN[3]     EMAC.EMAC0PHYMDOUT
			// wire CELL_W[5].OUT_BEST_TMIN[4]     EMAC.EMAC0CLIENTRXD4
			// wire CELL_W[5].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXD5
			// wire CELL_W[5].OUT_BEST_TMIN[6]     EMAC.EMAC0CLIENTRXD6
			// wire CELL_W[5].OUT_BEST_TMIN[7]     EMAC.EMAC0CLIENTRXD7
			// wire CELL_W[5].OUT_SEC_TMIN[0]      PPC.TSTDCRC405DBUSINO20
			// wire CELL_W[5].OUT_SEC_TMIN[1]      PPC.TSTDCRC405DBUSINO21
			// wire CELL_W[5].OUT_SEC_TMIN[2]      PPC.TSTDCRC405DBUSINO22
			// wire CELL_W[5].OUT_SEC_TMIN[3]      PPC.TSTDCRC405DBUSINO23
			// wire CELL_W[5].OUT_SEC_TMIN[4]      EMAC.EMAC0CLIENTRXDVREG6
			// wire CELL_W[5].OUT_HALF0_BEL[0]     PPC.DIAGOUT
			// wire CELL_W[5].OUT_HALF0_BEL[1]     PPC.TSTC405APUWBFLUSHO
			// wire CELL_W[5].OUT_HALF0_BEL[2]     PPC.TSTC405APUWBHOLDO
			// wire CELL_W[5].OUT_HALF0_BEL[3]     PPC.TSTC405APUDCDFULLO
			// wire CELL_W[5].OUT_HALF1_BEL[0]     PPC.DIAGOUT
			// wire CELL_W[5].OUT_HALF1_BEL[1]     PPC.TSTC405APUWBFLUSHO
			// wire CELL_W[5].OUT_HALF1_BEL[2]     PPC.TSTC405APUWBHOLDO
			// wire CELL_W[5].OUT_HALF1_BEL[3]     PPC.TSTC405APUDCDFULLO
			// wire CELL_W[6].IMUX_SR_OPTINV[0]    PPC.TIEDCRADDR4
			// wire CELL_W[6].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0UNICASTADDR0
			// wire CELL_W[6].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0UNICASTADDR1
			// wire CELL_W[6].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0UNICASTADDR2
			// wire CELL_W[6].IMUX_CLK_OPTINV[0]   EMAC.EMAC0TIBUS0
			// wire CELL_W[6].IMUX_CE_OPTINV[0]    PPC.TIEDCRADDR0
			// wire CELL_W[6].IMUX_CE_OPTINV[1]    PPC.TIEDCRADDR1
			// wire CELL_W[6].IMUX_CE_OPTINV[2]    PPC.TIEDCRADDR2
			// wire CELL_W[6].IMUX_CE_OPTINV[3]    PPC.TIEDCRADDR3
			// wire CELL_W[6].IMUX_IMUX[0]         EMAC.HOSTADDR0
			// wire CELL_W[6].IMUX_IMUX[1]         EMAC.HOSTADDR1
			// wire CELL_W[6].IMUX_IMUX[2]         EMAC.HOSTADDR2
			// wire CELL_W[6].IMUX_IMUX[3]         EMAC.HOSTADDR3
			// wire CELL_W[6].IMUX_IMUX[4]         EMAC.HOSTADDR4
			// wire CELL_W[6].IMUX_IMUX[5]         EMAC.HOSTADDR5
			// wire CELL_W[6].IMUX_IMUX[6]         EMAC.HOSTADDR6
			// wire CELL_W[6].IMUX_IMUX[7]         EMAC.HOSTADDR7
			// wire CELL_W[6].IMUX_IMUX[8]         EMAC.HOSTADDR8
			// wire CELL_W[6].IMUX_IMUX[9]         EMAC.HOSTADDR9
			// wire CELL_W[6].IMUX_IMUX[10]        EMAC.HOSTWRDATA0
			// wire CELL_W[6].IMUX_IMUX[11]        EMAC.HOSTWRDATA1
			// wire CELL_W[6].IMUX_IMUX[12]        EMAC.TIEEMAC0CONFIGVEC16
			// wire CELL_W[6].IMUX_IMUX[13]        EMAC.TIEEMAC0CONFIGVEC17
			// wire CELL_W[6].IMUX_IMUX[14]        EMAC.TIEEMAC0CONFIGVEC18
			// wire CELL_W[6].IMUX_IMUX[15]        EMAC.TIEEMAC0CONFIGVEC19
			// wire CELL_W[6].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI4
			// wire CELL_W[6].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI5
			// wire CELL_W[6].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI6
			// wire CELL_W[6].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI7
			// wire CELL_W[6].OUT_BEST_TMIN[0]     EMAC.HOSTRDDATA0
			// wire CELL_W[6].OUT_BEST_TMIN[1]     EMAC.HOSTRDDATA1
			// wire CELL_W[6].OUT_BEST_TMIN[2]     EMAC.HOSTRDDATA2
			// wire CELL_W[6].OUT_BEST_TMIN[3]     EMAC.EMAC0CLIENTRXD8
			// wire CELL_W[6].OUT_BEST_TMIN[4]     EMAC.EMAC0CLIENTRXD9
			// wire CELL_W[6].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXD10
			// wire CELL_W[6].OUT_BEST_TMIN[6]     EMAC.EMAC0CLIENTRXD11
			// wire CELL_W[6].OUT_BEST_TMIN[7]     EMAC.HOSTRDDATA3
			// wire CELL_W[6].OUT_SEC_TMIN[0]      EMAC.HOSTRDDATA4
			// wire CELL_W[6].OUT_SEC_TMIN[1]      EMAC.HOSTRDDATA5
			// wire CELL_W[6].OUT_SEC_TMIN[2]      EMAC.HOSTRDDATA6
			// wire CELL_W[6].OUT_SEC_TMIN[3]      EMAC.HOSTRDDATA7
			// wire CELL_W[6].OUT_HALF0_BEL[0]     PPC.TSTC405DSOCMBYTEENO0
			// wire CELL_W[6].OUT_HALF0_BEL[1]     PPC.TSTC405DSOCMBYTEENO1
			// wire CELL_W[6].OUT_HALF0_BEL[2]     PPC.TSTC405DSOCMBYTEENO2
			// wire CELL_W[6].OUT_HALF0_BEL[3]     PPC.TSTC405DSOCMBYTEENO3
			// wire CELL_W[6].OUT_HALF0_BEL[4]     PPC.TSTC405DSOCMXLTVALIDO
			// wire CELL_W[6].OUT_HALF0_BEL[5]     PPC.TSTC405DSOCMABORTOPO
			// wire CELL_W[6].OUT_HALF0_BEL[6]     PPC.TSTC405DSOCMABORTREQO
			// wire CELL_W[6].OUT_HALF0_BEL[7]     PPC.TSTC405DSOCMLOADREQO
			// wire CELL_W[6].OUT_HALF1_BEL[0]     PPC.TSTC405DSOCMBYTEENO0
			// wire CELL_W[6].OUT_HALF1_BEL[1]     PPC.TSTC405DSOCMBYTEENO1
			// wire CELL_W[6].OUT_HALF1_BEL[2]     PPC.TSTC405DSOCMBYTEENO2
			// wire CELL_W[6].OUT_HALF1_BEL[3]     PPC.TSTC405DSOCMBYTEENO3
			// wire CELL_W[6].OUT_HALF1_BEL[4]     PPC.TSTC405DSOCMXLTVALIDO
			// wire CELL_W[6].OUT_HALF1_BEL[5]     PPC.TSTC405DSOCMABORTOPO
			// wire CELL_W[6].OUT_HALF1_BEL[6]     PPC.TSTC405DSOCMABORTREQO
			// wire CELL_W[6].OUT_HALF1_BEL[7]     PPC.TSTC405DSOCMLOADREQO
			// wire CELL_W[7].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC1UNICASTADDR3
			// wire CELL_W[7].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC1UNICASTADDR2
			// wire CELL_W[7].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC1UNICASTADDR1
			// wire CELL_W[7].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC1UNICASTADDR0
			// wire CELL_W[7].IMUX_CLK_OPTINV[0]   PPC.CPMDCRCLK
			// wire CELL_W[7].IMUX_CE_OPTINV[0]    PPC.TIEDCRADDR5
			// wire CELL_W[7].IMUX_CE_OPTINV[1]    PPC.TESTSELI
			// wire CELL_W[7].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC63
			// wire CELL_W[7].IMUX_CE_OPTINV[3]    PPC.TSTUSECPMCLKSELI
			// wire CELL_W[7].IMUX_IMUX[0]         EMAC.HOSTWRDATA2
			// wire CELL_W[7].IMUX_IMUX[1]         EMAC.HOSTWRDATA3
			// wire CELL_W[7].IMUX_IMUX[2]         EMAC.HOSTWRDATA4
			// wire CELL_W[7].IMUX_IMUX[3]         EMAC.HOSTWRDATA5
			// wire CELL_W[7].IMUX_IMUX[4]         EMAC.HOSTWRDATA6
			// wire CELL_W[7].IMUX_IMUX[5]         EMAC.HOSTWRDATA7
			// wire CELL_W[7].IMUX_IMUX[6]         EMAC.HOSTWRDATA8
			// wire CELL_W[7].IMUX_IMUX[7]         EMAC.HOSTWRDATA9
			// wire CELL_W[7].IMUX_IMUX[8]         EMAC.HOSTWRDATA10
			// wire CELL_W[7].IMUX_IMUX[9]         EMAC.HOSTWRDATA11
			// wire CELL_W[7].IMUX_IMUX[10]        EMAC.HOSTWRDATA12
			// wire CELL_W[7].IMUX_IMUX[11]        EMAC.HOSTWRDATA13
			// wire CELL_W[7].IMUX_IMUX[12]        EMAC.CLIENTEMAC0PAUSEVAL12
			// wire CELL_W[7].IMUX_IMUX[13]        EMAC.CLIENTEMAC0PAUSEVAL13
			// wire CELL_W[7].IMUX_IMUX[14]        EMAC.CLIENTEMAC0PAUSEVAL14
			// wire CELL_W[7].IMUX_IMUX[15]        EMAC.CLIENTEMAC0PAUSEVAL15
			// wire CELL_W[7].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI0
			// wire CELL_W[7].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI1
			// wire CELL_W[7].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI2
			// wire CELL_W[7].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI3
			// wire CELL_W[7].OUT_BEST_TMIN[0]     EMAC.HOSTRDDATA8
			// wire CELL_W[7].OUT_BEST_TMIN[1]     EMAC.HOSTRDDATA9
			// wire CELL_W[7].OUT_BEST_TMIN[2]     EMAC.HOSTRDDATA10
			// wire CELL_W[7].OUT_BEST_TMIN[3]     EMAC.HOSTRDDATA11
			// wire CELL_W[7].OUT_BEST_TMIN[4]     EMAC.EMAC0CLIENTRXD12
			// wire CELL_W[7].OUT_BEST_TMIN[5]     EMAC.EMAC0CLIENTRXD13
			// wire CELL_W[7].OUT_BEST_TMIN[6]     EMAC.EMAC0CLIENTRXD14
			// wire CELL_W[7].OUT_BEST_TMIN[7]     EMAC.EMAC0CLIENTRXD15
			// wire CELL_W[7].OUT_SEC_TMIN[0]      EMAC.HOSTRDDATA12
			// wire CELL_W[7].OUT_SEC_TMIN[1]      EMAC.HOSTRDDATA13
			// wire CELL_W[7].OUT_SEC_TMIN[2]      EMAC.HOSTRDDATA14
			// wire CELL_W[7].OUT_SEC_TMIN[3]      EMAC.HOSTRDDATA15
			// wire CELL_W[7].OUT_HALF0_BEL[0]     PPC.C405DSOCMCACHEABLE
			// wire CELL_W[7].OUT_HALF0_BEL[1]     PPC.C405DSOCMGUARDED
			// wire CELL_W[7].OUT_HALF0_BEL[2]     PPC.C405DSOCMSTRINGMULTIPLE
			// wire CELL_W[7].OUT_HALF0_BEL[3]     PPC.C405DSOCMU0ATTR
			// wire CELL_W[7].OUT_HALF0_BEL[4]     PPC.TSTC405APUEXEWDCNTO0
			// wire CELL_W[7].OUT_HALF0_BEL[5]     PPC.TSTC405APUEXEWDCNTO1
			// wire CELL_W[7].OUT_HALF0_BEL[6]     PPC.TSTC405APUMSRFE0O
			// wire CELL_W[7].OUT_HALF0_BEL[7]     PPC.TSTC405APUMSRFE1O
			// wire CELL_W[7].OUT_HALF1_BEL[0]     PPC.C405DSOCMCACHEABLE
			// wire CELL_W[7].OUT_HALF1_BEL[1]     PPC.C405DSOCMGUARDED
			// wire CELL_W[7].OUT_HALF1_BEL[2]     PPC.C405DSOCMSTRINGMULTIPLE
			// wire CELL_W[7].OUT_HALF1_BEL[3]     PPC.C405DSOCMU0ATTR
			// wire CELL_W[7].OUT_HALF1_BEL[4]     PPC.TSTC405APUEXEWDCNTO0
			// wire CELL_W[7].OUT_HALF1_BEL[5]     PPC.TSTC405APUEXEWDCNTO1
			// wire CELL_W[7].OUT_HALF1_BEL[6]     PPC.TSTC405APUMSRFE0O
			// wire CELL_W[7].OUT_HALF1_BEL[7]     PPC.TSTC405APUMSRFE1O
			// wire CELL_W[8].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC49
			// wire CELL_W[8].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC50
			// wire CELL_W[8].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC51
			// wire CELL_W[8].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC52
			// wire CELL_W[8].IMUX_CLK_OPTINV[0]   EMAC.EMAC0TIBUS1
			// wire CELL_W[8].IMUX_CE_OPTINV[0]    PPC.TIEPVRBIT28
			// wire CELL_W[8].IMUX_CE_OPTINV[1]    PPC.TIEPVRBIT29
			// wire CELL_W[8].IMUX_CE_OPTINV[2]    PPC.TIEPVRBIT30
			// wire CELL_W[8].IMUX_CE_OPTINV[3]    PPC.TIEPVRBIT31
			// wire CELL_W[8].IMUX_IMUX[0]         PPC.EXTDCRDBUSIN28
			// wire CELL_W[8].IMUX_IMUX[1]         PPC.EXTDCRDBUSIN29
			// wire CELL_W[8].IMUX_IMUX[2]         PPC.EXTDCRDBUSIN30
			// wire CELL_W[8].IMUX_IMUX[3]         PPC.EXTDCRDBUSIN31
			// wire CELL_W[8].IMUX_IMUX[4]         EMAC.CLIENTEMAC0PAUSEVAL8
			// wire CELL_W[8].IMUX_IMUX[5]         EMAC.CLIENTEMAC0PAUSEVAL9
			// wire CELL_W[8].IMUX_IMUX[6]         EMAC.CLIENTEMAC0PAUSEVAL10
			// wire CELL_W[8].IMUX_IMUX[7]         EMAC.CLIENTEMAC0PAUSEVAL11
			// wire CELL_W[8].IMUX_IMUX[8]         EMAC.PHYEMAC0RXCLKCORCNT1
			// wire CELL_W[8].IMUX_IMUX[9]         EMAC.PHYEMAC0RXCLKCORCNT2
			// wire CELL_W[8].IMUX_IMUX[10]        EMAC.PHYEMAC0RXBUFERR
			// wire CELL_W[8].IMUX_IMUX[11]        PPC.CPMC405PLBSAMPLECYCLEALT
			// wire CELL_W[8].IMUX_IMUX[12]        PPC.CPMC405PLBSYNCCLOCK
			// wire CELL_W[8].IMUX_IMUX[13]        PPC.TSTC405ISOCMABUSI25
			// wire CELL_W[8].IMUX_IMUX[14]        PPC.TSTC405ISOCMABUSI26
			// wire CELL_W[8].IMUX_IMUX[15]        PPC.TSTC405ISOCMABUSI27
			// wire CELL_W[8].IMUX_IMUX[16]        PPC.TSTC405ISOCMABUSI28
			// wire CELL_W[8].IMUX_IMUX[17]        PPC.TSTC405ISOCMABUSI29
			// wire CELL_W[8].OUT_BEST_TMIN[0]     PPC.EXTDCRDBUSOUT28
			// wire CELL_W[8].OUT_BEST_TMIN[1]     PPC.EXTDCRDBUSOUT29
			// wire CELL_W[8].OUT_BEST_TMIN[2]     PPC.EXTDCRDBUSOUT30
			// wire CELL_W[8].OUT_BEST_TMIN[3]     PPC.EXTDCRDBUSOUT31
			// wire CELL_W[8].OUT_BEST_TMIN[4]     PPC.C405DBGWBIAR28
			// wire CELL_W[8].OUT_BEST_TMIN[5]     PPC.C405DBGWBIAR29
			// wire CELL_W[8].OUT_BEST_TMIN[6]     PPC.C405DBGWBFULL
			// wire CELL_W[8].OUT_BEST_TMIN[7]     PPC.C405CPMCORESLEEPREQ
			// wire CELL_W[8].OUT_SEC_TMIN[0]      PPC.C405CPMMSRCE
			// wire CELL_W[8].OUT_SEC_TMIN[1]      PPC.C405CPMMSREE
			// wire CELL_W[8].OUT_SEC_TMIN[2]      PPC.C405CPMTIMERIRQ
			// wire CELL_W[8].OUT_SEC_TMIN[3]      PPC.C405CPMTIMERRESETREQ
			// wire CELL_W[8].OUT_SEC_TMIN[4]      EMAC.EMAC0CLIENTANINTERRUPT
			// wire CELL_W[8].OUT_HALF0_BEL[0]     PPC.TSTISOCMC405READDATAOUTO60
			// wire CELL_W[8].OUT_HALF0_BEL[1]     PPC.TSTISOCMC405READDATAOUTO61
			// wire CELL_W[8].OUT_HALF0_BEL[2]     PPC.TSTISOCMC405READDATAOUTO62
			// wire CELL_W[8].OUT_HALF0_BEL[3]     PPC.TSTISOCMC405READDATAOUTO63
			// wire CELL_W[8].OUT_HALF0_BEL[4]     PPC.TSTDSOCMC405RDDBUSO28
			// wire CELL_W[8].OUT_HALF0_BEL[5]     PPC.TSTDSOCMC405RDDBUSO29
			// wire CELL_W[8].OUT_HALF0_BEL[6]     PPC.TSTDSOCMC405RDDBUSO30
			// wire CELL_W[8].OUT_HALF0_BEL[7]     PPC.TSTDSOCMC405RDDBUSO31
			// wire CELL_W[8].OUT_HALF1_BEL[0]     PPC.TSTISOCMC405READDATAOUTO60
			// wire CELL_W[8].OUT_HALF1_BEL[1]     PPC.TSTISOCMC405READDATAOUTO61
			// wire CELL_W[8].OUT_HALF1_BEL[2]     PPC.TSTISOCMC405READDATAOUTO62
			// wire CELL_W[8].OUT_HALF1_BEL[3]     PPC.TSTISOCMC405READDATAOUTO63
			// wire CELL_W[8].OUT_HALF1_BEL[4]     PPC.TSTDSOCMC405RDDBUSO28
			// wire CELL_W[8].OUT_HALF1_BEL[5]     PPC.TSTDSOCMC405RDDBUSO29
			// wire CELL_W[8].OUT_HALF1_BEL[6]     PPC.TSTDSOCMC405RDDBUSO30
			// wire CELL_W[8].OUT_HALF1_BEL[7]     PPC.TSTDSOCMC405RDDBUSO31
			// wire CELL_W[9].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC53
			// wire CELL_W[9].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC54
			// wire CELL_W[9].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC55
			// wire CELL_W[9].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC56
			// wire CELL_W[9].IMUX_CLK_OPTINV[0]   EMAC.PHYEMAC0MCLKIN
			// wire CELL_W[9].IMUX_CE_OPTINV[0]    PPC.LSSDSCANIN0
			// wire CELL_W[9].IMUX_CE_OPTINV[1]    PPC.LSSDSCANIN1
			// wire CELL_W[9].IMUX_CE_OPTINV[2]    PPC.LSSDSCANIN2
			// wire CELL_W[9].IMUX_CE_OPTINV[3]    PPC.LSSDSCANIN3
			// wire CELL_W[9].IMUX_IMUX[0]         PPC.EXTDCRDBUSIN24
			// wire CELL_W[9].IMUX_IMUX[1]         PPC.EXTDCRDBUSIN25
			// wire CELL_W[9].IMUX_IMUX[2]         PPC.EXTDCRDBUSIN26
			// wire CELL_W[9].IMUX_IMUX[3]         PPC.EXTDCRDBUSIN27
			// wire CELL_W[9].IMUX_IMUX[4]         PPC.RSTC405RESETCORE
			// wire CELL_W[9].IMUX_IMUX[5]         PPC.RSTC405RESETCHIP
			// wire CELL_W[9].IMUX_IMUX[6]         PPC.RSTC405RESETSYS
			// wire CELL_W[9].IMUX_IMUX[7]         PPC.TIEC405CLOCKENABLE
			// wire CELL_W[9].IMUX_IMUX[8]         PPC.TIEC405DUTYENABLE
			// wire CELL_W[9].IMUX_IMUX[9]         EMAC.TIEEMAC0CONFIGVEC73
			// wire CELL_W[9].IMUX_IMUX[10]        EMAC.TIEEMAC0CONFIGVEC74
			// wire CELL_W[9].IMUX_IMUX[11]        EMAC.TIEEMAC0CONFIGVEC75
			// wire CELL_W[9].IMUX_IMUX[12]        EMAC.TIEEMAC0CONFIGVEC76
			// wire CELL_W[9].IMUX_IMUX[13]        PPC.LSSDCE1C1
			// wire CELL_W[9].IMUX_IMUX[14]        PPC.LSSDCE1CA1
			// wire CELL_W[9].IMUX_IMUX[15]        PPC.TSTC405ISOCMABUSI20
			// wire CELL_W[9].IMUX_IMUX[16]        PPC.TSTC405ISOCMABUSI21
			// wire CELL_W[9].IMUX_IMUX[17]        PPC.TSTC405ISOCMABUSI22
			// wire CELL_W[9].IMUX_IMUX[18]        PPC.TSTC405ISOCMABUSI23
			// wire CELL_W[9].IMUX_IMUX[19]        PPC.TSTC405ISOCMABUSI24
			// wire CELL_W[9].OUT_BEST_TMIN[0]     PPC.EXTDCRDBUSOUT24
			// wire CELL_W[9].OUT_BEST_TMIN[1]     PPC.EXTDCRDBUSOUT25
			// wire CELL_W[9].OUT_BEST_TMIN[2]     PPC.EXTDCRDBUSOUT26
			// wire CELL_W[9].OUT_BEST_TMIN[3]     PPC.EXTDCRDBUSOUT27
			// wire CELL_W[9].OUT_BEST_TMIN[4]     PPC.C405DBGWBIAR24
			// wire CELL_W[9].OUT_BEST_TMIN[5]     PPC.C405DBGWBIAR25
			// wire CELL_W[9].OUT_BEST_TMIN[6]     PPC.C405DBGWBIAR26
			// wire CELL_W[9].OUT_BEST_TMIN[7]     PPC.C405DBGWBIAR27
			// wire CELL_W[9].OUT_SEC_TMIN[0]      PPC.C405XXXMACHINECHECK
			// wire CELL_W[9].OUT_SEC_TMIN[1]      PPC.C405RSTCHIPRESETREQ
			// wire CELL_W[9].OUT_SEC_TMIN[2]      PPC.C405RSTCORERESETREQ
			// wire CELL_W[9].OUT_SEC_TMIN[3]      PPC.C405RSTSYSRESETREQ
			// wire CELL_W[9].OUT_SEC_TMIN[4]      EMAC.EMAC0PHYENCOMMAALIGN
			// wire CELL_W[9].OUT_HALF0_BEL[0]     PPC.TSTISOCMC405READDATAOUTO56
			// wire CELL_W[9].OUT_HALF0_BEL[1]     PPC.TSTISOCMC405READDATAOUTO57
			// wire CELL_W[9].OUT_HALF0_BEL[2]     PPC.TSTISOCMC405READDATAOUTO58
			// wire CELL_W[9].OUT_HALF0_BEL[3]     PPC.TSTISOCMC405READDATAOUTO59
			// wire CELL_W[9].OUT_HALF0_BEL[4]     PPC.TSTDSOCMC405RDDBUSO24
			// wire CELL_W[9].OUT_HALF0_BEL[5]     PPC.TSTDSOCMC405RDDBUSO25
			// wire CELL_W[9].OUT_HALF0_BEL[6]     PPC.TSTDSOCMC405RDDBUSO26
			// wire CELL_W[9].OUT_HALF0_BEL[7]     PPC.TSTDSOCMC405RDDBUSO27
			// wire CELL_W[9].OUT_HALF1_BEL[0]     PPC.TSTISOCMC405READDATAOUTO56
			// wire CELL_W[9].OUT_HALF1_BEL[1]     PPC.TSTISOCMC405READDATAOUTO57
			// wire CELL_W[9].OUT_HALF1_BEL[2]     PPC.TSTISOCMC405READDATAOUTO58
			// wire CELL_W[9].OUT_HALF1_BEL[3]     PPC.TSTISOCMC405READDATAOUTO59
			// wire CELL_W[9].OUT_HALF1_BEL[4]     PPC.TSTDSOCMC405RDDBUSO24
			// wire CELL_W[9].OUT_HALF1_BEL[5]     PPC.TSTDSOCMC405RDDBUSO25
			// wire CELL_W[9].OUT_HALF1_BEL[6]     PPC.TSTDSOCMC405RDDBUSO26
			// wire CELL_W[9].OUT_HALF1_BEL[7]     PPC.TSTDSOCMC405RDDBUSO27
			// wire CELL_W[10].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC0CONFIGVEC57
			// wire CELL_W[10].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC0CONFIGVEC58
			// wire CELL_W[10].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC0CONFIGVEC59
			// wire CELL_W[10].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC0CONFIGVEC60
			// wire CELL_W[10].IMUX_CLK_OPTINV[0]  EMAC.CLIENTEMAC0RXCLIENTCLKIN
			// wire CELL_W[10].IMUX_CE_OPTINV[0]   PPC.LSSDSCANIN4
			// wire CELL_W[10].IMUX_CE_OPTINV[1]   PPC.LSSDSCANIN5
			// wire CELL_W[10].IMUX_CE_OPTINV[2]   PPC.LSSDSCANIN6
			// wire CELL_W[10].IMUX_CE_OPTINV[3]   PPC.LSSDSCANIN7
			// wire CELL_W[10].IMUX_IMUX[0]        PPC.EXTDCRDBUSIN20
			// wire CELL_W[10].IMUX_IMUX[1]        PPC.EXTDCRDBUSIN21
			// wire CELL_W[10].IMUX_IMUX[2]        PPC.EXTDCRDBUSIN22
			// wire CELL_W[10].IMUX_IMUX[3]        PPC.EXTDCRDBUSIN23
			// wire CELL_W[10].IMUX_IMUX[4]        EMAC.CLIENTEMAC0DCMLOCKED
			// wire CELL_W[10].IMUX_IMUX[5]        EMAC.TIEEMAC0CONFIGVEC77
			// wire CELL_W[10].IMUX_IMUX[6]        EMAC.TIEEMAC0CONFIGVEC78
			// wire CELL_W[10].IMUX_IMUX[7]        EMAC.TIEEMAC0CONFIGVEC79
			// wire CELL_W[10].IMUX_IMUX[8]        EMAC.TIEEMAC0CONFIGVEC61
			// wire CELL_W[10].IMUX_IMUX[9]        EMAC.TIEEMAC0CONFIGVEC62
			// wire CELL_W[10].IMUX_IMUX[10]       EMAC.TSTSIEMACI6
			// wire CELL_W[10].IMUX_IMUX[11]       PPC.TSTCPUCLKENI
			// wire CELL_W[10].IMUX_IMUX[12]       PPC.TSTCLKINACTI
			// wire CELL_W[10].IMUX_IMUX[13]       PPC.TSTTIMERENI
			// wire CELL_W[10].IMUX_IMUX[14]       PPC.TSTJTAGENI
			// wire CELL_W[10].IMUX_IMUX[15]       PPC.TSTRESETCOREI
			// wire CELL_W[10].IMUX_IMUX[16]       PPC.TSTC405ISOCMABUSI16
			// wire CELL_W[10].IMUX_IMUX[17]       PPC.TSTC405ISOCMABUSI17
			// wire CELL_W[10].IMUX_IMUX[18]       PPC.TSTC405ISOCMABUSI18
			// wire CELL_W[10].IMUX_IMUX[19]       PPC.TSTC405ISOCMABUSI19
			// wire CELL_W[10].OUT_BEST_TMIN[0]    PPC.EXTDCRDBUSOUT20
			// wire CELL_W[10].OUT_BEST_TMIN[1]    PPC.EXTDCRDBUSOUT21
			// wire CELL_W[10].OUT_BEST_TMIN[2]    PPC.EXTDCRDBUSOUT22
			// wire CELL_W[10].OUT_BEST_TMIN[3]    PPC.EXTDCRDBUSOUT23
			// wire CELL_W[10].OUT_BEST_TMIN[4]    PPC.C405DBGWBIAR20
			// wire CELL_W[10].OUT_BEST_TMIN[5]    PPC.C405DBGWBIAR21
			// wire CELL_W[10].OUT_BEST_TMIN[6]    PPC.C405DBGWBIAR22
			// wire CELL_W[10].OUT_BEST_TMIN[7]    PPC.C405DBGWBIAR23
			// wire CELL_W[10].OUT_SEC_TMIN[0]     PPC.TSTDCRC405DBUSINO16
			// wire CELL_W[10].OUT_SEC_TMIN[1]     PPC.TSTDCRC405DBUSINO17
			// wire CELL_W[10].OUT_SEC_TMIN[2]     PPC.TSTDCRC405DBUSINO18
			// wire CELL_W[10].OUT_SEC_TMIN[3]     PPC.TSTDCRC405DBUSINO19
			// wire CELL_W[10].OUT_SEC_TMIN[4]     EMAC.EMAC0PHYPOWERDOWN
			// wire CELL_W[10].OUT_HALF0_BEL[0]    PPC.TSTISOCMC405READDATAOUTO52
			// wire CELL_W[10].OUT_HALF0_BEL[1]    PPC.TSTISOCMC405READDATAOUTO53
			// wire CELL_W[10].OUT_HALF0_BEL[2]    PPC.TSTISOCMC405READDATAOUTO54
			// wire CELL_W[10].OUT_HALF0_BEL[3]    PPC.TSTISOCMC405READDATAOUTO55
			// wire CELL_W[10].OUT_HALF0_BEL[4]    PPC.TSTDSOCMC405RDDBUSO20
			// wire CELL_W[10].OUT_HALF0_BEL[5]    PPC.TSTDSOCMC405RDDBUSO21
			// wire CELL_W[10].OUT_HALF0_BEL[6]    PPC.TSTDSOCMC405RDDBUSO22
			// wire CELL_W[10].OUT_HALF0_BEL[7]    PPC.TSTDSOCMC405RDDBUSO23
			// wire CELL_W[10].OUT_HALF1_BEL[0]    PPC.TSTISOCMC405READDATAOUTO52
			// wire CELL_W[10].OUT_HALF1_BEL[1]    PPC.TSTISOCMC405READDATAOUTO53
			// wire CELL_W[10].OUT_HALF1_BEL[2]    PPC.TSTISOCMC405READDATAOUTO54
			// wire CELL_W[10].OUT_HALF1_BEL[3]    PPC.TSTISOCMC405READDATAOUTO55
			// wire CELL_W[10].OUT_HALF1_BEL[4]    PPC.TSTDSOCMC405RDDBUSO20
			// wire CELL_W[10].OUT_HALF1_BEL[5]    PPC.TSTDSOCMC405RDDBUSO21
			// wire CELL_W[10].OUT_HALF1_BEL[6]    PPC.TSTDSOCMC405RDDBUSO22
			// wire CELL_W[10].OUT_HALF1_BEL[7]    PPC.TSTDSOCMC405RDDBUSO23
			// wire CELL_W[11].IMUX_SR_OPTINV[0]   PPC.BISTCE0LOADIN
			// wire CELL_W[11].IMUX_SR_OPTINV[1]   PPC.C405TESTRESERVE1
			// wire CELL_W[11].IMUX_SR_OPTINV[2]   PPC.C405TESTRESERVE2
			// wire CELL_W[11].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC61
			// wire CELL_W[11].IMUX_CLK_OPTINV[0]  EMAC.CLIENTEMAC0TXGMIIMIICLKIN
			// wire CELL_W[11].IMUX_CE_OPTINV[0]   PPC.LSSDSCANIN8
			// wire CELL_W[11].IMUX_CE_OPTINV[1]   PPC.LSSDSCANIN9
			// wire CELL_W[11].IMUX_CE_OPTINV[2]   PPC.LSSDSCANIN10
			// wire CELL_W[11].IMUX_CE_OPTINV[3]   PPC.LSSDSCANIN11
			// wire CELL_W[11].IMUX_IMUX[0]        PPC.EXTDCRDBUSIN16
			// wire CELL_W[11].IMUX_IMUX[1]        PPC.EXTDCRDBUSIN17
			// wire CELL_W[11].IMUX_IMUX[2]        PPC.EXTDCRDBUSIN18
			// wire CELL_W[11].IMUX_IMUX[3]        PPC.EXTDCRDBUSIN19
			// wire CELL_W[11].IMUX_IMUX[4]        PPC.CPMC405SYNCBYPASS
			// wire CELL_W[11].IMUX_IMUX[5]        PPC.TSTC405DSOCMABUSI12
			// wire CELL_W[11].IMUX_IMUX[6]        PPC.TSTC405DSOCMABUSI13
			// wire CELL_W[11].IMUX_IMUX[7]        PPC.TSTC405DSOCMABUSI14
			// wire CELL_W[11].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI15
			// wire CELL_W[11].IMUX_IMUX[9]        PPC.TSTRESETCHIPI
			// wire CELL_W[11].IMUX_IMUX[10]       PPC.TSTRESETSYSI
			// wire CELL_W[11].IMUX_IMUX[11]       PPC.TSTC405ISOCMABUSI12
			// wire CELL_W[11].IMUX_IMUX[12]       PPC.TSTC405ISOCMABUSI13
			// wire CELL_W[11].IMUX_IMUX[13]       PPC.TSTC405ISOCMABUSI14
			// wire CELL_W[11].IMUX_IMUX[14]       PPC.TSTC405ISOCMABUSI15
			// wire CELL_W[11].OUT_BEST_TMIN[0]    PPC.EXTDCRDBUSOUT16
			// wire CELL_W[11].OUT_BEST_TMIN[1]    PPC.EXTDCRDBUSOUT17
			// wire CELL_W[11].OUT_BEST_TMIN[2]    PPC.EXTDCRDBUSOUT18
			// wire CELL_W[11].OUT_BEST_TMIN[3]    PPC.EXTDCRDBUSOUT19
			// wire CELL_W[11].OUT_BEST_TMIN[4]    PPC.C405DBGWBIAR16
			// wire CELL_W[11].OUT_BEST_TMIN[5]    PPC.C405DBGWBIAR17
			// wire CELL_W[11].OUT_BEST_TMIN[6]    PPC.C405DBGWBIAR18
			// wire CELL_W[11].OUT_BEST_TMIN[7]    PPC.C405DBGWBIAR19
			// wire CELL_W[11].OUT_SEC_TMIN[0]     PPC.TSTDCRC405DBUSINO12
			// wire CELL_W[11].OUT_SEC_TMIN[1]     PPC.TSTDCRC405DBUSINO13
			// wire CELL_W[11].OUT_SEC_TMIN[2]     PPC.TSTDCRC405DBUSINO14
			// wire CELL_W[11].OUT_SEC_TMIN[3]     PPC.TSTDCRC405DBUSINO15
			// wire CELL_W[11].OUT_HALF0_BEL[0]    PPC.TSTISOCMC405READDATAOUTO48
			// wire CELL_W[11].OUT_HALF0_BEL[1]    PPC.TSTISOCMC405READDATAOUTO49
			// wire CELL_W[11].OUT_HALF0_BEL[2]    PPC.TSTISOCMC405READDATAOUTO50
			// wire CELL_W[11].OUT_HALF0_BEL[3]    PPC.TSTISOCMC405READDATAOUTO51
			// wire CELL_W[11].OUT_HALF0_BEL[4]    PPC.TSTDSOCMC405RDDBUSO16
			// wire CELL_W[11].OUT_HALF0_BEL[5]    PPC.TSTDSOCMC405RDDBUSO17
			// wire CELL_W[11].OUT_HALF0_BEL[6]    PPC.TSTDSOCMC405RDDBUSO18
			// wire CELL_W[11].OUT_HALF0_BEL[7]    PPC.TSTDSOCMC405RDDBUSO19
			// wire CELL_W[11].OUT_HALF1_BEL[0]    PPC.TSTISOCMC405READDATAOUTO48
			// wire CELL_W[11].OUT_HALF1_BEL[1]    PPC.TSTISOCMC405READDATAOUTO49
			// wire CELL_W[11].OUT_HALF1_BEL[2]    PPC.TSTISOCMC405READDATAOUTO50
			// wire CELL_W[11].OUT_HALF1_BEL[3]    PPC.TSTISOCMC405READDATAOUTO51
			// wire CELL_W[11].OUT_HALF1_BEL[4]    PPC.TSTDSOCMC405RDDBUSO16
			// wire CELL_W[11].OUT_HALF1_BEL[5]    PPC.TSTDSOCMC405RDDBUSO17
			// wire CELL_W[11].OUT_HALF1_BEL[6]    PPC.TSTDSOCMC405RDDBUSO18
			// wire CELL_W[11].OUT_HALF1_BEL[7]    PPC.TSTDSOCMC405RDDBUSO19
			// wire CELL_W[12].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC60
			// wire CELL_W[12].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC59
			// wire CELL_W[12].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC58
			// wire CELL_W[12].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC57
			// wire CELL_W[12].IMUX_CLK_OPTINV[0]  EMAC.CLIENTEMAC0TXCLIENTCLKIN
			// wire CELL_W[12].IMUX_CE_OPTINV[0]   PPC.LSSDSCANIN12
			// wire CELL_W[12].IMUX_CE_OPTINV[1]   PPC.LSSDSCANIN13
			// wire CELL_W[12].IMUX_CE_OPTINV[2]   PPC.LSSDSCANIN14
			// wire CELL_W[12].IMUX_CE_OPTINV[3]   PPC.LSSDSCANIN15
			// wire CELL_W[12].IMUX_IMUX[0]        PPC.EXTDCRDBUSIN12
			// wire CELL_W[12].IMUX_IMUX[1]        PPC.EXTDCRDBUSIN13
			// wire CELL_W[12].IMUX_IMUX[2]        PPC.EXTDCRDBUSIN14
			// wire CELL_W[12].IMUX_IMUX[3]        PPC.EXTDCRDBUSIN15
			// wire CELL_W[12].IMUX_IMUX[4]        EMAC.TIEEMAC1CONFIGVEC62
			// wire CELL_W[12].IMUX_IMUX[5]        PPC.LSSDCE1CRAM
			// wire CELL_W[12].IMUX_IMUX[6]        PPC.LSSDCE1C3BIST
			// wire CELL_W[12].IMUX_IMUX[7]        PPC.CPMC405PLBSAMPLECYCLE
			// wire CELL_W[12].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI8
			// wire CELL_W[12].IMUX_IMUX[9]        PPC.TSTC405DSOCMABUSI9
			// wire CELL_W[12].IMUX_IMUX[10]       PPC.TSTC405DSOCMABUSI10
			// wire CELL_W[12].IMUX_IMUX[11]       PPC.TSTC405DSOCMABUSI11
			// wire CELL_W[12].IMUX_IMUX[12]       PPC.TSTC405ISOCMABUSI8
			// wire CELL_W[12].IMUX_IMUX[13]       PPC.TSTC405ISOCMABUSI9
			// wire CELL_W[12].IMUX_IMUX[14]       PPC.TSTC405ISOCMABUSI10
			// wire CELL_W[12].IMUX_IMUX[15]       PPC.TSTC405ISOCMABUSI11
			// wire CELL_W[12].OUT_BEST_TMIN[0]    PPC.EXTDCRDBUSOUT12
			// wire CELL_W[12].OUT_BEST_TMIN[1]    PPC.EXTDCRDBUSOUT13
			// wire CELL_W[12].OUT_BEST_TMIN[2]    PPC.EXTDCRDBUSOUT14
			// wire CELL_W[12].OUT_BEST_TMIN[3]    PPC.EXTDCRDBUSOUT15
			// wire CELL_W[12].OUT_BEST_TMIN[4]    PPC.EXTDCRREAD
			// wire CELL_W[12].OUT_BEST_TMIN[5]    PPC.EXTDCRWRITE
			// wire CELL_W[12].OUT_BEST_TMIN[6]    PPC.C405DBGMSRWE
			// wire CELL_W[12].OUT_BEST_TMIN[7]    PPC.C405DBGWBIAR12
			// wire CELL_W[12].OUT_SEC_TMIN[0]     PPC.C405DBGWBIAR13
			// wire CELL_W[12].OUT_SEC_TMIN[1]     PPC.C405DBGWBIAR14
			// wire CELL_W[12].OUT_SEC_TMIN[2]     PPC.C405DBGWBIAR15
			// wire CELL_W[12].OUT_SEC_TMIN[3]     PPC.C405DBGLOADDATAONAPUDBUS
			// wire CELL_W[12].OUT_HALF0_BEL[0]    PPC.TSTISOCMC405READDATAOUTO44
			// wire CELL_W[12].OUT_HALF0_BEL[1]    PPC.TSTISOCMC405READDATAOUTO45
			// wire CELL_W[12].OUT_HALF0_BEL[2]    PPC.TSTISOCMC405READDATAOUTO46
			// wire CELL_W[12].OUT_HALF0_BEL[3]    PPC.TSTISOCMC405READDATAOUTO47
			// wire CELL_W[12].OUT_HALF0_BEL[4]    PPC.TSTDSOCMC405RDDBUSO12
			// wire CELL_W[12].OUT_HALF0_BEL[5]    PPC.TSTDSOCMC405RDDBUSO13
			// wire CELL_W[12].OUT_HALF0_BEL[6]    PPC.TSTDSOCMC405RDDBUSO14
			// wire CELL_W[12].OUT_HALF0_BEL[7]    PPC.TSTDSOCMC405RDDBUSO15
			// wire CELL_W[12].OUT_HALF1_BEL[0]    PPC.TSTISOCMC405READDATAOUTO44
			// wire CELL_W[12].OUT_HALF1_BEL[1]    PPC.TSTISOCMC405READDATAOUTO45
			// wire CELL_W[12].OUT_HALF1_BEL[2]    PPC.TSTISOCMC405READDATAOUTO46
			// wire CELL_W[12].OUT_HALF1_BEL[3]    PPC.TSTISOCMC405READDATAOUTO47
			// wire CELL_W[12].OUT_HALF1_BEL[4]    PPC.TSTDSOCMC405RDDBUSO12
			// wire CELL_W[12].OUT_HALF1_BEL[5]    PPC.TSTDSOCMC405RDDBUSO13
			// wire CELL_W[12].OUT_HALF1_BEL[6]    PPC.TSTDSOCMC405RDDBUSO14
			// wire CELL_W[12].OUT_HALF1_BEL[7]    PPC.TSTDSOCMC405RDDBUSO15
			// wire CELL_W[13].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC56
			// wire CELL_W[13].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC55
			// wire CELL_W[13].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC54
			// wire CELL_W[13].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC53
			// wire CELL_W[13].IMUX_CLK_OPTINV[0]  EMAC.PHYEMAC0MIITXCLK
			// wire CELL_W[13].IMUX_CE_OPTINV[0]   PPC.TIEPVRBIT8
			// wire CELL_W[13].IMUX_CE_OPTINV[1]   PPC.TIEPVRBIT9
			// wire CELL_W[13].IMUX_CE_OPTINV[2]   PPC.TIEPVRBIT10
			// wire CELL_W[13].IMUX_CE_OPTINV[3]   PPC.TIEPVRBIT11
			// wire CELL_W[13].IMUX_IMUX[0]        PPC.EXTDCRDBUSIN8
			// wire CELL_W[13].IMUX_IMUX[1]        PPC.EXTDCRDBUSIN9
			// wire CELL_W[13].IMUX_IMUX[2]        PPC.EXTDCRDBUSIN10
			// wire CELL_W[13].IMUX_IMUX[3]        PPC.EXTDCRDBUSIN11
			// wire CELL_W[13].IMUX_IMUX[4]        EMAC.TIEEMAC1CONFIGVEC73
			// wire CELL_W[13].IMUX_IMUX[5]        EMAC.TIEEMAC1CONFIGVEC74
			// wire CELL_W[13].IMUX_IMUX[6]        EMAC.TIEEMAC1CONFIGVEC75
			// wire CELL_W[13].IMUX_IMUX[7]        EMAC.TIEEMAC1CONFIGVEC76
			// wire CELL_W[13].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI4
			// wire CELL_W[13].IMUX_IMUX[9]        PPC.TSTC405DSOCMABUSI5
			// wire CELL_W[13].IMUX_IMUX[10]       PPC.TSTC405DSOCMABUSI6
			// wire CELL_W[13].IMUX_IMUX[11]       PPC.TSTC405DSOCMABUSI7
			// wire CELL_W[13].IMUX_IMUX[12]       PPC.TSTC405ISOCMABUSI4
			// wire CELL_W[13].IMUX_IMUX[13]       PPC.TSTC405ISOCMABUSI5
			// wire CELL_W[13].IMUX_IMUX[14]       PPC.TSTC405ISOCMABUSI6
			// wire CELL_W[13].IMUX_IMUX[15]       PPC.TSTC405ISOCMABUSI7
			// wire CELL_W[13].OUT_BEST_TMIN[0]    PPC.EXTDCRDBUSOUT8
			// wire CELL_W[13].OUT_BEST_TMIN[1]    PPC.EXTDCRDBUSOUT9
			// wire CELL_W[13].OUT_BEST_TMIN[2]    PPC.EXTDCRDBUSOUT10
			// wire CELL_W[13].OUT_BEST_TMIN[3]    PPC.EXTDCRDBUSOUT11
			// wire CELL_W[13].OUT_BEST_TMIN[4]    PPC.EXTDCRABUS9
			// wire CELL_W[13].OUT_BEST_TMIN[5]    PPC.EXTDCRABUS8
			// wire CELL_W[13].OUT_BEST_TMIN[6]    PPC.C405DBGWBCOMPLETE
			// wire CELL_W[13].OUT_BEST_TMIN[7]    PPC.C405DBGWBIAR8
			// wire CELL_W[13].OUT_SEC_TMIN[0]     PPC.C405DBGWBIAR9
			// wire CELL_W[13].OUT_SEC_TMIN[1]     PPC.C405DBGWBIAR10
			// wire CELL_W[13].OUT_SEC_TMIN[2]     PPC.C405DBGWBIAR11
			// wire CELL_W[13].OUT_SEC_TMIN[3]     PPC.C405DBGSTOPACK
			// wire CELL_W[13].OUT_HALF0_BEL[0]    PPC.TSTISOCMC405READDATAOUTO40
			// wire CELL_W[13].OUT_HALF0_BEL[1]    PPC.TSTISOCMC405READDATAOUTO41
			// wire CELL_W[13].OUT_HALF0_BEL[2]    PPC.TSTISOCMC405READDATAOUTO42
			// wire CELL_W[13].OUT_HALF0_BEL[3]    PPC.TSTISOCMC405READDATAOUTO43
			// wire CELL_W[13].OUT_HALF0_BEL[4]    PPC.TSTDSOCMC405RDDBUSO8
			// wire CELL_W[13].OUT_HALF0_BEL[5]    PPC.TSTDSOCMC405RDDBUSO9
			// wire CELL_W[13].OUT_HALF0_BEL[6]    PPC.TSTDSOCMC405RDDBUSO10
			// wire CELL_W[13].OUT_HALF0_BEL[7]    PPC.TSTDSOCMC405RDDBUSO11
			// wire CELL_W[13].OUT_HALF1_BEL[0]    PPC.TSTISOCMC405READDATAOUTO40
			// wire CELL_W[13].OUT_HALF1_BEL[1]    PPC.TSTISOCMC405READDATAOUTO41
			// wire CELL_W[13].OUT_HALF1_BEL[2]    PPC.TSTISOCMC405READDATAOUTO42
			// wire CELL_W[13].OUT_HALF1_BEL[3]    PPC.TSTISOCMC405READDATAOUTO43
			// wire CELL_W[13].OUT_HALF1_BEL[4]    PPC.TSTDSOCMC405RDDBUSO8
			// wire CELL_W[13].OUT_HALF1_BEL[5]    PPC.TSTDSOCMC405RDDBUSO9
			// wire CELL_W[13].OUT_HALF1_BEL[6]    PPC.TSTDSOCMC405RDDBUSO10
			// wire CELL_W[13].OUT_HALF1_BEL[7]    PPC.TSTDSOCMC405RDDBUSO11
			// wire CELL_W[14].IMUX_SR_OPTINV[0]   PPC.MCBJTAGEN
			// wire CELL_W[14].IMUX_SR_OPTINV[1]   PPC.MCBCPUCLKEN
			// wire CELL_W[14].IMUX_SR_OPTINV[2]   PPC.MCBTIMEREN
			// wire CELL_W[14].IMUX_SR_OPTINV[3]   PPC.MCPPCRST
			// wire CELL_W[14].IMUX_CLK_OPTINV[0]  EMAC.PHYEMAC0RXCLK
			// wire CELL_W[14].IMUX_CE_OPTINV[0]   PPC.BISTCE0CONTINUE
			// wire CELL_W[14].IMUX_CE_OPTINV[1]   PPC.LSSDCE0TESTM3
			// wire CELL_W[14].IMUX_CE_OPTINV[2]   PPC.LSSDCE0SCAN
			// wire CELL_W[14].IMUX_CE_OPTINV[3]   PPC.LSSDCE0CNTLPOINT
			// wire CELL_W[14].IMUX_IMUX[0]        PPC.EXTDCRDBUSIN4
			// wire CELL_W[14].IMUX_IMUX[1]        PPC.EXTDCRDBUSIN5
			// wire CELL_W[14].IMUX_IMUX[2]        PPC.EXTDCRDBUSIN6
			// wire CELL_W[14].IMUX_IMUX[3]        PPC.EXTDCRDBUSIN7
			// wire CELL_W[14].IMUX_IMUX[4]        PPC.DBGC405DEBUGHALT
			// wire CELL_W[14].IMUX_IMUX[5]        PPC.DBGC405EXTBUSHOLDACK
			// wire CELL_W[14].IMUX_IMUX[6]        PPC.DBGC405UNCONDDEBUGEVENT
			// wire CELL_W[14].IMUX_IMUX[7]        PPC.CPMC405TIMERCLKEN
			// wire CELL_W[14].IMUX_IMUX[8]        PPC.CPMC405TIMERTICK
			// wire CELL_W[14].IMUX_IMUX[9]        PPC.CPMC405CPUCLKEN
			// wire CELL_W[14].IMUX_IMUX[10]       PPC.CPMC405JTAGCLKEN
			// wire CELL_W[14].IMUX_IMUX[11]       PPC.TSTC405DSOCMABUSI0
			// wire CELL_W[14].IMUX_IMUX[12]       PPC.TSTC405DSOCMABUSI1
			// wire CELL_W[14].IMUX_IMUX[13]       PPC.TSTC405DSOCMABUSI2
			// wire CELL_W[14].IMUX_IMUX[14]       PPC.TSTC405DSOCMABUSI3
			// wire CELL_W[14].IMUX_IMUX[15]       PPC.TSTC405ISOCMABUSI0
			// wire CELL_W[14].IMUX_IMUX[16]       PPC.TSTC405ISOCMABUSI1
			// wire CELL_W[14].IMUX_IMUX[17]       PPC.TSTC405ISOCMABUSI2
			// wire CELL_W[14].IMUX_IMUX[18]       PPC.TSTC405ISOCMABUSI3
			// wire CELL_W[14].OUT_BEST_TMIN[0]    PPC.EXTDCRDBUSOUT4
			// wire CELL_W[14].OUT_BEST_TMIN[1]    PPC.EXTDCRDBUSOUT5
			// wire CELL_W[14].OUT_BEST_TMIN[2]    PPC.EXTDCRDBUSOUT6
			// wire CELL_W[14].OUT_BEST_TMIN[3]    PPC.EXTDCRDBUSOUT7
			// wire CELL_W[14].OUT_BEST_TMIN[4]    PPC.EXTDCRABUS4
			// wire CELL_W[14].OUT_BEST_TMIN[5]    PPC.EXTDCRABUS5
			// wire CELL_W[14].OUT_BEST_TMIN[6]    PPC.EXTDCRABUS6
			// wire CELL_W[14].OUT_BEST_TMIN[7]    PPC.EXTDCRABUS7
			// wire CELL_W[14].OUT_SEC_TMIN[0]     PPC.C405DBGWBIAR4
			// wire CELL_W[14].OUT_SEC_TMIN[1]     PPC.C405DBGWBIAR5
			// wire CELL_W[14].OUT_SEC_TMIN[2]     PPC.C405DBGWBIAR6
			// wire CELL_W[14].OUT_SEC_TMIN[3]     PPC.C405DBGWBIAR7
			// wire CELL_W[14].OUT_SEC_TMIN[4]     EMAC.EMAC1CLIENTANINTERRUPT
			// wire CELL_W[14].OUT_HALF0_BEL[0]    PPC.TSTISOCMC405READDATAOUTO36
			// wire CELL_W[14].OUT_HALF0_BEL[1]    PPC.TSTISOCMC405READDATAOUTO37
			// wire CELL_W[14].OUT_HALF0_BEL[2]    PPC.TSTISOCMC405READDATAOUTO38
			// wire CELL_W[14].OUT_HALF0_BEL[3]    PPC.TSTISOCMC405READDATAOUTO39
			// wire CELL_W[14].OUT_HALF0_BEL[4]    PPC.TSTDSOCMC405RDDBUSO4
			// wire CELL_W[14].OUT_HALF0_BEL[5]    PPC.TSTDSOCMC405RDDBUSO5
			// wire CELL_W[14].OUT_HALF0_BEL[6]    PPC.TSTDSOCMC405RDDBUSO6
			// wire CELL_W[14].OUT_HALF0_BEL[7]    PPC.TSTDSOCMC405RDDBUSO7
			// wire CELL_W[14].OUT_HALF1_BEL[0]    PPC.TSTISOCMC405READDATAOUTO36
			// wire CELL_W[14].OUT_HALF1_BEL[1]    PPC.TSTISOCMC405READDATAOUTO37
			// wire CELL_W[14].OUT_HALF1_BEL[2]    PPC.TSTISOCMC405READDATAOUTO38
			// wire CELL_W[14].OUT_HALF1_BEL[3]    PPC.TSTISOCMC405READDATAOUTO39
			// wire CELL_W[14].OUT_HALF1_BEL[4]    PPC.TSTDSOCMC405RDDBUSO4
			// wire CELL_W[14].OUT_HALF1_BEL[5]    PPC.TSTDSOCMC405RDDBUSO5
			// wire CELL_W[14].OUT_HALF1_BEL[6]    PPC.TSTDSOCMC405RDDBUSO6
			// wire CELL_W[14].OUT_HALF1_BEL[7]    PPC.TSTDSOCMC405RDDBUSO7
			// wire CELL_W[15].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC63
			// wire CELL_W[15].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC52
			// wire CELL_W[15].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC51
			// wire CELL_W[15].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC50
			// wire CELL_W[15].IMUX_CLK_OPTINV[0]  EMAC.PHYEMAC0GTXCLK
			// wire CELL_W[15].IMUX_CE_OPTINV[0]   PPC.LSSDCE0A
			// wire CELL_W[15].IMUX_CE_OPTINV[1]   PPC.BISTCE0TESTM1
			// wire CELL_W[15].IMUX_CE_OPTINV[2]   PPC.BISTCE0DIAGSHIFTSEL
			// wire CELL_W[15].IMUX_CE_OPTINV[3]   PPC.BISTCE0LOADOPCODE
			// wire CELL_W[15].IMUX_IMUX[0]        PPC.EXTDCRDBUSIN0
			// wire CELL_W[15].IMUX_IMUX[1]        PPC.EXTDCRDBUSIN1
			// wire CELL_W[15].IMUX_IMUX[2]        PPC.EXTDCRDBUSIN2
			// wire CELL_W[15].IMUX_IMUX[3]        PPC.EXTDCRDBUSIN3
			// wire CELL_W[15].IMUX_IMUX[4]        PPC.EXTDCRACK
			// wire CELL_W[15].IMUX_IMUX[5]        PPC.CPMC405CORECLKINACTIVE
			// wire CELL_W[15].IMUX_IMUX[6]        EMAC.TIEEMAC1CONFIGVEC64
			// wire CELL_W[15].IMUX_IMUX[7]        EMAC.TIEEMAC1CONFIGVEC65
			// wire CELL_W[15].IMUX_IMUX[8]        EMAC.TIEEMAC1CONFIGVEC66
			// wire CELL_W[15].IMUX_IMUX[9]        EMAC.TIEEMAC1CONFIGVEC67
			// wire CELL_W[15].IMUX_IMUX[10]       EMAC.TIEEMAC1CONFIGVEC68
			// wire CELL_W[15].IMUX_IMUX[11]       EMAC.TIEEMAC1CONFIGVEC69
			// wire CELL_W[15].IMUX_IMUX[12]       EMAC.TIEEMAC1CONFIGVEC70
			// wire CELL_W[15].IMUX_IMUX[13]       EMAC.TIEEMAC1CONFIGVEC71
			// wire CELL_W[15].IMUX_IMUX[14]       EMAC.TIEEMAC1CONFIGVEC72
			// wire CELL_W[15].IMUX_IMUX[15]       EMAC.EMAC1TIBUS4
			// wire CELL_W[15].IMUX_IMUX[16]       PPC.LSSDCE1B
			// wire CELL_W[15].OUT_BEST_TMIN[0]    PPC.EXTDCRDBUSOUT0
			// wire CELL_W[15].OUT_BEST_TMIN[1]    PPC.EXTDCRDBUSOUT1
			// wire CELL_W[15].OUT_BEST_TMIN[2]    PPC.EXTDCRDBUSOUT2
			// wire CELL_W[15].OUT_BEST_TMIN[3]    PPC.EXTDCRDBUSOUT3
			// wire CELL_W[15].OUT_BEST_TMIN[4]    PPC.EXTDCRABUS0
			// wire CELL_W[15].OUT_BEST_TMIN[5]    PPC.EXTDCRABUS1
			// wire CELL_W[15].OUT_BEST_TMIN[6]    PPC.EXTDCRABUS2
			// wire CELL_W[15].OUT_BEST_TMIN[7]    PPC.EXTDCRABUS3
			// wire CELL_W[15].OUT_SEC_TMIN[0]     PPC.C405DBGWBIAR0
			// wire CELL_W[15].OUT_SEC_TMIN[1]     PPC.C405DBGWBIAR1
			// wire CELL_W[15].OUT_SEC_TMIN[2]     PPC.C405DBGWBIAR2
			// wire CELL_W[15].OUT_SEC_TMIN[3]     PPC.C405DBGWBIAR3
			// wire CELL_W[15].OUT_SEC_TMIN[4]     EMAC.EMAC1PHYENCOMMAALIGN
			// wire CELL_W[15].OUT_HALF0_BEL[0]    PPC.TSTISOCMC405READDATAOUTO32
			// wire CELL_W[15].OUT_HALF0_BEL[1]    PPC.TSTISOCMC405READDATAOUTO33
			// wire CELL_W[15].OUT_HALF0_BEL[2]    PPC.TSTISOCMC405READDATAOUTO34
			// wire CELL_W[15].OUT_HALF0_BEL[3]    PPC.TSTISOCMC405READDATAOUTO35
			// wire CELL_W[15].OUT_HALF0_BEL[4]    PPC.TSTDSOCMC405RDDBUSO0
			// wire CELL_W[15].OUT_HALF0_BEL[5]    PPC.TSTDSOCMC405RDDBUSO1
			// wire CELL_W[15].OUT_HALF0_BEL[6]    PPC.TSTDSOCMC405RDDBUSO2
			// wire CELL_W[15].OUT_HALF0_BEL[7]    PPC.TSTDSOCMC405RDDBUSO3
			// wire CELL_W[15].OUT_HALF1_BEL[0]    PPC.TSTISOCMC405READDATAOUTO32
			// wire CELL_W[15].OUT_HALF1_BEL[1]    PPC.TSTISOCMC405READDATAOUTO33
			// wire CELL_W[15].OUT_HALF1_BEL[2]    PPC.TSTISOCMC405READDATAOUTO34
			// wire CELL_W[15].OUT_HALF1_BEL[3]    PPC.TSTISOCMC405READDATAOUTO35
			// wire CELL_W[15].OUT_HALF1_BEL[4]    PPC.TSTDSOCMC405RDDBUSO0
			// wire CELL_W[15].OUT_HALF1_BEL[5]    PPC.TSTDSOCMC405RDDBUSO1
			// wire CELL_W[15].OUT_HALF1_BEL[6]    PPC.TSTDSOCMC405RDDBUSO2
			// wire CELL_W[15].OUT_HALF1_BEL[7]    PPC.TSTDSOCMC405RDDBUSO3
			// wire CELL_W[16].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR7
			// wire CELL_W[16].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR6
			// wire CELL_W[16].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR5
			// wire CELL_W[16].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR4
			// wire CELL_W[16].IMUX_CLK_OPTINV[0]  EMAC.HOSTCLK
			// wire CELL_W[16].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR11
			// wire CELL_W[16].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR10
			// wire CELL_W[16].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR9
			// wire CELL_W[16].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR8
			// wire CELL_W[16].IMUX_IMUX[0]        EMAC.HOSTWRDATA14
			// wire CELL_W[16].IMUX_IMUX[1]        EMAC.HOSTWRDATA15
			// wire CELL_W[16].IMUX_IMUX[2]        EMAC.HOSTWRDATA16
			// wire CELL_W[16].IMUX_IMUX[3]        EMAC.HOSTWRDATA17
			// wire CELL_W[16].IMUX_IMUX[4]        EMAC.HOSTWRDATA18
			// wire CELL_W[16].IMUX_IMUX[5]        EMAC.HOSTWRDATA19
			// wire CELL_W[16].IMUX_IMUX[6]        EMAC.HOSTWRDATA20
			// wire CELL_W[16].IMUX_IMUX[7]        EMAC.HOSTWRDATA21
			// wire CELL_W[16].IMUX_IMUX[8]        EMAC.HOSTWRDATA22
			// wire CELL_W[16].IMUX_IMUX[9]        EMAC.HOSTWRDATA23
			// wire CELL_W[16].IMUX_IMUX[10]       EMAC.HOSTWRDATA24
			// wire CELL_W[16].IMUX_IMUX[11]       EMAC.HOSTWRDATA25
			// wire CELL_W[16].IMUX_IMUX[12]       EMAC.CLIENTEMAC1PAUSEVAL12
			// wire CELL_W[16].IMUX_IMUX[13]       EMAC.CLIENTEMAC1PAUSEVAL13
			// wire CELL_W[16].IMUX_IMUX[14]       EMAC.CLIENTEMAC1PAUSEVAL14
			// wire CELL_W[16].IMUX_IMUX[15]       EMAC.CLIENTEMAC1PAUSEVAL15
			// wire CELL_W[16].IMUX_IMUX[16]       PPC.TIEPVRBIT12
			// wire CELL_W[16].IMUX_IMUX[17]       PPC.TIEPVRBIT13
			// wire CELL_W[16].IMUX_IMUX[18]       PPC.TIEPVRBIT14
			// wire CELL_W[16].IMUX_IMUX[19]       PPC.TIEPVRBIT15
			// wire CELL_W[16].OUT_BEST_TMIN[0]    EMAC.HOSTRDDATA16
			// wire CELL_W[16].OUT_BEST_TMIN[1]    EMAC.HOSTRDDATA17
			// wire CELL_W[16].OUT_BEST_TMIN[2]    EMAC.HOSTRDDATA18
			// wire CELL_W[16].OUT_BEST_TMIN[3]    EMAC.HOSTRDDATA19
			// wire CELL_W[16].OUT_BEST_TMIN[4]    EMAC.EMAC1CLIENTRXD12
			// wire CELL_W[16].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTRXD13
			// wire CELL_W[16].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXD14
			// wire CELL_W[16].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTRXD15
			// wire CELL_W[16].OUT_SEC_TMIN[0]     EMAC.HOSTRDDATA20
			// wire CELL_W[16].OUT_SEC_TMIN[1]     EMAC.HOSTRDDATA21
			// wire CELL_W[16].OUT_SEC_TMIN[2]     EMAC.HOSTRDDATA22
			// wire CELL_W[16].OUT_SEC_TMIN[3]     EMAC.HOSTRDDATA23
			// wire CELL_W[16].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO28
			// wire CELL_W[16].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO29
			// wire CELL_W[16].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMWRDBUSO28
			// wire CELL_W[16].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMWRDBUSO29
			// wire CELL_W[16].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO30
			// wire CELL_W[16].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO31
			// wire CELL_W[16].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMSTOREREQO
			// wire CELL_W[16].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWAITO
			// wire CELL_W[16].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO28
			// wire CELL_W[16].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO29
			// wire CELL_W[16].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMWRDBUSO28
			// wire CELL_W[16].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMWRDBUSO29
			// wire CELL_W[16].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO30
			// wire CELL_W[16].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO31
			// wire CELL_W[16].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMSTOREREQO
			// wire CELL_W[16].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWAITO
			// wire CELL_W[17].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR15
			// wire CELL_W[17].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR14
			// wire CELL_W[17].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR13
			// wire CELL_W[17].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR12
			// wire CELL_W[17].IMUX_CLK_OPTINV[0]  EMAC.EMAC1TIBUS0
			// wire CELL_W[17].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR19
			// wire CELL_W[17].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR18
			// wire CELL_W[17].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR17
			// wire CELL_W[17].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR16
			// wire CELL_W[17].IMUX_IMUX[0]        EMAC.HOSTWRDATA26
			// wire CELL_W[17].IMUX_IMUX[1]        EMAC.HOSTWRDATA27
			// wire CELL_W[17].IMUX_IMUX[2]        EMAC.HOSTWRDATA28
			// wire CELL_W[17].IMUX_IMUX[3]        EMAC.HOSTWRDATA29
			// wire CELL_W[17].IMUX_IMUX[4]        EMAC.HOSTWRDATA30
			// wire CELL_W[17].IMUX_IMUX[5]        EMAC.HOSTWRDATA31
			// wire CELL_W[17].IMUX_IMUX[6]        EMAC.HOSTOPCODE1
			// wire CELL_W[17].IMUX_IMUX[7]        EMAC.HOSTOPCODE0
			// wire CELL_W[17].IMUX_IMUX[8]        EMAC.HOSTMIIMSEL
			// wire CELL_W[17].IMUX_IMUX[9]        EMAC.HOSTREQ
			// wire CELL_W[17].IMUX_IMUX[10]       EMAC.HOSTEMAC1SEL
			// wire CELL_W[17].IMUX_IMUX[11]       EMAC.CLIENTEMAC1PAUSEVAL8
			// wire CELL_W[17].IMUX_IMUX[12]       EMAC.CLIENTEMAC1PAUSEVAL9
			// wire CELL_W[17].IMUX_IMUX[13]       EMAC.CLIENTEMAC1PAUSEVAL10
			// wire CELL_W[17].IMUX_IMUX[14]       EMAC.CLIENTEMAC1PAUSEVAL11
			// wire CELL_W[17].IMUX_IMUX[15]       EMAC.DCREMACENABLE
			// wire CELL_W[17].IMUX_IMUX[16]       PPC.TIEPVRBIT16
			// wire CELL_W[17].IMUX_IMUX[17]       PPC.TIEPVRBIT17
			// wire CELL_W[17].IMUX_IMUX[18]       PPC.TIEPVRBIT18
			// wire CELL_W[17].IMUX_IMUX[19]       PPC.TIEPVRBIT19
			// wire CELL_W[17].OUT_BEST_TMIN[0]    EMAC.HOSTRDDATA24
			// wire CELL_W[17].OUT_BEST_TMIN[1]    EMAC.HOSTRDDATA25
			// wire CELL_W[17].OUT_BEST_TMIN[2]    EMAC.HOSTRDDATA26
			// wire CELL_W[17].OUT_BEST_TMIN[3]    EMAC.HOSTRDDATA27
			// wire CELL_W[17].OUT_BEST_TMIN[4]    EMAC.EMAC1CLIENTRXD8
			// wire CELL_W[17].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTRXD9
			// wire CELL_W[17].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXD10
			// wire CELL_W[17].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTRXD11
			// wire CELL_W[17].OUT_SEC_TMIN[0]     EMAC.HOSTRDDATA28
			// wire CELL_W[17].OUT_SEC_TMIN[1]     EMAC.HOSTRDDATA29
			// wire CELL_W[17].OUT_SEC_TMIN[2]     EMAC.HOSTRDDATA30
			// wire CELL_W[17].OUT_SEC_TMIN[3]     EMAC.HOSTRDDATA31
			// wire CELL_W[17].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO24
			// wire CELL_W[17].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO25
			// wire CELL_W[17].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO26
			// wire CELL_W[17].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO27
			// wire CELL_W[17].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO24
			// wire CELL_W[17].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO25
			// wire CELL_W[17].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO26
			// wire CELL_W[17].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO27
			// wire CELL_W[17].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO24
			// wire CELL_W[17].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO25
			// wire CELL_W[17].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO26
			// wire CELL_W[17].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO27
			// wire CELL_W[17].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO24
			// wire CELL_W[17].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO25
			// wire CELL_W[17].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO26
			// wire CELL_W[17].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO27
			// wire CELL_W[18].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR23
			// wire CELL_W[18].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR22
			// wire CELL_W[18].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR21
			// wire CELL_W[18].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR20
			// wire CELL_W[18].IMUX_CLK_OPTINV[0]  EMAC.EMAC1TIBUS1
			// wire CELL_W[18].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR27
			// wire CELL_W[18].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR26
			// wire CELL_W[18].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR25
			// wire CELL_W[18].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR24
			// wire CELL_W[18].IMUX_IMUX[0]        EMAC.CLIENTEMAC1TXD12
			// wire CELL_W[18].IMUX_IMUX[1]        EMAC.CLIENTEMAC1TXD13
			// wire CELL_W[18].IMUX_IMUX[2]        EMAC.CLIENTEMAC1TXD14
			// wire CELL_W[18].IMUX_IMUX[3]        EMAC.CLIENTEMAC1TXD15
			// wire CELL_W[18].IMUX_IMUX[4]        EMAC.CLIENTEMAC1TXIFGDELAY4
			// wire CELL_W[18].IMUX_IMUX[5]        EMAC.CLIENTEMAC1TXIFGDELAY5
			// wire CELL_W[18].IMUX_IMUX[6]        EMAC.CLIENTEMAC1TXIFGDELAY6
			// wire CELL_W[18].IMUX_IMUX[7]        EMAC.CLIENTEMAC1TXIFGDELAY7
			// wire CELL_W[18].IMUX_IMUX[8]        EMAC.CLIENTEMAC1PAUSEVAL4
			// wire CELL_W[18].IMUX_IMUX[9]        EMAC.CLIENTEMAC1PAUSEVAL5
			// wire CELL_W[18].IMUX_IMUX[10]       EMAC.CLIENTEMAC1PAUSEVAL6
			// wire CELL_W[18].IMUX_IMUX[11]       EMAC.CLIENTEMAC1PAUSEVAL7
			// wire CELL_W[18].IMUX_IMUX[12]       EMAC.CLIENTEMAC1DCMLOCKED
			// wire CELL_W[18].IMUX_IMUX[13]       EMAC.TSTSIEMACI0
			// wire CELL_W[18].IMUX_IMUX[14]       EMAC.TSTSIEMACI1
			// wire CELL_W[18].IMUX_IMUX[15]       PPC.TIEPVRBIT20
			// wire CELL_W[18].IMUX_IMUX[16]       PPC.TIEPVRBIT21
			// wire CELL_W[18].IMUX_IMUX[17]       PPC.TIEPVRBIT22
			// wire CELL_W[18].IMUX_IMUX[18]       PPC.TIEPVRBIT23
			// wire CELL_W[18].OUT_BEST_TMIN[0]    EMAC.EMAC1PHYSYNCACQSTATUS
			// wire CELL_W[18].OUT_BEST_TMIN[1]    EMAC.EMAC1PHYMCLKOUT
			// wire CELL_W[18].OUT_BEST_TMIN[2]    EMAC.EMAC1PHYMDTRI
			// wire CELL_W[18].OUT_BEST_TMIN[3]    EMAC.EMAC1PHYMDOUT
			// wire CELL_W[18].OUT_BEST_TMIN[4]    EMAC.EMAC1CLIENTRXD4
			// wire CELL_W[18].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTRXD5
			// wire CELL_W[18].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXD6
			// wire CELL_W[18].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTRXD7
			// wire CELL_W[18].OUT_SEC_TMIN[0]     PPC.TSTDCRC405DBUSINO8
			// wire CELL_W[18].OUT_SEC_TMIN[1]     PPC.TSTDCRC405DBUSINO9
			// wire CELL_W[18].OUT_SEC_TMIN[2]     PPC.TSTDCRC405DBUSINO10
			// wire CELL_W[18].OUT_SEC_TMIN[3]     PPC.TSTDCRC405DBUSINO11
			// wire CELL_W[18].OUT_SEC_TMIN[4]     EMAC.EMAC1CLIENTRXDVREG6
			// wire CELL_W[18].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO20
			// wire CELL_W[18].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO21
			// wire CELL_W[18].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO22
			// wire CELL_W[18].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO23
			// wire CELL_W[18].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO20
			// wire CELL_W[18].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO21
			// wire CELL_W[18].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO22
			// wire CELL_W[18].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO23
			// wire CELL_W[18].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO20
			// wire CELL_W[18].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO21
			// wire CELL_W[18].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO22
			// wire CELL_W[18].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO23
			// wire CELL_W[18].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO20
			// wire CELL_W[18].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO21
			// wire CELL_W[18].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO22
			// wire CELL_W[18].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO23
			// wire CELL_W[19].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR31
			// wire CELL_W[19].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR30
			// wire CELL_W[19].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR29
			// wire CELL_W[19].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR28
			// wire CELL_W[19].IMUX_CLK_OPTINV[0]  EMAC.PHYEMAC1MCLKIN
			// wire CELL_W[19].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR35
			// wire CELL_W[19].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR34
			// wire CELL_W[19].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR33
			// wire CELL_W[19].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR32
			// wire CELL_W[19].IMUX_IMUX[0]        EMAC.CLIENTEMAC1TXD8
			// wire CELL_W[19].IMUX_IMUX[1]        EMAC.CLIENTEMAC1TXD9
			// wire CELL_W[19].IMUX_IMUX[2]        EMAC.CLIENTEMAC1TXD10
			// wire CELL_W[19].IMUX_IMUX[3]        EMAC.CLIENTEMAC1TXD11
			// wire CELL_W[19].IMUX_IMUX[4]        EMAC.CLIENTEMAC1TXIFGDELAY0
			// wire CELL_W[19].IMUX_IMUX[5]        EMAC.CLIENTEMAC1TXIFGDELAY1
			// wire CELL_W[19].IMUX_IMUX[6]        EMAC.CLIENTEMAC1TXIFGDELAY2
			// wire CELL_W[19].IMUX_IMUX[7]        EMAC.CLIENTEMAC1TXIFGDELAY3
			// wire CELL_W[19].IMUX_IMUX[8]        EMAC.CLIENTEMAC1PAUSEVAL0
			// wire CELL_W[19].IMUX_IMUX[9]        EMAC.CLIENTEMAC1PAUSEVAL1
			// wire CELL_W[19].IMUX_IMUX[10]       EMAC.CLIENTEMAC1PAUSEVAL2
			// wire CELL_W[19].IMUX_IMUX[11]       EMAC.CLIENTEMAC1PAUSEVAL3
			// wire CELL_W[19].IMUX_IMUX[12]       EMAC.PHYEMAC1SIGNALDET
			// wire CELL_W[19].IMUX_IMUX[13]       EMAC.TSTSIEMACI2
			// wire CELL_W[19].IMUX_IMUX[14]       EMAC.TSTSIEMACI3
			// wire CELL_W[19].IMUX_IMUX[15]       PPC.TIEPVRBIT24
			// wire CELL_W[19].IMUX_IMUX[16]       PPC.TIEPVRBIT25
			// wire CELL_W[19].IMUX_IMUX[17]       PPC.TIEPVRBIT26
			// wire CELL_W[19].IMUX_IMUX[18]       PPC.TIEPVRBIT27
			// wire CELL_W[19].OUT_BEST_TMIN[0]    EMAC.EMAC1CLIENTRXD0
			// wire CELL_W[19].OUT_BEST_TMIN[1]    EMAC.EMAC1CLIENTRXD1
			// wire CELL_W[19].OUT_BEST_TMIN[2]    EMAC.EMAC1CLIENTRXD2
			// wire CELL_W[19].OUT_BEST_TMIN[3]    EMAC.EMAC1CLIENTRXD3
			// wire CELL_W[19].OUT_BEST_TMIN[4]    EMAC.EMAC1CLIENTTXSTATS
			// wire CELL_W[19].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTRXSTATS6
			// wire CELL_W[19].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXSTATS4
			// wire CELL_W[19].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTRXSTATS5
			// wire CELL_W[19].OUT_SEC_TMIN[0]     PPC.TSTDCRC405DBUSINO4
			// wire CELL_W[19].OUT_SEC_TMIN[1]     PPC.TSTDCRC405DBUSINO5
			// wire CELL_W[19].OUT_SEC_TMIN[2]     PPC.TSTDCRC405DBUSINO6
			// wire CELL_W[19].OUT_SEC_TMIN[3]     PPC.TSTDCRC405DBUSINO7
			// wire CELL_W[19].OUT_SEC_TMIN[4]     EMAC.EMAC1PHYPOWERDOWN
			// wire CELL_W[19].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO16
			// wire CELL_W[19].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO17
			// wire CELL_W[19].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO18
			// wire CELL_W[19].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO19
			// wire CELL_W[19].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO16
			// wire CELL_W[19].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO17
			// wire CELL_W[19].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO18
			// wire CELL_W[19].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO19
			// wire CELL_W[19].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO16
			// wire CELL_W[19].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO17
			// wire CELL_W[19].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO18
			// wire CELL_W[19].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO19
			// wire CELL_W[19].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO16
			// wire CELL_W[19].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO17
			// wire CELL_W[19].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO18
			// wire CELL_W[19].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO19
			// wire CELL_W[20].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR39
			// wire CELL_W[20].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR38
			// wire CELL_W[20].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR37
			// wire CELL_W[20].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR36
			// wire CELL_W[20].IMUX_CLK_OPTINV[0]  EMAC.CLIENTEMAC1RXCLIENTCLKIN
			// wire CELL_W[20].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR43
			// wire CELL_W[20].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR42
			// wire CELL_W[20].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR41
			// wire CELL_W[20].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR40
			// wire CELL_W[20].IMUX_IMUX[0]        EMAC.CLIENTEMAC1TXFIRSTBYTE
			// wire CELL_W[20].IMUX_IMUX[1]        EMAC.PHYEMAC1RXCLKCORCNT0
			// wire CELL_W[20].IMUX_IMUX[2]        EMAC.PHYEMAC1RXRUNDISP
			// wire CELL_W[20].IMUX_IMUX[3]        EMAC.PHYEMAC1TXBUFERR
			// wire CELL_W[20].IMUX_IMUX[4]        EMAC.PHYEMAC1MDIN
			// wire CELL_W[20].IMUX_IMUX[5]        EMAC.CLIENTEMAC1TXD4
			// wire CELL_W[20].IMUX_IMUX[6]        EMAC.CLIENTEMAC1TXD5
			// wire CELL_W[20].IMUX_IMUX[7]        EMAC.CLIENTEMAC1TXD6
			// wire CELL_W[20].IMUX_IMUX[8]        EMAC.CLIENTEMAC1TXD7
			// wire CELL_W[20].IMUX_IMUX[9]        EMAC.TIEEMAC1CONFIGVEC77
			// wire CELL_W[20].IMUX_IMUX[10]       EMAC.TIEEMAC1CONFIGVEC78
			// wire CELL_W[20].IMUX_IMUX[11]       EMAC.TIEEMAC1CONFIGVEC79
			// wire CELL_W[20].IMUX_IMUX[12]       EMAC.PHYEMAC1RXBUFERR
			// wire CELL_W[20].IMUX_IMUX[13]       PPC.TSTSIGASKETI0
			// wire CELL_W[20].IMUX_IMUX[14]       PPC.TSTSIGASKETI1
			// wire CELL_W[20].IMUX_IMUX[15]       PPC.TIEPVRBIT0
			// wire CELL_W[20].IMUX_IMUX[16]       PPC.TIEPVRBIT1
			// wire CELL_W[20].IMUX_IMUX[17]       PPC.TIEPVRBIT2
			// wire CELL_W[20].IMUX_IMUX[18]       PPC.TIEPVRBIT3
			// wire CELL_W[20].OUT_BEST_TMIN[0]    EMAC.EMAC1PHYTXCHARDISPMODE
			// wire CELL_W[20].OUT_BEST_TMIN[1]    EMAC.EMAC1PHYTXCHARDISPVAL
			// wire CELL_W[20].OUT_BEST_TMIN[2]    EMAC.EMAC1CLIENTTXGMIIMIICLKOUT
			// wire CELL_W[20].OUT_BEST_TMIN[3]    EMAC.EMAC1PHYLOOPBACKMSB
			// wire CELL_W[20].OUT_BEST_TMIN[4]    EMAC.EMAC1CLIENTRXCLIENTCLKOUT
			// wire CELL_W[20].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTRXFRAMEDROP
			// wire CELL_W[20].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXGOODFRAME
			// wire CELL_W[20].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTRXBADFRAME
			// wire CELL_W[20].OUT_SEC_TMIN[0]     PPC.TSTDCRC405DBUSINO0
			// wire CELL_W[20].OUT_SEC_TMIN[1]     PPC.TSTDCRC405DBUSINO1
			// wire CELL_W[20].OUT_SEC_TMIN[2]     PPC.TSTDCRC405DBUSINO2
			// wire CELL_W[20].OUT_SEC_TMIN[3]     PPC.TSTDCRC405DBUSINO3
			// wire CELL_W[20].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO12
			// wire CELL_W[20].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO13
			// wire CELL_W[20].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO14
			// wire CELL_W[20].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO15
			// wire CELL_W[20].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO12
			// wire CELL_W[20].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO13
			// wire CELL_W[20].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO14
			// wire CELL_W[20].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO15
			// wire CELL_W[20].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO12
			// wire CELL_W[20].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO13
			// wire CELL_W[20].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO14
			// wire CELL_W[20].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO15
			// wire CELL_W[20].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO12
			// wire CELL_W[20].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO13
			// wire CELL_W[20].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO14
			// wire CELL_W[20].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO15
			// wire CELL_W[21].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1UNICASTADDR47
			// wire CELL_W[21].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1UNICASTADDR46
			// wire CELL_W[21].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1UNICASTADDR45
			// wire CELL_W[21].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1UNICASTADDR44
			// wire CELL_W[21].IMUX_CLK_OPTINV[0]  EMAC.CLIENTEMAC1TXGMIIMIICLKIN
			// wire CELL_W[21].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC3
			// wire CELL_W[21].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC2
			// wire CELL_W[21].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC1
			// wire CELL_W[21].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC0
			// wire CELL_W[21].IMUX_IMUX[0]        EMAC.PHYEMAC1RXNOTINTABLE
			// wire CELL_W[21].IMUX_IMUX[1]        EMAC.PHYEMAC1RXDISPERR
			// wire CELL_W[21].IMUX_IMUX[2]        EMAC.PHYEMAC1RXCHARISK
			// wire CELL_W[21].IMUX_IMUX[3]        EMAC.PHYEMAC1RXCHARISCOMMA
			// wire CELL_W[21].IMUX_IMUX[4]        EMAC.PHYEMAC1RXBUFSTATUS0
			// wire CELL_W[21].IMUX_IMUX[5]        EMAC.PHYEMAC1RXBUFSTATUS1
			// wire CELL_W[21].IMUX_IMUX[6]        EMAC.PHYEMAC1RXLOSSOFSYNC0
			// wire CELL_W[21].IMUX_IMUX[7]        EMAC.PHYEMAC1RXLOSSOFSYNC1
			// wire CELL_W[21].IMUX_IMUX[8]        EMAC.CLIENTEMAC1TXD0
			// wire CELL_W[21].IMUX_IMUX[9]        EMAC.CLIENTEMAC1TXD1
			// wire CELL_W[21].IMUX_IMUX[10]       EMAC.CLIENTEMAC1TXD2
			// wire CELL_W[21].IMUX_IMUX[11]       EMAC.CLIENTEMAC1TXD3
			// wire CELL_W[21].IMUX_IMUX[12]       EMAC.PHYEMAC1RXCLKCORCNT1
			// wire CELL_W[21].IMUX_IMUX[13]       EMAC.PHYEMAC1RXCLKCORCNT2
			// wire CELL_W[21].IMUX_IMUX[14]       EMAC.TSTSIEMACI4
			// wire CELL_W[21].IMUX_IMUX[15]       PPC.TIEPVRBIT4
			// wire CELL_W[21].IMUX_IMUX[16]       PPC.TIEPVRBIT5
			// wire CELL_W[21].IMUX_IMUX[17]       PPC.TIEPVRBIT6
			// wire CELL_W[21].IMUX_IMUX[18]       PPC.TIEPVRBIT7
			// wire CELL_W[21].OUT_BEST_TMIN[0]    EMAC.EMAC1PHYMGTRXRESET
			// wire CELL_W[21].OUT_BEST_TMIN[1]    EMAC.EMAC1CLIENTTXCLIENTCLKOUT
			// wire CELL_W[21].OUT_BEST_TMIN[2]    EMAC.EMAC1CLIENTTXACK
			// wire CELL_W[21].OUT_BEST_TMIN[3]    EMAC.EMAC1CLIENTTXCOLLISION
			// wire CELL_W[21].OUT_BEST_TMIN[4]    EMAC.EMAC1CLIENTTXRETRANSMIT
			// wire CELL_W[21].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTTXSTATSBYTEVLD
			// wire CELL_W[21].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXSTATSBYTEVLD
			// wire CELL_W[21].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTTXSTATSVLD
			// wire CELL_W[21].OUT_SEC_TMIN[0]     PPC.DSOCMBRAMABUS8
			// wire CELL_W[21].OUT_SEC_TMIN[1]     PPC.DSOCMBRAMABUS9
			// wire CELL_W[21].OUT_SEC_TMIN[2]     PPC.DSOCMBRAMABUS10
			// wire CELL_W[21].OUT_SEC_TMIN[3]     PPC.DSOCMBRAMABUS11
			// wire CELL_W[21].OUT_SEC_TMIN[4]     PPC.TSTPLBSAMPLECYCLEO
			// wire CELL_W[21].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO8
			// wire CELL_W[21].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO9
			// wire CELL_W[21].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO10
			// wire CELL_W[21].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO11
			// wire CELL_W[21].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO8
			// wire CELL_W[21].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO9
			// wire CELL_W[21].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO10
			// wire CELL_W[21].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO11
			// wire CELL_W[21].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO8
			// wire CELL_W[21].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO9
			// wire CELL_W[21].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO10
			// wire CELL_W[21].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO11
			// wire CELL_W[21].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO8
			// wire CELL_W[21].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO9
			// wire CELL_W[21].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO10
			// wire CELL_W[21].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO11
			// wire CELL_W[22].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC7
			// wire CELL_W[22].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC6
			// wire CELL_W[22].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC5
			// wire CELL_W[22].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC4
			// wire CELL_W[22].IMUX_CLK_OPTINV[0]  EMAC.CLIENTEMAC1TXCLIENTCLKIN
			// wire CELL_W[22].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC11
			// wire CELL_W[22].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC10
			// wire CELL_W[22].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC9
			// wire CELL_W[22].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC8
			// wire CELL_W[22].IMUX_IMUX[0]        EMAC.PHYEMAC1RXD4
			// wire CELL_W[22].IMUX_IMUX[1]        EMAC.PHYEMAC1RXD5
			// wire CELL_W[22].IMUX_IMUX[2]        EMAC.PHYEMAC1RXD6
			// wire CELL_W[22].IMUX_IMUX[3]        EMAC.PHYEMAC1RXD7
			// wire CELL_W[22].IMUX_IMUX[4]        EMAC.PHYEMAC1RXDV
			// wire CELL_W[22].IMUX_IMUX[5]        EMAC.PHYEMAC1RXER
			// wire CELL_W[22].IMUX_IMUX[6]        EMAC.PHYEMAC1RXCOMMADET
			// wire CELL_W[22].IMUX_IMUX[7]        EMAC.PHYEMAC1RXCHECKINGCRC
			// wire CELL_W[22].IMUX_IMUX[8]        EMAC.EMAC1TIBUS3
			// wire CELL_W[22].IMUX_IMUX[9]        EMAC.EMAC1TIBUS2
			// wire CELL_W[22].IMUX_IMUX[10]       EMAC.CLIENTEMAC1TXUNDERRUN
			// wire CELL_W[22].IMUX_IMUX[11]       EMAC.CLIENTEMAC1PAUSEREQ
			// wire CELL_W[22].IMUX_IMUX[12]       EMAC.CLIENTEMAC1TXDVLD
			// wire CELL_W[22].IMUX_IMUX[13]       EMAC.CLIENTEMAC1TXDVLDMSW
			// wire CELL_W[22].IMUX_IMUX[14]       EMAC.PHYEMAC1PHYAD1
			// wire CELL_W[22].IMUX_IMUX[15]       EMAC.PHYEMAC1PHYAD0
			// wire CELL_W[22].IMUX_IMUX[16]       PPC.TSTTRSTNEGI
			// wire CELL_W[22].OUT_BEST_TMIN[0]    EMAC.EMAC1PHYTXD4
			// wire CELL_W[22].OUT_BEST_TMIN[1]    EMAC.EMAC1PHYTXD5
			// wire CELL_W[22].OUT_BEST_TMIN[2]    EMAC.EMAC1PHYTXD6
			// wire CELL_W[22].OUT_BEST_TMIN[3]    EMAC.EMAC1PHYTXD7
			// wire CELL_W[22].OUT_BEST_TMIN[4]    EMAC.EMAC1PHYTXCHARISK
			// wire CELL_W[22].OUT_BEST_TMIN[5]    EMAC.EMAC1CLIENTRXDVLDMSW
			// wire CELL_W[22].OUT_BEST_TMIN[6]    EMAC.EMAC1CLIENTRXDVLD
			// wire CELL_W[22].OUT_BEST_TMIN[7]    EMAC.EMAC1CLIENTRXSTATSVLD
			// wire CELL_W[22].OUT_SEC_TMIN[0]     EMAC.EMAC1CLIENTRXSTATS0
			// wire CELL_W[22].OUT_SEC_TMIN[1]     EMAC.EMAC1CLIENTRXSTATS1
			// wire CELL_W[22].OUT_SEC_TMIN[2]     EMAC.EMAC1CLIENTRXSTATS2
			// wire CELL_W[22].OUT_SEC_TMIN[3]     EMAC.EMAC1CLIENTRXSTATS3
			// wire CELL_W[22].OUT_SEC_TMIN[4]     PPC.DSOCMWRADDRVALID
			// wire CELL_W[22].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO4
			// wire CELL_W[22].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO5
			// wire CELL_W[22].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO6
			// wire CELL_W[22].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO7
			// wire CELL_W[22].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO4
			// wire CELL_W[22].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO5
			// wire CELL_W[22].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO6
			// wire CELL_W[22].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO7
			// wire CELL_W[22].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO4
			// wire CELL_W[22].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO5
			// wire CELL_W[22].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO6
			// wire CELL_W[22].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO7
			// wire CELL_W[22].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO4
			// wire CELL_W[22].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO5
			// wire CELL_W[22].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO6
			// wire CELL_W[22].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO7
			// wire CELL_W[23].IMUX_SR_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC15
			// wire CELL_W[23].IMUX_SR_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC14
			// wire CELL_W[23].IMUX_SR_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC13
			// wire CELL_W[23].IMUX_SR_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC12
			// wire CELL_W[23].IMUX_CE_OPTINV[0]   EMAC.TIEEMAC1CONFIGVEC19
			// wire CELL_W[23].IMUX_CE_OPTINV[1]   EMAC.TIEEMAC1CONFIGVEC18
			// wire CELL_W[23].IMUX_CE_OPTINV[2]   EMAC.TIEEMAC1CONFIGVEC17
			// wire CELL_W[23].IMUX_CE_OPTINV[3]   EMAC.TIEEMAC1CONFIGVEC16
			// wire CELL_W[23].IMUX_IMUX[0]        EMAC.PHYEMAC1RXD0
			// wire CELL_W[23].IMUX_IMUX[1]        EMAC.PHYEMAC1RXD1
			// wire CELL_W[23].IMUX_IMUX[2]        EMAC.PHYEMAC1RXD2
			// wire CELL_W[23].IMUX_IMUX[3]        EMAC.PHYEMAC1RXD3
			// wire CELL_W[23].IMUX_IMUX[4]        EMAC.PHYEMAC1CRS
			// wire CELL_W[23].IMUX_IMUX[5]        EMAC.PHYEMAC1COL
			// wire CELL_W[23].IMUX_IMUX[6]        EMAC.TIEEMAC1CONFIGVEC25
			// wire CELL_W[23].IMUX_IMUX[7]        EMAC.TIEEMAC1CONFIGVEC24
			// wire CELL_W[23].IMUX_IMUX[8]        EMAC.TIEEMAC1CONFIGVEC23
			// wire CELL_W[23].IMUX_IMUX[9]        EMAC.TIEEMAC1CONFIGVEC22
			// wire CELL_W[23].IMUX_IMUX[10]       EMAC.TIEEMAC1CONFIGVEC21
			// wire CELL_W[23].IMUX_IMUX[11]       EMAC.TIEEMAC1CONFIGVEC20
			// wire CELL_W[23].IMUX_IMUX[12]       EMAC.PHYEMAC1PHYAD4
			// wire CELL_W[23].IMUX_IMUX[13]       EMAC.PHYEMAC1PHYAD3
			// wire CELL_W[23].IMUX_IMUX[14]       EMAC.PHYEMAC1PHYAD2
			// wire CELL_W[23].IMUX_IMUX[15]       EMAC.TSTSIEMACI5
			// wire CELL_W[23].OUT_BEST_TMIN[0]    EMAC.EMAC1PHYTXD0
			// wire CELL_W[23].OUT_BEST_TMIN[1]    EMAC.EMAC1PHYTXD1
			// wire CELL_W[23].OUT_BEST_TMIN[2]    EMAC.EMAC1PHYTXD2
			// wire CELL_W[23].OUT_BEST_TMIN[3]    EMAC.EMAC1PHYTXD3
			// wire CELL_W[23].OUT_BEST_TMIN[4]    EMAC.EMAC1PHYTXCLK
			// wire CELL_W[23].OUT_BEST_TMIN[5]    EMAC.EMAC1PHYTXEN
			// wire CELL_W[23].OUT_BEST_TMIN[6]    EMAC.EMAC1PHYTXER
			// wire CELL_W[23].OUT_BEST_TMIN[7]    EMAC.DCRHOSTDONEIR
			// wire CELL_W[23].OUT_SEC_TMIN[0]     PPC.DSOCMBRAMABUS12
			// wire CELL_W[23].OUT_SEC_TMIN[1]     PPC.DSOCMBRAMABUS13
			// wire CELL_W[23].OUT_SEC_TMIN[2]     PPC.DSOCMBRAMABUS14
			// wire CELL_W[23].OUT_SEC_TMIN[3]     PPC.DSOCMBRAMABUS15
			// wire CELL_W[23].OUT_SEC_TMIN[4]     EMAC.EMAC1PHYMGTTXRESET
			// wire CELL_W[23].OUT_HALF0_BEL[0]    PPC.TSTC405DSOCMABUSO0
			// wire CELL_W[23].OUT_HALF0_BEL[1]    PPC.TSTC405DSOCMABUSO1
			// wire CELL_W[23].OUT_HALF0_BEL[2]    PPC.TSTC405DSOCMABUSO2
			// wire CELL_W[23].OUT_HALF0_BEL[3]    PPC.TSTC405DSOCMABUSO3
			// wire CELL_W[23].OUT_HALF0_BEL[4]    PPC.TSTC405DSOCMWRDBUSO0
			// wire CELL_W[23].OUT_HALF0_BEL[5]    PPC.TSTC405DSOCMWRDBUSO1
			// wire CELL_W[23].OUT_HALF0_BEL[6]    PPC.TSTC405DSOCMWRDBUSO2
			// wire CELL_W[23].OUT_HALF0_BEL[7]    PPC.TSTC405DSOCMWRDBUSO3
			// wire CELL_W[23].OUT_HALF1_BEL[0]    PPC.TSTC405DSOCMABUSO0
			// wire CELL_W[23].OUT_HALF1_BEL[1]    PPC.TSTC405DSOCMABUSO1
			// wire CELL_W[23].OUT_HALF1_BEL[2]    PPC.TSTC405DSOCMABUSO2
			// wire CELL_W[23].OUT_HALF1_BEL[3]    PPC.TSTC405DSOCMABUSO3
			// wire CELL_W[23].OUT_HALF1_BEL[4]    PPC.TSTC405DSOCMWRDBUSO0
			// wire CELL_W[23].OUT_HALF1_BEL[5]    PPC.TSTC405DSOCMWRDBUSO1
			// wire CELL_W[23].OUT_HALF1_BEL[6]    PPC.TSTC405DSOCMWRDBUSO2
			// wire CELL_W[23].OUT_HALF1_BEL[7]    PPC.TSTC405DSOCMWRDBUSO3
			// wire CELL_E[0].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI819
			// wire CELL_E[0].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI818
			// wire CELL_E[0].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI817
			// wire CELL_E[0].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI816
			// wire CELL_E[0].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI823
			// wire CELL_E[0].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI822
			// wire CELL_E[0].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI821
			// wire CELL_E[0].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI820
			// wire CELL_E[0].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS60
			// wire CELL_E[0].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS61
			// wire CELL_E[0].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS62
			// wire CELL_E[0].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS63
			// wire CELL_E[0].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS60
			// wire CELL_E[0].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS61
			// wire CELL_E[0].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS62
			// wire CELL_E[0].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS63
			// wire CELL_E[0].IMUX_IMUX[8]         PPC.TRCC405TRACEDISABLE
			// wire CELL_E[0].IMUX_IMUX[9]         PPC.TRCC405TRIGGEREVENTIN
			// wire CELL_E[0].IMUX_IMUX[10]        PPC.TSTC405APUWBBYTEENI0
			// wire CELL_E[0].IMUX_IMUX[11]        PPC.TSTC405APUWBBYTEENI1
			// wire CELL_E[0].IMUX_IMUX[12]        PPC.TSTC405APUWBBYTEENI2
			// wire CELL_E[0].IMUX_IMUX[13]        PPC.TSTC405APUWBBYTEENI3
			// wire CELL_E[0].IMUX_IMUX[14]        PPC.TSTC405ISOCMREQPENDINGI
			// wire CELL_E[0].IMUX_IMUX[15]        PPC.TSTC405ISOCMICUREADYI
			// wire CELL_E[0].IMUX_IMUX[16]        PPC.TSTC405ISOCMXLTVALIDI
			// wire CELL_E[0].IMUX_IMUX[17]        PPC.TSTC405ISOCMABORTI
			// wire CELL_E[0].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS60
			// wire CELL_E[0].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS61
			// wire CELL_E[0].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS62
			// wire CELL_E[0].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS63
			// wire CELL_E[0].OUT_BEST_TMIN[4]     PPC.C405TRCTRIGGEREVENTTYPE0
			// wire CELL_E[0].OUT_BEST_TMIN[5]     PPC.C405TRCTRIGGEREVENTTYPE1
			// wire CELL_E[0].OUT_BEST_TMIN[6]     PPC.C405TRCTRIGGEREVENTTYPE2
			// wire CELL_E[0].OUT_BEST_TMIN[7]     PPC.C405TRCTRIGGEREVENTTYPE3
			// wire CELL_E[0].OUT_SEC_TMIN[0]      PPC.C405TRCTRIGGEREVENTTYPE4
			// wire CELL_E[0].OUT_SEC_TMIN[1]      PPC.C405TRCTRIGGEREVENTTYPE5
			// wire CELL_E[0].OUT_SEC_TMIN[2]      PPC.C405TRCTRIGGEREVENTTYPE6
			// wire CELL_E[0].OUT_SEC_TMIN[3]      PPC.C405TRCTRIGGEREVENTTYPE7
			// wire CELL_E[0].OUT_HALF0_BEL[0]     PPC.TSTISOCMC405READDATAOUTO24
			// wire CELL_E[0].OUT_HALF0_BEL[1]     PPC.TSTISOCMC405READDATAOUTO25
			// wire CELL_E[0].OUT_HALF0_BEL[2]     PPC.TSTISOCMC405READDATAOUTO26
			// wire CELL_E[0].OUT_HALF0_BEL[3]     PPC.TSTISOCMC405READDATAOUTO27
			// wire CELL_E[0].OUT_HALF0_BEL[4]     PPC.TSTISOCMC405READDATAOUTO28
			// wire CELL_E[0].OUT_HALF0_BEL[5]     PPC.TSTISOCMC405READDATAOUTO29
			// wire CELL_E[0].OUT_HALF0_BEL[6]     PPC.TSTISOCMC405READDATAOUTO30
			// wire CELL_E[0].OUT_HALF0_BEL[7]     PPC.TSTISOCMC405READDATAOUTO31
			// wire CELL_E[0].OUT_HALF1_BEL[0]     PPC.TSTISOCMC405READDATAOUTO24
			// wire CELL_E[0].OUT_HALF1_BEL[1]     PPC.TSTISOCMC405READDATAOUTO25
			// wire CELL_E[0].OUT_HALF1_BEL[2]     PPC.TSTISOCMC405READDATAOUTO26
			// wire CELL_E[0].OUT_HALF1_BEL[3]     PPC.TSTISOCMC405READDATAOUTO27
			// wire CELL_E[0].OUT_HALF1_BEL[4]     PPC.TSTISOCMC405READDATAOUTO28
			// wire CELL_E[0].OUT_HALF1_BEL[5]     PPC.TSTISOCMC405READDATAOUTO29
			// wire CELL_E[0].OUT_HALF1_BEL[6]     PPC.TSTISOCMC405READDATAOUTO30
			// wire CELL_E[0].OUT_HALF1_BEL[7]     PPC.TSTISOCMC405READDATAOUTO31
			// wire CELL_E[1].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI811
			// wire CELL_E[1].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI810
			// wire CELL_E[1].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI89
			// wire CELL_E[1].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI88
			// wire CELL_E[1].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI815
			// wire CELL_E[1].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI814
			// wire CELL_E[1].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI813
			// wire CELL_E[1].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI812
			// wire CELL_E[1].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS56
			// wire CELL_E[1].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS57
			// wire CELL_E[1].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS58
			// wire CELL_E[1].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS59
			// wire CELL_E[1].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS56
			// wire CELL_E[1].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS57
			// wire CELL_E[1].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS58
			// wire CELL_E[1].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS59
			// wire CELL_E[1].IMUX_IMUX[8]         PPC.TSTC405APUEXERBDATAI24
			// wire CELL_E[1].IMUX_IMUX[9]         PPC.TSTC405APUEXERBDATAI25
			// wire CELL_E[1].IMUX_IMUX[10]        PPC.TSTC405APUEXERBDATAI26
			// wire CELL_E[1].IMUX_IMUX[11]        PPC.TSTC405APUEXERBDATAI27
			// wire CELL_E[1].IMUX_IMUX[12]        PPC.TSTC405APUEXERBDATAI28
			// wire CELL_E[1].IMUX_IMUX[13]        PPC.TSTC405APUEXERBDATAI29
			// wire CELL_E[1].IMUX_IMUX[14]        PPC.TSTC405APUEXERBDATAI30
			// wire CELL_E[1].IMUX_IMUX[15]        PPC.TSTC405APUEXERBDATAI31
			// wire CELL_E[1].IMUX_IMUX[16]        PPC.TSTC405APUEXELOADDBUSI28
			// wire CELL_E[1].IMUX_IMUX[17]        PPC.TSTC405APUEXELOADDBUSI29
			// wire CELL_E[1].IMUX_IMUX[18]        PPC.TSTC405APUEXELOADDBUSI30
			// wire CELL_E[1].IMUX_IMUX[19]        PPC.TSTC405APUEXELOADDBUSI31
			// wire CELL_E[1].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS56
			// wire CELL_E[1].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS57
			// wire CELL_E[1].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS58
			// wire CELL_E[1].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS59
			// wire CELL_E[1].OUT_BEST_TMIN[4]     PPC.C405TRCTRIGGEREVENTTYPE8
			// wire CELL_E[1].OUT_BEST_TMIN[5]     PPC.C405TRCTRIGGEREVENTTYPE9
			// wire CELL_E[1].OUT_BEST_TMIN[6]     PPC.C405TRCTRIGGEREVENTTYPE10
			// wire CELL_E[1].OUT_BEST_TMIN[7]     PPC.C405TRCTRIGGEREVENTOUT
			// wire CELL_E[1].OUT_SEC_TMIN[0]      PPC.C405TRCTRACESTATUS0
			// wire CELL_E[1].OUT_SEC_TMIN[1]      PPC.C405TRCTRACESTATUS1
			// wire CELL_E[1].OUT_SEC_TMIN[2]      PPC.C405TRCTRACESTATUS2
			// wire CELL_E[1].OUT_SEC_TMIN[3]      PPC.C405TRCTRACESTATUS3
			// wire CELL_E[1].OUT_HALF0_BEL[0]     PPC.TSTISOCMC405READDATAOUTO16
			// wire CELL_E[1].OUT_HALF0_BEL[1]     PPC.TSTISOCMC405READDATAOUTO17
			// wire CELL_E[1].OUT_HALF0_BEL[2]     PPC.TSTISOCMC405READDATAOUTO18
			// wire CELL_E[1].OUT_HALF0_BEL[3]     PPC.TSTISOCMC405READDATAOUTO19
			// wire CELL_E[1].OUT_HALF0_BEL[4]     PPC.TSTISOCMC405READDATAOUTO20
			// wire CELL_E[1].OUT_HALF0_BEL[5]     PPC.TSTISOCMC405READDATAOUTO21
			// wire CELL_E[1].OUT_HALF0_BEL[6]     PPC.TSTISOCMC405READDATAOUTO22
			// wire CELL_E[1].OUT_HALF0_BEL[7]     PPC.TSTISOCMC405READDATAOUTO23
			// wire CELL_E[1].OUT_HALF1_BEL[0]     PPC.TSTISOCMC405READDATAOUTO16
			// wire CELL_E[1].OUT_HALF1_BEL[1]     PPC.TSTISOCMC405READDATAOUTO17
			// wire CELL_E[1].OUT_HALF1_BEL[2]     PPC.TSTISOCMC405READDATAOUTO18
			// wire CELL_E[1].OUT_HALF1_BEL[3]     PPC.TSTISOCMC405READDATAOUTO19
			// wire CELL_E[1].OUT_HALF1_BEL[4]     PPC.TSTISOCMC405READDATAOUTO20
			// wire CELL_E[1].OUT_HALF1_BEL[5]     PPC.TSTISOCMC405READDATAOUTO21
			// wire CELL_E[1].OUT_HALF1_BEL[6]     PPC.TSTISOCMC405READDATAOUTO22
			// wire CELL_E[1].OUT_HALF1_BEL[7]     PPC.TSTISOCMC405READDATAOUTO23
			// wire CELL_E[2].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI83
			// wire CELL_E[2].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI82
			// wire CELL_E[2].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI81
			// wire CELL_E[2].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI80
			// wire CELL_E[2].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI87
			// wire CELL_E[2].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI86
			// wire CELL_E[2].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI85
			// wire CELL_E[2].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI84
			// wire CELL_E[2].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS52
			// wire CELL_E[2].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS53
			// wire CELL_E[2].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS54
			// wire CELL_E[2].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS55
			// wire CELL_E[2].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS52
			// wire CELL_E[2].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS53
			// wire CELL_E[2].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS54
			// wire CELL_E[2].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS55
			// wire CELL_E[2].IMUX_IMUX[8]         PPC.TSTC405APUEXELOADDBUSI20
			// wire CELL_E[2].IMUX_IMUX[9]         PPC.TSTC405APUEXELOADDBUSI21
			// wire CELL_E[2].IMUX_IMUX[10]        PPC.TSTC405APUEXELOADDBUSI22
			// wire CELL_E[2].IMUX_IMUX[11]        PPC.TSTC405APUEXELOADDBUSI23
			// wire CELL_E[2].IMUX_IMUX[12]        PPC.TSTC405APUEXELOADDBUSI24
			// wire CELL_E[2].IMUX_IMUX[13]        PPC.TSTC405APUEXELOADDBUSI25
			// wire CELL_E[2].IMUX_IMUX[14]        PPC.TSTC405APUEXELOADDBUSI26
			// wire CELL_E[2].IMUX_IMUX[15]        PPC.TSTC405APUEXELOADDBUSI27
			// wire CELL_E[2].IMUX_IMUX[16]        PPC.TSTC405APUEXERBDATAI20
			// wire CELL_E[2].IMUX_IMUX[17]        PPC.TSTC405APUEXERBDATAI21
			// wire CELL_E[2].IMUX_IMUX[18]        PPC.TSTC405APUEXERBDATAI22
			// wire CELL_E[2].IMUX_IMUX[19]        PPC.TSTC405APUEXERBDATAI23
			// wire CELL_E[2].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS52
			// wire CELL_E[2].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS53
			// wire CELL_E[2].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS54
			// wire CELL_E[2].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS55
			// wire CELL_E[2].OUT_BEST_TMIN[4]     PPC.C405PLBDCUBE4
			// wire CELL_E[2].OUT_BEST_TMIN[5]     PPC.C405PLBDCUBE5
			// wire CELL_E[2].OUT_BEST_TMIN[6]     PPC.C405PLBDCUBE6
			// wire CELL_E[2].OUT_BEST_TMIN[7]     PPC.C405PLBDCUBE7
			// wire CELL_E[2].OUT_SEC_TMIN[0]      PPC.C405PLBICUSIZE2
			// wire CELL_E[2].OUT_SEC_TMIN[1]      PPC.C405PLBICUSIZE3
			// wire CELL_E[2].OUT_SEC_TMIN[2]      PPC.C405PLBICUU0ATTR
			// wire CELL_E[2].OUT_SEC_TMIN[3]      PPC.C405TRCCYCLE
			// wire CELL_E[2].OUT_HALF0_BEL[0]     PPC.TSTISOCMC405READDATAOUTO8
			// wire CELL_E[2].OUT_HALF0_BEL[1]     PPC.TSTISOCMC405READDATAOUTO9
			// wire CELL_E[2].OUT_HALF0_BEL[2]     PPC.TSTISOCMC405READDATAOUTO10
			// wire CELL_E[2].OUT_HALF0_BEL[3]     PPC.TSTISOCMC405READDATAOUTO11
			// wire CELL_E[2].OUT_HALF0_BEL[4]     PPC.TSTISOCMC405READDATAOUTO12
			// wire CELL_E[2].OUT_HALF0_BEL[5]     PPC.TSTISOCMC405READDATAOUTO13
			// wire CELL_E[2].OUT_HALF0_BEL[6]     PPC.TSTISOCMC405READDATAOUTO14
			// wire CELL_E[2].OUT_HALF0_BEL[7]     PPC.TSTISOCMC405READDATAOUTO15
			// wire CELL_E[2].OUT_HALF1_BEL[0]     PPC.TSTISOCMC405READDATAOUTO8
			// wire CELL_E[2].OUT_HALF1_BEL[1]     PPC.TSTISOCMC405READDATAOUTO9
			// wire CELL_E[2].OUT_HALF1_BEL[2]     PPC.TSTISOCMC405READDATAOUTO10
			// wire CELL_E[2].OUT_HALF1_BEL[3]     PPC.TSTISOCMC405READDATAOUTO11
			// wire CELL_E[2].OUT_HALF1_BEL[4]     PPC.TSTISOCMC405READDATAOUTO12
			// wire CELL_E[2].OUT_HALF1_BEL[5]     PPC.TSTISOCMC405READDATAOUTO13
			// wire CELL_E[2].OUT_HALF1_BEL[6]     PPC.TSTISOCMC405READDATAOUTO14
			// wire CELL_E[2].OUT_HALF1_BEL[7]     PPC.TSTISOCMC405READDATAOUTO15
			// wire CELL_E[3].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI719
			// wire CELL_E[3].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI718
			// wire CELL_E[3].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI717
			// wire CELL_E[3].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI716
			// wire CELL_E[3].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI723
			// wire CELL_E[3].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI722
			// wire CELL_E[3].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI721
			// wire CELL_E[3].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI720
			// wire CELL_E[3].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS48
			// wire CELL_E[3].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS49
			// wire CELL_E[3].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS50
			// wire CELL_E[3].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS51
			// wire CELL_E[3].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS48
			// wire CELL_E[3].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS49
			// wire CELL_E[3].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS50
			// wire CELL_E[3].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS51
			// wire CELL_E[3].IMUX_IMUX[8]         PPC.TSTC405DCRABUSI0
			// wire CELL_E[3].IMUX_IMUX[9]         PPC.TSTC405DCRABUSI1
			// wire CELL_E[3].IMUX_IMUX[10]        PPC.TSTC405DCRABUSI2
			// wire CELL_E[3].IMUX_IMUX[11]        PPC.TSTC405DCRABUSI3
			// wire CELL_E[3].IMUX_IMUX[12]        PPC.TSTC405APUEXELOADDBUSI16
			// wire CELL_E[3].IMUX_IMUX[13]        PPC.TSTC405APUEXELOADDBUSI17
			// wire CELL_E[3].IMUX_IMUX[14]        PPC.TSTC405APUEXELOADDBUSI18
			// wire CELL_E[3].IMUX_IMUX[15]        PPC.TSTC405APUEXELOADDBUSI19
			// wire CELL_E[3].IMUX_IMUX[16]        PPC.TSTC405APUEXERBDATAI16
			// wire CELL_E[3].IMUX_IMUX[17]        PPC.TSTC405APUEXERBDATAI17
			// wire CELL_E[3].IMUX_IMUX[18]        PPC.TSTC405APUEXERBDATAI18
			// wire CELL_E[3].IMUX_IMUX[19]        PPC.TSTC405APUEXERBDATAI19
			// wire CELL_E[3].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS48
			// wire CELL_E[3].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS49
			// wire CELL_E[3].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS50
			// wire CELL_E[3].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS51
			// wire CELL_E[3].OUT_BEST_TMIN[4]     PPC.C405PLBICUREQUEST
			// wire CELL_E[3].OUT_BEST_TMIN[5]     PPC.C405PLBICUPRIORITY0
			// wire CELL_E[3].OUT_BEST_TMIN[6]     PPC.C405PLBICUPRIORITY1
			// wire CELL_E[3].OUT_BEST_TMIN[7]     PPC.C405PLBICUABORT
			// wire CELL_E[3].OUT_SEC_TMIN[0]      PPC.C405PLBDCUSIZE2
			// wire CELL_E[3].OUT_SEC_TMIN[1]      PPC.C405PLBDCUU0ATTR
			// wire CELL_E[3].OUT_SEC_TMIN[2]      PPC.C405PLBDCUCACHEABLE
			// wire CELL_E[3].OUT_SEC_TMIN[3]      PPC.C405PLBICUCACHEABLE
			// wire CELL_E[3].OUT_HALF0_BEL[0]     PPC.TSTISOCMC405READDATAOUTO0
			// wire CELL_E[3].OUT_HALF0_BEL[1]     PPC.TSTISOCMC405READDATAOUTO1
			// wire CELL_E[3].OUT_HALF0_BEL[2]     PPC.TSTISOCMC405READDATAOUTO2
			// wire CELL_E[3].OUT_HALF0_BEL[3]     PPC.TSTISOCMC405READDATAOUTO3
			// wire CELL_E[3].OUT_HALF0_BEL[4]     PPC.TSTISOCMC405READDATAOUTO4
			// wire CELL_E[3].OUT_HALF0_BEL[5]     PPC.TSTISOCMC405READDATAOUTO5
			// wire CELL_E[3].OUT_HALF0_BEL[6]     PPC.TSTISOCMC405READDATAOUTO6
			// wire CELL_E[3].OUT_HALF0_BEL[7]     PPC.TSTISOCMC405READDATAOUTO7
			// wire CELL_E[3].OUT_HALF1_BEL[0]     PPC.TSTISOCMC405READDATAOUTO0
			// wire CELL_E[3].OUT_HALF1_BEL[1]     PPC.TSTISOCMC405READDATAOUTO1
			// wire CELL_E[3].OUT_HALF1_BEL[2]     PPC.TSTISOCMC405READDATAOUTO2
			// wire CELL_E[3].OUT_HALF1_BEL[3]     PPC.TSTISOCMC405READDATAOUTO3
			// wire CELL_E[3].OUT_HALF1_BEL[4]     PPC.TSTISOCMC405READDATAOUTO4
			// wire CELL_E[3].OUT_HALF1_BEL[5]     PPC.TSTISOCMC405READDATAOUTO5
			// wire CELL_E[3].OUT_HALF1_BEL[6]     PPC.TSTISOCMC405READDATAOUTO6
			// wire CELL_E[3].OUT_HALF1_BEL[7]     PPC.TSTISOCMC405READDATAOUTO7
			// wire CELL_E[4].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI711
			// wire CELL_E[4].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI710
			// wire CELL_E[4].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI79
			// wire CELL_E[4].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI78
			// wire CELL_E[4].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI715
			// wire CELL_E[4].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI714
			// wire CELL_E[4].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI713
			// wire CELL_E[4].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI712
			// wire CELL_E[4].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS44
			// wire CELL_E[4].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS45
			// wire CELL_E[4].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS46
			// wire CELL_E[4].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS47
			// wire CELL_E[4].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS44
			// wire CELL_E[4].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS45
			// wire CELL_E[4].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS46
			// wire CELL_E[4].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS47
			// wire CELL_E[4].IMUX_IMUX[8]         PPC.TSTC405DCRABUSI4
			// wire CELL_E[4].IMUX_IMUX[9]         PPC.TSTC405DCRABUSI5
			// wire CELL_E[4].IMUX_IMUX[10]        PPC.TSTC405DCRABUSI6
			// wire CELL_E[4].IMUX_IMUX[11]        PPC.TSTC405DCRABUSI7
			// wire CELL_E[4].IMUX_IMUX[12]        PPC.TSTC405APUEXELOADDBUSI12
			// wire CELL_E[4].IMUX_IMUX[13]        PPC.TSTC405APUEXELOADDBUSI13
			// wire CELL_E[4].IMUX_IMUX[14]        PPC.TSTC405APUEXELOADDBUSI14
			// wire CELL_E[4].IMUX_IMUX[15]        PPC.TSTC405APUEXELOADDBUSI15
			// wire CELL_E[4].IMUX_IMUX[16]        PPC.TSTC405APUEXERBDATAI12
			// wire CELL_E[4].IMUX_IMUX[17]        PPC.TSTC405APUEXERBDATAI13
			// wire CELL_E[4].IMUX_IMUX[18]        PPC.TSTC405APUEXERBDATAI14
			// wire CELL_E[4].IMUX_IMUX[19]        PPC.TSTC405APUEXERBDATAI15
			// wire CELL_E[4].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS44
			// wire CELL_E[4].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS45
			// wire CELL_E[4].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS46
			// wire CELL_E[4].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS47
			// wire CELL_E[4].OUT_BEST_TMIN[4]     PPC.C405PLBDCUABUS28
			// wire CELL_E[4].OUT_BEST_TMIN[5]     PPC.C405PLBDCUABUS29
			// wire CELL_E[4].OUT_BEST_TMIN[6]     PPC.C405PLBDCUABUS30
			// wire CELL_E[4].OUT_BEST_TMIN[7]     PPC.C405PLBDCUABUS31
			// wire CELL_E[4].OUT_SEC_TMIN[0]      PPC.C405PLBICUABUS28
			// wire CELL_E[4].OUT_SEC_TMIN[1]      PPC.C405PLBICUABUS29
			// wire CELL_E[4].OUT_SEC_TMIN[2]      PPC.TSTAPUC405EXEXEROVO
			// wire CELL_E[4].OUT_SEC_TMIN[3]      PPC.TSTAPUC405EXCEPTIONO
			// wire CELL_E[4].OUT_HALF0_BEL[0]     PPC.TSTAPUC405EXEBLOCKINGMCOO
			// wire CELL_E[4].OUT_HALF0_BEL[1]     PPC.TSTAPUC405EXENONBLOCKINGMCOO
			// wire CELL_E[4].OUT_HALF0_BEL[2]     PPC.TSTAPUC405EXEBUSYO
			// wire CELL_E[4].OUT_HALF0_BEL[3]     PPC.TSTAPUC405EXEXERCAO
			// wire CELL_E[4].OUT_HALF0_BEL[4]     PPC.TSTAPUC405DCDTRAPLEO
			// wire CELL_E[4].OUT_HALF0_BEL[5]     PPC.TSTAPUC405EXELDDEPENDO
			// wire CELL_E[4].OUT_HALF0_BEL[6]     PPC.TSTAPUC405WBLDDEPENDO
			// wire CELL_E[4].OUT_HALF0_BEL[7]     PPC.TSTAPUC405LWBLDDEPENDO
			// wire CELL_E[4].OUT_HALF1_BEL[0]     PPC.TSTAPUC405EXEBLOCKINGMCOO
			// wire CELL_E[4].OUT_HALF1_BEL[1]     PPC.TSTAPUC405EXENONBLOCKINGMCOO
			// wire CELL_E[4].OUT_HALF1_BEL[2]     PPC.TSTAPUC405EXEBUSYO
			// wire CELL_E[4].OUT_HALF1_BEL[3]     PPC.TSTAPUC405EXEXERCAO
			// wire CELL_E[4].OUT_HALF1_BEL[4]     PPC.TSTAPUC405DCDTRAPLEO
			// wire CELL_E[4].OUT_HALF1_BEL[5]     PPC.TSTAPUC405EXELDDEPENDO
			// wire CELL_E[4].OUT_HALF1_BEL[6]     PPC.TSTAPUC405WBLDDEPENDO
			// wire CELL_E[4].OUT_HALF1_BEL[7]     PPC.TSTAPUC405LWBLDDEPENDO
			// wire CELL_E[5].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI73
			// wire CELL_E[5].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI72
			// wire CELL_E[5].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI71
			// wire CELL_E[5].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI70
			// wire CELL_E[5].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI77
			// wire CELL_E[5].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI76
			// wire CELL_E[5].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI75
			// wire CELL_E[5].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI74
			// wire CELL_E[5].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS40
			// wire CELL_E[5].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS41
			// wire CELL_E[5].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS42
			// wire CELL_E[5].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS43
			// wire CELL_E[5].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS40
			// wire CELL_E[5].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS41
			// wire CELL_E[5].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS42
			// wire CELL_E[5].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS43
			// wire CELL_E[5].IMUX_IMUX[8]         PPC.TSTC405DCRABUSI8
			// wire CELL_E[5].IMUX_IMUX[9]         PPC.TSTC405DCRABUSI9
			// wire CELL_E[5].IMUX_IMUX[10]        PPC.TSTC405DCRREADI
			// wire CELL_E[5].IMUX_IMUX[11]        PPC.TSTC405DCRWRITEI
			// wire CELL_E[5].IMUX_IMUX[12]        PPC.TSTC405APUEXELOADDBUSI8
			// wire CELL_E[5].IMUX_IMUX[13]        PPC.TSTC405APUEXELOADDBUSI9
			// wire CELL_E[5].IMUX_IMUX[14]        PPC.TSTC405APUEXELOADDBUSI10
			// wire CELL_E[5].IMUX_IMUX[15]        PPC.TSTC405APUEXELOADDBUSI11
			// wire CELL_E[5].IMUX_IMUX[16]        PPC.TSTC405APUEXERBDATAI8
			// wire CELL_E[5].IMUX_IMUX[17]        PPC.TSTC405APUEXERBDATAI9
			// wire CELL_E[5].IMUX_IMUX[18]        PPC.TSTC405APUEXERBDATAI10
			// wire CELL_E[5].IMUX_IMUX[19]        PPC.TSTC405APUEXERBDATAI11
			// wire CELL_E[5].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS40
			// wire CELL_E[5].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS41
			// wire CELL_E[5].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS42
			// wire CELL_E[5].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS43
			// wire CELL_E[5].OUT_BEST_TMIN[4]     PPC.C405PLBDCUABUS24
			// wire CELL_E[5].OUT_BEST_TMIN[5]     PPC.C405PLBDCUABUS25
			// wire CELL_E[5].OUT_BEST_TMIN[6]     PPC.C405PLBDCUABUS26
			// wire CELL_E[5].OUT_BEST_TMIN[7]     PPC.C405PLBDCUABUS27
			// wire CELL_E[5].OUT_SEC_TMIN[0]      PPC.C405PLBICUABUS24
			// wire CELL_E[5].OUT_SEC_TMIN[1]      PPC.C405PLBICUABUS25
			// wire CELL_E[5].OUT_SEC_TMIN[2]      PPC.C405PLBICUABUS26
			// wire CELL_E[5].OUT_SEC_TMIN[3]      PPC.C405PLBICUABUS27
			// wire CELL_E[5].OUT_HALF0_BEL[0]     PPC.TSTAPUC405DCDLDSTWDO
			// wire CELL_E[5].OUT_HALF0_BEL[1]     PPC.TSTAPUC405DCDLDSTDWO
			// wire CELL_E[5].OUT_HALF0_BEL[2]     PPC.TSTAPUC405DCDLDSTQWO
			// wire CELL_E[5].OUT_HALF0_BEL[3]     PPC.TSTAPUC405DCDTRAPBEO
			// wire CELL_E[5].OUT_HALF0_BEL[4]     PPC.TSTAPUC405DCDCRENO
			// wire CELL_E[5].OUT_HALF0_BEL[5]     PPC.TSTAPUC405DCDUPDATEO
			// wire CELL_E[5].OUT_HALF0_BEL[6]     PPC.TSTAPUC405SLEEPREQO
			// wire CELL_E[5].OUT_HALF0_BEL[7]     PPC.TSTAPUC405DCDLDSTHWO
			// wire CELL_E[5].OUT_HALF1_BEL[0]     PPC.TSTAPUC405DCDLDSTWDO
			// wire CELL_E[5].OUT_HALF1_BEL[1]     PPC.TSTAPUC405DCDLDSTDWO
			// wire CELL_E[5].OUT_HALF1_BEL[2]     PPC.TSTAPUC405DCDLDSTQWO
			// wire CELL_E[5].OUT_HALF1_BEL[3]     PPC.TSTAPUC405DCDTRAPBEO
			// wire CELL_E[5].OUT_HALF1_BEL[4]     PPC.TSTAPUC405DCDCRENO
			// wire CELL_E[5].OUT_HALF1_BEL[5]     PPC.TSTAPUC405DCDUPDATEO
			// wire CELL_E[5].OUT_HALF1_BEL[6]     PPC.TSTAPUC405SLEEPREQO
			// wire CELL_E[5].OUT_HALF1_BEL[7]     PPC.TSTAPUC405DCDLDSTHWO
			// wire CELL_E[6].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI619
			// wire CELL_E[6].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI618
			// wire CELL_E[6].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI617
			// wire CELL_E[6].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI616
			// wire CELL_E[6].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI623
			// wire CELL_E[6].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI622
			// wire CELL_E[6].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI621
			// wire CELL_E[6].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI620
			// wire CELL_E[6].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS36
			// wire CELL_E[6].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS37
			// wire CELL_E[6].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS38
			// wire CELL_E[6].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS39
			// wire CELL_E[6].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS36
			// wire CELL_E[6].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS37
			// wire CELL_E[6].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS38
			// wire CELL_E[6].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS39
			// wire CELL_E[6].IMUX_IMUX[8]         PPC.PLBC405ICURDWDADDR1
			// wire CELL_E[6].IMUX_IMUX[9]         PPC.PLBC405ICURDWDADDR2
			// wire CELL_E[6].IMUX_IMUX[10]        PPC.PLBC405ICURDWDADDR3
			// wire CELL_E[6].IMUX_IMUX[11]        PPC.PLBC405ICURDDACK
			// wire CELL_E[6].IMUX_IMUX[12]        PPC.TSTC405APUEXELOADDBUSI4
			// wire CELL_E[6].IMUX_IMUX[13]        PPC.TSTC405APUEXELOADDBUSI5
			// wire CELL_E[6].IMUX_IMUX[14]        PPC.TSTC405APUEXELOADDBUSI6
			// wire CELL_E[6].IMUX_IMUX[15]        PPC.TSTC405APUEXELOADDBUSI7
			// wire CELL_E[6].IMUX_IMUX[16]        PPC.TSTC405APUEXERBDATAI4
			// wire CELL_E[6].IMUX_IMUX[17]        PPC.TSTC405APUEXERBDATAI5
			// wire CELL_E[6].IMUX_IMUX[18]        PPC.TSTC405APUEXERBDATAI6
			// wire CELL_E[6].IMUX_IMUX[19]        PPC.TSTC405APUEXERBDATAI7
			// wire CELL_E[6].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS36
			// wire CELL_E[6].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS37
			// wire CELL_E[6].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS38
			// wire CELL_E[6].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS39
			// wire CELL_E[6].OUT_BEST_TMIN[4]     PPC.C405PLBDCUABUS20
			// wire CELL_E[6].OUT_BEST_TMIN[5]     PPC.C405PLBDCUABUS21
			// wire CELL_E[6].OUT_BEST_TMIN[6]     PPC.C405PLBDCUABUS22
			// wire CELL_E[6].OUT_BEST_TMIN[7]     PPC.C405PLBDCUABUS23
			// wire CELL_E[6].OUT_SEC_TMIN[0]      PPC.C405PLBICUABUS20
			// wire CELL_E[6].OUT_SEC_TMIN[1]      PPC.C405PLBICUABUS21
			// wire CELL_E[6].OUT_SEC_TMIN[2]      PPC.C405PLBICUABUS22
			// wire CELL_E[6].OUT_SEC_TMIN[3]      PPC.C405PLBICUABUS23
			// wire CELL_E[6].OUT_HALF0_BEL[0]     PPC.TSTAPUC405DCDSTOREO
			// wire CELL_E[6].OUT_HALF0_BEL[1]     PPC.TSTAPUC405DCDXERCAENO
			// wire CELL_E[6].OUT_HALF0_BEL[2]     PPC.TSTAPUC405DCDXEROVENO
			// wire CELL_E[6].OUT_HALF0_BEL[3]     PPC.TSTAPUC405DCDPRIVOPO
			// wire CELL_E[6].OUT_HALF0_BEL[4]     PPC.TSTAPUC405EXECRO0
			// wire CELL_E[6].OUT_HALF0_BEL[5]     PPC.TSTAPUC405EXECRO1
			// wire CELL_E[6].OUT_HALF0_BEL[6]     PPC.TSTAPUC405EXECRO2
			// wire CELL_E[6].OUT_HALF0_BEL[7]     PPC.TSTAPUC405EXECRO3
			// wire CELL_E[6].OUT_HALF1_BEL[0]     PPC.TSTAPUC405DCDSTOREO
			// wire CELL_E[6].OUT_HALF1_BEL[1]     PPC.TSTAPUC405DCDXERCAENO
			// wire CELL_E[6].OUT_HALF1_BEL[2]     PPC.TSTAPUC405DCDXEROVENO
			// wire CELL_E[6].OUT_HALF1_BEL[3]     PPC.TSTAPUC405DCDPRIVOPO
			// wire CELL_E[6].OUT_HALF1_BEL[4]     PPC.TSTAPUC405EXECRO0
			// wire CELL_E[6].OUT_HALF1_BEL[5]     PPC.TSTAPUC405EXECRO1
			// wire CELL_E[6].OUT_HALF1_BEL[6]     PPC.TSTAPUC405EXECRO2
			// wire CELL_E[6].OUT_HALF1_BEL[7]     PPC.TSTAPUC405EXECRO3
			// wire CELL_E[7].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI611
			// wire CELL_E[7].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI610
			// wire CELL_E[7].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI69
			// wire CELL_E[7].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI68
			// wire CELL_E[7].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI615
			// wire CELL_E[7].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI614
			// wire CELL_E[7].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI613
			// wire CELL_E[7].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI612
			// wire CELL_E[7].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS32
			// wire CELL_E[7].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS33
			// wire CELL_E[7].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS34
			// wire CELL_E[7].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS35
			// wire CELL_E[7].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS32
			// wire CELL_E[7].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS33
			// wire CELL_E[7].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS34
			// wire CELL_E[7].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS35
			// wire CELL_E[7].IMUX_IMUX[8]         PPC.PLBC405ICUADDRACK
			// wire CELL_E[7].IMUX_IMUX[9]         PPC.PLBC405ICUSSIZE1
			// wire CELL_E[7].IMUX_IMUX[10]        PPC.PLBC405ICUBUSY
			// wire CELL_E[7].IMUX_IMUX[11]        PPC.PLBC405ICUERR
			// wire CELL_E[7].IMUX_IMUX[12]        PPC.TSTC405APUEXELOADDBUSI0
			// wire CELL_E[7].IMUX_IMUX[13]        PPC.TSTC405APUEXELOADDBUSI1
			// wire CELL_E[7].IMUX_IMUX[14]        PPC.TSTC405APUEXELOADDBUSI2
			// wire CELL_E[7].IMUX_IMUX[15]        PPC.TSTC405APUEXELOADDBUSI3
			// wire CELL_E[7].IMUX_IMUX[16]        PPC.TSTC405APUEXERBDATAI0
			// wire CELL_E[7].IMUX_IMUX[17]        PPC.TSTC405APUEXERBDATAI1
			// wire CELL_E[7].IMUX_IMUX[18]        PPC.TSTC405APUEXERBDATAI2
			// wire CELL_E[7].IMUX_IMUX[19]        PPC.TSTC405APUEXERBDATAI3
			// wire CELL_E[7].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS32
			// wire CELL_E[7].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS33
			// wire CELL_E[7].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS34
			// wire CELL_E[7].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS35
			// wire CELL_E[7].OUT_BEST_TMIN[4]     PPC.C405PLBDCUABUS16
			// wire CELL_E[7].OUT_BEST_TMIN[5]     PPC.C405PLBDCUABUS17
			// wire CELL_E[7].OUT_BEST_TMIN[6]     PPC.C405PLBDCUABUS18
			// wire CELL_E[7].OUT_BEST_TMIN[7]     PPC.C405PLBDCUABUS19
			// wire CELL_E[7].OUT_SEC_TMIN[0]      PPC.C405PLBICUABUS16
			// wire CELL_E[7].OUT_SEC_TMIN[1]      PPC.C405PLBICUABUS17
			// wire CELL_E[7].OUT_SEC_TMIN[2]      PPC.C405PLBICUABUS18
			// wire CELL_E[7].OUT_SEC_TMIN[3]      PPC.C405PLBICUABUS19
			// wire CELL_E[7].OUT_HALF0_BEL[0]     PPC.TSTAPUC405DCDGPRWRITEO
			// wire CELL_E[7].OUT_HALF0_BEL[1]     PPC.TSTAPUC405DCDRAENO
			// wire CELL_E[7].OUT_HALF0_BEL[2]     PPC.TSTAPUC405DCDRBENO
			// wire CELL_E[7].OUT_HALF0_BEL[3]     PPC.TSTAPUC405DCDLOADO
			// wire CELL_E[7].OUT_HALF0_BEL[4]     PPC.TSTAPUC405EXECRFIELDO0
			// wire CELL_E[7].OUT_HALF0_BEL[5]     PPC.TSTAPUC405EXECRFIELDO1
			// wire CELL_E[7].OUT_HALF0_BEL[6]     PPC.TSTAPUC405EXECRFIELDO2
			// wire CELL_E[7].OUT_HALF0_BEL[7]     PPC.TSTAPUC405DCDFPUOPO
			// wire CELL_E[7].OUT_HALF1_BEL[0]     PPC.TSTAPUC405DCDGPRWRITEO
			// wire CELL_E[7].OUT_HALF1_BEL[1]     PPC.TSTAPUC405DCDRAENO
			// wire CELL_E[7].OUT_HALF1_BEL[2]     PPC.TSTAPUC405DCDRBENO
			// wire CELL_E[7].OUT_HALF1_BEL[3]     PPC.TSTAPUC405DCDLOADO
			// wire CELL_E[7].OUT_HALF1_BEL[4]     PPC.TSTAPUC405EXECRFIELDO0
			// wire CELL_E[7].OUT_HALF1_BEL[5]     PPC.TSTAPUC405EXECRFIELDO1
			// wire CELL_E[7].OUT_HALF1_BEL[6]     PPC.TSTAPUC405EXECRFIELDO2
			// wire CELL_E[7].OUT_HALF1_BEL[7]     PPC.TSTAPUC405DCDFPUOPO
			// wire CELL_E[8].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI63
			// wire CELL_E[8].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI62
			// wire CELL_E[8].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI61
			// wire CELL_E[8].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI60
			// wire CELL_E[8].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI67
			// wire CELL_E[8].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI66
			// wire CELL_E[8].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI65
			// wire CELL_E[8].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI64
			// wire CELL_E[8].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS28
			// wire CELL_E[8].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS29
			// wire CELL_E[8].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS30
			// wire CELL_E[8].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS31
			// wire CELL_E[8].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS28
			// wire CELL_E[8].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS29
			// wire CELL_E[8].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS30
			// wire CELL_E[8].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS31
			// wire CELL_E[8].IMUX_IMUX[8]         PPC.PLBC405DCUADDRACK
			// wire CELL_E[8].IMUX_IMUX[9]         PPC.PLBC405DCUSSIZE1
			// wire CELL_E[8].IMUX_IMUX[10]        PPC.PLBC405DCUBUSY
			// wire CELL_E[8].IMUX_IMUX[11]        PPC.PLBC405DCUERR
			// wire CELL_E[8].IMUX_IMUX[12]        PPC.TSTC405APUDCDINSTRUCTIONI28
			// wire CELL_E[8].IMUX_IMUX[13]        PPC.TSTC405APUDCDINSTRUCTIONI29
			// wire CELL_E[8].IMUX_IMUX[14]        PPC.TSTC405APUDCDINSTRUCTIONI30
			// wire CELL_E[8].IMUX_IMUX[15]        PPC.TSTC405APUDCDINSTRUCTIONI31
			// wire CELL_E[8].IMUX_IMUX[16]        PPC.TSTC405APUEXERADATAI28
			// wire CELL_E[8].IMUX_IMUX[17]        PPC.TSTC405APUEXERADATAI29
			// wire CELL_E[8].IMUX_IMUX[18]        PPC.TSTC405APUEXERADATAI30
			// wire CELL_E[8].IMUX_IMUX[19]        PPC.TSTC405APUEXERADATAI31
			// wire CELL_E[8].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS28
			// wire CELL_E[8].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS29
			// wire CELL_E[8].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS30
			// wire CELL_E[8].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS31
			// wire CELL_E[8].OUT_BEST_TMIN[4]     PPC.C405PLBDCUABUS12
			// wire CELL_E[8].OUT_BEST_TMIN[5]     PPC.C405PLBDCUABUS13
			// wire CELL_E[8].OUT_BEST_TMIN[6]     PPC.C405PLBDCUABUS14
			// wire CELL_E[8].OUT_BEST_TMIN[7]     PPC.C405PLBDCUABUS15
			// wire CELL_E[8].OUT_SEC_TMIN[0]      PPC.C405PLBICUABUS12
			// wire CELL_E[8].OUT_SEC_TMIN[1]      PPC.C405PLBICUABUS13
			// wire CELL_E[8].OUT_SEC_TMIN[2]      PPC.C405PLBICUABUS14
			// wire CELL_E[8].OUT_SEC_TMIN[3]      PPC.C405PLBICUABUS15
			// wire CELL_E[8].OUT_HALF0_BEL[0]     PPC.TSTAPUC405EXERESULTO24
			// wire CELL_E[8].OUT_HALF0_BEL[1]     PPC.TSTAPUC405EXERESULTO25
			// wire CELL_E[8].OUT_HALF0_BEL[2]     PPC.TSTAPUC405EXERESULTO26
			// wire CELL_E[8].OUT_HALF0_BEL[3]     PPC.TSTAPUC405EXERESULTO27
			// wire CELL_E[8].OUT_HALF0_BEL[4]     PPC.TSTAPUC405EXERESULTO28
			// wire CELL_E[8].OUT_HALF0_BEL[5]     PPC.TSTAPUC405EXERESULTO29
			// wire CELL_E[8].OUT_HALF0_BEL[6]     PPC.TSTAPUC405EXERESULTO30
			// wire CELL_E[8].OUT_HALF0_BEL[7]     PPC.TSTAPUC405EXERESULTO31
			// wire CELL_E[8].OUT_HALF1_BEL[0]     PPC.TSTAPUC405EXERESULTO24
			// wire CELL_E[8].OUT_HALF1_BEL[1]     PPC.TSTAPUC405EXERESULTO25
			// wire CELL_E[8].OUT_HALF1_BEL[2]     PPC.TSTAPUC405EXERESULTO26
			// wire CELL_E[8].OUT_HALF1_BEL[3]     PPC.TSTAPUC405EXERESULTO27
			// wire CELL_E[8].OUT_HALF1_BEL[4]     PPC.TSTAPUC405EXERESULTO28
			// wire CELL_E[8].OUT_HALF1_BEL[5]     PPC.TSTAPUC405EXERESULTO29
			// wire CELL_E[8].OUT_HALF1_BEL[6]     PPC.TSTAPUC405EXERESULTO30
			// wire CELL_E[8].OUT_HALF1_BEL[7]     PPC.TSTAPUC405EXERESULTO31
			// wire CELL_E[9].IMUX_SR_OPTINV[0]    PPC.TIEAPUUDI519
			// wire CELL_E[9].IMUX_SR_OPTINV[1]    PPC.TIEAPUUDI518
			// wire CELL_E[9].IMUX_SR_OPTINV[2]    PPC.TIEAPUUDI517
			// wire CELL_E[9].IMUX_SR_OPTINV[3]    PPC.TIEAPUUDI516
			// wire CELL_E[9].IMUX_CE_OPTINV[0]    PPC.TIEAPUUDI523
			// wire CELL_E[9].IMUX_CE_OPTINV[1]    PPC.TIEAPUUDI522
			// wire CELL_E[9].IMUX_CE_OPTINV[2]    PPC.TIEAPUUDI521
			// wire CELL_E[9].IMUX_CE_OPTINV[3]    PPC.TIEAPUUDI520
			// wire CELL_E[9].IMUX_IMUX[0]         PPC.PLBC405DCURDDBUS24
			// wire CELL_E[9].IMUX_IMUX[1]         PPC.PLBC405DCURDDBUS25
			// wire CELL_E[9].IMUX_IMUX[2]         PPC.PLBC405DCURDDBUS26
			// wire CELL_E[9].IMUX_IMUX[3]         PPC.PLBC405DCURDDBUS27
			// wire CELL_E[9].IMUX_IMUX[4]         PPC.PLBC405ICURDDBUS24
			// wire CELL_E[9].IMUX_IMUX[5]         PPC.PLBC405ICURDDBUS25
			// wire CELL_E[9].IMUX_IMUX[6]         PPC.PLBC405ICURDDBUS26
			// wire CELL_E[9].IMUX_IMUX[7]         PPC.PLBC405ICURDDBUS27
			// wire CELL_E[9].IMUX_IMUX[8]         PPC.PLBC405DCURDWDADDR1
			// wire CELL_E[9].IMUX_IMUX[9]         PPC.PLBC405DCURDWDADDR2
			// wire CELL_E[9].IMUX_IMUX[10]        PPC.PLBC405DCURDWDADDR3
			// wire CELL_E[9].IMUX_IMUX[11]        PPC.PLBC405DCURDDACK
			// wire CELL_E[9].IMUX_IMUX[12]        PPC.TSTC405APUDCDINSTRUCTIONI24
			// wire CELL_E[9].IMUX_IMUX[13]        PPC.TSTC405APUDCDINSTRUCTIONI25
			// wire CELL_E[9].IMUX_IMUX[14]        PPC.TSTC405APUDCDINSTRUCTIONI26
			// wire CELL_E[9].IMUX_IMUX[15]        PPC.TSTC405APUDCDINSTRUCTIONI27
			// wire CELL_E[9].IMUX_IMUX[16]        PPC.TSTC405APUEXERADATAI24
			// wire CELL_E[9].IMUX_IMUX[17]        PPC.TSTC405APUEXERADATAI25
			// wire CELL_E[9].IMUX_IMUX[18]        PPC.TSTC405APUEXERADATAI26
			// wire CELL_E[9].IMUX_IMUX[19]        PPC.TSTC405APUEXERADATAI27
			// wire CELL_E[9].OUT_BEST_TMIN[0]     PPC.C405PLBDCUWRDBUS24
			// wire CELL_E[9].OUT_BEST_TMIN[1]     PPC.C405PLBDCUWRDBUS25
			// wire CELL_E[9].OUT_BEST_TMIN[2]     PPC.C405PLBDCUWRDBUS26
			// wire CELL_E[9].OUT_BEST_TMIN[3]     PPC.C405PLBDCUWRDBUS27
			// wire CELL_E[9].OUT_BEST_TMIN[4]     PPC.C405PLBDCUABUS8
			// wire CELL_E[9].OUT_BEST_TMIN[5]     PPC.C405PLBDCUABUS9
			// wire CELL_E[9].OUT_BEST_TMIN[6]     PPC.C405PLBDCUABUS10
			// wire CELL_E[9].OUT_BEST_TMIN[7]     PPC.C405PLBDCUABUS11
			// wire CELL_E[9].OUT_SEC_TMIN[0]      PPC.C405PLBICUABUS8
			// wire CELL_E[9].OUT_SEC_TMIN[1]      PPC.C405PLBICUABUS9
			// wire CELL_E[9].OUT_SEC_TMIN[2]      PPC.C405PLBICUABUS10
			// wire CELL_E[9].OUT_SEC_TMIN[3]      PPC.C405PLBICUABUS11
			// wire CELL_E[9].OUT_HALF0_BEL[0]     PPC.TSTAPUC405EXERESULTO16
			// wire CELL_E[9].OUT_HALF0_BEL[1]     PPC.TSTAPUC405EXERESULTO17
			// wire CELL_E[9].OUT_HALF0_BEL[2]     PPC.TSTAPUC405EXERESULTO18
			// wire CELL_E[9].OUT_HALF0_BEL[3]     PPC.TSTAPUC405EXERESULTO19
			// wire CELL_E[9].OUT_HALF0_BEL[4]     PPC.TSTAPUC405EXERESULTO20
			// wire CELL_E[9].OUT_HALF0_BEL[5]     PPC.TSTAPUC405EXERESULTO21
			// wire CELL_E[9].OUT_HALF0_BEL[6]     PPC.TSTAPUC405EXERESULTO22
			// wire CELL_E[9].OUT_HALF0_BEL[7]     PPC.TSTAPUC405EXERESULTO23
			// wire CELL_E[9].OUT_HALF1_BEL[0]     PPC.TSTAPUC405EXERESULTO16
			// wire CELL_E[9].OUT_HALF1_BEL[1]     PPC.TSTAPUC405EXERESULTO17
			// wire CELL_E[9].OUT_HALF1_BEL[2]     PPC.TSTAPUC405EXERESULTO18
			// wire CELL_E[9].OUT_HALF1_BEL[3]     PPC.TSTAPUC405EXERESULTO19
			// wire CELL_E[9].OUT_HALF1_BEL[4]     PPC.TSTAPUC405EXERESULTO20
			// wire CELL_E[9].OUT_HALF1_BEL[5]     PPC.TSTAPUC405EXERESULTO21
			// wire CELL_E[9].OUT_HALF1_BEL[6]     PPC.TSTAPUC405EXERESULTO22
			// wire CELL_E[9].OUT_HALF1_BEL[7]     PPC.TSTAPUC405EXERESULTO23
			// wire CELL_E[10].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI511
			// wire CELL_E[10].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI510
			// wire CELL_E[10].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI59
			// wire CELL_E[10].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI58
			// wire CELL_E[10].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI515
			// wire CELL_E[10].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI514
			// wire CELL_E[10].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI513
			// wire CELL_E[10].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI512
			// wire CELL_E[10].IMUX_IMUX[0]        PPC.PLBC405DCURDDBUS20
			// wire CELL_E[10].IMUX_IMUX[1]        PPC.PLBC405DCURDDBUS21
			// wire CELL_E[10].IMUX_IMUX[2]        PPC.PLBC405DCURDDBUS22
			// wire CELL_E[10].IMUX_IMUX[3]        PPC.PLBC405DCURDDBUS23
			// wire CELL_E[10].IMUX_IMUX[4]        PPC.PLBC405ICURDDBUS20
			// wire CELL_E[10].IMUX_IMUX[5]        PPC.PLBC405ICURDDBUS21
			// wire CELL_E[10].IMUX_IMUX[6]        PPC.PLBC405ICURDDBUS22
			// wire CELL_E[10].IMUX_IMUX[7]        PPC.PLBC405ICURDDBUS23
			// wire CELL_E[10].IMUX_IMUX[8]        PPC.PLBC405DCUWRDACK
			// wire CELL_E[10].IMUX_IMUX[9]        PPC.TSTC405APUDCDINSTRUCTIONI20
			// wire CELL_E[10].IMUX_IMUX[10]       PPC.TSTC405APUDCDINSTRUCTIONI21
			// wire CELL_E[10].IMUX_IMUX[11]       PPC.TSTC405APUDCDINSTRUCTIONI22
			// wire CELL_E[10].IMUX_IMUX[12]       PPC.TSTC405APUDCDINSTRUCTIONI23
			// wire CELL_E[10].IMUX_IMUX[13]       PPC.TSTC405APUEXERADATAI20
			// wire CELL_E[10].IMUX_IMUX[14]       PPC.TSTC405APUEXERADATAI21
			// wire CELL_E[10].IMUX_IMUX[15]       PPC.TSTC405APUEXERADATAI22
			// wire CELL_E[10].IMUX_IMUX[16]       PPC.TSTC405APUEXERADATAI23
			// wire CELL_E[10].OUT_BEST_TMIN[0]    PPC.C405PLBDCUWRDBUS20
			// wire CELL_E[10].OUT_BEST_TMIN[1]    PPC.C405PLBDCUWRDBUS21
			// wire CELL_E[10].OUT_BEST_TMIN[2]    PPC.C405PLBDCUWRDBUS22
			// wire CELL_E[10].OUT_BEST_TMIN[3]    PPC.C405PLBDCUWRDBUS23
			// wire CELL_E[10].OUT_BEST_TMIN[4]    PPC.C405PLBDCUABUS4
			// wire CELL_E[10].OUT_BEST_TMIN[5]    PPC.C405PLBDCUABUS5
			// wire CELL_E[10].OUT_BEST_TMIN[6]    PPC.C405PLBDCUABUS6
			// wire CELL_E[10].OUT_BEST_TMIN[7]    PPC.C405PLBDCUABUS7
			// wire CELL_E[10].OUT_SEC_TMIN[0]     PPC.C405PLBICUABUS4
			// wire CELL_E[10].OUT_SEC_TMIN[1]     PPC.C405PLBICUABUS5
			// wire CELL_E[10].OUT_SEC_TMIN[2]     PPC.C405PLBICUABUS6
			// wire CELL_E[10].OUT_SEC_TMIN[3]     PPC.C405PLBICUABUS7
			// wire CELL_E[10].OUT_HALF0_BEL[0]    PPC.TSTAPUC405EXERESULTO8
			// wire CELL_E[10].OUT_HALF0_BEL[1]    PPC.TSTAPUC405EXERESULTO9
			// wire CELL_E[10].OUT_HALF0_BEL[2]    PPC.TSTAPUC405EXERESULTO10
			// wire CELL_E[10].OUT_HALF0_BEL[3]    PPC.TSTAPUC405EXERESULTO11
			// wire CELL_E[10].OUT_HALF0_BEL[4]    PPC.TSTAPUC405EXERESULTO12
			// wire CELL_E[10].OUT_HALF0_BEL[5]    PPC.TSTAPUC405EXERESULTO13
			// wire CELL_E[10].OUT_HALF0_BEL[6]    PPC.TSTAPUC405EXERESULTO14
			// wire CELL_E[10].OUT_HALF0_BEL[7]    PPC.TSTAPUC405EXERESULTO15
			// wire CELL_E[10].OUT_HALF1_BEL[0]    PPC.TSTAPUC405EXERESULTO8
			// wire CELL_E[10].OUT_HALF1_BEL[1]    PPC.TSTAPUC405EXERESULTO9
			// wire CELL_E[10].OUT_HALF1_BEL[2]    PPC.TSTAPUC405EXERESULTO10
			// wire CELL_E[10].OUT_HALF1_BEL[3]    PPC.TSTAPUC405EXERESULTO11
			// wire CELL_E[10].OUT_HALF1_BEL[4]    PPC.TSTAPUC405EXERESULTO12
			// wire CELL_E[10].OUT_HALF1_BEL[5]    PPC.TSTAPUC405EXERESULTO13
			// wire CELL_E[10].OUT_HALF1_BEL[6]    PPC.TSTAPUC405EXERESULTO14
			// wire CELL_E[10].OUT_HALF1_BEL[7]    PPC.TSTAPUC405EXERESULTO15
			// wire CELL_E[11].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI53
			// wire CELL_E[11].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI52
			// wire CELL_E[11].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI51
			// wire CELL_E[11].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI50
			// wire CELL_E[11].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI57
			// wire CELL_E[11].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI56
			// wire CELL_E[11].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI55
			// wire CELL_E[11].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI54
			// wire CELL_E[11].IMUX_IMUX[0]        PPC.PLBC405DCURDDBUS16
			// wire CELL_E[11].IMUX_IMUX[1]        PPC.PLBC405DCURDDBUS17
			// wire CELL_E[11].IMUX_IMUX[2]        PPC.PLBC405DCURDDBUS18
			// wire CELL_E[11].IMUX_IMUX[3]        PPC.PLBC405DCURDDBUS19
			// wire CELL_E[11].IMUX_IMUX[4]        PPC.PLBC405ICURDDBUS16
			// wire CELL_E[11].IMUX_IMUX[5]        PPC.PLBC405ICURDDBUS17
			// wire CELL_E[11].IMUX_IMUX[6]        PPC.PLBC405ICURDDBUS18
			// wire CELL_E[11].IMUX_IMUX[7]        PPC.PLBC405ICURDDBUS19
			// wire CELL_E[11].IMUX_IMUX[8]        PPC.TSTC405APUDCDINSTRUCTIONI16
			// wire CELL_E[11].IMUX_IMUX[9]        PPC.TSTC405APUDCDINSTRUCTIONI17
			// wire CELL_E[11].IMUX_IMUX[10]       PPC.TSTC405APUDCDINSTRUCTIONI18
			// wire CELL_E[11].IMUX_IMUX[11]       PPC.TSTC405APUDCDINSTRUCTIONI19
			// wire CELL_E[11].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI28
			// wire CELL_E[11].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI29
			// wire CELL_E[11].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI30
			// wire CELL_E[11].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI31
			// wire CELL_E[11].IMUX_IMUX[16]       PPC.TSTC405APUEXERADATAI16
			// wire CELL_E[11].IMUX_IMUX[17]       PPC.TSTC405APUEXERADATAI17
			// wire CELL_E[11].IMUX_IMUX[18]       PPC.TSTC405APUEXERADATAI18
			// wire CELL_E[11].IMUX_IMUX[19]       PPC.TSTC405APUEXERADATAI19
			// wire CELL_E[11].OUT_BEST_TMIN[0]    PPC.C405PLBDCUWRDBUS16
			// wire CELL_E[11].OUT_BEST_TMIN[1]    PPC.C405PLBDCUWRDBUS17
			// wire CELL_E[11].OUT_BEST_TMIN[2]    PPC.C405PLBDCUWRDBUS18
			// wire CELL_E[11].OUT_BEST_TMIN[3]    PPC.C405PLBDCUWRDBUS19
			// wire CELL_E[11].OUT_BEST_TMIN[4]    PPC.C405PLBDCUABUS0
			// wire CELL_E[11].OUT_BEST_TMIN[5]    PPC.C405PLBDCUABUS1
			// wire CELL_E[11].OUT_BEST_TMIN[6]    PPC.C405PLBDCUABUS2
			// wire CELL_E[11].OUT_BEST_TMIN[7]    PPC.C405PLBDCUABUS3
			// wire CELL_E[11].OUT_SEC_TMIN[0]     PPC.C405PLBICUABUS0
			// wire CELL_E[11].OUT_SEC_TMIN[1]     PPC.C405PLBICUABUS1
			// wire CELL_E[11].OUT_SEC_TMIN[2]     PPC.C405PLBICUABUS2
			// wire CELL_E[11].OUT_SEC_TMIN[3]     PPC.C405PLBICUABUS3
			// wire CELL_E[11].OUT_HALF0_BEL[0]    PPC.TSTAPUC405EXERESULTO0
			// wire CELL_E[11].OUT_HALF0_BEL[1]    PPC.TSTAPUC405EXERESULTO1
			// wire CELL_E[11].OUT_HALF0_BEL[2]    PPC.TSTAPUC405EXERESULTO2
			// wire CELL_E[11].OUT_HALF0_BEL[3]    PPC.TSTAPUC405EXERESULTO3
			// wire CELL_E[11].OUT_HALF0_BEL[4]    PPC.TSTAPUC405EXERESULTO4
			// wire CELL_E[11].OUT_HALF0_BEL[5]    PPC.TSTAPUC405EXERESULTO5
			// wire CELL_E[11].OUT_HALF0_BEL[6]    PPC.TSTAPUC405EXERESULTO6
			// wire CELL_E[11].OUT_HALF0_BEL[7]    PPC.TSTAPUC405EXERESULTO7
			// wire CELL_E[11].OUT_HALF1_BEL[0]    PPC.TSTAPUC405EXERESULTO0
			// wire CELL_E[11].OUT_HALF1_BEL[1]    PPC.TSTAPUC405EXERESULTO1
			// wire CELL_E[11].OUT_HALF1_BEL[2]    PPC.TSTAPUC405EXERESULTO2
			// wire CELL_E[11].OUT_HALF1_BEL[3]    PPC.TSTAPUC405EXERESULTO3
			// wire CELL_E[11].OUT_HALF1_BEL[4]    PPC.TSTAPUC405EXERESULTO4
			// wire CELL_E[11].OUT_HALF1_BEL[5]    PPC.TSTAPUC405EXERESULTO5
			// wire CELL_E[11].OUT_HALF1_BEL[6]    PPC.TSTAPUC405EXERESULTO6
			// wire CELL_E[11].OUT_HALF1_BEL[7]    PPC.TSTAPUC405EXERESULTO7
			// wire CELL_E[12].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI419
			// wire CELL_E[12].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI418
			// wire CELL_E[12].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI417
			// wire CELL_E[12].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI416
			// wire CELL_E[12].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI423
			// wire CELL_E[12].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI422
			// wire CELL_E[12].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI421
			// wire CELL_E[12].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI420
			// wire CELL_E[12].IMUX_IMUX[0]        PPC.PLBC405DCURDDBUS12
			// wire CELL_E[12].IMUX_IMUX[1]        PPC.PLBC405DCURDDBUS13
			// wire CELL_E[12].IMUX_IMUX[2]        PPC.PLBC405DCURDDBUS14
			// wire CELL_E[12].IMUX_IMUX[3]        PPC.PLBC405DCURDDBUS15
			// wire CELL_E[12].IMUX_IMUX[4]        PPC.PLBC405ICURDDBUS12
			// wire CELL_E[12].IMUX_IMUX[5]        PPC.PLBC405ICURDDBUS13
			// wire CELL_E[12].IMUX_IMUX[6]        PPC.PLBC405ICURDDBUS14
			// wire CELL_E[12].IMUX_IMUX[7]        PPC.PLBC405ICURDDBUS15
			// wire CELL_E[12].IMUX_IMUX[8]        PPC.TSTC405APUDCDINSTRUCTIONI12
			// wire CELL_E[12].IMUX_IMUX[9]        PPC.TSTC405APUDCDINSTRUCTIONI13
			// wire CELL_E[12].IMUX_IMUX[10]       PPC.TSTC405APUDCDINSTRUCTIONI14
			// wire CELL_E[12].IMUX_IMUX[11]       PPC.TSTC405APUDCDINSTRUCTIONI15
			// wire CELL_E[12].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI24
			// wire CELL_E[12].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI25
			// wire CELL_E[12].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI26
			// wire CELL_E[12].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI27
			// wire CELL_E[12].IMUX_IMUX[16]       PPC.TSTC405APUEXERADATAI12
			// wire CELL_E[12].IMUX_IMUX[17]       PPC.TSTC405APUEXERADATAI13
			// wire CELL_E[12].IMUX_IMUX[18]       PPC.TSTC405APUEXERADATAI14
			// wire CELL_E[12].IMUX_IMUX[19]       PPC.TSTC405APUEXERADATAI15
			// wire CELL_E[12].OUT_BEST_TMIN[0]    PPC.C405PLBDCUWRDBUS12
			// wire CELL_E[12].OUT_BEST_TMIN[1]    PPC.C405PLBDCUWRDBUS13
			// wire CELL_E[12].OUT_BEST_TMIN[2]    PPC.C405PLBDCUWRDBUS14
			// wire CELL_E[12].OUT_BEST_TMIN[3]    PPC.C405PLBDCUWRDBUS15
			// wire CELL_E[12].OUT_BEST_TMIN[4]    PPC.C405PLBDCUBE0
			// wire CELL_E[12].OUT_BEST_TMIN[5]    PPC.C405PLBDCUBE1
			// wire CELL_E[12].OUT_BEST_TMIN[6]    PPC.C405PLBDCUBE2
			// wire CELL_E[12].OUT_BEST_TMIN[7]    PPC.C405PLBDCUBE3
			// wire CELL_E[12].OUT_SEC_TMIN[0]     PPC.TSTC405APUWBENDIANO
			// wire CELL_E[12].OUT_SEC_TMIN[1]     PPC.TSTC405APUEXELOADDVALIDO
			// wire CELL_E[12].OUT_SEC_TMIN[2]     PPC.TSTC405APUEXEFLUSHO
			// wire CELL_E[12].OUT_SEC_TMIN[3]     PPC.C405CPMCLOCKFB
			// wire CELL_E[12].OUT_HALF0_BEL[0]    PPC.TSTAPUC405FPUEXCEPTIONO
			// wire CELL_E[12].OUT_HALF0_BEL[1]    PPC.TSTAPUC405DCDVALIDOPO
			// wire CELL_E[12].OUT_HALF0_BEL[2]    PPC.TSTAPUC405APUDIVENO
			// wire CELL_E[12].OUT_HALF0_BEL[3]    PPC.TSTAPUC405APUPRESENTO
			// wire CELL_E[12].OUT_HALF0_BEL[4]    PPC.TSTAPUC405DCDAPUOPO
			// wire CELL_E[12].OUT_HALF0_BEL[5]    PPC.TSTAPUC405DCDFORCEALIGNO
			// wire CELL_E[12].OUT_HALF0_BEL[6]    PPC.TSTAPUC405DCDFORCEBESTEERINGO
			// wire CELL_E[12].OUT_HALF0_BEL[7]    PPC.TSTAPUC405DCDLDSTBYTEO
			// wire CELL_E[12].OUT_HALF1_BEL[0]    PPC.TSTAPUC405FPUEXCEPTIONO
			// wire CELL_E[12].OUT_HALF1_BEL[1]    PPC.TSTAPUC405DCDVALIDOPO
			// wire CELL_E[12].OUT_HALF1_BEL[2]    PPC.TSTAPUC405APUDIVENO
			// wire CELL_E[12].OUT_HALF1_BEL[3]    PPC.TSTAPUC405APUPRESENTO
			// wire CELL_E[12].OUT_HALF1_BEL[4]    PPC.TSTAPUC405DCDAPUOPO
			// wire CELL_E[12].OUT_HALF1_BEL[5]    PPC.TSTAPUC405DCDFORCEALIGNO
			// wire CELL_E[12].OUT_HALF1_BEL[6]    PPC.TSTAPUC405DCDFORCEBESTEERINGO
			// wire CELL_E[12].OUT_HALF1_BEL[7]    PPC.TSTAPUC405DCDLDSTBYTEO
			// wire CELL_E[13].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI411
			// wire CELL_E[13].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI410
			// wire CELL_E[13].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI49
			// wire CELL_E[13].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI48
			// wire CELL_E[13].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI415
			// wire CELL_E[13].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI414
			// wire CELL_E[13].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI413
			// wire CELL_E[13].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI412
			// wire CELL_E[13].IMUX_IMUX[0]        PPC.PLBC405DCURDDBUS8
			// wire CELL_E[13].IMUX_IMUX[1]        PPC.PLBC405DCURDDBUS9
			// wire CELL_E[13].IMUX_IMUX[2]        PPC.PLBC405DCURDDBUS10
			// wire CELL_E[13].IMUX_IMUX[3]        PPC.PLBC405DCURDDBUS11
			// wire CELL_E[13].IMUX_IMUX[4]        PPC.PLBC405ICURDDBUS8
			// wire CELL_E[13].IMUX_IMUX[5]        PPC.PLBC405ICURDDBUS9
			// wire CELL_E[13].IMUX_IMUX[6]        PPC.PLBC405ICURDDBUS10
			// wire CELL_E[13].IMUX_IMUX[7]        PPC.PLBC405ICURDDBUS11
			// wire CELL_E[13].IMUX_IMUX[8]        PPC.TSTC405APUDCDINSTRUCTIONI4
			// wire CELL_E[13].IMUX_IMUX[9]        PPC.TSTC405APUDCDINSTRUCTIONI5
			// wire CELL_E[13].IMUX_IMUX[10]       PPC.TSTC405APUDCDINSTRUCTIONI6
			// wire CELL_E[13].IMUX_IMUX[11]       PPC.TSTC405APUDCDINSTRUCTIONI7
			// wire CELL_E[13].IMUX_IMUX[12]       PPC.TSTC405APUDCDINSTRUCTIONI8
			// wire CELL_E[13].IMUX_IMUX[13]       PPC.TSTC405APUDCDINSTRUCTIONI9
			// wire CELL_E[13].IMUX_IMUX[14]       PPC.TSTC405APUDCDINSTRUCTIONI10
			// wire CELL_E[13].IMUX_IMUX[15]       PPC.TSTC405APUDCDINSTRUCTIONI11
			// wire CELL_E[13].IMUX_IMUX[16]       PPC.TSTC405APUEXERADATAI8
			// wire CELL_E[13].IMUX_IMUX[17]       PPC.TSTC405APUEXERADATAI9
			// wire CELL_E[13].IMUX_IMUX[18]       PPC.TSTC405APUEXERADATAI10
			// wire CELL_E[13].IMUX_IMUX[19]       PPC.TSTC405APUEXERADATAI11
			// wire CELL_E[13].OUT_BEST_TMIN[0]    PPC.C405PLBDCUWRDBUS8
			// wire CELL_E[13].OUT_BEST_TMIN[1]    PPC.C405PLBDCUWRDBUS9
			// wire CELL_E[13].OUT_BEST_TMIN[2]    PPC.C405PLBDCUWRDBUS10
			// wire CELL_E[13].OUT_BEST_TMIN[3]    PPC.C405PLBDCUWRDBUS11
			// wire CELL_E[13].OUT_BEST_TMIN[4]    PPC.C405PLBDCUGUARDED
			// wire CELL_E[13].OUT_BEST_TMIN[5]    PPC.C405PLBDCUWRITETHRU
			// wire CELL_E[13].OUT_BEST_TMIN[6]    PPC.C405PLBDCURNW
			// wire CELL_E[13].OUT_BEST_TMIN[7]    PPC.APUFCMOPERANDVALID
			// wire CELL_E[13].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDVALID
			// wire CELL_E[13].OUT_SEC_TMIN[1]     PPC.APUFCMDECUDI0
			// wire CELL_E[13].OUT_SEC_TMIN[2]     PPC.APUFCMDECUDI1
			// wire CELL_E[13].OUT_SEC_TMIN[3]     PPC.APUFCMDECUDI2
			// wire CELL_E[13].OUT_HALF0_BEL[0]    EMAC.TSTSOEMACO4
			// wire CELL_E[13].OUT_HALF0_BEL[1]    EMAC.TSTSOEMACO5
			// wire CELL_E[13].OUT_HALF0_BEL[2]    EMAC.TSTSOEMACO6
			// wire CELL_E[13].OUT_HALF0_BEL[3]    PPC.TSTSOGASKETO0
			// wire CELL_E[13].OUT_HALF0_BEL[4]    PPC.TSTSOGASKETO1
			// wire CELL_E[13].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXEHOLDO
			// wire CELL_E[13].OUT_HALF0_BEL[6]    PPC.TSTC405APUDCDHOLDO
			// wire CELL_E[13].OUT_HALF0_BEL[7]    PPC.TSTC405APUXERCAO
			// wire CELL_E[13].OUT_HALF1_BEL[0]    EMAC.TSTSOEMACO4
			// wire CELL_E[13].OUT_HALF1_BEL[1]    EMAC.TSTSOEMACO5
			// wire CELL_E[13].OUT_HALF1_BEL[2]    EMAC.TSTSOEMACO6
			// wire CELL_E[13].OUT_HALF1_BEL[3]    PPC.TSTSOGASKETO0
			// wire CELL_E[13].OUT_HALF1_BEL[4]    PPC.TSTSOGASKETO1
			// wire CELL_E[13].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXEHOLDO
			// wire CELL_E[13].OUT_HALF1_BEL[6]    PPC.TSTC405APUDCDHOLDO
			// wire CELL_E[13].OUT_HALF1_BEL[7]    PPC.TSTC405APUXERCAO
			// wire CELL_E[14].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI43
			// wire CELL_E[14].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI42
			// wire CELL_E[14].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI41
			// wire CELL_E[14].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI40
			// wire CELL_E[14].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI47
			// wire CELL_E[14].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI46
			// wire CELL_E[14].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI45
			// wire CELL_E[14].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI44
			// wire CELL_E[14].IMUX_IMUX[0]        PPC.PLBC405ICURDDBUS4
			// wire CELL_E[14].IMUX_IMUX[1]        PPC.PLBC405ICURDDBUS5
			// wire CELL_E[14].IMUX_IMUX[2]        PPC.PLBC405ICURDDBUS6
			// wire CELL_E[14].IMUX_IMUX[3]        PPC.PLBC405ICURDDBUS7
			// wire CELL_E[14].IMUX_IMUX[4]        PPC.FCMAPUDECODEBUSY
			// wire CELL_E[14].IMUX_IMUX[5]        PPC.TSTC405APUEXERADATAI0
			// wire CELL_E[14].IMUX_IMUX[6]        PPC.TSTC405APUEXERADATAI1
			// wire CELL_E[14].IMUX_IMUX[7]        PPC.TSTC405APUEXERADATAI2
			// wire CELL_E[14].IMUX_IMUX[8]        PPC.TSTC405APUEXERADATAI3
			// wire CELL_E[14].IMUX_IMUX[9]        PPC.TSTC405APUEXERADATAI4
			// wire CELL_E[14].IMUX_IMUX[10]       PPC.TSTC405APUEXERADATAI5
			// wire CELL_E[14].IMUX_IMUX[11]       PPC.TSTC405APUEXERADATAI6
			// wire CELL_E[14].IMUX_IMUX[12]       PPC.TSTC405APUEXERADATAI7
			// wire CELL_E[14].IMUX_IMUX[13]       PPC.TSTC405APUDCDINSTRUCTIONI0
			// wire CELL_E[14].IMUX_IMUX[14]       PPC.TSTC405APUDCDINSTRUCTIONI1
			// wire CELL_E[14].IMUX_IMUX[15]       PPC.TSTC405APUDCDINSTRUCTIONI2
			// wire CELL_E[14].IMUX_IMUX[16]       PPC.TSTC405APUDCDINSTRUCTIONI3
			// wire CELL_E[14].OUT_BEST_TMIN[0]    PPC.C405PLBDCUWRDBUS4
			// wire CELL_E[14].OUT_BEST_TMIN[1]    PPC.C405PLBDCUWRDBUS5
			// wire CELL_E[14].OUT_BEST_TMIN[2]    PPC.C405PLBDCUWRDBUS6
			// wire CELL_E[14].OUT_BEST_TMIN[3]    PPC.C405PLBDCUWRDBUS7
			// wire CELL_E[14].OUT_BEST_TMIN[4]    PPC.APUFCMFLUSH
			// wire CELL_E[14].OUT_BEST_TMIN[5]    PPC.APUFCMWRITEBACKOK
			// wire CELL_E[14].OUT_BEST_TMIN[6]    PPC.APUFCMENDIAN
			// wire CELL_E[14].OUT_BEST_TMIN[7]    PPC.APUFCMXERCA
			// wire CELL_E[14].OUT_SEC_TMIN[0]     PPC.DSOCMBUSY
			// wire CELL_E[14].OUT_SEC_TMIN[1]     PPC.APUFCMINSTRVALID
			// wire CELL_E[14].OUT_SEC_TMIN[2]     PPC.APUFCMDECODED
			// wire CELL_E[14].OUT_SEC_TMIN[3]     PPC.APUFCMDECUDIVALID
			// wire CELL_E[14].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXERADATAO28
			// wire CELL_E[14].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXERADATAO29
			// wire CELL_E[14].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXERADATAO30
			// wire CELL_E[14].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXERADATAO31
			// wire CELL_E[14].OUT_HALF0_BEL[4]    PPC.TSTC405APUDCDINSTRUCTIONO28
			// wire CELL_E[14].OUT_HALF0_BEL[5]    PPC.TSTC405APUDCDINSTRUCTIONO29
			// wire CELL_E[14].OUT_HALF0_BEL[6]    PPC.TSTC405APUDCDINSTRUCTIONO30
			// wire CELL_E[14].OUT_HALF0_BEL[7]    PPC.TSTC405APUDCDINSTRUCTIONO31
			// wire CELL_E[14].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXERADATAO28
			// wire CELL_E[14].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXERADATAO29
			// wire CELL_E[14].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXERADATAO30
			// wire CELL_E[14].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXERADATAO31
			// wire CELL_E[14].OUT_HALF1_BEL[4]    PPC.TSTC405APUDCDINSTRUCTIONO28
			// wire CELL_E[14].OUT_HALF1_BEL[5]    PPC.TSTC405APUDCDINSTRUCTIONO29
			// wire CELL_E[14].OUT_HALF1_BEL[6]    PPC.TSTC405APUDCDINSTRUCTIONO30
			// wire CELL_E[14].OUT_HALF1_BEL[7]    PPC.TSTC405APUDCDINSTRUCTIONO31
			// wire CELL_E[15].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI319
			// wire CELL_E[15].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI318
			// wire CELL_E[15].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI317
			// wire CELL_E[15].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI316
			// wire CELL_E[15].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI323
			// wire CELL_E[15].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI322
			// wire CELL_E[15].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI321
			// wire CELL_E[15].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI320
			// wire CELL_E[15].IMUX_IMUX[0]        PPC.PLBC405DCURDDBUS4
			// wire CELL_E[15].IMUX_IMUX[1]        PPC.PLBC405DCURDDBUS5
			// wire CELL_E[15].IMUX_IMUX[2]        PPC.PLBC405DCURDDBUS6
			// wire CELL_E[15].IMUX_IMUX[3]        PPC.PLBC405DCURDDBUS7
			// wire CELL_E[15].IMUX_IMUX[4]        PPC.FCMAPUEXCEPTION
			// wire CELL_E[15].IMUX_IMUX[5]        PPC.FCMAPUXERCA
			// wire CELL_E[15].IMUX_IMUX[6]        PPC.FCMAPUXEROV
			// wire CELL_E[15].IMUX_IMUX[7]        PPC.FCMAPUSLEEPNOTREADY
			// wire CELL_E[15].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI28
			// wire CELL_E[15].IMUX_IMUX[9]        PPC.TSTC405DSOCMABUSI29
			// wire CELL_E[15].IMUX_IMUX[10]       PPC.TSTC405DSOCMBYTEENI0
			// wire CELL_E[15].IMUX_IMUX[11]       PPC.TSTC405DSOCMBYTEENI1
			// wire CELL_E[15].IMUX_IMUX[12]       PPC.TSTC405DSOCMBYTEENI2
			// wire CELL_E[15].IMUX_IMUX[13]       PPC.TSTC405DSOCMBYTEENI3
			// wire CELL_E[15].IMUX_IMUX[14]       PPC.TSTC405DSOCMABORTREQI
			// wire CELL_E[15].IMUX_IMUX[15]       PPC.TSTC405DSOCMABORTOPI
			// wire CELL_E[15].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI28
			// wire CELL_E[15].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI29
			// wire CELL_E[15].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI30
			// wire CELL_E[15].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI31
			// wire CELL_E[15].OUT_BEST_TMIN[0]    PPC.C405PLBDCUWRDBUS0
			// wire CELL_E[15].OUT_BEST_TMIN[1]    PPC.C405PLBDCUWRDBUS1
			// wire CELL_E[15].OUT_BEST_TMIN[2]    PPC.C405PLBDCUWRDBUS2
			// wire CELL_E[15].OUT_BEST_TMIN[3]    PPC.C405PLBDCUWRDBUS3
			// wire CELL_E[15].OUT_BEST_TMIN[4]    PPC.C405PLBDCUREQUEST
			// wire CELL_E[15].OUT_BEST_TMIN[5]    PPC.C405PLBDCUPRIORITY0
			// wire CELL_E[15].OUT_BEST_TMIN[6]    PPC.C405PLBDCUPRIORITY1
			// wire CELL_E[15].OUT_BEST_TMIN[7]    PPC.C405PLBDCUABORT
			// wire CELL_E[15].OUT_SEC_TMIN[0]     PPC.APUFCMLOADBYTEEN0
			// wire CELL_E[15].OUT_SEC_TMIN[1]     PPC.APUFCMLOADBYTEEN1
			// wire CELL_E[15].OUT_SEC_TMIN[2]     PPC.APUFCMLOADBYTEEN2
			// wire CELL_E[15].OUT_SEC_TMIN[3]     PPC.APUFCMLOADBYTEEN3
			// wire CELL_E[15].OUT_HALF0_BEL[0]    PPC.TSTDSOCMC405COMPLETEO
			// wire CELL_E[15].OUT_HALF0_BEL[1]    PPC.TSTDSOCMC405DISOPERANDFWDO
			// wire CELL_E[15].OUT_HALF0_BEL[2]    PPC.TSTDSOCMC405HOLDO
			// wire CELL_E[15].OUT_HALF0_BEL[3]    PPC.TSTDCRC405ACKO
			// wire CELL_E[15].OUT_HALF0_BEL[4]    PPC.TSTRESETCOREO
			// wire CELL_E[15].OUT_HALF0_BEL[5]    PPC.TSTRESETCHIPO
			// wire CELL_E[15].OUT_HALF0_BEL[6]    PPC.TSTRESETSYSO
			// wire CELL_E[15].OUT_HALF0_BEL[7]    PPC.TSTTRSTNEGO
			// wire CELL_E[15].OUT_HALF1_BEL[0]    PPC.TSTDSOCMC405COMPLETEO
			// wire CELL_E[15].OUT_HALF1_BEL[1]    PPC.TSTDSOCMC405DISOPERANDFWDO
			// wire CELL_E[15].OUT_HALF1_BEL[2]    PPC.TSTDSOCMC405HOLDO
			// wire CELL_E[15].OUT_HALF1_BEL[3]    PPC.TSTDCRC405ACKO
			// wire CELL_E[15].OUT_HALF1_BEL[4]    PPC.TSTRESETCOREO
			// wire CELL_E[15].OUT_HALF1_BEL[5]    PPC.TSTRESETCHIPO
			// wire CELL_E[15].OUT_HALF1_BEL[6]    PPC.TSTRESETSYSO
			// wire CELL_E[15].OUT_HALF1_BEL[7]    PPC.TSTTRSTNEGO
			// wire CELL_E[16].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI311
			// wire CELL_E[16].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI310
			// wire CELL_E[16].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI39
			// wire CELL_E[16].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI38
			// wire CELL_E[16].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI315
			// wire CELL_E[16].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI314
			// wire CELL_E[16].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI313
			// wire CELL_E[16].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI312
			// wire CELL_E[16].IMUX_IMUX[0]        PPC.FCMAPURESULT28
			// wire CELL_E[16].IMUX_IMUX[1]        PPC.FCMAPURESULT29
			// wire CELL_E[16].IMUX_IMUX[2]        PPC.FCMAPURESULT30
			// wire CELL_E[16].IMUX_IMUX[3]        PPC.FCMAPURESULT31
			// wire CELL_E[16].IMUX_IMUX[4]        PPC.FCMAPUCR0
			// wire CELL_E[16].IMUX_IMUX[5]        PPC.FCMAPUCR1
			// wire CELL_E[16].IMUX_IMUX[6]        PPC.FCMAPUCR2
			// wire CELL_E[16].IMUX_IMUX[7]        PPC.FCMAPUCR3
			// wire CELL_E[16].IMUX_IMUX[8]        PPC.FCMAPURESULTVALID
			// wire CELL_E[16].IMUX_IMUX[9]        PPC.FCMAPUINSTRACK
			// wire CELL_E[16].IMUX_IMUX[10]       PPC.FCMAPUDCDFPUOP
			// wire CELL_E[16].IMUX_IMUX[11]       PPC.FCMAPUDONE
			// wire CELL_E[16].IMUX_IMUX[12]       PPC.PLBC405ICURDDBUS0
			// wire CELL_E[16].IMUX_IMUX[13]       PPC.PLBC405ICURDDBUS1
			// wire CELL_E[16].IMUX_IMUX[14]       PPC.PLBC405ICURDDBUS2
			// wire CELL_E[16].IMUX_IMUX[15]       PPC.PLBC405ICURDDBUS3
			// wire CELL_E[16].IMUX_IMUX[16]       PPC.TSTC405DCRDBUSOUTI20
			// wire CELL_E[16].IMUX_IMUX[17]       PPC.TSTC405DCRDBUSOUTI21
			// wire CELL_E[16].IMUX_IMUX[18]       PPC.TSTC405DCRDBUSOUTI22
			// wire CELL_E[16].IMUX_IMUX[19]       PPC.TSTC405DCRDBUSOUTI23
			// wire CELL_E[16].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA28
			// wire CELL_E[16].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA29
			// wire CELL_E[16].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA30
			// wire CELL_E[16].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA31
			// wire CELL_E[16].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA28
			// wire CELL_E[16].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA29
			// wire CELL_E[16].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA30
			// wire CELL_E[16].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA31
			// wire CELL_E[16].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA28
			// wire CELL_E[16].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA29
			// wire CELL_E[16].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA30
			// wire CELL_E[16].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA31
			// wire CELL_E[16].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXELOADDBUSO24
			// wire CELL_E[16].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXELOADDBUSO25
			// wire CELL_E[16].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXELOADDBUSO26
			// wire CELL_E[16].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXELOADDBUSO27
			// wire CELL_E[16].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXELOADDBUSO28
			// wire CELL_E[16].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXELOADDBUSO29
			// wire CELL_E[16].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXELOADDBUSO30
			// wire CELL_E[16].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXELOADDBUSO31
			// wire CELL_E[16].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXELOADDBUSO24
			// wire CELL_E[16].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXELOADDBUSO25
			// wire CELL_E[16].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXELOADDBUSO26
			// wire CELL_E[16].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXELOADDBUSO27
			// wire CELL_E[16].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXELOADDBUSO28
			// wire CELL_E[16].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXELOADDBUSO29
			// wire CELL_E[16].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXELOADDBUSO30
			// wire CELL_E[16].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXELOADDBUSO31
			// wire CELL_E[17].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI33
			// wire CELL_E[17].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI32
			// wire CELL_E[17].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI31
			// wire CELL_E[17].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI30
			// wire CELL_E[17].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI37
			// wire CELL_E[17].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI36
			// wire CELL_E[17].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI35
			// wire CELL_E[17].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI34
			// wire CELL_E[17].IMUX_IMUX[0]        PPC.FCMAPURESULT24
			// wire CELL_E[17].IMUX_IMUX[1]        PPC.FCMAPURESULT25
			// wire CELL_E[17].IMUX_IMUX[2]        PPC.FCMAPURESULT26
			// wire CELL_E[17].IMUX_IMUX[3]        PPC.FCMAPURESULT27
			// wire CELL_E[17].IMUX_IMUX[4]        PPC.PLBC405DCURDDBUS0
			// wire CELL_E[17].IMUX_IMUX[5]        PPC.PLBC405DCURDDBUS1
			// wire CELL_E[17].IMUX_IMUX[6]        PPC.PLBC405DCURDDBUS2
			// wire CELL_E[17].IMUX_IMUX[7]        PPC.PLBC405DCURDDBUS3
			// wire CELL_E[17].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI24
			// wire CELL_E[17].IMUX_IMUX[9]        PPC.TSTC405DSOCMABUSI25
			// wire CELL_E[17].IMUX_IMUX[10]       PPC.TSTC405DSOCMABUSI26
			// wire CELL_E[17].IMUX_IMUX[11]       PPC.TSTC405DSOCMABUSI27
			// wire CELL_E[17].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI16
			// wire CELL_E[17].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI17
			// wire CELL_E[17].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI18
			// wire CELL_E[17].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI19
			// wire CELL_E[17].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI24
			// wire CELL_E[17].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI25
			// wire CELL_E[17].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI26
			// wire CELL_E[17].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI27
			// wire CELL_E[17].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA24
			// wire CELL_E[17].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA25
			// wire CELL_E[17].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA26
			// wire CELL_E[17].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA27
			// wire CELL_E[17].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA24
			// wire CELL_E[17].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA25
			// wire CELL_E[17].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA26
			// wire CELL_E[17].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA27
			// wire CELL_E[17].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA24
			// wire CELL_E[17].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA25
			// wire CELL_E[17].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA26
			// wire CELL_E[17].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA27
			// wire CELL_E[17].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXELOADDBUSO16
			// wire CELL_E[17].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXELOADDBUSO17
			// wire CELL_E[17].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXELOADDBUSO18
			// wire CELL_E[17].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXELOADDBUSO19
			// wire CELL_E[17].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXELOADDBUSO20
			// wire CELL_E[17].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXELOADDBUSO21
			// wire CELL_E[17].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXELOADDBUSO22
			// wire CELL_E[17].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXELOADDBUSO23
			// wire CELL_E[17].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXELOADDBUSO16
			// wire CELL_E[17].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXELOADDBUSO17
			// wire CELL_E[17].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXELOADDBUSO18
			// wire CELL_E[17].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXELOADDBUSO19
			// wire CELL_E[17].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXELOADDBUSO20
			// wire CELL_E[17].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXELOADDBUSO21
			// wire CELL_E[17].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXELOADDBUSO22
			// wire CELL_E[17].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXELOADDBUSO23
			// wire CELL_E[18].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI219
			// wire CELL_E[18].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI218
			// wire CELL_E[18].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI217
			// wire CELL_E[18].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI216
			// wire CELL_E[18].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI223
			// wire CELL_E[18].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI222
			// wire CELL_E[18].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI221
			// wire CELL_E[18].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI220
			// wire CELL_E[18].IMUX_IMUX[0]        PPC.FCMAPURESULT20
			// wire CELL_E[18].IMUX_IMUX[1]        PPC.FCMAPURESULT21
			// wire CELL_E[18].IMUX_IMUX[2]        PPC.FCMAPURESULT22
			// wire CELL_E[18].IMUX_IMUX[3]        PPC.FCMAPURESULT23
			// wire CELL_E[18].IMUX_IMUX[4]        PPC.TSTAPUC405DCDFORCEALIGNI
			// wire CELL_E[18].IMUX_IMUX[5]        PPC.TSTAPUC405DCDFORCEBESTEERINGI
			// wire CELL_E[18].IMUX_IMUX[6]        PPC.TSTAPUC405DCDLDSTBYTEI
			// wire CELL_E[18].IMUX_IMUX[7]        PPC.TSTAPUC405FPUEXCEPTIONI
			// wire CELL_E[18].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI20
			// wire CELL_E[18].IMUX_IMUX[9]        PPC.TSTC405DSOCMABUSI21
			// wire CELL_E[18].IMUX_IMUX[10]       PPC.TSTC405DSOCMABUSI22
			// wire CELL_E[18].IMUX_IMUX[11]       PPC.TSTC405DSOCMABUSI23
			// wire CELL_E[18].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI12
			// wire CELL_E[18].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI13
			// wire CELL_E[18].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI14
			// wire CELL_E[18].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI15
			// wire CELL_E[18].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI20
			// wire CELL_E[18].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI21
			// wire CELL_E[18].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI22
			// wire CELL_E[18].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI23
			// wire CELL_E[18].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA20
			// wire CELL_E[18].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA21
			// wire CELL_E[18].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA22
			// wire CELL_E[18].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA23
			// wire CELL_E[18].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA20
			// wire CELL_E[18].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA21
			// wire CELL_E[18].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA22
			// wire CELL_E[18].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA23
			// wire CELL_E[18].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA20
			// wire CELL_E[18].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA21
			// wire CELL_E[18].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA22
			// wire CELL_E[18].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA23
			// wire CELL_E[18].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXELOADDBUSO8
			// wire CELL_E[18].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXELOADDBUSO9
			// wire CELL_E[18].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXELOADDBUSO10
			// wire CELL_E[18].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXELOADDBUSO11
			// wire CELL_E[18].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXELOADDBUSO12
			// wire CELL_E[18].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXELOADDBUSO13
			// wire CELL_E[18].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXELOADDBUSO14
			// wire CELL_E[18].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXELOADDBUSO15
			// wire CELL_E[18].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXELOADDBUSO8
			// wire CELL_E[18].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXELOADDBUSO9
			// wire CELL_E[18].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXELOADDBUSO10
			// wire CELL_E[18].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXELOADDBUSO11
			// wire CELL_E[18].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXELOADDBUSO12
			// wire CELL_E[18].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXELOADDBUSO13
			// wire CELL_E[18].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXELOADDBUSO14
			// wire CELL_E[18].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXELOADDBUSO15
			// wire CELL_E[19].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI211
			// wire CELL_E[19].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI210
			// wire CELL_E[19].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI29
			// wire CELL_E[19].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI28
			// wire CELL_E[19].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI215
			// wire CELL_E[19].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI214
			// wire CELL_E[19].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI213
			// wire CELL_E[19].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI212
			// wire CELL_E[19].IMUX_IMUX[0]        PPC.FCMAPURESULT16
			// wire CELL_E[19].IMUX_IMUX[1]        PPC.FCMAPURESULT17
			// wire CELL_E[19].IMUX_IMUX[2]        PPC.FCMAPURESULT18
			// wire CELL_E[19].IMUX_IMUX[3]        PPC.FCMAPURESULT19
			// wire CELL_E[19].IMUX_IMUX[4]        PPC.TSTAPUC405DCDLDSTHWI
			// wire CELL_E[19].IMUX_IMUX[5]        PPC.TSTAPUC405DCDLDSTWDI
			// wire CELL_E[19].IMUX_IMUX[6]        PPC.TSTAPUC405DCDLDSTDWI
			// wire CELL_E[19].IMUX_IMUX[7]        PPC.TSTAPUC405DCDLDSTQWI
			// wire CELL_E[19].IMUX_IMUX[8]        PPC.TSTC405DSOCMABUSI16
			// wire CELL_E[19].IMUX_IMUX[9]        PPC.TSTC405DSOCMABUSI17
			// wire CELL_E[19].IMUX_IMUX[10]       PPC.TSTC405DSOCMABUSI18
			// wire CELL_E[19].IMUX_IMUX[11]       PPC.TSTC405DSOCMABUSI19
			// wire CELL_E[19].IMUX_IMUX[12]       PPC.TSTC405DSOCMLOADREQI
			// wire CELL_E[19].IMUX_IMUX[13]       PPC.TSTC405DSOCMSTOREREQI
			// wire CELL_E[19].IMUX_IMUX[14]       PPC.TSTC405DSOCMWAITI
			// wire CELL_E[19].IMUX_IMUX[15]       PPC.TSTC405DSOCMXLTVALIDI
			// wire CELL_E[19].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI16
			// wire CELL_E[19].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI17
			// wire CELL_E[19].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI18
			// wire CELL_E[19].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI19
			// wire CELL_E[19].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA16
			// wire CELL_E[19].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA17
			// wire CELL_E[19].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA18
			// wire CELL_E[19].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA19
			// wire CELL_E[19].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA16
			// wire CELL_E[19].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA17
			// wire CELL_E[19].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA18
			// wire CELL_E[19].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA19
			// wire CELL_E[19].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA16
			// wire CELL_E[19].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA17
			// wire CELL_E[19].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA18
			// wire CELL_E[19].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA19
			// wire CELL_E[19].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXELOADDBUSO0
			// wire CELL_E[19].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXELOADDBUSO1
			// wire CELL_E[19].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXELOADDBUSO2
			// wire CELL_E[19].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXELOADDBUSO3
			// wire CELL_E[19].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXELOADDBUSO4
			// wire CELL_E[19].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXELOADDBUSO5
			// wire CELL_E[19].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXELOADDBUSO6
			// wire CELL_E[19].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXELOADDBUSO7
			// wire CELL_E[19].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXELOADDBUSO0
			// wire CELL_E[19].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXELOADDBUSO1
			// wire CELL_E[19].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXELOADDBUSO2
			// wire CELL_E[19].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXELOADDBUSO3
			// wire CELL_E[19].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXELOADDBUSO4
			// wire CELL_E[19].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXELOADDBUSO5
			// wire CELL_E[19].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXELOADDBUSO6
			// wire CELL_E[19].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXELOADDBUSO7
			// wire CELL_E[20].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI23
			// wire CELL_E[20].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI22
			// wire CELL_E[20].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI21
			// wire CELL_E[20].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI20
			// wire CELL_E[20].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI27
			// wire CELL_E[20].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI26
			// wire CELL_E[20].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI25
			// wire CELL_E[20].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI24
			// wire CELL_E[20].IMUX_IMUX[0]        PPC.FCMAPURESULT12
			// wire CELL_E[20].IMUX_IMUX[1]        PPC.FCMAPURESULT13
			// wire CELL_E[20].IMUX_IMUX[2]        PPC.FCMAPURESULT14
			// wire CELL_E[20].IMUX_IMUX[3]        PPC.FCMAPURESULT15
			// wire CELL_E[20].IMUX_IMUX[4]        PPC.FCMAPUDCDFORCEALIGN
			// wire CELL_E[20].IMUX_IMUX[5]        PPC.TSTC405APUXERCAI
			// wire CELL_E[20].IMUX_IMUX[6]        PPC.TSTAPUC405APUDIVENI
			// wire CELL_E[20].IMUX_IMUX[7]        PPC.TSTAPUC405APUPRESENTI
			// wire CELL_E[20].IMUX_IMUX[8]        PPC.TSTAPUC405DCDVALIDOPI
			// wire CELL_E[20].IMUX_IMUX[9]        PPC.TSTAPUC405DCDAPUOPI
			// wire CELL_E[20].IMUX_IMUX[10]       PPC.TSTAPUC405EXEXERCAI
			// wire CELL_E[20].IMUX_IMUX[11]       PPC.TSTAPUC405EXEXEROVI
			// wire CELL_E[20].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI8
			// wire CELL_E[20].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI9
			// wire CELL_E[20].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI10
			// wire CELL_E[20].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI11
			// wire CELL_E[20].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI12
			// wire CELL_E[20].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI13
			// wire CELL_E[20].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI14
			// wire CELL_E[20].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI15
			// wire CELL_E[20].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA12
			// wire CELL_E[20].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA13
			// wire CELL_E[20].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA14
			// wire CELL_E[20].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA15
			// wire CELL_E[20].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA12
			// wire CELL_E[20].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA13
			// wire CELL_E[20].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA14
			// wire CELL_E[20].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA15
			// wire CELL_E[20].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA12
			// wire CELL_E[20].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA13
			// wire CELL_E[20].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA14
			// wire CELL_E[20].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA15
			// wire CELL_E[20].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXERBDATAO24
			// wire CELL_E[20].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXERBDATAO25
			// wire CELL_E[20].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXERBDATAO26
			// wire CELL_E[20].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXERBDATAO27
			// wire CELL_E[20].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXERBDATAO28
			// wire CELL_E[20].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXERBDATAO29
			// wire CELL_E[20].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXERBDATAO30
			// wire CELL_E[20].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXERBDATAO31
			// wire CELL_E[20].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXERBDATAO24
			// wire CELL_E[20].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXERBDATAO25
			// wire CELL_E[20].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXERBDATAO26
			// wire CELL_E[20].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXERBDATAO27
			// wire CELL_E[20].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXERBDATAO28
			// wire CELL_E[20].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXERBDATAO29
			// wire CELL_E[20].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXERBDATAO30
			// wire CELL_E[20].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXERBDATAO31
			// wire CELL_E[21].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI119
			// wire CELL_E[21].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI118
			// wire CELL_E[21].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI117
			// wire CELL_E[21].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI116
			// wire CELL_E[21].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI123
			// wire CELL_E[21].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI122
			// wire CELL_E[21].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI121
			// wire CELL_E[21].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI120
			// wire CELL_E[21].IMUX_IMUX[0]        PPC.FCMAPURESULT8
			// wire CELL_E[21].IMUX_IMUX[1]        PPC.FCMAPURESULT9
			// wire CELL_E[21].IMUX_IMUX[2]        PPC.FCMAPURESULT10
			// wire CELL_E[21].IMUX_IMUX[3]        PPC.FCMAPURESULT11
			// wire CELL_E[21].IMUX_IMUX[4]        PPC.TSTAPUC405EXCEPTIONI
			// wire CELL_E[21].IMUX_IMUX[5]        PPC.TSTAPUC405EXEBLOCKINGMCOI
			// wire CELL_E[21].IMUX_IMUX[6]        PPC.TSTAPUC405EXENONBLOCKINGMCOI
			// wire CELL_E[21].IMUX_IMUX[7]        PPC.TSTAPUC405EXEBUSYI
			// wire CELL_E[21].IMUX_IMUX[8]        PPC.TSTC405APUDCDFULLI
			// wire CELL_E[21].IMUX_IMUX[9]        PPC.TSTC405APUDCDHOLDI
			// wire CELL_E[21].IMUX_IMUX[10]       PPC.TSTC405APUEXEFLUSHI
			// wire CELL_E[21].IMUX_IMUX[11]       PPC.TSTC405APUEXEHOLDI
			// wire CELL_E[21].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI4
			// wire CELL_E[21].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI5
			// wire CELL_E[21].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI6
			// wire CELL_E[21].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI7
			// wire CELL_E[21].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI8
			// wire CELL_E[21].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI9
			// wire CELL_E[21].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI10
			// wire CELL_E[21].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI11
			// wire CELL_E[21].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA8
			// wire CELL_E[21].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA9
			// wire CELL_E[21].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA10
			// wire CELL_E[21].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA11
			// wire CELL_E[21].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA8
			// wire CELL_E[21].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA9
			// wire CELL_E[21].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA10
			// wire CELL_E[21].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA11
			// wire CELL_E[21].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA8
			// wire CELL_E[21].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA9
			// wire CELL_E[21].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA10
			// wire CELL_E[21].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA11
			// wire CELL_E[21].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXERBDATAO16
			// wire CELL_E[21].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXERBDATAO17
			// wire CELL_E[21].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXERBDATAO18
			// wire CELL_E[21].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXERBDATAO19
			// wire CELL_E[21].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXERBDATAO20
			// wire CELL_E[21].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXERBDATAO21
			// wire CELL_E[21].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXERBDATAO22
			// wire CELL_E[21].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXERBDATAO23
			// wire CELL_E[21].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXERBDATAO16
			// wire CELL_E[21].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXERBDATAO17
			// wire CELL_E[21].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXERBDATAO18
			// wire CELL_E[21].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXERBDATAO19
			// wire CELL_E[21].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXERBDATAO20
			// wire CELL_E[21].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXERBDATAO21
			// wire CELL_E[21].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXERBDATAO22
			// wire CELL_E[21].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXERBDATAO23
			// wire CELL_E[22].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI111
			// wire CELL_E[22].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI110
			// wire CELL_E[22].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI19
			// wire CELL_E[22].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI18
			// wire CELL_E[22].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI115
			// wire CELL_E[22].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI114
			// wire CELL_E[22].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI113
			// wire CELL_E[22].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI112
			// wire CELL_E[22].IMUX_IMUX[0]        PPC.FCMAPURESULT4
			// wire CELL_E[22].IMUX_IMUX[1]        PPC.FCMAPURESULT5
			// wire CELL_E[22].IMUX_IMUX[2]        PPC.FCMAPURESULT6
			// wire CELL_E[22].IMUX_IMUX[3]        PPC.FCMAPURESULT7
			// wire CELL_E[22].IMUX_IMUX[4]        PPC.TSTAPUC405SLEEPREQI
			// wire CELL_E[22].IMUX_IMUX[5]        PPC.TSTAPUC405EXELDDEPENDI
			// wire CELL_E[22].IMUX_IMUX[6]        PPC.TSTAPUC405WBLDDEPENDI
			// wire CELL_E[22].IMUX_IMUX[7]        PPC.TSTAPUC405LWBLDDEPENDI
			// wire CELL_E[22].IMUX_IMUX[8]        PPC.TSTC405APUEXELOADDVALIDI
			// wire CELL_E[22].IMUX_IMUX[9]        PPC.TSTC405APUWBENDIANI
			// wire CELL_E[22].IMUX_IMUX[10]       PPC.TSTC405APUWBFLUSHI
			// wire CELL_E[22].IMUX_IMUX[11]       PPC.TSTC405APUWBHOLDI
			// wire CELL_E[22].IMUX_IMUX[12]       PPC.TSTC405DCRDBUSOUTI0
			// wire CELL_E[22].IMUX_IMUX[13]       PPC.TSTC405DCRDBUSOUTI1
			// wire CELL_E[22].IMUX_IMUX[14]       PPC.TSTC405DCRDBUSOUTI2
			// wire CELL_E[22].IMUX_IMUX[15]       PPC.TSTC405DCRDBUSOUTI3
			// wire CELL_E[22].IMUX_IMUX[16]       PPC.TSTC405DSOCMWRDBUSI4
			// wire CELL_E[22].IMUX_IMUX[17]       PPC.TSTC405DSOCMWRDBUSI5
			// wire CELL_E[22].IMUX_IMUX[18]       PPC.TSTC405DSOCMWRDBUSI6
			// wire CELL_E[22].IMUX_IMUX[19]       PPC.TSTC405DSOCMWRDBUSI7
			// wire CELL_E[22].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA4
			// wire CELL_E[22].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA5
			// wire CELL_E[22].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA6
			// wire CELL_E[22].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA7
			// wire CELL_E[22].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA4
			// wire CELL_E[22].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA5
			// wire CELL_E[22].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA6
			// wire CELL_E[22].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA7
			// wire CELL_E[22].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA4
			// wire CELL_E[22].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA5
			// wire CELL_E[22].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA6
			// wire CELL_E[22].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA7
			// wire CELL_E[22].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXERBDATAO8
			// wire CELL_E[22].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXERBDATAO9
			// wire CELL_E[22].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXERBDATAO10
			// wire CELL_E[22].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXERBDATAO11
			// wire CELL_E[22].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXERBDATAO12
			// wire CELL_E[22].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXERBDATAO13
			// wire CELL_E[22].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXERBDATAO14
			// wire CELL_E[22].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXERBDATAO15
			// wire CELL_E[22].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXERBDATAO8
			// wire CELL_E[22].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXERBDATAO9
			// wire CELL_E[22].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXERBDATAO10
			// wire CELL_E[22].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXERBDATAO11
			// wire CELL_E[22].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXERBDATAO12
			// wire CELL_E[22].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXERBDATAO13
			// wire CELL_E[22].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXERBDATAO14
			// wire CELL_E[22].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXERBDATAO15
			// wire CELL_E[23].IMUX_SR_OPTINV[0]   PPC.TIEAPUUDI13
			// wire CELL_E[23].IMUX_SR_OPTINV[1]   PPC.TIEAPUUDI12
			// wire CELL_E[23].IMUX_SR_OPTINV[2]   PPC.TIEAPUUDI11
			// wire CELL_E[23].IMUX_SR_OPTINV[3]   PPC.TIEAPUUDI10
			// wire CELL_E[23].IMUX_CE_OPTINV[0]   PPC.TIEAPUUDI17
			// wire CELL_E[23].IMUX_CE_OPTINV[1]   PPC.TIEAPUUDI16
			// wire CELL_E[23].IMUX_CE_OPTINV[2]   PPC.TIEAPUUDI15
			// wire CELL_E[23].IMUX_CE_OPTINV[3]   PPC.TIEAPUUDI14
			// wire CELL_E[23].IMUX_IMUX[0]        PPC.FCMAPURESULT0
			// wire CELL_E[23].IMUX_IMUX[1]        PPC.FCMAPURESULT1
			// wire CELL_E[23].IMUX_IMUX[2]        PPC.FCMAPURESULT2
			// wire CELL_E[23].IMUX_IMUX[3]        PPC.FCMAPURESULT3
			// wire CELL_E[23].IMUX_IMUX[4]        PPC.FCMAPUDCDXERCAEN
			// wire CELL_E[23].IMUX_IMUX[5]        PPC.FCMAPUDCDXEROVEN
			// wire CELL_E[23].IMUX_IMUX[6]        PPC.FCMAPUDCDPRIVOP
			// wire CELL_E[23].IMUX_IMUX[7]        PPC.FCMAPUDCDCREN
			// wire CELL_E[23].IMUX_IMUX[8]        PPC.TSTC405APUEXEWDCNTI0
			// wire CELL_E[23].IMUX_IMUX[9]        PPC.TSTC405APUEXEWDCNTI1
			// wire CELL_E[23].IMUX_IMUX[10]       PPC.TSTC405APUMSRFE0I
			// wire CELL_E[23].IMUX_IMUX[11]       PPC.TSTC405APUMSRFE1I
			// wire CELL_E[23].IMUX_IMUX[12]       PPC.TSTC405DSOCMWRDBUSI0
			// wire CELL_E[23].IMUX_IMUX[13]       PPC.TSTC405DSOCMWRDBUSI1
			// wire CELL_E[23].IMUX_IMUX[14]       PPC.TSTC405DSOCMWRDBUSI2
			// wire CELL_E[23].IMUX_IMUX[15]       PPC.TSTC405DSOCMWRDBUSI3
			// wire CELL_E[23].OUT_BEST_TMIN[0]    PPC.APUFCMRADATA0
			// wire CELL_E[23].OUT_BEST_TMIN[1]    PPC.APUFCMRADATA1
			// wire CELL_E[23].OUT_BEST_TMIN[2]    PPC.APUFCMRADATA2
			// wire CELL_E[23].OUT_BEST_TMIN[3]    PPC.APUFCMRADATA3
			// wire CELL_E[23].OUT_BEST_TMIN[4]    PPC.APUFCMRBDATA0
			// wire CELL_E[23].OUT_BEST_TMIN[5]    PPC.APUFCMRBDATA1
			// wire CELL_E[23].OUT_BEST_TMIN[6]    PPC.APUFCMRBDATA2
			// wire CELL_E[23].OUT_BEST_TMIN[7]    PPC.APUFCMRBDATA3
			// wire CELL_E[23].OUT_SEC_TMIN[0]     PPC.APUFCMLOADDATA0
			// wire CELL_E[23].OUT_SEC_TMIN[1]     PPC.APUFCMLOADDATA1
			// wire CELL_E[23].OUT_SEC_TMIN[2]     PPC.APUFCMLOADDATA2
			// wire CELL_E[23].OUT_SEC_TMIN[3]     PPC.APUFCMLOADDATA3
			// wire CELL_E[23].OUT_HALF0_BEL[0]    PPC.TSTC405APUEXERBDATAO0
			// wire CELL_E[23].OUT_HALF0_BEL[1]    PPC.TSTC405APUEXERBDATAO1
			// wire CELL_E[23].OUT_HALF0_BEL[2]    PPC.TSTC405APUEXERBDATAO2
			// wire CELL_E[23].OUT_HALF0_BEL[3]    PPC.TSTC405APUEXERBDATAO3
			// wire CELL_E[23].OUT_HALF0_BEL[4]    PPC.TSTC405APUEXERBDATAO4
			// wire CELL_E[23].OUT_HALF0_BEL[5]    PPC.TSTC405APUEXERBDATAO5
			// wire CELL_E[23].OUT_HALF0_BEL[6]    PPC.TSTC405APUEXERBDATAO6
			// wire CELL_E[23].OUT_HALF0_BEL[7]    PPC.TSTC405APUEXERBDATAO7
			// wire CELL_E[23].OUT_HALF1_BEL[0]    PPC.TSTC405APUEXERBDATAO0
			// wire CELL_E[23].OUT_HALF1_BEL[1]    PPC.TSTC405APUEXERBDATAO1
			// wire CELL_E[23].OUT_HALF1_BEL[2]    PPC.TSTC405APUEXERBDATAO2
			// wire CELL_E[23].OUT_HALF1_BEL[3]    PPC.TSTC405APUEXERBDATAO3
			// wire CELL_E[23].OUT_HALF1_BEL[4]    PPC.TSTC405APUEXERBDATAO4
			// wire CELL_E[23].OUT_HALF1_BEL[5]    PPC.TSTC405APUEXERBDATAO5
			// wire CELL_E[23].OUT_HALF1_BEL[6]    PPC.TSTC405APUEXERBDATAO6
			// wire CELL_E[23].OUT_HALF1_BEL[7]    PPC.TSTC405APUEXERBDATAO7
			// wire CELL_S[0].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC24
			// wire CELL_S[0].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC25
			// wire CELL_S[0].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC26
			// wire CELL_S[0].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC27
			// wire CELL_S[0].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC20
			// wire CELL_S[0].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC21
			// wire CELL_S[0].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC22
			// wire CELL_S[0].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC23
			// wire CELL_S[0].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS40
			// wire CELL_S[0].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS41
			// wire CELL_S[0].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS42
			// wire CELL_S[0].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS43
			// wire CELL_S[0].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS56
			// wire CELL_S[0].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS57
			// wire CELL_S[0].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS58
			// wire CELL_S[0].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS59
			// wire CELL_S[0].IMUX_IMUX[8]         PPC.BRAMISOCMRDDBUS44
			// wire CELL_S[0].IMUX_IMUX[9]         PPC.BRAMISOCMRDDBUS45
			// wire CELL_S[0].IMUX_IMUX[10]        PPC.BRAMISOCMRDDBUS46
			// wire CELL_S[0].IMUX_IMUX[11]        PPC.BRAMISOCMRDDBUS47
			// wire CELL_S[0].IMUX_IMUX[12]        PPC.TSTISOCMC405READDATAOUTI60
			// wire CELL_S[0].IMUX_IMUX[13]        PPC.TSTISOCMC405READDATAOUTI61
			// wire CELL_S[0].IMUX_IMUX[14]        PPC.TSTISOCMC405READDATAOUTI62
			// wire CELL_S[0].IMUX_IMUX[15]        PPC.TSTISOCMC405READDATAOUTI63
			// wire CELL_S[0].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI56
			// wire CELL_S[0].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI57
			// wire CELL_S[0].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI58
			// wire CELL_S[0].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI59
			// wire CELL_S[0].OUT_BEST_TMIN[0]     PPC.C405JTGCAPTUREDR
			// wire CELL_S[0].OUT_BEST_TMIN[1]     PPC.C405JTGEXTEST
			// wire CELL_S[0].OUT_BEST_TMIN[2]     PPC.C405JTGPGMOUT
			// wire CELL_S[0].OUT_BEST_TMIN[3]     PPC.C405TRCEVENEXECUTIONSTATUS0
			// wire CELL_S[0].OUT_BEST_TMIN[4]     PPC.C405TRCEVENEXECUTIONSTATUS1
			// wire CELL_S[0].OUT_BEST_TMIN[5]     PPC.C405TRCODDEXECUTIONSTATUS0
			// wire CELL_S[0].OUT_BEST_TMIN[6]     PPC.C405TRCODDEXECUTIONSTATUS1
			// wire CELL_S[0].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMWRDBUS0
			// wire CELL_S[0].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMWRDBUS1
			// wire CELL_S[0].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMWRDBUS2
			// wire CELL_S[0].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMWRDBUS3
			// wire CELL_S[0].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMWRDBUS4
			// wire CELL_S[0].OUT_HALF0_BEL[0]     PPC.TSTCPUCLKENO
			// wire CELL_S[0].OUT_HALF0_BEL[1]     PPC.TSTCLKINACTO
			// wire CELL_S[0].OUT_HALF0_BEL[2]     PPC.TSTTIMERENO
			// wire CELL_S[0].OUT_HALF0_BEL[3]     PPC.TSTJTAGENO
			// wire CELL_S[0].OUT_HALF0_BEL[4]     PPC.TSTISOCMC405RDDVALIDO0
			// wire CELL_S[0].OUT_HALF0_BEL[5]     PPC.TSTISOCMC405RDDVALIDO1
			// wire CELL_S[0].OUT_HALF0_BEL[6]     PPC.TSTISOCMC405HOLDO
			// wire CELL_S[0].OUT_HALF1_BEL[0]     PPC.TSTCPUCLKENO
			// wire CELL_S[0].OUT_HALF1_BEL[1]     PPC.TSTCLKINACTO
			// wire CELL_S[0].OUT_HALF1_BEL[2]     PPC.TSTTIMERENO
			// wire CELL_S[0].OUT_HALF1_BEL[3]     PPC.TSTJTAGENO
			// wire CELL_S[0].OUT_HALF1_BEL[4]     PPC.TSTISOCMC405RDDVALIDO0
			// wire CELL_S[0].OUT_HALF1_BEL[5]     PPC.TSTISOCMC405RDDVALIDO1
			// wire CELL_S[0].OUT_HALF1_BEL[6]     PPC.TSTISOCMC405HOLDO
			// wire CELL_S[1].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC32
			// wire CELL_S[1].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC33
			// wire CELL_S[1].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC34
			// wire CELL_S[1].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC35
			// wire CELL_S[1].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC28
			// wire CELL_S[1].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC29
			// wire CELL_S[1].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC30
			// wire CELL_S[1].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC31
			// wire CELL_S[1].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS36
			// wire CELL_S[1].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS37
			// wire CELL_S[1].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS38
			// wire CELL_S[1].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS39
			// wire CELL_S[1].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS52
			// wire CELL_S[1].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS53
			// wire CELL_S[1].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS54
			// wire CELL_S[1].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS55
			// wire CELL_S[1].IMUX_IMUX[8]         PPC.BRAMISOCMRDDBUS60
			// wire CELL_S[1].IMUX_IMUX[9]         PPC.BRAMISOCMRDDBUS61
			// wire CELL_S[1].IMUX_IMUX[10]        PPC.BRAMISOCMRDDBUS62
			// wire CELL_S[1].IMUX_IMUX[11]        PPC.BRAMISOCMRDDBUS63
			// wire CELL_S[1].IMUX_IMUX[12]        PPC.BRAMISOCMDCRRDDBUS28
			// wire CELL_S[1].IMUX_IMUX[13]        PPC.BRAMISOCMDCRRDDBUS29
			// wire CELL_S[1].IMUX_IMUX[14]        PPC.BRAMISOCMDCRRDDBUS30
			// wire CELL_S[1].IMUX_IMUX[15]        PPC.BRAMISOCMDCRRDDBUS31
			// wire CELL_S[1].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI52
			// wire CELL_S[1].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI53
			// wire CELL_S[1].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI54
			// wire CELL_S[1].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI55
			// wire CELL_S[1].OUT_BEST_TMIN[0]     PPC.ISOCMBRAMWRDBUS5
			// wire CELL_S[1].OUT_BEST_TMIN[1]     PPC.ISOCMBRAMWRDBUS6
			// wire CELL_S[1].OUT_BEST_TMIN[2]     PPC.ISOCMBRAMWRDBUS7
			// wire CELL_S[1].OUT_BEST_TMIN[3]     PPC.ISOCMBRAMWRDBUS8
			// wire CELL_S[1].OUT_BEST_TMIN[4]     PPC.ISOCMBRAMWRDBUS9
			// wire CELL_S[1].OUT_BEST_TMIN[5]     PPC.ISOCMBRAMWRDBUS10
			// wire CELL_S[1].OUT_BEST_TMIN[6]     PPC.ISOCMBRAMWRDBUS11
			// wire CELL_S[1].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMWRDBUS12
			// wire CELL_S[1].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMWRDBUS13
			// wire CELL_S[1].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMWRDBUS14
			// wire CELL_S[1].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMWRDBUS15
			// wire CELL_S[1].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMWRDBUS16
			// wire CELL_S[1].OUT_HALF0_BEL[0]     PPC.TSTC405ISOCMREQPENDINGO
			// wire CELL_S[1].OUT_HALF0_BEL[1]     PPC.TSTC405ISOCMICUREADYO
			// wire CELL_S[1].OUT_HALF0_BEL[2]     PPC.TSTC405ISOCMXLTVALIDO
			// wire CELL_S[1].OUT_HALF0_BEL[3]     PPC.TSTC405ISOCMABORTO
			// wire CELL_S[1].OUT_HALF0_BEL[4]     PPC.C405ISOCMCACHEABLE
			// wire CELL_S[1].OUT_HALF0_BEL[5]     PPC.C405ISOCMCONTEXTSYNC
			// wire CELL_S[1].OUT_HALF0_BEL[6]     PPC.C405ISOCMU0ATTR
			// wire CELL_S[1].OUT_HALF1_BEL[0]     PPC.TSTC405ISOCMREQPENDINGO
			// wire CELL_S[1].OUT_HALF1_BEL[1]     PPC.TSTC405ISOCMICUREADYO
			// wire CELL_S[1].OUT_HALF1_BEL[2]     PPC.TSTC405ISOCMXLTVALIDO
			// wire CELL_S[1].OUT_HALF1_BEL[3]     PPC.TSTC405ISOCMABORTO
			// wire CELL_S[1].OUT_HALF1_BEL[4]     PPC.C405ISOCMCACHEABLE
			// wire CELL_S[1].OUT_HALF1_BEL[5]     PPC.C405ISOCMCONTEXTSYNC
			// wire CELL_S[1].OUT_HALF1_BEL[6]     PPC.C405ISOCMU0ATTR
			// wire CELL_S[2].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC37
			// wire CELL_S[2].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC38
			// wire CELL_S[2].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC39
			// wire CELL_S[2].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC40
			// wire CELL_S[2].IMUX_CE_OPTINV[0]    PPC.TIEC405DETERMINISTICMULT
			// wire CELL_S[2].IMUX_CE_OPTINV[1]    PPC.TIEC405DISOPERANDFWD
			// wire CELL_S[2].IMUX_CE_OPTINV[2]    PPC.TIEC405MMUEN
			// wire CELL_S[2].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC36
			// wire CELL_S[2].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS32
			// wire CELL_S[2].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS33
			// wire CELL_S[2].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS34
			// wire CELL_S[2].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS35
			// wire CELL_S[2].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS48
			// wire CELL_S[2].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS49
			// wire CELL_S[2].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS50
			// wire CELL_S[2].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS51
			// wire CELL_S[2].IMUX_IMUX[8]         PPC.BRAMISOCMDCRRDDBUS20
			// wire CELL_S[2].IMUX_IMUX[9]         PPC.BRAMISOCMDCRRDDBUS21
			// wire CELL_S[2].IMUX_IMUX[10]        PPC.BRAMISOCMDCRRDDBUS22
			// wire CELL_S[2].IMUX_IMUX[11]        PPC.BRAMISOCMDCRRDDBUS23
			// wire CELL_S[2].IMUX_IMUX[12]        PPC.BRAMISOCMDCRRDDBUS24
			// wire CELL_S[2].IMUX_IMUX[13]        PPC.BRAMISOCMDCRRDDBUS25
			// wire CELL_S[2].IMUX_IMUX[14]        PPC.BRAMISOCMDCRRDDBUS26
			// wire CELL_S[2].IMUX_IMUX[15]        PPC.BRAMISOCMDCRRDDBUS27
			// wire CELL_S[2].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI48
			// wire CELL_S[2].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI49
			// wire CELL_S[2].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI50
			// wire CELL_S[2].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI51
			// wire CELL_S[2].OUT_BEST_TMIN[0]     PPC.ISOCMBRAMWRDBUS17
			// wire CELL_S[2].OUT_BEST_TMIN[1]     PPC.ISOCMBRAMWRDBUS18
			// wire CELL_S[2].OUT_BEST_TMIN[2]     PPC.ISOCMBRAMWRDBUS19
			// wire CELL_S[2].OUT_BEST_TMIN[3]     PPC.ISOCMBRAMWRDBUS20
			// wire CELL_S[2].OUT_BEST_TMIN[4]     PPC.ISOCMBRAMWRDBUS21
			// wire CELL_S[2].OUT_BEST_TMIN[5]     PPC.ISOCMBRAMWRDBUS22
			// wire CELL_S[2].OUT_BEST_TMIN[6]     PPC.ISOCMBRAMWRDBUS23
			// wire CELL_S[2].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMWRDBUS24
			// wire CELL_S[2].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMWRDBUS25
			// wire CELL_S[2].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMWRDBUS26
			// wire CELL_S[2].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMWRDBUS27
			// wire CELL_S[2].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMWRDBUS28
			// wire CELL_S[2].OUT_HALF0_BEL[0]     PPC.TSTC405ISOCMABUSO24
			// wire CELL_S[2].OUT_HALF0_BEL[1]     PPC.TSTC405ISOCMABUSO25
			// wire CELL_S[2].OUT_HALF0_BEL[2]     PPC.TSTC405ISOCMABUSO26
			// wire CELL_S[2].OUT_HALF0_BEL[3]     PPC.TSTC405ISOCMABUSO27
			// wire CELL_S[2].OUT_HALF0_BEL[4]     PPC.TSTC405ISOCMABUSO28
			// wire CELL_S[2].OUT_HALF0_BEL[5]     PPC.TSTC405ISOCMABUSO29
			// wire CELL_S[2].OUT_HALF1_BEL[0]     PPC.TSTC405ISOCMABUSO24
			// wire CELL_S[2].OUT_HALF1_BEL[1]     PPC.TSTC405ISOCMABUSO25
			// wire CELL_S[2].OUT_HALF1_BEL[2]     PPC.TSTC405ISOCMABUSO26
			// wire CELL_S[2].OUT_HALF1_BEL[3]     PPC.TSTC405ISOCMABUSO27
			// wire CELL_S[2].OUT_HALF1_BEL[4]     PPC.TSTC405ISOCMABUSO28
			// wire CELL_S[2].OUT_HALF1_BEL[5]     PPC.TSTC405ISOCMABUSO29
			// wire CELL_S[3].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC45
			// wire CELL_S[3].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC46
			// wire CELL_S[3].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC47
			// wire CELL_S[3].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC48
			// wire CELL_S[3].IMUX_CLK_OPTINV[0]   PPC.PLBCLK
			// wire CELL_S[3].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC0CONFIGVEC41
			// wire CELL_S[3].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC0CONFIGVEC42
			// wire CELL_S[3].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC0CONFIGVEC43
			// wire CELL_S[3].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC0CONFIGVEC44
			// wire CELL_S[3].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS12
			// wire CELL_S[3].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS13
			// wire CELL_S[3].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS14
			// wire CELL_S[3].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS15
			// wire CELL_S[3].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS28
			// wire CELL_S[3].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS29
			// wire CELL_S[3].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS30
			// wire CELL_S[3].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS31
			// wire CELL_S[3].IMUX_IMUX[8]         PPC.BRAMISOCMDCRRDDBUS12
			// wire CELL_S[3].IMUX_IMUX[9]         PPC.BRAMISOCMDCRRDDBUS13
			// wire CELL_S[3].IMUX_IMUX[10]        PPC.BRAMISOCMDCRRDDBUS14
			// wire CELL_S[3].IMUX_IMUX[11]        PPC.BRAMISOCMDCRRDDBUS15
			// wire CELL_S[3].IMUX_IMUX[12]        PPC.BRAMISOCMDCRRDDBUS16
			// wire CELL_S[3].IMUX_IMUX[13]        PPC.BRAMISOCMDCRRDDBUS17
			// wire CELL_S[3].IMUX_IMUX[14]        PPC.BRAMISOCMDCRRDDBUS18
			// wire CELL_S[3].IMUX_IMUX[15]        PPC.BRAMISOCMDCRRDDBUS19
			// wire CELL_S[3].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI44
			// wire CELL_S[3].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI45
			// wire CELL_S[3].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI46
			// wire CELL_S[3].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI47
			// wire CELL_S[3].OUT_BEST_TMIN[0]     PPC.ISOCMBRAMWRDBUS29
			// wire CELL_S[3].OUT_BEST_TMIN[1]     PPC.ISOCMBRAMWRDBUS30
			// wire CELL_S[3].OUT_BEST_TMIN[2]     PPC.ISOCMBRAMWRDBUS31
			// wire CELL_S[3].OUT_BEST_TMIN[3]     PPC.ISOCMBRAMWRABUS8
			// wire CELL_S[3].OUT_BEST_TMIN[4]     PPC.ISOCMBRAMWRABUS9
			// wire CELL_S[3].OUT_BEST_TMIN[5]     PPC.ISOCMBRAMWRABUS10
			// wire CELL_S[3].OUT_BEST_TMIN[6]     PPC.ISOCMBRAMWRABUS11
			// wire CELL_S[3].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMWRABUS12
			// wire CELL_S[3].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMWRABUS13
			// wire CELL_S[3].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMWRABUS14
			// wire CELL_S[3].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMWRABUS15
			// wire CELL_S[3].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMWRABUS16
			// wire CELL_S[3].OUT_HALF0_BEL[0]     PPC.TSTC405ISOCMABUSO16
			// wire CELL_S[3].OUT_HALF0_BEL[1]     PPC.TSTC405ISOCMABUSO17
			// wire CELL_S[3].OUT_HALF0_BEL[2]     PPC.TSTC405ISOCMABUSO18
			// wire CELL_S[3].OUT_HALF0_BEL[3]     PPC.TSTC405ISOCMABUSO19
			// wire CELL_S[3].OUT_HALF0_BEL[4]     PPC.TSTC405ISOCMABUSO20
			// wire CELL_S[3].OUT_HALF0_BEL[5]     PPC.TSTC405ISOCMABUSO21
			// wire CELL_S[3].OUT_HALF0_BEL[6]     PPC.TSTC405ISOCMABUSO22
			// wire CELL_S[3].OUT_HALF0_BEL[7]     PPC.TSTC405ISOCMABUSO23
			// wire CELL_S[3].OUT_HALF1_BEL[0]     PPC.TSTC405ISOCMABUSO16
			// wire CELL_S[3].OUT_HALF1_BEL[1]     PPC.TSTC405ISOCMABUSO17
			// wire CELL_S[3].OUT_HALF1_BEL[2]     PPC.TSTC405ISOCMABUSO18
			// wire CELL_S[3].OUT_HALF1_BEL[3]     PPC.TSTC405ISOCMABUSO19
			// wire CELL_S[3].OUT_HALF1_BEL[4]     PPC.TSTC405ISOCMABUSO20
			// wire CELL_S[3].OUT_HALF1_BEL[5]     PPC.TSTC405ISOCMABUSO21
			// wire CELL_S[3].OUT_HALF1_BEL[6]     PPC.TSTC405ISOCMABUSO22
			// wire CELL_S[3].OUT_HALF1_BEL[7]     PPC.TSTC405ISOCMABUSO23
			// wire CELL_S[4].IMUX_SR_OPTINV[0]    PPC.ISCNTLVALUE4
			// wire CELL_S[4].IMUX_SR_OPTINV[1]    PPC.ISCNTLVALUE5
			// wire CELL_S[4].IMUX_SR_OPTINV[2]    PPC.ISCNTLVALUE6
			// wire CELL_S[4].IMUX_SR_OPTINV[3]    PPC.ISCNTLVALUE7
			// wire CELL_S[4].IMUX_CLK_OPTINV[0]   PPC.JTGC405TCK
			// wire CELL_S[4].IMUX_CE_OPTINV[0]    PPC.ISCNTLVALUE0
			// wire CELL_S[4].IMUX_CE_OPTINV[1]    PPC.ISCNTLVALUE1
			// wire CELL_S[4].IMUX_CE_OPTINV[2]    PPC.ISCNTLVALUE2
			// wire CELL_S[4].IMUX_CE_OPTINV[3]    PPC.ISCNTLVALUE3
			// wire CELL_S[4].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS8
			// wire CELL_S[4].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS9
			// wire CELL_S[4].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS10
			// wire CELL_S[4].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS11
			// wire CELL_S[4].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS24
			// wire CELL_S[4].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS25
			// wire CELL_S[4].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS26
			// wire CELL_S[4].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS27
			// wire CELL_S[4].IMUX_IMUX[8]         PPC.BRAMISOCMDCRRDDBUS8
			// wire CELL_S[4].IMUX_IMUX[9]         PPC.BRAMISOCMDCRRDDBUS9
			// wire CELL_S[4].IMUX_IMUX[10]        PPC.BRAMISOCMDCRRDDBUS10
			// wire CELL_S[4].IMUX_IMUX[11]        PPC.BRAMISOCMDCRRDDBUS11
			// wire CELL_S[4].IMUX_IMUX[12]        PPC.TSTISOCMC405READDATAOUTI40
			// wire CELL_S[4].IMUX_IMUX[13]        PPC.TSTISOCMC405READDATAOUTI41
			// wire CELL_S[4].IMUX_IMUX[14]        PPC.TSTISOCMC405READDATAOUTI42
			// wire CELL_S[4].IMUX_IMUX[15]        PPC.TSTISOCMC405READDATAOUTI43
			// wire CELL_S[4].IMUX_IMUX[16]        PPC.TSTISOCMC405RDDVALIDI0
			// wire CELL_S[4].IMUX_IMUX[17]        PPC.TSTISOCMC405RDDVALIDI1
			// wire CELL_S[4].OUT_BEST_TMIN[0]     PPC.ISOCMBRAMWRABUS17
			// wire CELL_S[4].OUT_BEST_TMIN[1]     PPC.ISOCMBRAMWRABUS18
			// wire CELL_S[4].OUT_BEST_TMIN[2]     PPC.ISOCMBRAMWRABUS19
			// wire CELL_S[4].OUT_BEST_TMIN[3]     PPC.ISOCMBRAMWRABUS20
			// wire CELL_S[4].OUT_BEST_TMIN[4]     PPC.ISOCMBRAMWRABUS21
			// wire CELL_S[4].OUT_BEST_TMIN[5]     PPC.ISOCMBRAMWRABUS22
			// wire CELL_S[4].OUT_BEST_TMIN[6]     PPC.ISOCMBRAMWRABUS23
			// wire CELL_S[4].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMWRABUS24
			// wire CELL_S[4].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMWRABUS25
			// wire CELL_S[4].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMWRABUS26
			// wire CELL_S[4].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMWRABUS27
			// wire CELL_S[4].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMWRABUS28
			// wire CELL_S[4].OUT_HALF0_BEL[0]     PPC.TSTC405ISOCMABUSO8
			// wire CELL_S[4].OUT_HALF0_BEL[1]     PPC.TSTC405ISOCMABUSO9
			// wire CELL_S[4].OUT_HALF0_BEL[2]     PPC.TSTC405ISOCMABUSO10
			// wire CELL_S[4].OUT_HALF0_BEL[3]     PPC.TSTC405ISOCMABUSO11
			// wire CELL_S[4].OUT_HALF0_BEL[4]     PPC.TSTC405ISOCMABUSO12
			// wire CELL_S[4].OUT_HALF0_BEL[5]     PPC.TSTC405ISOCMABUSO13
			// wire CELL_S[4].OUT_HALF0_BEL[6]     PPC.TSTC405ISOCMABUSO14
			// wire CELL_S[4].OUT_HALF0_BEL[7]     PPC.TSTC405ISOCMABUSO15
			// wire CELL_S[4].OUT_HALF1_BEL[0]     PPC.TSTC405ISOCMABUSO8
			// wire CELL_S[4].OUT_HALF1_BEL[1]     PPC.TSTC405ISOCMABUSO9
			// wire CELL_S[4].OUT_HALF1_BEL[2]     PPC.TSTC405ISOCMABUSO10
			// wire CELL_S[4].OUT_HALF1_BEL[3]     PPC.TSTC405ISOCMABUSO11
			// wire CELL_S[4].OUT_HALF1_BEL[4]     PPC.TSTC405ISOCMABUSO12
			// wire CELL_S[4].OUT_HALF1_BEL[5]     PPC.TSTC405ISOCMABUSO13
			// wire CELL_S[4].OUT_HALF1_BEL[6]     PPC.TSTC405ISOCMABUSO14
			// wire CELL_S[4].OUT_HALF1_BEL[7]     PPC.TSTC405ISOCMABUSO15
			// wire CELL_S[5].IMUX_SR_OPTINV[0]    PPC.ISARCVALUE4
			// wire CELL_S[5].IMUX_SR_OPTINV[1]    PPC.ISARCVALUE5
			// wire CELL_S[5].IMUX_SR_OPTINV[2]    PPC.ISARCVALUE6
			// wire CELL_S[5].IMUX_SR_OPTINV[3]    PPC.ISARCVALUE7
			// wire CELL_S[5].IMUX_CLK_OPTINV[0]   PPC.CPMC405CLOCK
			// wire CELL_S[5].IMUX_CE_OPTINV[0]    PPC.ISARCVALUE0
			// wire CELL_S[5].IMUX_CE_OPTINV[1]    PPC.ISARCVALUE1
			// wire CELL_S[5].IMUX_CE_OPTINV[2]    PPC.ISARCVALUE2
			// wire CELL_S[5].IMUX_CE_OPTINV[3]    PPC.ISARCVALUE3
			// wire CELL_S[5].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS4
			// wire CELL_S[5].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS5
			// wire CELL_S[5].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS6
			// wire CELL_S[5].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS7
			// wire CELL_S[5].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS20
			// wire CELL_S[5].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS21
			// wire CELL_S[5].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS22
			// wire CELL_S[5].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS23
			// wire CELL_S[5].IMUX_IMUX[8]         PPC.EICC405CRITINPUTIRQ
			// wire CELL_S[5].IMUX_IMUX[9]         PPC.EICC405EXTINPUTIRQ
			// wire CELL_S[5].IMUX_IMUX[10]        PPC.BRAMISOCMDCRRDDBUS4
			// wire CELL_S[5].IMUX_IMUX[11]        PPC.BRAMISOCMDCRRDDBUS5
			// wire CELL_S[5].IMUX_IMUX[12]        PPC.BRAMISOCMDCRRDDBUS6
			// wire CELL_S[5].IMUX_IMUX[13]        PPC.BRAMISOCMDCRRDDBUS7
			// wire CELL_S[5].IMUX_IMUX[14]        PPC.TSTISOCMC405HOLDI
			// wire CELL_S[5].IMUX_IMUX[15]        PPC.TSTISOCMC405READDATAOUTI36
			// wire CELL_S[5].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI37
			// wire CELL_S[5].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI38
			// wire CELL_S[5].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI39
			// wire CELL_S[5].OUT_BEST_TMIN[0]     PPC.ISOCMBRAMEVENWRITEEN
			// wire CELL_S[5].OUT_BEST_TMIN[1]     PPC.ISOCMBRAMODDWRITEEN
			// wire CELL_S[5].OUT_BEST_TMIN[2]     PPC.ISOCMBRAMEN
			// wire CELL_S[5].OUT_BEST_TMIN[3]     PPC.ISOCMBRAMRDABUS8
			// wire CELL_S[5].OUT_BEST_TMIN[4]     PPC.ISOCMBRAMRDABUS9
			// wire CELL_S[5].OUT_BEST_TMIN[5]     PPC.ISOCMBRAMRDABUS10
			// wire CELL_S[5].OUT_BEST_TMIN[6]     PPC.ISOCMBRAMRDABUS11
			// wire CELL_S[5].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMRDABUS12
			// wire CELL_S[5].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMRDABUS13
			// wire CELL_S[5].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMRDABUS14
			// wire CELL_S[5].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMRDABUS15
			// wire CELL_S[5].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMRDABUS16
			// wire CELL_S[5].OUT_HALF0_BEL[0]     PPC.TSTC405ISOCMABUSO0
			// wire CELL_S[5].OUT_HALF0_BEL[1]     PPC.TSTC405ISOCMABUSO1
			// wire CELL_S[5].OUT_HALF0_BEL[2]     PPC.TSTC405ISOCMABUSO2
			// wire CELL_S[5].OUT_HALF0_BEL[3]     PPC.TSTC405ISOCMABUSO3
			// wire CELL_S[5].OUT_HALF0_BEL[4]     PPC.TSTC405ISOCMABUSO4
			// wire CELL_S[5].OUT_HALF0_BEL[5]     PPC.TSTC405ISOCMABUSO5
			// wire CELL_S[5].OUT_HALF0_BEL[6]     PPC.TSTC405ISOCMABUSO6
			// wire CELL_S[5].OUT_HALF0_BEL[7]     PPC.TSTC405ISOCMABUSO7
			// wire CELL_S[5].OUT_HALF1_BEL[0]     PPC.TSTC405ISOCMABUSO0
			// wire CELL_S[5].OUT_HALF1_BEL[1]     PPC.TSTC405ISOCMABUSO1
			// wire CELL_S[5].OUT_HALF1_BEL[2]     PPC.TSTC405ISOCMABUSO2
			// wire CELL_S[5].OUT_HALF1_BEL[3]     PPC.TSTC405ISOCMABUSO3
			// wire CELL_S[5].OUT_HALF1_BEL[4]     PPC.TSTC405ISOCMABUSO4
			// wire CELL_S[5].OUT_HALF1_BEL[5]     PPC.TSTC405ISOCMABUSO5
			// wire CELL_S[5].OUT_HALF1_BEL[6]     PPC.TSTC405ISOCMABUSO6
			// wire CELL_S[5].OUT_HALF1_BEL[7]     PPC.TSTC405ISOCMABUSO7
			// wire CELL_S[6].IMUX_SR_OPTINV[0]    PPC.TIEC405CLOCKSELECTS0
			// wire CELL_S[6].IMUX_SR_OPTINV[1]    PPC.TIEC405CLOCKSELECTS1
			// wire CELL_S[6].IMUX_SR_OPTINV[2]    PPC.CPMC405CLOCKFBENABLE
			// wire CELL_S[6].IMUX_SR_OPTINV[3]    PPC.TSTSEPPCEMACI
			// wire CELL_S[6].IMUX_CLK_OPTINV[0]   PPC.BRAMISOCMCLK
			// wire CELL_S[6].IMUX_CE_OPTINV[0]    PPC.TIEC405ICUMARGIN
			// wire CELL_S[6].IMUX_CE_OPTINV[1]    PPC.TIEC405DCUMARGIN
			// wire CELL_S[6].IMUX_CE_OPTINV[2]    PPC.TIEC405TAGMARGIN
			// wire CELL_S[6].IMUX_CE_OPTINV[3]    PPC.TIEC405TLBMARGIN
			// wire CELL_S[6].IMUX_IMUX[0]         PPC.BRAMISOCMRDDBUS0
			// wire CELL_S[6].IMUX_IMUX[1]         PPC.BRAMISOCMRDDBUS1
			// wire CELL_S[6].IMUX_IMUX[2]         PPC.BRAMISOCMRDDBUS2
			// wire CELL_S[6].IMUX_IMUX[3]         PPC.BRAMISOCMRDDBUS3
			// wire CELL_S[6].IMUX_IMUX[4]         PPC.BRAMISOCMRDDBUS16
			// wire CELL_S[6].IMUX_IMUX[5]         PPC.BRAMISOCMRDDBUS17
			// wire CELL_S[6].IMUX_IMUX[6]         PPC.BRAMISOCMRDDBUS18
			// wire CELL_S[6].IMUX_IMUX[7]         PPC.BRAMISOCMRDDBUS19
			// wire CELL_S[6].IMUX_IMUX[8]         PPC.JTGC405BNDSCANTDO
			// wire CELL_S[6].IMUX_IMUX[9]         PPC.JTGC405TDI
			// wire CELL_S[6].IMUX_IMUX[10]        PPC.JTGC405TMS
			// wire CELL_S[6].IMUX_IMUX[11]        PPC.JTGC405TRSTNEG
			// wire CELL_S[6].IMUX_IMUX[12]        PPC.BRAMISOCMDCRRDDBUS0
			// wire CELL_S[6].IMUX_IMUX[13]        PPC.BRAMISOCMDCRRDDBUS1
			// wire CELL_S[6].IMUX_IMUX[14]        PPC.BRAMISOCMDCRRDDBUS2
			// wire CELL_S[6].IMUX_IMUX[15]        PPC.BRAMISOCMDCRRDDBUS3
			// wire CELL_S[6].IMUX_IMUX[16]        PPC.TSTISOCMC405READDATAOUTI32
			// wire CELL_S[6].IMUX_IMUX[17]        PPC.TSTISOCMC405READDATAOUTI33
			// wire CELL_S[6].IMUX_IMUX[18]        PPC.TSTISOCMC405READDATAOUTI34
			// wire CELL_S[6].IMUX_IMUX[19]        PPC.TSTISOCMC405READDATAOUTI35
			// wire CELL_S[6].OUT_BEST_TMIN[0]     PPC.ISOCMBRAMRDABUS17
			// wire CELL_S[6].OUT_BEST_TMIN[1]     PPC.ISOCMBRAMRDABUS18
			// wire CELL_S[6].OUT_BEST_TMIN[2]     PPC.ISOCMBRAMRDABUS19
			// wire CELL_S[6].OUT_BEST_TMIN[3]     PPC.ISOCMBRAMRDABUS20
			// wire CELL_S[6].OUT_BEST_TMIN[4]     PPC.ISOCMBRAMRDABUS21
			// wire CELL_S[6].OUT_BEST_TMIN[5]     PPC.ISOCMBRAMRDABUS22
			// wire CELL_S[6].OUT_BEST_TMIN[6]     PPC.ISOCMBRAMRDABUS23
			// wire CELL_S[6].OUT_BEST_TMIN[7]     PPC.ISOCMBRAMRDABUS24
			// wire CELL_S[6].OUT_SEC_TMIN[0]      PPC.ISOCMBRAMRDABUS25
			// wire CELL_S[6].OUT_SEC_TMIN[1]      PPC.ISOCMBRAMRDABUS26
			// wire CELL_S[6].OUT_SEC_TMIN[2]      PPC.ISOCMBRAMRDABUS27
			// wire CELL_S[6].OUT_SEC_TMIN[3]      PPC.ISOCMBRAMRDABUS28
			// wire CELL_N[0].IMUX_SR_OPTINV[0]    PPC.DSARCVALUE4
			// wire CELL_N[0].IMUX_SR_OPTINV[1]    PPC.DSARCVALUE5
			// wire CELL_N[0].IMUX_SR_OPTINV[2]    PPC.DSARCVALUE6
			// wire CELL_N[0].IMUX_SR_OPTINV[3]    PPC.DSARCVALUE7
			// wire CELL_N[0].IMUX_CLK_OPTINV[0]   PPC.BRAMDSOCMCLK
			// wire CELL_N[0].IMUX_CE_OPTINV[0]    PPC.DSARCVALUE0
			// wire CELL_N[0].IMUX_CE_OPTINV[1]    PPC.DSARCVALUE1
			// wire CELL_N[0].IMUX_CE_OPTINV[2]    PPC.DSARCVALUE2
			// wire CELL_N[0].IMUX_CE_OPTINV[3]    PPC.DSARCVALUE3
			// wire CELL_N[0].IMUX_IMUX[0]         PPC.BRAMDSOCMRDDBUS0
			// wire CELL_N[0].IMUX_IMUX[1]         PPC.BRAMDSOCMRDDBUS1
			// wire CELL_N[0].IMUX_IMUX[2]         PPC.BRAMDSOCMRDDBUS2
			// wire CELL_N[0].IMUX_IMUX[3]         PPC.BRAMDSOCMRDDBUS3
			// wire CELL_N[0].IMUX_IMUX[4]         PPC.BRAMDSOCMRDDBUS4
			// wire CELL_N[0].IMUX_IMUX[5]         PPC.BRAMDSOCMRDDBUS5
			// wire CELL_N[0].IMUX_IMUX[6]         PPC.BRAMDSOCMRDDBUS6
			// wire CELL_N[0].IMUX_IMUX[7]         PPC.BRAMDSOCMRDDBUS7
			// wire CELL_N[0].IMUX_IMUX[8]         PPC.TSTAPUC405EXERESULTI28
			// wire CELL_N[0].IMUX_IMUX[9]         PPC.TSTAPUC405EXERESULTI29
			// wire CELL_N[0].IMUX_IMUX[10]        PPC.TSTAPUC405EXERESULTI30
			// wire CELL_N[0].IMUX_IMUX[11]        PPC.TSTAPUC405EXERESULTI31
			// wire CELL_N[0].IMUX_IMUX[12]        PPC.TSTDSOCMC405RDDBUSI28
			// wire CELL_N[0].IMUX_IMUX[13]        PPC.TSTDSOCMC405RDDBUSI29
			// wire CELL_N[0].IMUX_IMUX[14]        PPC.TSTDSOCMC405RDDBUSI30
			// wire CELL_N[0].IMUX_IMUX[15]        PPC.TSTDSOCMC405RDDBUSI31
			// wire CELL_N[0].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI24
			// wire CELL_N[0].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI25
			// wire CELL_N[0].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI26
			// wire CELL_N[0].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI27
			// wire CELL_N[0].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS0
			// wire CELL_N[0].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS1
			// wire CELL_N[0].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS2
			// wire CELL_N[0].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS3
			// wire CELL_N[0].OUT_BEST_TMIN[4]     PPC.DSOCMBRAMWRDBUS4
			// wire CELL_N[0].OUT_BEST_TMIN[5]     PPC.DSOCMBRAMWRDBUS5
			// wire CELL_N[0].OUT_BEST_TMIN[6]     PPC.DSOCMBRAMWRDBUS6
			// wire CELL_N[0].OUT_BEST_TMIN[7]     PPC.DSOCMBRAMWRDBUS7
			// wire CELL_N[0].OUT_SEC_TMIN[0]      PPC.DSOCMBRAMABUS24
			// wire CELL_N[0].OUT_SEC_TMIN[1]      PPC.DSOCMBRAMABUS25
			// wire CELL_N[0].OUT_SEC_TMIN[2]      PPC.DSOCMBRAMABUS26
			// wire CELL_N[0].OUT_SEC_TMIN[3]      PPC.DSOCMBRAMABUS27
			// wire CELL_N[0].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO24
			// wire CELL_N[0].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO25
			// wire CELL_N[0].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO26
			// wire CELL_N[0].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO27
			// wire CELL_N[0].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO24
			// wire CELL_N[0].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO25
			// wire CELL_N[0].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO26
			// wire CELL_N[0].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO27
			// wire CELL_N[0].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO24
			// wire CELL_N[0].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO25
			// wire CELL_N[0].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO26
			// wire CELL_N[0].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO27
			// wire CELL_N[0].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO24
			// wire CELL_N[0].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO25
			// wire CELL_N[0].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO26
			// wire CELL_N[0].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO27
			// wire CELL_N[1].IMUX_SR_OPTINV[0]    PPC.DSCNTLVALUE4
			// wire CELL_N[1].IMUX_SR_OPTINV[1]    PPC.DSCNTLVALUE5
			// wire CELL_N[1].IMUX_SR_OPTINV[2]    PPC.DSCNTLVALUE6
			// wire CELL_N[1].IMUX_SR_OPTINV[3]    PPC.DSCNTLVALUE7
			// wire CELL_N[1].IMUX_CE_OPTINV[0]    PPC.DSCNTLVALUE0
			// wire CELL_N[1].IMUX_CE_OPTINV[1]    PPC.DSCNTLVALUE1
			// wire CELL_N[1].IMUX_CE_OPTINV[2]    PPC.DSCNTLVALUE2
			// wire CELL_N[1].IMUX_CE_OPTINV[3]    PPC.DSCNTLVALUE3
			// wire CELL_N[1].IMUX_IMUX[0]         PPC.FCMAPUDCDLDSTBYTE
			// wire CELL_N[1].IMUX_IMUX[1]         PPC.FCMAPUDCDLDSTHW
			// wire CELL_N[1].IMUX_IMUX[2]         PPC.FCMAPUDCDLDSTWD
			// wire CELL_N[1].IMUX_IMUX[3]         PPC.FCMAPUDCDLDSTDW
			// wire CELL_N[1].IMUX_IMUX[4]         PPC.FCMAPUDCDLDSTQW
			// wire CELL_N[1].IMUX_IMUX[5]         PPC.FCMAPUDCDTRAPBE
			// wire CELL_N[1].IMUX_IMUX[6]         PPC.FCMAPUDCDTRAPLE
			// wire CELL_N[1].IMUX_IMUX[7]         PPC.FCMAPULOADWAIT
			// wire CELL_N[1].IMUX_IMUX[8]         PPC.TSTAPUC405EXERESULTI20
			// wire CELL_N[1].IMUX_IMUX[9]         PPC.TSTAPUC405EXERESULTI21
			// wire CELL_N[1].IMUX_IMUX[10]        PPC.TSTAPUC405EXERESULTI22
			// wire CELL_N[1].IMUX_IMUX[11]        PPC.TSTAPUC405EXERESULTI23
			// wire CELL_N[1].IMUX_IMUX[12]        PPC.TSTAPUC405EXERESULTI24
			// wire CELL_N[1].IMUX_IMUX[13]        PPC.TSTAPUC405EXERESULTI25
			// wire CELL_N[1].IMUX_IMUX[14]        PPC.TSTAPUC405EXERESULTI26
			// wire CELL_N[1].IMUX_IMUX[15]        PPC.TSTAPUC405EXERESULTI27
			// wire CELL_N[1].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI20
			// wire CELL_N[1].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI21
			// wire CELL_N[1].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI22
			// wire CELL_N[1].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI23
			// wire CELL_N[1].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS8
			// wire CELL_N[1].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS9
			// wire CELL_N[1].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS10
			// wire CELL_N[1].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS11
			// wire CELL_N[1].OUT_BEST_TMIN[4]     PPC.DSOCMBRAMABUS16
			// wire CELL_N[1].OUT_BEST_TMIN[5]     PPC.DSOCMBRAMABUS17
			// wire CELL_N[1].OUT_BEST_TMIN[6]     PPC.DSOCMBRAMABUS18
			// wire CELL_N[1].OUT_BEST_TMIN[7]     PPC.DSOCMBRAMABUS19
			// wire CELL_N[1].OUT_SEC_TMIN[0]      PPC.DSOCMBRAMABUS20
			// wire CELL_N[1].OUT_SEC_TMIN[1]      PPC.DSOCMBRAMABUS21
			// wire CELL_N[1].OUT_SEC_TMIN[2]      PPC.DSOCMBRAMABUS22
			// wire CELL_N[1].OUT_SEC_TMIN[3]      PPC.DSOCMBRAMABUS23
			// wire CELL_N[1].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO20
			// wire CELL_N[1].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO21
			// wire CELL_N[1].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO22
			// wire CELL_N[1].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO23
			// wire CELL_N[1].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO20
			// wire CELL_N[1].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO21
			// wire CELL_N[1].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO22
			// wire CELL_N[1].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO23
			// wire CELL_N[1].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO20
			// wire CELL_N[1].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO21
			// wire CELL_N[1].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO22
			// wire CELL_N[1].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO23
			// wire CELL_N[1].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO20
			// wire CELL_N[1].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO21
			// wire CELL_N[1].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO22
			// wire CELL_N[1].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO23
			// wire CELL_N[2].IMUX_SR_OPTINV[0]    PPC.TIEAPUCONTROL11
			// wire CELL_N[2].IMUX_SR_OPTINV[1]    PPC.TIEAPUCONTROL10
			// wire CELL_N[2].IMUX_SR_OPTINV[2]    PPC.TIEAPUCONTROL9
			// wire CELL_N[2].IMUX_SR_OPTINV[3]    PPC.TIEAPUCONTROL8
			// wire CELL_N[2].IMUX_CLK_OPTINV[0]   EMAC.PHYEMAC1GTXCLK
			// wire CELL_N[2].IMUX_CE_OPTINV[0]    PPC.TIEAPUCONTROL15
			// wire CELL_N[2].IMUX_CE_OPTINV[1]    PPC.TIEAPUCONTROL14
			// wire CELL_N[2].IMUX_CE_OPTINV[2]    PPC.TIEAPUCONTROL13
			// wire CELL_N[2].IMUX_CE_OPTINV[3]    PPC.TIEAPUCONTROL12
			// wire CELL_N[2].IMUX_IMUX[0]         PPC.BRAMDSOCMRDDBUS8
			// wire CELL_N[2].IMUX_IMUX[1]         PPC.BRAMDSOCMRDDBUS9
			// wire CELL_N[2].IMUX_IMUX[2]         PPC.BRAMDSOCMRDDBUS10
			// wire CELL_N[2].IMUX_IMUX[3]         PPC.BRAMDSOCMRDDBUS11
			// wire CELL_N[2].IMUX_IMUX[4]         PPC.FCMAPUEXECRFIELD0
			// wire CELL_N[2].IMUX_IMUX[5]         PPC.FCMAPUEXECRFIELD1
			// wire CELL_N[2].IMUX_IMUX[6]         PPC.FCMAPUEXECRFIELD2
			// wire CELL_N[2].IMUX_IMUX[7]         PPC.DSOCMRWCOMPLETE
			// wire CELL_N[2].IMUX_IMUX[8]         PPC.FCMAPUDCDLOAD
			// wire CELL_N[2].IMUX_IMUX[9]         PPC.FCMAPUDCDSTORE
			// wire CELL_N[2].IMUX_IMUX[10]        PPC.TSTDSOCMC405COMPLETEI
			// wire CELL_N[2].IMUX_IMUX[11]        PPC.TSTDSOCMC405DISOPERANDFWDI
			// wire CELL_N[2].IMUX_IMUX[12]        PPC.TSTAPUC405EXERESULTI16
			// wire CELL_N[2].IMUX_IMUX[13]        PPC.TSTAPUC405EXERESULTI17
			// wire CELL_N[2].IMUX_IMUX[14]        PPC.TSTAPUC405EXERESULTI18
			// wire CELL_N[2].IMUX_IMUX[15]        PPC.TSTAPUC405EXERESULTI19
			// wire CELL_N[2].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI16
			// wire CELL_N[2].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI17
			// wire CELL_N[2].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI18
			// wire CELL_N[2].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI19
			// wire CELL_N[2].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS12
			// wire CELL_N[2].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS13
			// wire CELL_N[2].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS14
			// wire CELL_N[2].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS15
			// wire CELL_N[2].OUT_BEST_TMIN[4]     PPC.DSOCMBRAMBYTEWRITE0
			// wire CELL_N[2].OUT_BEST_TMIN[5]     PPC.DSOCMBRAMBYTEWRITE1
			// wire CELL_N[2].OUT_BEST_TMIN[6]     PPC.DSOCMBRAMBYTEWRITE2
			// wire CELL_N[2].OUT_BEST_TMIN[7]     PPC.DSOCMBRAMBYTEWRITE3
			// wire CELL_N[2].OUT_SEC_TMIN[0]      PPC.DSOCMBRAMABUS28
			// wire CELL_N[2].OUT_SEC_TMIN[1]      PPC.DSOCMBRAMABUS29
			// wire CELL_N[2].OUT_SEC_TMIN[2]      PPC.DSOCMBRAMEN
			// wire CELL_N[2].OUT_SEC_TMIN[3]      PPC.DSOCMRDADDRVALID
			// wire CELL_N[2].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO16
			// wire CELL_N[2].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO17
			// wire CELL_N[2].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO18
			// wire CELL_N[2].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO19
			// wire CELL_N[2].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO16
			// wire CELL_N[2].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO17
			// wire CELL_N[2].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO18
			// wire CELL_N[2].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO19
			// wire CELL_N[2].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO16
			// wire CELL_N[2].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO17
			// wire CELL_N[2].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO18
			// wire CELL_N[2].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO19
			// wire CELL_N[2].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO16
			// wire CELL_N[2].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO17
			// wire CELL_N[2].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO18
			// wire CELL_N[2].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO19
			// wire CELL_N[3].IMUX_SR_OPTINV[0]    PPC.TIEAPUCONTROL3
			// wire CELL_N[3].IMUX_SR_OPTINV[1]    PPC.TIEAPUCONTROL2
			// wire CELL_N[3].IMUX_SR_OPTINV[2]    PPC.TIEAPUCONTROL1
			// wire CELL_N[3].IMUX_SR_OPTINV[3]    PPC.TIEAPUCONTROL0
			// wire CELL_N[3].IMUX_CLK_OPTINV[0]   EMAC.PHYEMAC1RXCLK
			// wire CELL_N[3].IMUX_CE_OPTINV[0]    PPC.TIEAPUCONTROL7
			// wire CELL_N[3].IMUX_CE_OPTINV[1]    PPC.TIEAPUCONTROL6
			// wire CELL_N[3].IMUX_CE_OPTINV[2]    PPC.TIEAPUCONTROL5
			// wire CELL_N[3].IMUX_CE_OPTINV[3]    PPC.TIEAPUCONTROL4
			// wire CELL_N[3].IMUX_IMUX[0]         PPC.BRAMDSOCMRDDBUS12
			// wire CELL_N[3].IMUX_IMUX[1]         PPC.BRAMDSOCMRDDBUS13
			// wire CELL_N[3].IMUX_IMUX[2]         PPC.BRAMDSOCMRDDBUS14
			// wire CELL_N[3].IMUX_IMUX[3]         PPC.BRAMDSOCMRDDBUS15
			// wire CELL_N[3].IMUX_IMUX[4]         PPC.BRAMDSOCMRDDBUS16
			// wire CELL_N[3].IMUX_IMUX[5]         PPC.BRAMDSOCMRDDBUS17
			// wire CELL_N[3].IMUX_IMUX[6]         PPC.BRAMDSOCMRDDBUS18
			// wire CELL_N[3].IMUX_IMUX[7]         PPC.BRAMDSOCMRDDBUS19
			// wire CELL_N[3].IMUX_IMUX[8]         PPC.FCMAPUEXEBLOCKINGMCO
			// wire CELL_N[3].IMUX_IMUX[9]         PPC.TSTAPUC405EXERESULTI12
			// wire CELL_N[3].IMUX_IMUX[10]        PPC.TSTAPUC405EXERESULTI13
			// wire CELL_N[3].IMUX_IMUX[11]        PPC.TSTAPUC405EXERESULTI14
			// wire CELL_N[3].IMUX_IMUX[12]        PPC.TSTAPUC405EXERESULTI15
			// wire CELL_N[3].IMUX_IMUX[13]        PPC.TSTDSOCMC405HOLDI
			// wire CELL_N[3].IMUX_IMUX[14]        PPC.TSTAPUC405DCDTRAPBEI
			// wire CELL_N[3].IMUX_IMUX[15]        PPC.TSTAPUC405DCDTRAPLEI
			// wire CELL_N[3].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI12
			// wire CELL_N[3].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI13
			// wire CELL_N[3].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI14
			// wire CELL_N[3].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI15
			// wire CELL_N[3].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS16
			// wire CELL_N[3].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS17
			// wire CELL_N[3].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS18
			// wire CELL_N[3].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS19
			// wire CELL_N[3].OUT_BEST_TMIN[4]     PPC.APUFCMINSTRUCTION31
			// wire CELL_N[3].OUT_BEST_TMIN[5]     PPC.APUFCMINSTRUCTION30
			// wire CELL_N[3].OUT_BEST_TMIN[6]     PPC.APUFCMINSTRUCTION29
			// wire CELL_N[3].OUT_BEST_TMIN[7]     PPC.APUFCMINSTRUCTION28
			// wire CELL_N[3].OUT_SEC_TMIN[0]      PPC.APUFCMINSTRUCTION27
			// wire CELL_N[3].OUT_SEC_TMIN[1]      PPC.APUFCMINSTRUCTION26
			// wire CELL_N[3].OUT_SEC_TMIN[2]      PPC.APUFCMINSTRUCTION25
			// wire CELL_N[3].OUT_SEC_TMIN[3]      PPC.APUFCMINSTRUCTION24
			// wire CELL_N[3].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO12
			// wire CELL_N[3].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO13
			// wire CELL_N[3].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO14
			// wire CELL_N[3].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO15
			// wire CELL_N[3].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO12
			// wire CELL_N[3].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO13
			// wire CELL_N[3].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO14
			// wire CELL_N[3].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO15
			// wire CELL_N[3].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO12
			// wire CELL_N[3].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO13
			// wire CELL_N[3].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO14
			// wire CELL_N[3].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO15
			// wire CELL_N[3].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO12
			// wire CELL_N[3].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO13
			// wire CELL_N[3].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO14
			// wire CELL_N[3].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO15
			// wire CELL_N[4].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC1CONFIGVEC29
			// wire CELL_N[4].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC1CONFIGVEC28
			// wire CELL_N[4].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC1CONFIGVEC27
			// wire CELL_N[4].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC1CONFIGVEC26
			// wire CELL_N[4].IMUX_CLK_OPTINV[0]   EMAC.PHYEMAC1MIITXCLK
			// wire CELL_N[4].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC1CONFIGVEC33
			// wire CELL_N[4].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC1CONFIGVEC32
			// wire CELL_N[4].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC1CONFIGVEC31
			// wire CELL_N[4].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC1CONFIGVEC30
			// wire CELL_N[4].IMUX_IMUX[0]         PPC.BRAMDSOCMRDDBUS20
			// wire CELL_N[4].IMUX_IMUX[1]         PPC.BRAMDSOCMRDDBUS21
			// wire CELL_N[4].IMUX_IMUX[2]         PPC.BRAMDSOCMRDDBUS22
			// wire CELL_N[4].IMUX_IMUX[3]         PPC.BRAMDSOCMRDDBUS23
			// wire CELL_N[4].IMUX_IMUX[4]         PPC.FCMAPUEXENONBLOCKINGMCO
			// wire CELL_N[4].IMUX_IMUX[5]         PPC.TSTAPUC405EXERESULTI8
			// wire CELL_N[4].IMUX_IMUX[6]         PPC.TSTAPUC405EXERESULTI9
			// wire CELL_N[4].IMUX_IMUX[7]         PPC.TSTAPUC405EXERESULTI10
			// wire CELL_N[4].IMUX_IMUX[8]         PPC.TSTAPUC405EXERESULTI11
			// wire CELL_N[4].IMUX_IMUX[9]         PPC.TSTAPUC405DCDLOADI
			// wire CELL_N[4].IMUX_IMUX[10]        PPC.TSTAPUC405DCDSTOREI
			// wire CELL_N[4].IMUX_IMUX[11]        PPC.TSTAPUC405DCDXERCAENI
			// wire CELL_N[4].IMUX_IMUX[12]        PPC.TSTAPUC405DCDXEROVENI
			// wire CELL_N[4].IMUX_IMUX[13]        PPC.TSTAPUC405DCDPRIVOPI
			// wire CELL_N[4].IMUX_IMUX[14]        PPC.TSTAPUC405DCDCRENI
			// wire CELL_N[4].IMUX_IMUX[15]        PPC.TSTAPUC405DCDUPDATEI
			// wire CELL_N[4].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI8
			// wire CELL_N[4].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI9
			// wire CELL_N[4].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI10
			// wire CELL_N[4].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI11
			// wire CELL_N[4].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS20
			// wire CELL_N[4].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS21
			// wire CELL_N[4].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS22
			// wire CELL_N[4].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS23
			// wire CELL_N[4].OUT_BEST_TMIN[4]     PPC.APUFCMINSTRUCTION23
			// wire CELL_N[4].OUT_BEST_TMIN[5]     PPC.APUFCMINSTRUCTION22
			// wire CELL_N[4].OUT_BEST_TMIN[6]     PPC.APUFCMINSTRUCTION21
			// wire CELL_N[4].OUT_BEST_TMIN[7]     PPC.APUFCMINSTRUCTION20
			// wire CELL_N[4].OUT_SEC_TMIN[0]      PPC.APUFCMINSTRUCTION19
			// wire CELL_N[4].OUT_SEC_TMIN[1]      PPC.APUFCMINSTRUCTION18
			// wire CELL_N[4].OUT_SEC_TMIN[2]      PPC.APUFCMINSTRUCTION17
			// wire CELL_N[4].OUT_SEC_TMIN[3]      PPC.APUFCMINSTRUCTION16
			// wire CELL_N[4].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO8
			// wire CELL_N[4].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO9
			// wire CELL_N[4].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO10
			// wire CELL_N[4].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO11
			// wire CELL_N[4].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO8
			// wire CELL_N[4].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO9
			// wire CELL_N[4].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO10
			// wire CELL_N[4].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO11
			// wire CELL_N[4].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO8
			// wire CELL_N[4].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO9
			// wire CELL_N[4].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO10
			// wire CELL_N[4].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO11
			// wire CELL_N[4].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO8
			// wire CELL_N[4].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO9
			// wire CELL_N[4].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO10
			// wire CELL_N[4].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO11
			// wire CELL_N[5].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC1CONFIGVEC37
			// wire CELL_N[5].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC1CONFIGVEC36
			// wire CELL_N[5].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC1CONFIGVEC35
			// wire CELL_N[5].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC1CONFIGVEC34
			// wire CELL_N[5].IMUX_CLK_OPTINV[0]   PPC.CPMFCMCLK
			// wire CELL_N[5].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC1CONFIGVEC41
			// wire CELL_N[5].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC1CONFIGVEC40
			// wire CELL_N[5].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC1CONFIGVEC39
			// wire CELL_N[5].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC1CONFIGVEC38
			// wire CELL_N[5].IMUX_IMUX[0]         PPC.BRAMDSOCMRDDBUS24
			// wire CELL_N[5].IMUX_IMUX[1]         PPC.BRAMDSOCMRDDBUS25
			// wire CELL_N[5].IMUX_IMUX[2]         PPC.BRAMDSOCMRDDBUS26
			// wire CELL_N[5].IMUX_IMUX[3]         PPC.BRAMDSOCMRDDBUS27
			// wire CELL_N[5].IMUX_IMUX[4]         PPC.FCMAPUDCDFORCEBESTEERING
			// wire CELL_N[5].IMUX_IMUX[5]         PPC.TSTAPUC405EXERESULTI4
			// wire CELL_N[5].IMUX_IMUX[6]         PPC.TSTAPUC405EXERESULTI5
			// wire CELL_N[5].IMUX_IMUX[7]         PPC.TSTAPUC405EXERESULTI6
			// wire CELL_N[5].IMUX_IMUX[8]         PPC.TSTAPUC405EXERESULTI7
			// wire CELL_N[5].IMUX_IMUX[9]         PPC.TSTAPUC405EXECRFIELDI0
			// wire CELL_N[5].IMUX_IMUX[10]        PPC.TSTAPUC405EXECRFIELDI1
			// wire CELL_N[5].IMUX_IMUX[11]        PPC.TSTAPUC405EXECRFIELDI2
			// wire CELL_N[5].IMUX_IMUX[12]        PPC.TSTAPUC405DCDFPUOPI
			// wire CELL_N[5].IMUX_IMUX[13]        PPC.TSTAPUC405DCDGPRWRITEI
			// wire CELL_N[5].IMUX_IMUX[14]        PPC.TSTAPUC405DCDRAENI
			// wire CELL_N[5].IMUX_IMUX[15]        PPC.TSTAPUC405DCDRBENI
			// wire CELL_N[5].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI4
			// wire CELL_N[5].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI5
			// wire CELL_N[5].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI6
			// wire CELL_N[5].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI7
			// wire CELL_N[5].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS24
			// wire CELL_N[5].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS25
			// wire CELL_N[5].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS26
			// wire CELL_N[5].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS27
			// wire CELL_N[5].OUT_BEST_TMIN[4]     PPC.APUFCMINSTRUCTION15
			// wire CELL_N[5].OUT_BEST_TMIN[5]     PPC.APUFCMINSTRUCTION14
			// wire CELL_N[5].OUT_BEST_TMIN[6]     PPC.APUFCMINSTRUCTION13
			// wire CELL_N[5].OUT_BEST_TMIN[7]     PPC.APUFCMINSTRUCTION12
			// wire CELL_N[5].OUT_SEC_TMIN[0]      PPC.APUFCMINSTRUCTION11
			// wire CELL_N[5].OUT_SEC_TMIN[1]      PPC.APUFCMINSTRUCTION10
			// wire CELL_N[5].OUT_SEC_TMIN[2]      PPC.APUFCMINSTRUCTION9
			// wire CELL_N[5].OUT_SEC_TMIN[3]      PPC.APUFCMINSTRUCTION8
			// wire CELL_N[5].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO4
			// wire CELL_N[5].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO5
			// wire CELL_N[5].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO6
			// wire CELL_N[5].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO7
			// wire CELL_N[5].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO4
			// wire CELL_N[5].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO5
			// wire CELL_N[5].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO6
			// wire CELL_N[5].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO7
			// wire CELL_N[5].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO4
			// wire CELL_N[5].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO5
			// wire CELL_N[5].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO6
			// wire CELL_N[5].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO7
			// wire CELL_N[5].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO4
			// wire CELL_N[5].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO5
			// wire CELL_N[5].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO6
			// wire CELL_N[5].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO7
			// wire CELL_N[6].IMUX_SR_OPTINV[0]    EMAC.TIEEMAC1CONFIGVEC45
			// wire CELL_N[6].IMUX_SR_OPTINV[1]    EMAC.TIEEMAC1CONFIGVEC44
			// wire CELL_N[6].IMUX_SR_OPTINV[2]    EMAC.TIEEMAC1CONFIGVEC43
			// wire CELL_N[6].IMUX_SR_OPTINV[3]    EMAC.TIEEMAC1CONFIGVEC42
			// wire CELL_N[6].IMUX_CE_OPTINV[0]    EMAC.TIEEMAC1CONFIGVEC49
			// wire CELL_N[6].IMUX_CE_OPTINV[1]    EMAC.TIEEMAC1CONFIGVEC48
			// wire CELL_N[6].IMUX_CE_OPTINV[2]    EMAC.TIEEMAC1CONFIGVEC47
			// wire CELL_N[6].IMUX_CE_OPTINV[3]    EMAC.TIEEMAC1CONFIGVEC46
			// wire CELL_N[6].IMUX_IMUX[0]         PPC.BRAMDSOCMRDDBUS28
			// wire CELL_N[6].IMUX_IMUX[1]         PPC.BRAMDSOCMRDDBUS29
			// wire CELL_N[6].IMUX_IMUX[2]         PPC.BRAMDSOCMRDDBUS30
			// wire CELL_N[6].IMUX_IMUX[3]         PPC.BRAMDSOCMRDDBUS31
			// wire CELL_N[6].IMUX_IMUX[4]         PPC.FCMAPUDCDUPDATE
			// wire CELL_N[6].IMUX_IMUX[5]         PPC.FCMAPUDCDGPRWRITE
			// wire CELL_N[6].IMUX_IMUX[6]         PPC.FCMAPUDCDRAEN
			// wire CELL_N[6].IMUX_IMUX[7]         PPC.FCMAPUDCDRBEN
			// wire CELL_N[6].IMUX_IMUX[8]         PPC.TSTAPUC405EXERESULTI0
			// wire CELL_N[6].IMUX_IMUX[9]         PPC.TSTAPUC405EXERESULTI1
			// wire CELL_N[6].IMUX_IMUX[10]        PPC.TSTAPUC405EXERESULTI2
			// wire CELL_N[6].IMUX_IMUX[11]        PPC.TSTAPUC405EXERESULTI3
			// wire CELL_N[6].IMUX_IMUX[12]        PPC.TSTAPUC405EXECRI0
			// wire CELL_N[6].IMUX_IMUX[13]        PPC.TSTAPUC405EXECRI1
			// wire CELL_N[6].IMUX_IMUX[14]        PPC.TSTAPUC405EXECRI2
			// wire CELL_N[6].IMUX_IMUX[15]        PPC.TSTAPUC405EXECRI3
			// wire CELL_N[6].IMUX_IMUX[16]        PPC.TSTDSOCMC405RDDBUSI0
			// wire CELL_N[6].IMUX_IMUX[17]        PPC.TSTDSOCMC405RDDBUSI1
			// wire CELL_N[6].IMUX_IMUX[18]        PPC.TSTDSOCMC405RDDBUSI2
			// wire CELL_N[6].IMUX_IMUX[19]        PPC.TSTDSOCMC405RDDBUSI3
			// wire CELL_N[6].OUT_BEST_TMIN[0]     PPC.DSOCMBRAMWRDBUS28
			// wire CELL_N[6].OUT_BEST_TMIN[1]     PPC.DSOCMBRAMWRDBUS29
			// wire CELL_N[6].OUT_BEST_TMIN[2]     PPC.DSOCMBRAMWRDBUS30
			// wire CELL_N[6].OUT_BEST_TMIN[3]     PPC.DSOCMBRAMWRDBUS31
			// wire CELL_N[6].OUT_BEST_TMIN[4]     PPC.APUFCMINSTRUCTION7
			// wire CELL_N[6].OUT_BEST_TMIN[5]     PPC.APUFCMINSTRUCTION6
			// wire CELL_N[6].OUT_BEST_TMIN[6]     PPC.APUFCMINSTRUCTION5
			// wire CELL_N[6].OUT_BEST_TMIN[7]     PPC.APUFCMINSTRUCTION4
			// wire CELL_N[6].OUT_SEC_TMIN[0]      PPC.APUFCMINSTRUCTION3
			// wire CELL_N[6].OUT_SEC_TMIN[1]      PPC.APUFCMINSTRUCTION2
			// wire CELL_N[6].OUT_SEC_TMIN[2]      PPC.APUFCMINSTRUCTION1
			// wire CELL_N[6].OUT_SEC_TMIN[3]      PPC.APUFCMINSTRUCTION0
			// wire CELL_N[6].OUT_HALF0_BEL[0]     PPC.TSTC405APUEXERADATAO0
			// wire CELL_N[6].OUT_HALF0_BEL[1]     PPC.TSTC405APUEXERADATAO1
			// wire CELL_N[6].OUT_HALF0_BEL[2]     PPC.TSTC405APUEXERADATAO2
			// wire CELL_N[6].OUT_HALF0_BEL[3]     PPC.TSTC405APUEXERADATAO3
			// wire CELL_N[6].OUT_HALF0_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO0
			// wire CELL_N[6].OUT_HALF0_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO1
			// wire CELL_N[6].OUT_HALF0_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO2
			// wire CELL_N[6].OUT_HALF0_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO3
			// wire CELL_N[6].OUT_HALF1_BEL[0]     PPC.TSTC405APUEXERADATAO0
			// wire CELL_N[6].OUT_HALF1_BEL[1]     PPC.TSTC405APUEXERADATAO1
			// wire CELL_N[6].OUT_HALF1_BEL[2]     PPC.TSTC405APUEXERADATAO2
			// wire CELL_N[6].OUT_HALF1_BEL[3]     PPC.TSTC405APUEXERADATAO3
			// wire CELL_N[6].OUT_HALF1_BEL[4]     PPC.TSTC405APUDCDINSTRUCTIONO0
			// wire CELL_N[6].OUT_HALF1_BEL[5]     PPC.TSTC405APUDCDINSTRUCTIONO1
			// wire CELL_N[6].OUT_HALF1_BEL[6]     PPC.TSTC405APUDCDINSTRUCTIONO2
			// wire CELL_N[6].OUT_HALF1_BEL[7]     PPC.TSTC405APUDCDINSTRUCTIONO3
		}

		tile_class MGT {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			cell CELL[16];
			cell CELL[17];
			cell CELL[18];
			cell CELL[19];
			cell CELL[20];
			cell CELL[21];
			cell CELL[22];
			cell CELL[23];
			cell CELL[24];
			cell CELL[25];
			cell CELL[26];
			cell CELL[27];
			cell CELL[28];
			cell CELL[29];
			cell CELL[30];
			cell CELL[31];
			bitrect MAIN[0]: Vertical (20, rev 80);
			bitrect MAIN[1]: Vertical (20, rev 80);
			bitrect MAIN[2]: Vertical (20, rev 80);
			bitrect MAIN[3]: Vertical (20, rev 80);
			bitrect MAIN[4]: Vertical (20, rev 80);
			bitrect MAIN[5]: Vertical (20, rev 80);
			bitrect MAIN[6]: Vertical (20, rev 80);
			bitrect MAIN[7]: Vertical (20, rev 80);
			bitrect MAIN[8]: Vertical (20, rev 80);
			bitrect MAIN[9]: Vertical (20, rev 80);
			bitrect MAIN[10]: Vertical (20, rev 80);
			bitrect MAIN[11]: Vertical (20, rev 80);
			bitrect MAIN[12]: Vertical (20, rev 80);
			bitrect MAIN[13]: Vertical (20, rev 80);
			bitrect MAIN[14]: Vertical (20, rev 80);
			bitrect MAIN[15]: Vertical (20, rev 80);
			bitrect MAIN[16]: Vertical (20, rev 80);
			bitrect MAIN[17]: Vertical (20, rev 80);
			bitrect MAIN[18]: Vertical (20, rev 80);
			bitrect MAIN[19]: Vertical (20, rev 80);
			bitrect MAIN[20]: Vertical (20, rev 80);
			bitrect MAIN[21]: Vertical (20, rev 80);
			bitrect MAIN[22]: Vertical (20, rev 80);
			bitrect MAIN[23]: Vertical (20, rev 80);
			bitrect MAIN[24]: Vertical (20, rev 80);
			bitrect MAIN[25]: Vertical (20, rev 80);
			bitrect MAIN[26]: Vertical (20, rev 80);
			bitrect MAIN[27]: Vertical (20, rev 80);
			bitrect MAIN[28]: Vertical (20, rev 80);
			bitrect MAIN[29]: Vertical (20, rev 80);
			bitrect MAIN[30]: Vertical (20, rev 80);
			bitrect MAIN[31]: Vertical (20, rev 80);

			bel GT11[0] {
				output CDRSTATUS0 = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				output CDRSTATUS1 = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output CDRSTATUS10 = CELL[3].OUT_HALF0_BEL[7], CELL[3].OUT_HALF1_BEL[7];
				output CDRSTATUS11 = CELL[4].OUT_HALF0_BEL[4], CELL[4].OUT_HALF1_BEL[4];
				output CDRSTATUS12 = CELL[4].OUT_HALF0_BEL[5], CELL[4].OUT_HALF1_BEL[5];
				output CDRSTATUS13 = CELL[5].OUT_SEC_TMIN[0];
				output CDRSTATUS14 = CELL[5].OUT_SEC_TMIN[1];
				output CDRSTATUS15 = CELL[6].OUT_HALF0_BEL[4], CELL[6].OUT_HALF1_BEL[4];
				output CDRSTATUS16 = CELL[6].OUT_HALF0_BEL[5], CELL[6].OUT_HALF1_BEL[5];
				output CDRSTATUS17 = CELL[8].OUT_HALF0_BEL[4], CELL[8].OUT_HALF1_BEL[4];
				output CDRSTATUS2 = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				output CDRSTATUS3 = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output CDRSTATUS4 = CELL[2].OUT_HALF0_BEL[4], CELL[2].OUT_HALF1_BEL[4];
				output CDRSTATUS5 = CELL[2].OUT_HALF0_BEL[5], CELL[2].OUT_HALF1_BEL[5];
				output CDRSTATUS6 = CELL[2].OUT_HALF0_BEL[6], CELL[2].OUT_HALF1_BEL[6];
				output CDRSTATUS7 = CELL[3].OUT_HALF0_BEL[4], CELL[3].OUT_HALF1_BEL[4];
				output CDRSTATUS8 = CELL[3].OUT_HALF0_BEL[5], CELL[3].OUT_HALF1_BEL[5];
				output CDRSTATUS9 = CELL[3].OUT_HALF0_BEL[6], CELL[3].OUT_HALF1_BEL[6];
				input CHBONDI0 = CELL[13].IMUX_IMUX[12];
				input CHBONDI1 = CELL[13].IMUX_IMUX[13];
				input CHBONDI2 = CELL[13].IMUX_IMUX[14];
				input CHBONDI3 = CELL[13].IMUX_IMUX[15];
				input CHBONDI4 = CELL[13].IMUX_IMUX[16];
				output CHBONDO0 = CELL[11].OUT_BEST_TMIN[4];
				output CHBONDO1 = CELL[11].OUT_BEST_TMIN[5];
				output CHBONDO2 = CELL[11].OUT_BEST_TMIN[6];
				output CHBONDO3 = CELL[11].OUT_BEST_TMIN[7];
				output CHBONDO4 = CELL[11].OUT_SEC_TMIN[0];
				input DADDR0 = CELL[6].IMUX_IMUX[12];
				input DADDR1 = CELL[6].IMUX_IMUX[13];
				input DADDR2 = CELL[6].IMUX_IMUX[14];
				input DADDR3 = CELL[6].IMUX_IMUX[15];
				input DADDR4 = CELL[7].IMUX_IMUX[20];
				input DADDR5 = CELL[7].IMUX_IMUX[21];
				input DADDR6 = CELL[7].IMUX_IMUX[22];
				input DADDR7 = CELL[7].IMUX_IMUX[23];
				input DCLK = CELL[8].IMUX_CLK_OPTINV[3];
				input DEN = CELL[8].IMUX_CE_OPTINV[0];
				input DI0 = CELL[7].IMUX_IMUX[12];
				input DI1 = CELL[7].IMUX_IMUX[13];
				input DI10 = CELL[8].IMUX_IMUX[14];
				input DI11 = CELL[8].IMUX_IMUX[15];
				input DI12 = CELL[8].IMUX_IMUX[20];
				input DI13 = CELL[8].IMUX_IMUX[21];
				input DI14 = CELL[8].IMUX_IMUX[22];
				input DI15 = CELL[8].IMUX_IMUX[23];
				input DI2 = CELL[7].IMUX_IMUX[14];
				input DI3 = CELL[7].IMUX_IMUX[15];
				input DI4 = CELL[7].IMUX_IMUX[16];
				input DI5 = CELL[7].IMUX_IMUX[17];
				input DI6 = CELL[7].IMUX_IMUX[18];
				input DI7 = CELL[7].IMUX_IMUX[19];
				input DI8 = CELL[8].IMUX_IMUX[12];
				input DI9 = CELL[8].IMUX_IMUX[13];
				output DO0 = CELL[5].OUT_HALF0_BEL[4], CELL[5].OUT_HALF1_BEL[4];
				output DO1 = CELL[5].OUT_HALF0_BEL[5], CELL[5].OUT_HALF1_BEL[5];
				output DO10 = CELL[7].OUT_HALF0_BEL[6], CELL[7].OUT_HALF1_BEL[6];
				output DO11 = CELL[7].OUT_HALF0_BEL[7], CELL[7].OUT_HALF1_BEL[7];
				output DO12 = CELL[9].OUT_HALF0_BEL[4], CELL[9].OUT_HALF1_BEL[4];
				output DO13 = CELL[9].OUT_HALF0_BEL[5], CELL[9].OUT_HALF1_BEL[5];
				output DO14 = CELL[9].OUT_HALF0_BEL[6], CELL[9].OUT_HALF1_BEL[6];
				output DO15 = CELL[9].OUT_HALF0_BEL[7], CELL[9].OUT_HALF1_BEL[7];
				output DO2 = CELL[5].OUT_HALF0_BEL[6], CELL[5].OUT_HALF1_BEL[6];
				output DO3 = CELL[5].OUT_HALF0_BEL[7], CELL[5].OUT_HALF1_BEL[7];
				output DO4 = CELL[5].OUT_BEST_TMIN[4];
				output DO5 = CELL[5].OUT_BEST_TMIN[5];
				output DO6 = CELL[5].OUT_BEST_TMIN[6];
				output DO7 = CELL[5].OUT_BEST_TMIN[7];
				output DO8 = CELL[7].OUT_HALF0_BEL[4], CELL[7].OUT_HALF1_BEL[4];
				output DO9 = CELL[7].OUT_HALF0_BEL[5], CELL[7].OUT_HALF1_BEL[5];
				output DRDY = CELL[7].OUT_SEC_TMIN[0];
				input DWE = CELL[8].IMUX_CE_OPTINV[1];
				input ENCHANSYNC = CELL[15].IMUX_IMUX[12];
				input ENMCOMMAALIGN = CELL[3].IMUX_IMUX[13];
				input ENPCOMMAALIGN = CELL[3].IMUX_IMUX[12];
				input LOOPBACK0 = CELL[15].IMUX_IMUX[15];
				input LOOPBACK1 = CELL[15].IMUX_IMUX[16];
				input MGTADCSEL0 = CELL[9].IMUX_IMUX[14];
				input MGTADCSEL1 = CELL[9].IMUX_IMUX[15];
				input MGTADCSEL2 = CELL[9].IMUX_IMUX[16];
				input MGTADCSEL3 = CELL[9].IMUX_IMUX[17];
				input MGTADCSEL4 = CELL[9].IMUX_IMUX[18];
				input POWERDOWN = CELL[15].IMUX_IMUX[13];
				output RXADCN = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				output RXADCP = CELL[1].OUT_BEST_TMIN[7];
				input RXBLOCKSYNC64B66BUSE = CELL[3].IMUX_IMUX[15];
				output RXBUFERR = CELL[4].OUT_HALF0_BEL[6], CELL[4].OUT_HALF1_BEL[6];
				output RXCALFAIL = CELL[3].OUT_BEST_TMIN[6];
				output RXCHARISCOMMA0 = CELL[0].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA1 = CELL[2].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA2 = CELL[4].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA3 = CELL[6].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA4 = CELL[8].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA5 = CELL[10].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA6 = CELL[12].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA7 = CELL[14].OUT_BEST_TMIN[7];
				output RXCHARISK0 = CELL[0].OUT_BEST_TMIN[6];
				output RXCHARISK1 = CELL[2].OUT_BEST_TMIN[6];
				output RXCHARISK2 = CELL[4].OUT_BEST_TMIN[6];
				output RXCHARISK3 = CELL[6].OUT_BEST_TMIN[6];
				output RXCHARISK4 = CELL[8].OUT_BEST_TMIN[6];
				output RXCHARISK5 = CELL[10].OUT_BEST_TMIN[6];
				output RXCHARISK6 = CELL[12].OUT_BEST_TMIN[6];
				output RXCHARISK7 = CELL[14].OUT_BEST_TMIN[6];
				input RXCLKSTABLE = CELL[3].IMUX_IMUX[19];
				output RXCOARSEST = CELL[15].OUT_SEC_TMIN[0];
				output RXCOMMADET = CELL[9].OUT_BEST_TMIN[5];
				input RXCOMMADETUSE = CELL[3].IMUX_IMUX[16];
				input RXCRCCLK = CELL[8].IMUX_CLK_OPTINV[1];
				input RXCRCDATAVALID = CELL[7].IMUX_CE_OPTINV[0];
				input RXCRCDATAWIDTH0 = CELL[11].IMUX_IMUX[17];
				input RXCRCDATAWIDTH1 = CELL[11].IMUX_IMUX[18];
				input RXCRCDATAWIDTH2 = CELL[11].IMUX_IMUX[19];
				input RXCRCIN0 = CELL[1].IMUX_IMUX[11];
				input RXCRCIN1 = CELL[1].IMUX_IMUX[10];
				input RXCRCIN10 = CELL[3].IMUX_IMUX[9];
				input RXCRCIN11 = CELL[3].IMUX_IMUX[8];
				input RXCRCIN12 = CELL[2].IMUX_IMUX[11];
				input RXCRCIN13 = CELL[2].IMUX_IMUX[10];
				input RXCRCIN14 = CELL[2].IMUX_IMUX[9];
				input RXCRCIN15 = CELL[2].IMUX_IMUX[8];
				input RXCRCIN16 = CELL[5].IMUX_IMUX[11];
				input RXCRCIN17 = CELL[5].IMUX_IMUX[10];
				input RXCRCIN18 = CELL[5].IMUX_IMUX[9];
				input RXCRCIN19 = CELL[5].IMUX_IMUX[8];
				input RXCRCIN2 = CELL[1].IMUX_IMUX[9];
				input RXCRCIN20 = CELL[4].IMUX_IMUX[11];
				input RXCRCIN21 = CELL[4].IMUX_IMUX[10];
				input RXCRCIN22 = CELL[4].IMUX_IMUX[9];
				input RXCRCIN23 = CELL[4].IMUX_IMUX[8];
				input RXCRCIN24 = CELL[7].IMUX_IMUX[11];
				input RXCRCIN25 = CELL[7].IMUX_IMUX[10];
				input RXCRCIN26 = CELL[7].IMUX_IMUX[9];
				input RXCRCIN27 = CELL[7].IMUX_IMUX[8];
				input RXCRCIN28 = CELL[6].IMUX_IMUX[11];
				input RXCRCIN29 = CELL[6].IMUX_IMUX[10];
				input RXCRCIN3 = CELL[1].IMUX_IMUX[8];
				input RXCRCIN30 = CELL[6].IMUX_IMUX[9];
				input RXCRCIN31 = CELL[6].IMUX_IMUX[8];
				input RXCRCIN32 = CELL[9].IMUX_IMUX[11];
				input RXCRCIN33 = CELL[9].IMUX_IMUX[10];
				input RXCRCIN34 = CELL[9].IMUX_IMUX[9];
				input RXCRCIN35 = CELL[9].IMUX_IMUX[8];
				input RXCRCIN36 = CELL[8].IMUX_IMUX[11];
				input RXCRCIN37 = CELL[8].IMUX_IMUX[10];
				input RXCRCIN38 = CELL[8].IMUX_IMUX[9];
				input RXCRCIN39 = CELL[8].IMUX_IMUX[8];
				input RXCRCIN4 = CELL[0].IMUX_IMUX[11];
				input RXCRCIN40 = CELL[11].IMUX_IMUX[11];
				input RXCRCIN41 = CELL[11].IMUX_IMUX[10];
				input RXCRCIN42 = CELL[11].IMUX_IMUX[9];
				input RXCRCIN43 = CELL[11].IMUX_IMUX[8];
				input RXCRCIN44 = CELL[10].IMUX_IMUX[11];
				input RXCRCIN45 = CELL[10].IMUX_IMUX[10];
				input RXCRCIN46 = CELL[10].IMUX_IMUX[9];
				input RXCRCIN47 = CELL[10].IMUX_IMUX[8];
				input RXCRCIN48 = CELL[13].IMUX_IMUX[11];
				input RXCRCIN49 = CELL[13].IMUX_IMUX[10];
				input RXCRCIN5 = CELL[0].IMUX_IMUX[10];
				input RXCRCIN50 = CELL[13].IMUX_IMUX[9];
				input RXCRCIN51 = CELL[13].IMUX_IMUX[8];
				input RXCRCIN52 = CELL[12].IMUX_IMUX[11];
				input RXCRCIN53 = CELL[12].IMUX_IMUX[10];
				input RXCRCIN54 = CELL[12].IMUX_IMUX[9];
				input RXCRCIN55 = CELL[12].IMUX_IMUX[8];
				input RXCRCIN56 = CELL[15].IMUX_IMUX[11];
				input RXCRCIN57 = CELL[15].IMUX_IMUX[10];
				input RXCRCIN58 = CELL[15].IMUX_IMUX[9];
				input RXCRCIN59 = CELL[15].IMUX_IMUX[8];
				input RXCRCIN6 = CELL[0].IMUX_IMUX[9];
				input RXCRCIN60 = CELL[14].IMUX_IMUX[11];
				input RXCRCIN61 = CELL[14].IMUX_IMUX[10];
				input RXCRCIN62 = CELL[14].IMUX_IMUX[9];
				input RXCRCIN63 = CELL[14].IMUX_IMUX[8];
				input RXCRCIN7 = CELL[0].IMUX_IMUX[8];
				input RXCRCIN8 = CELL[3].IMUX_IMUX[11];
				input RXCRCIN9 = CELL[3].IMUX_IMUX[10];
				input RXCRCINIT = CELL[5].IMUX_IMUX[16];
				input RXCRCINTCLK = CELL[7].IMUX_CLK_OPTINV[0];
				output RXCRCOUT0 = CELL[9].OUT_HALF0_BEL[3], CELL[9].OUT_HALF1_BEL[3];
				output RXCRCOUT1 = CELL[9].OUT_HALF0_BEL[2], CELL[9].OUT_HALF1_BEL[2];
				output RXCRCOUT10 = CELL[11].OUT_HALF0_BEL[1], CELL[11].OUT_HALF1_BEL[1];
				output RXCRCOUT11 = CELL[11].OUT_HALF0_BEL[0], CELL[11].OUT_HALF1_BEL[0];
				output RXCRCOUT12 = CELL[10].OUT_HALF0_BEL[3], CELL[10].OUT_HALF1_BEL[3];
				output RXCRCOUT13 = CELL[10].OUT_HALF0_BEL[2], CELL[10].OUT_HALF1_BEL[2];
				output RXCRCOUT14 = CELL[10].OUT_HALF0_BEL[1], CELL[10].OUT_HALF1_BEL[1];
				output RXCRCOUT15 = CELL[10].OUT_HALF0_BEL[0], CELL[10].OUT_HALF1_BEL[0];
				output RXCRCOUT16 = CELL[13].OUT_HALF0_BEL[3], CELL[13].OUT_HALF1_BEL[3];
				output RXCRCOUT17 = CELL[13].OUT_HALF0_BEL[2], CELL[13].OUT_HALF1_BEL[2];
				output RXCRCOUT18 = CELL[13].OUT_HALF0_BEL[1], CELL[13].OUT_HALF1_BEL[1];
				output RXCRCOUT19 = CELL[13].OUT_HALF0_BEL[0], CELL[13].OUT_HALF1_BEL[0];
				output RXCRCOUT2 = CELL[9].OUT_HALF0_BEL[1], CELL[9].OUT_HALF1_BEL[1];
				output RXCRCOUT20 = CELL[12].OUT_HALF0_BEL[3], CELL[12].OUT_HALF1_BEL[3];
				output RXCRCOUT21 = CELL[12].OUT_HALF0_BEL[2], CELL[12].OUT_HALF1_BEL[2];
				output RXCRCOUT22 = CELL[12].OUT_HALF0_BEL[1], CELL[12].OUT_HALF1_BEL[1];
				output RXCRCOUT23 = CELL[12].OUT_HALF0_BEL[0], CELL[12].OUT_HALF1_BEL[0];
				output RXCRCOUT24 = CELL[15].OUT_HALF0_BEL[3], CELL[15].OUT_HALF1_BEL[3];
				output RXCRCOUT25 = CELL[15].OUT_HALF0_BEL[2], CELL[15].OUT_HALF1_BEL[2];
				output RXCRCOUT26 = CELL[15].OUT_HALF0_BEL[1], CELL[15].OUT_HALF1_BEL[1];
				output RXCRCOUT27 = CELL[15].OUT_HALF0_BEL[0], CELL[15].OUT_HALF1_BEL[0];
				output RXCRCOUT28 = CELL[14].OUT_HALF0_BEL[3], CELL[14].OUT_HALF1_BEL[3];
				output RXCRCOUT29 = CELL[14].OUT_HALF0_BEL[2], CELL[14].OUT_HALF1_BEL[2];
				output RXCRCOUT3 = CELL[9].OUT_HALF0_BEL[0], CELL[9].OUT_HALF1_BEL[0];
				output RXCRCOUT30 = CELL[14].OUT_HALF0_BEL[1], CELL[14].OUT_HALF1_BEL[1];
				output RXCRCOUT31 = CELL[14].OUT_HALF0_BEL[0], CELL[14].OUT_HALF1_BEL[0];
				output RXCRCOUT4 = CELL[8].OUT_HALF0_BEL[3], CELL[8].OUT_HALF1_BEL[3];
				output RXCRCOUT5 = CELL[8].OUT_HALF0_BEL[2], CELL[8].OUT_HALF1_BEL[2];
				output RXCRCOUT6 = CELL[8].OUT_HALF0_BEL[1], CELL[8].OUT_HALF1_BEL[1];
				output RXCRCOUT7 = CELL[8].OUT_HALF0_BEL[0], CELL[8].OUT_HALF1_BEL[0];
				output RXCRCOUT8 = CELL[11].OUT_HALF0_BEL[3], CELL[11].OUT_HALF1_BEL[3];
				output RXCRCOUT9 = CELL[11].OUT_HALF0_BEL[2], CELL[11].OUT_HALF1_BEL[2];
				input RXCRCPD = CELL[9].IMUX_IMUX[12];
				input RXCRCRESET = CELL[7].IMUX_SR_OPTINV[0];
				output RXCYCLELIMIT = CELL[11].OUT_HALF0_BEL[4], CELL[11].OUT_HALF1_BEL[4];
				output RXDATA0 = CELL[0].OUT_BEST_TMIN[0];
				output RXDATA1 = CELL[0].OUT_BEST_TMIN[1];
				output RXDATA10 = CELL[2].OUT_BEST_TMIN[2];
				output RXDATA11 = CELL[2].OUT_BEST_TMIN[3];
				output RXDATA12 = CELL[3].OUT_BEST_TMIN[0];
				output RXDATA13 = CELL[3].OUT_BEST_TMIN[1];
				output RXDATA14 = CELL[3].OUT_BEST_TMIN[2];
				output RXDATA15 = CELL[3].OUT_BEST_TMIN[3];
				output RXDATA16 = CELL[4].OUT_BEST_TMIN[0];
				output RXDATA17 = CELL[4].OUT_BEST_TMIN[1];
				output RXDATA18 = CELL[4].OUT_BEST_TMIN[2];
				output RXDATA19 = CELL[4].OUT_BEST_TMIN[3];
				output RXDATA2 = CELL[0].OUT_BEST_TMIN[2];
				output RXDATA20 = CELL[5].OUT_BEST_TMIN[0];
				output RXDATA21 = CELL[5].OUT_BEST_TMIN[1];
				output RXDATA22 = CELL[5].OUT_BEST_TMIN[2];
				output RXDATA23 = CELL[5].OUT_BEST_TMIN[3];
				output RXDATA24 = CELL[6].OUT_BEST_TMIN[0];
				output RXDATA25 = CELL[6].OUT_BEST_TMIN[1];
				output RXDATA26 = CELL[6].OUT_BEST_TMIN[2];
				output RXDATA27 = CELL[6].OUT_BEST_TMIN[3];
				output RXDATA28 = CELL[7].OUT_BEST_TMIN[0];
				output RXDATA29 = CELL[7].OUT_BEST_TMIN[1];
				output RXDATA3 = CELL[0].OUT_BEST_TMIN[3];
				output RXDATA30 = CELL[7].OUT_BEST_TMIN[2];
				output RXDATA31 = CELL[7].OUT_BEST_TMIN[3];
				output RXDATA32 = CELL[8].OUT_BEST_TMIN[0];
				output RXDATA33 = CELL[8].OUT_BEST_TMIN[1];
				output RXDATA34 = CELL[8].OUT_BEST_TMIN[2];
				output RXDATA35 = CELL[8].OUT_BEST_TMIN[3];
				output RXDATA36 = CELL[9].OUT_BEST_TMIN[0];
				output RXDATA37 = CELL[9].OUT_BEST_TMIN[1];
				output RXDATA38 = CELL[9].OUT_BEST_TMIN[2];
				output RXDATA39 = CELL[9].OUT_BEST_TMIN[3];
				output RXDATA4 = CELL[1].OUT_BEST_TMIN[0];
				output RXDATA40 = CELL[10].OUT_BEST_TMIN[0];
				output RXDATA41 = CELL[10].OUT_BEST_TMIN[1];
				output RXDATA42 = CELL[10].OUT_BEST_TMIN[2];
				output RXDATA43 = CELL[10].OUT_BEST_TMIN[3];
				output RXDATA44 = CELL[11].OUT_BEST_TMIN[0];
				output RXDATA45 = CELL[11].OUT_BEST_TMIN[1];
				output RXDATA46 = CELL[11].OUT_BEST_TMIN[2];
				output RXDATA47 = CELL[11].OUT_BEST_TMIN[3];
				output RXDATA48 = CELL[12].OUT_BEST_TMIN[0];
				output RXDATA49 = CELL[12].OUT_BEST_TMIN[1];
				output RXDATA5 = CELL[1].OUT_BEST_TMIN[1];
				output RXDATA50 = CELL[12].OUT_BEST_TMIN[2];
				output RXDATA51 = CELL[12].OUT_BEST_TMIN[3];
				output RXDATA52 = CELL[13].OUT_BEST_TMIN[0];
				output RXDATA53 = CELL[13].OUT_BEST_TMIN[1];
				output RXDATA54 = CELL[13].OUT_BEST_TMIN[2];
				output RXDATA55 = CELL[13].OUT_BEST_TMIN[3];
				output RXDATA56 = CELL[14].OUT_BEST_TMIN[0];
				output RXDATA57 = CELL[14].OUT_BEST_TMIN[1];
				output RXDATA58 = CELL[14].OUT_BEST_TMIN[2];
				output RXDATA59 = CELL[14].OUT_BEST_TMIN[3];
				output RXDATA6 = CELL[1].OUT_BEST_TMIN[2];
				output RXDATA60 = CELL[15].OUT_BEST_TMIN[0];
				output RXDATA61 = CELL[15].OUT_BEST_TMIN[1];
				output RXDATA62 = CELL[15].OUT_BEST_TMIN[2];
				output RXDATA63 = CELL[15].OUT_BEST_TMIN[3];
				output RXDATA7 = CELL[1].OUT_BEST_TMIN[3];
				output RXDATA8 = CELL[2].OUT_BEST_TMIN[0];
				output RXDATA9 = CELL[2].OUT_BEST_TMIN[1];
				input RXDATAWIDTH0 = CELL[1].IMUX_IMUX[22];
				input RXDATAWIDTH1 = CELL[1].IMUX_IMUX[23];
				input RXDEC64B66BUSE = CELL[12].IMUX_IMUX[13];
				input RXDEC8B10BUSE = CELL[12].IMUX_IMUX[12];
				input RXDESCRAM64B66BUSE = CELL[3].IMUX_IMUX[14];
				output RXDISPERR0 = CELL[0].OUT_BEST_TMIN[4];
				output RXDISPERR1 = CELL[2].OUT_BEST_TMIN[4];
				output RXDISPERR2 = CELL[4].OUT_BEST_TMIN[4];
				output RXDISPERR3 = CELL[6].OUT_BEST_TMIN[4];
				output RXDISPERR4 = CELL[8].OUT_BEST_TMIN[4];
				output RXDISPERR5 = CELL[10].OUT_BEST_TMIN[4];
				output RXDISPERR6 = CELL[12].OUT_BEST_TMIN[4];
				output RXDISPERR7 = CELL[14].OUT_BEST_TMIN[4];
				output RXENABLECAL = CELL[15].OUT_SEC_TMIN[1];
				output RXFCALSTATE0 = CELL[14].OUT_HALF0_BEL[4], CELL[14].OUT_HALF1_BEL[4];
				output RXFCALSTATE1 = CELL[14].OUT_HALF0_BEL[5], CELL[14].OUT_HALF1_BEL[5];
				output RXFCALSTATE2 = CELL[14].OUT_HALF0_BEL[6], CELL[14].OUT_HALF1_BEL[6];
				output RXFDETSTATE0 = CELL[13].OUT_SEC_TMIN[0];
				output RXFDETSTATE1 = CELL[13].OUT_SEC_TMIN[1];
				output RXFDETSTATE2 = CELL[13].OUT_SEC_TMIN[2];
				input RXIGNOREBTF = CELL[12].IMUX_IMUX[15];
				input RXINTDATAWIDTH0 = CELL[1].IMUX_IMUX[18];
				input RXINTDATAWIDTH1 = CELL[1].IMUX_IMUX[19];
				output RXLOCK = CELL[15].OUT_HALF0_BEL[4], CELL[15].OUT_HALF1_BEL[4];
				output RXLOCKUPDATE = CELL[15].OUT_HALF0_BEL[6], CELL[15].OUT_HALF1_BEL[6];
				output RXLOSSOFSYNC0 = CELL[1].OUT_BEST_TMIN[4];
				output RXLOSSOFSYNC1 = CELL[1].OUT_BEST_TMIN[5];
				output RXNOTINTABLE0 = CELL[0].OUT_BEST_TMIN[5];
				output RXNOTINTABLE1 = CELL[2].OUT_BEST_TMIN[5];
				output RXNOTINTABLE2 = CELL[4].OUT_BEST_TMIN[5];
				output RXNOTINTABLE3 = CELL[6].OUT_BEST_TMIN[5];
				output RXNOTINTABLE4 = CELL[8].OUT_BEST_TMIN[5];
				output RXNOTINTABLE5 = CELL[10].OUT_BEST_TMIN[5];
				output RXNOTINTABLE6 = CELL[12].OUT_BEST_TMIN[5];
				output RXNOTINTABLE7 = CELL[14].OUT_BEST_TMIN[5];
				input RXPMARESET = CELL[9].IMUX_SR_OPTINV[0];
				input RXPOLARITY = CELL[15].IMUX_IMUX[14];
				output RXREALIGN = CELL[9].OUT_BEST_TMIN[4];
				output RXRECCLK1 = CELL[7].OUT_BEST_TMIN[4];
				output RXRECCLK2 = CELL[7].OUT_BEST_TMIN[5];
				input RXRESET = CELL[0].IMUX_SR_OPTINV[0];
				output RXRUNDISP0 = CELL[0].OUT_SEC_TMIN[0];
				output RXRUNDISP1 = CELL[2].OUT_SEC_TMIN[0];
				output RXRUNDISP2 = CELL[4].OUT_SEC_TMIN[0];
				output RXRUNDISP3 = CELL[6].OUT_SEC_TMIN[0];
				output RXRUNDISP4 = CELL[8].OUT_SEC_TMIN[0];
				output RXRUNDISP5 = CELL[10].OUT_SEC_TMIN[0];
				output RXRUNDISP6 = CELL[12].OUT_SEC_TMIN[0];
				output RXRUNDISP7 = CELL[14].OUT_SEC_TMIN[0];
				output RXSIGDET = CELL[1].OUT_BEST_TMIN[6];
				input RXSLIDE = CELL[3].IMUX_IMUX[17];
				output RXSTATUS0 = CELL[15].OUT_BEST_TMIN[4];
				output RXSTATUS1 = CELL[15].OUT_BEST_TMIN[5];
				output RXSTATUS2 = CELL[15].OUT_BEST_TMIN[6];
				output RXSTATUS3 = CELL[13].OUT_HALF0_BEL[5], CELL[13].OUT_HALF1_BEL[5];
				output RXSTATUS4 = CELL[13].OUT_HALF0_BEL[6], CELL[13].OUT_HALF1_BEL[6];
				output RXSTATUS5 = CELL[13].OUT_BEST_TMIN[4];
				input RXSYNC = CELL[2].IMUX_IMUX[14];
				input RXUSRCLK = CELL[6].IMUX_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL[6].IMUX_CLK_OPTINV[1];
				input RXUSRLOCK = CELL[10].IMUX_IMUX[12];
				input RXUSRVCOCAL = CELL[10].IMUX_IMUX[13];
				input RXUSRVCODAC0 = CELL[0].IMUX_IMUX[12];
				input RXUSRVCODAC1 = CELL[0].IMUX_IMUX[13];
				input RXUSRVCODAC2 = CELL[0].IMUX_IMUX[14];
				input RXUSRVCODAC3 = CELL[0].IMUX_IMUX[15];
				input RXUSRVCODAC4 = CELL[1].IMUX_IMUX[12];
				input RXUSRVCODAC5 = CELL[1].IMUX_IMUX[13];
				input RXUSRVCODAC6 = CELL[1].IMUX_IMUX[14];
				input RXUSRVCODAC7 = CELL[1].IMUX_IMUX[15];
				input RXUSRVCODAC8 = CELL[2].IMUX_IMUX[12];
				input RXUSRVCODAC9 = CELL[2].IMUX_IMUX[13];
				output RXVCOHIGH = CELL[3].OUT_BEST_TMIN[4];
				input SCANEN0 = CELL[14].IMUX_CE_OPTINV[0];
				input SCANEN1 = CELL[14].IMUX_CE_OPTINV[1];
				input SCANEN2 = CELL[12].IMUX_CE_OPTINV[0];
				input SCANIN0 = CELL[15].IMUX_IMUX[19];
				input SCANIN1 = CELL[15].IMUX_IMUX[20];
				input SCANIN2 = CELL[15].IMUX_IMUX[21];
				input SCANMODE0 = CELL[13].IMUX_CE_OPTINV[0];
				input SCANMODE1 = CELL[13].IMUX_CE_OPTINV[1];
				input SCANMODE2 = CELL[12].IMUX_CE_OPTINV[1];
				output SCANOUT0 = CELL[13].OUT_BEST_TMIN[6];
				output SCANOUT1 = CELL[13].OUT_BEST_TMIN[7];
				output SCANOUT2 = CELL[11].OUT_SEC_TMIN[1];
				input TESTMEMORY = CELL[12].IMUX_IMUX[14];
				output TXADCN = CELL[6].OUT_HALF0_BEL[6], CELL[6].OUT_HALF1_BEL[6];
				output TXADCP = CELL[7].OUT_SEC_TMIN[1];
				output TXBUFERR = CELL[13].OUT_BEST_TMIN[5];
				input TXBYPASS8B10B0 = CELL[0].IMUX_IMUX[16];
				input TXBYPASS8B10B1 = CELL[2].IMUX_IMUX[16];
				input TXBYPASS8B10B2 = CELL[4].IMUX_IMUX[16];
				input TXBYPASS8B10B3 = CELL[6].IMUX_IMUX[16];
				input TXBYPASS8B10B4 = CELL[8].IMUX_IMUX[16];
				input TXBYPASS8B10B5 = CELL[10].IMUX_IMUX[16];
				input TXBYPASS8B10B6 = CELL[12].IMUX_IMUX[16];
				input TXBYPASS8B10B7 = CELL[14].IMUX_IMUX[16];
				output TXCALFAIL = CELL[3].OUT_BEST_TMIN[7];
				input TXCHARDISPMODE0 = CELL[0].IMUX_IMUX[18];
				input TXCHARDISPMODE1 = CELL[2].IMUX_IMUX[18];
				input TXCHARDISPMODE2 = CELL[4].IMUX_IMUX[18];
				input TXCHARDISPMODE3 = CELL[6].IMUX_IMUX[18];
				input TXCHARDISPMODE4 = CELL[8].IMUX_IMUX[18];
				input TXCHARDISPMODE5 = CELL[10].IMUX_IMUX[18];
				input TXCHARDISPMODE6 = CELL[12].IMUX_IMUX[18];
				input TXCHARDISPMODE7 = CELL[14].IMUX_IMUX[18];
				input TXCHARDISPVAL0 = CELL[0].IMUX_IMUX[19];
				input TXCHARDISPVAL1 = CELL[2].IMUX_IMUX[19];
				input TXCHARDISPVAL2 = CELL[4].IMUX_IMUX[19];
				input TXCHARDISPVAL3 = CELL[6].IMUX_IMUX[19];
				input TXCHARDISPVAL4 = CELL[8].IMUX_IMUX[19];
				input TXCHARDISPVAL5 = CELL[10].IMUX_IMUX[19];
				input TXCHARDISPVAL6 = CELL[12].IMUX_IMUX[19];
				input TXCHARDISPVAL7 = CELL[14].IMUX_IMUX[19];
				input TXCHARISK0 = CELL[0].IMUX_IMUX[17];
				input TXCHARISK1 = CELL[2].IMUX_IMUX[17];
				input TXCHARISK2 = CELL[4].IMUX_IMUX[17];
				input TXCHARISK3 = CELL[6].IMUX_IMUX[17];
				input TXCHARISK4 = CELL[8].IMUX_IMUX[17];
				input TXCHARISK5 = CELL[10].IMUX_IMUX[17];
				input TXCHARISK6 = CELL[12].IMUX_IMUX[17];
				input TXCHARISK7 = CELL[14].IMUX_IMUX[17];
				input TXCLKSTABLE = CELL[3].IMUX_IMUX[18];
				output TXCOARSEST = CELL[12].OUT_HALF0_BEL[4], CELL[12].OUT_HALF1_BEL[4];
				input TXCRCCLK = CELL[8].IMUX_CLK_OPTINV[0];
				input TXCRCDATAVALID = CELL[7].IMUX_CE_OPTINV[1];
				input TXCRCDATAWIDTH0 = CELL[11].IMUX_IMUX[20];
				input TXCRCDATAWIDTH1 = CELL[11].IMUX_IMUX[21];
				input TXCRCDATAWIDTH2 = CELL[11].IMUX_IMUX[22];
				input TXCRCIN0 = CELL[1].IMUX_IMUX[7];
				input TXCRCIN1 = CELL[1].IMUX_IMUX[6];
				input TXCRCIN10 = CELL[3].IMUX_IMUX[5];
				input TXCRCIN11 = CELL[3].IMUX_IMUX[4];
				input TXCRCIN12 = CELL[2].IMUX_IMUX[7];
				input TXCRCIN13 = CELL[2].IMUX_IMUX[6];
				input TXCRCIN14 = CELL[2].IMUX_IMUX[5];
				input TXCRCIN15 = CELL[2].IMUX_IMUX[4];
				input TXCRCIN16 = CELL[5].IMUX_IMUX[7];
				input TXCRCIN17 = CELL[5].IMUX_IMUX[6];
				input TXCRCIN18 = CELL[5].IMUX_IMUX[5];
				input TXCRCIN19 = CELL[5].IMUX_IMUX[4];
				input TXCRCIN2 = CELL[1].IMUX_IMUX[5];
				input TXCRCIN20 = CELL[4].IMUX_IMUX[7];
				input TXCRCIN21 = CELL[4].IMUX_IMUX[6];
				input TXCRCIN22 = CELL[4].IMUX_IMUX[5];
				input TXCRCIN23 = CELL[4].IMUX_IMUX[4];
				input TXCRCIN24 = CELL[7].IMUX_IMUX[7];
				input TXCRCIN25 = CELL[7].IMUX_IMUX[6];
				input TXCRCIN26 = CELL[7].IMUX_IMUX[5];
				input TXCRCIN27 = CELL[7].IMUX_IMUX[4];
				input TXCRCIN28 = CELL[6].IMUX_IMUX[7];
				input TXCRCIN29 = CELL[6].IMUX_IMUX[6];
				input TXCRCIN3 = CELL[1].IMUX_IMUX[4];
				input TXCRCIN30 = CELL[6].IMUX_IMUX[5];
				input TXCRCIN31 = CELL[6].IMUX_IMUX[4];
				input TXCRCIN32 = CELL[9].IMUX_IMUX[7];
				input TXCRCIN33 = CELL[9].IMUX_IMUX[6];
				input TXCRCIN34 = CELL[9].IMUX_IMUX[5];
				input TXCRCIN35 = CELL[9].IMUX_IMUX[4];
				input TXCRCIN36 = CELL[8].IMUX_IMUX[7];
				input TXCRCIN37 = CELL[8].IMUX_IMUX[6];
				input TXCRCIN38 = CELL[8].IMUX_IMUX[5];
				input TXCRCIN39 = CELL[8].IMUX_IMUX[4];
				input TXCRCIN4 = CELL[0].IMUX_IMUX[7];
				input TXCRCIN40 = CELL[11].IMUX_IMUX[7];
				input TXCRCIN41 = CELL[11].IMUX_IMUX[6];
				input TXCRCIN42 = CELL[11].IMUX_IMUX[5];
				input TXCRCIN43 = CELL[11].IMUX_IMUX[4];
				input TXCRCIN44 = CELL[10].IMUX_IMUX[7];
				input TXCRCIN45 = CELL[10].IMUX_IMUX[6];
				input TXCRCIN46 = CELL[10].IMUX_IMUX[5];
				input TXCRCIN47 = CELL[10].IMUX_IMUX[4];
				input TXCRCIN48 = CELL[13].IMUX_IMUX[7];
				input TXCRCIN49 = CELL[13].IMUX_IMUX[6];
				input TXCRCIN5 = CELL[0].IMUX_IMUX[6];
				input TXCRCIN50 = CELL[13].IMUX_IMUX[5];
				input TXCRCIN51 = CELL[13].IMUX_IMUX[4];
				input TXCRCIN52 = CELL[12].IMUX_IMUX[7];
				input TXCRCIN53 = CELL[12].IMUX_IMUX[6];
				input TXCRCIN54 = CELL[12].IMUX_IMUX[5];
				input TXCRCIN55 = CELL[12].IMUX_IMUX[4];
				input TXCRCIN56 = CELL[15].IMUX_IMUX[7];
				input TXCRCIN57 = CELL[15].IMUX_IMUX[6];
				input TXCRCIN58 = CELL[15].IMUX_IMUX[5];
				input TXCRCIN59 = CELL[15].IMUX_IMUX[4];
				input TXCRCIN6 = CELL[0].IMUX_IMUX[5];
				input TXCRCIN60 = CELL[14].IMUX_IMUX[7];
				input TXCRCIN61 = CELL[14].IMUX_IMUX[6];
				input TXCRCIN62 = CELL[14].IMUX_IMUX[5];
				input TXCRCIN63 = CELL[14].IMUX_IMUX[4];
				input TXCRCIN7 = CELL[0].IMUX_IMUX[4];
				input TXCRCIN8 = CELL[3].IMUX_IMUX[7];
				input TXCRCIN9 = CELL[3].IMUX_IMUX[6];
				input TXCRCINIT = CELL[5].IMUX_IMUX[17];
				input TXCRCINTCLK = CELL[7].IMUX_CLK_OPTINV[1];
				output TXCRCOUT0 = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output TXCRCOUT1 = CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2];
				output TXCRCOUT10 = CELL[3].OUT_HALF0_BEL[1], CELL[3].OUT_HALF1_BEL[1];
				output TXCRCOUT11 = CELL[3].OUT_HALF0_BEL[0], CELL[3].OUT_HALF1_BEL[0];
				output TXCRCOUT12 = CELL[2].OUT_HALF0_BEL[3], CELL[2].OUT_HALF1_BEL[3];
				output TXCRCOUT13 = CELL[2].OUT_HALF0_BEL[2], CELL[2].OUT_HALF1_BEL[2];
				output TXCRCOUT14 = CELL[2].OUT_HALF0_BEL[1], CELL[2].OUT_HALF1_BEL[1];
				output TXCRCOUT15 = CELL[2].OUT_HALF0_BEL[0], CELL[2].OUT_HALF1_BEL[0];
				output TXCRCOUT16 = CELL[5].OUT_HALF0_BEL[3], CELL[5].OUT_HALF1_BEL[3];
				output TXCRCOUT17 = CELL[5].OUT_HALF0_BEL[2], CELL[5].OUT_HALF1_BEL[2];
				output TXCRCOUT18 = CELL[5].OUT_HALF0_BEL[1], CELL[5].OUT_HALF1_BEL[1];
				output TXCRCOUT19 = CELL[5].OUT_HALF0_BEL[0], CELL[5].OUT_HALF1_BEL[0];
				output TXCRCOUT2 = CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1];
				output TXCRCOUT20 = CELL[4].OUT_HALF0_BEL[3], CELL[4].OUT_HALF1_BEL[3];
				output TXCRCOUT21 = CELL[4].OUT_HALF0_BEL[2], CELL[4].OUT_HALF1_BEL[2];
				output TXCRCOUT22 = CELL[4].OUT_HALF0_BEL[1], CELL[4].OUT_HALF1_BEL[1];
				output TXCRCOUT23 = CELL[4].OUT_HALF0_BEL[0], CELL[4].OUT_HALF1_BEL[0];
				output TXCRCOUT24 = CELL[7].OUT_HALF0_BEL[3], CELL[7].OUT_HALF1_BEL[3];
				output TXCRCOUT25 = CELL[7].OUT_HALF0_BEL[2], CELL[7].OUT_HALF1_BEL[2];
				output TXCRCOUT26 = CELL[7].OUT_HALF0_BEL[1], CELL[7].OUT_HALF1_BEL[1];
				output TXCRCOUT27 = CELL[7].OUT_HALF0_BEL[0], CELL[7].OUT_HALF1_BEL[0];
				output TXCRCOUT28 = CELL[6].OUT_HALF0_BEL[3], CELL[6].OUT_HALF1_BEL[3];
				output TXCRCOUT29 = CELL[6].OUT_HALF0_BEL[2], CELL[6].OUT_HALF1_BEL[2];
				output TXCRCOUT3 = CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0];
				output TXCRCOUT30 = CELL[6].OUT_HALF0_BEL[1], CELL[6].OUT_HALF1_BEL[1];
				output TXCRCOUT31 = CELL[6].OUT_HALF0_BEL[0], CELL[6].OUT_HALF1_BEL[0];
				output TXCRCOUT4 = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output TXCRCOUT5 = CELL[0].OUT_HALF0_BEL[2], CELL[0].OUT_HALF1_BEL[2];
				output TXCRCOUT6 = CELL[0].OUT_HALF0_BEL[1], CELL[0].OUT_HALF1_BEL[1];
				output TXCRCOUT7 = CELL[0].OUT_HALF0_BEL[0], CELL[0].OUT_HALF1_BEL[0];
				output TXCRCOUT8 = CELL[3].OUT_HALF0_BEL[3], CELL[3].OUT_HALF1_BEL[3];
				output TXCRCOUT9 = CELL[3].OUT_HALF0_BEL[2], CELL[3].OUT_HALF1_BEL[2];
				input TXCRCPD = CELL[9].IMUX_IMUX[13];
				input TXCRCRESET = CELL[8].IMUX_SR_OPTINV[0];
				output TXCYCLELIMIT = CELL[13].OUT_HALF0_BEL[4], CELL[13].OUT_HALF1_BEL[4];
				input TXDATA0 = CELL[0].IMUX_IMUX[0];
				input TXDATA1 = CELL[0].IMUX_IMUX[1];
				input TXDATA10 = CELL[2].IMUX_IMUX[2];
				input TXDATA11 = CELL[2].IMUX_IMUX[3];
				input TXDATA12 = CELL[3].IMUX_IMUX[0];
				input TXDATA13 = CELL[3].IMUX_IMUX[1];
				input TXDATA14 = CELL[3].IMUX_IMUX[2];
				input TXDATA15 = CELL[3].IMUX_IMUX[3];
				input TXDATA16 = CELL[4].IMUX_IMUX[0];
				input TXDATA17 = CELL[4].IMUX_IMUX[1];
				input TXDATA18 = CELL[4].IMUX_IMUX[2];
				input TXDATA19 = CELL[4].IMUX_IMUX[3];
				input TXDATA2 = CELL[0].IMUX_IMUX[2];
				input TXDATA20 = CELL[5].IMUX_IMUX[0];
				input TXDATA21 = CELL[5].IMUX_IMUX[1];
				input TXDATA22 = CELL[5].IMUX_IMUX[2];
				input TXDATA23 = CELL[5].IMUX_IMUX[3];
				input TXDATA24 = CELL[6].IMUX_IMUX[0];
				input TXDATA25 = CELL[6].IMUX_IMUX[1];
				input TXDATA26 = CELL[6].IMUX_IMUX[2];
				input TXDATA27 = CELL[6].IMUX_IMUX[3];
				input TXDATA28 = CELL[7].IMUX_IMUX[0];
				input TXDATA29 = CELL[7].IMUX_IMUX[1];
				input TXDATA3 = CELL[0].IMUX_IMUX[3];
				input TXDATA30 = CELL[7].IMUX_IMUX[2];
				input TXDATA31 = CELL[7].IMUX_IMUX[3];
				input TXDATA32 = CELL[8].IMUX_IMUX[0];
				input TXDATA33 = CELL[8].IMUX_IMUX[1];
				input TXDATA34 = CELL[8].IMUX_IMUX[2];
				input TXDATA35 = CELL[8].IMUX_IMUX[3];
				input TXDATA36 = CELL[9].IMUX_IMUX[0];
				input TXDATA37 = CELL[9].IMUX_IMUX[1];
				input TXDATA38 = CELL[9].IMUX_IMUX[2];
				input TXDATA39 = CELL[9].IMUX_IMUX[3];
				input TXDATA4 = CELL[1].IMUX_IMUX[0];
				input TXDATA40 = CELL[10].IMUX_IMUX[0];
				input TXDATA41 = CELL[10].IMUX_IMUX[1];
				input TXDATA42 = CELL[10].IMUX_IMUX[2];
				input TXDATA43 = CELL[10].IMUX_IMUX[3];
				input TXDATA44 = CELL[11].IMUX_IMUX[0];
				input TXDATA45 = CELL[11].IMUX_IMUX[1];
				input TXDATA46 = CELL[11].IMUX_IMUX[2];
				input TXDATA47 = CELL[11].IMUX_IMUX[3];
				input TXDATA48 = CELL[12].IMUX_IMUX[0];
				input TXDATA49 = CELL[12].IMUX_IMUX[1];
				input TXDATA5 = CELL[1].IMUX_IMUX[1];
				input TXDATA50 = CELL[12].IMUX_IMUX[2];
				input TXDATA51 = CELL[12].IMUX_IMUX[3];
				input TXDATA52 = CELL[13].IMUX_IMUX[0];
				input TXDATA53 = CELL[13].IMUX_IMUX[1];
				input TXDATA54 = CELL[13].IMUX_IMUX[2];
				input TXDATA55 = CELL[13].IMUX_IMUX[3];
				input TXDATA56 = CELL[14].IMUX_IMUX[0];
				input TXDATA57 = CELL[14].IMUX_IMUX[1];
				input TXDATA58 = CELL[14].IMUX_IMUX[2];
				input TXDATA59 = CELL[14].IMUX_IMUX[3];
				input TXDATA6 = CELL[1].IMUX_IMUX[2];
				input TXDATA60 = CELL[15].IMUX_IMUX[0];
				input TXDATA61 = CELL[15].IMUX_IMUX[1];
				input TXDATA62 = CELL[15].IMUX_IMUX[2];
				input TXDATA63 = CELL[15].IMUX_IMUX[3];
				input TXDATA7 = CELL[1].IMUX_IMUX[3];
				input TXDATA8 = CELL[2].IMUX_IMUX[0];
				input TXDATA9 = CELL[2].IMUX_IMUX[1];
				input TXDATAWIDTH0 = CELL[1].IMUX_IMUX[20];
				input TXDATAWIDTH1 = CELL[1].IMUX_IMUX[21];
				output TXENABLECAL = CELL[12].OUT_HALF0_BEL[5], CELL[12].OUT_HALF1_BEL[5];
				input TXENC64B66BUSE = CELL[14].IMUX_IMUX[13];
				input TXENC8B10BUSE = CELL[14].IMUX_IMUX[12];
				input TXENOOB = CELL[5].IMUX_IMUX[18];
				output TXFCALSTATE0 = CELL[10].OUT_HALF0_BEL[4], CELL[10].OUT_HALF1_BEL[4];
				output TXFCALSTATE1 = CELL[10].OUT_HALF0_BEL[5], CELL[10].OUT_HALF1_BEL[5];
				output TXFCALSTATE2 = CELL[10].OUT_HALF0_BEL[6], CELL[10].OUT_HALF1_BEL[6];
				output TXFDETSTATE0 = CELL[9].OUT_SEC_TMIN[0];
				output TXFDETSTATE1 = CELL[9].OUT_SEC_TMIN[1];
				output TXFDETSTATE2 = CELL[9].OUT_SEC_TMIN[2];
				input TXGEARBOX64B66BUSE = CELL[14].IMUX_IMUX[15];
				input TXINHIBIT = CELL[15].IMUX_IMUX[18];
				input TXINTDATAWIDTH0 = CELL[1].IMUX_IMUX[16];
				input TXINTDATAWIDTH1 = CELL[1].IMUX_IMUX[17];
				output TXKERR0 = CELL[0].OUT_SEC_TMIN[2];
				output TXKERR1 = CELL[2].OUT_SEC_TMIN[2];
				output TXKERR2 = CELL[4].OUT_SEC_TMIN[2];
				output TXKERR3 = CELL[6].OUT_SEC_TMIN[2];
				output TXKERR4 = CELL[8].OUT_SEC_TMIN[2];
				output TXKERR5 = CELL[10].OUT_SEC_TMIN[2];
				output TXKERR6 = CELL[12].OUT_SEC_TMIN[2];
				output TXKERR7 = CELL[14].OUT_SEC_TMIN[2];
				output TXLOCK = CELL[15].OUT_HALF0_BEL[5], CELL[15].OUT_HALF1_BEL[5];
				output TXLOCKUPDATE = CELL[15].OUT_HALF0_BEL[7], CELL[15].OUT_HALF1_BEL[7];
				output TXOUTCLK1 = CELL[7].OUT_BEST_TMIN[6];
				output TXOUTCLK2 = CELL[7].OUT_BEST_TMIN[7];
				input TXPMARESET = CELL[10].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL[15].IMUX_IMUX[17];
				input TXRESET = CELL[1].IMUX_SR_OPTINV[0];
				output TXRUNDISP0 = CELL[0].OUT_SEC_TMIN[1];
				output TXRUNDISP1 = CELL[2].OUT_SEC_TMIN[1];
				output TXRUNDISP2 = CELL[4].OUT_SEC_TMIN[1];
				output TXRUNDISP3 = CELL[6].OUT_SEC_TMIN[1];
				output TXRUNDISP4 = CELL[8].OUT_SEC_TMIN[1];
				output TXRUNDISP5 = CELL[10].OUT_SEC_TMIN[1];
				output TXRUNDISP6 = CELL[12].OUT_SEC_TMIN[1];
				output TXRUNDISP7 = CELL[14].OUT_SEC_TMIN[1];
				input TXSCRAM64B66BUSE = CELL[14].IMUX_IMUX[14];
				input TXSYNC = CELL[11].IMUX_IMUX[12];
				input TXUSRCLK = CELL[6].IMUX_CLK_OPTINV[2];
				input TXUSRCLK2 = CELL[6].IMUX_CLK_OPTINV[3];
				input TXUSRLOCK = CELL[10].IMUX_IMUX[14];
				input TXUSRVCOCAL = CELL[10].IMUX_IMUX[15];
				input TXUSRVCODAC0 = CELL[4].IMUX_IMUX[12];
				input TXUSRVCODAC1 = CELL[4].IMUX_IMUX[13];
				input TXUSRVCODAC2 = CELL[4].IMUX_IMUX[14];
				input TXUSRVCODAC3 = CELL[4].IMUX_IMUX[15];
				input TXUSRVCODAC4 = CELL[5].IMUX_IMUX[12];
				input TXUSRVCODAC5 = CELL[5].IMUX_IMUX[13];
				input TXUSRVCODAC6 = CELL[5].IMUX_IMUX[14];
				input TXUSRVCODAC7 = CELL[5].IMUX_IMUX[15];
				input TXUSRVCODAC8 = CELL[6].IMUX_IMUX[20];
				input TXUSRVCODAC9 = CELL[6].IMUX_IMUX[21];
				output TXVCOHIGH = CELL[3].OUT_BEST_TMIN[5];
			}

			bel GT11[1] {
				output CDRSTATUS0 = CELL[17].OUT_HALF0_BEL[4], CELL[17].OUT_HALF1_BEL[4];
				output CDRSTATUS1 = CELL[17].OUT_HALF0_BEL[5], CELL[17].OUT_HALF1_BEL[5];
				output CDRSTATUS10 = CELL[19].OUT_HALF0_BEL[7], CELL[19].OUT_HALF1_BEL[7];
				output CDRSTATUS11 = CELL[20].OUT_HALF0_BEL[4], CELL[20].OUT_HALF1_BEL[4];
				output CDRSTATUS12 = CELL[20].OUT_HALF0_BEL[5], CELL[20].OUT_HALF1_BEL[5];
				output CDRSTATUS13 = CELL[21].OUT_SEC_TMIN[0];
				output CDRSTATUS14 = CELL[21].OUT_SEC_TMIN[1];
				output CDRSTATUS15 = CELL[22].OUT_HALF0_BEL[4], CELL[22].OUT_HALF1_BEL[4];
				output CDRSTATUS16 = CELL[22].OUT_HALF0_BEL[5], CELL[22].OUT_HALF1_BEL[5];
				output CDRSTATUS17 = CELL[24].OUT_HALF0_BEL[4], CELL[24].OUT_HALF1_BEL[4];
				output CDRSTATUS2 = CELL[17].OUT_HALF0_BEL[6], CELL[17].OUT_HALF1_BEL[6];
				output CDRSTATUS3 = CELL[17].OUT_HALF0_BEL[7], CELL[17].OUT_HALF1_BEL[7];
				output CDRSTATUS4 = CELL[18].OUT_HALF0_BEL[4], CELL[18].OUT_HALF1_BEL[4];
				output CDRSTATUS5 = CELL[18].OUT_HALF0_BEL[5], CELL[18].OUT_HALF1_BEL[5];
				output CDRSTATUS6 = CELL[18].OUT_HALF0_BEL[6], CELL[18].OUT_HALF1_BEL[6];
				output CDRSTATUS7 = CELL[19].OUT_HALF0_BEL[4], CELL[19].OUT_HALF1_BEL[4];
				output CDRSTATUS8 = CELL[19].OUT_HALF0_BEL[5], CELL[19].OUT_HALF1_BEL[5];
				output CDRSTATUS9 = CELL[19].OUT_HALF0_BEL[6], CELL[19].OUT_HALF1_BEL[6];
				input CHBONDI0 = CELL[29].IMUX_IMUX[12];
				input CHBONDI1 = CELL[29].IMUX_IMUX[13];
				input CHBONDI2 = CELL[29].IMUX_IMUX[14];
				input CHBONDI3 = CELL[29].IMUX_IMUX[15];
				input CHBONDI4 = CELL[29].IMUX_IMUX[16];
				output CHBONDO0 = CELL[27].OUT_BEST_TMIN[4];
				output CHBONDO1 = CELL[27].OUT_BEST_TMIN[5];
				output CHBONDO2 = CELL[27].OUT_BEST_TMIN[6];
				output CHBONDO3 = CELL[27].OUT_BEST_TMIN[7];
				output CHBONDO4 = CELL[27].OUT_SEC_TMIN[0];
				input DADDR0 = CELL[22].IMUX_IMUX[12];
				input DADDR1 = CELL[22].IMUX_IMUX[13];
				input DADDR2 = CELL[22].IMUX_IMUX[14];
				input DADDR3 = CELL[22].IMUX_IMUX[15];
				input DADDR4 = CELL[23].IMUX_IMUX[20];
				input DADDR5 = CELL[23].IMUX_IMUX[21];
				input DADDR6 = CELL[23].IMUX_IMUX[22];
				input DADDR7 = CELL[23].IMUX_IMUX[23];
				input DCLK = CELL[24].IMUX_CLK_OPTINV[3];
				input DEN = CELL[24].IMUX_CE_OPTINV[0];
				input DI0 = CELL[23].IMUX_IMUX[12];
				input DI1 = CELL[23].IMUX_IMUX[13];
				input DI10 = CELL[24].IMUX_IMUX[14];
				input DI11 = CELL[24].IMUX_IMUX[15];
				input DI12 = CELL[24].IMUX_IMUX[20];
				input DI13 = CELL[24].IMUX_IMUX[21];
				input DI14 = CELL[24].IMUX_IMUX[22];
				input DI15 = CELL[24].IMUX_IMUX[23];
				input DI2 = CELL[23].IMUX_IMUX[14];
				input DI3 = CELL[23].IMUX_IMUX[15];
				input DI4 = CELL[23].IMUX_IMUX[16];
				input DI5 = CELL[23].IMUX_IMUX[17];
				input DI6 = CELL[23].IMUX_IMUX[18];
				input DI7 = CELL[23].IMUX_IMUX[19];
				input DI8 = CELL[24].IMUX_IMUX[12];
				input DI9 = CELL[24].IMUX_IMUX[13];
				output DO0 = CELL[21].OUT_HALF0_BEL[4], CELL[21].OUT_HALF1_BEL[4];
				output DO1 = CELL[21].OUT_HALF0_BEL[5], CELL[21].OUT_HALF1_BEL[5];
				output DO10 = CELL[23].OUT_HALF0_BEL[6], CELL[23].OUT_HALF1_BEL[6];
				output DO11 = CELL[23].OUT_HALF0_BEL[7], CELL[23].OUT_HALF1_BEL[7];
				output DO12 = CELL[25].OUT_HALF0_BEL[4], CELL[25].OUT_HALF1_BEL[4];
				output DO13 = CELL[25].OUT_HALF0_BEL[5], CELL[25].OUT_HALF1_BEL[5];
				output DO14 = CELL[25].OUT_HALF0_BEL[6], CELL[25].OUT_HALF1_BEL[6];
				output DO15 = CELL[25].OUT_HALF0_BEL[7], CELL[25].OUT_HALF1_BEL[7];
				output DO2 = CELL[21].OUT_HALF0_BEL[6], CELL[21].OUT_HALF1_BEL[6];
				output DO3 = CELL[21].OUT_HALF0_BEL[7], CELL[21].OUT_HALF1_BEL[7];
				output DO4 = CELL[21].OUT_BEST_TMIN[4];
				output DO5 = CELL[21].OUT_BEST_TMIN[5];
				output DO6 = CELL[21].OUT_BEST_TMIN[6];
				output DO7 = CELL[21].OUT_BEST_TMIN[7];
				output DO8 = CELL[23].OUT_HALF0_BEL[4], CELL[23].OUT_HALF1_BEL[4];
				output DO9 = CELL[23].OUT_HALF0_BEL[5], CELL[23].OUT_HALF1_BEL[5];
				output DRDY = CELL[23].OUT_SEC_TMIN[0];
				input DWE = CELL[24].IMUX_CE_OPTINV[1];
				input ENCHANSYNC = CELL[31].IMUX_IMUX[12];
				input ENMCOMMAALIGN = CELL[19].IMUX_IMUX[13];
				input ENPCOMMAALIGN = CELL[19].IMUX_IMUX[12];
				input LOOPBACK0 = CELL[31].IMUX_IMUX[15];
				input LOOPBACK1 = CELL[31].IMUX_IMUX[16];
				input MGTADCSEL0 = CELL[25].IMUX_IMUX[14];
				input MGTADCSEL1 = CELL[25].IMUX_IMUX[15];
				input MGTADCSEL2 = CELL[25].IMUX_IMUX[16];
				input MGTADCSEL3 = CELL[25].IMUX_IMUX[17];
				input MGTADCSEL4 = CELL[25].IMUX_IMUX[18];
				input POWERDOWN = CELL[31].IMUX_IMUX[13];
				output RXADCN = CELL[16].OUT_HALF0_BEL[4], CELL[16].OUT_HALF1_BEL[4];
				output RXADCP = CELL[17].OUT_BEST_TMIN[7];
				input RXBLOCKSYNC64B66BUSE = CELL[19].IMUX_IMUX[15];
				output RXBUFERR = CELL[20].OUT_HALF0_BEL[6], CELL[20].OUT_HALF1_BEL[6];
				output RXCALFAIL = CELL[19].OUT_BEST_TMIN[6];
				output RXCHARISCOMMA0 = CELL[16].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA1 = CELL[18].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA2 = CELL[20].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA3 = CELL[22].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA4 = CELL[24].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA5 = CELL[26].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA6 = CELL[28].OUT_BEST_TMIN[7];
				output RXCHARISCOMMA7 = CELL[30].OUT_BEST_TMIN[7];
				output RXCHARISK0 = CELL[16].OUT_BEST_TMIN[6];
				output RXCHARISK1 = CELL[18].OUT_BEST_TMIN[6];
				output RXCHARISK2 = CELL[20].OUT_BEST_TMIN[6];
				output RXCHARISK3 = CELL[22].OUT_BEST_TMIN[6];
				output RXCHARISK4 = CELL[24].OUT_BEST_TMIN[6];
				output RXCHARISK5 = CELL[26].OUT_BEST_TMIN[6];
				output RXCHARISK6 = CELL[28].OUT_BEST_TMIN[6];
				output RXCHARISK7 = CELL[30].OUT_BEST_TMIN[6];
				input RXCLKSTABLE = CELL[19].IMUX_IMUX[19];
				output RXCOARSEST = CELL[31].OUT_SEC_TMIN[0];
				output RXCOMMADET = CELL[25].OUT_BEST_TMIN[5];
				input RXCOMMADETUSE = CELL[19].IMUX_IMUX[16];
				input RXCRCCLK = CELL[24].IMUX_CLK_OPTINV[1];
				input RXCRCDATAVALID = CELL[23].IMUX_CE_OPTINV[0];
				input RXCRCDATAWIDTH0 = CELL[27].IMUX_IMUX[17];
				input RXCRCDATAWIDTH1 = CELL[27].IMUX_IMUX[18];
				input RXCRCDATAWIDTH2 = CELL[27].IMUX_IMUX[19];
				input RXCRCIN0 = CELL[17].IMUX_IMUX[11];
				input RXCRCIN1 = CELL[17].IMUX_IMUX[10];
				input RXCRCIN10 = CELL[19].IMUX_IMUX[9];
				input RXCRCIN11 = CELL[19].IMUX_IMUX[8];
				input RXCRCIN12 = CELL[18].IMUX_IMUX[11];
				input RXCRCIN13 = CELL[18].IMUX_IMUX[10];
				input RXCRCIN14 = CELL[18].IMUX_IMUX[9];
				input RXCRCIN15 = CELL[18].IMUX_IMUX[8];
				input RXCRCIN16 = CELL[21].IMUX_IMUX[11];
				input RXCRCIN17 = CELL[21].IMUX_IMUX[10];
				input RXCRCIN18 = CELL[21].IMUX_IMUX[9];
				input RXCRCIN19 = CELL[21].IMUX_IMUX[8];
				input RXCRCIN2 = CELL[17].IMUX_IMUX[9];
				input RXCRCIN20 = CELL[20].IMUX_IMUX[11];
				input RXCRCIN21 = CELL[20].IMUX_IMUX[10];
				input RXCRCIN22 = CELL[20].IMUX_IMUX[9];
				input RXCRCIN23 = CELL[20].IMUX_IMUX[8];
				input RXCRCIN24 = CELL[23].IMUX_IMUX[11];
				input RXCRCIN25 = CELL[23].IMUX_IMUX[10];
				input RXCRCIN26 = CELL[23].IMUX_IMUX[9];
				input RXCRCIN27 = CELL[23].IMUX_IMUX[8];
				input RXCRCIN28 = CELL[22].IMUX_IMUX[11];
				input RXCRCIN29 = CELL[22].IMUX_IMUX[10];
				input RXCRCIN3 = CELL[17].IMUX_IMUX[8];
				input RXCRCIN30 = CELL[22].IMUX_IMUX[9];
				input RXCRCIN31 = CELL[22].IMUX_IMUX[8];
				input RXCRCIN32 = CELL[25].IMUX_IMUX[11];
				input RXCRCIN33 = CELL[25].IMUX_IMUX[10];
				input RXCRCIN34 = CELL[25].IMUX_IMUX[9];
				input RXCRCIN35 = CELL[25].IMUX_IMUX[8];
				input RXCRCIN36 = CELL[24].IMUX_IMUX[11];
				input RXCRCIN37 = CELL[24].IMUX_IMUX[10];
				input RXCRCIN38 = CELL[24].IMUX_IMUX[9];
				input RXCRCIN39 = CELL[24].IMUX_IMUX[8];
				input RXCRCIN4 = CELL[16].IMUX_IMUX[11];
				input RXCRCIN40 = CELL[27].IMUX_IMUX[11];
				input RXCRCIN41 = CELL[27].IMUX_IMUX[10];
				input RXCRCIN42 = CELL[27].IMUX_IMUX[9];
				input RXCRCIN43 = CELL[27].IMUX_IMUX[8];
				input RXCRCIN44 = CELL[26].IMUX_IMUX[11];
				input RXCRCIN45 = CELL[26].IMUX_IMUX[10];
				input RXCRCIN46 = CELL[26].IMUX_IMUX[9];
				input RXCRCIN47 = CELL[26].IMUX_IMUX[8];
				input RXCRCIN48 = CELL[29].IMUX_IMUX[11];
				input RXCRCIN49 = CELL[29].IMUX_IMUX[10];
				input RXCRCIN5 = CELL[16].IMUX_IMUX[10];
				input RXCRCIN50 = CELL[29].IMUX_IMUX[9];
				input RXCRCIN51 = CELL[29].IMUX_IMUX[8];
				input RXCRCIN52 = CELL[28].IMUX_IMUX[11];
				input RXCRCIN53 = CELL[28].IMUX_IMUX[10];
				input RXCRCIN54 = CELL[28].IMUX_IMUX[9];
				input RXCRCIN55 = CELL[28].IMUX_IMUX[8];
				input RXCRCIN56 = CELL[31].IMUX_IMUX[11];
				input RXCRCIN57 = CELL[31].IMUX_IMUX[10];
				input RXCRCIN58 = CELL[31].IMUX_IMUX[9];
				input RXCRCIN59 = CELL[31].IMUX_IMUX[8];
				input RXCRCIN6 = CELL[16].IMUX_IMUX[9];
				input RXCRCIN60 = CELL[30].IMUX_IMUX[11];
				input RXCRCIN61 = CELL[30].IMUX_IMUX[10];
				input RXCRCIN62 = CELL[30].IMUX_IMUX[9];
				input RXCRCIN63 = CELL[30].IMUX_IMUX[8];
				input RXCRCIN7 = CELL[16].IMUX_IMUX[8];
				input RXCRCIN8 = CELL[19].IMUX_IMUX[11];
				input RXCRCIN9 = CELL[19].IMUX_IMUX[10];
				input RXCRCINIT = CELL[21].IMUX_IMUX[16];
				input RXCRCINTCLK = CELL[23].IMUX_CLK_OPTINV[0];
				output RXCRCOUT0 = CELL[25].OUT_HALF0_BEL[3], CELL[25].OUT_HALF1_BEL[3];
				output RXCRCOUT1 = CELL[25].OUT_HALF0_BEL[2], CELL[25].OUT_HALF1_BEL[2];
				output RXCRCOUT10 = CELL[27].OUT_HALF0_BEL[1], CELL[27].OUT_HALF1_BEL[1];
				output RXCRCOUT11 = CELL[27].OUT_HALF0_BEL[0], CELL[27].OUT_HALF1_BEL[0];
				output RXCRCOUT12 = CELL[26].OUT_HALF0_BEL[3], CELL[26].OUT_HALF1_BEL[3];
				output RXCRCOUT13 = CELL[26].OUT_HALF0_BEL[2], CELL[26].OUT_HALF1_BEL[2];
				output RXCRCOUT14 = CELL[26].OUT_HALF0_BEL[1], CELL[26].OUT_HALF1_BEL[1];
				output RXCRCOUT15 = CELL[26].OUT_HALF0_BEL[0], CELL[26].OUT_HALF1_BEL[0];
				output RXCRCOUT16 = CELL[29].OUT_HALF0_BEL[3], CELL[29].OUT_HALF1_BEL[3];
				output RXCRCOUT17 = CELL[29].OUT_HALF0_BEL[2], CELL[29].OUT_HALF1_BEL[2];
				output RXCRCOUT18 = CELL[29].OUT_HALF0_BEL[1], CELL[29].OUT_HALF1_BEL[1];
				output RXCRCOUT19 = CELL[29].OUT_HALF0_BEL[0], CELL[29].OUT_HALF1_BEL[0];
				output RXCRCOUT2 = CELL[25].OUT_HALF0_BEL[1], CELL[25].OUT_HALF1_BEL[1];
				output RXCRCOUT20 = CELL[28].OUT_HALF0_BEL[3], CELL[28].OUT_HALF1_BEL[3];
				output RXCRCOUT21 = CELL[28].OUT_HALF0_BEL[2], CELL[28].OUT_HALF1_BEL[2];
				output RXCRCOUT22 = CELL[28].OUT_HALF0_BEL[1], CELL[28].OUT_HALF1_BEL[1];
				output RXCRCOUT23 = CELL[28].OUT_HALF0_BEL[0], CELL[28].OUT_HALF1_BEL[0];
				output RXCRCOUT24 = CELL[31].OUT_HALF0_BEL[3], CELL[31].OUT_HALF1_BEL[3];
				output RXCRCOUT25 = CELL[31].OUT_HALF0_BEL[2], CELL[31].OUT_HALF1_BEL[2];
				output RXCRCOUT26 = CELL[31].OUT_HALF0_BEL[1], CELL[31].OUT_HALF1_BEL[1];
				output RXCRCOUT27 = CELL[31].OUT_HALF0_BEL[0], CELL[31].OUT_HALF1_BEL[0];
				output RXCRCOUT28 = CELL[30].OUT_HALF0_BEL[3], CELL[30].OUT_HALF1_BEL[3];
				output RXCRCOUT29 = CELL[30].OUT_HALF0_BEL[2], CELL[30].OUT_HALF1_BEL[2];
				output RXCRCOUT3 = CELL[25].OUT_HALF0_BEL[0], CELL[25].OUT_HALF1_BEL[0];
				output RXCRCOUT30 = CELL[30].OUT_HALF0_BEL[1], CELL[30].OUT_HALF1_BEL[1];
				output RXCRCOUT31 = CELL[30].OUT_HALF0_BEL[0], CELL[30].OUT_HALF1_BEL[0];
				output RXCRCOUT4 = CELL[24].OUT_HALF0_BEL[3], CELL[24].OUT_HALF1_BEL[3];
				output RXCRCOUT5 = CELL[24].OUT_HALF0_BEL[2], CELL[24].OUT_HALF1_BEL[2];
				output RXCRCOUT6 = CELL[24].OUT_HALF0_BEL[1], CELL[24].OUT_HALF1_BEL[1];
				output RXCRCOUT7 = CELL[24].OUT_HALF0_BEL[0], CELL[24].OUT_HALF1_BEL[0];
				output RXCRCOUT8 = CELL[27].OUT_HALF0_BEL[3], CELL[27].OUT_HALF1_BEL[3];
				output RXCRCOUT9 = CELL[27].OUT_HALF0_BEL[2], CELL[27].OUT_HALF1_BEL[2];
				input RXCRCPD = CELL[25].IMUX_IMUX[12];
				input RXCRCRESET = CELL[23].IMUX_SR_OPTINV[0];
				output RXCYCLELIMIT = CELL[27].OUT_HALF0_BEL[4], CELL[27].OUT_HALF1_BEL[4];
				output RXDATA0 = CELL[16].OUT_BEST_TMIN[0];
				output RXDATA1 = CELL[16].OUT_BEST_TMIN[1];
				output RXDATA10 = CELL[18].OUT_BEST_TMIN[2];
				output RXDATA11 = CELL[18].OUT_BEST_TMIN[3];
				output RXDATA12 = CELL[19].OUT_BEST_TMIN[0];
				output RXDATA13 = CELL[19].OUT_BEST_TMIN[1];
				output RXDATA14 = CELL[19].OUT_BEST_TMIN[2];
				output RXDATA15 = CELL[19].OUT_BEST_TMIN[3];
				output RXDATA16 = CELL[20].OUT_BEST_TMIN[0];
				output RXDATA17 = CELL[20].OUT_BEST_TMIN[1];
				output RXDATA18 = CELL[20].OUT_BEST_TMIN[2];
				output RXDATA19 = CELL[20].OUT_BEST_TMIN[3];
				output RXDATA2 = CELL[16].OUT_BEST_TMIN[2];
				output RXDATA20 = CELL[21].OUT_BEST_TMIN[0];
				output RXDATA21 = CELL[21].OUT_BEST_TMIN[1];
				output RXDATA22 = CELL[21].OUT_BEST_TMIN[2];
				output RXDATA23 = CELL[21].OUT_BEST_TMIN[3];
				output RXDATA24 = CELL[22].OUT_BEST_TMIN[0];
				output RXDATA25 = CELL[22].OUT_BEST_TMIN[1];
				output RXDATA26 = CELL[22].OUT_BEST_TMIN[2];
				output RXDATA27 = CELL[22].OUT_BEST_TMIN[3];
				output RXDATA28 = CELL[23].OUT_BEST_TMIN[0];
				output RXDATA29 = CELL[23].OUT_BEST_TMIN[1];
				output RXDATA3 = CELL[16].OUT_BEST_TMIN[3];
				output RXDATA30 = CELL[23].OUT_BEST_TMIN[2];
				output RXDATA31 = CELL[23].OUT_BEST_TMIN[3];
				output RXDATA32 = CELL[24].OUT_BEST_TMIN[0];
				output RXDATA33 = CELL[24].OUT_BEST_TMIN[1];
				output RXDATA34 = CELL[24].OUT_BEST_TMIN[2];
				output RXDATA35 = CELL[24].OUT_BEST_TMIN[3];
				output RXDATA36 = CELL[25].OUT_BEST_TMIN[0];
				output RXDATA37 = CELL[25].OUT_BEST_TMIN[1];
				output RXDATA38 = CELL[25].OUT_BEST_TMIN[2];
				output RXDATA39 = CELL[25].OUT_BEST_TMIN[3];
				output RXDATA4 = CELL[17].OUT_BEST_TMIN[0];
				output RXDATA40 = CELL[26].OUT_BEST_TMIN[0];
				output RXDATA41 = CELL[26].OUT_BEST_TMIN[1];
				output RXDATA42 = CELL[26].OUT_BEST_TMIN[2];
				output RXDATA43 = CELL[26].OUT_BEST_TMIN[3];
				output RXDATA44 = CELL[27].OUT_BEST_TMIN[0];
				output RXDATA45 = CELL[27].OUT_BEST_TMIN[1];
				output RXDATA46 = CELL[27].OUT_BEST_TMIN[2];
				output RXDATA47 = CELL[27].OUT_BEST_TMIN[3];
				output RXDATA48 = CELL[28].OUT_BEST_TMIN[0];
				output RXDATA49 = CELL[28].OUT_BEST_TMIN[1];
				output RXDATA5 = CELL[17].OUT_BEST_TMIN[1];
				output RXDATA50 = CELL[28].OUT_BEST_TMIN[2];
				output RXDATA51 = CELL[28].OUT_BEST_TMIN[3];
				output RXDATA52 = CELL[29].OUT_BEST_TMIN[0];
				output RXDATA53 = CELL[29].OUT_BEST_TMIN[1];
				output RXDATA54 = CELL[29].OUT_BEST_TMIN[2];
				output RXDATA55 = CELL[29].OUT_BEST_TMIN[3];
				output RXDATA56 = CELL[30].OUT_BEST_TMIN[0];
				output RXDATA57 = CELL[30].OUT_BEST_TMIN[1];
				output RXDATA58 = CELL[30].OUT_BEST_TMIN[2];
				output RXDATA59 = CELL[30].OUT_BEST_TMIN[3];
				output RXDATA6 = CELL[17].OUT_BEST_TMIN[2];
				output RXDATA60 = CELL[31].OUT_BEST_TMIN[0];
				output RXDATA61 = CELL[31].OUT_BEST_TMIN[1];
				output RXDATA62 = CELL[31].OUT_BEST_TMIN[2];
				output RXDATA63 = CELL[31].OUT_BEST_TMIN[3];
				output RXDATA7 = CELL[17].OUT_BEST_TMIN[3];
				output RXDATA8 = CELL[18].OUT_BEST_TMIN[0];
				output RXDATA9 = CELL[18].OUT_BEST_TMIN[1];
				input RXDATAWIDTH0 = CELL[17].IMUX_IMUX[22];
				input RXDATAWIDTH1 = CELL[17].IMUX_IMUX[23];
				input RXDEC64B66BUSE = CELL[28].IMUX_IMUX[13];
				input RXDEC8B10BUSE = CELL[28].IMUX_IMUX[12];
				input RXDESCRAM64B66BUSE = CELL[19].IMUX_IMUX[14];
				output RXDISPERR0 = CELL[16].OUT_BEST_TMIN[4];
				output RXDISPERR1 = CELL[18].OUT_BEST_TMIN[4];
				output RXDISPERR2 = CELL[20].OUT_BEST_TMIN[4];
				output RXDISPERR3 = CELL[22].OUT_BEST_TMIN[4];
				output RXDISPERR4 = CELL[24].OUT_BEST_TMIN[4];
				output RXDISPERR5 = CELL[26].OUT_BEST_TMIN[4];
				output RXDISPERR6 = CELL[28].OUT_BEST_TMIN[4];
				output RXDISPERR7 = CELL[30].OUT_BEST_TMIN[4];
				output RXENABLECAL = CELL[31].OUT_SEC_TMIN[1];
				output RXFCALSTATE0 = CELL[30].OUT_HALF0_BEL[4], CELL[30].OUT_HALF1_BEL[4];
				output RXFCALSTATE1 = CELL[30].OUT_HALF0_BEL[5], CELL[30].OUT_HALF1_BEL[5];
				output RXFCALSTATE2 = CELL[30].OUT_HALF0_BEL[6], CELL[30].OUT_HALF1_BEL[6];
				output RXFDETSTATE0 = CELL[29].OUT_SEC_TMIN[0];
				output RXFDETSTATE1 = CELL[29].OUT_SEC_TMIN[1];
				output RXFDETSTATE2 = CELL[29].OUT_SEC_TMIN[2];
				input RXIGNOREBTF = CELL[28].IMUX_IMUX[15];
				input RXINTDATAWIDTH0 = CELL[17].IMUX_IMUX[18];
				input RXINTDATAWIDTH1 = CELL[17].IMUX_IMUX[19];
				output RXLOCK = CELL[31].OUT_HALF0_BEL[4], CELL[31].OUT_HALF1_BEL[4];
				output RXLOCKUPDATE = CELL[31].OUT_HALF0_BEL[6], CELL[31].OUT_HALF1_BEL[6];
				output RXLOSSOFSYNC0 = CELL[17].OUT_BEST_TMIN[4];
				output RXLOSSOFSYNC1 = CELL[17].OUT_BEST_TMIN[5];
				output RXNOTINTABLE0 = CELL[16].OUT_BEST_TMIN[5];
				output RXNOTINTABLE1 = CELL[18].OUT_BEST_TMIN[5];
				output RXNOTINTABLE2 = CELL[20].OUT_BEST_TMIN[5];
				output RXNOTINTABLE3 = CELL[22].OUT_BEST_TMIN[5];
				output RXNOTINTABLE4 = CELL[24].OUT_BEST_TMIN[5];
				output RXNOTINTABLE5 = CELL[26].OUT_BEST_TMIN[5];
				output RXNOTINTABLE6 = CELL[28].OUT_BEST_TMIN[5];
				output RXNOTINTABLE7 = CELL[30].OUT_BEST_TMIN[5];
				input RXPMARESET = CELL[25].IMUX_SR_OPTINV[0];
				input RXPOLARITY = CELL[31].IMUX_IMUX[14];
				output RXREALIGN = CELL[25].OUT_BEST_TMIN[4];
				output RXRECCLK1 = CELL[23].OUT_BEST_TMIN[4];
				output RXRECCLK2 = CELL[23].OUT_BEST_TMIN[5];
				input RXRESET = CELL[16].IMUX_SR_OPTINV[0];
				output RXRUNDISP0 = CELL[16].OUT_SEC_TMIN[0];
				output RXRUNDISP1 = CELL[18].OUT_SEC_TMIN[0];
				output RXRUNDISP2 = CELL[20].OUT_SEC_TMIN[0];
				output RXRUNDISP3 = CELL[22].OUT_SEC_TMIN[0];
				output RXRUNDISP4 = CELL[24].OUT_SEC_TMIN[0];
				output RXRUNDISP5 = CELL[26].OUT_SEC_TMIN[0];
				output RXRUNDISP6 = CELL[28].OUT_SEC_TMIN[0];
				output RXRUNDISP7 = CELL[30].OUT_SEC_TMIN[0];
				output RXSIGDET = CELL[17].OUT_BEST_TMIN[6];
				input RXSLIDE = CELL[19].IMUX_IMUX[17];
				output RXSTATUS0 = CELL[31].OUT_BEST_TMIN[4];
				output RXSTATUS1 = CELL[31].OUT_BEST_TMIN[5];
				output RXSTATUS2 = CELL[31].OUT_BEST_TMIN[6];
				output RXSTATUS3 = CELL[29].OUT_HALF0_BEL[5], CELL[29].OUT_HALF1_BEL[5];
				output RXSTATUS4 = CELL[29].OUT_HALF0_BEL[6], CELL[29].OUT_HALF1_BEL[6];
				output RXSTATUS5 = CELL[29].OUT_BEST_TMIN[4];
				input RXSYNC = CELL[18].IMUX_IMUX[14];
				input RXUSRCLK = CELL[22].IMUX_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL[22].IMUX_CLK_OPTINV[1];
				input RXUSRLOCK = CELL[26].IMUX_IMUX[12];
				input RXUSRVCOCAL = CELL[26].IMUX_IMUX[13];
				input RXUSRVCODAC0 = CELL[16].IMUX_IMUX[12];
				input RXUSRVCODAC1 = CELL[16].IMUX_IMUX[13];
				input RXUSRVCODAC2 = CELL[16].IMUX_IMUX[14];
				input RXUSRVCODAC3 = CELL[16].IMUX_IMUX[15];
				input RXUSRVCODAC4 = CELL[17].IMUX_IMUX[12];
				input RXUSRVCODAC5 = CELL[17].IMUX_IMUX[13];
				input RXUSRVCODAC6 = CELL[17].IMUX_IMUX[14];
				input RXUSRVCODAC7 = CELL[17].IMUX_IMUX[15];
				input RXUSRVCODAC8 = CELL[18].IMUX_IMUX[12];
				input RXUSRVCODAC9 = CELL[18].IMUX_IMUX[13];
				output RXVCOHIGH = CELL[19].OUT_BEST_TMIN[4];
				input SCANEN0 = CELL[30].IMUX_CE_OPTINV[0];
				input SCANEN1 = CELL[30].IMUX_CE_OPTINV[1];
				input SCANEN2 = CELL[28].IMUX_CE_OPTINV[0];
				input SCANIN0 = CELL[31].IMUX_IMUX[19];
				input SCANIN1 = CELL[31].IMUX_IMUX[20];
				input SCANIN2 = CELL[31].IMUX_IMUX[21];
				input SCANMODE0 = CELL[29].IMUX_CE_OPTINV[0];
				input SCANMODE1 = CELL[29].IMUX_CE_OPTINV[1];
				input SCANMODE2 = CELL[28].IMUX_CE_OPTINV[1];
				output SCANOUT0 = CELL[29].OUT_BEST_TMIN[6];
				output SCANOUT1 = CELL[29].OUT_BEST_TMIN[7];
				output SCANOUT2 = CELL[27].OUT_SEC_TMIN[1];
				input TESTMEMORY = CELL[28].IMUX_IMUX[14];
				output TXADCN = CELL[22].OUT_HALF0_BEL[6], CELL[22].OUT_HALF1_BEL[6];
				output TXADCP = CELL[23].OUT_SEC_TMIN[1];
				output TXBUFERR = CELL[29].OUT_BEST_TMIN[5];
				input TXBYPASS8B10B0 = CELL[16].IMUX_IMUX[16];
				input TXBYPASS8B10B1 = CELL[18].IMUX_IMUX[16];
				input TXBYPASS8B10B2 = CELL[20].IMUX_IMUX[16];
				input TXBYPASS8B10B3 = CELL[22].IMUX_IMUX[16];
				input TXBYPASS8B10B4 = CELL[24].IMUX_IMUX[16];
				input TXBYPASS8B10B5 = CELL[26].IMUX_IMUX[16];
				input TXBYPASS8B10B6 = CELL[28].IMUX_IMUX[16];
				input TXBYPASS8B10B7 = CELL[30].IMUX_IMUX[16];
				output TXCALFAIL = CELL[19].OUT_BEST_TMIN[7];
				input TXCHARDISPMODE0 = CELL[16].IMUX_IMUX[18];
				input TXCHARDISPMODE1 = CELL[18].IMUX_IMUX[18];
				input TXCHARDISPMODE2 = CELL[20].IMUX_IMUX[18];
				input TXCHARDISPMODE3 = CELL[22].IMUX_IMUX[18];
				input TXCHARDISPMODE4 = CELL[24].IMUX_IMUX[18];
				input TXCHARDISPMODE5 = CELL[26].IMUX_IMUX[18];
				input TXCHARDISPMODE6 = CELL[28].IMUX_IMUX[18];
				input TXCHARDISPMODE7 = CELL[30].IMUX_IMUX[18];
				input TXCHARDISPVAL0 = CELL[16].IMUX_IMUX[19];
				input TXCHARDISPVAL1 = CELL[18].IMUX_IMUX[19];
				input TXCHARDISPVAL2 = CELL[20].IMUX_IMUX[19];
				input TXCHARDISPVAL3 = CELL[22].IMUX_IMUX[19];
				input TXCHARDISPVAL4 = CELL[24].IMUX_IMUX[19];
				input TXCHARDISPVAL5 = CELL[26].IMUX_IMUX[19];
				input TXCHARDISPVAL6 = CELL[28].IMUX_IMUX[19];
				input TXCHARDISPVAL7 = CELL[30].IMUX_IMUX[19];
				input TXCHARISK0 = CELL[16].IMUX_IMUX[17];
				input TXCHARISK1 = CELL[18].IMUX_IMUX[17];
				input TXCHARISK2 = CELL[20].IMUX_IMUX[17];
				input TXCHARISK3 = CELL[22].IMUX_IMUX[17];
				input TXCHARISK4 = CELL[24].IMUX_IMUX[17];
				input TXCHARISK5 = CELL[26].IMUX_IMUX[17];
				input TXCHARISK6 = CELL[28].IMUX_IMUX[17];
				input TXCHARISK7 = CELL[30].IMUX_IMUX[17];
				input TXCLKSTABLE = CELL[19].IMUX_IMUX[18];
				output TXCOARSEST = CELL[28].OUT_HALF0_BEL[4], CELL[28].OUT_HALF1_BEL[4];
				input TXCRCCLK = CELL[24].IMUX_CLK_OPTINV[0];
				input TXCRCDATAVALID = CELL[23].IMUX_CE_OPTINV[1];
				input TXCRCDATAWIDTH0 = CELL[27].IMUX_IMUX[20];
				input TXCRCDATAWIDTH1 = CELL[27].IMUX_IMUX[21];
				input TXCRCDATAWIDTH2 = CELL[27].IMUX_IMUX[22];
				input TXCRCIN0 = CELL[17].IMUX_IMUX[7];
				input TXCRCIN1 = CELL[17].IMUX_IMUX[6];
				input TXCRCIN10 = CELL[19].IMUX_IMUX[5];
				input TXCRCIN11 = CELL[19].IMUX_IMUX[4];
				input TXCRCIN12 = CELL[18].IMUX_IMUX[7];
				input TXCRCIN13 = CELL[18].IMUX_IMUX[6];
				input TXCRCIN14 = CELL[18].IMUX_IMUX[5];
				input TXCRCIN15 = CELL[18].IMUX_IMUX[4];
				input TXCRCIN16 = CELL[21].IMUX_IMUX[7];
				input TXCRCIN17 = CELL[21].IMUX_IMUX[6];
				input TXCRCIN18 = CELL[21].IMUX_IMUX[5];
				input TXCRCIN19 = CELL[21].IMUX_IMUX[4];
				input TXCRCIN2 = CELL[17].IMUX_IMUX[5];
				input TXCRCIN20 = CELL[20].IMUX_IMUX[7];
				input TXCRCIN21 = CELL[20].IMUX_IMUX[6];
				input TXCRCIN22 = CELL[20].IMUX_IMUX[5];
				input TXCRCIN23 = CELL[20].IMUX_IMUX[4];
				input TXCRCIN24 = CELL[23].IMUX_IMUX[7];
				input TXCRCIN25 = CELL[23].IMUX_IMUX[6];
				input TXCRCIN26 = CELL[23].IMUX_IMUX[5];
				input TXCRCIN27 = CELL[23].IMUX_IMUX[4];
				input TXCRCIN28 = CELL[22].IMUX_IMUX[7];
				input TXCRCIN29 = CELL[22].IMUX_IMUX[6];
				input TXCRCIN3 = CELL[17].IMUX_IMUX[4];
				input TXCRCIN30 = CELL[22].IMUX_IMUX[5];
				input TXCRCIN31 = CELL[22].IMUX_IMUX[4];
				input TXCRCIN32 = CELL[25].IMUX_IMUX[7];
				input TXCRCIN33 = CELL[25].IMUX_IMUX[6];
				input TXCRCIN34 = CELL[25].IMUX_IMUX[5];
				input TXCRCIN35 = CELL[25].IMUX_IMUX[4];
				input TXCRCIN36 = CELL[24].IMUX_IMUX[7];
				input TXCRCIN37 = CELL[24].IMUX_IMUX[6];
				input TXCRCIN38 = CELL[24].IMUX_IMUX[5];
				input TXCRCIN39 = CELL[24].IMUX_IMUX[4];
				input TXCRCIN4 = CELL[16].IMUX_IMUX[7];
				input TXCRCIN40 = CELL[27].IMUX_IMUX[7];
				input TXCRCIN41 = CELL[27].IMUX_IMUX[6];
				input TXCRCIN42 = CELL[27].IMUX_IMUX[5];
				input TXCRCIN43 = CELL[27].IMUX_IMUX[4];
				input TXCRCIN44 = CELL[26].IMUX_IMUX[7];
				input TXCRCIN45 = CELL[26].IMUX_IMUX[6];
				input TXCRCIN46 = CELL[26].IMUX_IMUX[5];
				input TXCRCIN47 = CELL[26].IMUX_IMUX[4];
				input TXCRCIN48 = CELL[29].IMUX_IMUX[7];
				input TXCRCIN49 = CELL[29].IMUX_IMUX[6];
				input TXCRCIN5 = CELL[16].IMUX_IMUX[6];
				input TXCRCIN50 = CELL[29].IMUX_IMUX[5];
				input TXCRCIN51 = CELL[29].IMUX_IMUX[4];
				input TXCRCIN52 = CELL[28].IMUX_IMUX[7];
				input TXCRCIN53 = CELL[28].IMUX_IMUX[6];
				input TXCRCIN54 = CELL[28].IMUX_IMUX[5];
				input TXCRCIN55 = CELL[28].IMUX_IMUX[4];
				input TXCRCIN56 = CELL[31].IMUX_IMUX[7];
				input TXCRCIN57 = CELL[31].IMUX_IMUX[6];
				input TXCRCIN58 = CELL[31].IMUX_IMUX[5];
				input TXCRCIN59 = CELL[31].IMUX_IMUX[4];
				input TXCRCIN6 = CELL[16].IMUX_IMUX[5];
				input TXCRCIN60 = CELL[30].IMUX_IMUX[7];
				input TXCRCIN61 = CELL[30].IMUX_IMUX[6];
				input TXCRCIN62 = CELL[30].IMUX_IMUX[5];
				input TXCRCIN63 = CELL[30].IMUX_IMUX[4];
				input TXCRCIN7 = CELL[16].IMUX_IMUX[4];
				input TXCRCIN8 = CELL[19].IMUX_IMUX[7];
				input TXCRCIN9 = CELL[19].IMUX_IMUX[6];
				input TXCRCINIT = CELL[21].IMUX_IMUX[17];
				input TXCRCINTCLK = CELL[23].IMUX_CLK_OPTINV[1];
				output TXCRCOUT0 = CELL[17].OUT_HALF0_BEL[3], CELL[17].OUT_HALF1_BEL[3];
				output TXCRCOUT1 = CELL[17].OUT_HALF0_BEL[2], CELL[17].OUT_HALF1_BEL[2];
				output TXCRCOUT10 = CELL[19].OUT_HALF0_BEL[1], CELL[19].OUT_HALF1_BEL[1];
				output TXCRCOUT11 = CELL[19].OUT_HALF0_BEL[0], CELL[19].OUT_HALF1_BEL[0];
				output TXCRCOUT12 = CELL[18].OUT_HALF0_BEL[3], CELL[18].OUT_HALF1_BEL[3];
				output TXCRCOUT13 = CELL[18].OUT_HALF0_BEL[2], CELL[18].OUT_HALF1_BEL[2];
				output TXCRCOUT14 = CELL[18].OUT_HALF0_BEL[1], CELL[18].OUT_HALF1_BEL[1];
				output TXCRCOUT15 = CELL[18].OUT_HALF0_BEL[0], CELL[18].OUT_HALF1_BEL[0];
				output TXCRCOUT16 = CELL[21].OUT_HALF0_BEL[3], CELL[21].OUT_HALF1_BEL[3];
				output TXCRCOUT17 = CELL[21].OUT_HALF0_BEL[2], CELL[21].OUT_HALF1_BEL[2];
				output TXCRCOUT18 = CELL[21].OUT_HALF0_BEL[1], CELL[21].OUT_HALF1_BEL[1];
				output TXCRCOUT19 = CELL[21].OUT_HALF0_BEL[0], CELL[21].OUT_HALF1_BEL[0];
				output TXCRCOUT2 = CELL[17].OUT_HALF0_BEL[1], CELL[17].OUT_HALF1_BEL[1];
				output TXCRCOUT20 = CELL[20].OUT_HALF0_BEL[3], CELL[20].OUT_HALF1_BEL[3];
				output TXCRCOUT21 = CELL[20].OUT_HALF0_BEL[2], CELL[20].OUT_HALF1_BEL[2];
				output TXCRCOUT22 = CELL[20].OUT_HALF0_BEL[1], CELL[20].OUT_HALF1_BEL[1];
				output TXCRCOUT23 = CELL[20].OUT_HALF0_BEL[0], CELL[20].OUT_HALF1_BEL[0];
				output TXCRCOUT24 = CELL[23].OUT_HALF0_BEL[3], CELL[23].OUT_HALF1_BEL[3];
				output TXCRCOUT25 = CELL[23].OUT_HALF0_BEL[2], CELL[23].OUT_HALF1_BEL[2];
				output TXCRCOUT26 = CELL[23].OUT_HALF0_BEL[1], CELL[23].OUT_HALF1_BEL[1];
				output TXCRCOUT27 = CELL[23].OUT_HALF0_BEL[0], CELL[23].OUT_HALF1_BEL[0];
				output TXCRCOUT28 = CELL[22].OUT_HALF0_BEL[3], CELL[22].OUT_HALF1_BEL[3];
				output TXCRCOUT29 = CELL[22].OUT_HALF0_BEL[2], CELL[22].OUT_HALF1_BEL[2];
				output TXCRCOUT3 = CELL[17].OUT_HALF0_BEL[0], CELL[17].OUT_HALF1_BEL[0];
				output TXCRCOUT30 = CELL[22].OUT_HALF0_BEL[1], CELL[22].OUT_HALF1_BEL[1];
				output TXCRCOUT31 = CELL[22].OUT_HALF0_BEL[0], CELL[22].OUT_HALF1_BEL[0];
				output TXCRCOUT4 = CELL[16].OUT_HALF0_BEL[3], CELL[16].OUT_HALF1_BEL[3];
				output TXCRCOUT5 = CELL[16].OUT_HALF0_BEL[2], CELL[16].OUT_HALF1_BEL[2];
				output TXCRCOUT6 = CELL[16].OUT_HALF0_BEL[1], CELL[16].OUT_HALF1_BEL[1];
				output TXCRCOUT7 = CELL[16].OUT_HALF0_BEL[0], CELL[16].OUT_HALF1_BEL[0];
				output TXCRCOUT8 = CELL[19].OUT_HALF0_BEL[3], CELL[19].OUT_HALF1_BEL[3];
				output TXCRCOUT9 = CELL[19].OUT_HALF0_BEL[2], CELL[19].OUT_HALF1_BEL[2];
				input TXCRCPD = CELL[25].IMUX_IMUX[13];
				input TXCRCRESET = CELL[24].IMUX_SR_OPTINV[0];
				output TXCYCLELIMIT = CELL[29].OUT_HALF0_BEL[4], CELL[29].OUT_HALF1_BEL[4];
				input TXDATA0 = CELL[16].IMUX_IMUX[0];
				input TXDATA1 = CELL[16].IMUX_IMUX[1];
				input TXDATA10 = CELL[18].IMUX_IMUX[2];
				input TXDATA11 = CELL[18].IMUX_IMUX[3];
				input TXDATA12 = CELL[19].IMUX_IMUX[0];
				input TXDATA13 = CELL[19].IMUX_IMUX[1];
				input TXDATA14 = CELL[19].IMUX_IMUX[2];
				input TXDATA15 = CELL[19].IMUX_IMUX[3];
				input TXDATA16 = CELL[20].IMUX_IMUX[0];
				input TXDATA17 = CELL[20].IMUX_IMUX[1];
				input TXDATA18 = CELL[20].IMUX_IMUX[2];
				input TXDATA19 = CELL[20].IMUX_IMUX[3];
				input TXDATA2 = CELL[16].IMUX_IMUX[2];
				input TXDATA20 = CELL[21].IMUX_IMUX[0];
				input TXDATA21 = CELL[21].IMUX_IMUX[1];
				input TXDATA22 = CELL[21].IMUX_IMUX[2];
				input TXDATA23 = CELL[21].IMUX_IMUX[3];
				input TXDATA24 = CELL[22].IMUX_IMUX[0];
				input TXDATA25 = CELL[22].IMUX_IMUX[1];
				input TXDATA26 = CELL[22].IMUX_IMUX[2];
				input TXDATA27 = CELL[22].IMUX_IMUX[3];
				input TXDATA28 = CELL[23].IMUX_IMUX[0];
				input TXDATA29 = CELL[23].IMUX_IMUX[1];
				input TXDATA3 = CELL[16].IMUX_IMUX[3];
				input TXDATA30 = CELL[23].IMUX_IMUX[2];
				input TXDATA31 = CELL[23].IMUX_IMUX[3];
				input TXDATA32 = CELL[24].IMUX_IMUX[0];
				input TXDATA33 = CELL[24].IMUX_IMUX[1];
				input TXDATA34 = CELL[24].IMUX_IMUX[2];
				input TXDATA35 = CELL[24].IMUX_IMUX[3];
				input TXDATA36 = CELL[25].IMUX_IMUX[0];
				input TXDATA37 = CELL[25].IMUX_IMUX[1];
				input TXDATA38 = CELL[25].IMUX_IMUX[2];
				input TXDATA39 = CELL[25].IMUX_IMUX[3];
				input TXDATA4 = CELL[17].IMUX_IMUX[0];
				input TXDATA40 = CELL[26].IMUX_IMUX[0];
				input TXDATA41 = CELL[26].IMUX_IMUX[1];
				input TXDATA42 = CELL[26].IMUX_IMUX[2];
				input TXDATA43 = CELL[26].IMUX_IMUX[3];
				input TXDATA44 = CELL[27].IMUX_IMUX[0];
				input TXDATA45 = CELL[27].IMUX_IMUX[1];
				input TXDATA46 = CELL[27].IMUX_IMUX[2];
				input TXDATA47 = CELL[27].IMUX_IMUX[3];
				input TXDATA48 = CELL[28].IMUX_IMUX[0];
				input TXDATA49 = CELL[28].IMUX_IMUX[1];
				input TXDATA5 = CELL[17].IMUX_IMUX[1];
				input TXDATA50 = CELL[28].IMUX_IMUX[2];
				input TXDATA51 = CELL[28].IMUX_IMUX[3];
				input TXDATA52 = CELL[29].IMUX_IMUX[0];
				input TXDATA53 = CELL[29].IMUX_IMUX[1];
				input TXDATA54 = CELL[29].IMUX_IMUX[2];
				input TXDATA55 = CELL[29].IMUX_IMUX[3];
				input TXDATA56 = CELL[30].IMUX_IMUX[0];
				input TXDATA57 = CELL[30].IMUX_IMUX[1];
				input TXDATA58 = CELL[30].IMUX_IMUX[2];
				input TXDATA59 = CELL[30].IMUX_IMUX[3];
				input TXDATA6 = CELL[17].IMUX_IMUX[2];
				input TXDATA60 = CELL[31].IMUX_IMUX[0];
				input TXDATA61 = CELL[31].IMUX_IMUX[1];
				input TXDATA62 = CELL[31].IMUX_IMUX[2];
				input TXDATA63 = CELL[31].IMUX_IMUX[3];
				input TXDATA7 = CELL[17].IMUX_IMUX[3];
				input TXDATA8 = CELL[18].IMUX_IMUX[0];
				input TXDATA9 = CELL[18].IMUX_IMUX[1];
				input TXDATAWIDTH0 = CELL[17].IMUX_IMUX[20];
				input TXDATAWIDTH1 = CELL[17].IMUX_IMUX[21];
				output TXENABLECAL = CELL[28].OUT_HALF0_BEL[5], CELL[28].OUT_HALF1_BEL[5];
				input TXENC64B66BUSE = CELL[30].IMUX_IMUX[13];
				input TXENC8B10BUSE = CELL[30].IMUX_IMUX[12];
				input TXENOOB = CELL[21].IMUX_IMUX[18];
				output TXFCALSTATE0 = CELL[26].OUT_HALF0_BEL[4], CELL[26].OUT_HALF1_BEL[4];
				output TXFCALSTATE1 = CELL[26].OUT_HALF0_BEL[5], CELL[26].OUT_HALF1_BEL[5];
				output TXFCALSTATE2 = CELL[26].OUT_HALF0_BEL[6], CELL[26].OUT_HALF1_BEL[6];
				output TXFDETSTATE0 = CELL[25].OUT_SEC_TMIN[0];
				output TXFDETSTATE1 = CELL[25].OUT_SEC_TMIN[1];
				output TXFDETSTATE2 = CELL[25].OUT_SEC_TMIN[2];
				input TXGEARBOX64B66BUSE = CELL[30].IMUX_IMUX[15];
				input TXINHIBIT = CELL[31].IMUX_IMUX[18];
				input TXINTDATAWIDTH0 = CELL[17].IMUX_IMUX[16];
				input TXINTDATAWIDTH1 = CELL[17].IMUX_IMUX[17];
				output TXKERR0 = CELL[16].OUT_SEC_TMIN[2];
				output TXKERR1 = CELL[18].OUT_SEC_TMIN[2];
				output TXKERR2 = CELL[20].OUT_SEC_TMIN[2];
				output TXKERR3 = CELL[22].OUT_SEC_TMIN[2];
				output TXKERR4 = CELL[24].OUT_SEC_TMIN[2];
				output TXKERR5 = CELL[26].OUT_SEC_TMIN[2];
				output TXKERR6 = CELL[28].OUT_SEC_TMIN[2];
				output TXKERR7 = CELL[30].OUT_SEC_TMIN[2];
				output TXLOCK = CELL[31].OUT_HALF0_BEL[5], CELL[31].OUT_HALF1_BEL[5];
				output TXLOCKUPDATE = CELL[31].OUT_HALF0_BEL[7], CELL[31].OUT_HALF1_BEL[7];
				output TXOUTCLK1 = CELL[23].OUT_BEST_TMIN[6];
				output TXOUTCLK2 = CELL[23].OUT_BEST_TMIN[7];
				input TXPMARESET = CELL[26].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL[31].IMUX_IMUX[17];
				input TXRESET = CELL[17].IMUX_SR_OPTINV[0];
				output TXRUNDISP0 = CELL[16].OUT_SEC_TMIN[1];
				output TXRUNDISP1 = CELL[18].OUT_SEC_TMIN[1];
				output TXRUNDISP2 = CELL[20].OUT_SEC_TMIN[1];
				output TXRUNDISP3 = CELL[22].OUT_SEC_TMIN[1];
				output TXRUNDISP4 = CELL[24].OUT_SEC_TMIN[1];
				output TXRUNDISP5 = CELL[26].OUT_SEC_TMIN[1];
				output TXRUNDISP6 = CELL[28].OUT_SEC_TMIN[1];
				output TXRUNDISP7 = CELL[30].OUT_SEC_TMIN[1];
				input TXSCRAM64B66BUSE = CELL[30].IMUX_IMUX[14];
				input TXSYNC = CELL[27].IMUX_IMUX[12];
				input TXUSRCLK = CELL[22].IMUX_CLK_OPTINV[2];
				input TXUSRCLK2 = CELL[22].IMUX_CLK_OPTINV[3];
				input TXUSRLOCK = CELL[26].IMUX_IMUX[14];
				input TXUSRVCOCAL = CELL[26].IMUX_IMUX[15];
				input TXUSRVCODAC0 = CELL[20].IMUX_IMUX[12];
				input TXUSRVCODAC1 = CELL[20].IMUX_IMUX[13];
				input TXUSRVCODAC2 = CELL[20].IMUX_IMUX[14];
				input TXUSRVCODAC3 = CELL[20].IMUX_IMUX[15];
				input TXUSRVCODAC4 = CELL[21].IMUX_IMUX[12];
				input TXUSRVCODAC5 = CELL[21].IMUX_IMUX[13];
				input TXUSRVCODAC6 = CELL[21].IMUX_IMUX[14];
				input TXUSRVCODAC7 = CELL[21].IMUX_IMUX[15];
				input TXUSRVCODAC8 = CELL[22].IMUX_IMUX[20];
				input TXUSRVCODAC9 = CELL[22].IMUX_IMUX[21];
				output TXVCOHIGH = CELL[19].OUT_BEST_TMIN[5];
			}

			bel GT11CLK {
			}

			bel IPAD_CLKP[0] {
			}

			bel IPAD_CLKN[0] {
			}

			bel IPAD_RXP[0] {
			}

			bel IPAD_RXP[1] {
			}

			bel IPAD_RXN[0] {
			}

			bel IPAD_RXN[1] {
			}

			bel OPAD_TXP[0] {
			}

			bel OPAD_TXP[1] {
			}

			bel OPAD_TXN[0] {
			}

			bel OPAD_TXN[1] {
			}

			// wire CELL[0].IMUX_SR_OPTINV[0]      GT11[0].RXRESET
			// wire CELL[0].IMUX_IMUX[0]           GT11[0].TXDATA0
			// wire CELL[0].IMUX_IMUX[1]           GT11[0].TXDATA1
			// wire CELL[0].IMUX_IMUX[2]           GT11[0].TXDATA2
			// wire CELL[0].IMUX_IMUX[3]           GT11[0].TXDATA3
			// wire CELL[0].IMUX_IMUX[4]           GT11[0].TXCRCIN7
			// wire CELL[0].IMUX_IMUX[5]           GT11[0].TXCRCIN6
			// wire CELL[0].IMUX_IMUX[6]           GT11[0].TXCRCIN5
			// wire CELL[0].IMUX_IMUX[7]           GT11[0].TXCRCIN4
			// wire CELL[0].IMUX_IMUX[8]           GT11[0].RXCRCIN7
			// wire CELL[0].IMUX_IMUX[9]           GT11[0].RXCRCIN6
			// wire CELL[0].IMUX_IMUX[10]          GT11[0].RXCRCIN5
			// wire CELL[0].IMUX_IMUX[11]          GT11[0].RXCRCIN4
			// wire CELL[0].IMUX_IMUX[12]          GT11[0].RXUSRVCODAC0
			// wire CELL[0].IMUX_IMUX[13]          GT11[0].RXUSRVCODAC1
			// wire CELL[0].IMUX_IMUX[14]          GT11[0].RXUSRVCODAC2
			// wire CELL[0].IMUX_IMUX[15]          GT11[0].RXUSRVCODAC3
			// wire CELL[0].IMUX_IMUX[16]          GT11[0].TXBYPASS8B10B0
			// wire CELL[0].IMUX_IMUX[17]          GT11[0].TXCHARISK0
			// wire CELL[0].IMUX_IMUX[18]          GT11[0].TXCHARDISPMODE0
			// wire CELL[0].IMUX_IMUX[19]          GT11[0].TXCHARDISPVAL0
			// wire CELL[0].OUT_BEST_TMIN[0]       GT11[0].RXDATA0
			// wire CELL[0].OUT_BEST_TMIN[1]       GT11[0].RXDATA1
			// wire CELL[0].OUT_BEST_TMIN[2]       GT11[0].RXDATA2
			// wire CELL[0].OUT_BEST_TMIN[3]       GT11[0].RXDATA3
			// wire CELL[0].OUT_BEST_TMIN[4]       GT11[0].RXDISPERR0
			// wire CELL[0].OUT_BEST_TMIN[5]       GT11[0].RXNOTINTABLE0
			// wire CELL[0].OUT_BEST_TMIN[6]       GT11[0].RXCHARISK0
			// wire CELL[0].OUT_BEST_TMIN[7]       GT11[0].RXCHARISCOMMA0
			// wire CELL[0].OUT_SEC_TMIN[0]        GT11[0].RXRUNDISP0
			// wire CELL[0].OUT_SEC_TMIN[1]        GT11[0].TXRUNDISP0
			// wire CELL[0].OUT_SEC_TMIN[2]        GT11[0].TXKERR0
			// wire CELL[0].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT7
			// wire CELL[0].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT6
			// wire CELL[0].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT5
			// wire CELL[0].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT4
			// wire CELL[0].OUT_HALF0_BEL[4]       GT11[0].RXADCN
			// wire CELL[0].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT7
			// wire CELL[0].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT6
			// wire CELL[0].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT5
			// wire CELL[0].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT4
			// wire CELL[0].OUT_HALF1_BEL[4]       GT11[0].RXADCN
			// wire CELL[1].IMUX_SR_OPTINV[0]      GT11[0].TXRESET
			// wire CELL[1].IMUX_IMUX[0]           GT11[0].TXDATA4
			// wire CELL[1].IMUX_IMUX[1]           GT11[0].TXDATA5
			// wire CELL[1].IMUX_IMUX[2]           GT11[0].TXDATA6
			// wire CELL[1].IMUX_IMUX[3]           GT11[0].TXDATA7
			// wire CELL[1].IMUX_IMUX[4]           GT11[0].TXCRCIN3
			// wire CELL[1].IMUX_IMUX[5]           GT11[0].TXCRCIN2
			// wire CELL[1].IMUX_IMUX[6]           GT11[0].TXCRCIN1
			// wire CELL[1].IMUX_IMUX[7]           GT11[0].TXCRCIN0
			// wire CELL[1].IMUX_IMUX[8]           GT11[0].RXCRCIN3
			// wire CELL[1].IMUX_IMUX[9]           GT11[0].RXCRCIN2
			// wire CELL[1].IMUX_IMUX[10]          GT11[0].RXCRCIN1
			// wire CELL[1].IMUX_IMUX[11]          GT11[0].RXCRCIN0
			// wire CELL[1].IMUX_IMUX[12]          GT11[0].RXUSRVCODAC4
			// wire CELL[1].IMUX_IMUX[13]          GT11[0].RXUSRVCODAC5
			// wire CELL[1].IMUX_IMUX[14]          GT11[0].RXUSRVCODAC6
			// wire CELL[1].IMUX_IMUX[15]          GT11[0].RXUSRVCODAC7
			// wire CELL[1].IMUX_IMUX[16]          GT11[0].TXINTDATAWIDTH0
			// wire CELL[1].IMUX_IMUX[17]          GT11[0].TXINTDATAWIDTH1
			// wire CELL[1].IMUX_IMUX[18]          GT11[0].RXINTDATAWIDTH0
			// wire CELL[1].IMUX_IMUX[19]          GT11[0].RXINTDATAWIDTH1
			// wire CELL[1].IMUX_IMUX[20]          GT11[0].TXDATAWIDTH0
			// wire CELL[1].IMUX_IMUX[21]          GT11[0].TXDATAWIDTH1
			// wire CELL[1].IMUX_IMUX[22]          GT11[0].RXDATAWIDTH0
			// wire CELL[1].IMUX_IMUX[23]          GT11[0].RXDATAWIDTH1
			// wire CELL[1].OUT_BEST_TMIN[0]       GT11[0].RXDATA4
			// wire CELL[1].OUT_BEST_TMIN[1]       GT11[0].RXDATA5
			// wire CELL[1].OUT_BEST_TMIN[2]       GT11[0].RXDATA6
			// wire CELL[1].OUT_BEST_TMIN[3]       GT11[0].RXDATA7
			// wire CELL[1].OUT_BEST_TMIN[4]       GT11[0].RXLOSSOFSYNC0
			// wire CELL[1].OUT_BEST_TMIN[5]       GT11[0].RXLOSSOFSYNC1
			// wire CELL[1].OUT_BEST_TMIN[6]       GT11[0].RXSIGDET
			// wire CELL[1].OUT_BEST_TMIN[7]       GT11[0].RXADCP
			// wire CELL[1].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT3
			// wire CELL[1].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT2
			// wire CELL[1].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT1
			// wire CELL[1].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT0
			// wire CELL[1].OUT_HALF0_BEL[4]       GT11[0].CDRSTATUS0
			// wire CELL[1].OUT_HALF0_BEL[5]       GT11[0].CDRSTATUS1
			// wire CELL[1].OUT_HALF0_BEL[6]       GT11[0].CDRSTATUS2
			// wire CELL[1].OUT_HALF0_BEL[7]       GT11[0].CDRSTATUS3
			// wire CELL[1].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT3
			// wire CELL[1].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT2
			// wire CELL[1].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT1
			// wire CELL[1].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT0
			// wire CELL[1].OUT_HALF1_BEL[4]       GT11[0].CDRSTATUS0
			// wire CELL[1].OUT_HALF1_BEL[5]       GT11[0].CDRSTATUS1
			// wire CELL[1].OUT_HALF1_BEL[6]       GT11[0].CDRSTATUS2
			// wire CELL[1].OUT_HALF1_BEL[7]       GT11[0].CDRSTATUS3
			// wire CELL[2].IMUX_IMUX[0]           GT11[0].TXDATA8
			// wire CELL[2].IMUX_IMUX[1]           GT11[0].TXDATA9
			// wire CELL[2].IMUX_IMUX[2]           GT11[0].TXDATA10
			// wire CELL[2].IMUX_IMUX[3]           GT11[0].TXDATA11
			// wire CELL[2].IMUX_IMUX[4]           GT11[0].TXCRCIN15
			// wire CELL[2].IMUX_IMUX[5]           GT11[0].TXCRCIN14
			// wire CELL[2].IMUX_IMUX[6]           GT11[0].TXCRCIN13
			// wire CELL[2].IMUX_IMUX[7]           GT11[0].TXCRCIN12
			// wire CELL[2].IMUX_IMUX[8]           GT11[0].RXCRCIN15
			// wire CELL[2].IMUX_IMUX[9]           GT11[0].RXCRCIN14
			// wire CELL[2].IMUX_IMUX[10]          GT11[0].RXCRCIN13
			// wire CELL[2].IMUX_IMUX[11]          GT11[0].RXCRCIN12
			// wire CELL[2].IMUX_IMUX[12]          GT11[0].RXUSRVCODAC8
			// wire CELL[2].IMUX_IMUX[13]          GT11[0].RXUSRVCODAC9
			// wire CELL[2].IMUX_IMUX[14]          GT11[0].RXSYNC
			// wire CELL[2].IMUX_IMUX[16]          GT11[0].TXBYPASS8B10B1
			// wire CELL[2].IMUX_IMUX[17]          GT11[0].TXCHARISK1
			// wire CELL[2].IMUX_IMUX[18]          GT11[0].TXCHARDISPMODE1
			// wire CELL[2].IMUX_IMUX[19]          GT11[0].TXCHARDISPVAL1
			// wire CELL[2].OUT_BEST_TMIN[0]       GT11[0].RXDATA8
			// wire CELL[2].OUT_BEST_TMIN[1]       GT11[0].RXDATA9
			// wire CELL[2].OUT_BEST_TMIN[2]       GT11[0].RXDATA10
			// wire CELL[2].OUT_BEST_TMIN[3]       GT11[0].RXDATA11
			// wire CELL[2].OUT_BEST_TMIN[4]       GT11[0].RXDISPERR1
			// wire CELL[2].OUT_BEST_TMIN[5]       GT11[0].RXNOTINTABLE1
			// wire CELL[2].OUT_BEST_TMIN[6]       GT11[0].RXCHARISK1
			// wire CELL[2].OUT_BEST_TMIN[7]       GT11[0].RXCHARISCOMMA1
			// wire CELL[2].OUT_SEC_TMIN[0]        GT11[0].RXRUNDISP1
			// wire CELL[2].OUT_SEC_TMIN[1]        GT11[0].TXRUNDISP1
			// wire CELL[2].OUT_SEC_TMIN[2]        GT11[0].TXKERR1
			// wire CELL[2].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT15
			// wire CELL[2].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT14
			// wire CELL[2].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT13
			// wire CELL[2].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT12
			// wire CELL[2].OUT_HALF0_BEL[4]       GT11[0].CDRSTATUS4
			// wire CELL[2].OUT_HALF0_BEL[5]       GT11[0].CDRSTATUS5
			// wire CELL[2].OUT_HALF0_BEL[6]       GT11[0].CDRSTATUS6
			// wire CELL[2].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT15
			// wire CELL[2].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT14
			// wire CELL[2].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT13
			// wire CELL[2].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT12
			// wire CELL[2].OUT_HALF1_BEL[4]       GT11[0].CDRSTATUS4
			// wire CELL[2].OUT_HALF1_BEL[5]       GT11[0].CDRSTATUS5
			// wire CELL[2].OUT_HALF1_BEL[6]       GT11[0].CDRSTATUS6
			// wire CELL[3].IMUX_IMUX[0]           GT11[0].TXDATA12
			// wire CELL[3].IMUX_IMUX[1]           GT11[0].TXDATA13
			// wire CELL[3].IMUX_IMUX[2]           GT11[0].TXDATA14
			// wire CELL[3].IMUX_IMUX[3]           GT11[0].TXDATA15
			// wire CELL[3].IMUX_IMUX[4]           GT11[0].TXCRCIN11
			// wire CELL[3].IMUX_IMUX[5]           GT11[0].TXCRCIN10
			// wire CELL[3].IMUX_IMUX[6]           GT11[0].TXCRCIN9
			// wire CELL[3].IMUX_IMUX[7]           GT11[0].TXCRCIN8
			// wire CELL[3].IMUX_IMUX[8]           GT11[0].RXCRCIN11
			// wire CELL[3].IMUX_IMUX[9]           GT11[0].RXCRCIN10
			// wire CELL[3].IMUX_IMUX[10]          GT11[0].RXCRCIN9
			// wire CELL[3].IMUX_IMUX[11]          GT11[0].RXCRCIN8
			// wire CELL[3].IMUX_IMUX[12]          GT11[0].ENPCOMMAALIGN
			// wire CELL[3].IMUX_IMUX[13]          GT11[0].ENMCOMMAALIGN
			// wire CELL[3].IMUX_IMUX[14]          GT11[0].RXDESCRAM64B66BUSE
			// wire CELL[3].IMUX_IMUX[15]          GT11[0].RXBLOCKSYNC64B66BUSE
			// wire CELL[3].IMUX_IMUX[16]          GT11[0].RXCOMMADETUSE
			// wire CELL[3].IMUX_IMUX[17]          GT11[0].RXSLIDE
			// wire CELL[3].IMUX_IMUX[18]          GT11[0].TXCLKSTABLE
			// wire CELL[3].IMUX_IMUX[19]          GT11[0].RXCLKSTABLE
			// wire CELL[3].OUT_BEST_TMIN[0]       GT11[0].RXDATA12
			// wire CELL[3].OUT_BEST_TMIN[1]       GT11[0].RXDATA13
			// wire CELL[3].OUT_BEST_TMIN[2]       GT11[0].RXDATA14
			// wire CELL[3].OUT_BEST_TMIN[3]       GT11[0].RXDATA15
			// wire CELL[3].OUT_BEST_TMIN[4]       GT11[0].RXVCOHIGH
			// wire CELL[3].OUT_BEST_TMIN[5]       GT11[0].TXVCOHIGH
			// wire CELL[3].OUT_BEST_TMIN[6]       GT11[0].RXCALFAIL
			// wire CELL[3].OUT_BEST_TMIN[7]       GT11[0].TXCALFAIL
			// wire CELL[3].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT11
			// wire CELL[3].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT10
			// wire CELL[3].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT9
			// wire CELL[3].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT8
			// wire CELL[3].OUT_HALF0_BEL[4]       GT11[0].CDRSTATUS7
			// wire CELL[3].OUT_HALF0_BEL[5]       GT11[0].CDRSTATUS8
			// wire CELL[3].OUT_HALF0_BEL[6]       GT11[0].CDRSTATUS9
			// wire CELL[3].OUT_HALF0_BEL[7]       GT11[0].CDRSTATUS10
			// wire CELL[3].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT11
			// wire CELL[3].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT10
			// wire CELL[3].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT9
			// wire CELL[3].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT8
			// wire CELL[3].OUT_HALF1_BEL[4]       GT11[0].CDRSTATUS7
			// wire CELL[3].OUT_HALF1_BEL[5]       GT11[0].CDRSTATUS8
			// wire CELL[3].OUT_HALF1_BEL[6]       GT11[0].CDRSTATUS9
			// wire CELL[3].OUT_HALF1_BEL[7]       GT11[0].CDRSTATUS10
			// wire CELL[4].IMUX_IMUX[0]           GT11[0].TXDATA16
			// wire CELL[4].IMUX_IMUX[1]           GT11[0].TXDATA17
			// wire CELL[4].IMUX_IMUX[2]           GT11[0].TXDATA18
			// wire CELL[4].IMUX_IMUX[3]           GT11[0].TXDATA19
			// wire CELL[4].IMUX_IMUX[4]           GT11[0].TXCRCIN23
			// wire CELL[4].IMUX_IMUX[5]           GT11[0].TXCRCIN22
			// wire CELL[4].IMUX_IMUX[6]           GT11[0].TXCRCIN21
			// wire CELL[4].IMUX_IMUX[7]           GT11[0].TXCRCIN20
			// wire CELL[4].IMUX_IMUX[8]           GT11[0].RXCRCIN23
			// wire CELL[4].IMUX_IMUX[9]           GT11[0].RXCRCIN22
			// wire CELL[4].IMUX_IMUX[10]          GT11[0].RXCRCIN21
			// wire CELL[4].IMUX_IMUX[11]          GT11[0].RXCRCIN20
			// wire CELL[4].IMUX_IMUX[12]          GT11[0].TXUSRVCODAC0
			// wire CELL[4].IMUX_IMUX[13]          GT11[0].TXUSRVCODAC1
			// wire CELL[4].IMUX_IMUX[14]          GT11[0].TXUSRVCODAC2
			// wire CELL[4].IMUX_IMUX[15]          GT11[0].TXUSRVCODAC3
			// wire CELL[4].IMUX_IMUX[16]          GT11[0].TXBYPASS8B10B2
			// wire CELL[4].IMUX_IMUX[17]          GT11[0].TXCHARISK2
			// wire CELL[4].IMUX_IMUX[18]          GT11[0].TXCHARDISPMODE2
			// wire CELL[4].IMUX_IMUX[19]          GT11[0].TXCHARDISPVAL2
			// wire CELL[4].OUT_BEST_TMIN[0]       GT11[0].RXDATA16
			// wire CELL[4].OUT_BEST_TMIN[1]       GT11[0].RXDATA17
			// wire CELL[4].OUT_BEST_TMIN[2]       GT11[0].RXDATA18
			// wire CELL[4].OUT_BEST_TMIN[3]       GT11[0].RXDATA19
			// wire CELL[4].OUT_BEST_TMIN[4]       GT11[0].RXDISPERR2
			// wire CELL[4].OUT_BEST_TMIN[5]       GT11[0].RXNOTINTABLE2
			// wire CELL[4].OUT_BEST_TMIN[6]       GT11[0].RXCHARISK2
			// wire CELL[4].OUT_BEST_TMIN[7]       GT11[0].RXCHARISCOMMA2
			// wire CELL[4].OUT_SEC_TMIN[0]        GT11[0].RXRUNDISP2
			// wire CELL[4].OUT_SEC_TMIN[1]        GT11[0].TXRUNDISP2
			// wire CELL[4].OUT_SEC_TMIN[2]        GT11[0].TXKERR2
			// wire CELL[4].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT23
			// wire CELL[4].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT22
			// wire CELL[4].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT21
			// wire CELL[4].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT20
			// wire CELL[4].OUT_HALF0_BEL[4]       GT11[0].CDRSTATUS11
			// wire CELL[4].OUT_HALF0_BEL[5]       GT11[0].CDRSTATUS12
			// wire CELL[4].OUT_HALF0_BEL[6]       GT11[0].RXBUFERR
			// wire CELL[4].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT23
			// wire CELL[4].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT22
			// wire CELL[4].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT21
			// wire CELL[4].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT20
			// wire CELL[4].OUT_HALF1_BEL[4]       GT11[0].CDRSTATUS11
			// wire CELL[4].OUT_HALF1_BEL[5]       GT11[0].CDRSTATUS12
			// wire CELL[4].OUT_HALF1_BEL[6]       GT11[0].RXBUFERR
			// wire CELL[5].IMUX_IMUX[0]           GT11[0].TXDATA20
			// wire CELL[5].IMUX_IMUX[1]           GT11[0].TXDATA21
			// wire CELL[5].IMUX_IMUX[2]           GT11[0].TXDATA22
			// wire CELL[5].IMUX_IMUX[3]           GT11[0].TXDATA23
			// wire CELL[5].IMUX_IMUX[4]           GT11[0].TXCRCIN19
			// wire CELL[5].IMUX_IMUX[5]           GT11[0].TXCRCIN18
			// wire CELL[5].IMUX_IMUX[6]           GT11[0].TXCRCIN17
			// wire CELL[5].IMUX_IMUX[7]           GT11[0].TXCRCIN16
			// wire CELL[5].IMUX_IMUX[8]           GT11[0].RXCRCIN19
			// wire CELL[5].IMUX_IMUX[9]           GT11[0].RXCRCIN18
			// wire CELL[5].IMUX_IMUX[10]          GT11[0].RXCRCIN17
			// wire CELL[5].IMUX_IMUX[11]          GT11[0].RXCRCIN16
			// wire CELL[5].IMUX_IMUX[12]          GT11[0].TXUSRVCODAC4
			// wire CELL[5].IMUX_IMUX[13]          GT11[0].TXUSRVCODAC5
			// wire CELL[5].IMUX_IMUX[14]          GT11[0].TXUSRVCODAC6
			// wire CELL[5].IMUX_IMUX[15]          GT11[0].TXUSRVCODAC7
			// wire CELL[5].IMUX_IMUX[16]          GT11[0].RXCRCINIT
			// wire CELL[5].IMUX_IMUX[17]          GT11[0].TXCRCINIT
			// wire CELL[5].IMUX_IMUX[18]          GT11[0].TXENOOB
			// wire CELL[5].OUT_BEST_TMIN[0]       GT11[0].RXDATA20
			// wire CELL[5].OUT_BEST_TMIN[1]       GT11[0].RXDATA21
			// wire CELL[5].OUT_BEST_TMIN[2]       GT11[0].RXDATA22
			// wire CELL[5].OUT_BEST_TMIN[3]       GT11[0].RXDATA23
			// wire CELL[5].OUT_BEST_TMIN[4]       GT11[0].DO4
			// wire CELL[5].OUT_BEST_TMIN[5]       GT11[0].DO5
			// wire CELL[5].OUT_BEST_TMIN[6]       GT11[0].DO6
			// wire CELL[5].OUT_BEST_TMIN[7]       GT11[0].DO7
			// wire CELL[5].OUT_SEC_TMIN[0]        GT11[0].CDRSTATUS13
			// wire CELL[5].OUT_SEC_TMIN[1]        GT11[0].CDRSTATUS14
			// wire CELL[5].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT19
			// wire CELL[5].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT18
			// wire CELL[5].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT17
			// wire CELL[5].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT16
			// wire CELL[5].OUT_HALF0_BEL[4]       GT11[0].DO0
			// wire CELL[5].OUT_HALF0_BEL[5]       GT11[0].DO1
			// wire CELL[5].OUT_HALF0_BEL[6]       GT11[0].DO2
			// wire CELL[5].OUT_HALF0_BEL[7]       GT11[0].DO3
			// wire CELL[5].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT19
			// wire CELL[5].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT18
			// wire CELL[5].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT17
			// wire CELL[5].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT16
			// wire CELL[5].OUT_HALF1_BEL[4]       GT11[0].DO0
			// wire CELL[5].OUT_HALF1_BEL[5]       GT11[0].DO1
			// wire CELL[5].OUT_HALF1_BEL[6]       GT11[0].DO2
			// wire CELL[5].OUT_HALF1_BEL[7]       GT11[0].DO3
			// wire CELL[6].IMUX_CLK_OPTINV[0]     GT11[0].RXUSRCLK
			// wire CELL[6].IMUX_CLK_OPTINV[1]     GT11[0].RXUSRCLK2
			// wire CELL[6].IMUX_CLK_OPTINV[2]     GT11[0].TXUSRCLK
			// wire CELL[6].IMUX_CLK_OPTINV[3]     GT11[0].TXUSRCLK2
			// wire CELL[6].IMUX_IMUX[0]           GT11[0].TXDATA24
			// wire CELL[6].IMUX_IMUX[1]           GT11[0].TXDATA25
			// wire CELL[6].IMUX_IMUX[2]           GT11[0].TXDATA26
			// wire CELL[6].IMUX_IMUX[3]           GT11[0].TXDATA27
			// wire CELL[6].IMUX_IMUX[4]           GT11[0].TXCRCIN31
			// wire CELL[6].IMUX_IMUX[5]           GT11[0].TXCRCIN30
			// wire CELL[6].IMUX_IMUX[6]           GT11[0].TXCRCIN29
			// wire CELL[6].IMUX_IMUX[7]           GT11[0].TXCRCIN28
			// wire CELL[6].IMUX_IMUX[8]           GT11[0].RXCRCIN31
			// wire CELL[6].IMUX_IMUX[9]           GT11[0].RXCRCIN30
			// wire CELL[6].IMUX_IMUX[10]          GT11[0].RXCRCIN29
			// wire CELL[6].IMUX_IMUX[11]          GT11[0].RXCRCIN28
			// wire CELL[6].IMUX_IMUX[12]          GT11[0].DADDR0
			// wire CELL[6].IMUX_IMUX[13]          GT11[0].DADDR1
			// wire CELL[6].IMUX_IMUX[14]          GT11[0].DADDR2
			// wire CELL[6].IMUX_IMUX[15]          GT11[0].DADDR3
			// wire CELL[6].IMUX_IMUX[16]          GT11[0].TXBYPASS8B10B3
			// wire CELL[6].IMUX_IMUX[17]          GT11[0].TXCHARISK3
			// wire CELL[6].IMUX_IMUX[18]          GT11[0].TXCHARDISPMODE3
			// wire CELL[6].IMUX_IMUX[19]          GT11[0].TXCHARDISPVAL3
			// wire CELL[6].IMUX_IMUX[20]          GT11[0].TXUSRVCODAC8
			// wire CELL[6].IMUX_IMUX[21]          GT11[0].TXUSRVCODAC9
			// wire CELL[6].OUT_BEST_TMIN[0]       GT11[0].RXDATA24
			// wire CELL[6].OUT_BEST_TMIN[1]       GT11[0].RXDATA25
			// wire CELL[6].OUT_BEST_TMIN[2]       GT11[0].RXDATA26
			// wire CELL[6].OUT_BEST_TMIN[3]       GT11[0].RXDATA27
			// wire CELL[6].OUT_BEST_TMIN[4]       GT11[0].RXDISPERR3
			// wire CELL[6].OUT_BEST_TMIN[5]       GT11[0].RXNOTINTABLE3
			// wire CELL[6].OUT_BEST_TMIN[6]       GT11[0].RXCHARISK3
			// wire CELL[6].OUT_BEST_TMIN[7]       GT11[0].RXCHARISCOMMA3
			// wire CELL[6].OUT_SEC_TMIN[0]        GT11[0].RXRUNDISP3
			// wire CELL[6].OUT_SEC_TMIN[1]        GT11[0].TXRUNDISP3
			// wire CELL[6].OUT_SEC_TMIN[2]        GT11[0].TXKERR3
			// wire CELL[6].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT31
			// wire CELL[6].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT30
			// wire CELL[6].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT29
			// wire CELL[6].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT28
			// wire CELL[6].OUT_HALF0_BEL[4]       GT11[0].CDRSTATUS15
			// wire CELL[6].OUT_HALF0_BEL[5]       GT11[0].CDRSTATUS16
			// wire CELL[6].OUT_HALF0_BEL[6]       GT11[0].TXADCN
			// wire CELL[6].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT31
			// wire CELL[6].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT30
			// wire CELL[6].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT29
			// wire CELL[6].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT28
			// wire CELL[6].OUT_HALF1_BEL[4]       GT11[0].CDRSTATUS15
			// wire CELL[6].OUT_HALF1_BEL[5]       GT11[0].CDRSTATUS16
			// wire CELL[6].OUT_HALF1_BEL[6]       GT11[0].TXADCN
			// wire CELL[7].IMUX_SR_OPTINV[0]      GT11[0].RXCRCRESET
			// wire CELL[7].IMUX_CLK_OPTINV[0]     GT11[0].RXCRCINTCLK
			// wire CELL[7].IMUX_CLK_OPTINV[1]     GT11[0].TXCRCINTCLK
			// wire CELL[7].IMUX_CE_OPTINV[0]      GT11[0].RXCRCDATAVALID
			// wire CELL[7].IMUX_CE_OPTINV[1]      GT11[0].TXCRCDATAVALID
			// wire CELL[7].IMUX_IMUX[0]           GT11[0].TXDATA28
			// wire CELL[7].IMUX_IMUX[1]           GT11[0].TXDATA29
			// wire CELL[7].IMUX_IMUX[2]           GT11[0].TXDATA30
			// wire CELL[7].IMUX_IMUX[3]           GT11[0].TXDATA31
			// wire CELL[7].IMUX_IMUX[4]           GT11[0].TXCRCIN27
			// wire CELL[7].IMUX_IMUX[5]           GT11[0].TXCRCIN26
			// wire CELL[7].IMUX_IMUX[6]           GT11[0].TXCRCIN25
			// wire CELL[7].IMUX_IMUX[7]           GT11[0].TXCRCIN24
			// wire CELL[7].IMUX_IMUX[8]           GT11[0].RXCRCIN27
			// wire CELL[7].IMUX_IMUX[9]           GT11[0].RXCRCIN26
			// wire CELL[7].IMUX_IMUX[10]          GT11[0].RXCRCIN25
			// wire CELL[7].IMUX_IMUX[11]          GT11[0].RXCRCIN24
			// wire CELL[7].IMUX_IMUX[12]          GT11[0].DI0
			// wire CELL[7].IMUX_IMUX[13]          GT11[0].DI1
			// wire CELL[7].IMUX_IMUX[14]          GT11[0].DI2
			// wire CELL[7].IMUX_IMUX[15]          GT11[0].DI3
			// wire CELL[7].IMUX_IMUX[16]          GT11[0].DI4
			// wire CELL[7].IMUX_IMUX[17]          GT11[0].DI5
			// wire CELL[7].IMUX_IMUX[18]          GT11[0].DI6
			// wire CELL[7].IMUX_IMUX[19]          GT11[0].DI7
			// wire CELL[7].IMUX_IMUX[20]          GT11[0].DADDR4
			// wire CELL[7].IMUX_IMUX[21]          GT11[0].DADDR5
			// wire CELL[7].IMUX_IMUX[22]          GT11[0].DADDR6
			// wire CELL[7].IMUX_IMUX[23]          GT11[0].DADDR7
			// wire CELL[7].OUT_BEST_TMIN[0]       GT11[0].RXDATA28
			// wire CELL[7].OUT_BEST_TMIN[1]       GT11[0].RXDATA29
			// wire CELL[7].OUT_BEST_TMIN[2]       GT11[0].RXDATA30
			// wire CELL[7].OUT_BEST_TMIN[3]       GT11[0].RXDATA31
			// wire CELL[7].OUT_BEST_TMIN[4]       GT11[0].RXRECCLK1
			// wire CELL[7].OUT_BEST_TMIN[5]       GT11[0].RXRECCLK2
			// wire CELL[7].OUT_BEST_TMIN[6]       GT11[0].TXOUTCLK1
			// wire CELL[7].OUT_BEST_TMIN[7]       GT11[0].TXOUTCLK2
			// wire CELL[7].OUT_SEC_TMIN[0]        GT11[0].DRDY
			// wire CELL[7].OUT_SEC_TMIN[1]        GT11[0].TXADCP
			// wire CELL[7].OUT_HALF0_BEL[0]       GT11[0].TXCRCOUT27
			// wire CELL[7].OUT_HALF0_BEL[1]       GT11[0].TXCRCOUT26
			// wire CELL[7].OUT_HALF0_BEL[2]       GT11[0].TXCRCOUT25
			// wire CELL[7].OUT_HALF0_BEL[3]       GT11[0].TXCRCOUT24
			// wire CELL[7].OUT_HALF0_BEL[4]       GT11[0].DO8
			// wire CELL[7].OUT_HALF0_BEL[5]       GT11[0].DO9
			// wire CELL[7].OUT_HALF0_BEL[6]       GT11[0].DO10
			// wire CELL[7].OUT_HALF0_BEL[7]       GT11[0].DO11
			// wire CELL[7].OUT_HALF1_BEL[0]       GT11[0].TXCRCOUT27
			// wire CELL[7].OUT_HALF1_BEL[1]       GT11[0].TXCRCOUT26
			// wire CELL[7].OUT_HALF1_BEL[2]       GT11[0].TXCRCOUT25
			// wire CELL[7].OUT_HALF1_BEL[3]       GT11[0].TXCRCOUT24
			// wire CELL[7].OUT_HALF1_BEL[4]       GT11[0].DO8
			// wire CELL[7].OUT_HALF1_BEL[5]       GT11[0].DO9
			// wire CELL[7].OUT_HALF1_BEL[6]       GT11[0].DO10
			// wire CELL[7].OUT_HALF1_BEL[7]       GT11[0].DO11
			// wire CELL[8].IMUX_SR_OPTINV[0]      GT11[0].TXCRCRESET
			// wire CELL[8].IMUX_CLK_OPTINV[0]     GT11[0].TXCRCCLK
			// wire CELL[8].IMUX_CLK_OPTINV[1]     GT11[0].RXCRCCLK
			// wire CELL[8].IMUX_CLK_OPTINV[3]     GT11[0].DCLK
			// wire CELL[8].IMUX_CE_OPTINV[0]      GT11[0].DEN
			// wire CELL[8].IMUX_CE_OPTINV[1]      GT11[0].DWE
			// wire CELL[8].IMUX_IMUX[0]           GT11[0].TXDATA32
			// wire CELL[8].IMUX_IMUX[1]           GT11[0].TXDATA33
			// wire CELL[8].IMUX_IMUX[2]           GT11[0].TXDATA34
			// wire CELL[8].IMUX_IMUX[3]           GT11[0].TXDATA35
			// wire CELL[8].IMUX_IMUX[4]           GT11[0].TXCRCIN39
			// wire CELL[8].IMUX_IMUX[5]           GT11[0].TXCRCIN38
			// wire CELL[8].IMUX_IMUX[6]           GT11[0].TXCRCIN37
			// wire CELL[8].IMUX_IMUX[7]           GT11[0].TXCRCIN36
			// wire CELL[8].IMUX_IMUX[8]           GT11[0].RXCRCIN39
			// wire CELL[8].IMUX_IMUX[9]           GT11[0].RXCRCIN38
			// wire CELL[8].IMUX_IMUX[10]          GT11[0].RXCRCIN37
			// wire CELL[8].IMUX_IMUX[11]          GT11[0].RXCRCIN36
			// wire CELL[8].IMUX_IMUX[12]          GT11[0].DI8
			// wire CELL[8].IMUX_IMUX[13]          GT11[0].DI9
			// wire CELL[8].IMUX_IMUX[14]          GT11[0].DI10
			// wire CELL[8].IMUX_IMUX[15]          GT11[0].DI11
			// wire CELL[8].IMUX_IMUX[16]          GT11[0].TXBYPASS8B10B4
			// wire CELL[8].IMUX_IMUX[17]          GT11[0].TXCHARISK4
			// wire CELL[8].IMUX_IMUX[18]          GT11[0].TXCHARDISPMODE4
			// wire CELL[8].IMUX_IMUX[19]          GT11[0].TXCHARDISPVAL4
			// wire CELL[8].IMUX_IMUX[20]          GT11[0].DI12
			// wire CELL[8].IMUX_IMUX[21]          GT11[0].DI13
			// wire CELL[8].IMUX_IMUX[22]          GT11[0].DI14
			// wire CELL[8].IMUX_IMUX[23]          GT11[0].DI15
			// wire CELL[8].OUT_BEST_TMIN[0]       GT11[0].RXDATA32
			// wire CELL[8].OUT_BEST_TMIN[1]       GT11[0].RXDATA33
			// wire CELL[8].OUT_BEST_TMIN[2]       GT11[0].RXDATA34
			// wire CELL[8].OUT_BEST_TMIN[3]       GT11[0].RXDATA35
			// wire CELL[8].OUT_BEST_TMIN[4]       GT11[0].RXDISPERR4
			// wire CELL[8].OUT_BEST_TMIN[5]       GT11[0].RXNOTINTABLE4
			// wire CELL[8].OUT_BEST_TMIN[6]       GT11[0].RXCHARISK4
			// wire CELL[8].OUT_BEST_TMIN[7]       GT11[0].RXCHARISCOMMA4
			// wire CELL[8].OUT_SEC_TMIN[0]        GT11[0].RXRUNDISP4
			// wire CELL[8].OUT_SEC_TMIN[1]        GT11[0].TXRUNDISP4
			// wire CELL[8].OUT_SEC_TMIN[2]        GT11[0].TXKERR4
			// wire CELL[8].OUT_HALF0_BEL[0]       GT11[0].RXCRCOUT7
			// wire CELL[8].OUT_HALF0_BEL[1]       GT11[0].RXCRCOUT6
			// wire CELL[8].OUT_HALF0_BEL[2]       GT11[0].RXCRCOUT5
			// wire CELL[8].OUT_HALF0_BEL[3]       GT11[0].RXCRCOUT4
			// wire CELL[8].OUT_HALF0_BEL[4]       GT11[0].CDRSTATUS17
			// wire CELL[8].OUT_HALF1_BEL[0]       GT11[0].RXCRCOUT7
			// wire CELL[8].OUT_HALF1_BEL[1]       GT11[0].RXCRCOUT6
			// wire CELL[8].OUT_HALF1_BEL[2]       GT11[0].RXCRCOUT5
			// wire CELL[8].OUT_HALF1_BEL[3]       GT11[0].RXCRCOUT4
			// wire CELL[8].OUT_HALF1_BEL[4]       GT11[0].CDRSTATUS17
			// wire CELL[9].IMUX_SR_OPTINV[0]      GT11[0].RXPMARESET
			// wire CELL[9].IMUX_IMUX[0]           GT11[0].TXDATA36
			// wire CELL[9].IMUX_IMUX[1]           GT11[0].TXDATA37
			// wire CELL[9].IMUX_IMUX[2]           GT11[0].TXDATA38
			// wire CELL[9].IMUX_IMUX[3]           GT11[0].TXDATA39
			// wire CELL[9].IMUX_IMUX[4]           GT11[0].TXCRCIN35
			// wire CELL[9].IMUX_IMUX[5]           GT11[0].TXCRCIN34
			// wire CELL[9].IMUX_IMUX[6]           GT11[0].TXCRCIN33
			// wire CELL[9].IMUX_IMUX[7]           GT11[0].TXCRCIN32
			// wire CELL[9].IMUX_IMUX[8]           GT11[0].RXCRCIN35
			// wire CELL[9].IMUX_IMUX[9]           GT11[0].RXCRCIN34
			// wire CELL[9].IMUX_IMUX[10]          GT11[0].RXCRCIN33
			// wire CELL[9].IMUX_IMUX[11]          GT11[0].RXCRCIN32
			// wire CELL[9].IMUX_IMUX[12]          GT11[0].RXCRCPD
			// wire CELL[9].IMUX_IMUX[13]          GT11[0].TXCRCPD
			// wire CELL[9].IMUX_IMUX[14]          GT11[0].MGTADCSEL0
			// wire CELL[9].IMUX_IMUX[15]          GT11[0].MGTADCSEL1
			// wire CELL[9].IMUX_IMUX[16]          GT11[0].MGTADCSEL2
			// wire CELL[9].IMUX_IMUX[17]          GT11[0].MGTADCSEL3
			// wire CELL[9].IMUX_IMUX[18]          GT11[0].MGTADCSEL4
			// wire CELL[9].OUT_BEST_TMIN[0]       GT11[0].RXDATA36
			// wire CELL[9].OUT_BEST_TMIN[1]       GT11[0].RXDATA37
			// wire CELL[9].OUT_BEST_TMIN[2]       GT11[0].RXDATA38
			// wire CELL[9].OUT_BEST_TMIN[3]       GT11[0].RXDATA39
			// wire CELL[9].OUT_BEST_TMIN[4]       GT11[0].RXREALIGN
			// wire CELL[9].OUT_BEST_TMIN[5]       GT11[0].RXCOMMADET
			// wire CELL[9].OUT_SEC_TMIN[0]        GT11[0].TXFDETSTATE0
			// wire CELL[9].OUT_SEC_TMIN[1]        GT11[0].TXFDETSTATE1
			// wire CELL[9].OUT_SEC_TMIN[2]        GT11[0].TXFDETSTATE2
			// wire CELL[9].OUT_HALF0_BEL[0]       GT11[0].RXCRCOUT3
			// wire CELL[9].OUT_HALF0_BEL[1]       GT11[0].RXCRCOUT2
			// wire CELL[9].OUT_HALF0_BEL[2]       GT11[0].RXCRCOUT1
			// wire CELL[9].OUT_HALF0_BEL[3]       GT11[0].RXCRCOUT0
			// wire CELL[9].OUT_HALF0_BEL[4]       GT11[0].DO12
			// wire CELL[9].OUT_HALF0_BEL[5]       GT11[0].DO13
			// wire CELL[9].OUT_HALF0_BEL[6]       GT11[0].DO14
			// wire CELL[9].OUT_HALF0_BEL[7]       GT11[0].DO15
			// wire CELL[9].OUT_HALF1_BEL[0]       GT11[0].RXCRCOUT3
			// wire CELL[9].OUT_HALF1_BEL[1]       GT11[0].RXCRCOUT2
			// wire CELL[9].OUT_HALF1_BEL[2]       GT11[0].RXCRCOUT1
			// wire CELL[9].OUT_HALF1_BEL[3]       GT11[0].RXCRCOUT0
			// wire CELL[9].OUT_HALF1_BEL[4]       GT11[0].DO12
			// wire CELL[9].OUT_HALF1_BEL[5]       GT11[0].DO13
			// wire CELL[9].OUT_HALF1_BEL[6]       GT11[0].DO14
			// wire CELL[9].OUT_HALF1_BEL[7]       GT11[0].DO15
			// wire CELL[10].IMUX_SR_OPTINV[0]     GT11[0].TXPMARESET
			// wire CELL[10].IMUX_IMUX[0]          GT11[0].TXDATA40
			// wire CELL[10].IMUX_IMUX[1]          GT11[0].TXDATA41
			// wire CELL[10].IMUX_IMUX[2]          GT11[0].TXDATA42
			// wire CELL[10].IMUX_IMUX[3]          GT11[0].TXDATA43
			// wire CELL[10].IMUX_IMUX[4]          GT11[0].TXCRCIN47
			// wire CELL[10].IMUX_IMUX[5]          GT11[0].TXCRCIN46
			// wire CELL[10].IMUX_IMUX[6]          GT11[0].TXCRCIN45
			// wire CELL[10].IMUX_IMUX[7]          GT11[0].TXCRCIN44
			// wire CELL[10].IMUX_IMUX[8]          GT11[0].RXCRCIN47
			// wire CELL[10].IMUX_IMUX[9]          GT11[0].RXCRCIN46
			// wire CELL[10].IMUX_IMUX[10]         GT11[0].RXCRCIN45
			// wire CELL[10].IMUX_IMUX[11]         GT11[0].RXCRCIN44
			// wire CELL[10].IMUX_IMUX[12]         GT11[0].RXUSRLOCK
			// wire CELL[10].IMUX_IMUX[13]         GT11[0].RXUSRVCOCAL
			// wire CELL[10].IMUX_IMUX[14]         GT11[0].TXUSRLOCK
			// wire CELL[10].IMUX_IMUX[15]         GT11[0].TXUSRVCOCAL
			// wire CELL[10].IMUX_IMUX[16]         GT11[0].TXBYPASS8B10B5
			// wire CELL[10].IMUX_IMUX[17]         GT11[0].TXCHARISK5
			// wire CELL[10].IMUX_IMUX[18]         GT11[0].TXCHARDISPMODE5
			// wire CELL[10].IMUX_IMUX[19]         GT11[0].TXCHARDISPVAL5
			// wire CELL[10].OUT_BEST_TMIN[0]      GT11[0].RXDATA40
			// wire CELL[10].OUT_BEST_TMIN[1]      GT11[0].RXDATA41
			// wire CELL[10].OUT_BEST_TMIN[2]      GT11[0].RXDATA42
			// wire CELL[10].OUT_BEST_TMIN[3]      GT11[0].RXDATA43
			// wire CELL[10].OUT_BEST_TMIN[4]      GT11[0].RXDISPERR5
			// wire CELL[10].OUT_BEST_TMIN[5]      GT11[0].RXNOTINTABLE5
			// wire CELL[10].OUT_BEST_TMIN[6]      GT11[0].RXCHARISK5
			// wire CELL[10].OUT_BEST_TMIN[7]      GT11[0].RXCHARISCOMMA5
			// wire CELL[10].OUT_SEC_TMIN[0]       GT11[0].RXRUNDISP5
			// wire CELL[10].OUT_SEC_TMIN[1]       GT11[0].TXRUNDISP5
			// wire CELL[10].OUT_SEC_TMIN[2]       GT11[0].TXKERR5
			// wire CELL[10].OUT_HALF0_BEL[0]      GT11[0].RXCRCOUT15
			// wire CELL[10].OUT_HALF0_BEL[1]      GT11[0].RXCRCOUT14
			// wire CELL[10].OUT_HALF0_BEL[2]      GT11[0].RXCRCOUT13
			// wire CELL[10].OUT_HALF0_BEL[3]      GT11[0].RXCRCOUT12
			// wire CELL[10].OUT_HALF0_BEL[4]      GT11[0].TXFCALSTATE0
			// wire CELL[10].OUT_HALF0_BEL[5]      GT11[0].TXFCALSTATE1
			// wire CELL[10].OUT_HALF0_BEL[6]      GT11[0].TXFCALSTATE2
			// wire CELL[10].OUT_HALF1_BEL[0]      GT11[0].RXCRCOUT15
			// wire CELL[10].OUT_HALF1_BEL[1]      GT11[0].RXCRCOUT14
			// wire CELL[10].OUT_HALF1_BEL[2]      GT11[0].RXCRCOUT13
			// wire CELL[10].OUT_HALF1_BEL[3]      GT11[0].RXCRCOUT12
			// wire CELL[10].OUT_HALF1_BEL[4]      GT11[0].TXFCALSTATE0
			// wire CELL[10].OUT_HALF1_BEL[5]      GT11[0].TXFCALSTATE1
			// wire CELL[10].OUT_HALF1_BEL[6]      GT11[0].TXFCALSTATE2
			// wire CELL[11].IMUX_IMUX[0]          GT11[0].TXDATA44
			// wire CELL[11].IMUX_IMUX[1]          GT11[0].TXDATA45
			// wire CELL[11].IMUX_IMUX[2]          GT11[0].TXDATA46
			// wire CELL[11].IMUX_IMUX[3]          GT11[0].TXDATA47
			// wire CELL[11].IMUX_IMUX[4]          GT11[0].TXCRCIN43
			// wire CELL[11].IMUX_IMUX[5]          GT11[0].TXCRCIN42
			// wire CELL[11].IMUX_IMUX[6]          GT11[0].TXCRCIN41
			// wire CELL[11].IMUX_IMUX[7]          GT11[0].TXCRCIN40
			// wire CELL[11].IMUX_IMUX[8]          GT11[0].RXCRCIN43
			// wire CELL[11].IMUX_IMUX[9]          GT11[0].RXCRCIN42
			// wire CELL[11].IMUX_IMUX[10]         GT11[0].RXCRCIN41
			// wire CELL[11].IMUX_IMUX[11]         GT11[0].RXCRCIN40
			// wire CELL[11].IMUX_IMUX[12]         GT11[0].TXSYNC
			// wire CELL[11].IMUX_IMUX[17]         GT11[0].RXCRCDATAWIDTH0
			// wire CELL[11].IMUX_IMUX[18]         GT11[0].RXCRCDATAWIDTH1
			// wire CELL[11].IMUX_IMUX[19]         GT11[0].RXCRCDATAWIDTH2
			// wire CELL[11].IMUX_IMUX[20]         GT11[0].TXCRCDATAWIDTH0
			// wire CELL[11].IMUX_IMUX[21]         GT11[0].TXCRCDATAWIDTH1
			// wire CELL[11].IMUX_IMUX[22]         GT11[0].TXCRCDATAWIDTH2
			// wire CELL[11].OUT_BEST_TMIN[0]      GT11[0].RXDATA44
			// wire CELL[11].OUT_BEST_TMIN[1]      GT11[0].RXDATA45
			// wire CELL[11].OUT_BEST_TMIN[2]      GT11[0].RXDATA46
			// wire CELL[11].OUT_BEST_TMIN[3]      GT11[0].RXDATA47
			// wire CELL[11].OUT_BEST_TMIN[4]      GT11[0].CHBONDO0
			// wire CELL[11].OUT_BEST_TMIN[5]      GT11[0].CHBONDO1
			// wire CELL[11].OUT_BEST_TMIN[6]      GT11[0].CHBONDO2
			// wire CELL[11].OUT_BEST_TMIN[7]      GT11[0].CHBONDO3
			// wire CELL[11].OUT_SEC_TMIN[0]       GT11[0].CHBONDO4
			// wire CELL[11].OUT_SEC_TMIN[1]       GT11[0].SCANOUT2
			// wire CELL[11].OUT_HALF0_BEL[0]      GT11[0].RXCRCOUT11
			// wire CELL[11].OUT_HALF0_BEL[1]      GT11[0].RXCRCOUT10
			// wire CELL[11].OUT_HALF0_BEL[2]      GT11[0].RXCRCOUT9
			// wire CELL[11].OUT_HALF0_BEL[3]      GT11[0].RXCRCOUT8
			// wire CELL[11].OUT_HALF0_BEL[4]      GT11[0].RXCYCLELIMIT
			// wire CELL[11].OUT_HALF1_BEL[0]      GT11[0].RXCRCOUT11
			// wire CELL[11].OUT_HALF1_BEL[1]      GT11[0].RXCRCOUT10
			// wire CELL[11].OUT_HALF1_BEL[2]      GT11[0].RXCRCOUT9
			// wire CELL[11].OUT_HALF1_BEL[3]      GT11[0].RXCRCOUT8
			// wire CELL[11].OUT_HALF1_BEL[4]      GT11[0].RXCYCLELIMIT
			// wire CELL[12].IMUX_CE_OPTINV[0]     GT11[0].SCANEN2
			// wire CELL[12].IMUX_CE_OPTINV[1]     GT11[0].SCANMODE2
			// wire CELL[12].IMUX_IMUX[0]          GT11[0].TXDATA48
			// wire CELL[12].IMUX_IMUX[1]          GT11[0].TXDATA49
			// wire CELL[12].IMUX_IMUX[2]          GT11[0].TXDATA50
			// wire CELL[12].IMUX_IMUX[3]          GT11[0].TXDATA51
			// wire CELL[12].IMUX_IMUX[4]          GT11[0].TXCRCIN55
			// wire CELL[12].IMUX_IMUX[5]          GT11[0].TXCRCIN54
			// wire CELL[12].IMUX_IMUX[6]          GT11[0].TXCRCIN53
			// wire CELL[12].IMUX_IMUX[7]          GT11[0].TXCRCIN52
			// wire CELL[12].IMUX_IMUX[8]          GT11[0].RXCRCIN55
			// wire CELL[12].IMUX_IMUX[9]          GT11[0].RXCRCIN54
			// wire CELL[12].IMUX_IMUX[10]         GT11[0].RXCRCIN53
			// wire CELL[12].IMUX_IMUX[11]         GT11[0].RXCRCIN52
			// wire CELL[12].IMUX_IMUX[12]         GT11[0].RXDEC8B10BUSE
			// wire CELL[12].IMUX_IMUX[13]         GT11[0].RXDEC64B66BUSE
			// wire CELL[12].IMUX_IMUX[14]         GT11[0].TESTMEMORY
			// wire CELL[12].IMUX_IMUX[15]         GT11[0].RXIGNOREBTF
			// wire CELL[12].IMUX_IMUX[16]         GT11[0].TXBYPASS8B10B6
			// wire CELL[12].IMUX_IMUX[17]         GT11[0].TXCHARISK6
			// wire CELL[12].IMUX_IMUX[18]         GT11[0].TXCHARDISPMODE6
			// wire CELL[12].IMUX_IMUX[19]         GT11[0].TXCHARDISPVAL6
			// wire CELL[12].OUT_BEST_TMIN[0]      GT11[0].RXDATA48
			// wire CELL[12].OUT_BEST_TMIN[1]      GT11[0].RXDATA49
			// wire CELL[12].OUT_BEST_TMIN[2]      GT11[0].RXDATA50
			// wire CELL[12].OUT_BEST_TMIN[3]      GT11[0].RXDATA51
			// wire CELL[12].OUT_BEST_TMIN[4]      GT11[0].RXDISPERR6
			// wire CELL[12].OUT_BEST_TMIN[5]      GT11[0].RXNOTINTABLE6
			// wire CELL[12].OUT_BEST_TMIN[6]      GT11[0].RXCHARISK6
			// wire CELL[12].OUT_BEST_TMIN[7]      GT11[0].RXCHARISCOMMA6
			// wire CELL[12].OUT_SEC_TMIN[0]       GT11[0].RXRUNDISP6
			// wire CELL[12].OUT_SEC_TMIN[1]       GT11[0].TXRUNDISP6
			// wire CELL[12].OUT_SEC_TMIN[2]       GT11[0].TXKERR6
			// wire CELL[12].OUT_HALF0_BEL[0]      GT11[0].RXCRCOUT23
			// wire CELL[12].OUT_HALF0_BEL[1]      GT11[0].RXCRCOUT22
			// wire CELL[12].OUT_HALF0_BEL[2]      GT11[0].RXCRCOUT21
			// wire CELL[12].OUT_HALF0_BEL[3]      GT11[0].RXCRCOUT20
			// wire CELL[12].OUT_HALF0_BEL[4]      GT11[0].TXCOARSEST
			// wire CELL[12].OUT_HALF0_BEL[5]      GT11[0].TXENABLECAL
			// wire CELL[12].OUT_HALF1_BEL[0]      GT11[0].RXCRCOUT23
			// wire CELL[12].OUT_HALF1_BEL[1]      GT11[0].RXCRCOUT22
			// wire CELL[12].OUT_HALF1_BEL[2]      GT11[0].RXCRCOUT21
			// wire CELL[12].OUT_HALF1_BEL[3]      GT11[0].RXCRCOUT20
			// wire CELL[12].OUT_HALF1_BEL[4]      GT11[0].TXCOARSEST
			// wire CELL[12].OUT_HALF1_BEL[5]      GT11[0].TXENABLECAL
			// wire CELL[13].IMUX_CE_OPTINV[0]     GT11[0].SCANMODE0
			// wire CELL[13].IMUX_CE_OPTINV[1]     GT11[0].SCANMODE1
			// wire CELL[13].IMUX_IMUX[0]          GT11[0].TXDATA52
			// wire CELL[13].IMUX_IMUX[1]          GT11[0].TXDATA53
			// wire CELL[13].IMUX_IMUX[2]          GT11[0].TXDATA54
			// wire CELL[13].IMUX_IMUX[3]          GT11[0].TXDATA55
			// wire CELL[13].IMUX_IMUX[4]          GT11[0].TXCRCIN51
			// wire CELL[13].IMUX_IMUX[5]          GT11[0].TXCRCIN50
			// wire CELL[13].IMUX_IMUX[6]          GT11[0].TXCRCIN49
			// wire CELL[13].IMUX_IMUX[7]          GT11[0].TXCRCIN48
			// wire CELL[13].IMUX_IMUX[8]          GT11[0].RXCRCIN51
			// wire CELL[13].IMUX_IMUX[9]          GT11[0].RXCRCIN50
			// wire CELL[13].IMUX_IMUX[10]         GT11[0].RXCRCIN49
			// wire CELL[13].IMUX_IMUX[11]         GT11[0].RXCRCIN48
			// wire CELL[13].IMUX_IMUX[12]         GT11[0].CHBONDI0
			// wire CELL[13].IMUX_IMUX[13]         GT11[0].CHBONDI1
			// wire CELL[13].IMUX_IMUX[14]         GT11[0].CHBONDI2
			// wire CELL[13].IMUX_IMUX[15]         GT11[0].CHBONDI3
			// wire CELL[13].IMUX_IMUX[16]         GT11[0].CHBONDI4
			// wire CELL[13].OUT_BEST_TMIN[0]      GT11[0].RXDATA52
			// wire CELL[13].OUT_BEST_TMIN[1]      GT11[0].RXDATA53
			// wire CELL[13].OUT_BEST_TMIN[2]      GT11[0].RXDATA54
			// wire CELL[13].OUT_BEST_TMIN[3]      GT11[0].RXDATA55
			// wire CELL[13].OUT_BEST_TMIN[4]      GT11[0].RXSTATUS5
			// wire CELL[13].OUT_BEST_TMIN[5]      GT11[0].TXBUFERR
			// wire CELL[13].OUT_BEST_TMIN[6]      GT11[0].SCANOUT0
			// wire CELL[13].OUT_BEST_TMIN[7]      GT11[0].SCANOUT1
			// wire CELL[13].OUT_SEC_TMIN[0]       GT11[0].RXFDETSTATE0
			// wire CELL[13].OUT_SEC_TMIN[1]       GT11[0].RXFDETSTATE1
			// wire CELL[13].OUT_SEC_TMIN[2]       GT11[0].RXFDETSTATE2
			// wire CELL[13].OUT_HALF0_BEL[0]      GT11[0].RXCRCOUT19
			// wire CELL[13].OUT_HALF0_BEL[1]      GT11[0].RXCRCOUT18
			// wire CELL[13].OUT_HALF0_BEL[2]      GT11[0].RXCRCOUT17
			// wire CELL[13].OUT_HALF0_BEL[3]      GT11[0].RXCRCOUT16
			// wire CELL[13].OUT_HALF0_BEL[4]      GT11[0].TXCYCLELIMIT
			// wire CELL[13].OUT_HALF0_BEL[5]      GT11[0].RXSTATUS3
			// wire CELL[13].OUT_HALF0_BEL[6]      GT11[0].RXSTATUS4
			// wire CELL[13].OUT_HALF1_BEL[0]      GT11[0].RXCRCOUT19
			// wire CELL[13].OUT_HALF1_BEL[1]      GT11[0].RXCRCOUT18
			// wire CELL[13].OUT_HALF1_BEL[2]      GT11[0].RXCRCOUT17
			// wire CELL[13].OUT_HALF1_BEL[3]      GT11[0].RXCRCOUT16
			// wire CELL[13].OUT_HALF1_BEL[4]      GT11[0].TXCYCLELIMIT
			// wire CELL[13].OUT_HALF1_BEL[5]      GT11[0].RXSTATUS3
			// wire CELL[13].OUT_HALF1_BEL[6]      GT11[0].RXSTATUS4
			// wire CELL[14].IMUX_CE_OPTINV[0]     GT11[0].SCANEN0
			// wire CELL[14].IMUX_CE_OPTINV[1]     GT11[0].SCANEN1
			// wire CELL[14].IMUX_IMUX[0]          GT11[0].TXDATA56
			// wire CELL[14].IMUX_IMUX[1]          GT11[0].TXDATA57
			// wire CELL[14].IMUX_IMUX[2]          GT11[0].TXDATA58
			// wire CELL[14].IMUX_IMUX[3]          GT11[0].TXDATA59
			// wire CELL[14].IMUX_IMUX[4]          GT11[0].TXCRCIN63
			// wire CELL[14].IMUX_IMUX[5]          GT11[0].TXCRCIN62
			// wire CELL[14].IMUX_IMUX[6]          GT11[0].TXCRCIN61
			// wire CELL[14].IMUX_IMUX[7]          GT11[0].TXCRCIN60
			// wire CELL[14].IMUX_IMUX[8]          GT11[0].RXCRCIN63
			// wire CELL[14].IMUX_IMUX[9]          GT11[0].RXCRCIN62
			// wire CELL[14].IMUX_IMUX[10]         GT11[0].RXCRCIN61
			// wire CELL[14].IMUX_IMUX[11]         GT11[0].RXCRCIN60
			// wire CELL[14].IMUX_IMUX[12]         GT11[0].TXENC8B10BUSE
			// wire CELL[14].IMUX_IMUX[13]         GT11[0].TXENC64B66BUSE
			// wire CELL[14].IMUX_IMUX[14]         GT11[0].TXSCRAM64B66BUSE
			// wire CELL[14].IMUX_IMUX[15]         GT11[0].TXGEARBOX64B66BUSE
			// wire CELL[14].IMUX_IMUX[16]         GT11[0].TXBYPASS8B10B7
			// wire CELL[14].IMUX_IMUX[17]         GT11[0].TXCHARISK7
			// wire CELL[14].IMUX_IMUX[18]         GT11[0].TXCHARDISPMODE7
			// wire CELL[14].IMUX_IMUX[19]         GT11[0].TXCHARDISPVAL7
			// wire CELL[14].OUT_BEST_TMIN[0]      GT11[0].RXDATA56
			// wire CELL[14].OUT_BEST_TMIN[1]      GT11[0].RXDATA57
			// wire CELL[14].OUT_BEST_TMIN[2]      GT11[0].RXDATA58
			// wire CELL[14].OUT_BEST_TMIN[3]      GT11[0].RXDATA59
			// wire CELL[14].OUT_BEST_TMIN[4]      GT11[0].RXDISPERR7
			// wire CELL[14].OUT_BEST_TMIN[5]      GT11[0].RXNOTINTABLE7
			// wire CELL[14].OUT_BEST_TMIN[6]      GT11[0].RXCHARISK7
			// wire CELL[14].OUT_BEST_TMIN[7]      GT11[0].RXCHARISCOMMA7
			// wire CELL[14].OUT_SEC_TMIN[0]       GT11[0].RXRUNDISP7
			// wire CELL[14].OUT_SEC_TMIN[1]       GT11[0].TXRUNDISP7
			// wire CELL[14].OUT_SEC_TMIN[2]       GT11[0].TXKERR7
			// wire CELL[14].OUT_HALF0_BEL[0]      GT11[0].RXCRCOUT31
			// wire CELL[14].OUT_HALF0_BEL[1]      GT11[0].RXCRCOUT30
			// wire CELL[14].OUT_HALF0_BEL[2]      GT11[0].RXCRCOUT29
			// wire CELL[14].OUT_HALF0_BEL[3]      GT11[0].RXCRCOUT28
			// wire CELL[14].OUT_HALF0_BEL[4]      GT11[0].RXFCALSTATE0
			// wire CELL[14].OUT_HALF0_BEL[5]      GT11[0].RXFCALSTATE1
			// wire CELL[14].OUT_HALF0_BEL[6]      GT11[0].RXFCALSTATE2
			// wire CELL[14].OUT_HALF1_BEL[0]      GT11[0].RXCRCOUT31
			// wire CELL[14].OUT_HALF1_BEL[1]      GT11[0].RXCRCOUT30
			// wire CELL[14].OUT_HALF1_BEL[2]      GT11[0].RXCRCOUT29
			// wire CELL[14].OUT_HALF1_BEL[3]      GT11[0].RXCRCOUT28
			// wire CELL[14].OUT_HALF1_BEL[4]      GT11[0].RXFCALSTATE0
			// wire CELL[14].OUT_HALF1_BEL[5]      GT11[0].RXFCALSTATE1
			// wire CELL[14].OUT_HALF1_BEL[6]      GT11[0].RXFCALSTATE2
			// wire CELL[15].IMUX_IMUX[0]          GT11[0].TXDATA60
			// wire CELL[15].IMUX_IMUX[1]          GT11[0].TXDATA61
			// wire CELL[15].IMUX_IMUX[2]          GT11[0].TXDATA62
			// wire CELL[15].IMUX_IMUX[3]          GT11[0].TXDATA63
			// wire CELL[15].IMUX_IMUX[4]          GT11[0].TXCRCIN59
			// wire CELL[15].IMUX_IMUX[5]          GT11[0].TXCRCIN58
			// wire CELL[15].IMUX_IMUX[6]          GT11[0].TXCRCIN57
			// wire CELL[15].IMUX_IMUX[7]          GT11[0].TXCRCIN56
			// wire CELL[15].IMUX_IMUX[8]          GT11[0].RXCRCIN59
			// wire CELL[15].IMUX_IMUX[9]          GT11[0].RXCRCIN58
			// wire CELL[15].IMUX_IMUX[10]         GT11[0].RXCRCIN57
			// wire CELL[15].IMUX_IMUX[11]         GT11[0].RXCRCIN56
			// wire CELL[15].IMUX_IMUX[12]         GT11[0].ENCHANSYNC
			// wire CELL[15].IMUX_IMUX[13]         GT11[0].POWERDOWN
			// wire CELL[15].IMUX_IMUX[14]         GT11[0].RXPOLARITY
			// wire CELL[15].IMUX_IMUX[15]         GT11[0].LOOPBACK0
			// wire CELL[15].IMUX_IMUX[16]         GT11[0].LOOPBACK1
			// wire CELL[15].IMUX_IMUX[17]         GT11[0].TXPOLARITY
			// wire CELL[15].IMUX_IMUX[18]         GT11[0].TXINHIBIT
			// wire CELL[15].IMUX_IMUX[19]         GT11[0].SCANIN0
			// wire CELL[15].IMUX_IMUX[20]         GT11[0].SCANIN1
			// wire CELL[15].IMUX_IMUX[21]         GT11[0].SCANIN2
			// wire CELL[15].OUT_BEST_TMIN[0]      GT11[0].RXDATA60
			// wire CELL[15].OUT_BEST_TMIN[1]      GT11[0].RXDATA61
			// wire CELL[15].OUT_BEST_TMIN[2]      GT11[0].RXDATA62
			// wire CELL[15].OUT_BEST_TMIN[3]      GT11[0].RXDATA63
			// wire CELL[15].OUT_BEST_TMIN[4]      GT11[0].RXSTATUS0
			// wire CELL[15].OUT_BEST_TMIN[5]      GT11[0].RXSTATUS1
			// wire CELL[15].OUT_BEST_TMIN[6]      GT11[0].RXSTATUS2
			// wire CELL[15].OUT_SEC_TMIN[0]       GT11[0].RXCOARSEST
			// wire CELL[15].OUT_SEC_TMIN[1]       GT11[0].RXENABLECAL
			// wire CELL[15].OUT_HALF0_BEL[0]      GT11[0].RXCRCOUT27
			// wire CELL[15].OUT_HALF0_BEL[1]      GT11[0].RXCRCOUT26
			// wire CELL[15].OUT_HALF0_BEL[2]      GT11[0].RXCRCOUT25
			// wire CELL[15].OUT_HALF0_BEL[3]      GT11[0].RXCRCOUT24
			// wire CELL[15].OUT_HALF0_BEL[4]      GT11[0].RXLOCK
			// wire CELL[15].OUT_HALF0_BEL[5]      GT11[0].TXLOCK
			// wire CELL[15].OUT_HALF0_BEL[6]      GT11[0].RXLOCKUPDATE
			// wire CELL[15].OUT_HALF0_BEL[7]      GT11[0].TXLOCKUPDATE
			// wire CELL[15].OUT_HALF1_BEL[0]      GT11[0].RXCRCOUT27
			// wire CELL[15].OUT_HALF1_BEL[1]      GT11[0].RXCRCOUT26
			// wire CELL[15].OUT_HALF1_BEL[2]      GT11[0].RXCRCOUT25
			// wire CELL[15].OUT_HALF1_BEL[3]      GT11[0].RXCRCOUT24
			// wire CELL[15].OUT_HALF1_BEL[4]      GT11[0].RXLOCK
			// wire CELL[15].OUT_HALF1_BEL[5]      GT11[0].TXLOCK
			// wire CELL[15].OUT_HALF1_BEL[6]      GT11[0].RXLOCKUPDATE
			// wire CELL[15].OUT_HALF1_BEL[7]      GT11[0].TXLOCKUPDATE
			// wire CELL[16].IMUX_SR_OPTINV[0]     GT11[1].RXRESET
			// wire CELL[16].IMUX_IMUX[0]          GT11[1].TXDATA0
			// wire CELL[16].IMUX_IMUX[1]          GT11[1].TXDATA1
			// wire CELL[16].IMUX_IMUX[2]          GT11[1].TXDATA2
			// wire CELL[16].IMUX_IMUX[3]          GT11[1].TXDATA3
			// wire CELL[16].IMUX_IMUX[4]          GT11[1].TXCRCIN7
			// wire CELL[16].IMUX_IMUX[5]          GT11[1].TXCRCIN6
			// wire CELL[16].IMUX_IMUX[6]          GT11[1].TXCRCIN5
			// wire CELL[16].IMUX_IMUX[7]          GT11[1].TXCRCIN4
			// wire CELL[16].IMUX_IMUX[8]          GT11[1].RXCRCIN7
			// wire CELL[16].IMUX_IMUX[9]          GT11[1].RXCRCIN6
			// wire CELL[16].IMUX_IMUX[10]         GT11[1].RXCRCIN5
			// wire CELL[16].IMUX_IMUX[11]         GT11[1].RXCRCIN4
			// wire CELL[16].IMUX_IMUX[12]         GT11[1].RXUSRVCODAC0
			// wire CELL[16].IMUX_IMUX[13]         GT11[1].RXUSRVCODAC1
			// wire CELL[16].IMUX_IMUX[14]         GT11[1].RXUSRVCODAC2
			// wire CELL[16].IMUX_IMUX[15]         GT11[1].RXUSRVCODAC3
			// wire CELL[16].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B0
			// wire CELL[16].IMUX_IMUX[17]         GT11[1].TXCHARISK0
			// wire CELL[16].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE0
			// wire CELL[16].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL0
			// wire CELL[16].OUT_BEST_TMIN[0]      GT11[1].RXDATA0
			// wire CELL[16].OUT_BEST_TMIN[1]      GT11[1].RXDATA1
			// wire CELL[16].OUT_BEST_TMIN[2]      GT11[1].RXDATA2
			// wire CELL[16].OUT_BEST_TMIN[3]      GT11[1].RXDATA3
			// wire CELL[16].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR0
			// wire CELL[16].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE0
			// wire CELL[16].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK0
			// wire CELL[16].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA0
			// wire CELL[16].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP0
			// wire CELL[16].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP0
			// wire CELL[16].OUT_SEC_TMIN[2]       GT11[1].TXKERR0
			// wire CELL[16].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT7
			// wire CELL[16].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT6
			// wire CELL[16].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT5
			// wire CELL[16].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT4
			// wire CELL[16].OUT_HALF0_BEL[4]      GT11[1].RXADCN
			// wire CELL[16].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT7
			// wire CELL[16].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT6
			// wire CELL[16].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT5
			// wire CELL[16].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT4
			// wire CELL[16].OUT_HALF1_BEL[4]      GT11[1].RXADCN
			// wire CELL[17].IMUX_SR_OPTINV[0]     GT11[1].TXRESET
			// wire CELL[17].IMUX_IMUX[0]          GT11[1].TXDATA4
			// wire CELL[17].IMUX_IMUX[1]          GT11[1].TXDATA5
			// wire CELL[17].IMUX_IMUX[2]          GT11[1].TXDATA6
			// wire CELL[17].IMUX_IMUX[3]          GT11[1].TXDATA7
			// wire CELL[17].IMUX_IMUX[4]          GT11[1].TXCRCIN3
			// wire CELL[17].IMUX_IMUX[5]          GT11[1].TXCRCIN2
			// wire CELL[17].IMUX_IMUX[6]          GT11[1].TXCRCIN1
			// wire CELL[17].IMUX_IMUX[7]          GT11[1].TXCRCIN0
			// wire CELL[17].IMUX_IMUX[8]          GT11[1].RXCRCIN3
			// wire CELL[17].IMUX_IMUX[9]          GT11[1].RXCRCIN2
			// wire CELL[17].IMUX_IMUX[10]         GT11[1].RXCRCIN1
			// wire CELL[17].IMUX_IMUX[11]         GT11[1].RXCRCIN0
			// wire CELL[17].IMUX_IMUX[12]         GT11[1].RXUSRVCODAC4
			// wire CELL[17].IMUX_IMUX[13]         GT11[1].RXUSRVCODAC5
			// wire CELL[17].IMUX_IMUX[14]         GT11[1].RXUSRVCODAC6
			// wire CELL[17].IMUX_IMUX[15]         GT11[1].RXUSRVCODAC7
			// wire CELL[17].IMUX_IMUX[16]         GT11[1].TXINTDATAWIDTH0
			// wire CELL[17].IMUX_IMUX[17]         GT11[1].TXINTDATAWIDTH1
			// wire CELL[17].IMUX_IMUX[18]         GT11[1].RXINTDATAWIDTH0
			// wire CELL[17].IMUX_IMUX[19]         GT11[1].RXINTDATAWIDTH1
			// wire CELL[17].IMUX_IMUX[20]         GT11[1].TXDATAWIDTH0
			// wire CELL[17].IMUX_IMUX[21]         GT11[1].TXDATAWIDTH1
			// wire CELL[17].IMUX_IMUX[22]         GT11[1].RXDATAWIDTH0
			// wire CELL[17].IMUX_IMUX[23]         GT11[1].RXDATAWIDTH1
			// wire CELL[17].OUT_BEST_TMIN[0]      GT11[1].RXDATA4
			// wire CELL[17].OUT_BEST_TMIN[1]      GT11[1].RXDATA5
			// wire CELL[17].OUT_BEST_TMIN[2]      GT11[1].RXDATA6
			// wire CELL[17].OUT_BEST_TMIN[3]      GT11[1].RXDATA7
			// wire CELL[17].OUT_BEST_TMIN[4]      GT11[1].RXLOSSOFSYNC0
			// wire CELL[17].OUT_BEST_TMIN[5]      GT11[1].RXLOSSOFSYNC1
			// wire CELL[17].OUT_BEST_TMIN[6]      GT11[1].RXSIGDET
			// wire CELL[17].OUT_BEST_TMIN[7]      GT11[1].RXADCP
			// wire CELL[17].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT3
			// wire CELL[17].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT2
			// wire CELL[17].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT1
			// wire CELL[17].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT0
			// wire CELL[17].OUT_HALF0_BEL[4]      GT11[1].CDRSTATUS0
			// wire CELL[17].OUT_HALF0_BEL[5]      GT11[1].CDRSTATUS1
			// wire CELL[17].OUT_HALF0_BEL[6]      GT11[1].CDRSTATUS2
			// wire CELL[17].OUT_HALF0_BEL[7]      GT11[1].CDRSTATUS3
			// wire CELL[17].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT3
			// wire CELL[17].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT2
			// wire CELL[17].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT1
			// wire CELL[17].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT0
			// wire CELL[17].OUT_HALF1_BEL[4]      GT11[1].CDRSTATUS0
			// wire CELL[17].OUT_HALF1_BEL[5]      GT11[1].CDRSTATUS1
			// wire CELL[17].OUT_HALF1_BEL[6]      GT11[1].CDRSTATUS2
			// wire CELL[17].OUT_HALF1_BEL[7]      GT11[1].CDRSTATUS3
			// wire CELL[18].IMUX_IMUX[0]          GT11[1].TXDATA8
			// wire CELL[18].IMUX_IMUX[1]          GT11[1].TXDATA9
			// wire CELL[18].IMUX_IMUX[2]          GT11[1].TXDATA10
			// wire CELL[18].IMUX_IMUX[3]          GT11[1].TXDATA11
			// wire CELL[18].IMUX_IMUX[4]          GT11[1].TXCRCIN15
			// wire CELL[18].IMUX_IMUX[5]          GT11[1].TXCRCIN14
			// wire CELL[18].IMUX_IMUX[6]          GT11[1].TXCRCIN13
			// wire CELL[18].IMUX_IMUX[7]          GT11[1].TXCRCIN12
			// wire CELL[18].IMUX_IMUX[8]          GT11[1].RXCRCIN15
			// wire CELL[18].IMUX_IMUX[9]          GT11[1].RXCRCIN14
			// wire CELL[18].IMUX_IMUX[10]         GT11[1].RXCRCIN13
			// wire CELL[18].IMUX_IMUX[11]         GT11[1].RXCRCIN12
			// wire CELL[18].IMUX_IMUX[12]         GT11[1].RXUSRVCODAC8
			// wire CELL[18].IMUX_IMUX[13]         GT11[1].RXUSRVCODAC9
			// wire CELL[18].IMUX_IMUX[14]         GT11[1].RXSYNC
			// wire CELL[18].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B1
			// wire CELL[18].IMUX_IMUX[17]         GT11[1].TXCHARISK1
			// wire CELL[18].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE1
			// wire CELL[18].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL1
			// wire CELL[18].OUT_BEST_TMIN[0]      GT11[1].RXDATA8
			// wire CELL[18].OUT_BEST_TMIN[1]      GT11[1].RXDATA9
			// wire CELL[18].OUT_BEST_TMIN[2]      GT11[1].RXDATA10
			// wire CELL[18].OUT_BEST_TMIN[3]      GT11[1].RXDATA11
			// wire CELL[18].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR1
			// wire CELL[18].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE1
			// wire CELL[18].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK1
			// wire CELL[18].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA1
			// wire CELL[18].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP1
			// wire CELL[18].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP1
			// wire CELL[18].OUT_SEC_TMIN[2]       GT11[1].TXKERR1
			// wire CELL[18].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT15
			// wire CELL[18].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT14
			// wire CELL[18].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT13
			// wire CELL[18].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT12
			// wire CELL[18].OUT_HALF0_BEL[4]      GT11[1].CDRSTATUS4
			// wire CELL[18].OUT_HALF0_BEL[5]      GT11[1].CDRSTATUS5
			// wire CELL[18].OUT_HALF0_BEL[6]      GT11[1].CDRSTATUS6
			// wire CELL[18].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT15
			// wire CELL[18].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT14
			// wire CELL[18].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT13
			// wire CELL[18].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT12
			// wire CELL[18].OUT_HALF1_BEL[4]      GT11[1].CDRSTATUS4
			// wire CELL[18].OUT_HALF1_BEL[5]      GT11[1].CDRSTATUS5
			// wire CELL[18].OUT_HALF1_BEL[6]      GT11[1].CDRSTATUS6
			// wire CELL[19].IMUX_IMUX[0]          GT11[1].TXDATA12
			// wire CELL[19].IMUX_IMUX[1]          GT11[1].TXDATA13
			// wire CELL[19].IMUX_IMUX[2]          GT11[1].TXDATA14
			// wire CELL[19].IMUX_IMUX[3]          GT11[1].TXDATA15
			// wire CELL[19].IMUX_IMUX[4]          GT11[1].TXCRCIN11
			// wire CELL[19].IMUX_IMUX[5]          GT11[1].TXCRCIN10
			// wire CELL[19].IMUX_IMUX[6]          GT11[1].TXCRCIN9
			// wire CELL[19].IMUX_IMUX[7]          GT11[1].TXCRCIN8
			// wire CELL[19].IMUX_IMUX[8]          GT11[1].RXCRCIN11
			// wire CELL[19].IMUX_IMUX[9]          GT11[1].RXCRCIN10
			// wire CELL[19].IMUX_IMUX[10]         GT11[1].RXCRCIN9
			// wire CELL[19].IMUX_IMUX[11]         GT11[1].RXCRCIN8
			// wire CELL[19].IMUX_IMUX[12]         GT11[1].ENPCOMMAALIGN
			// wire CELL[19].IMUX_IMUX[13]         GT11[1].ENMCOMMAALIGN
			// wire CELL[19].IMUX_IMUX[14]         GT11[1].RXDESCRAM64B66BUSE
			// wire CELL[19].IMUX_IMUX[15]         GT11[1].RXBLOCKSYNC64B66BUSE
			// wire CELL[19].IMUX_IMUX[16]         GT11[1].RXCOMMADETUSE
			// wire CELL[19].IMUX_IMUX[17]         GT11[1].RXSLIDE
			// wire CELL[19].IMUX_IMUX[18]         GT11[1].TXCLKSTABLE
			// wire CELL[19].IMUX_IMUX[19]         GT11[1].RXCLKSTABLE
			// wire CELL[19].OUT_BEST_TMIN[0]      GT11[1].RXDATA12
			// wire CELL[19].OUT_BEST_TMIN[1]      GT11[1].RXDATA13
			// wire CELL[19].OUT_BEST_TMIN[2]      GT11[1].RXDATA14
			// wire CELL[19].OUT_BEST_TMIN[3]      GT11[1].RXDATA15
			// wire CELL[19].OUT_BEST_TMIN[4]      GT11[1].RXVCOHIGH
			// wire CELL[19].OUT_BEST_TMIN[5]      GT11[1].TXVCOHIGH
			// wire CELL[19].OUT_BEST_TMIN[6]      GT11[1].RXCALFAIL
			// wire CELL[19].OUT_BEST_TMIN[7]      GT11[1].TXCALFAIL
			// wire CELL[19].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT11
			// wire CELL[19].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT10
			// wire CELL[19].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT9
			// wire CELL[19].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT8
			// wire CELL[19].OUT_HALF0_BEL[4]      GT11[1].CDRSTATUS7
			// wire CELL[19].OUT_HALF0_BEL[5]      GT11[1].CDRSTATUS8
			// wire CELL[19].OUT_HALF0_BEL[6]      GT11[1].CDRSTATUS9
			// wire CELL[19].OUT_HALF0_BEL[7]      GT11[1].CDRSTATUS10
			// wire CELL[19].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT11
			// wire CELL[19].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT10
			// wire CELL[19].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT9
			// wire CELL[19].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT8
			// wire CELL[19].OUT_HALF1_BEL[4]      GT11[1].CDRSTATUS7
			// wire CELL[19].OUT_HALF1_BEL[5]      GT11[1].CDRSTATUS8
			// wire CELL[19].OUT_HALF1_BEL[6]      GT11[1].CDRSTATUS9
			// wire CELL[19].OUT_HALF1_BEL[7]      GT11[1].CDRSTATUS10
			// wire CELL[20].IMUX_IMUX[0]          GT11[1].TXDATA16
			// wire CELL[20].IMUX_IMUX[1]          GT11[1].TXDATA17
			// wire CELL[20].IMUX_IMUX[2]          GT11[1].TXDATA18
			// wire CELL[20].IMUX_IMUX[3]          GT11[1].TXDATA19
			// wire CELL[20].IMUX_IMUX[4]          GT11[1].TXCRCIN23
			// wire CELL[20].IMUX_IMUX[5]          GT11[1].TXCRCIN22
			// wire CELL[20].IMUX_IMUX[6]          GT11[1].TXCRCIN21
			// wire CELL[20].IMUX_IMUX[7]          GT11[1].TXCRCIN20
			// wire CELL[20].IMUX_IMUX[8]          GT11[1].RXCRCIN23
			// wire CELL[20].IMUX_IMUX[9]          GT11[1].RXCRCIN22
			// wire CELL[20].IMUX_IMUX[10]         GT11[1].RXCRCIN21
			// wire CELL[20].IMUX_IMUX[11]         GT11[1].RXCRCIN20
			// wire CELL[20].IMUX_IMUX[12]         GT11[1].TXUSRVCODAC0
			// wire CELL[20].IMUX_IMUX[13]         GT11[1].TXUSRVCODAC1
			// wire CELL[20].IMUX_IMUX[14]         GT11[1].TXUSRVCODAC2
			// wire CELL[20].IMUX_IMUX[15]         GT11[1].TXUSRVCODAC3
			// wire CELL[20].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B2
			// wire CELL[20].IMUX_IMUX[17]         GT11[1].TXCHARISK2
			// wire CELL[20].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE2
			// wire CELL[20].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL2
			// wire CELL[20].OUT_BEST_TMIN[0]      GT11[1].RXDATA16
			// wire CELL[20].OUT_BEST_TMIN[1]      GT11[1].RXDATA17
			// wire CELL[20].OUT_BEST_TMIN[2]      GT11[1].RXDATA18
			// wire CELL[20].OUT_BEST_TMIN[3]      GT11[1].RXDATA19
			// wire CELL[20].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR2
			// wire CELL[20].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE2
			// wire CELL[20].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK2
			// wire CELL[20].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA2
			// wire CELL[20].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP2
			// wire CELL[20].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP2
			// wire CELL[20].OUT_SEC_TMIN[2]       GT11[1].TXKERR2
			// wire CELL[20].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT23
			// wire CELL[20].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT22
			// wire CELL[20].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT21
			// wire CELL[20].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT20
			// wire CELL[20].OUT_HALF0_BEL[4]      GT11[1].CDRSTATUS11
			// wire CELL[20].OUT_HALF0_BEL[5]      GT11[1].CDRSTATUS12
			// wire CELL[20].OUT_HALF0_BEL[6]      GT11[1].RXBUFERR
			// wire CELL[20].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT23
			// wire CELL[20].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT22
			// wire CELL[20].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT21
			// wire CELL[20].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT20
			// wire CELL[20].OUT_HALF1_BEL[4]      GT11[1].CDRSTATUS11
			// wire CELL[20].OUT_HALF1_BEL[5]      GT11[1].CDRSTATUS12
			// wire CELL[20].OUT_HALF1_BEL[6]      GT11[1].RXBUFERR
			// wire CELL[21].IMUX_IMUX[0]          GT11[1].TXDATA20
			// wire CELL[21].IMUX_IMUX[1]          GT11[1].TXDATA21
			// wire CELL[21].IMUX_IMUX[2]          GT11[1].TXDATA22
			// wire CELL[21].IMUX_IMUX[3]          GT11[1].TXDATA23
			// wire CELL[21].IMUX_IMUX[4]          GT11[1].TXCRCIN19
			// wire CELL[21].IMUX_IMUX[5]          GT11[1].TXCRCIN18
			// wire CELL[21].IMUX_IMUX[6]          GT11[1].TXCRCIN17
			// wire CELL[21].IMUX_IMUX[7]          GT11[1].TXCRCIN16
			// wire CELL[21].IMUX_IMUX[8]          GT11[1].RXCRCIN19
			// wire CELL[21].IMUX_IMUX[9]          GT11[1].RXCRCIN18
			// wire CELL[21].IMUX_IMUX[10]         GT11[1].RXCRCIN17
			// wire CELL[21].IMUX_IMUX[11]         GT11[1].RXCRCIN16
			// wire CELL[21].IMUX_IMUX[12]         GT11[1].TXUSRVCODAC4
			// wire CELL[21].IMUX_IMUX[13]         GT11[1].TXUSRVCODAC5
			// wire CELL[21].IMUX_IMUX[14]         GT11[1].TXUSRVCODAC6
			// wire CELL[21].IMUX_IMUX[15]         GT11[1].TXUSRVCODAC7
			// wire CELL[21].IMUX_IMUX[16]         GT11[1].RXCRCINIT
			// wire CELL[21].IMUX_IMUX[17]         GT11[1].TXCRCINIT
			// wire CELL[21].IMUX_IMUX[18]         GT11[1].TXENOOB
			// wire CELL[21].OUT_BEST_TMIN[0]      GT11[1].RXDATA20
			// wire CELL[21].OUT_BEST_TMIN[1]      GT11[1].RXDATA21
			// wire CELL[21].OUT_BEST_TMIN[2]      GT11[1].RXDATA22
			// wire CELL[21].OUT_BEST_TMIN[3]      GT11[1].RXDATA23
			// wire CELL[21].OUT_BEST_TMIN[4]      GT11[1].DO4
			// wire CELL[21].OUT_BEST_TMIN[5]      GT11[1].DO5
			// wire CELL[21].OUT_BEST_TMIN[6]      GT11[1].DO6
			// wire CELL[21].OUT_BEST_TMIN[7]      GT11[1].DO7
			// wire CELL[21].OUT_SEC_TMIN[0]       GT11[1].CDRSTATUS13
			// wire CELL[21].OUT_SEC_TMIN[1]       GT11[1].CDRSTATUS14
			// wire CELL[21].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT19
			// wire CELL[21].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT18
			// wire CELL[21].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT17
			// wire CELL[21].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT16
			// wire CELL[21].OUT_HALF0_BEL[4]      GT11[1].DO0
			// wire CELL[21].OUT_HALF0_BEL[5]      GT11[1].DO1
			// wire CELL[21].OUT_HALF0_BEL[6]      GT11[1].DO2
			// wire CELL[21].OUT_HALF0_BEL[7]      GT11[1].DO3
			// wire CELL[21].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT19
			// wire CELL[21].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT18
			// wire CELL[21].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT17
			// wire CELL[21].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT16
			// wire CELL[21].OUT_HALF1_BEL[4]      GT11[1].DO0
			// wire CELL[21].OUT_HALF1_BEL[5]      GT11[1].DO1
			// wire CELL[21].OUT_HALF1_BEL[6]      GT11[1].DO2
			// wire CELL[21].OUT_HALF1_BEL[7]      GT11[1].DO3
			// wire CELL[22].IMUX_CLK_OPTINV[0]    GT11[1].RXUSRCLK
			// wire CELL[22].IMUX_CLK_OPTINV[1]    GT11[1].RXUSRCLK2
			// wire CELL[22].IMUX_CLK_OPTINV[2]    GT11[1].TXUSRCLK
			// wire CELL[22].IMUX_CLK_OPTINV[3]    GT11[1].TXUSRCLK2
			// wire CELL[22].IMUX_IMUX[0]          GT11[1].TXDATA24
			// wire CELL[22].IMUX_IMUX[1]          GT11[1].TXDATA25
			// wire CELL[22].IMUX_IMUX[2]          GT11[1].TXDATA26
			// wire CELL[22].IMUX_IMUX[3]          GT11[1].TXDATA27
			// wire CELL[22].IMUX_IMUX[4]          GT11[1].TXCRCIN31
			// wire CELL[22].IMUX_IMUX[5]          GT11[1].TXCRCIN30
			// wire CELL[22].IMUX_IMUX[6]          GT11[1].TXCRCIN29
			// wire CELL[22].IMUX_IMUX[7]          GT11[1].TXCRCIN28
			// wire CELL[22].IMUX_IMUX[8]          GT11[1].RXCRCIN31
			// wire CELL[22].IMUX_IMUX[9]          GT11[1].RXCRCIN30
			// wire CELL[22].IMUX_IMUX[10]         GT11[1].RXCRCIN29
			// wire CELL[22].IMUX_IMUX[11]         GT11[1].RXCRCIN28
			// wire CELL[22].IMUX_IMUX[12]         GT11[1].DADDR0
			// wire CELL[22].IMUX_IMUX[13]         GT11[1].DADDR1
			// wire CELL[22].IMUX_IMUX[14]         GT11[1].DADDR2
			// wire CELL[22].IMUX_IMUX[15]         GT11[1].DADDR3
			// wire CELL[22].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B3
			// wire CELL[22].IMUX_IMUX[17]         GT11[1].TXCHARISK3
			// wire CELL[22].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE3
			// wire CELL[22].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL3
			// wire CELL[22].IMUX_IMUX[20]         GT11[1].TXUSRVCODAC8
			// wire CELL[22].IMUX_IMUX[21]         GT11[1].TXUSRVCODAC9
			// wire CELL[22].OUT_BEST_TMIN[0]      GT11[1].RXDATA24
			// wire CELL[22].OUT_BEST_TMIN[1]      GT11[1].RXDATA25
			// wire CELL[22].OUT_BEST_TMIN[2]      GT11[1].RXDATA26
			// wire CELL[22].OUT_BEST_TMIN[3]      GT11[1].RXDATA27
			// wire CELL[22].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR3
			// wire CELL[22].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE3
			// wire CELL[22].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK3
			// wire CELL[22].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA3
			// wire CELL[22].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP3
			// wire CELL[22].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP3
			// wire CELL[22].OUT_SEC_TMIN[2]       GT11[1].TXKERR3
			// wire CELL[22].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT31
			// wire CELL[22].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT30
			// wire CELL[22].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT29
			// wire CELL[22].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT28
			// wire CELL[22].OUT_HALF0_BEL[4]      GT11[1].CDRSTATUS15
			// wire CELL[22].OUT_HALF0_BEL[5]      GT11[1].CDRSTATUS16
			// wire CELL[22].OUT_HALF0_BEL[6]      GT11[1].TXADCN
			// wire CELL[22].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT31
			// wire CELL[22].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT30
			// wire CELL[22].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT29
			// wire CELL[22].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT28
			// wire CELL[22].OUT_HALF1_BEL[4]      GT11[1].CDRSTATUS15
			// wire CELL[22].OUT_HALF1_BEL[5]      GT11[1].CDRSTATUS16
			// wire CELL[22].OUT_HALF1_BEL[6]      GT11[1].TXADCN
			// wire CELL[23].IMUX_SR_OPTINV[0]     GT11[1].RXCRCRESET
			// wire CELL[23].IMUX_CLK_OPTINV[0]    GT11[1].RXCRCINTCLK
			// wire CELL[23].IMUX_CLK_OPTINV[1]    GT11[1].TXCRCINTCLK
			// wire CELL[23].IMUX_CE_OPTINV[0]     GT11[1].RXCRCDATAVALID
			// wire CELL[23].IMUX_CE_OPTINV[1]     GT11[1].TXCRCDATAVALID
			// wire CELL[23].IMUX_IMUX[0]          GT11[1].TXDATA28
			// wire CELL[23].IMUX_IMUX[1]          GT11[1].TXDATA29
			// wire CELL[23].IMUX_IMUX[2]          GT11[1].TXDATA30
			// wire CELL[23].IMUX_IMUX[3]          GT11[1].TXDATA31
			// wire CELL[23].IMUX_IMUX[4]          GT11[1].TXCRCIN27
			// wire CELL[23].IMUX_IMUX[5]          GT11[1].TXCRCIN26
			// wire CELL[23].IMUX_IMUX[6]          GT11[1].TXCRCIN25
			// wire CELL[23].IMUX_IMUX[7]          GT11[1].TXCRCIN24
			// wire CELL[23].IMUX_IMUX[8]          GT11[1].RXCRCIN27
			// wire CELL[23].IMUX_IMUX[9]          GT11[1].RXCRCIN26
			// wire CELL[23].IMUX_IMUX[10]         GT11[1].RXCRCIN25
			// wire CELL[23].IMUX_IMUX[11]         GT11[1].RXCRCIN24
			// wire CELL[23].IMUX_IMUX[12]         GT11[1].DI0
			// wire CELL[23].IMUX_IMUX[13]         GT11[1].DI1
			// wire CELL[23].IMUX_IMUX[14]         GT11[1].DI2
			// wire CELL[23].IMUX_IMUX[15]         GT11[1].DI3
			// wire CELL[23].IMUX_IMUX[16]         GT11[1].DI4
			// wire CELL[23].IMUX_IMUX[17]         GT11[1].DI5
			// wire CELL[23].IMUX_IMUX[18]         GT11[1].DI6
			// wire CELL[23].IMUX_IMUX[19]         GT11[1].DI7
			// wire CELL[23].IMUX_IMUX[20]         GT11[1].DADDR4
			// wire CELL[23].IMUX_IMUX[21]         GT11[1].DADDR5
			// wire CELL[23].IMUX_IMUX[22]         GT11[1].DADDR6
			// wire CELL[23].IMUX_IMUX[23]         GT11[1].DADDR7
			// wire CELL[23].OUT_BEST_TMIN[0]      GT11[1].RXDATA28
			// wire CELL[23].OUT_BEST_TMIN[1]      GT11[1].RXDATA29
			// wire CELL[23].OUT_BEST_TMIN[2]      GT11[1].RXDATA30
			// wire CELL[23].OUT_BEST_TMIN[3]      GT11[1].RXDATA31
			// wire CELL[23].OUT_BEST_TMIN[4]      GT11[1].RXRECCLK1
			// wire CELL[23].OUT_BEST_TMIN[5]      GT11[1].RXRECCLK2
			// wire CELL[23].OUT_BEST_TMIN[6]      GT11[1].TXOUTCLK1
			// wire CELL[23].OUT_BEST_TMIN[7]      GT11[1].TXOUTCLK2
			// wire CELL[23].OUT_SEC_TMIN[0]       GT11[1].DRDY
			// wire CELL[23].OUT_SEC_TMIN[1]       GT11[1].TXADCP
			// wire CELL[23].OUT_HALF0_BEL[0]      GT11[1].TXCRCOUT27
			// wire CELL[23].OUT_HALF0_BEL[1]      GT11[1].TXCRCOUT26
			// wire CELL[23].OUT_HALF0_BEL[2]      GT11[1].TXCRCOUT25
			// wire CELL[23].OUT_HALF0_BEL[3]      GT11[1].TXCRCOUT24
			// wire CELL[23].OUT_HALF0_BEL[4]      GT11[1].DO8
			// wire CELL[23].OUT_HALF0_BEL[5]      GT11[1].DO9
			// wire CELL[23].OUT_HALF0_BEL[6]      GT11[1].DO10
			// wire CELL[23].OUT_HALF0_BEL[7]      GT11[1].DO11
			// wire CELL[23].OUT_HALF1_BEL[0]      GT11[1].TXCRCOUT27
			// wire CELL[23].OUT_HALF1_BEL[1]      GT11[1].TXCRCOUT26
			// wire CELL[23].OUT_HALF1_BEL[2]      GT11[1].TXCRCOUT25
			// wire CELL[23].OUT_HALF1_BEL[3]      GT11[1].TXCRCOUT24
			// wire CELL[23].OUT_HALF1_BEL[4]      GT11[1].DO8
			// wire CELL[23].OUT_HALF1_BEL[5]      GT11[1].DO9
			// wire CELL[23].OUT_HALF1_BEL[6]      GT11[1].DO10
			// wire CELL[23].OUT_HALF1_BEL[7]      GT11[1].DO11
			// wire CELL[24].IMUX_SR_OPTINV[0]     GT11[1].TXCRCRESET
			// wire CELL[24].IMUX_CLK_OPTINV[0]    GT11[1].TXCRCCLK
			// wire CELL[24].IMUX_CLK_OPTINV[1]    GT11[1].RXCRCCLK
			// wire CELL[24].IMUX_CLK_OPTINV[3]    GT11[1].DCLK
			// wire CELL[24].IMUX_CE_OPTINV[0]     GT11[1].DEN
			// wire CELL[24].IMUX_CE_OPTINV[1]     GT11[1].DWE
			// wire CELL[24].IMUX_IMUX[0]          GT11[1].TXDATA32
			// wire CELL[24].IMUX_IMUX[1]          GT11[1].TXDATA33
			// wire CELL[24].IMUX_IMUX[2]          GT11[1].TXDATA34
			// wire CELL[24].IMUX_IMUX[3]          GT11[1].TXDATA35
			// wire CELL[24].IMUX_IMUX[4]          GT11[1].TXCRCIN39
			// wire CELL[24].IMUX_IMUX[5]          GT11[1].TXCRCIN38
			// wire CELL[24].IMUX_IMUX[6]          GT11[1].TXCRCIN37
			// wire CELL[24].IMUX_IMUX[7]          GT11[1].TXCRCIN36
			// wire CELL[24].IMUX_IMUX[8]          GT11[1].RXCRCIN39
			// wire CELL[24].IMUX_IMUX[9]          GT11[1].RXCRCIN38
			// wire CELL[24].IMUX_IMUX[10]         GT11[1].RXCRCIN37
			// wire CELL[24].IMUX_IMUX[11]         GT11[1].RXCRCIN36
			// wire CELL[24].IMUX_IMUX[12]         GT11[1].DI8
			// wire CELL[24].IMUX_IMUX[13]         GT11[1].DI9
			// wire CELL[24].IMUX_IMUX[14]         GT11[1].DI10
			// wire CELL[24].IMUX_IMUX[15]         GT11[1].DI11
			// wire CELL[24].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B4
			// wire CELL[24].IMUX_IMUX[17]         GT11[1].TXCHARISK4
			// wire CELL[24].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE4
			// wire CELL[24].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL4
			// wire CELL[24].IMUX_IMUX[20]         GT11[1].DI12
			// wire CELL[24].IMUX_IMUX[21]         GT11[1].DI13
			// wire CELL[24].IMUX_IMUX[22]         GT11[1].DI14
			// wire CELL[24].IMUX_IMUX[23]         GT11[1].DI15
			// wire CELL[24].OUT_BEST_TMIN[0]      GT11[1].RXDATA32
			// wire CELL[24].OUT_BEST_TMIN[1]      GT11[1].RXDATA33
			// wire CELL[24].OUT_BEST_TMIN[2]      GT11[1].RXDATA34
			// wire CELL[24].OUT_BEST_TMIN[3]      GT11[1].RXDATA35
			// wire CELL[24].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR4
			// wire CELL[24].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE4
			// wire CELL[24].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK4
			// wire CELL[24].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA4
			// wire CELL[24].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP4
			// wire CELL[24].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP4
			// wire CELL[24].OUT_SEC_TMIN[2]       GT11[1].TXKERR4
			// wire CELL[24].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT7
			// wire CELL[24].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT6
			// wire CELL[24].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT5
			// wire CELL[24].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT4
			// wire CELL[24].OUT_HALF0_BEL[4]      GT11[1].CDRSTATUS17
			// wire CELL[24].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT7
			// wire CELL[24].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT6
			// wire CELL[24].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT5
			// wire CELL[24].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT4
			// wire CELL[24].OUT_HALF1_BEL[4]      GT11[1].CDRSTATUS17
			// wire CELL[25].IMUX_SR_OPTINV[0]     GT11[1].RXPMARESET
			// wire CELL[25].IMUX_IMUX[0]          GT11[1].TXDATA36
			// wire CELL[25].IMUX_IMUX[1]          GT11[1].TXDATA37
			// wire CELL[25].IMUX_IMUX[2]          GT11[1].TXDATA38
			// wire CELL[25].IMUX_IMUX[3]          GT11[1].TXDATA39
			// wire CELL[25].IMUX_IMUX[4]          GT11[1].TXCRCIN35
			// wire CELL[25].IMUX_IMUX[5]          GT11[1].TXCRCIN34
			// wire CELL[25].IMUX_IMUX[6]          GT11[1].TXCRCIN33
			// wire CELL[25].IMUX_IMUX[7]          GT11[1].TXCRCIN32
			// wire CELL[25].IMUX_IMUX[8]          GT11[1].RXCRCIN35
			// wire CELL[25].IMUX_IMUX[9]          GT11[1].RXCRCIN34
			// wire CELL[25].IMUX_IMUX[10]         GT11[1].RXCRCIN33
			// wire CELL[25].IMUX_IMUX[11]         GT11[1].RXCRCIN32
			// wire CELL[25].IMUX_IMUX[12]         GT11[1].RXCRCPD
			// wire CELL[25].IMUX_IMUX[13]         GT11[1].TXCRCPD
			// wire CELL[25].IMUX_IMUX[14]         GT11[1].MGTADCSEL0
			// wire CELL[25].IMUX_IMUX[15]         GT11[1].MGTADCSEL1
			// wire CELL[25].IMUX_IMUX[16]         GT11[1].MGTADCSEL2
			// wire CELL[25].IMUX_IMUX[17]         GT11[1].MGTADCSEL3
			// wire CELL[25].IMUX_IMUX[18]         GT11[1].MGTADCSEL4
			// wire CELL[25].OUT_BEST_TMIN[0]      GT11[1].RXDATA36
			// wire CELL[25].OUT_BEST_TMIN[1]      GT11[1].RXDATA37
			// wire CELL[25].OUT_BEST_TMIN[2]      GT11[1].RXDATA38
			// wire CELL[25].OUT_BEST_TMIN[3]      GT11[1].RXDATA39
			// wire CELL[25].OUT_BEST_TMIN[4]      GT11[1].RXREALIGN
			// wire CELL[25].OUT_BEST_TMIN[5]      GT11[1].RXCOMMADET
			// wire CELL[25].OUT_SEC_TMIN[0]       GT11[1].TXFDETSTATE0
			// wire CELL[25].OUT_SEC_TMIN[1]       GT11[1].TXFDETSTATE1
			// wire CELL[25].OUT_SEC_TMIN[2]       GT11[1].TXFDETSTATE2
			// wire CELL[25].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT3
			// wire CELL[25].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT2
			// wire CELL[25].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT1
			// wire CELL[25].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT0
			// wire CELL[25].OUT_HALF0_BEL[4]      GT11[1].DO12
			// wire CELL[25].OUT_HALF0_BEL[5]      GT11[1].DO13
			// wire CELL[25].OUT_HALF0_BEL[6]      GT11[1].DO14
			// wire CELL[25].OUT_HALF0_BEL[7]      GT11[1].DO15
			// wire CELL[25].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT3
			// wire CELL[25].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT2
			// wire CELL[25].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT1
			// wire CELL[25].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT0
			// wire CELL[25].OUT_HALF1_BEL[4]      GT11[1].DO12
			// wire CELL[25].OUT_HALF1_BEL[5]      GT11[1].DO13
			// wire CELL[25].OUT_HALF1_BEL[6]      GT11[1].DO14
			// wire CELL[25].OUT_HALF1_BEL[7]      GT11[1].DO15
			// wire CELL[26].IMUX_SR_OPTINV[0]     GT11[1].TXPMARESET
			// wire CELL[26].IMUX_IMUX[0]          GT11[1].TXDATA40
			// wire CELL[26].IMUX_IMUX[1]          GT11[1].TXDATA41
			// wire CELL[26].IMUX_IMUX[2]          GT11[1].TXDATA42
			// wire CELL[26].IMUX_IMUX[3]          GT11[1].TXDATA43
			// wire CELL[26].IMUX_IMUX[4]          GT11[1].TXCRCIN47
			// wire CELL[26].IMUX_IMUX[5]          GT11[1].TXCRCIN46
			// wire CELL[26].IMUX_IMUX[6]          GT11[1].TXCRCIN45
			// wire CELL[26].IMUX_IMUX[7]          GT11[1].TXCRCIN44
			// wire CELL[26].IMUX_IMUX[8]          GT11[1].RXCRCIN47
			// wire CELL[26].IMUX_IMUX[9]          GT11[1].RXCRCIN46
			// wire CELL[26].IMUX_IMUX[10]         GT11[1].RXCRCIN45
			// wire CELL[26].IMUX_IMUX[11]         GT11[1].RXCRCIN44
			// wire CELL[26].IMUX_IMUX[12]         GT11[1].RXUSRLOCK
			// wire CELL[26].IMUX_IMUX[13]         GT11[1].RXUSRVCOCAL
			// wire CELL[26].IMUX_IMUX[14]         GT11[1].TXUSRLOCK
			// wire CELL[26].IMUX_IMUX[15]         GT11[1].TXUSRVCOCAL
			// wire CELL[26].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B5
			// wire CELL[26].IMUX_IMUX[17]         GT11[1].TXCHARISK5
			// wire CELL[26].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE5
			// wire CELL[26].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL5
			// wire CELL[26].OUT_BEST_TMIN[0]      GT11[1].RXDATA40
			// wire CELL[26].OUT_BEST_TMIN[1]      GT11[1].RXDATA41
			// wire CELL[26].OUT_BEST_TMIN[2]      GT11[1].RXDATA42
			// wire CELL[26].OUT_BEST_TMIN[3]      GT11[1].RXDATA43
			// wire CELL[26].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR5
			// wire CELL[26].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE5
			// wire CELL[26].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK5
			// wire CELL[26].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA5
			// wire CELL[26].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP5
			// wire CELL[26].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP5
			// wire CELL[26].OUT_SEC_TMIN[2]       GT11[1].TXKERR5
			// wire CELL[26].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT15
			// wire CELL[26].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT14
			// wire CELL[26].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT13
			// wire CELL[26].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT12
			// wire CELL[26].OUT_HALF0_BEL[4]      GT11[1].TXFCALSTATE0
			// wire CELL[26].OUT_HALF0_BEL[5]      GT11[1].TXFCALSTATE1
			// wire CELL[26].OUT_HALF0_BEL[6]      GT11[1].TXFCALSTATE2
			// wire CELL[26].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT15
			// wire CELL[26].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT14
			// wire CELL[26].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT13
			// wire CELL[26].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT12
			// wire CELL[26].OUT_HALF1_BEL[4]      GT11[1].TXFCALSTATE0
			// wire CELL[26].OUT_HALF1_BEL[5]      GT11[1].TXFCALSTATE1
			// wire CELL[26].OUT_HALF1_BEL[6]      GT11[1].TXFCALSTATE2
			// wire CELL[27].IMUX_IMUX[0]          GT11[1].TXDATA44
			// wire CELL[27].IMUX_IMUX[1]          GT11[1].TXDATA45
			// wire CELL[27].IMUX_IMUX[2]          GT11[1].TXDATA46
			// wire CELL[27].IMUX_IMUX[3]          GT11[1].TXDATA47
			// wire CELL[27].IMUX_IMUX[4]          GT11[1].TXCRCIN43
			// wire CELL[27].IMUX_IMUX[5]          GT11[1].TXCRCIN42
			// wire CELL[27].IMUX_IMUX[6]          GT11[1].TXCRCIN41
			// wire CELL[27].IMUX_IMUX[7]          GT11[1].TXCRCIN40
			// wire CELL[27].IMUX_IMUX[8]          GT11[1].RXCRCIN43
			// wire CELL[27].IMUX_IMUX[9]          GT11[1].RXCRCIN42
			// wire CELL[27].IMUX_IMUX[10]         GT11[1].RXCRCIN41
			// wire CELL[27].IMUX_IMUX[11]         GT11[1].RXCRCIN40
			// wire CELL[27].IMUX_IMUX[12]         GT11[1].TXSYNC
			// wire CELL[27].IMUX_IMUX[17]         GT11[1].RXCRCDATAWIDTH0
			// wire CELL[27].IMUX_IMUX[18]         GT11[1].RXCRCDATAWIDTH1
			// wire CELL[27].IMUX_IMUX[19]         GT11[1].RXCRCDATAWIDTH2
			// wire CELL[27].IMUX_IMUX[20]         GT11[1].TXCRCDATAWIDTH0
			// wire CELL[27].IMUX_IMUX[21]         GT11[1].TXCRCDATAWIDTH1
			// wire CELL[27].IMUX_IMUX[22]         GT11[1].TXCRCDATAWIDTH2
			// wire CELL[27].OUT_BEST_TMIN[0]      GT11[1].RXDATA44
			// wire CELL[27].OUT_BEST_TMIN[1]      GT11[1].RXDATA45
			// wire CELL[27].OUT_BEST_TMIN[2]      GT11[1].RXDATA46
			// wire CELL[27].OUT_BEST_TMIN[3]      GT11[1].RXDATA47
			// wire CELL[27].OUT_BEST_TMIN[4]      GT11[1].CHBONDO0
			// wire CELL[27].OUT_BEST_TMIN[5]      GT11[1].CHBONDO1
			// wire CELL[27].OUT_BEST_TMIN[6]      GT11[1].CHBONDO2
			// wire CELL[27].OUT_BEST_TMIN[7]      GT11[1].CHBONDO3
			// wire CELL[27].OUT_SEC_TMIN[0]       GT11[1].CHBONDO4
			// wire CELL[27].OUT_SEC_TMIN[1]       GT11[1].SCANOUT2
			// wire CELL[27].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT11
			// wire CELL[27].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT10
			// wire CELL[27].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT9
			// wire CELL[27].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT8
			// wire CELL[27].OUT_HALF0_BEL[4]      GT11[1].RXCYCLELIMIT
			// wire CELL[27].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT11
			// wire CELL[27].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT10
			// wire CELL[27].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT9
			// wire CELL[27].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT8
			// wire CELL[27].OUT_HALF1_BEL[4]      GT11[1].RXCYCLELIMIT
			// wire CELL[28].IMUX_CE_OPTINV[0]     GT11[1].SCANEN2
			// wire CELL[28].IMUX_CE_OPTINV[1]     GT11[1].SCANMODE2
			// wire CELL[28].IMUX_IMUX[0]          GT11[1].TXDATA48
			// wire CELL[28].IMUX_IMUX[1]          GT11[1].TXDATA49
			// wire CELL[28].IMUX_IMUX[2]          GT11[1].TXDATA50
			// wire CELL[28].IMUX_IMUX[3]          GT11[1].TXDATA51
			// wire CELL[28].IMUX_IMUX[4]          GT11[1].TXCRCIN55
			// wire CELL[28].IMUX_IMUX[5]          GT11[1].TXCRCIN54
			// wire CELL[28].IMUX_IMUX[6]          GT11[1].TXCRCIN53
			// wire CELL[28].IMUX_IMUX[7]          GT11[1].TXCRCIN52
			// wire CELL[28].IMUX_IMUX[8]          GT11[1].RXCRCIN55
			// wire CELL[28].IMUX_IMUX[9]          GT11[1].RXCRCIN54
			// wire CELL[28].IMUX_IMUX[10]         GT11[1].RXCRCIN53
			// wire CELL[28].IMUX_IMUX[11]         GT11[1].RXCRCIN52
			// wire CELL[28].IMUX_IMUX[12]         GT11[1].RXDEC8B10BUSE
			// wire CELL[28].IMUX_IMUX[13]         GT11[1].RXDEC64B66BUSE
			// wire CELL[28].IMUX_IMUX[14]         GT11[1].TESTMEMORY
			// wire CELL[28].IMUX_IMUX[15]         GT11[1].RXIGNOREBTF
			// wire CELL[28].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B6
			// wire CELL[28].IMUX_IMUX[17]         GT11[1].TXCHARISK6
			// wire CELL[28].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE6
			// wire CELL[28].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL6
			// wire CELL[28].OUT_BEST_TMIN[0]      GT11[1].RXDATA48
			// wire CELL[28].OUT_BEST_TMIN[1]      GT11[1].RXDATA49
			// wire CELL[28].OUT_BEST_TMIN[2]      GT11[1].RXDATA50
			// wire CELL[28].OUT_BEST_TMIN[3]      GT11[1].RXDATA51
			// wire CELL[28].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR6
			// wire CELL[28].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE6
			// wire CELL[28].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK6
			// wire CELL[28].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA6
			// wire CELL[28].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP6
			// wire CELL[28].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP6
			// wire CELL[28].OUT_SEC_TMIN[2]       GT11[1].TXKERR6
			// wire CELL[28].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT23
			// wire CELL[28].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT22
			// wire CELL[28].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT21
			// wire CELL[28].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT20
			// wire CELL[28].OUT_HALF0_BEL[4]      GT11[1].TXCOARSEST
			// wire CELL[28].OUT_HALF0_BEL[5]      GT11[1].TXENABLECAL
			// wire CELL[28].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT23
			// wire CELL[28].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT22
			// wire CELL[28].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT21
			// wire CELL[28].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT20
			// wire CELL[28].OUT_HALF1_BEL[4]      GT11[1].TXCOARSEST
			// wire CELL[28].OUT_HALF1_BEL[5]      GT11[1].TXENABLECAL
			// wire CELL[29].IMUX_CE_OPTINV[0]     GT11[1].SCANMODE0
			// wire CELL[29].IMUX_CE_OPTINV[1]     GT11[1].SCANMODE1
			// wire CELL[29].IMUX_IMUX[0]          GT11[1].TXDATA52
			// wire CELL[29].IMUX_IMUX[1]          GT11[1].TXDATA53
			// wire CELL[29].IMUX_IMUX[2]          GT11[1].TXDATA54
			// wire CELL[29].IMUX_IMUX[3]          GT11[1].TXDATA55
			// wire CELL[29].IMUX_IMUX[4]          GT11[1].TXCRCIN51
			// wire CELL[29].IMUX_IMUX[5]          GT11[1].TXCRCIN50
			// wire CELL[29].IMUX_IMUX[6]          GT11[1].TXCRCIN49
			// wire CELL[29].IMUX_IMUX[7]          GT11[1].TXCRCIN48
			// wire CELL[29].IMUX_IMUX[8]          GT11[1].RXCRCIN51
			// wire CELL[29].IMUX_IMUX[9]          GT11[1].RXCRCIN50
			// wire CELL[29].IMUX_IMUX[10]         GT11[1].RXCRCIN49
			// wire CELL[29].IMUX_IMUX[11]         GT11[1].RXCRCIN48
			// wire CELL[29].IMUX_IMUX[12]         GT11[1].CHBONDI0
			// wire CELL[29].IMUX_IMUX[13]         GT11[1].CHBONDI1
			// wire CELL[29].IMUX_IMUX[14]         GT11[1].CHBONDI2
			// wire CELL[29].IMUX_IMUX[15]         GT11[1].CHBONDI3
			// wire CELL[29].IMUX_IMUX[16]         GT11[1].CHBONDI4
			// wire CELL[29].OUT_BEST_TMIN[0]      GT11[1].RXDATA52
			// wire CELL[29].OUT_BEST_TMIN[1]      GT11[1].RXDATA53
			// wire CELL[29].OUT_BEST_TMIN[2]      GT11[1].RXDATA54
			// wire CELL[29].OUT_BEST_TMIN[3]      GT11[1].RXDATA55
			// wire CELL[29].OUT_BEST_TMIN[4]      GT11[1].RXSTATUS5
			// wire CELL[29].OUT_BEST_TMIN[5]      GT11[1].TXBUFERR
			// wire CELL[29].OUT_BEST_TMIN[6]      GT11[1].SCANOUT0
			// wire CELL[29].OUT_BEST_TMIN[7]      GT11[1].SCANOUT1
			// wire CELL[29].OUT_SEC_TMIN[0]       GT11[1].RXFDETSTATE0
			// wire CELL[29].OUT_SEC_TMIN[1]       GT11[1].RXFDETSTATE1
			// wire CELL[29].OUT_SEC_TMIN[2]       GT11[1].RXFDETSTATE2
			// wire CELL[29].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT19
			// wire CELL[29].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT18
			// wire CELL[29].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT17
			// wire CELL[29].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT16
			// wire CELL[29].OUT_HALF0_BEL[4]      GT11[1].TXCYCLELIMIT
			// wire CELL[29].OUT_HALF0_BEL[5]      GT11[1].RXSTATUS3
			// wire CELL[29].OUT_HALF0_BEL[6]      GT11[1].RXSTATUS4
			// wire CELL[29].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT19
			// wire CELL[29].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT18
			// wire CELL[29].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT17
			// wire CELL[29].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT16
			// wire CELL[29].OUT_HALF1_BEL[4]      GT11[1].TXCYCLELIMIT
			// wire CELL[29].OUT_HALF1_BEL[5]      GT11[1].RXSTATUS3
			// wire CELL[29].OUT_HALF1_BEL[6]      GT11[1].RXSTATUS4
			// wire CELL[30].IMUX_CE_OPTINV[0]     GT11[1].SCANEN0
			// wire CELL[30].IMUX_CE_OPTINV[1]     GT11[1].SCANEN1
			// wire CELL[30].IMUX_IMUX[0]          GT11[1].TXDATA56
			// wire CELL[30].IMUX_IMUX[1]          GT11[1].TXDATA57
			// wire CELL[30].IMUX_IMUX[2]          GT11[1].TXDATA58
			// wire CELL[30].IMUX_IMUX[3]          GT11[1].TXDATA59
			// wire CELL[30].IMUX_IMUX[4]          GT11[1].TXCRCIN63
			// wire CELL[30].IMUX_IMUX[5]          GT11[1].TXCRCIN62
			// wire CELL[30].IMUX_IMUX[6]          GT11[1].TXCRCIN61
			// wire CELL[30].IMUX_IMUX[7]          GT11[1].TXCRCIN60
			// wire CELL[30].IMUX_IMUX[8]          GT11[1].RXCRCIN63
			// wire CELL[30].IMUX_IMUX[9]          GT11[1].RXCRCIN62
			// wire CELL[30].IMUX_IMUX[10]         GT11[1].RXCRCIN61
			// wire CELL[30].IMUX_IMUX[11]         GT11[1].RXCRCIN60
			// wire CELL[30].IMUX_IMUX[12]         GT11[1].TXENC8B10BUSE
			// wire CELL[30].IMUX_IMUX[13]         GT11[1].TXENC64B66BUSE
			// wire CELL[30].IMUX_IMUX[14]         GT11[1].TXSCRAM64B66BUSE
			// wire CELL[30].IMUX_IMUX[15]         GT11[1].TXGEARBOX64B66BUSE
			// wire CELL[30].IMUX_IMUX[16]         GT11[1].TXBYPASS8B10B7
			// wire CELL[30].IMUX_IMUX[17]         GT11[1].TXCHARISK7
			// wire CELL[30].IMUX_IMUX[18]         GT11[1].TXCHARDISPMODE7
			// wire CELL[30].IMUX_IMUX[19]         GT11[1].TXCHARDISPVAL7
			// wire CELL[30].OUT_BEST_TMIN[0]      GT11[1].RXDATA56
			// wire CELL[30].OUT_BEST_TMIN[1]      GT11[1].RXDATA57
			// wire CELL[30].OUT_BEST_TMIN[2]      GT11[1].RXDATA58
			// wire CELL[30].OUT_BEST_TMIN[3]      GT11[1].RXDATA59
			// wire CELL[30].OUT_BEST_TMIN[4]      GT11[1].RXDISPERR7
			// wire CELL[30].OUT_BEST_TMIN[5]      GT11[1].RXNOTINTABLE7
			// wire CELL[30].OUT_BEST_TMIN[6]      GT11[1].RXCHARISK7
			// wire CELL[30].OUT_BEST_TMIN[7]      GT11[1].RXCHARISCOMMA7
			// wire CELL[30].OUT_SEC_TMIN[0]       GT11[1].RXRUNDISP7
			// wire CELL[30].OUT_SEC_TMIN[1]       GT11[1].TXRUNDISP7
			// wire CELL[30].OUT_SEC_TMIN[2]       GT11[1].TXKERR7
			// wire CELL[30].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT31
			// wire CELL[30].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT30
			// wire CELL[30].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT29
			// wire CELL[30].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT28
			// wire CELL[30].OUT_HALF0_BEL[4]      GT11[1].RXFCALSTATE0
			// wire CELL[30].OUT_HALF0_BEL[5]      GT11[1].RXFCALSTATE1
			// wire CELL[30].OUT_HALF0_BEL[6]      GT11[1].RXFCALSTATE2
			// wire CELL[30].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT31
			// wire CELL[30].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT30
			// wire CELL[30].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT29
			// wire CELL[30].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT28
			// wire CELL[30].OUT_HALF1_BEL[4]      GT11[1].RXFCALSTATE0
			// wire CELL[30].OUT_HALF1_BEL[5]      GT11[1].RXFCALSTATE1
			// wire CELL[30].OUT_HALF1_BEL[6]      GT11[1].RXFCALSTATE2
			// wire CELL[31].IMUX_IMUX[0]          GT11[1].TXDATA60
			// wire CELL[31].IMUX_IMUX[1]          GT11[1].TXDATA61
			// wire CELL[31].IMUX_IMUX[2]          GT11[1].TXDATA62
			// wire CELL[31].IMUX_IMUX[3]          GT11[1].TXDATA63
			// wire CELL[31].IMUX_IMUX[4]          GT11[1].TXCRCIN59
			// wire CELL[31].IMUX_IMUX[5]          GT11[1].TXCRCIN58
			// wire CELL[31].IMUX_IMUX[6]          GT11[1].TXCRCIN57
			// wire CELL[31].IMUX_IMUX[7]          GT11[1].TXCRCIN56
			// wire CELL[31].IMUX_IMUX[8]          GT11[1].RXCRCIN59
			// wire CELL[31].IMUX_IMUX[9]          GT11[1].RXCRCIN58
			// wire CELL[31].IMUX_IMUX[10]         GT11[1].RXCRCIN57
			// wire CELL[31].IMUX_IMUX[11]         GT11[1].RXCRCIN56
			// wire CELL[31].IMUX_IMUX[12]         GT11[1].ENCHANSYNC
			// wire CELL[31].IMUX_IMUX[13]         GT11[1].POWERDOWN
			// wire CELL[31].IMUX_IMUX[14]         GT11[1].RXPOLARITY
			// wire CELL[31].IMUX_IMUX[15]         GT11[1].LOOPBACK0
			// wire CELL[31].IMUX_IMUX[16]         GT11[1].LOOPBACK1
			// wire CELL[31].IMUX_IMUX[17]         GT11[1].TXPOLARITY
			// wire CELL[31].IMUX_IMUX[18]         GT11[1].TXINHIBIT
			// wire CELL[31].IMUX_IMUX[19]         GT11[1].SCANIN0
			// wire CELL[31].IMUX_IMUX[20]         GT11[1].SCANIN1
			// wire CELL[31].IMUX_IMUX[21]         GT11[1].SCANIN2
			// wire CELL[31].OUT_BEST_TMIN[0]      GT11[1].RXDATA60
			// wire CELL[31].OUT_BEST_TMIN[1]      GT11[1].RXDATA61
			// wire CELL[31].OUT_BEST_TMIN[2]      GT11[1].RXDATA62
			// wire CELL[31].OUT_BEST_TMIN[3]      GT11[1].RXDATA63
			// wire CELL[31].OUT_BEST_TMIN[4]      GT11[1].RXSTATUS0
			// wire CELL[31].OUT_BEST_TMIN[5]      GT11[1].RXSTATUS1
			// wire CELL[31].OUT_BEST_TMIN[6]      GT11[1].RXSTATUS2
			// wire CELL[31].OUT_SEC_TMIN[0]       GT11[1].RXCOARSEST
			// wire CELL[31].OUT_SEC_TMIN[1]       GT11[1].RXENABLECAL
			// wire CELL[31].OUT_HALF0_BEL[0]      GT11[1].RXCRCOUT27
			// wire CELL[31].OUT_HALF0_BEL[1]      GT11[1].RXCRCOUT26
			// wire CELL[31].OUT_HALF0_BEL[2]      GT11[1].RXCRCOUT25
			// wire CELL[31].OUT_HALF0_BEL[3]      GT11[1].RXCRCOUT24
			// wire CELL[31].OUT_HALF0_BEL[4]      GT11[1].RXLOCK
			// wire CELL[31].OUT_HALF0_BEL[5]      GT11[1].TXLOCK
			// wire CELL[31].OUT_HALF0_BEL[6]      GT11[1].RXLOCKUPDATE
			// wire CELL[31].OUT_HALF0_BEL[7]      GT11[1].TXLOCKUPDATE
			// wire CELL[31].OUT_HALF1_BEL[0]      GT11[1].RXCRCOUT27
			// wire CELL[31].OUT_HALF1_BEL[1]      GT11[1].RXCRCOUT26
			// wire CELL[31].OUT_HALF1_BEL[2]      GT11[1].RXCRCOUT25
			// wire CELL[31].OUT_HALF1_BEL[3]      GT11[1].RXCRCOUT24
			// wire CELL[31].OUT_HALF1_BEL[4]      GT11[1].RXLOCK
			// wire CELL[31].OUT_HALF1_BEL[5]      GT11[1].TXLOCK
			// wire CELL[31].OUT_HALF1_BEL[6]      GT11[1].RXLOCKUPDATE
			// wire CELL[31].OUT_HALF1_BEL[7]      GT11[1].TXLOCKUPDATE
		}

		tile_class CLK_BUFG {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			bitrect MAIN[0]: Vertical (3, rev 80);
			bitrect MAIN[1]: Vertical (3, rev 80);
			bitrect MAIN[2]: Vertical (3, rev 80);
			bitrect MAIN[3]: Vertical (3, rev 80);
			bitrect MAIN[4]: Vertical (3, rev 80);
			bitrect MAIN[5]: Vertical (3, rev 80);
			bitrect MAIN[6]: Vertical (3, rev 80);
			bitrect MAIN[7]: Vertical (3, rev 80);
			bitrect MAIN[8]: Vertical (3, rev 80);
			bitrect MAIN[9]: Vertical (3, rev 80);
			bitrect MAIN[10]: Vertical (3, rev 80);
			bitrect MAIN[11]: Vertical (3, rev 80);
			bitrect MAIN[12]: Vertical (3, rev 80);
			bitrect MAIN[13]: Vertical (3, rev 80);
			bitrect MAIN[14]: Vertical (3, rev 80);
			bitrect MAIN[15]: Vertical (3, rev 80);

			bel BUFGCTRL[0] {
				input CE0 = CELL[1].IMUX_IMUX[1];
				input CE1 = CELL[1].IMUX_IMUX[9];
				input CKINT0 = CELL[1].IMUX_IMUX[3];
				input CKINT1 = CELL[1].IMUX_IMUX[11];
				output I0MUX = CELL[0].TEST[1];
				output I1MUX = CELL[0].TEST[0];
				input IGNORE0 = CELL[1].IMUX_IMUX[2];
				input IGNORE1 = CELL[1].IMUX_IMUX[10];
				input S0 = CELL[1].IMUX_IMUX[0];
				input S1 = CELL[1].IMUX_IMUX[8];
			}

			bel BUFGCTRL[1] {
				input CE0 = CELL[1].IMUX_IMUX[5];
				input CE1 = CELL[1].IMUX_IMUX[13];
				input CKINT0 = CELL[1].IMUX_IMUX[7];
				input CKINT1 = CELL[1].IMUX_IMUX[15];
				output I0MUX = CELL[0].TEST[3];
				output I1MUX = CELL[0].TEST[2];
				input IGNORE0 = CELL[1].IMUX_IMUX[6];
				input IGNORE1 = CELL[1].IMUX_IMUX[14];
				input S0 = CELL[1].IMUX_IMUX[4];
				input S1 = CELL[1].IMUX_IMUX[12];
			}

			bel BUFGCTRL[2] {
				input CE0 = CELL[1].IMUX_IMUX[17];
				input CE1 = CELL[1].IMUX_IMUX[25];
				input CKINT0 = CELL[1].IMUX_IMUX[19];
				input CKINT1 = CELL[1].IMUX_IMUX[27];
				output I0MUX = CELL[1].TEST[1];
				output I1MUX = CELL[1].TEST[0];
				input IGNORE0 = CELL[1].IMUX_IMUX[18];
				input IGNORE1 = CELL[1].IMUX_IMUX[26];
				input S0 = CELL[1].IMUX_IMUX[16];
				input S1 = CELL[1].IMUX_IMUX[24];
			}

			bel BUFGCTRL[3] {
				input CE0 = CELL[1].IMUX_IMUX[21];
				input CE1 = CELL[1].IMUX_IMUX[29];
				input CKINT0 = CELL[1].IMUX_IMUX[23];
				input CKINT1 = CELL[1].IMUX_IMUX[31];
				output I0MUX = CELL[1].TEST[3];
				output I1MUX = CELL[1].TEST[2];
				input IGNORE0 = CELL[1].IMUX_IMUX[22];
				input IGNORE1 = CELL[1].IMUX_IMUX[30];
				input S0 = CELL[1].IMUX_IMUX[20];
				input S1 = CELL[1].IMUX_IMUX[28];
			}

			bel BUFGCTRL[4] {
				input CE0 = CELL[2].IMUX_IMUX[1];
				input CE1 = CELL[2].IMUX_IMUX[9];
				input CKINT0 = CELL[2].IMUX_IMUX[3];
				input CKINT1 = CELL[2].IMUX_IMUX[11];
				output I0MUX = CELL[2].TEST[1];
				output I1MUX = CELL[2].TEST[0];
				input IGNORE0 = CELL[2].IMUX_IMUX[2];
				input IGNORE1 = CELL[2].IMUX_IMUX[10];
				input S0 = CELL[2].IMUX_IMUX[0];
				input S1 = CELL[2].IMUX_IMUX[8];
			}

			bel BUFGCTRL[5] {
				input CE0 = CELL[2].IMUX_IMUX[5];
				input CE1 = CELL[2].IMUX_IMUX[13];
				input CKINT0 = CELL[2].IMUX_IMUX[7];
				input CKINT1 = CELL[2].IMUX_IMUX[15];
				output I0MUX = CELL[2].TEST[3];
				output I1MUX = CELL[2].TEST[2];
				input IGNORE0 = CELL[2].IMUX_IMUX[6];
				input IGNORE1 = CELL[2].IMUX_IMUX[14];
				input S0 = CELL[2].IMUX_IMUX[4];
				input S1 = CELL[2].IMUX_IMUX[12];
			}

			bel BUFGCTRL[6] {
				input CE0 = CELL[2].IMUX_IMUX[17];
				input CE1 = CELL[2].IMUX_IMUX[25];
				input CKINT0 = CELL[2].IMUX_IMUX[19];
				input CKINT1 = CELL[2].IMUX_IMUX[27];
				output I0MUX = CELL[3].TEST[1];
				output I1MUX = CELL[3].TEST[0];
				input IGNORE0 = CELL[2].IMUX_IMUX[18];
				input IGNORE1 = CELL[2].IMUX_IMUX[26];
				input S0 = CELL[2].IMUX_IMUX[16];
				input S1 = CELL[2].IMUX_IMUX[24];
			}

			bel BUFGCTRL[7] {
				input CE0 = CELL[2].IMUX_IMUX[21];
				input CE1 = CELL[2].IMUX_IMUX[29];
				input CKINT0 = CELL[2].IMUX_IMUX[23];
				input CKINT1 = CELL[2].IMUX_IMUX[31];
				output I0MUX = CELL[3].TEST[3];
				output I1MUX = CELL[3].TEST[2];
				input IGNORE0 = CELL[2].IMUX_IMUX[22];
				input IGNORE1 = CELL[2].IMUX_IMUX[30];
				input S0 = CELL[2].IMUX_IMUX[20];
				input S1 = CELL[2].IMUX_IMUX[28];
			}

			bel BUFGCTRL[8] {
				input CE0 = CELL[3].IMUX_IMUX[1];
				input CE1 = CELL[3].IMUX_IMUX[9];
				input CKINT0 = CELL[3].IMUX_IMUX[3];
				input CKINT1 = CELL[3].IMUX_IMUX[11];
				output I0MUX = CELL[4].TEST[1];
				output I1MUX = CELL[4].TEST[0];
				input IGNORE0 = CELL[3].IMUX_IMUX[2];
				input IGNORE1 = CELL[3].IMUX_IMUX[10];
				input S0 = CELL[3].IMUX_IMUX[0];
				input S1 = CELL[3].IMUX_IMUX[8];
			}

			bel BUFGCTRL[9] {
				input CE0 = CELL[3].IMUX_IMUX[5];
				input CE1 = CELL[3].IMUX_IMUX[13];
				input CKINT0 = CELL[3].IMUX_IMUX[7];
				input CKINT1 = CELL[3].IMUX_IMUX[15];
				output I0MUX = CELL[4].TEST[3];
				output I1MUX = CELL[4].TEST[2];
				input IGNORE0 = CELL[3].IMUX_IMUX[6];
				input IGNORE1 = CELL[3].IMUX_IMUX[14];
				input S0 = CELL[3].IMUX_IMUX[4];
				input S1 = CELL[3].IMUX_IMUX[12];
			}

			bel BUFGCTRL[10] {
				input CE0 = CELL[3].IMUX_IMUX[17];
				input CE1 = CELL[3].IMUX_IMUX[25];
				input CKINT0 = CELL[3].IMUX_IMUX[19];
				input CKINT1 = CELL[3].IMUX_IMUX[27];
				output I0MUX = CELL[5].TEST[1];
				output I1MUX = CELL[5].TEST[0];
				input IGNORE0 = CELL[3].IMUX_IMUX[18];
				input IGNORE1 = CELL[3].IMUX_IMUX[26];
				input S0 = CELL[3].IMUX_IMUX[16];
				input S1 = CELL[3].IMUX_IMUX[24];
			}

			bel BUFGCTRL[11] {
				input CE0 = CELL[3].IMUX_IMUX[21];
				input CE1 = CELL[3].IMUX_IMUX[29];
				input CKINT0 = CELL[3].IMUX_IMUX[23];
				input CKINT1 = CELL[3].IMUX_IMUX[31];
				output I0MUX = CELL[5].TEST[3];
				output I1MUX = CELL[5].TEST[2];
				input IGNORE0 = CELL[3].IMUX_IMUX[22];
				input IGNORE1 = CELL[3].IMUX_IMUX[30];
				input S0 = CELL[3].IMUX_IMUX[20];
				input S1 = CELL[3].IMUX_IMUX[28];
			}

			bel BUFGCTRL[12] {
				input CE0 = CELL[4].IMUX_IMUX[1];
				input CE1 = CELL[4].IMUX_IMUX[9];
				input CKINT0 = CELL[4].IMUX_IMUX[3];
				input CKINT1 = CELL[4].IMUX_IMUX[11];
				output I0MUX = CELL[6].TEST[1];
				output I1MUX = CELL[6].TEST[0];
				input IGNORE0 = CELL[4].IMUX_IMUX[2];
				input IGNORE1 = CELL[4].IMUX_IMUX[10];
				input S0 = CELL[4].IMUX_IMUX[0];
				input S1 = CELL[4].IMUX_IMUX[8];
			}

			bel BUFGCTRL[13] {
				input CE0 = CELL[4].IMUX_IMUX[5];
				input CE1 = CELL[4].IMUX_IMUX[13];
				input CKINT0 = CELL[4].IMUX_IMUX[7];
				input CKINT1 = CELL[4].IMUX_IMUX[15];
				output I0MUX = CELL[6].TEST[3];
				output I1MUX = CELL[6].TEST[2];
				input IGNORE0 = CELL[4].IMUX_IMUX[6];
				input IGNORE1 = CELL[4].IMUX_IMUX[14];
				input S0 = CELL[4].IMUX_IMUX[4];
				input S1 = CELL[4].IMUX_IMUX[12];
			}

			bel BUFGCTRL[14] {
				input CE0 = CELL[4].IMUX_IMUX[17];
				input CE1 = CELL[4].IMUX_IMUX[25];
				input CKINT0 = CELL[4].IMUX_IMUX[19];
				input CKINT1 = CELL[4].IMUX_IMUX[27];
				output I0MUX = CELL[7].TEST[1];
				output I1MUX = CELL[7].TEST[0];
				input IGNORE0 = CELL[4].IMUX_IMUX[18];
				input IGNORE1 = CELL[4].IMUX_IMUX[26];
				input S0 = CELL[4].IMUX_IMUX[16];
				input S1 = CELL[4].IMUX_IMUX[24];
			}

			bel BUFGCTRL[15] {
				input CE0 = CELL[4].IMUX_IMUX[21];
				input CE1 = CELL[4].IMUX_IMUX[29];
				input CKINT0 = CELL[4].IMUX_IMUX[23];
				input CKINT1 = CELL[4].IMUX_IMUX[31];
				output I0MUX = CELL[7].TEST[3];
				output I1MUX = CELL[7].TEST[2];
				input IGNORE0 = CELL[4].IMUX_IMUX[22];
				input IGNORE1 = CELL[4].IMUX_IMUX[30];
				input S0 = CELL[4].IMUX_IMUX[20];
				input S1 = CELL[4].IMUX_IMUX[28];
			}

			bel BUFGCTRL[16] {
				input CE0 = CELL[14].IMUX_IMUX[21];
				input CE1 = CELL[14].IMUX_IMUX[29];
				input CKINT0 = CELL[14].IMUX_IMUX[23];
				input CKINT1 = CELL[14].IMUX_IMUX[31];
				output I0MUX = CELL[15].TEST[3];
				output I1MUX = CELL[15].TEST[2];
				input IGNORE0 = CELL[14].IMUX_IMUX[22];
				input IGNORE1 = CELL[14].IMUX_IMUX[30];
				input S0 = CELL[14].IMUX_IMUX[20];
				input S1 = CELL[14].IMUX_IMUX[28];
			}

			bel BUFGCTRL[17] {
				input CE0 = CELL[14].IMUX_IMUX[17];
				input CE1 = CELL[14].IMUX_IMUX[25];
				input CKINT0 = CELL[14].IMUX_IMUX[19];
				input CKINT1 = CELL[14].IMUX_IMUX[27];
				output I0MUX = CELL[15].TEST[1];
				output I1MUX = CELL[15].TEST[0];
				input IGNORE0 = CELL[14].IMUX_IMUX[18];
				input IGNORE1 = CELL[14].IMUX_IMUX[26];
				input S0 = CELL[14].IMUX_IMUX[16];
				input S1 = CELL[14].IMUX_IMUX[24];
			}

			bel BUFGCTRL[18] {
				input CE0 = CELL[14].IMUX_IMUX[5];
				input CE1 = CELL[14].IMUX_IMUX[13];
				input CKINT0 = CELL[14].IMUX_IMUX[7];
				input CKINT1 = CELL[14].IMUX_IMUX[15];
				output I0MUX = CELL[14].TEST[3];
				output I1MUX = CELL[14].TEST[2];
				input IGNORE0 = CELL[14].IMUX_IMUX[6];
				input IGNORE1 = CELL[14].IMUX_IMUX[14];
				input S0 = CELL[14].IMUX_IMUX[4];
				input S1 = CELL[14].IMUX_IMUX[12];
			}

			bel BUFGCTRL[19] {
				input CE0 = CELL[14].IMUX_IMUX[1];
				input CE1 = CELL[14].IMUX_IMUX[9];
				input CKINT0 = CELL[14].IMUX_IMUX[3];
				input CKINT1 = CELL[14].IMUX_IMUX[11];
				output I0MUX = CELL[14].TEST[1];
				output I1MUX = CELL[14].TEST[0];
				input IGNORE0 = CELL[14].IMUX_IMUX[2];
				input IGNORE1 = CELL[14].IMUX_IMUX[10];
				input S0 = CELL[14].IMUX_IMUX[0];
				input S1 = CELL[14].IMUX_IMUX[8];
			}

			bel BUFGCTRL[20] {
				input CE0 = CELL[13].IMUX_IMUX[21];
				input CE1 = CELL[13].IMUX_IMUX[29];
				input CKINT0 = CELL[13].IMUX_IMUX[23];
				input CKINT1 = CELL[13].IMUX_IMUX[31];
				output I0MUX = CELL[13].TEST[3];
				output I1MUX = CELL[13].TEST[2];
				input IGNORE0 = CELL[13].IMUX_IMUX[22];
				input IGNORE1 = CELL[13].IMUX_IMUX[30];
				input S0 = CELL[13].IMUX_IMUX[20];
				input S1 = CELL[13].IMUX_IMUX[28];
			}

			bel BUFGCTRL[21] {
				input CE0 = CELL[13].IMUX_IMUX[17];
				input CE1 = CELL[13].IMUX_IMUX[25];
				input CKINT0 = CELL[13].IMUX_IMUX[19];
				input CKINT1 = CELL[13].IMUX_IMUX[27];
				output I0MUX = CELL[13].TEST[1];
				output I1MUX = CELL[13].TEST[0];
				input IGNORE0 = CELL[13].IMUX_IMUX[18];
				input IGNORE1 = CELL[13].IMUX_IMUX[26];
				input S0 = CELL[13].IMUX_IMUX[16];
				input S1 = CELL[13].IMUX_IMUX[24];
			}

			bel BUFGCTRL[22] {
				input CE0 = CELL[13].IMUX_IMUX[5];
				input CE1 = CELL[13].IMUX_IMUX[13];
				input CKINT0 = CELL[13].IMUX_IMUX[7];
				input CKINT1 = CELL[13].IMUX_IMUX[15];
				output I0MUX = CELL[12].TEST[3];
				output I1MUX = CELL[12].TEST[2];
				input IGNORE0 = CELL[13].IMUX_IMUX[6];
				input IGNORE1 = CELL[13].IMUX_IMUX[14];
				input S0 = CELL[13].IMUX_IMUX[4];
				input S1 = CELL[13].IMUX_IMUX[12];
			}

			bel BUFGCTRL[23] {
				input CE0 = CELL[13].IMUX_IMUX[1];
				input CE1 = CELL[13].IMUX_IMUX[9];
				input CKINT0 = CELL[13].IMUX_IMUX[3];
				input CKINT1 = CELL[13].IMUX_IMUX[11];
				output I0MUX = CELL[12].TEST[1];
				output I1MUX = CELL[12].TEST[0];
				input IGNORE0 = CELL[13].IMUX_IMUX[2];
				input IGNORE1 = CELL[13].IMUX_IMUX[10];
				input S0 = CELL[13].IMUX_IMUX[0];
				input S1 = CELL[13].IMUX_IMUX[8];
			}

			bel BUFGCTRL[24] {
				input CE0 = CELL[12].IMUX_IMUX[21];
				input CE1 = CELL[12].IMUX_IMUX[29];
				input CKINT0 = CELL[12].IMUX_IMUX[23];
				input CKINT1 = CELL[12].IMUX_IMUX[31];
				output I0MUX = CELL[11].TEST[3];
				output I1MUX = CELL[11].TEST[2];
				input IGNORE0 = CELL[12].IMUX_IMUX[22];
				input IGNORE1 = CELL[12].IMUX_IMUX[30];
				input S0 = CELL[12].IMUX_IMUX[20];
				input S1 = CELL[12].IMUX_IMUX[28];
			}

			bel BUFGCTRL[25] {
				input CE0 = CELL[12].IMUX_IMUX[17];
				input CE1 = CELL[12].IMUX_IMUX[25];
				input CKINT0 = CELL[12].IMUX_IMUX[19];
				input CKINT1 = CELL[12].IMUX_IMUX[27];
				output I0MUX = CELL[11].TEST[1];
				output I1MUX = CELL[11].TEST[0];
				input IGNORE0 = CELL[12].IMUX_IMUX[18];
				input IGNORE1 = CELL[12].IMUX_IMUX[26];
				input S0 = CELL[12].IMUX_IMUX[16];
				input S1 = CELL[12].IMUX_IMUX[24];
			}

			bel BUFGCTRL[26] {
				input CE0 = CELL[12].IMUX_IMUX[5];
				input CE1 = CELL[12].IMUX_IMUX[13];
				input CKINT0 = CELL[12].IMUX_IMUX[7];
				input CKINT1 = CELL[12].IMUX_IMUX[15];
				output I0MUX = CELL[10].TEST[3];
				output I1MUX = CELL[10].TEST[2];
				input IGNORE0 = CELL[12].IMUX_IMUX[6];
				input IGNORE1 = CELL[12].IMUX_IMUX[14];
				input S0 = CELL[12].IMUX_IMUX[4];
				input S1 = CELL[12].IMUX_IMUX[12];
			}

			bel BUFGCTRL[27] {
				input CE0 = CELL[12].IMUX_IMUX[1];
				input CE1 = CELL[12].IMUX_IMUX[9];
				input CKINT0 = CELL[12].IMUX_IMUX[3];
				input CKINT1 = CELL[12].IMUX_IMUX[11];
				output I0MUX = CELL[10].TEST[1];
				output I1MUX = CELL[10].TEST[0];
				input IGNORE0 = CELL[12].IMUX_IMUX[2];
				input IGNORE1 = CELL[12].IMUX_IMUX[10];
				input S0 = CELL[12].IMUX_IMUX[0];
				input S1 = CELL[12].IMUX_IMUX[8];
			}

			bel BUFGCTRL[28] {
				input CE0 = CELL[11].IMUX_IMUX[21];
				input CE1 = CELL[11].IMUX_IMUX[29];
				input CKINT0 = CELL[11].IMUX_IMUX[23];
				input CKINT1 = CELL[11].IMUX_IMUX[31];
				output I0MUX = CELL[9].TEST[3];
				output I1MUX = CELL[9].TEST[2];
				input IGNORE0 = CELL[11].IMUX_IMUX[22];
				input IGNORE1 = CELL[11].IMUX_IMUX[30];
				input S0 = CELL[11].IMUX_IMUX[20];
				input S1 = CELL[11].IMUX_IMUX[28];
			}

			bel BUFGCTRL[29] {
				input CE0 = CELL[11].IMUX_IMUX[17];
				input CE1 = CELL[11].IMUX_IMUX[25];
				input CKINT0 = CELL[11].IMUX_IMUX[19];
				input CKINT1 = CELL[11].IMUX_IMUX[27];
				output I0MUX = CELL[9].TEST[1];
				output I1MUX = CELL[9].TEST[0];
				input IGNORE0 = CELL[11].IMUX_IMUX[18];
				input IGNORE1 = CELL[11].IMUX_IMUX[26];
				input S0 = CELL[11].IMUX_IMUX[16];
				input S1 = CELL[11].IMUX_IMUX[24];
			}

			bel BUFGCTRL[30] {
				input CE0 = CELL[11].IMUX_IMUX[5];
				input CE1 = CELL[11].IMUX_IMUX[13];
				input CKINT0 = CELL[11].IMUX_IMUX[7];
				input CKINT1 = CELL[11].IMUX_IMUX[15];
				output I0MUX = CELL[8].TEST[3];
				output I1MUX = CELL[8].TEST[2];
				input IGNORE0 = CELL[11].IMUX_IMUX[6];
				input IGNORE1 = CELL[11].IMUX_IMUX[14];
				input S0 = CELL[11].IMUX_IMUX[4];
				input S1 = CELL[11].IMUX_IMUX[12];
			}

			bel BUFGCTRL[31] {
				input CE0 = CELL[11].IMUX_IMUX[1];
				input CE1 = CELL[11].IMUX_IMUX[9];
				input CKINT0 = CELL[11].IMUX_IMUX[3];
				input CKINT1 = CELL[11].IMUX_IMUX[11];
				output I0MUX = CELL[8].TEST[1];
				output I1MUX = CELL[8].TEST[0];
				input IGNORE0 = CELL[11].IMUX_IMUX[2];
				input IGNORE1 = CELL[11].IMUX_IMUX[10];
				input S0 = CELL[11].IMUX_IMUX[0];
				input S1 = CELL[11].IMUX_IMUX[8];
			}

			bel BUFG_MGTCLK_S {
			}

			bel BUFG_MGTCLK_N {
			}

			bel BUFG_MGTCLK_S_HROW {
			}

			bel BUFG_MGTCLK_N_HROW {
			}

			bel BUFG_MGTCLK_S_HCLK {
			}

			bel BUFG_MGTCLK_N_HCLK {
			}

			// wire CELL[0].TEST[0]                BUFGCTRL[0].I1MUX
			// wire CELL[0].TEST[1]                BUFGCTRL[0].I0MUX
			// wire CELL[0].TEST[2]                BUFGCTRL[1].I1MUX
			// wire CELL[0].TEST[3]                BUFGCTRL[1].I0MUX
			// wire CELL[1].IMUX_IMUX[0]           BUFGCTRL[0].S0
			// wire CELL[1].IMUX_IMUX[1]           BUFGCTRL[0].CE0
			// wire CELL[1].IMUX_IMUX[2]           BUFGCTRL[0].IGNORE0
			// wire CELL[1].IMUX_IMUX[3]           BUFGCTRL[0].CKINT0
			// wire CELL[1].IMUX_IMUX[4]           BUFGCTRL[1].S0
			// wire CELL[1].IMUX_IMUX[5]           BUFGCTRL[1].CE0
			// wire CELL[1].IMUX_IMUX[6]           BUFGCTRL[1].IGNORE0
			// wire CELL[1].IMUX_IMUX[7]           BUFGCTRL[1].CKINT0
			// wire CELL[1].IMUX_IMUX[8]           BUFGCTRL[0].S1
			// wire CELL[1].IMUX_IMUX[9]           BUFGCTRL[0].CE1
			// wire CELL[1].IMUX_IMUX[10]          BUFGCTRL[0].IGNORE1
			// wire CELL[1].IMUX_IMUX[11]          BUFGCTRL[0].CKINT1
			// wire CELL[1].IMUX_IMUX[12]          BUFGCTRL[1].S1
			// wire CELL[1].IMUX_IMUX[13]          BUFGCTRL[1].CE1
			// wire CELL[1].IMUX_IMUX[14]          BUFGCTRL[1].IGNORE1
			// wire CELL[1].IMUX_IMUX[15]          BUFGCTRL[1].CKINT1
			// wire CELL[1].IMUX_IMUX[16]          BUFGCTRL[2].S0
			// wire CELL[1].IMUX_IMUX[17]          BUFGCTRL[2].CE0
			// wire CELL[1].IMUX_IMUX[18]          BUFGCTRL[2].IGNORE0
			// wire CELL[1].IMUX_IMUX[19]          BUFGCTRL[2].CKINT0
			// wire CELL[1].IMUX_IMUX[20]          BUFGCTRL[3].S0
			// wire CELL[1].IMUX_IMUX[21]          BUFGCTRL[3].CE0
			// wire CELL[1].IMUX_IMUX[22]          BUFGCTRL[3].IGNORE0
			// wire CELL[1].IMUX_IMUX[23]          BUFGCTRL[3].CKINT0
			// wire CELL[1].IMUX_IMUX[24]          BUFGCTRL[2].S1
			// wire CELL[1].IMUX_IMUX[25]          BUFGCTRL[2].CE1
			// wire CELL[1].IMUX_IMUX[26]          BUFGCTRL[2].IGNORE1
			// wire CELL[1].IMUX_IMUX[27]          BUFGCTRL[2].CKINT1
			// wire CELL[1].IMUX_IMUX[28]          BUFGCTRL[3].S1
			// wire CELL[1].IMUX_IMUX[29]          BUFGCTRL[3].CE1
			// wire CELL[1].IMUX_IMUX[30]          BUFGCTRL[3].IGNORE1
			// wire CELL[1].IMUX_IMUX[31]          BUFGCTRL[3].CKINT1
			// wire CELL[1].TEST[0]                BUFGCTRL[2].I1MUX
			// wire CELL[1].TEST[1]                BUFGCTRL[2].I0MUX
			// wire CELL[1].TEST[2]                BUFGCTRL[3].I1MUX
			// wire CELL[1].TEST[3]                BUFGCTRL[3].I0MUX
			// wire CELL[2].IMUX_IMUX[0]           BUFGCTRL[4].S0
			// wire CELL[2].IMUX_IMUX[1]           BUFGCTRL[4].CE0
			// wire CELL[2].IMUX_IMUX[2]           BUFGCTRL[4].IGNORE0
			// wire CELL[2].IMUX_IMUX[3]           BUFGCTRL[4].CKINT0
			// wire CELL[2].IMUX_IMUX[4]           BUFGCTRL[5].S0
			// wire CELL[2].IMUX_IMUX[5]           BUFGCTRL[5].CE0
			// wire CELL[2].IMUX_IMUX[6]           BUFGCTRL[5].IGNORE0
			// wire CELL[2].IMUX_IMUX[7]           BUFGCTRL[5].CKINT0
			// wire CELL[2].IMUX_IMUX[8]           BUFGCTRL[4].S1
			// wire CELL[2].IMUX_IMUX[9]           BUFGCTRL[4].CE1
			// wire CELL[2].IMUX_IMUX[10]          BUFGCTRL[4].IGNORE1
			// wire CELL[2].IMUX_IMUX[11]          BUFGCTRL[4].CKINT1
			// wire CELL[2].IMUX_IMUX[12]          BUFGCTRL[5].S1
			// wire CELL[2].IMUX_IMUX[13]          BUFGCTRL[5].CE1
			// wire CELL[2].IMUX_IMUX[14]          BUFGCTRL[5].IGNORE1
			// wire CELL[2].IMUX_IMUX[15]          BUFGCTRL[5].CKINT1
			// wire CELL[2].IMUX_IMUX[16]          BUFGCTRL[6].S0
			// wire CELL[2].IMUX_IMUX[17]          BUFGCTRL[6].CE0
			// wire CELL[2].IMUX_IMUX[18]          BUFGCTRL[6].IGNORE0
			// wire CELL[2].IMUX_IMUX[19]          BUFGCTRL[6].CKINT0
			// wire CELL[2].IMUX_IMUX[20]          BUFGCTRL[7].S0
			// wire CELL[2].IMUX_IMUX[21]          BUFGCTRL[7].CE0
			// wire CELL[2].IMUX_IMUX[22]          BUFGCTRL[7].IGNORE0
			// wire CELL[2].IMUX_IMUX[23]          BUFGCTRL[7].CKINT0
			// wire CELL[2].IMUX_IMUX[24]          BUFGCTRL[6].S1
			// wire CELL[2].IMUX_IMUX[25]          BUFGCTRL[6].CE1
			// wire CELL[2].IMUX_IMUX[26]          BUFGCTRL[6].IGNORE1
			// wire CELL[2].IMUX_IMUX[27]          BUFGCTRL[6].CKINT1
			// wire CELL[2].IMUX_IMUX[28]          BUFGCTRL[7].S1
			// wire CELL[2].IMUX_IMUX[29]          BUFGCTRL[7].CE1
			// wire CELL[2].IMUX_IMUX[30]          BUFGCTRL[7].IGNORE1
			// wire CELL[2].IMUX_IMUX[31]          BUFGCTRL[7].CKINT1
			// wire CELL[2].TEST[0]                BUFGCTRL[4].I1MUX
			// wire CELL[2].TEST[1]                BUFGCTRL[4].I0MUX
			// wire CELL[2].TEST[2]                BUFGCTRL[5].I1MUX
			// wire CELL[2].TEST[3]                BUFGCTRL[5].I0MUX
			// wire CELL[3].IMUX_IMUX[0]           BUFGCTRL[8].S0
			// wire CELL[3].IMUX_IMUX[1]           BUFGCTRL[8].CE0
			// wire CELL[3].IMUX_IMUX[2]           BUFGCTRL[8].IGNORE0
			// wire CELL[3].IMUX_IMUX[3]           BUFGCTRL[8].CKINT0
			// wire CELL[3].IMUX_IMUX[4]           BUFGCTRL[9].S0
			// wire CELL[3].IMUX_IMUX[5]           BUFGCTRL[9].CE0
			// wire CELL[3].IMUX_IMUX[6]           BUFGCTRL[9].IGNORE0
			// wire CELL[3].IMUX_IMUX[7]           BUFGCTRL[9].CKINT0
			// wire CELL[3].IMUX_IMUX[8]           BUFGCTRL[8].S1
			// wire CELL[3].IMUX_IMUX[9]           BUFGCTRL[8].CE1
			// wire CELL[3].IMUX_IMUX[10]          BUFGCTRL[8].IGNORE1
			// wire CELL[3].IMUX_IMUX[11]          BUFGCTRL[8].CKINT1
			// wire CELL[3].IMUX_IMUX[12]          BUFGCTRL[9].S1
			// wire CELL[3].IMUX_IMUX[13]          BUFGCTRL[9].CE1
			// wire CELL[3].IMUX_IMUX[14]          BUFGCTRL[9].IGNORE1
			// wire CELL[3].IMUX_IMUX[15]          BUFGCTRL[9].CKINT1
			// wire CELL[3].IMUX_IMUX[16]          BUFGCTRL[10].S0
			// wire CELL[3].IMUX_IMUX[17]          BUFGCTRL[10].CE0
			// wire CELL[3].IMUX_IMUX[18]          BUFGCTRL[10].IGNORE0
			// wire CELL[3].IMUX_IMUX[19]          BUFGCTRL[10].CKINT0
			// wire CELL[3].IMUX_IMUX[20]          BUFGCTRL[11].S0
			// wire CELL[3].IMUX_IMUX[21]          BUFGCTRL[11].CE0
			// wire CELL[3].IMUX_IMUX[22]          BUFGCTRL[11].IGNORE0
			// wire CELL[3].IMUX_IMUX[23]          BUFGCTRL[11].CKINT0
			// wire CELL[3].IMUX_IMUX[24]          BUFGCTRL[10].S1
			// wire CELL[3].IMUX_IMUX[25]          BUFGCTRL[10].CE1
			// wire CELL[3].IMUX_IMUX[26]          BUFGCTRL[10].IGNORE1
			// wire CELL[3].IMUX_IMUX[27]          BUFGCTRL[10].CKINT1
			// wire CELL[3].IMUX_IMUX[28]          BUFGCTRL[11].S1
			// wire CELL[3].IMUX_IMUX[29]          BUFGCTRL[11].CE1
			// wire CELL[3].IMUX_IMUX[30]          BUFGCTRL[11].IGNORE1
			// wire CELL[3].IMUX_IMUX[31]          BUFGCTRL[11].CKINT1
			// wire CELL[3].TEST[0]                BUFGCTRL[6].I1MUX
			// wire CELL[3].TEST[1]                BUFGCTRL[6].I0MUX
			// wire CELL[3].TEST[2]                BUFGCTRL[7].I1MUX
			// wire CELL[3].TEST[3]                BUFGCTRL[7].I0MUX
			// wire CELL[4].IMUX_IMUX[0]           BUFGCTRL[12].S0
			// wire CELL[4].IMUX_IMUX[1]           BUFGCTRL[12].CE0
			// wire CELL[4].IMUX_IMUX[2]           BUFGCTRL[12].IGNORE0
			// wire CELL[4].IMUX_IMUX[3]           BUFGCTRL[12].CKINT0
			// wire CELL[4].IMUX_IMUX[4]           BUFGCTRL[13].S0
			// wire CELL[4].IMUX_IMUX[5]           BUFGCTRL[13].CE0
			// wire CELL[4].IMUX_IMUX[6]           BUFGCTRL[13].IGNORE0
			// wire CELL[4].IMUX_IMUX[7]           BUFGCTRL[13].CKINT0
			// wire CELL[4].IMUX_IMUX[8]           BUFGCTRL[12].S1
			// wire CELL[4].IMUX_IMUX[9]           BUFGCTRL[12].CE1
			// wire CELL[4].IMUX_IMUX[10]          BUFGCTRL[12].IGNORE1
			// wire CELL[4].IMUX_IMUX[11]          BUFGCTRL[12].CKINT1
			// wire CELL[4].IMUX_IMUX[12]          BUFGCTRL[13].S1
			// wire CELL[4].IMUX_IMUX[13]          BUFGCTRL[13].CE1
			// wire CELL[4].IMUX_IMUX[14]          BUFGCTRL[13].IGNORE1
			// wire CELL[4].IMUX_IMUX[15]          BUFGCTRL[13].CKINT1
			// wire CELL[4].IMUX_IMUX[16]          BUFGCTRL[14].S0
			// wire CELL[4].IMUX_IMUX[17]          BUFGCTRL[14].CE0
			// wire CELL[4].IMUX_IMUX[18]          BUFGCTRL[14].IGNORE0
			// wire CELL[4].IMUX_IMUX[19]          BUFGCTRL[14].CKINT0
			// wire CELL[4].IMUX_IMUX[20]          BUFGCTRL[15].S0
			// wire CELL[4].IMUX_IMUX[21]          BUFGCTRL[15].CE0
			// wire CELL[4].IMUX_IMUX[22]          BUFGCTRL[15].IGNORE0
			// wire CELL[4].IMUX_IMUX[23]          BUFGCTRL[15].CKINT0
			// wire CELL[4].IMUX_IMUX[24]          BUFGCTRL[14].S1
			// wire CELL[4].IMUX_IMUX[25]          BUFGCTRL[14].CE1
			// wire CELL[4].IMUX_IMUX[26]          BUFGCTRL[14].IGNORE1
			// wire CELL[4].IMUX_IMUX[27]          BUFGCTRL[14].CKINT1
			// wire CELL[4].IMUX_IMUX[28]          BUFGCTRL[15].S1
			// wire CELL[4].IMUX_IMUX[29]          BUFGCTRL[15].CE1
			// wire CELL[4].IMUX_IMUX[30]          BUFGCTRL[15].IGNORE1
			// wire CELL[4].IMUX_IMUX[31]          BUFGCTRL[15].CKINT1
			// wire CELL[4].TEST[0]                BUFGCTRL[8].I1MUX
			// wire CELL[4].TEST[1]                BUFGCTRL[8].I0MUX
			// wire CELL[4].TEST[2]                BUFGCTRL[9].I1MUX
			// wire CELL[4].TEST[3]                BUFGCTRL[9].I0MUX
			// wire CELL[5].TEST[0]                BUFGCTRL[10].I1MUX
			// wire CELL[5].TEST[1]                BUFGCTRL[10].I0MUX
			// wire CELL[5].TEST[2]                BUFGCTRL[11].I1MUX
			// wire CELL[5].TEST[3]                BUFGCTRL[11].I0MUX
			// wire CELL[6].TEST[0]                BUFGCTRL[12].I1MUX
			// wire CELL[6].TEST[1]                BUFGCTRL[12].I0MUX
			// wire CELL[6].TEST[2]                BUFGCTRL[13].I1MUX
			// wire CELL[6].TEST[3]                BUFGCTRL[13].I0MUX
			// wire CELL[7].TEST[0]                BUFGCTRL[14].I1MUX
			// wire CELL[7].TEST[1]                BUFGCTRL[14].I0MUX
			// wire CELL[7].TEST[2]                BUFGCTRL[15].I1MUX
			// wire CELL[7].TEST[3]                BUFGCTRL[15].I0MUX
			// wire CELL[8].TEST[0]                BUFGCTRL[31].I1MUX
			// wire CELL[8].TEST[1]                BUFGCTRL[31].I0MUX
			// wire CELL[8].TEST[2]                BUFGCTRL[30].I1MUX
			// wire CELL[8].TEST[3]                BUFGCTRL[30].I0MUX
			// wire CELL[9].TEST[0]                BUFGCTRL[29].I1MUX
			// wire CELL[9].TEST[1]                BUFGCTRL[29].I0MUX
			// wire CELL[9].TEST[2]                BUFGCTRL[28].I1MUX
			// wire CELL[9].TEST[3]                BUFGCTRL[28].I0MUX
			// wire CELL[10].TEST[0]               BUFGCTRL[27].I1MUX
			// wire CELL[10].TEST[1]               BUFGCTRL[27].I0MUX
			// wire CELL[10].TEST[2]               BUFGCTRL[26].I1MUX
			// wire CELL[10].TEST[3]               BUFGCTRL[26].I0MUX
			// wire CELL[11].IMUX_IMUX[0]          BUFGCTRL[31].S0
			// wire CELL[11].IMUX_IMUX[1]          BUFGCTRL[31].CE0
			// wire CELL[11].IMUX_IMUX[2]          BUFGCTRL[31].IGNORE0
			// wire CELL[11].IMUX_IMUX[3]          BUFGCTRL[31].CKINT0
			// wire CELL[11].IMUX_IMUX[4]          BUFGCTRL[30].S0
			// wire CELL[11].IMUX_IMUX[5]          BUFGCTRL[30].CE0
			// wire CELL[11].IMUX_IMUX[6]          BUFGCTRL[30].IGNORE0
			// wire CELL[11].IMUX_IMUX[7]          BUFGCTRL[30].CKINT0
			// wire CELL[11].IMUX_IMUX[8]          BUFGCTRL[31].S1
			// wire CELL[11].IMUX_IMUX[9]          BUFGCTRL[31].CE1
			// wire CELL[11].IMUX_IMUX[10]         BUFGCTRL[31].IGNORE1
			// wire CELL[11].IMUX_IMUX[11]         BUFGCTRL[31].CKINT1
			// wire CELL[11].IMUX_IMUX[12]         BUFGCTRL[30].S1
			// wire CELL[11].IMUX_IMUX[13]         BUFGCTRL[30].CE1
			// wire CELL[11].IMUX_IMUX[14]         BUFGCTRL[30].IGNORE1
			// wire CELL[11].IMUX_IMUX[15]         BUFGCTRL[30].CKINT1
			// wire CELL[11].IMUX_IMUX[16]         BUFGCTRL[29].S0
			// wire CELL[11].IMUX_IMUX[17]         BUFGCTRL[29].CE0
			// wire CELL[11].IMUX_IMUX[18]         BUFGCTRL[29].IGNORE0
			// wire CELL[11].IMUX_IMUX[19]         BUFGCTRL[29].CKINT0
			// wire CELL[11].IMUX_IMUX[20]         BUFGCTRL[28].S0
			// wire CELL[11].IMUX_IMUX[21]         BUFGCTRL[28].CE0
			// wire CELL[11].IMUX_IMUX[22]         BUFGCTRL[28].IGNORE0
			// wire CELL[11].IMUX_IMUX[23]         BUFGCTRL[28].CKINT0
			// wire CELL[11].IMUX_IMUX[24]         BUFGCTRL[29].S1
			// wire CELL[11].IMUX_IMUX[25]         BUFGCTRL[29].CE1
			// wire CELL[11].IMUX_IMUX[26]         BUFGCTRL[29].IGNORE1
			// wire CELL[11].IMUX_IMUX[27]         BUFGCTRL[29].CKINT1
			// wire CELL[11].IMUX_IMUX[28]         BUFGCTRL[28].S1
			// wire CELL[11].IMUX_IMUX[29]         BUFGCTRL[28].CE1
			// wire CELL[11].IMUX_IMUX[30]         BUFGCTRL[28].IGNORE1
			// wire CELL[11].IMUX_IMUX[31]         BUFGCTRL[28].CKINT1
			// wire CELL[11].TEST[0]               BUFGCTRL[25].I1MUX
			// wire CELL[11].TEST[1]               BUFGCTRL[25].I0MUX
			// wire CELL[11].TEST[2]               BUFGCTRL[24].I1MUX
			// wire CELL[11].TEST[3]               BUFGCTRL[24].I0MUX
			// wire CELL[12].IMUX_IMUX[0]          BUFGCTRL[27].S0
			// wire CELL[12].IMUX_IMUX[1]          BUFGCTRL[27].CE0
			// wire CELL[12].IMUX_IMUX[2]          BUFGCTRL[27].IGNORE0
			// wire CELL[12].IMUX_IMUX[3]          BUFGCTRL[27].CKINT0
			// wire CELL[12].IMUX_IMUX[4]          BUFGCTRL[26].S0
			// wire CELL[12].IMUX_IMUX[5]          BUFGCTRL[26].CE0
			// wire CELL[12].IMUX_IMUX[6]          BUFGCTRL[26].IGNORE0
			// wire CELL[12].IMUX_IMUX[7]          BUFGCTRL[26].CKINT0
			// wire CELL[12].IMUX_IMUX[8]          BUFGCTRL[27].S1
			// wire CELL[12].IMUX_IMUX[9]          BUFGCTRL[27].CE1
			// wire CELL[12].IMUX_IMUX[10]         BUFGCTRL[27].IGNORE1
			// wire CELL[12].IMUX_IMUX[11]         BUFGCTRL[27].CKINT1
			// wire CELL[12].IMUX_IMUX[12]         BUFGCTRL[26].S1
			// wire CELL[12].IMUX_IMUX[13]         BUFGCTRL[26].CE1
			// wire CELL[12].IMUX_IMUX[14]         BUFGCTRL[26].IGNORE1
			// wire CELL[12].IMUX_IMUX[15]         BUFGCTRL[26].CKINT1
			// wire CELL[12].IMUX_IMUX[16]         BUFGCTRL[25].S0
			// wire CELL[12].IMUX_IMUX[17]         BUFGCTRL[25].CE0
			// wire CELL[12].IMUX_IMUX[18]         BUFGCTRL[25].IGNORE0
			// wire CELL[12].IMUX_IMUX[19]         BUFGCTRL[25].CKINT0
			// wire CELL[12].IMUX_IMUX[20]         BUFGCTRL[24].S0
			// wire CELL[12].IMUX_IMUX[21]         BUFGCTRL[24].CE0
			// wire CELL[12].IMUX_IMUX[22]         BUFGCTRL[24].IGNORE0
			// wire CELL[12].IMUX_IMUX[23]         BUFGCTRL[24].CKINT0
			// wire CELL[12].IMUX_IMUX[24]         BUFGCTRL[25].S1
			// wire CELL[12].IMUX_IMUX[25]         BUFGCTRL[25].CE1
			// wire CELL[12].IMUX_IMUX[26]         BUFGCTRL[25].IGNORE1
			// wire CELL[12].IMUX_IMUX[27]         BUFGCTRL[25].CKINT1
			// wire CELL[12].IMUX_IMUX[28]         BUFGCTRL[24].S1
			// wire CELL[12].IMUX_IMUX[29]         BUFGCTRL[24].CE1
			// wire CELL[12].IMUX_IMUX[30]         BUFGCTRL[24].IGNORE1
			// wire CELL[12].IMUX_IMUX[31]         BUFGCTRL[24].CKINT1
			// wire CELL[12].TEST[0]               BUFGCTRL[23].I1MUX
			// wire CELL[12].TEST[1]               BUFGCTRL[23].I0MUX
			// wire CELL[12].TEST[2]               BUFGCTRL[22].I1MUX
			// wire CELL[12].TEST[3]               BUFGCTRL[22].I0MUX
			// wire CELL[13].IMUX_IMUX[0]          BUFGCTRL[23].S0
			// wire CELL[13].IMUX_IMUX[1]          BUFGCTRL[23].CE0
			// wire CELL[13].IMUX_IMUX[2]          BUFGCTRL[23].IGNORE0
			// wire CELL[13].IMUX_IMUX[3]          BUFGCTRL[23].CKINT0
			// wire CELL[13].IMUX_IMUX[4]          BUFGCTRL[22].S0
			// wire CELL[13].IMUX_IMUX[5]          BUFGCTRL[22].CE0
			// wire CELL[13].IMUX_IMUX[6]          BUFGCTRL[22].IGNORE0
			// wire CELL[13].IMUX_IMUX[7]          BUFGCTRL[22].CKINT0
			// wire CELL[13].IMUX_IMUX[8]          BUFGCTRL[23].S1
			// wire CELL[13].IMUX_IMUX[9]          BUFGCTRL[23].CE1
			// wire CELL[13].IMUX_IMUX[10]         BUFGCTRL[23].IGNORE1
			// wire CELL[13].IMUX_IMUX[11]         BUFGCTRL[23].CKINT1
			// wire CELL[13].IMUX_IMUX[12]         BUFGCTRL[22].S1
			// wire CELL[13].IMUX_IMUX[13]         BUFGCTRL[22].CE1
			// wire CELL[13].IMUX_IMUX[14]         BUFGCTRL[22].IGNORE1
			// wire CELL[13].IMUX_IMUX[15]         BUFGCTRL[22].CKINT1
			// wire CELL[13].IMUX_IMUX[16]         BUFGCTRL[21].S0
			// wire CELL[13].IMUX_IMUX[17]         BUFGCTRL[21].CE0
			// wire CELL[13].IMUX_IMUX[18]         BUFGCTRL[21].IGNORE0
			// wire CELL[13].IMUX_IMUX[19]         BUFGCTRL[21].CKINT0
			// wire CELL[13].IMUX_IMUX[20]         BUFGCTRL[20].S0
			// wire CELL[13].IMUX_IMUX[21]         BUFGCTRL[20].CE0
			// wire CELL[13].IMUX_IMUX[22]         BUFGCTRL[20].IGNORE0
			// wire CELL[13].IMUX_IMUX[23]         BUFGCTRL[20].CKINT0
			// wire CELL[13].IMUX_IMUX[24]         BUFGCTRL[21].S1
			// wire CELL[13].IMUX_IMUX[25]         BUFGCTRL[21].CE1
			// wire CELL[13].IMUX_IMUX[26]         BUFGCTRL[21].IGNORE1
			// wire CELL[13].IMUX_IMUX[27]         BUFGCTRL[21].CKINT1
			// wire CELL[13].IMUX_IMUX[28]         BUFGCTRL[20].S1
			// wire CELL[13].IMUX_IMUX[29]         BUFGCTRL[20].CE1
			// wire CELL[13].IMUX_IMUX[30]         BUFGCTRL[20].IGNORE1
			// wire CELL[13].IMUX_IMUX[31]         BUFGCTRL[20].CKINT1
			// wire CELL[13].TEST[0]               BUFGCTRL[21].I1MUX
			// wire CELL[13].TEST[1]               BUFGCTRL[21].I0MUX
			// wire CELL[13].TEST[2]               BUFGCTRL[20].I1MUX
			// wire CELL[13].TEST[3]               BUFGCTRL[20].I0MUX
			// wire CELL[14].IMUX_IMUX[0]          BUFGCTRL[19].S0
			// wire CELL[14].IMUX_IMUX[1]          BUFGCTRL[19].CE0
			// wire CELL[14].IMUX_IMUX[2]          BUFGCTRL[19].IGNORE0
			// wire CELL[14].IMUX_IMUX[3]          BUFGCTRL[19].CKINT0
			// wire CELL[14].IMUX_IMUX[4]          BUFGCTRL[18].S0
			// wire CELL[14].IMUX_IMUX[5]          BUFGCTRL[18].CE0
			// wire CELL[14].IMUX_IMUX[6]          BUFGCTRL[18].IGNORE0
			// wire CELL[14].IMUX_IMUX[7]          BUFGCTRL[18].CKINT0
			// wire CELL[14].IMUX_IMUX[8]          BUFGCTRL[19].S1
			// wire CELL[14].IMUX_IMUX[9]          BUFGCTRL[19].CE1
			// wire CELL[14].IMUX_IMUX[10]         BUFGCTRL[19].IGNORE1
			// wire CELL[14].IMUX_IMUX[11]         BUFGCTRL[19].CKINT1
			// wire CELL[14].IMUX_IMUX[12]         BUFGCTRL[18].S1
			// wire CELL[14].IMUX_IMUX[13]         BUFGCTRL[18].CE1
			// wire CELL[14].IMUX_IMUX[14]         BUFGCTRL[18].IGNORE1
			// wire CELL[14].IMUX_IMUX[15]         BUFGCTRL[18].CKINT1
			// wire CELL[14].IMUX_IMUX[16]         BUFGCTRL[17].S0
			// wire CELL[14].IMUX_IMUX[17]         BUFGCTRL[17].CE0
			// wire CELL[14].IMUX_IMUX[18]         BUFGCTRL[17].IGNORE0
			// wire CELL[14].IMUX_IMUX[19]         BUFGCTRL[17].CKINT0
			// wire CELL[14].IMUX_IMUX[20]         BUFGCTRL[16].S0
			// wire CELL[14].IMUX_IMUX[21]         BUFGCTRL[16].CE0
			// wire CELL[14].IMUX_IMUX[22]         BUFGCTRL[16].IGNORE0
			// wire CELL[14].IMUX_IMUX[23]         BUFGCTRL[16].CKINT0
			// wire CELL[14].IMUX_IMUX[24]         BUFGCTRL[17].S1
			// wire CELL[14].IMUX_IMUX[25]         BUFGCTRL[17].CE1
			// wire CELL[14].IMUX_IMUX[26]         BUFGCTRL[17].IGNORE1
			// wire CELL[14].IMUX_IMUX[27]         BUFGCTRL[17].CKINT1
			// wire CELL[14].IMUX_IMUX[28]         BUFGCTRL[16].S1
			// wire CELL[14].IMUX_IMUX[29]         BUFGCTRL[16].CE1
			// wire CELL[14].IMUX_IMUX[30]         BUFGCTRL[16].IGNORE1
			// wire CELL[14].IMUX_IMUX[31]         BUFGCTRL[16].CKINT1
			// wire CELL[14].TEST[0]               BUFGCTRL[19].I1MUX
			// wire CELL[14].TEST[1]               BUFGCTRL[19].I0MUX
			// wire CELL[14].TEST[2]               BUFGCTRL[18].I1MUX
			// wire CELL[14].TEST[3]               BUFGCTRL[18].I0MUX
			// wire CELL[15].TEST[0]               BUFGCTRL[17].I1MUX
			// wire CELL[15].TEST[1]               BUFGCTRL[17].I0MUX
			// wire CELL[15].TEST[2]               BUFGCTRL[16].I1MUX
			// wire CELL[15].TEST[3]               BUFGCTRL[16].I0MUX
		}
	}

	tile_slot CMT_FIFO {
		bel_slot IN_FIFO: legacy;
		bel_slot OUT_FIFO: legacy;
	}

	tile_slot CFG {
		bel_slot BSCAN[0]: legacy;
		bel_slot BSCAN[1]: legacy;
		bel_slot BSCAN[2]: legacy;
		bel_slot BSCAN[3]: legacy;
		bel_slot ICAP[0]: legacy;
		bel_slot ICAP[1]: legacy;
		bel_slot STARTUP: legacy;
		bel_slot CAPTURE: legacy;
		bel_slot JTAGPPC: legacy;
		bel_slot PMV_CFG[0]: legacy;
		bel_slot PMV_CFG[1]: legacy;
		bel_slot DCIRESET: legacy;
		bel_slot FRAME_ECC: legacy;
		bel_slot USR_ACCESS: legacy;
		bel_slot DNA_PORT: legacy;
		bel_slot KEY_CLEAR: legacy;
		bel_slot EFUSE_USR: legacy;
		bel_slot CFG_IO_ACCESS: legacy;
		bel_slot PMVIOB_CFG: legacy;
		bel_slot SYSMON: legacy;
		bel_slot IPAD_VP: legacy;
		bel_slot IPAD_VN: legacy;

		tile_class CFG {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			cell CELL[8];
			cell CELL[9];
			cell CELL[10];
			cell CELL[11];
			cell CELL[12];
			cell CELL[13];
			cell CELL[14];
			cell CELL[15];
			bitrect MAIN[0]: Vertical (30, rev 80);
			bitrect MAIN[1]: Vertical (30, rev 80);
			bitrect MAIN[2]: Vertical (30, rev 80);
			bitrect MAIN[3]: Vertical (30, rev 80);
			bitrect MAIN[4]: Vertical (30, rev 80);
			bitrect MAIN[5]: Vertical (30, rev 80);
			bitrect MAIN[6]: Vertical (30, rev 80);
			bitrect MAIN[7]: Vertical (30, rev 80);
			bitrect MAIN[8]: Vertical (30, rev 80);
			bitrect MAIN[9]: Vertical (30, rev 80);
			bitrect MAIN[10]: Vertical (30, rev 80);
			bitrect MAIN[11]: Vertical (30, rev 80);
			bitrect MAIN[12]: Vertical (30, rev 80);
			bitrect MAIN[13]: Vertical (30, rev 80);
			bitrect MAIN[14]: Vertical (30, rev 80);
			bitrect MAIN[15]: Vertical (30, rev 80);

			bel BSCAN[0] {
				output CAPTURE = CELL[0].OUT_BEST[6];
				output DRCK = CELL[0].OUT_BEST[5];
				output RESET = CELL[0].OUT_BEST[2];
				output SEL = CELL[0].OUT_BEST[0];
				output SHIFT = CELL[0].OUT_BEST[4];
				output TDI = CELL[0].OUT_BEST[3];
				input TDO = CELL[0].IMUX_IMUX[0];
				output UPDATE = CELL[0].OUT_BEST[1];
			}

			bel BSCAN[1] {
				output CAPTURE = CELL[5].OUT_BEST[6];
				output DRCK = CELL[5].OUT_BEST[5];
				output RESET = CELL[5].OUT_BEST[2];
				output SEL = CELL[5].OUT_BEST[0];
				output SHIFT = CELL[5].OUT_BEST[4];
				output TDI = CELL[5].OUT_BEST[3];
				input TDO = CELL[5].IMUX_IMUX[0];
				output UPDATE = CELL[5].OUT_BEST[1];
			}

			bel BSCAN[2] {
				output CAPTURE = CELL[10].OUT_BEST[6];
				output DRCK = CELL[10].OUT_BEST[5];
				output RESET = CELL[10].OUT_BEST[2];
				output SEL = CELL[10].OUT_BEST[0];
				output SHIFT = CELL[10].OUT_BEST[4];
				output TDI = CELL[10].OUT_BEST[3];
				input TDO = CELL[10].IMUX_IMUX[0];
				output UPDATE = CELL[10].OUT_BEST[1];
			}

			bel BSCAN[3] {
				output CAPTURE = CELL[15].OUT_BEST[6];
				output DRCK = CELL[15].OUT_BEST[5];
				output RESET = CELL[15].OUT_BEST[2];
				output SEL = CELL[15].OUT_BEST[0];
				output SHIFT = CELL[15].OUT_BEST[4];
				output TDI = CELL[15].OUT_BEST[3];
				input TDO = CELL[15].IMUX_IMUX[0];
				output UPDATE = CELL[15].OUT_BEST[1];
			}

			bel ICAP[0] {
				output BUSY = CELL[7].OUT_BEST[0];
				input CE = CELL[5].IMUX_CE_OPTINV[1];
				input CLK = CELL[5].IMUX_CLK_OPTINV[0];
				input I0 = CELL[6].IMUX_IMUX[0];
				input I1 = CELL[6].IMUX_IMUX[1];
				input I10 = CELL[6].IMUX_IMUX[10];
				input I11 = CELL[6].IMUX_IMUX[11];
				input I12 = CELL[6].IMUX_IMUX[12];
				input I13 = CELL[6].IMUX_IMUX[13];
				input I14 = CELL[6].IMUX_IMUX[14];
				input I15 = CELL[6].IMUX_IMUX[15];
				input I16 = CELL[7].IMUX_IMUX[0];
				input I17 = CELL[7].IMUX_IMUX[1];
				input I18 = CELL[7].IMUX_IMUX[2];
				input I19 = CELL[7].IMUX_IMUX[3];
				input I2 = CELL[6].IMUX_IMUX[2];
				input I20 = CELL[7].IMUX_IMUX[4];
				input I21 = CELL[7].IMUX_IMUX[5];
				input I22 = CELL[7].IMUX_IMUX[6];
				input I23 = CELL[7].IMUX_IMUX[7];
				input I24 = CELL[7].IMUX_IMUX[8];
				input I25 = CELL[7].IMUX_IMUX[9];
				input I26 = CELL[7].IMUX_IMUX[10];
				input I27 = CELL[7].IMUX_IMUX[11];
				input I28 = CELL[7].IMUX_IMUX[12];
				input I29 = CELL[7].IMUX_IMUX[13];
				input I3 = CELL[6].IMUX_IMUX[3];
				input I30 = CELL[7].IMUX_IMUX[14];
				input I31 = CELL[7].IMUX_IMUX[15];
				input I4 = CELL[6].IMUX_IMUX[4];
				input I5 = CELL[6].IMUX_IMUX[5];
				input I6 = CELL[6].IMUX_IMUX[6];
				input I7 = CELL[6].IMUX_IMUX[7];
				input I8 = CELL[6].IMUX_IMUX[8];
				input I9 = CELL[6].IMUX_IMUX[9];
				output O0 = CELL[1].OUT_BEST[0];
				output O1 = CELL[1].OUT_BEST[1];
				output O10 = CELL[2].OUT_BEST[2];
				output O11 = CELL[2].OUT_BEST[3];
				output O12 = CELL[2].OUT_BEST[4];
				output O13 = CELL[2].OUT_BEST[5];
				output O14 = CELL[2].OUT_BEST[6];
				output O15 = CELL[2].OUT_BEST[7];
				output O16 = CELL[3].OUT_BEST[0];
				output O17 = CELL[3].OUT_BEST[1];
				output O18 = CELL[3].OUT_BEST[2];
				output O19 = CELL[3].OUT_BEST[3];
				output O2 = CELL[1].OUT_BEST[2];
				output O20 = CELL[3].OUT_BEST[4];
				output O21 = CELL[3].OUT_BEST[5];
				output O22 = CELL[3].OUT_BEST[6];
				output O23 = CELL[3].OUT_BEST[7];
				output O24 = CELL[4].OUT_BEST[0];
				output O25 = CELL[4].OUT_BEST[1];
				output O26 = CELL[4].OUT_BEST[2];
				output O27 = CELL[4].OUT_BEST[3];
				output O28 = CELL[4].OUT_BEST[4];
				output O29 = CELL[4].OUT_BEST[5];
				output O3 = CELL[1].OUT_BEST[3];
				output O30 = CELL[4].OUT_BEST[6];
				output O31 = CELL[4].OUT_BEST[7];
				output O4 = CELL[1].OUT_BEST[4];
				output O5 = CELL[1].OUT_BEST[5];
				output O6 = CELL[1].OUT_BEST[6];
				output O7 = CELL[1].OUT_BEST[7];
				output O8 = CELL[2].OUT_BEST[0];
				output O9 = CELL[2].OUT_BEST[1];
				input WRITE = CELL[5].IMUX_CE_OPTINV[0];
			}

			bel ICAP[1] {
				output BUSY = CELL[8].OUT_BEST[0];
				input CE = CELL[10].IMUX_CE_OPTINV[1];
				input CLK = CELL[10].IMUX_CLK_OPTINV[0];
				input I0 = CELL[9].IMUX_IMUX[0];
				input I1 = CELL[9].IMUX_IMUX[1];
				input I10 = CELL[9].IMUX_IMUX[10];
				input I11 = CELL[9].IMUX_IMUX[11];
				input I12 = CELL[9].IMUX_IMUX[12];
				input I13 = CELL[9].IMUX_IMUX[13];
				input I14 = CELL[9].IMUX_IMUX[14];
				input I15 = CELL[9].IMUX_IMUX[15];
				input I16 = CELL[8].IMUX_IMUX[0];
				input I17 = CELL[8].IMUX_IMUX[1];
				input I18 = CELL[8].IMUX_IMUX[2];
				input I19 = CELL[8].IMUX_IMUX[3];
				input I2 = CELL[9].IMUX_IMUX[2];
				input I20 = CELL[8].IMUX_IMUX[4];
				input I21 = CELL[8].IMUX_IMUX[5];
				input I22 = CELL[8].IMUX_IMUX[6];
				input I23 = CELL[8].IMUX_IMUX[7];
				input I24 = CELL[8].IMUX_IMUX[8];
				input I25 = CELL[8].IMUX_IMUX[9];
				input I26 = CELL[8].IMUX_IMUX[10];
				input I27 = CELL[8].IMUX_IMUX[11];
				input I28 = CELL[8].IMUX_IMUX[12];
				input I29 = CELL[8].IMUX_IMUX[13];
				input I3 = CELL[9].IMUX_IMUX[3];
				input I30 = CELL[8].IMUX_IMUX[14];
				input I31 = CELL[8].IMUX_IMUX[15];
				input I4 = CELL[9].IMUX_IMUX[4];
				input I5 = CELL[9].IMUX_IMUX[5];
				input I6 = CELL[9].IMUX_IMUX[6];
				input I7 = CELL[9].IMUX_IMUX[7];
				input I8 = CELL[9].IMUX_IMUX[8];
				input I9 = CELL[9].IMUX_IMUX[9];
				output O0 = CELL[14].OUT_BEST[0];
				output O1 = CELL[14].OUT_BEST[1];
				output O10 = CELL[13].OUT_BEST[2];
				output O11 = CELL[13].OUT_BEST[3];
				output O12 = CELL[13].OUT_BEST[4];
				output O13 = CELL[13].OUT_BEST[5];
				output O14 = CELL[13].OUT_BEST[6];
				output O15 = CELL[13].OUT_BEST[7];
				output O16 = CELL[12].OUT_BEST[0];
				output O17 = CELL[12].OUT_BEST[1];
				output O18 = CELL[12].OUT_BEST[2];
				output O19 = CELL[12].OUT_BEST[3];
				output O2 = CELL[14].OUT_BEST[2];
				output O20 = CELL[12].OUT_BEST[4];
				output O21 = CELL[12].OUT_BEST[5];
				output O22 = CELL[12].OUT_BEST[6];
				output O23 = CELL[12].OUT_BEST[7];
				output O24 = CELL[11].OUT_BEST[0];
				output O25 = CELL[11].OUT_BEST[1];
				output O26 = CELL[11].OUT_BEST[2];
				output O27 = CELL[11].OUT_BEST[3];
				output O28 = CELL[11].OUT_BEST[4];
				output O29 = CELL[11].OUT_BEST[5];
				output O3 = CELL[14].OUT_BEST[3];
				output O30 = CELL[11].OUT_BEST[6];
				output O31 = CELL[11].OUT_BEST[7];
				output O4 = CELL[14].OUT_BEST[4];
				output O5 = CELL[14].OUT_BEST[5];
				output O6 = CELL[14].OUT_BEST[6];
				output O7 = CELL[14].OUT_BEST[7];
				output O8 = CELL[13].OUT_BEST[0];
				output O9 = CELL[13].OUT_BEST[1];
				input WRITE = CELL[10].IMUX_CE_OPTINV[0];
			}

			bel STARTUP {
				input CLK = CELL[0].IMUX_CLK_OPTINV[0];
				output EOS = CELL[0].OUT_BEST[7];
				input GSR = CELL[0].IMUX_SR_OPTINV[0];
				input GTS = CELL[0].IMUX_CE_OPTINV[0];
				input USRCCLKO = CELL[5].IMUX_CLK_OPTINV[1];
				input USRCCLKTS = CELL[5].IMUX_SR_OPTINV[2];
				input USRDONEO = CELL[5].IMUX_SR_OPTINV[1];
				input USRDONETS = CELL[5].IMUX_SR_OPTINV[0];
			}

			bel CAPTURE {
				input CAP = CELL[5].IMUX_CE_OPTINV[2];
				input CLK = CELL[10].IMUX_CE_OPTINV[2];
			}

			bel JTAGPPC {
				output TCK = CELL[6].OUT_BEST[0];
				output TDIPPC = CELL[6].OUT_BEST[2];
				input TDOPPC = CELL[0].IMUX_IMUX[1];
				output TMS = CELL[6].OUT_BEST[1];
			}

			bel PMV_CFG[0] {
				input A0 = CELL[0].IMUX_IMUX[3];
				input A1 = CELL[0].IMUX_IMUX[4];
				input A2 = CELL[0].IMUX_IMUX[5];
				input A3 = CELL[0].IMUX_IMUX[6];
				input A4 = CELL[0].IMUX_IMUX[7];
				input A5 = CELL[0].IMUX_IMUX[8];
				input EN = CELL[0].IMUX_IMUX[2];
				output O = CELL[3].OUT_SEC[0];
				output ODIV2 = CELL[3].OUT_SEC[1];
				output ODIV4 = CELL[3].OUT_SEC[2];
			}

			bel DCIRESET {
				output LOCKED = CELL[10].OUT_BEST[7];
				input RST = CELL[10].IMUX_IMUX[1];
			}

			bel FRAME_ECC {
				output ERROR = CELL[8].OUT_BEST[1];
				output SYNDROME0 = CELL[7].OUT_BEST[1];
				output SYNDROME1 = CELL[7].OUT_BEST[2];
				output SYNDROME10 = CELL[8].OUT_BEST[6];
				output SYNDROME11 = CELL[8].OUT_BEST[7];
				output SYNDROME2 = CELL[7].OUT_BEST[3];
				output SYNDROME3 = CELL[7].OUT_BEST[4];
				output SYNDROME4 = CELL[7].OUT_BEST[5];
				output SYNDROME5 = CELL[7].OUT_BEST[6];
				output SYNDROME6 = CELL[8].OUT_BEST[2];
				output SYNDROME7 = CELL[8].OUT_BEST[3];
				output SYNDROME8 = CELL[8].OUT_BEST[4];
				output SYNDROME9 = CELL[8].OUT_BEST[5];
				output SYNDROMEVALID = CELL[7].OUT_BEST[7];
			}

			bel USR_ACCESS {
				output DATA0 = CELL[14].OUT_SEC[0];
				output DATA1 = CELL[14].OUT_SEC[1];
				output DATA10 = CELL[13].OUT_SEC[2];
				output DATA11 = CELL[13].OUT_SEC[3];
				output DATA12 = CELL[13].OUT_SEC[4];
				output DATA13 = CELL[13].OUT_SEC[5];
				output DATA14 = CELL[13].OUT_SEC[6];
				output DATA15 = CELL[13].OUT_SEC[7];
				output DATA16 = CELL[12].OUT_SEC[0];
				output DATA17 = CELL[12].OUT_SEC[1];
				output DATA18 = CELL[12].OUT_SEC[2];
				output DATA19 = CELL[12].OUT_SEC[3];
				output DATA2 = CELL[14].OUT_SEC[2];
				output DATA20 = CELL[12].OUT_SEC[4];
				output DATA21 = CELL[12].OUT_SEC[5];
				output DATA22 = CELL[12].OUT_SEC[6];
				output DATA23 = CELL[12].OUT_SEC[7];
				output DATA24 = CELL[11].OUT_SEC[0];
				output DATA25 = CELL[11].OUT_SEC[1];
				output DATA26 = CELL[11].OUT_SEC[2];
				output DATA27 = CELL[11].OUT_SEC[3];
				output DATA28 = CELL[11].OUT_SEC[4];
				output DATA29 = CELL[11].OUT_SEC[5];
				output DATA3 = CELL[14].OUT_SEC[3];
				output DATA30 = CELL[11].OUT_SEC[6];
				output DATA31 = CELL[11].OUT_SEC[7];
				output DATA4 = CELL[14].OUT_SEC[4];
				output DATA5 = CELL[14].OUT_SEC[5];
				output DATA6 = CELL[14].OUT_SEC[6];
				output DATA7 = CELL[14].OUT_SEC[7];
				output DATA8 = CELL[13].OUT_SEC[0];
				output DATA9 = CELL[13].OUT_SEC[1];
				output DATAVALID = CELL[15].OUT_SEC[0];
			}

			// wire CELL[0].IMUX_SR_OPTINV[0]      STARTUP.GSR
			// wire CELL[0].IMUX_CLK_OPTINV[0]     STARTUP.CLK
			// wire CELL[0].IMUX_CE_OPTINV[0]      STARTUP.GTS
			// wire CELL[0].IMUX_IMUX[0]           BSCAN[0].TDO
			// wire CELL[0].IMUX_IMUX[1]           JTAGPPC.TDOPPC
			// wire CELL[0].IMUX_IMUX[2]           PMV_CFG[0].EN
			// wire CELL[0].IMUX_IMUX[3]           PMV_CFG[0].A0
			// wire CELL[0].IMUX_IMUX[4]           PMV_CFG[0].A1
			// wire CELL[0].IMUX_IMUX[5]           PMV_CFG[0].A2
			// wire CELL[0].IMUX_IMUX[6]           PMV_CFG[0].A3
			// wire CELL[0].IMUX_IMUX[7]           PMV_CFG[0].A4
			// wire CELL[0].IMUX_IMUX[8]           PMV_CFG[0].A5
			// wire CELL[0].OUT_BEST[0]            BSCAN[0].SEL
			// wire CELL[0].OUT_BEST[1]            BSCAN[0].UPDATE
			// wire CELL[0].OUT_BEST[2]            BSCAN[0].RESET
			// wire CELL[0].OUT_BEST[3]            BSCAN[0].TDI
			// wire CELL[0].OUT_BEST[4]            BSCAN[0].SHIFT
			// wire CELL[0].OUT_BEST[5]            BSCAN[0].DRCK
			// wire CELL[0].OUT_BEST[6]            BSCAN[0].CAPTURE
			// wire CELL[0].OUT_BEST[7]            STARTUP.EOS
			// wire CELL[1].OUT_BEST[0]            ICAP[0].O0
			// wire CELL[1].OUT_BEST[1]            ICAP[0].O1
			// wire CELL[1].OUT_BEST[2]            ICAP[0].O2
			// wire CELL[1].OUT_BEST[3]            ICAP[0].O3
			// wire CELL[1].OUT_BEST[4]            ICAP[0].O4
			// wire CELL[1].OUT_BEST[5]            ICAP[0].O5
			// wire CELL[1].OUT_BEST[6]            ICAP[0].O6
			// wire CELL[1].OUT_BEST[7]            ICAP[0].O7
			// wire CELL[2].OUT_BEST[0]            ICAP[0].O8
			// wire CELL[2].OUT_BEST[1]            ICAP[0].O9
			// wire CELL[2].OUT_BEST[2]            ICAP[0].O10
			// wire CELL[2].OUT_BEST[3]            ICAP[0].O11
			// wire CELL[2].OUT_BEST[4]            ICAP[0].O12
			// wire CELL[2].OUT_BEST[5]            ICAP[0].O13
			// wire CELL[2].OUT_BEST[6]            ICAP[0].O14
			// wire CELL[2].OUT_BEST[7]            ICAP[0].O15
			// wire CELL[3].OUT_BEST[0]            ICAP[0].O16
			// wire CELL[3].OUT_BEST[1]            ICAP[0].O17
			// wire CELL[3].OUT_BEST[2]            ICAP[0].O18
			// wire CELL[3].OUT_BEST[3]            ICAP[0].O19
			// wire CELL[3].OUT_BEST[4]            ICAP[0].O20
			// wire CELL[3].OUT_BEST[5]            ICAP[0].O21
			// wire CELL[3].OUT_BEST[6]            ICAP[0].O22
			// wire CELL[3].OUT_BEST[7]            ICAP[0].O23
			// wire CELL[3].OUT_SEC[0]             PMV_CFG[0].O
			// wire CELL[3].OUT_SEC[1]             PMV_CFG[0].ODIV2
			// wire CELL[3].OUT_SEC[2]             PMV_CFG[0].ODIV4
			// wire CELL[4].OUT_BEST[0]            ICAP[0].O24
			// wire CELL[4].OUT_BEST[1]            ICAP[0].O25
			// wire CELL[4].OUT_BEST[2]            ICAP[0].O26
			// wire CELL[4].OUT_BEST[3]            ICAP[0].O27
			// wire CELL[4].OUT_BEST[4]            ICAP[0].O28
			// wire CELL[4].OUT_BEST[5]            ICAP[0].O29
			// wire CELL[4].OUT_BEST[6]            ICAP[0].O30
			// wire CELL[4].OUT_BEST[7]            ICAP[0].O31
			// wire CELL[5].IMUX_SR_OPTINV[0]      STARTUP.USRDONETS
			// wire CELL[5].IMUX_SR_OPTINV[1]      STARTUP.USRDONEO
			// wire CELL[5].IMUX_SR_OPTINV[2]      STARTUP.USRCCLKTS
			// wire CELL[5].IMUX_CLK_OPTINV[0]     ICAP[0].CLK
			// wire CELL[5].IMUX_CLK_OPTINV[1]     STARTUP.USRCCLKO
			// wire CELL[5].IMUX_CE_OPTINV[0]      ICAP[0].WRITE
			// wire CELL[5].IMUX_CE_OPTINV[1]      ICAP[0].CE
			// wire CELL[5].IMUX_CE_OPTINV[2]      CAPTURE.CAP
			// wire CELL[5].IMUX_IMUX[0]           BSCAN[1].TDO
			// wire CELL[5].OUT_BEST[0]            BSCAN[1].SEL
			// wire CELL[5].OUT_BEST[1]            BSCAN[1].UPDATE
			// wire CELL[5].OUT_BEST[2]            BSCAN[1].RESET
			// wire CELL[5].OUT_BEST[3]            BSCAN[1].TDI
			// wire CELL[5].OUT_BEST[4]            BSCAN[1].SHIFT
			// wire CELL[5].OUT_BEST[5]            BSCAN[1].DRCK
			// wire CELL[5].OUT_BEST[6]            BSCAN[1].CAPTURE
			// wire CELL[6].IMUX_IMUX[0]           ICAP[0].I0
			// wire CELL[6].IMUX_IMUX[1]           ICAP[0].I1
			// wire CELL[6].IMUX_IMUX[2]           ICAP[0].I2
			// wire CELL[6].IMUX_IMUX[3]           ICAP[0].I3
			// wire CELL[6].IMUX_IMUX[4]           ICAP[0].I4
			// wire CELL[6].IMUX_IMUX[5]           ICAP[0].I5
			// wire CELL[6].IMUX_IMUX[6]           ICAP[0].I6
			// wire CELL[6].IMUX_IMUX[7]           ICAP[0].I7
			// wire CELL[6].IMUX_IMUX[8]           ICAP[0].I8
			// wire CELL[6].IMUX_IMUX[9]           ICAP[0].I9
			// wire CELL[6].IMUX_IMUX[10]          ICAP[0].I10
			// wire CELL[6].IMUX_IMUX[11]          ICAP[0].I11
			// wire CELL[6].IMUX_IMUX[12]          ICAP[0].I12
			// wire CELL[6].IMUX_IMUX[13]          ICAP[0].I13
			// wire CELL[6].IMUX_IMUX[14]          ICAP[0].I14
			// wire CELL[6].IMUX_IMUX[15]          ICAP[0].I15
			// wire CELL[6].OUT_BEST[0]            JTAGPPC.TCK
			// wire CELL[6].OUT_BEST[1]            JTAGPPC.TMS
			// wire CELL[6].OUT_BEST[2]            JTAGPPC.TDIPPC
			// wire CELL[7].IMUX_IMUX[0]           ICAP[0].I16
			// wire CELL[7].IMUX_IMUX[1]           ICAP[0].I17
			// wire CELL[7].IMUX_IMUX[2]           ICAP[0].I18
			// wire CELL[7].IMUX_IMUX[3]           ICAP[0].I19
			// wire CELL[7].IMUX_IMUX[4]           ICAP[0].I20
			// wire CELL[7].IMUX_IMUX[5]           ICAP[0].I21
			// wire CELL[7].IMUX_IMUX[6]           ICAP[0].I22
			// wire CELL[7].IMUX_IMUX[7]           ICAP[0].I23
			// wire CELL[7].IMUX_IMUX[8]           ICAP[0].I24
			// wire CELL[7].IMUX_IMUX[9]           ICAP[0].I25
			// wire CELL[7].IMUX_IMUX[10]          ICAP[0].I26
			// wire CELL[7].IMUX_IMUX[11]          ICAP[0].I27
			// wire CELL[7].IMUX_IMUX[12]          ICAP[0].I28
			// wire CELL[7].IMUX_IMUX[13]          ICAP[0].I29
			// wire CELL[7].IMUX_IMUX[14]          ICAP[0].I30
			// wire CELL[7].IMUX_IMUX[15]          ICAP[0].I31
			// wire CELL[7].OUT_BEST[0]            ICAP[0].BUSY
			// wire CELL[7].OUT_BEST[1]            FRAME_ECC.SYNDROME0
			// wire CELL[7].OUT_BEST[2]            FRAME_ECC.SYNDROME1
			// wire CELL[7].OUT_BEST[3]            FRAME_ECC.SYNDROME2
			// wire CELL[7].OUT_BEST[4]            FRAME_ECC.SYNDROME3
			// wire CELL[7].OUT_BEST[5]            FRAME_ECC.SYNDROME4
			// wire CELL[7].OUT_BEST[6]            FRAME_ECC.SYNDROME5
			// wire CELL[7].OUT_BEST[7]            FRAME_ECC.SYNDROMEVALID
			// wire CELL[8].IMUX_IMUX[0]           ICAP[1].I16
			// wire CELL[8].IMUX_IMUX[1]           ICAP[1].I17
			// wire CELL[8].IMUX_IMUX[2]           ICAP[1].I18
			// wire CELL[8].IMUX_IMUX[3]           ICAP[1].I19
			// wire CELL[8].IMUX_IMUX[4]           ICAP[1].I20
			// wire CELL[8].IMUX_IMUX[5]           ICAP[1].I21
			// wire CELL[8].IMUX_IMUX[6]           ICAP[1].I22
			// wire CELL[8].IMUX_IMUX[7]           ICAP[1].I23
			// wire CELL[8].IMUX_IMUX[8]           ICAP[1].I24
			// wire CELL[8].IMUX_IMUX[9]           ICAP[1].I25
			// wire CELL[8].IMUX_IMUX[10]          ICAP[1].I26
			// wire CELL[8].IMUX_IMUX[11]          ICAP[1].I27
			// wire CELL[8].IMUX_IMUX[12]          ICAP[1].I28
			// wire CELL[8].IMUX_IMUX[13]          ICAP[1].I29
			// wire CELL[8].IMUX_IMUX[14]          ICAP[1].I30
			// wire CELL[8].IMUX_IMUX[15]          ICAP[1].I31
			// wire CELL[8].OUT_BEST[0]            ICAP[1].BUSY
			// wire CELL[8].OUT_BEST[1]            FRAME_ECC.ERROR
			// wire CELL[8].OUT_BEST[2]            FRAME_ECC.SYNDROME6
			// wire CELL[8].OUT_BEST[3]            FRAME_ECC.SYNDROME7
			// wire CELL[8].OUT_BEST[4]            FRAME_ECC.SYNDROME8
			// wire CELL[8].OUT_BEST[5]            FRAME_ECC.SYNDROME9
			// wire CELL[8].OUT_BEST[6]            FRAME_ECC.SYNDROME10
			// wire CELL[8].OUT_BEST[7]            FRAME_ECC.SYNDROME11
			// wire CELL[9].IMUX_IMUX[0]           ICAP[1].I0
			// wire CELL[9].IMUX_IMUX[1]           ICAP[1].I1
			// wire CELL[9].IMUX_IMUX[2]           ICAP[1].I2
			// wire CELL[9].IMUX_IMUX[3]           ICAP[1].I3
			// wire CELL[9].IMUX_IMUX[4]           ICAP[1].I4
			// wire CELL[9].IMUX_IMUX[5]           ICAP[1].I5
			// wire CELL[9].IMUX_IMUX[6]           ICAP[1].I6
			// wire CELL[9].IMUX_IMUX[7]           ICAP[1].I7
			// wire CELL[9].IMUX_IMUX[8]           ICAP[1].I8
			// wire CELL[9].IMUX_IMUX[9]           ICAP[1].I9
			// wire CELL[9].IMUX_IMUX[10]          ICAP[1].I10
			// wire CELL[9].IMUX_IMUX[11]          ICAP[1].I11
			// wire CELL[9].IMUX_IMUX[12]          ICAP[1].I12
			// wire CELL[9].IMUX_IMUX[13]          ICAP[1].I13
			// wire CELL[9].IMUX_IMUX[14]          ICAP[1].I14
			// wire CELL[9].IMUX_IMUX[15]          ICAP[1].I15
			// wire CELL[10].IMUX_CLK_OPTINV[0]    ICAP[1].CLK
			// wire CELL[10].IMUX_CE_OPTINV[0]     ICAP[1].WRITE
			// wire CELL[10].IMUX_CE_OPTINV[1]     ICAP[1].CE
			// wire CELL[10].IMUX_CE_OPTINV[2]     CAPTURE.CLK
			// wire CELL[10].IMUX_IMUX[0]          BSCAN[2].TDO
			// wire CELL[10].IMUX_IMUX[1]          DCIRESET.RST
			// wire CELL[10].OUT_BEST[0]           BSCAN[2].SEL
			// wire CELL[10].OUT_BEST[1]           BSCAN[2].UPDATE
			// wire CELL[10].OUT_BEST[2]           BSCAN[2].RESET
			// wire CELL[10].OUT_BEST[3]           BSCAN[2].TDI
			// wire CELL[10].OUT_BEST[4]           BSCAN[2].SHIFT
			// wire CELL[10].OUT_BEST[5]           BSCAN[2].DRCK
			// wire CELL[10].OUT_BEST[6]           BSCAN[2].CAPTURE
			// wire CELL[10].OUT_BEST[7]           DCIRESET.LOCKED
			// wire CELL[11].OUT_BEST[0]           ICAP[1].O24
			// wire CELL[11].OUT_BEST[1]           ICAP[1].O25
			// wire CELL[11].OUT_BEST[2]           ICAP[1].O26
			// wire CELL[11].OUT_BEST[3]           ICAP[1].O27
			// wire CELL[11].OUT_BEST[4]           ICAP[1].O28
			// wire CELL[11].OUT_BEST[5]           ICAP[1].O29
			// wire CELL[11].OUT_BEST[6]           ICAP[1].O30
			// wire CELL[11].OUT_BEST[7]           ICAP[1].O31
			// wire CELL[11].OUT_SEC[0]            USR_ACCESS.DATA24
			// wire CELL[11].OUT_SEC[1]            USR_ACCESS.DATA25
			// wire CELL[11].OUT_SEC[2]            USR_ACCESS.DATA26
			// wire CELL[11].OUT_SEC[3]            USR_ACCESS.DATA27
			// wire CELL[11].OUT_SEC[4]            USR_ACCESS.DATA28
			// wire CELL[11].OUT_SEC[5]            USR_ACCESS.DATA29
			// wire CELL[11].OUT_SEC[6]            USR_ACCESS.DATA30
			// wire CELL[11].OUT_SEC[7]            USR_ACCESS.DATA31
			// wire CELL[12].OUT_BEST[0]           ICAP[1].O16
			// wire CELL[12].OUT_BEST[1]           ICAP[1].O17
			// wire CELL[12].OUT_BEST[2]           ICAP[1].O18
			// wire CELL[12].OUT_BEST[3]           ICAP[1].O19
			// wire CELL[12].OUT_BEST[4]           ICAP[1].O20
			// wire CELL[12].OUT_BEST[5]           ICAP[1].O21
			// wire CELL[12].OUT_BEST[6]           ICAP[1].O22
			// wire CELL[12].OUT_BEST[7]           ICAP[1].O23
			// wire CELL[12].OUT_SEC[0]            USR_ACCESS.DATA16
			// wire CELL[12].OUT_SEC[1]            USR_ACCESS.DATA17
			// wire CELL[12].OUT_SEC[2]            USR_ACCESS.DATA18
			// wire CELL[12].OUT_SEC[3]            USR_ACCESS.DATA19
			// wire CELL[12].OUT_SEC[4]            USR_ACCESS.DATA20
			// wire CELL[12].OUT_SEC[5]            USR_ACCESS.DATA21
			// wire CELL[12].OUT_SEC[6]            USR_ACCESS.DATA22
			// wire CELL[12].OUT_SEC[7]            USR_ACCESS.DATA23
			// wire CELL[13].OUT_BEST[0]           ICAP[1].O8
			// wire CELL[13].OUT_BEST[1]           ICAP[1].O9
			// wire CELL[13].OUT_BEST[2]           ICAP[1].O10
			// wire CELL[13].OUT_BEST[3]           ICAP[1].O11
			// wire CELL[13].OUT_BEST[4]           ICAP[1].O12
			// wire CELL[13].OUT_BEST[5]           ICAP[1].O13
			// wire CELL[13].OUT_BEST[6]           ICAP[1].O14
			// wire CELL[13].OUT_BEST[7]           ICAP[1].O15
			// wire CELL[13].OUT_SEC[0]            USR_ACCESS.DATA8
			// wire CELL[13].OUT_SEC[1]            USR_ACCESS.DATA9
			// wire CELL[13].OUT_SEC[2]            USR_ACCESS.DATA10
			// wire CELL[13].OUT_SEC[3]            USR_ACCESS.DATA11
			// wire CELL[13].OUT_SEC[4]            USR_ACCESS.DATA12
			// wire CELL[13].OUT_SEC[5]            USR_ACCESS.DATA13
			// wire CELL[13].OUT_SEC[6]            USR_ACCESS.DATA14
			// wire CELL[13].OUT_SEC[7]            USR_ACCESS.DATA15
			// wire CELL[14].OUT_BEST[0]           ICAP[1].O0
			// wire CELL[14].OUT_BEST[1]           ICAP[1].O1
			// wire CELL[14].OUT_BEST[2]           ICAP[1].O2
			// wire CELL[14].OUT_BEST[3]           ICAP[1].O3
			// wire CELL[14].OUT_BEST[4]           ICAP[1].O4
			// wire CELL[14].OUT_BEST[5]           ICAP[1].O5
			// wire CELL[14].OUT_BEST[6]           ICAP[1].O6
			// wire CELL[14].OUT_BEST[7]           ICAP[1].O7
			// wire CELL[14].OUT_SEC[0]            USR_ACCESS.DATA0
			// wire CELL[14].OUT_SEC[1]            USR_ACCESS.DATA1
			// wire CELL[14].OUT_SEC[2]            USR_ACCESS.DATA2
			// wire CELL[14].OUT_SEC[3]            USR_ACCESS.DATA3
			// wire CELL[14].OUT_SEC[4]            USR_ACCESS.DATA4
			// wire CELL[14].OUT_SEC[5]            USR_ACCESS.DATA5
			// wire CELL[14].OUT_SEC[6]            USR_ACCESS.DATA6
			// wire CELL[14].OUT_SEC[7]            USR_ACCESS.DATA7
			// wire CELL[15].IMUX_IMUX[0]          BSCAN[3].TDO
			// wire CELL[15].OUT_BEST[0]           BSCAN[3].SEL
			// wire CELL[15].OUT_BEST[1]           BSCAN[3].UPDATE
			// wire CELL[15].OUT_BEST[2]           BSCAN[3].RESET
			// wire CELL[15].OUT_BEST[3]           BSCAN[3].TDI
			// wire CELL[15].OUT_BEST[4]           BSCAN[3].SHIFT
			// wire CELL[15].OUT_BEST[5]           BSCAN[3].DRCK
			// wire CELL[15].OUT_BEST[6]           BSCAN[3].CAPTURE
			// wire CELL[15].OUT_SEC[0]            USR_ACCESS.DATAVALID
		}

		tile_class SYSMON {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN[0]: Vertical (30, rev 80);
			bitrect MAIN[1]: Vertical (30, rev 80);
			bitrect MAIN[2]: Vertical (30, rev 80);
			bitrect MAIN[3]: Vertical (30, rev 80);
			bitrect MAIN[4]: Vertical (30, rev 80);
			bitrect MAIN[5]: Vertical (30, rev 80);
			bitrect MAIN[6]: Vertical (30, rev 80);
			bitrect MAIN[7]: Vertical (30, rev 80);

			bel SYSMON {
				output ALARM0 = CELL[1].OUT_BEST_TMIN[4];
				output ALARM1 = CELL[1].OUT_BEST_TMIN[5];
				output ALARM2 = CELL[1].OUT_BEST_TMIN[6];
				output ALARM3 = CELL[1].OUT_BEST_TMIN[7];
				output ALARM4 = CELL[0].OUT_BEST_TMIN[4];
				output ALARM5 = CELL[0].OUT_BEST_TMIN[5];
				output ALARM6 = CELL[0].OUT_BEST_TMIN[6];
				output BUSY = CELL[3].OUT_BEST_TMIN[1];
				output CHANNEL0 = CELL[3].OUT_BEST_TMIN[2];
				output CHANNEL1 = CELL[3].OUT_BEST_TMIN[3];
				output CHANNEL2 = CELL[3].OUT_BEST_TMIN[4];
				output CHANNEL3 = CELL[3].OUT_BEST_TMIN[5];
				output CHANNEL4 = CELL[3].OUT_BEST_TMIN[6];
				input CONVST_INT_CLK = CELL[0].IMUX_CLK_OPTINV[1];
				input CONVST_INT_IMUX = CELL[0].IMUX_IMUX[0];
				output CONVST_TEST = CELL[4].TEST[0];
				input DADDR0 = CELL[5].IMUX_IMUX[0];
				input DADDR1 = CELL[5].IMUX_IMUX[1];
				input DADDR2 = CELL[5].IMUX_IMUX[2];
				input DADDR3 = CELL[5].IMUX_IMUX[3];
				input DADDR4 = CELL[5].IMUX_IMUX[4];
				input DADDR5 = CELL[5].IMUX_IMUX[5];
				input DADDR6 = CELL[5].IMUX_IMUX[6];
				output DB0 = CELL[2].OUT_BEST_TMIN[0];
				output DB1 = CELL[2].OUT_BEST_TMIN[1];
				output DB10 = CELL[0].OUT_BEST_TMIN[2];
				output DB11 = CELL[0].OUT_BEST_TMIN[3];
				output DB2 = CELL[2].OUT_BEST_TMIN[2];
				output DB3 = CELL[2].OUT_BEST_TMIN[3];
				output DB4 = CELL[1].OUT_BEST_TMIN[0];
				output DB5 = CELL[1].OUT_BEST_TMIN[1];
				output DB6 = CELL[1].OUT_BEST_TMIN[2];
				output DB7 = CELL[1].OUT_BEST_TMIN[3];
				output DB8 = CELL[0].OUT_BEST_TMIN[0];
				output DB9 = CELL[0].OUT_BEST_TMIN[1];
				input DCLK = CELL[3].IMUX_CLK_OPTINV[0];
				input DEN = CELL[5].IMUX_CE_OPTINV[1];
				input DI0 = CELL[7].IMUX_IMUX[0];
				input DI1 = CELL[7].IMUX_IMUX[1];
				input DI10 = CELL[6].IMUX_IMUX[2];
				input DI11 = CELL[6].IMUX_IMUX[3];
				input DI12 = CELL[6].IMUX_IMUX[4];
				input DI13 = CELL[6].IMUX_IMUX[5];
				input DI14 = CELL[6].IMUX_IMUX[6];
				input DI15 = CELL[6].IMUX_IMUX[7];
				input DI2 = CELL[7].IMUX_IMUX[2];
				input DI3 = CELL[7].IMUX_IMUX[3];
				input DI4 = CELL[7].IMUX_IMUX[4];
				input DI5 = CELL[7].IMUX_IMUX[5];
				input DI6 = CELL[7].IMUX_IMUX[6];
				input DI7 = CELL[7].IMUX_IMUX[7];
				input DI8 = CELL[6].IMUX_IMUX[0];
				input DI9 = CELL[6].IMUX_IMUX[1];
				output DO0 = CELL[7].OUT_BEST_TMIN[0];
				output DO1 = CELL[7].OUT_BEST_TMIN[1];
				output DO10 = CELL[6].OUT_BEST_TMIN[2];
				output DO11 = CELL[6].OUT_BEST_TMIN[3];
				output DO12 = CELL[6].OUT_BEST_TMIN[4];
				output DO13 = CELL[6].OUT_BEST_TMIN[5];
				output DO14 = CELL[6].OUT_BEST_TMIN[6];
				output DO15 = CELL[6].OUT_BEST_TMIN[7];
				output DO2 = CELL[7].OUT_BEST_TMIN[2];
				output DO3 = CELL[7].OUT_BEST_TMIN[3];
				output DO4 = CELL[7].OUT_BEST_TMIN[4];
				output DO5 = CELL[7].OUT_BEST_TMIN[5];
				output DO6 = CELL[7].OUT_BEST_TMIN[6];
				output DO7 = CELL[7].OUT_BEST_TMIN[7];
				output DO8 = CELL[6].OUT_BEST_TMIN[0];
				output DO9 = CELL[6].OUT_BEST_TMIN[1];
				output DRDY = CELL[2].OUT_BEST_TMIN[5];
				input DWE = CELL[5].IMUX_CE_OPTINV[0];
				output EOC = CELL[3].OUT_BEST_TMIN[0];
				output EOS = CELL[3].OUT_BEST_TMIN[7];
				output OT = CELL[0].OUT_BEST_TMIN[7];
				input ROMTESTADDR0 = CELL[1].IMUX_IMUX[0];
				input ROMTESTADDR1 = CELL[1].IMUX_IMUX[1];
				input ROMTESTADDR10 = CELL[2].IMUX_IMUX[0];
				input ROMTESTADDR11 = CELL[2].IMUX_IMUX[1];
				input ROMTESTADDR12 = CELL[2].IMUX_IMUX[2];
				input ROMTESTADDR13 = CELL[2].IMUX_IMUX[5];
				input ROMTESTADDR14 = CELL[2].IMUX_IMUX[6];
				input ROMTESTADDR15 = CELL[2].IMUX_IMUX[7];
				input ROMTESTADDR2 = CELL[1].IMUX_IMUX[2];
				input ROMTESTADDR3 = CELL[1].IMUX_IMUX[3];
				input ROMTESTADDR4 = CELL[1].IMUX_IMUX[4];
				input ROMTESTADDR5 = CELL[1].IMUX_IMUX[5];
				input ROMTESTADDR6 = CELL[2].IMUX_IMUX[3];
				input ROMTESTADDR7 = CELL[2].IMUX_IMUX[4];
				input ROMTESTADDR8 = CELL[1].IMUX_IMUX[6];
				input ROMTESTADDR9 = CELL[1].IMUX_IMUX[7];
				output ROMTESTDATA0 = CELL[5].OUT_BEST_TMIN[0];
				output ROMTESTDATA1 = CELL[5].OUT_BEST_TMIN[1];
				output ROMTESTDATA10 = CELL[4].OUT_BEST_TMIN[2];
				output ROMTESTDATA11 = CELL[4].OUT_BEST_TMIN[3];
				output ROMTESTDATA12 = CELL[4].OUT_BEST_TMIN[4];
				output ROMTESTDATA13 = CELL[4].OUT_BEST_TMIN[5];
				output ROMTESTDATA14 = CELL[4].OUT_BEST_TMIN[6];
				output ROMTESTDATA15 = CELL[4].OUT_BEST_TMIN[7];
				output ROMTESTDATA2 = CELL[5].OUT_BEST_TMIN[2];
				output ROMTESTDATA3 = CELL[5].OUT_BEST_TMIN[3];
				output ROMTESTDATA4 = CELL[5].OUT_BEST_TMIN[4];
				output ROMTESTDATA5 = CELL[5].OUT_BEST_TMIN[5];
				output ROMTESTDATA6 = CELL[5].OUT_BEST_TMIN[6];
				output ROMTESTDATA7 = CELL[5].OUT_BEST_TMIN[7];
				output ROMTESTDATA8 = CELL[4].OUT_BEST_TMIN[0];
				output ROMTESTDATA9 = CELL[4].OUT_BEST_TMIN[1];
				input ROMTESTENABLE = CELL[2].IMUX_CE_OPTINV[0];
				input RST = CELL[3].IMUX_SR_OPTINV[0];
				input SCANMEMCLK = CELL[3].IMUX_CLK_OPTINV[1];
				input SCANMEMWE = CELL[3].IMUX_CE_OPTINV[2];
				input SCANTESTENA = CELL[3].IMUX_CE_OPTINV[0];
				input SCANTESTENB = CELL[4].IMUX_CE_OPTINV[0];
				input SCLKA = CELL[3].IMUX_CLK_OPTINV[2];
				input SCLKB = CELL[4].IMUX_CLK_OPTINV[1];
				input SDIA = CELL[3].IMUX_IMUX[4];
				input SDIB = CELL[4].IMUX_IMUX[5];
				output SDOA = CELL[2].OUT_BEST_TMIN[7];
				output SDOB = CELL[2].OUT_BEST_TMIN[4];
				input SEA = CELL[3].IMUX_CE_OPTINV[1];
				input SEB = CELL[4].IMUX_CE_OPTINV[1];
			}

			bel IPAD_VP {
			}

			bel IPAD_VN {
			}

			// wire CELL[0].IMUX_CLK_OPTINV[1]     SYSMON.CONVST_INT_CLK
			// wire CELL[0].IMUX_IMUX[0]           SYSMON.CONVST_INT_IMUX
			// wire CELL[0].OUT_BEST_TMIN[0]       SYSMON.DB8
			// wire CELL[0].OUT_BEST_TMIN[1]       SYSMON.DB9
			// wire CELL[0].OUT_BEST_TMIN[2]       SYSMON.DB10
			// wire CELL[0].OUT_BEST_TMIN[3]       SYSMON.DB11
			// wire CELL[0].OUT_BEST_TMIN[4]       SYSMON.ALARM4
			// wire CELL[0].OUT_BEST_TMIN[5]       SYSMON.ALARM5
			// wire CELL[0].OUT_BEST_TMIN[6]       SYSMON.ALARM6
			// wire CELL[0].OUT_BEST_TMIN[7]       SYSMON.OT
			// wire CELL[1].IMUX_IMUX[0]           SYSMON.ROMTESTADDR0
			// wire CELL[1].IMUX_IMUX[1]           SYSMON.ROMTESTADDR1
			// wire CELL[1].IMUX_IMUX[2]           SYSMON.ROMTESTADDR2
			// wire CELL[1].IMUX_IMUX[3]           SYSMON.ROMTESTADDR3
			// wire CELL[1].IMUX_IMUX[4]           SYSMON.ROMTESTADDR4
			// wire CELL[1].IMUX_IMUX[5]           SYSMON.ROMTESTADDR5
			// wire CELL[1].IMUX_IMUX[6]           SYSMON.ROMTESTADDR8
			// wire CELL[1].IMUX_IMUX[7]           SYSMON.ROMTESTADDR9
			// wire CELL[1].OUT_BEST_TMIN[0]       SYSMON.DB4
			// wire CELL[1].OUT_BEST_TMIN[1]       SYSMON.DB5
			// wire CELL[1].OUT_BEST_TMIN[2]       SYSMON.DB6
			// wire CELL[1].OUT_BEST_TMIN[3]       SYSMON.DB7
			// wire CELL[1].OUT_BEST_TMIN[4]       SYSMON.ALARM0
			// wire CELL[1].OUT_BEST_TMIN[5]       SYSMON.ALARM1
			// wire CELL[1].OUT_BEST_TMIN[6]       SYSMON.ALARM2
			// wire CELL[1].OUT_BEST_TMIN[7]       SYSMON.ALARM3
			// wire CELL[2].IMUX_CE_OPTINV[0]      SYSMON.ROMTESTENABLE
			// wire CELL[2].IMUX_IMUX[0]           SYSMON.ROMTESTADDR10
			// wire CELL[2].IMUX_IMUX[1]           SYSMON.ROMTESTADDR11
			// wire CELL[2].IMUX_IMUX[2]           SYSMON.ROMTESTADDR12
			// wire CELL[2].IMUX_IMUX[3]           SYSMON.ROMTESTADDR6
			// wire CELL[2].IMUX_IMUX[4]           SYSMON.ROMTESTADDR7
			// wire CELL[2].IMUX_IMUX[5]           SYSMON.ROMTESTADDR13
			// wire CELL[2].IMUX_IMUX[6]           SYSMON.ROMTESTADDR14
			// wire CELL[2].IMUX_IMUX[7]           SYSMON.ROMTESTADDR15
			// wire CELL[2].OUT_BEST_TMIN[0]       SYSMON.DB0
			// wire CELL[2].OUT_BEST_TMIN[1]       SYSMON.DB1
			// wire CELL[2].OUT_BEST_TMIN[2]       SYSMON.DB2
			// wire CELL[2].OUT_BEST_TMIN[3]       SYSMON.DB3
			// wire CELL[2].OUT_BEST_TMIN[4]       SYSMON.SDOB
			// wire CELL[2].OUT_BEST_TMIN[5]       SYSMON.DRDY
			// wire CELL[2].OUT_BEST_TMIN[7]       SYSMON.SDOA
			// wire CELL[3].IMUX_SR_OPTINV[0]      SYSMON.RST
			// wire CELL[3].IMUX_CLK_OPTINV[0]     SYSMON.DCLK
			// wire CELL[3].IMUX_CLK_OPTINV[1]     SYSMON.SCANMEMCLK
			// wire CELL[3].IMUX_CLK_OPTINV[2]     SYSMON.SCLKA
			// wire CELL[3].IMUX_CE_OPTINV[0]      SYSMON.SCANTESTENA
			// wire CELL[3].IMUX_CE_OPTINV[1]      SYSMON.SEA
			// wire CELL[3].IMUX_CE_OPTINV[2]      SYSMON.SCANMEMWE
			// wire CELL[3].IMUX_IMUX[4]           SYSMON.SDIA
			// wire CELL[3].OUT_BEST_TMIN[0]       SYSMON.EOC
			// wire CELL[3].OUT_BEST_TMIN[1]       SYSMON.BUSY
			// wire CELL[3].OUT_BEST_TMIN[2]       SYSMON.CHANNEL0
			// wire CELL[3].OUT_BEST_TMIN[3]       SYSMON.CHANNEL1
			// wire CELL[3].OUT_BEST_TMIN[4]       SYSMON.CHANNEL2
			// wire CELL[3].OUT_BEST_TMIN[5]       SYSMON.CHANNEL3
			// wire CELL[3].OUT_BEST_TMIN[6]       SYSMON.CHANNEL4
			// wire CELL[3].OUT_BEST_TMIN[7]       SYSMON.EOS
			// wire CELL[4].IMUX_CLK_OPTINV[1]     SYSMON.SCLKB
			// wire CELL[4].IMUX_CE_OPTINV[0]      SYSMON.SCANTESTENB
			// wire CELL[4].IMUX_CE_OPTINV[1]      SYSMON.SEB
			// wire CELL[4].IMUX_IMUX[5]           SYSMON.SDIB
			// wire CELL[4].OUT_BEST_TMIN[0]       SYSMON.ROMTESTDATA8
			// wire CELL[4].OUT_BEST_TMIN[1]       SYSMON.ROMTESTDATA9
			// wire CELL[4].OUT_BEST_TMIN[2]       SYSMON.ROMTESTDATA10
			// wire CELL[4].OUT_BEST_TMIN[3]       SYSMON.ROMTESTDATA11
			// wire CELL[4].OUT_BEST_TMIN[4]       SYSMON.ROMTESTDATA12
			// wire CELL[4].OUT_BEST_TMIN[5]       SYSMON.ROMTESTDATA13
			// wire CELL[4].OUT_BEST_TMIN[6]       SYSMON.ROMTESTDATA14
			// wire CELL[4].OUT_BEST_TMIN[7]       SYSMON.ROMTESTDATA15
			// wire CELL[4].TEST[0]                SYSMON.CONVST_TEST
			// wire CELL[5].IMUX_CE_OPTINV[0]      SYSMON.DWE
			// wire CELL[5].IMUX_CE_OPTINV[1]      SYSMON.DEN
			// wire CELL[5].IMUX_IMUX[0]           SYSMON.DADDR0
			// wire CELL[5].IMUX_IMUX[1]           SYSMON.DADDR1
			// wire CELL[5].IMUX_IMUX[2]           SYSMON.DADDR2
			// wire CELL[5].IMUX_IMUX[3]           SYSMON.DADDR3
			// wire CELL[5].IMUX_IMUX[4]           SYSMON.DADDR4
			// wire CELL[5].IMUX_IMUX[5]           SYSMON.DADDR5
			// wire CELL[5].IMUX_IMUX[6]           SYSMON.DADDR6
			// wire CELL[5].OUT_BEST_TMIN[0]       SYSMON.ROMTESTDATA0
			// wire CELL[5].OUT_BEST_TMIN[1]       SYSMON.ROMTESTDATA1
			// wire CELL[5].OUT_BEST_TMIN[2]       SYSMON.ROMTESTDATA2
			// wire CELL[5].OUT_BEST_TMIN[3]       SYSMON.ROMTESTDATA3
			// wire CELL[5].OUT_BEST_TMIN[4]       SYSMON.ROMTESTDATA4
			// wire CELL[5].OUT_BEST_TMIN[5]       SYSMON.ROMTESTDATA5
			// wire CELL[5].OUT_BEST_TMIN[6]       SYSMON.ROMTESTDATA6
			// wire CELL[5].OUT_BEST_TMIN[7]       SYSMON.ROMTESTDATA7
			// wire CELL[6].IMUX_IMUX[0]           SYSMON.DI8
			// wire CELL[6].IMUX_IMUX[1]           SYSMON.DI9
			// wire CELL[6].IMUX_IMUX[2]           SYSMON.DI10
			// wire CELL[6].IMUX_IMUX[3]           SYSMON.DI11
			// wire CELL[6].IMUX_IMUX[4]           SYSMON.DI12
			// wire CELL[6].IMUX_IMUX[5]           SYSMON.DI13
			// wire CELL[6].IMUX_IMUX[6]           SYSMON.DI14
			// wire CELL[6].IMUX_IMUX[7]           SYSMON.DI15
			// wire CELL[6].OUT_BEST_TMIN[0]       SYSMON.DO8
			// wire CELL[6].OUT_BEST_TMIN[1]       SYSMON.DO9
			// wire CELL[6].OUT_BEST_TMIN[2]       SYSMON.DO10
			// wire CELL[6].OUT_BEST_TMIN[3]       SYSMON.DO11
			// wire CELL[6].OUT_BEST_TMIN[4]       SYSMON.DO12
			// wire CELL[6].OUT_BEST_TMIN[5]       SYSMON.DO13
			// wire CELL[6].OUT_BEST_TMIN[6]       SYSMON.DO14
			// wire CELL[6].OUT_BEST_TMIN[7]       SYSMON.DO15
			// wire CELL[7].IMUX_IMUX[0]           SYSMON.DI0
			// wire CELL[7].IMUX_IMUX[1]           SYSMON.DI1
			// wire CELL[7].IMUX_IMUX[2]           SYSMON.DI2
			// wire CELL[7].IMUX_IMUX[3]           SYSMON.DI3
			// wire CELL[7].IMUX_IMUX[4]           SYSMON.DI4
			// wire CELL[7].IMUX_IMUX[5]           SYSMON.DI5
			// wire CELL[7].IMUX_IMUX[6]           SYSMON.DI6
			// wire CELL[7].IMUX_IMUX[7]           SYSMON.DI7
			// wire CELL[7].OUT_BEST_TMIN[0]       SYSMON.DO0
			// wire CELL[7].OUT_BEST_TMIN[1]       SYSMON.DO1
			// wire CELL[7].OUT_BEST_TMIN[2]       SYSMON.DO2
			// wire CELL[7].OUT_BEST_TMIN[3]       SYSMON.DO3
			// wire CELL[7].OUT_BEST_TMIN[4]       SYSMON.DO4
			// wire CELL[7].OUT_BEST_TMIN[5]       SYSMON.DO5
			// wire CELL[7].OUT_BEST_TMIN[6]       SYSMON.DO6
			// wire CELL[7].OUT_BEST_TMIN[7]       SYSMON.DO7
		}
	}

	tile_slot CLK {
		bel_slot CLK_IOB: legacy;
		bel_slot CLK_DCM: legacy;
		bel_slot CLK_CMT: legacy;
		bel_slot CLK_MGT: legacy;
		bel_slot HCLK_MGT_BUF: legacy;
		bel_slot INT_LCLK_W: legacy;
		bel_slot INT_LCLK_E: legacy;

		tile_class CLK_DCM_S {
			bitrect MAIN[0]: Vertical (3, rev 80);
			bitrect MAIN[1]: Vertical (3, rev 80);
			bitrect MAIN[2]: Vertical (3, rev 80);
			bitrect MAIN[3]: Vertical (3, rev 80);
			bitrect MAIN[4]: Vertical (3, rev 80);
			bitrect MAIN[5]: Vertical (3, rev 80);
			bitrect MAIN[6]: Vertical (3, rev 80);
			bitrect MAIN[7]: Vertical (3, rev 80);

			bel CLK_DCM {
			}
		}

		tile_class CLK_DCM_N {
			bitrect MAIN[0]: Vertical (3, rev 80);
			bitrect MAIN[1]: Vertical (3, rev 80);
			bitrect MAIN[2]: Vertical (3, rev 80);
			bitrect MAIN[3]: Vertical (3, rev 80);
			bitrect MAIN[4]: Vertical (3, rev 80);
			bitrect MAIN[5]: Vertical (3, rev 80);
			bitrect MAIN[6]: Vertical (3, rev 80);
			bitrect MAIN[7]: Vertical (3, rev 80);

			bel CLK_DCM {
			}
		}

		tile_class CLK_IOB_S {
			bitrect MAIN[0]: Vertical (3, rev 80);
			bitrect MAIN[1]: Vertical (3, rev 80);
			bitrect MAIN[2]: Vertical (3, rev 80);
			bitrect MAIN[3]: Vertical (3, rev 80);
			bitrect MAIN[4]: Vertical (3, rev 80);
			bitrect MAIN[5]: Vertical (3, rev 80);
			bitrect MAIN[6]: Vertical (3, rev 80);
			bitrect MAIN[7]: Vertical (3, rev 80);
			bitrect MAIN[8]: Vertical (3, rev 80);
			bitrect MAIN[9]: Vertical (3, rev 80);
			bitrect MAIN[10]: Vertical (3, rev 80);
			bitrect MAIN[11]: Vertical (3, rev 80);
			bitrect MAIN[12]: Vertical (3, rev 80);
			bitrect MAIN[13]: Vertical (3, rev 80);
			bitrect MAIN[14]: Vertical (3, rev 80);
			bitrect MAIN[15]: Vertical (3, rev 80);

			bel CLK_IOB {
			}
		}

		tile_class CLK_IOB_N {
			bitrect MAIN[0]: Vertical (3, rev 80);
			bitrect MAIN[1]: Vertical (3, rev 80);
			bitrect MAIN[2]: Vertical (3, rev 80);
			bitrect MAIN[3]: Vertical (3, rev 80);
			bitrect MAIN[4]: Vertical (3, rev 80);
			bitrect MAIN[5]: Vertical (3, rev 80);
			bitrect MAIN[6]: Vertical (3, rev 80);
			bitrect MAIN[7]: Vertical (3, rev 80);
			bitrect MAIN[8]: Vertical (3, rev 80);
			bitrect MAIN[9]: Vertical (3, rev 80);
			bitrect MAIN[10]: Vertical (3, rev 80);
			bitrect MAIN[11]: Vertical (3, rev 80);
			bitrect MAIN[12]: Vertical (3, rev 80);
			bitrect MAIN[13]: Vertical (3, rev 80);
			bitrect MAIN[14]: Vertical (3, rev 80);
			bitrect MAIN[15]: Vertical (3, rev 80);

			bel CLK_IOB {
			}
		}

		tile_class HCLK_MGT_BUF {
			bitrect MAIN: Vertical (20, rev 32);
		}
	}

	tile_slot HROW {
		bel_slot CLK_HROW: legacy;
		bel_slot HCLK_QBUF: legacy;

		tile_class CLK_HROW {
			bitrect MAIN[0]: Vertical (3, rev 80);
			bitrect MAIN[1]: Vertical (3, rev 80);
			bitrect HCLK: Vertical (3, rev 32);

			bel CLK_HROW {
			}
		}

		tile_class CLK_TERM {
			bitrect MAIN: Vertical (3, rev 80);
		}

		tile_class HCLK_TERM {
			bitrect MAIN: Vertical (20, rev 32);
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: legacy;
		bel_slot HCLK_W: legacy;
		bel_slot HCLK_E: legacy;
		bel_slot GLOBALSIG: legacy;

		tile_class HCLK {
			cell CELL;
			bitrect MAIN: Vertical (20, rev 32);

			bel HCLK {
				output HCLK_O0 = HCLK[0];
				output HCLK_O1 = HCLK[1];
				output HCLK_O2 = HCLK[2];
				output HCLK_O3 = HCLK[3];
				output HCLK_O4 = HCLK[4];
				output HCLK_O5 = HCLK[5];
				output HCLK_O6 = HCLK[6];
				output HCLK_O7 = HCLK[7];
				output RCLK_O0 = RCLK[0];
				output RCLK_O1 = RCLK[1];
			}

			bel GLOBALSIG {
			}

			// wire HCLK[0]                        HCLK.HCLK_O0
			// wire HCLK[1]                        HCLK.HCLK_O1
			// wire HCLK[2]                        HCLK.HCLK_O2
			// wire HCLK[3]                        HCLK.HCLK_O3
			// wire HCLK[4]                        HCLK.HCLK_O4
			// wire HCLK[5]                        HCLK.HCLK_O5
			// wire HCLK[6]                        HCLK.HCLK_O6
			// wire HCLK[7]                        HCLK.HCLK_O7
			// wire RCLK[0]                        HCLK.RCLK_O0
			// wire RCLK[1]                        HCLK.RCLK_O1
		}
	}

	tile_slot HCLK_BEL {
		bel_slot PMVBRAM: legacy;
		bel_slot PMVBRAM_NC: legacy;
		bel_slot HCLK_IO: legacy;
		bel_slot IOCLK: legacy;
		bel_slot RCLK: legacy;
		bel_slot HCLK_DCM_HROW: legacy;
		bel_slot HCLK_DCM: legacy;
		bel_slot HCLK_DCM_S: legacy;
		bel_slot HCLK_DCM_N: legacy;
		bel_slot BUFR[0]: legacy;
		bel_slot BUFR[1]: legacy;
		bel_slot BUFR[2]: legacy;
		bel_slot BUFR[3]: legacy;
		bel_slot BUFIO[0]: legacy;
		bel_slot BUFIO[1]: legacy;
		bel_slot BUFIO[2]: legacy;
		bel_slot BUFIO[3]: legacy;
		bel_slot BUFO[0]: legacy;
		bel_slot BUFO[1]: legacy;
		bel_slot IDELAYCTRL: legacy;
		bel_slot DCI: legacy;
		bel_slot BRKH_GTX: legacy;

		tile_class HCLK_IO_DCI {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect MAIN: Vertical (30, rev 32);

			bel IOCLK {
			}

			bel RCLK {
				input CKINT0 = CELL[1].IMUX_BYP[4];
				input CKINT1 = CELL[2].IMUX_BYP[4];
			}

			bel BUFR[0] {
				input CE = CELL[2].IMUX_BYP[0];
				input CLR = CELL[2].IMUX_BYP[2];
			}

			bel BUFR[1] {
				input CE = CELL[1].IMUX_BYP[0];
				input CLR = CELL[1].IMUX_BYP[2];
			}

			bel BUFIO[0] {
			}

			bel BUFIO[1] {
			}

			bel IDELAYCTRL {
				output DNPULSEOUT = CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0];
				output OUTN1 = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output OUTN65 = CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2];
				output RDY = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				input RST = CELL[1].IMUX_BYP[7];
				output UPPULSEOUT = CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1];
			}

			bel DCI {
				output DCIADDRESS0 = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output DCIADDRESS1 = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				output DCIADDRESS2 = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output DCIDATA = CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7];
				output DCIDONE = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output DCIIOUPDATE = CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5];
				output DCIREFIOUPDATE = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				output DCISCLK = CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6];
				input TSTCLK = CELL[0].IMUX_BYP[0];
				input TSTHLN = CELL[0].IMUX_BYP[4];
				input TSTHLP = CELL[0].IMUX_BYP[7];
				input TSTRST = CELL[0].IMUX_BYP[2];
			}

			// wire CELL[0].IMUX_BYP[0]            DCI.TSTCLK
			// wire CELL[0].IMUX_BYP[2]            DCI.TSTRST
			// wire CELL[0].IMUX_BYP[4]            DCI.TSTHLN
			// wire CELL[0].IMUX_BYP[7]            DCI.TSTHLP
			// wire CELL[0].OUT_HALF0_BEL[3]       DCI.DCIDONE
			// wire CELL[0].OUT_HALF0_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[0].OUT_HALF0_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[0].OUT_HALF0_BEL[6]       DCI.DCISCLK
			// wire CELL[0].OUT_HALF0_BEL[7]       DCI.DCIDATA
			// wire CELL[0].OUT_HALF1_BEL[3]       DCI.DCIDONE
			// wire CELL[0].OUT_HALF1_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[0].OUT_HALF1_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[0].OUT_HALF1_BEL[6]       DCI.DCISCLK
			// wire CELL[0].OUT_HALF1_BEL[7]       DCI.DCIDATA
			// wire CELL[1].IMUX_BYP[0]            BUFR[1].CE
			// wire CELL[1].IMUX_BYP[2]            BUFR[1].CLR
			// wire CELL[1].IMUX_BYP[4]            RCLK.CKINT0
			// wire CELL[1].IMUX_BYP[7]            IDELAYCTRL.RST
			// wire CELL[1].OUT_HALF0_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF0_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF0_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF0_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[1].OUT_HALF0_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[1].OUT_HALF0_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[1].OUT_HALF1_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF1_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF1_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF1_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[1].OUT_HALF1_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[1].OUT_HALF1_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[2].IMUX_BYP[0]            BUFR[0].CE
			// wire CELL[2].IMUX_BYP[2]            BUFR[0].CLR
			// wire CELL[2].IMUX_BYP[4]            RCLK.CKINT1
		}

		tile_class HCLK_IO_LVDS {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			bitrect MAIN: Vertical (30, rev 32);

			bel IOCLK {
			}

			bel RCLK {
				input CKINT0 = CELL[1].IMUX_BYP[4];
				input CKINT1 = CELL[2].IMUX_BYP[4];
			}

			bel BUFR[0] {
				input CE = CELL[2].IMUX_BYP[0];
				input CLR = CELL[2].IMUX_BYP[2];
			}

			bel BUFR[1] {
				input CE = CELL[1].IMUX_BYP[0];
				input CLR = CELL[1].IMUX_BYP[2];
			}

			bel BUFIO[0] {
			}

			bel BUFIO[1] {
			}

			bel IDELAYCTRL {
				output DNPULSEOUT = CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0];
				output OUTN1 = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output OUTN65 = CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2];
				output RDY = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				input RST = CELL[1].IMUX_BYP[7];
				output UPPULSEOUT = CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1];
			}

			// wire CELL[1].IMUX_BYP[0]            BUFR[1].CE
			// wire CELL[1].IMUX_BYP[2]            BUFR[1].CLR
			// wire CELL[1].IMUX_BYP[4]            RCLK.CKINT0
			// wire CELL[1].IMUX_BYP[7]            IDELAYCTRL.RST
			// wire CELL[1].OUT_HALF0_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF0_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF0_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF1_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF1_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF1_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[2].IMUX_BYP[0]            BUFR[0].CE
			// wire CELL[2].IMUX_BYP[2]            BUFR[0].CLR
			// wire CELL[2].IMUX_BYP[4]            RCLK.CKINT1
		}

		tile_class HCLK_IO_CENTER {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (30, rev 32);

			bel IOCLK {
			}

			bel BUFIO[0] {
			}

			bel BUFIO[1] {
			}

			bel IDELAYCTRL {
				output DNPULSEOUT = CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0];
				output OUTN1 = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output OUTN65 = CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2];
				output RDY = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				input RST = CELL[1].IMUX_BYP[7];
				output UPPULSEOUT = CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1];
			}

			bel DCI {
				output DCIADDRESS0 = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output DCIADDRESS1 = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				output DCIADDRESS2 = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output DCIDATA = CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7];
				output DCIDONE = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output DCIIOUPDATE = CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5];
				output DCIREFIOUPDATE = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				output DCISCLK = CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6];
				input TSTCLK = CELL[0].IMUX_BYP[0];
				input TSTHLN = CELL[0].IMUX_BYP[4];
				input TSTHLP = CELL[0].IMUX_BYP[7];
				input TSTRST = CELL[0].IMUX_BYP[2];
			}

			// wire CELL[0].IMUX_BYP[0]            DCI.TSTCLK
			// wire CELL[0].IMUX_BYP[2]            DCI.TSTRST
			// wire CELL[0].IMUX_BYP[4]            DCI.TSTHLN
			// wire CELL[0].IMUX_BYP[7]            DCI.TSTHLP
			// wire CELL[0].OUT_HALF0_BEL[3]       DCI.DCIDONE
			// wire CELL[0].OUT_HALF0_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[0].OUT_HALF0_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[0].OUT_HALF0_BEL[6]       DCI.DCISCLK
			// wire CELL[0].OUT_HALF0_BEL[7]       DCI.DCIDATA
			// wire CELL[0].OUT_HALF1_BEL[3]       DCI.DCIDONE
			// wire CELL[0].OUT_HALF1_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[0].OUT_HALF1_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[0].OUT_HALF1_BEL[6]       DCI.DCISCLK
			// wire CELL[0].OUT_HALF1_BEL[7]       DCI.DCIDATA
			// wire CELL[1].IMUX_BYP[7]            IDELAYCTRL.RST
			// wire CELL[1].OUT_HALF0_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF0_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF0_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF0_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[1].OUT_HALF0_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[1].OUT_HALF0_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[1].OUT_HALF1_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF1_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF1_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF1_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[1].OUT_HALF1_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[1].OUT_HALF1_BEL[7]       DCI.DCIADDRESS2
		}

		tile_class HCLK_IO_CFG_N {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (30, rev 32);

			bel IOCLK {
			}

			bel BUFIO[0] {
			}

			bel BUFIO[1] {
			}

			bel IDELAYCTRL {
				output DNPULSEOUT = CELL[0].OUT_HALF0_BEL[0], CELL[0].OUT_HALF1_BEL[0];
				output OUTN1 = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output OUTN65 = CELL[0].OUT_HALF0_BEL[2], CELL[0].OUT_HALF1_BEL[2];
				output RDY = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				input RST = CELL[0].IMUX_BYP[7];
				output UPPULSEOUT = CELL[0].OUT_HALF0_BEL[1], CELL[0].OUT_HALF1_BEL[1];
			}

			bel DCI {
				output DCIADDRESS0 = CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5];
				output DCIADDRESS1 = CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6];
				output DCIADDRESS2 = CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7];
				output DCIDATA = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output DCIDONE = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output DCIIOUPDATE = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output DCIREFIOUPDATE = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				output DCISCLK = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				input TSTCLK = CELL[1].IMUX_BYP[0];
				input TSTHLN = CELL[1].IMUX_BYP[7];
				input TSTHLP = CELL[1].IMUX_BYP[4];
				input TSTRST = CELL[1].IMUX_BYP[2];
			}

			// wire CELL[0].IMUX_BYP[7]            IDELAYCTRL.RST
			// wire CELL[0].OUT_HALF0_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[0].OUT_HALF0_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[0].OUT_HALF0_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[0].OUT_HALF0_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[0].OUT_HALF0_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[0].OUT_HALF0_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[0].OUT_HALF0_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[0].OUT_HALF0_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[0].OUT_HALF1_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[0].OUT_HALF1_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[0].OUT_HALF1_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[0].OUT_HALF1_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[0].OUT_HALF1_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[0].OUT_HALF1_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[0].OUT_HALF1_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[0].OUT_HALF1_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[1].IMUX_BYP[0]            DCI.TSTCLK
			// wire CELL[1].IMUX_BYP[2]            DCI.TSTRST
			// wire CELL[1].IMUX_BYP[4]            DCI.TSTHLP
			// wire CELL[1].IMUX_BYP[7]            DCI.TSTHLN
			// wire CELL[1].OUT_HALF0_BEL[3]       DCI.DCIDONE
			// wire CELL[1].OUT_HALF0_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[1].OUT_HALF0_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[1].OUT_HALF0_BEL[6]       DCI.DCISCLK
			// wire CELL[1].OUT_HALF0_BEL[7]       DCI.DCIDATA
			// wire CELL[1].OUT_HALF1_BEL[3]       DCI.DCIDONE
			// wire CELL[1].OUT_HALF1_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[1].OUT_HALF1_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[1].OUT_HALF1_BEL[6]       DCI.DCISCLK
			// wire CELL[1].OUT_HALF1_BEL[7]       DCI.DCIDATA
		}

		tile_class HCLK_IO_DCM_S {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (30, rev 32);

			bel IOCLK {
			}

			bel HCLK_DCM_HROW {
			}

			bel HCLK_DCM_N {
			}

			bel BUFIO[0] {
			}

			bel BUFIO[1] {
			}

			bel IDELAYCTRL {
				output DNPULSEOUT = CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0];
				output OUTN1 = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output OUTN65 = CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2];
				output RDY = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				input RST = CELL[1].IMUX_BYP[7];
				output UPPULSEOUT = CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1];
			}

			bel DCI {
				output DCIADDRESS0 = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output DCIADDRESS1 = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				output DCIADDRESS2 = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output DCIDATA = CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7];
				output DCIDONE = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output DCIIOUPDATE = CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5];
				output DCIREFIOUPDATE = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				output DCISCLK = CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6];
				input TSTCLK = CELL[0].IMUX_BYP[0];
				input TSTHLN = CELL[0].IMUX_BYP[4];
				input TSTHLP = CELL[0].IMUX_BYP[7];
				input TSTRST = CELL[0].IMUX_BYP[2];
			}

			// wire CELL[0].IMUX_BYP[0]            DCI.TSTCLK
			// wire CELL[0].IMUX_BYP[2]            DCI.TSTRST
			// wire CELL[0].IMUX_BYP[4]            DCI.TSTHLN
			// wire CELL[0].IMUX_BYP[7]            DCI.TSTHLP
			// wire CELL[0].OUT_HALF0_BEL[3]       DCI.DCIDONE
			// wire CELL[0].OUT_HALF0_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[0].OUT_HALF0_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[0].OUT_HALF0_BEL[6]       DCI.DCISCLK
			// wire CELL[0].OUT_HALF0_BEL[7]       DCI.DCIDATA
			// wire CELL[0].OUT_HALF1_BEL[3]       DCI.DCIDONE
			// wire CELL[0].OUT_HALF1_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[0].OUT_HALF1_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[0].OUT_HALF1_BEL[6]       DCI.DCISCLK
			// wire CELL[0].OUT_HALF1_BEL[7]       DCI.DCIDATA
			// wire CELL[1].IMUX_BYP[7]            IDELAYCTRL.RST
			// wire CELL[1].OUT_HALF0_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF0_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF0_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF0_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF0_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[1].OUT_HALF0_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[1].OUT_HALF0_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[1].OUT_HALF1_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[1].OUT_HALF1_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[1].OUT_HALF1_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[1].OUT_HALF1_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[1].OUT_HALF1_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[1].OUT_HALF1_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[1].OUT_HALF1_BEL[7]       DCI.DCIADDRESS2
		}

		tile_class HCLK_IO_DCM_N {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (30, rev 32);

			bel IOCLK {
			}

			bel HCLK_DCM_HROW {
			}

			bel HCLK_DCM_S {
			}

			bel BUFIO[0] {
			}

			bel BUFIO[1] {
			}

			bel IDELAYCTRL {
				output DNPULSEOUT = CELL[0].OUT_HALF0_BEL[0], CELL[0].OUT_HALF1_BEL[0];
				output OUTN1 = CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3];
				output OUTN65 = CELL[0].OUT_HALF0_BEL[2], CELL[0].OUT_HALF1_BEL[2];
				output RDY = CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4];
				input RST = CELL[0].IMUX_BYP[7];
				output UPPULSEOUT = CELL[0].OUT_HALF0_BEL[1], CELL[0].OUT_HALF1_BEL[1];
			}

			bel DCI {
				output DCIADDRESS0 = CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5];
				output DCIADDRESS1 = CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6];
				output DCIADDRESS2 = CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7];
				output DCIDATA = CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7];
				output DCIDONE = CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3];
				output DCIIOUPDATE = CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5];
				output DCIREFIOUPDATE = CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4];
				output DCISCLK = CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6];
				input TSTCLK = CELL[1].IMUX_BYP[0];
				input TSTHLN = CELL[1].IMUX_BYP[7];
				input TSTHLP = CELL[1].IMUX_BYP[4];
				input TSTRST = CELL[1].IMUX_BYP[2];
			}

			// wire CELL[0].IMUX_BYP[7]            IDELAYCTRL.RST
			// wire CELL[0].OUT_HALF0_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[0].OUT_HALF0_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[0].OUT_HALF0_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[0].OUT_HALF0_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[0].OUT_HALF0_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[0].OUT_HALF0_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[0].OUT_HALF0_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[0].OUT_HALF0_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[0].OUT_HALF1_BEL[0]       IDELAYCTRL.DNPULSEOUT
			// wire CELL[0].OUT_HALF1_BEL[1]       IDELAYCTRL.UPPULSEOUT
			// wire CELL[0].OUT_HALF1_BEL[2]       IDELAYCTRL.OUTN65
			// wire CELL[0].OUT_HALF1_BEL[3]       IDELAYCTRL.OUTN1
			// wire CELL[0].OUT_HALF1_BEL[4]       IDELAYCTRL.RDY
			// wire CELL[0].OUT_HALF1_BEL[5]       DCI.DCIADDRESS0
			// wire CELL[0].OUT_HALF1_BEL[6]       DCI.DCIADDRESS1
			// wire CELL[0].OUT_HALF1_BEL[7]       DCI.DCIADDRESS2
			// wire CELL[1].IMUX_BYP[0]            DCI.TSTCLK
			// wire CELL[1].IMUX_BYP[2]            DCI.TSTRST
			// wire CELL[1].IMUX_BYP[4]            DCI.TSTHLP
			// wire CELL[1].IMUX_BYP[7]            DCI.TSTHLN
			// wire CELL[1].OUT_HALF0_BEL[3]       DCI.DCIDONE
			// wire CELL[1].OUT_HALF0_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[1].OUT_HALF0_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[1].OUT_HALF0_BEL[6]       DCI.DCISCLK
			// wire CELL[1].OUT_HALF0_BEL[7]       DCI.DCIDATA
			// wire CELL[1].OUT_HALF1_BEL[3]       DCI.DCIDONE
			// wire CELL[1].OUT_HALF1_BEL[4]       DCI.DCIREFIOUPDATE
			// wire CELL[1].OUT_HALF1_BEL[5]       DCI.DCIIOUPDATE
			// wire CELL[1].OUT_HALF1_BEL[6]       DCI.DCISCLK
			// wire CELL[1].OUT_HALF1_BEL[7]       DCI.DCIDATA
		}

		tile_class HCLK_DCM {
			bitrect MAIN: Vertical (30, rev 32);

			bel HCLK_DCM_HROW {
			}

			bel HCLK_DCM {
			}
		}

		tile_class HCLK_MGT {
			bitrect MAIN: Vertical (20, rev 32);
		}
	}

	tile_slot HCLK_CMT {
		bel_slot HCLK_CMT_HCLK: legacy;
		bel_slot HCLK_CMT_GIOB: legacy;
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E1[8] = DBL_E0[8];
			pass DBL_E1[9] = DBL_E0[9];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass DBL_E2[8] = DBL_E1[8];
			pass DBL_E2[9] = DBL_E1[9];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E1[8] = HEX_E0[8];
			pass HEX_E1[9] = HEX_E0[9];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E2[8] = HEX_E1[8];
			pass HEX_E2[9] = HEX_E1[9];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E3[8] = HEX_E2[8];
			pass HEX_E3[9] = HEX_E2[9];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E4[8] = HEX_E3[8];
			pass HEX_E4[9] = HEX_E3[9];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E5[8] = HEX_E4[8];
			pass HEX_E5[9] = HEX_E4[9];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass HEX_E6[8] = HEX_E5[8];
			pass HEX_E6[9] = HEX_E5[9];
			pass LH[0] = LH[1];
			pass LH[1] = LH[2];
			pass LH[2] = LH[3];
			pass LH[3] = LH[4];
			pass LH[4] = LH[5];
			pass LH[5] = LH[6];
			pass LH[6] = LH[7];
			pass LH[7] = LH[8];
			pass LH[8] = LH[9];
			pass LH[9] = LH[10];
			pass LH[10] = LH[11];
			pass LH[11] = LH[12];
		}

		connector_class TERM_W {
			reflect OMUX_E2 = OMUX[6];
			reflect OMUX_SE3 = OMUX_S5;
			reflect OMUX_E7 = OMUX[1];
			reflect OMUX_E8 = OMUX[14];
			reflect OMUX_NE12 = OMUX_N10;
			reflect OMUX_E13 = OMUX[9];
			reflect DBL_E1[0] = DBL_W0[0];
			reflect DBL_E1[1] = DBL_W0[1];
			reflect DBL_E1[2] = DBL_W0[2];
			reflect DBL_E1[3] = DBL_W0[3];
			reflect DBL_E1[4] = DBL_W0[4];
			reflect DBL_E1[5] = DBL_W0[5];
			reflect DBL_E1[6] = DBL_W0[6];
			reflect DBL_E1[7] = DBL_W0[7];
			reflect DBL_E1[8] = DBL_W0[8];
			reflect DBL_E1[9] = DBL_W0[9];
			reflect DBL_E2[0] = DBL_W1[0];
			reflect DBL_E2[1] = DBL_W1[1];
			reflect DBL_E2[2] = DBL_W1[2];
			reflect DBL_E2[3] = DBL_W1[3];
			reflect DBL_E2[4] = DBL_W1[4];
			reflect DBL_E2[5] = DBL_W1[5];
			reflect DBL_E2[6] = DBL_W1[6];
			reflect DBL_E2[7] = DBL_W1[7];
			reflect DBL_E2[8] = DBL_W1[8];
			reflect DBL_E2[9] = DBL_W1[9];
			reflect HEX_E1[0] = HEX_W0[0];
			reflect HEX_E1[1] = HEX_W0[1];
			reflect HEX_E1[2] = HEX_W0[2];
			reflect HEX_E1[3] = HEX_W0[3];
			reflect HEX_E1[4] = HEX_W0[4];
			reflect HEX_E1[5] = HEX_W0[5];
			reflect HEX_E1[6] = HEX_W0[6];
			reflect HEX_E1[7] = HEX_W0[7];
			reflect HEX_E1[8] = HEX_W0[8];
			reflect HEX_E1[9] = HEX_W0[9];
			reflect HEX_E2[0] = HEX_W1[0];
			reflect HEX_E2[1] = HEX_W1[1];
			reflect HEX_E2[2] = HEX_W1[2];
			reflect HEX_E2[3] = HEX_W1[3];
			reflect HEX_E2[4] = HEX_W1[4];
			reflect HEX_E2[5] = HEX_W1[5];
			reflect HEX_E2[6] = HEX_W1[6];
			reflect HEX_E2[7] = HEX_W1[7];
			reflect HEX_E2[8] = HEX_W1[8];
			reflect HEX_E2[9] = HEX_W1[9];
			reflect HEX_E3[0] = HEX_W2[0];
			reflect HEX_E3[1] = HEX_W2[1];
			reflect HEX_E3[2] = HEX_W2[2];
			reflect HEX_E3[3] = HEX_W2[3];
			reflect HEX_E3[4] = HEX_W2[4];
			reflect HEX_E3[5] = HEX_W2[5];
			reflect HEX_E3[6] = HEX_W2[6];
			reflect HEX_E3[7] = HEX_W2[7];
			reflect HEX_E3[8] = HEX_W2[8];
			reflect HEX_E3[9] = HEX_W2[9];
			reflect HEX_E4[0] = HEX_W3[0];
			reflect HEX_E4[1] = HEX_W3[1];
			reflect HEX_E4[2] = HEX_W3[2];
			reflect HEX_E4[3] = HEX_W3[3];
			reflect HEX_E4[4] = HEX_W3[4];
			reflect HEX_E4[5] = HEX_W3[5];
			reflect HEX_E4[6] = HEX_W3[6];
			reflect HEX_E4[7] = HEX_W3[7];
			reflect HEX_E4[8] = HEX_W3[8];
			reflect HEX_E4[9] = HEX_W3[9];
			reflect HEX_E5[0] = HEX_W4[0];
			reflect HEX_E5[1] = HEX_W4[1];
			reflect HEX_E5[2] = HEX_W4[2];
			reflect HEX_E5[3] = HEX_W4[3];
			reflect HEX_E5[4] = HEX_W4[4];
			reflect HEX_E5[5] = HEX_W4[5];
			reflect HEX_E5[6] = HEX_W4[6];
			reflect HEX_E5[7] = HEX_W4[7];
			reflect HEX_E5[8] = HEX_W4[8];
			reflect HEX_E5[9] = HEX_W4[9];
			reflect HEX_E6[0] = HEX_W5[0];
			reflect HEX_E6[1] = HEX_W5[1];
			reflect HEX_E6[2] = HEX_W5[2];
			reflect HEX_E6[3] = HEX_W5[3];
			reflect HEX_E6[4] = HEX_W5[4];
			reflect HEX_E6[5] = HEX_W5[5];
			reflect HEX_E6[6] = HEX_W5[6];
			reflect HEX_E6[7] = HEX_W5[7];
			reflect HEX_E6[8] = HEX_W5[8];
			reflect HEX_E6[9] = HEX_W5[9];
		}

		connector_class CLB_BUFFER_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E1[8] = DBL_E0[8];
			pass DBL_E1[9] = DBL_E0[9];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass DBL_E2[8] = DBL_E1[8];
			pass DBL_E2[9] = DBL_E1[9];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E1[8] = HEX_E0[8];
			pass HEX_E1[9] = HEX_E0[9];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E2[8] = HEX_E1[8];
			pass HEX_E2[9] = HEX_E1[9];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E3[8] = HEX_E2[8];
			pass HEX_E3[9] = HEX_E2[9];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E4[8] = HEX_E3[8];
			pass HEX_E4[9] = HEX_E3[9];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E5[8] = HEX_E4[8];
			pass HEX_E5[9] = HEX_E4[9];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass HEX_E6[8] = HEX_E5[8];
			pass HEX_E6[9] = HEX_E5[9];
			pass LH[0] = LH[1];
			pass LH[1] = LH[2];
			pass LH[2] = LH[3];
			pass LH[3] = LH[4];
			pass LH[4] = LH[5];
			pass LH[5] = LH[6];
			pass LH[6] = LH[7];
			pass LH[7] = LH[8];
			pass LH[8] = LH[9];
			pass LH[9] = LH[10];
			pass LH[10] = LH[11];
			pass LH[11] = LH[12];
		}

		connector_class PPC_W {
			reflect OMUX_E2 = OMUX[6];
			reflect OMUX_SE3 = OMUX_S5;
			reflect OMUX_E7 = OMUX[1];
			reflect OMUX_E8 = OMUX[14];
			reflect OMUX_NE12 = OMUX_N10;
			reflect OMUX_E13 = OMUX[9];
			reflect DBL_E1[0] = DBL_W0[0];
			reflect DBL_E1[1] = DBL_W0[1];
			reflect DBL_E1[2] = DBL_W0[2];
			reflect DBL_E1[3] = DBL_W0[3];
			reflect DBL_E1[4] = DBL_W0[4];
			reflect DBL_E1[5] = DBL_W0[5];
			reflect DBL_E1[6] = DBL_W0[6];
			reflect DBL_E1[7] = DBL_W0[7];
			reflect DBL_E1[8] = DBL_W0[8];
			reflect DBL_E1[9] = DBL_W0[9];
			reflect DBL_E2[0] = DBL_W1[0];
			reflect DBL_E2[1] = DBL_W1[1];
			reflect DBL_E2[2] = DBL_W1[2];
			reflect DBL_E2[3] = DBL_W1[3];
			reflect DBL_E2[4] = DBL_W1[4];
			reflect DBL_E2[5] = DBL_W1[5];
			reflect DBL_E2[6] = DBL_W1[6];
			reflect DBL_E2[7] = DBL_W1[7];
			reflect DBL_E2[8] = DBL_W1[8];
			reflect DBL_E2[9] = DBL_W1[9];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E1[8] = HEX_E0[8];
			pass HEX_E1[9] = HEX_E0[9];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E2[8] = HEX_E1[8];
			pass HEX_E2[9] = HEX_E1[9];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E3[8] = HEX_E2[8];
			pass HEX_E3[9] = HEX_E2[9];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E4[8] = HEX_E3[8];
			pass HEX_E4[9] = HEX_E3[9];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E5[8] = HEX_E4[8];
			pass HEX_E5[9] = HEX_E4[9];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass HEX_E6[8] = HEX_E5[8];
			pass HEX_E6[9] = HEX_E5[9];
			pass LH[0] = LH[1];
			pass LH[1] = LH[2];
			pass LH[2] = LH[3];
			pass LH[3] = LH[4];
			pass LH[4] = LH[5];
			pass LH[5] = LH[6];
			pass LH[6] = LH[7];
			pass LH[7] = LH[8];
			pass LH[8] = LH[9];
			pass LH[9] = LH[10];
			pass LH[10] = LH[11];
			pass LH[11] = LH[12];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W1[8] = DBL_W0[8];
			pass DBL_W1[9] = DBL_W0[9];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass DBL_W2[8] = DBL_W1[8];
			pass DBL_W2[9] = DBL_W1[9];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W1[8] = HEX_W0[8];
			pass HEX_W1[9] = HEX_W0[9];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W2[8] = HEX_W1[8];
			pass HEX_W2[9] = HEX_W1[9];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W3[8] = HEX_W2[8];
			pass HEX_W3[9] = HEX_W2[9];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W4[8] = HEX_W3[8];
			pass HEX_W4[9] = HEX_W3[9];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W5[8] = HEX_W4[8];
			pass HEX_W5[9] = HEX_W4[9];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
			pass HEX_W6[8] = HEX_W5[8];
			pass HEX_W6[9] = HEX_W5[9];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
			pass LH[24] = LH[23];
		}

		connector_class TERM_E {
			reflect OMUX_W1 = OMUX[7];
			reflect OMUX_SW5 = OMUX_S3;
			reflect OMUX_W6 = OMUX[2];
			reflect OMUX_W9 = OMUX[13];
			reflect OMUX_NW10 = OMUX_N12;
			reflect OMUX_W14 = OMUX[8];
			reflect DBL_W1[0] = DBL_E0[0];
			reflect DBL_W1[1] = DBL_E0[1];
			reflect DBL_W1[2] = DBL_E0[2];
			reflect DBL_W1[3] = DBL_E0[3];
			reflect DBL_W1[4] = DBL_E0[4];
			reflect DBL_W1[5] = DBL_E0[5];
			reflect DBL_W1[6] = DBL_E0[6];
			reflect DBL_W1[7] = DBL_E0[7];
			reflect DBL_W1[8] = DBL_E0[8];
			reflect DBL_W1[9] = DBL_E0[9];
			reflect DBL_W2[0] = DBL_E1[0];
			reflect DBL_W2[1] = DBL_E1[1];
			reflect DBL_W2[2] = DBL_E1[2];
			reflect DBL_W2[3] = DBL_E1[3];
			reflect DBL_W2[4] = DBL_E1[4];
			reflect DBL_W2[5] = DBL_E1[5];
			reflect DBL_W2[6] = DBL_E1[6];
			reflect DBL_W2[7] = DBL_E1[7];
			reflect DBL_W2[8] = DBL_E1[8];
			reflect DBL_W2[9] = DBL_E1[9];
			reflect HEX_W1[0] = HEX_E0[0];
			reflect HEX_W1[1] = HEX_E0[1];
			reflect HEX_W1[2] = HEX_E0[2];
			reflect HEX_W1[3] = HEX_E0[3];
			reflect HEX_W1[4] = HEX_E0[4];
			reflect HEX_W1[5] = HEX_E0[5];
			reflect HEX_W1[6] = HEX_E0[6];
			reflect HEX_W1[7] = HEX_E0[7];
			reflect HEX_W1[8] = HEX_E0[8];
			reflect HEX_W1[9] = HEX_E0[9];
			reflect HEX_W2[0] = HEX_E1[0];
			reflect HEX_W2[1] = HEX_E1[1];
			reflect HEX_W2[2] = HEX_E1[2];
			reflect HEX_W2[3] = HEX_E1[3];
			reflect HEX_W2[4] = HEX_E1[4];
			reflect HEX_W2[5] = HEX_E1[5];
			reflect HEX_W2[6] = HEX_E1[6];
			reflect HEX_W2[7] = HEX_E1[7];
			reflect HEX_W2[8] = HEX_E1[8];
			reflect HEX_W2[9] = HEX_E1[9];
			reflect HEX_W3[0] = HEX_E2[0];
			reflect HEX_W3[1] = HEX_E2[1];
			reflect HEX_W3[2] = HEX_E2[2];
			reflect HEX_W3[3] = HEX_E2[3];
			reflect HEX_W3[4] = HEX_E2[4];
			reflect HEX_W3[5] = HEX_E2[5];
			reflect HEX_W3[6] = HEX_E2[6];
			reflect HEX_W3[7] = HEX_E2[7];
			reflect HEX_W3[8] = HEX_E2[8];
			reflect HEX_W3[9] = HEX_E2[9];
			reflect HEX_W4[0] = HEX_E3[0];
			reflect HEX_W4[1] = HEX_E3[1];
			reflect HEX_W4[2] = HEX_E3[2];
			reflect HEX_W4[3] = HEX_E3[3];
			reflect HEX_W4[4] = HEX_E3[4];
			reflect HEX_W4[5] = HEX_E3[5];
			reflect HEX_W4[6] = HEX_E3[6];
			reflect HEX_W4[7] = HEX_E3[7];
			reflect HEX_W4[8] = HEX_E3[8];
			reflect HEX_W4[9] = HEX_E3[9];
			reflect HEX_W5[0] = HEX_E4[0];
			reflect HEX_W5[1] = HEX_E4[1];
			reflect HEX_W5[2] = HEX_E4[2];
			reflect HEX_W5[3] = HEX_E4[3];
			reflect HEX_W5[4] = HEX_E4[4];
			reflect HEX_W5[5] = HEX_E4[5];
			reflect HEX_W5[6] = HEX_E4[6];
			reflect HEX_W5[7] = HEX_E4[7];
			reflect HEX_W5[8] = HEX_E4[8];
			reflect HEX_W5[9] = HEX_E4[9];
			reflect HEX_W6[0] = HEX_E5[0];
			reflect HEX_W6[1] = HEX_E5[1];
			reflect HEX_W6[2] = HEX_E5[2];
			reflect HEX_W6[3] = HEX_E5[3];
			reflect HEX_W6[4] = HEX_E5[4];
			reflect HEX_W6[5] = HEX_E5[5];
			reflect HEX_W6[6] = HEX_E5[6];
			reflect HEX_W6[7] = HEX_E5[7];
			reflect HEX_W6[8] = HEX_E5[8];
			reflect HEX_W6[9] = HEX_E5[9];
		}

		connector_class CLB_BUFFER_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W1[8] = DBL_W0[8];
			pass DBL_W1[9] = DBL_W0[9];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass DBL_W2[8] = DBL_W1[8];
			pass DBL_W2[9] = DBL_W1[9];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W1[8] = HEX_W0[8];
			pass HEX_W1[9] = HEX_W0[9];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W2[8] = HEX_W1[8];
			pass HEX_W2[9] = HEX_W1[9];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W3[8] = HEX_W2[8];
			pass HEX_W3[9] = HEX_W2[9];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W4[8] = HEX_W3[8];
			pass HEX_W4[9] = HEX_W3[9];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W5[8] = HEX_W4[8];
			pass HEX_W5[9] = HEX_W4[9];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
			pass HEX_W6[8] = HEX_W5[8];
			pass HEX_W6[9] = HEX_W5[9];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
			pass LH[24] = LH[23];
		}

		connector_class PPC_E {
			reflect OMUX_W1 = OMUX[7];
			reflect OMUX_SW5 = OMUX_S3;
			reflect OMUX_W6 = OMUX[2];
			reflect OMUX_W9 = OMUX[13];
			reflect OMUX_NW10 = OMUX_N12;
			reflect OMUX_W14 = OMUX[8];
			reflect DBL_W1[0] = DBL_E0[0];
			reflect DBL_W1[1] = DBL_E0[1];
			reflect DBL_W1[2] = DBL_E0[2];
			reflect DBL_W1[3] = DBL_E0[3];
			reflect DBL_W1[4] = DBL_E0[4];
			reflect DBL_W1[5] = DBL_E0[5];
			reflect DBL_W1[6] = DBL_E0[6];
			reflect DBL_W1[7] = DBL_E0[7];
			reflect DBL_W1[8] = DBL_E0[8];
			reflect DBL_W1[9] = DBL_E0[9];
			reflect DBL_W2[0] = DBL_E1[0];
			reflect DBL_W2[1] = DBL_E1[1];
			reflect DBL_W2[2] = DBL_E1[2];
			reflect DBL_W2[3] = DBL_E1[3];
			reflect DBL_W2[4] = DBL_E1[4];
			reflect DBL_W2[5] = DBL_E1[5];
			reflect DBL_W2[6] = DBL_E1[6];
			reflect DBL_W2[7] = DBL_E1[7];
			reflect DBL_W2[8] = DBL_E1[8];
			reflect DBL_W2[9] = DBL_E1[9];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W1[8] = HEX_W0[8];
			pass HEX_W1[9] = HEX_W0[9];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W2[8] = HEX_W1[8];
			pass HEX_W2[9] = HEX_W1[9];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W3[8] = HEX_W2[8];
			pass HEX_W3[9] = HEX_W2[9];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W4[8] = HEX_W3[8];
			pass HEX_W4[9] = HEX_W3[9];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W5[8] = HEX_W4[8];
			pass HEX_W5[9] = HEX_W4[9];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
			pass HEX_W6[8] = HEX_W5[8];
			pass HEX_W6[9] = HEX_W5[9];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
			pass LH[24] = LH[23];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_N13 = OMUX[13];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_W2_N[8] = DBL_W2[8];
			pass DBL_W2_N[9] = DBL_W2[9];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N1[8] = DBL_N0[8];
			pass DBL_N1[9] = DBL_N0[9];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N2[8] = DBL_N1[8];
			pass DBL_N2[9] = DBL_N1[9];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass DBL_N3[8] = DBL_N2[8];
			pass DBL_N3[9] = DBL_N2[9];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_W6_N[8] = HEX_W6[8];
			pass HEX_W6_N[9] = HEX_W6[9];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N1[8] = HEX_N0[8];
			pass HEX_N1[9] = HEX_N0[9];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N2[8] = HEX_N1[8];
			pass HEX_N2[9] = HEX_N1[9];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N3[8] = HEX_N2[8];
			pass HEX_N3[9] = HEX_N2[9];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N4[8] = HEX_N3[8];
			pass HEX_N4[9] = HEX_N3[9];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N5[8] = HEX_N4[8];
			pass HEX_N5[9] = HEX_N4[9];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N6[8] = HEX_N5[8];
			pass HEX_N6[9] = HEX_N5[9];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass HEX_N7[8] = HEX_N6[8];
			pass HEX_N7[9] = HEX_N6[9];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
		}

		connector_class TERM_S {
			reflect OMUX_EN8 = OMUX_E7;
			reflect OMUX_N10 = OMUX[5];
			reflect OMUX_N11 = OMUX[4];
			reflect OMUX_N12 = OMUX[3];
			reflect OMUX_WN14 = OMUX_W1;
			reflect OMUX_N15 = OMUX[0];
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N1[8] = DBL_S0[8];
			reflect DBL_N1[9] = DBL_S0[9];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect DBL_N2[8] = DBL_S1[8];
			reflect DBL_N2[9] = DBL_S1[9];
			reflect HEX_N1[0] = HEX_S0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			reflect HEX_N1[2] = HEX_S0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			reflect HEX_N1[4] = HEX_S0[4];
			reflect HEX_N1[5] = HEX_S0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			reflect HEX_N1[7] = HEX_S0[7];
			reflect HEX_N1[8] = HEX_S0[8];
			reflect HEX_N1[9] = HEX_S0[9];
			reflect HEX_N2[0] = HEX_S1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			reflect HEX_N2[2] = HEX_S1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			reflect HEX_N2[4] = HEX_S1[4];
			reflect HEX_N2[5] = HEX_S1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			reflect HEX_N2[7] = HEX_S1[7];
			reflect HEX_N2[8] = HEX_S1[8];
			reflect HEX_N2[9] = HEX_S1[9];
			reflect HEX_N3[0] = HEX_S2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			reflect HEX_N3[2] = HEX_S2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			reflect HEX_N3[4] = HEX_S2[4];
			reflect HEX_N3[5] = HEX_S2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			reflect HEX_N3[7] = HEX_S2[7];
			reflect HEX_N3[8] = HEX_S2[8];
			reflect HEX_N3[9] = HEX_S2[9];
			reflect HEX_N4[0] = HEX_S3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			reflect HEX_N4[2] = HEX_S3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			reflect HEX_N4[4] = HEX_S3[4];
			reflect HEX_N4[5] = HEX_S3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			reflect HEX_N4[7] = HEX_S3[7];
			reflect HEX_N4[8] = HEX_S3[8];
			reflect HEX_N4[9] = HEX_S3[9];
			reflect HEX_N5[0] = HEX_S4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			reflect HEX_N5[2] = HEX_S4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			reflect HEX_N5[4] = HEX_S4[4];
			reflect HEX_N5[5] = HEX_S4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			reflect HEX_N5[7] = HEX_S4[7];
			reflect HEX_N5[8] = HEX_S4[8];
			reflect HEX_N5[9] = HEX_S4[9];
			reflect HEX_N6[0] = HEX_S5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			reflect HEX_N6[2] = HEX_S5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			reflect HEX_N6[4] = HEX_S5[4];
			reflect HEX_N6[5] = HEX_S5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			reflect HEX_N6[7] = HEX_S5[7];
			reflect HEX_N6[8] = HEX_S5[8];
			reflect HEX_N6[9] = HEX_S5[9];
		}

		connector_class BRKH_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_N13 = OMUX[13];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[8] = DBL_W2[8];
			pass DBL_W2_N[9] = DBL_W2[9];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N1[8] = DBL_N0[8];
			pass DBL_N1[9] = DBL_N0[9];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N2[8] = DBL_N1[8];
			pass DBL_N2[9] = DBL_N1[9];
			pass DBL_N3[8] = DBL_N2[8];
			pass DBL_N3[9] = DBL_N2[9];
			pass HEX_W6_N[8] = HEX_W6[8];
			pass HEX_W6_N[9] = HEX_W6[9];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N1[8] = HEX_N0[8];
			pass HEX_N1[9] = HEX_N0[9];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N2[8] = HEX_N1[8];
			pass HEX_N2[9] = HEX_N1[9];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N3[8] = HEX_N2[8];
			pass HEX_N3[9] = HEX_N2[9];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N4[8] = HEX_N3[8];
			pass HEX_N4[9] = HEX_N3[9];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N5[8] = HEX_N4[8];
			pass HEX_N5[9] = HEX_N4[9];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N6[8] = HEX_N5[8];
			pass HEX_N6[9] = HEX_N5[9];
			pass HEX_N7[8] = HEX_N6[8];
			pass HEX_N7[9] = HEX_N6[9];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
		}

		connector_class PPC_A_S {
			reflect OMUX_EN8 = OMUX_E7;
			reflect OMUX_N10 = OMUX[5];
			reflect OMUX_N11 = OMUX[4];
			reflect OMUX_N12 = OMUX[3];
			reflect OMUX_WN14 = OMUX_W1;
			reflect OMUX_N15 = OMUX[0];
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N1[8] = DBL_S0[8];
			reflect DBL_N1[9] = DBL_S0[9];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect DBL_N2[8] = DBL_S1[8];
			reflect DBL_N2[9] = DBL_S1[9];
			pass HEX_N1[0] = HEX_N0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			pass HEX_N1[2] = HEX_N0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			pass HEX_N1[7] = HEX_N0[7];
			reflect HEX_N1[8] = HEX_S0[8];
			pass HEX_N1[9] = HEX_N0[9];
			pass HEX_N2[0] = HEX_N1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			pass HEX_N2[2] = HEX_N1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			pass HEX_N2[7] = HEX_N1[7];
			reflect HEX_N2[8] = HEX_S1[8];
			pass HEX_N2[9] = HEX_N1[9];
			pass HEX_N3[0] = HEX_N2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			pass HEX_N3[2] = HEX_N2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			pass HEX_N3[7] = HEX_N2[7];
			reflect HEX_N3[8] = HEX_S2[8];
			pass HEX_N3[9] = HEX_N2[9];
			pass HEX_N4[0] = HEX_N3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			pass HEX_N4[2] = HEX_N3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			pass HEX_N4[7] = HEX_N3[7];
			reflect HEX_N4[8] = HEX_S3[8];
			pass HEX_N4[9] = HEX_N3[9];
			pass HEX_N5[0] = HEX_N4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			pass HEX_N5[2] = HEX_N4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			pass HEX_N5[7] = HEX_N4[7];
			reflect HEX_N5[8] = HEX_S4[8];
			pass HEX_N5[9] = HEX_N4[9];
			pass HEX_N6[0] = HEX_N5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			pass HEX_N6[2] = HEX_N5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			pass HEX_N6[7] = HEX_N5[7];
			reflect HEX_N6[8] = HEX_S5[8];
			pass HEX_N6[9] = HEX_N5[9];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
		}

		connector_class PPC_B_S {
			reflect DBL_N1[0] = DBL_S0[0];
			reflect DBL_N1[1] = DBL_S0[1];
			reflect DBL_N1[2] = DBL_S0[2];
			reflect DBL_N1[3] = DBL_S0[3];
			reflect DBL_N1[4] = DBL_S0[4];
			reflect DBL_N1[5] = DBL_S0[5];
			reflect DBL_N1[6] = DBL_S0[6];
			reflect DBL_N1[7] = DBL_S0[7];
			reflect DBL_N1[8] = DBL_S0[8];
			reflect DBL_N1[9] = DBL_S0[9];
			reflect DBL_N2[0] = DBL_S1[0];
			reflect DBL_N2[1] = DBL_S1[1];
			reflect DBL_N2[2] = DBL_S1[2];
			reflect DBL_N2[3] = DBL_S1[3];
			reflect DBL_N2[4] = DBL_S1[4];
			reflect DBL_N2[5] = DBL_S1[5];
			reflect DBL_N2[6] = DBL_S1[6];
			reflect DBL_N2[7] = DBL_S1[7];
			reflect DBL_N2[8] = DBL_S1[8];
			reflect DBL_N2[9] = DBL_S1[9];
			pass HEX_N1[0] = HEX_N0[0];
			reflect HEX_N1[1] = HEX_S0[1];
			pass HEX_N1[2] = HEX_N0[2];
			reflect HEX_N1[3] = HEX_S0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			reflect HEX_N1[6] = HEX_S0[6];
			pass HEX_N1[7] = HEX_N0[7];
			reflect HEX_N1[8] = HEX_S0[8];
			pass HEX_N1[9] = HEX_N0[9];
			pass HEX_N2[0] = HEX_N1[0];
			reflect HEX_N2[1] = HEX_S1[1];
			pass HEX_N2[2] = HEX_N1[2];
			reflect HEX_N2[3] = HEX_S1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			reflect HEX_N2[6] = HEX_S1[6];
			pass HEX_N2[7] = HEX_N1[7];
			reflect HEX_N2[8] = HEX_S1[8];
			pass HEX_N2[9] = HEX_N1[9];
			pass HEX_N3[0] = HEX_N2[0];
			reflect HEX_N3[1] = HEX_S2[1];
			pass HEX_N3[2] = HEX_N2[2];
			reflect HEX_N3[3] = HEX_S2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			reflect HEX_N3[6] = HEX_S2[6];
			pass HEX_N3[7] = HEX_N2[7];
			reflect HEX_N3[8] = HEX_S2[8];
			pass HEX_N3[9] = HEX_N2[9];
			pass HEX_N4[0] = HEX_N3[0];
			reflect HEX_N4[1] = HEX_S3[1];
			pass HEX_N4[2] = HEX_N3[2];
			reflect HEX_N4[3] = HEX_S3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			reflect HEX_N4[6] = HEX_S3[6];
			pass HEX_N4[7] = HEX_N3[7];
			reflect HEX_N4[8] = HEX_S3[8];
			pass HEX_N4[9] = HEX_N3[9];
			pass HEX_N5[0] = HEX_N4[0];
			reflect HEX_N5[1] = HEX_S4[1];
			pass HEX_N5[2] = HEX_N4[2];
			reflect HEX_N5[3] = HEX_S4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			reflect HEX_N5[6] = HEX_S4[6];
			pass HEX_N5[7] = HEX_N4[7];
			reflect HEX_N5[8] = HEX_S4[8];
			pass HEX_N5[9] = HEX_N4[9];
			pass HEX_N6[0] = HEX_N5[0];
			reflect HEX_N6[1] = HEX_S5[1];
			pass HEX_N6[2] = HEX_N5[2];
			reflect HEX_N6[3] = HEX_S5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			reflect HEX_N6[6] = HEX_S5[6];
			pass HEX_N6[7] = HEX_N5[7];
			reflect HEX_N6[8] = HEX_S5[8];
			pass HEX_N6[9] = HEX_N5[9];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_S0_ALT = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_E2_S[2] = DBL_E2[2];
			pass DBL_E2_S[3] = DBL_E2[3];
			pass DBL_E2_S[4] = DBL_E2[4];
			pass DBL_E2_S[5] = DBL_E2[5];
			pass DBL_E2_S[6] = DBL_E2[6];
			pass DBL_E2_S[7] = DBL_E2[7];
			pass DBL_E2_S[8] = DBL_E2[8];
			pass DBL_E2_S[9] = DBL_E2[9];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S1[8] = DBL_S0[8];
			pass DBL_S1[9] = DBL_S0[9];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S2[8] = DBL_S1[8];
			pass DBL_S2[9] = DBL_S1[9];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass DBL_S3[2] = DBL_S2[2];
			pass DBL_S3[3] = DBL_S2[3];
			pass DBL_S3[4] = DBL_S2[4];
			pass DBL_S3[5] = DBL_S2[5];
			pass DBL_S3[6] = DBL_S2[6];
			pass DBL_S3[7] = DBL_S2[7];
			pass DBL_S3[8] = DBL_S2[8];
			pass DBL_S3[9] = DBL_S2[9];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_E6_S[2] = HEX_E6[2];
			pass HEX_E6_S[3] = HEX_E6[3];
			pass HEX_E6_S[4] = HEX_E6[4];
			pass HEX_E6_S[5] = HEX_E6[5];
			pass HEX_E6_S[6] = HEX_E6[6];
			pass HEX_E6_S[7] = HEX_E6[7];
			pass HEX_E6_S[8] = HEX_E6[8];
			pass HEX_E6_S[9] = HEX_E6[9];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S1[8] = HEX_S0[8];
			pass HEX_S1[9] = HEX_S0[9];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S2[8] = HEX_S1[8];
			pass HEX_S2[9] = HEX_S1[9];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S3[8] = HEX_S2[8];
			pass HEX_S3[9] = HEX_S2[9];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S4[8] = HEX_S3[8];
			pass HEX_S4[9] = HEX_S3[9];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S5[8] = HEX_S4[8];
			pass HEX_S5[9] = HEX_S4[9];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S6[8] = HEX_S5[8];
			pass HEX_S6[9] = HEX_S5[9];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
			pass HEX_S7[2] = HEX_S6[2];
			pass HEX_S7[3] = HEX_S6[3];
			pass HEX_S7[4] = HEX_S6[4];
			pass HEX_S7[5] = HEX_S6[5];
			pass HEX_S7[6] = HEX_S6[6];
			pass HEX_S7[7] = HEX_S6[7];
			pass HEX_S7[8] = HEX_S6[8];
			pass HEX_S7[9] = HEX_S6[9];
			pass LV[13] = LV[12];
			pass LV[14] = LV[13];
			pass LV[15] = LV[14];
			pass LV[16] = LV[15];
			pass LV[17] = LV[16];
			pass LV[18] = LV[17];
			pass LV[19] = LV[18];
			pass LV[20] = LV[19];
			pass LV[21] = LV[20];
			pass LV[22] = LV[21];
			pass LV[23] = LV[22];
			pass LV[24] = LV[23];
		}

		connector_class TERM_N {
			reflect OMUX_S0 = OMUX[15];
			reflect OMUX_WS1 = OMUX_W14;
			reflect OMUX_S3 = OMUX[12];
			reflect OMUX_S4 = OMUX[11];
			reflect OMUX_S5 = OMUX[10];
			reflect OMUX_ES7 = OMUX_E8;
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S1[8] = DBL_N0[8];
			reflect DBL_S1[9] = DBL_N0[9];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect DBL_S2[8] = DBL_N1[8];
			reflect DBL_S2[9] = DBL_N1[9];
			reflect HEX_S1[0] = HEX_N0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			reflect HEX_S1[2] = HEX_N0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			reflect HEX_S1[4] = HEX_N0[4];
			reflect HEX_S1[5] = HEX_N0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			reflect HEX_S1[7] = HEX_N0[7];
			reflect HEX_S1[8] = HEX_N0[8];
			reflect HEX_S1[9] = HEX_N0[9];
			reflect HEX_S2[0] = HEX_N1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			reflect HEX_S2[2] = HEX_N1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			reflect HEX_S2[4] = HEX_N1[4];
			reflect HEX_S2[5] = HEX_N1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			reflect HEX_S2[7] = HEX_N1[7];
			reflect HEX_S2[8] = HEX_N1[8];
			reflect HEX_S2[9] = HEX_N1[9];
			reflect HEX_S3[0] = HEX_N2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			reflect HEX_S3[2] = HEX_N2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			reflect HEX_S3[4] = HEX_N2[4];
			reflect HEX_S3[5] = HEX_N2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			reflect HEX_S3[7] = HEX_N2[7];
			reflect HEX_S3[8] = HEX_N2[8];
			reflect HEX_S3[9] = HEX_N2[9];
			reflect HEX_S4[0] = HEX_N3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			reflect HEX_S4[2] = HEX_N3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			reflect HEX_S4[4] = HEX_N3[4];
			reflect HEX_S4[5] = HEX_N3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			reflect HEX_S4[7] = HEX_N3[7];
			reflect HEX_S4[8] = HEX_N3[8];
			reflect HEX_S4[9] = HEX_N3[9];
			reflect HEX_S5[0] = HEX_N4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			reflect HEX_S5[2] = HEX_N4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			reflect HEX_S5[4] = HEX_N4[4];
			reflect HEX_S5[5] = HEX_N4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			reflect HEX_S5[7] = HEX_N4[7];
			reflect HEX_S5[8] = HEX_N4[8];
			reflect HEX_S5[9] = HEX_N4[9];
			reflect HEX_S6[0] = HEX_N5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			reflect HEX_S6[2] = HEX_N5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			reflect HEX_S6[4] = HEX_N5[4];
			reflect HEX_S6[5] = HEX_N5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			reflect HEX_S6[7] = HEX_N5[7];
			reflect HEX_S6[8] = HEX_N5[8];
			reflect HEX_S6[9] = HEX_N5[9];
		}

		connector_class BRKH_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S1[8] = DBL_S0[8];
			pass DBL_S1[9] = DBL_S0[9];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S2[8] = DBL_S1[8];
			pass DBL_S2[9] = DBL_S1[9];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S1[8] = HEX_S0[8];
			pass HEX_S1[9] = HEX_S0[9];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S2[8] = HEX_S1[8];
			pass HEX_S2[9] = HEX_S1[9];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S3[8] = HEX_S2[8];
			pass HEX_S3[9] = HEX_S2[9];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S4[8] = HEX_S3[8];
			pass HEX_S4[9] = HEX_S3[9];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S5[8] = HEX_S4[8];
			pass HEX_S5[9] = HEX_S4[9];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S6[8] = HEX_S5[8];
			pass HEX_S6[9] = HEX_S5[9];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
			pass LV[13] = LV[12];
			pass LV[14] = LV[13];
			pass LV[15] = LV[14];
			pass LV[16] = LV[15];
			pass LV[17] = LV[16];
			pass LV[18] = LV[17];
			pass LV[19] = LV[18];
			pass LV[20] = LV[19];
			pass LV[21] = LV[20];
			pass LV[22] = LV[21];
			pass LV[23] = LV[22];
			pass LV[24] = LV[23];
		}

		connector_class PPC_A_N {
			reflect OMUX_S0 = OMUX[15];
			reflect OMUX_WS1 = OMUX_W14;
			reflect OMUX_S3 = OMUX[12];
			reflect OMUX_S4 = OMUX[11];
			reflect OMUX_S5 = OMUX[10];
			reflect OMUX_ES7 = OMUX_E8;
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S1[8] = DBL_N0[8];
			reflect DBL_S1[9] = DBL_N0[9];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect DBL_S2[8] = DBL_N1[8];
			reflect DBL_S2[9] = DBL_N1[9];
			pass HEX_S1[0] = HEX_S0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			pass HEX_S1[2] = HEX_S0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			pass HEX_S1[7] = HEX_S0[7];
			reflect HEX_S1[8] = HEX_N0[8];
			pass HEX_S1[9] = HEX_S0[9];
			pass HEX_S2[0] = HEX_S1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			pass HEX_S2[2] = HEX_S1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			pass HEX_S2[7] = HEX_S1[7];
			reflect HEX_S2[8] = HEX_N1[8];
			pass HEX_S2[9] = HEX_S1[9];
			pass HEX_S3[0] = HEX_S2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			pass HEX_S3[2] = HEX_S2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			pass HEX_S3[7] = HEX_S2[7];
			reflect HEX_S3[8] = HEX_N2[8];
			pass HEX_S3[9] = HEX_S2[9];
			pass HEX_S4[0] = HEX_S3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			pass HEX_S4[2] = HEX_S3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			pass HEX_S4[7] = HEX_S3[7];
			reflect HEX_S4[8] = HEX_N3[8];
			pass HEX_S4[9] = HEX_S3[9];
			pass HEX_S5[0] = HEX_S4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			pass HEX_S5[2] = HEX_S4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			pass HEX_S5[7] = HEX_S4[7];
			reflect HEX_S5[8] = HEX_N4[8];
			pass HEX_S5[9] = HEX_S4[9];
			pass HEX_S6[0] = HEX_S5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			pass HEX_S6[2] = HEX_S5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			pass HEX_S6[7] = HEX_S5[7];
			reflect HEX_S6[8] = HEX_N5[8];
			pass HEX_S6[9] = HEX_S5[9];
			pass LV[13] = LV[12];
			pass LV[14] = LV[13];
			pass LV[15] = LV[14];
			pass LV[16] = LV[15];
			pass LV[17] = LV[16];
			pass LV[18] = LV[17];
			pass LV[19] = LV[18];
			pass LV[20] = LV[19];
			pass LV[21] = LV[20];
			pass LV[22] = LV[21];
			pass LV[23] = LV[22];
			pass LV[24] = LV[23];
		}

		connector_class PPC_B_N {
			reflect DBL_S1[0] = DBL_N0[0];
			reflect DBL_S1[1] = DBL_N0[1];
			reflect DBL_S1[2] = DBL_N0[2];
			reflect DBL_S1[3] = DBL_N0[3];
			reflect DBL_S1[4] = DBL_N0[4];
			reflect DBL_S1[5] = DBL_N0[5];
			reflect DBL_S1[6] = DBL_N0[6];
			reflect DBL_S1[7] = DBL_N0[7];
			reflect DBL_S1[8] = DBL_N0[8];
			reflect DBL_S1[9] = DBL_N0[9];
			reflect DBL_S2[0] = DBL_N1[0];
			reflect DBL_S2[1] = DBL_N1[1];
			reflect DBL_S2[2] = DBL_N1[2];
			reflect DBL_S2[3] = DBL_N1[3];
			reflect DBL_S2[4] = DBL_N1[4];
			reflect DBL_S2[5] = DBL_N1[5];
			reflect DBL_S2[6] = DBL_N1[6];
			reflect DBL_S2[7] = DBL_N1[7];
			reflect DBL_S2[8] = DBL_N1[8];
			reflect DBL_S2[9] = DBL_N1[9];
			pass HEX_S1[0] = HEX_S0[0];
			reflect HEX_S1[1] = HEX_N0[1];
			pass HEX_S1[2] = HEX_S0[2];
			reflect HEX_S1[3] = HEX_N0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			reflect HEX_S1[6] = HEX_N0[6];
			pass HEX_S1[7] = HEX_S0[7];
			reflect HEX_S1[8] = HEX_N0[8];
			pass HEX_S1[9] = HEX_S0[9];
			pass HEX_S2[0] = HEX_S1[0];
			reflect HEX_S2[1] = HEX_N1[1];
			pass HEX_S2[2] = HEX_S1[2];
			reflect HEX_S2[3] = HEX_N1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			reflect HEX_S2[6] = HEX_N1[6];
			pass HEX_S2[7] = HEX_S1[7];
			reflect HEX_S2[8] = HEX_N1[8];
			pass HEX_S2[9] = HEX_S1[9];
			pass HEX_S3[0] = HEX_S2[0];
			reflect HEX_S3[1] = HEX_N2[1];
			pass HEX_S3[2] = HEX_S2[2];
			reflect HEX_S3[3] = HEX_N2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			reflect HEX_S3[6] = HEX_N2[6];
			pass HEX_S3[7] = HEX_S2[7];
			reflect HEX_S3[8] = HEX_N2[8];
			pass HEX_S3[9] = HEX_S2[9];
			pass HEX_S4[0] = HEX_S3[0];
			reflect HEX_S4[1] = HEX_N3[1];
			pass HEX_S4[2] = HEX_S3[2];
			reflect HEX_S4[3] = HEX_N3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			reflect HEX_S4[6] = HEX_N3[6];
			pass HEX_S4[7] = HEX_S3[7];
			reflect HEX_S4[8] = HEX_N3[8];
			pass HEX_S4[9] = HEX_S3[9];
			pass HEX_S5[0] = HEX_S4[0];
			reflect HEX_S5[1] = HEX_N4[1];
			pass HEX_S5[2] = HEX_S4[2];
			reflect HEX_S5[3] = HEX_N4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			reflect HEX_S5[6] = HEX_N4[6];
			pass HEX_S5[7] = HEX_S4[7];
			reflect HEX_S5[8] = HEX_N4[8];
			pass HEX_S5[9] = HEX_S4[9];
			pass HEX_S6[0] = HEX_S5[0];
			reflect HEX_S6[1] = HEX_N5[1];
			pass HEX_S6[2] = HEX_S5[2];
			reflect HEX_S6[3] = HEX_N5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			reflect HEX_S6[6] = HEX_N5[6];
			pass HEX_S6[7] = HEX_S5[7];
			reflect HEX_S6[8] = HEX_N5[8];
			pass HEX_S6[9] = HEX_S5[9];
			pass LV[13] = LV[12];
			pass LV[14] = LV[13];
			pass LV[15] = LV[14];
			pass LV[16] = LV[15];
			pass LV[17] = LV[16];
			pass LV[18] = LV[17];
			pass LV[19] = LV[18];
			pass LV[20] = LV[19];
			pass LV[21] = LV[20];
			pass LV[22] = LV[21];
			pass LV[23] = LV[22];
			pass LV[24] = LV[23];
		}
	}
}


bstile CCM {
	CCM:ENABLE.GIOB0: R0.F21.B29 inv 0
	CCM:ENABLE.GIOB1: R0.F21.B30 inv 0
	CCM:ENABLE.GIOB10: R0.F21.B39 inv 0
	CCM:ENABLE.GIOB11: R0.F21.B40 inv 0
	CCM:ENABLE.GIOB12: R0.F21.B41 inv 0
	CCM:ENABLE.GIOB13: R0.F21.B42 inv 0
	CCM:ENABLE.GIOB14: R0.F21.B43 inv 0
	CCM:ENABLE.GIOB15: R0.F21.B44 inv 0
	CCM:ENABLE.GIOB2: R0.F21.B31 inv 0
	CCM:ENABLE.GIOB3: R0.F21.B32 inv 0
	CCM:ENABLE.GIOB4: R0.F21.B33 inv 0
	CCM:ENABLE.GIOB5: R0.F21.B34 inv 0
	CCM:ENABLE.GIOB6: R0.F21.B35 inv 0
	CCM:ENABLE.GIOB7: R0.F21.B36 inv 0
	CCM:ENABLE.GIOB8: R0.F21.B37 inv 0
	CCM:ENABLE.GIOB9: R0.F21.B38 inv 0
	CCM:ENABLE.HCLK0: R0.F21.B45 inv 0
	CCM:ENABLE.HCLK1: R0.F21.B46 inv 0
	CCM:ENABLE.HCLK2: R0.F21.B47 inv 0
	CCM:ENABLE.HCLK3: R0.F21.B48 inv 0
	CCM:ENABLE.HCLK4: R0.F21.B49 inv 0
	CCM:ENABLE.HCLK5: R0.F21.B50 inv 0
	CCM:ENABLE.HCLK6: R0.F21.B51 inv 0
	CCM:ENABLE.HCLK7: R0.F21.B52 inv 0
	CCM:ENABLE.MGT0: R0.F21.B53 inv 0
	CCM:ENABLE.MGT1: R0.F21.B54 inv 0
	CCM:ENABLE.MGT2: R0.F21.B55 inv 0
	CCM:ENABLE.MGT3: R0.F21.B56 inv 0
	CCM:MUX.TO_BUFG0: R0.F20.B25 R0.F20.B24 R0.F20.B23 R0.F20.B22 R0.F20.B18 R0.F20.B16 R0.F20.B17 R0.F20.B20 R0.F20.B19 R0.F20.B21
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG1: R0.F20.B35 R0.F20.B34 R0.F20.B33 R0.F20.B32 R0.F20.B28 R0.F20.B26 R0.F20.B27 R0.F20.B30 R0.F20.B29 R0.F20.B31
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG10: R2.F20.B29 R2.F20.B28 R2.F20.B27 R2.F20.B26 R2.F20.B22 R2.F20.B20 R2.F20.B21 R2.F20.B24 R2.F20.B23 R2.F20.B25
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG11: R2.F20.B39 R2.F20.B38 R2.F20.B37 R2.F20.B36 R2.F20.B32 R2.F20.B30 R2.F20.B31 R2.F20.B34 R2.F20.B33 R2.F20.B35
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG2: R0.F20.B45 R0.F20.B44 R0.F20.B43 R0.F20.B42 R0.F20.B38 R0.F20.B36 R0.F20.B37 R0.F20.B40 R0.F20.B39 R0.F20.B41
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG3: R0.F20.B55 R0.F20.B54 R0.F20.B53 R0.F20.B52 R0.F20.B48 R0.F20.B46 R0.F20.B47 R0.F20.B50 R0.F20.B49 R0.F20.B51
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG4: R1.F20.B9 R1.F20.B8 R1.F20.B7 R1.F20.B6 R1.F20.B2 R1.F20.B0 R1.F20.B1 R1.F20.B4 R1.F20.B3 R1.F20.B5
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG5: R1.F20.B19 R1.F20.B18 R1.F20.B17 R1.F20.B16 R1.F20.B12 R1.F20.B10 R1.F20.B11 R1.F20.B14 R1.F20.B13 R1.F20.B15
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG6: R1.F20.B29 R1.F20.B28 R1.F20.B27 R1.F20.B26 R1.F20.B22 R1.F20.B20 R1.F20.B21 R1.F20.B24 R1.F20.B23 R1.F20.B25
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG7: R1.F20.B39 R1.F20.B38 R1.F20.B37 R1.F20.B36 R1.F20.B32 R1.F20.B30 R1.F20.B31 R1.F20.B34 R1.F20.B33 R1.F20.B35
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG8: R2.F20.B9 R2.F20.B8 R2.F20.B7 R2.F20.B6 R2.F20.B2 R2.F20.B0 R2.F20.B1 R2.F20.B4 R2.F20.B3 R2.F20.B5
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:MUX.TO_BUFG9: R2.F20.B19 R2.F20.B18 R2.F20.B17 R2.F20.B16 R2.F20.B12 R2.F20.B10 R2.F20.B11 R2.F20.B14 R2.F20.B13 R2.F20.B15
		1000001000: CKINT
		0001000100: DPM_OSCOUT1
		0001000010: DPM_OSCOUT2
		0001010000: DPM_REFCLKOUT
		0001000001: PMCD0_CLKA1
		0010000010: PMCD0_CLKA1D2
		0010000100: PMCD0_CLKA1D4
		0100001000: PMCD0_CLKA1D8
		0010010000: PMCD0_CLKB1
		0010001000: PMCD0_CLKC1
		0010100000: PMCD0_CLKD1
		0100000010: PMCD1_CLKA1
		0100000100: PMCD1_CLKA1D2
		0100000001: PMCD1_CLKA1D4
		1000010000: PMCD1_CLKA1D8
		0100100000: PMCD1_CLKB1
		0010000001: PMCD1_CLKC1
		0100010000: PMCD1_CLKD1
	CCM:VREG_ENABLE: R3.F20.B28 inv 0
	DPM:INV.ENOSC0: R0.F18.B18 inv 1
	DPM:INV.ENOSC1: R0.F18.B57 inv 1
	DPM:INV.ENOSC2: R0.F18.B22 inv 1
	DPM:INV.FREEZE: R0.F18.B58 inv 1
	DPM:INV.HFSEL0: R1.F18.B58 inv 1
	DPM:INV.HFSEL1: R1.F18.B18 inv 1
	DPM:INV.HFSEL2: R1.F18.B57 inv 1
	DPM:INV.OUTSEL0: R0.F18.B61 inv 1
	DPM:INV.OUTSEL1: R0.F18.B21 inv 1
	DPM:INV.OUTSEL2: R0.F18.B60 inv 1
	DPM:INV.SELSKEW: R1.F18.B22 inv 1
	DPM:MUX.REFCLK: R0.F21.B28 R0.F21.B23 R0.F21.B22 R0.F21.B21 R0.F21.B20 R0.F21.B19 R0.F21.B18 R0.F21.B17 R0.F21.B16 R0.F21.B26 R0.F21.B25 R0.F21.B24 R0.F21.B27
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTA0
		0000010010000: CKINTA1
		0000000000000: CKINTA2
		0000000110000: CKINTA3
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	DPM:MUX.TESTCLK1: R1.F21.B25 R1.F21.B20 R1.F21.B19 R1.F21.B18 R1.F21.B17 R1.F21.B16 R1.F21.B15 R1.F21.B14 R1.F21.B13 R1.F21.B23 R1.F21.B22 R1.F21.B21 R1.F21.B24
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTB0
		0000010010000: CKINTB1
		0000000000000: CKINTB2
		0000000110000: CKINTB3
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	DPM:MUX.TESTCLK2: R1.F21.B12 R1.F21.B7 R1.F21.B6 R1.F21.B5 R1.F21.B4 R1.F21.B3 R1.F21.B2 R1.F21.B1 R1.F21.B0 R1.F21.B10 R1.F21.B9 R1.F21.B8 R1.F21.B11
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTB0
		0000010010000: CKINTB1
		0000000000000: CKINTB2
		0000000110000: CKINTB3
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[0]:CLKA_ENABLE: R3.F20.B3 R3.F20.B2 R3.F20.B1 R3.F20.B0 inv 0000
	PMCD[0]:CLKB_ENABLE: R3.F20.B4 inv 0
	PMCD[0]:CLKC_ENABLE: R3.F20.B5 inv 0
	PMCD[0]:CLKD_ENABLE: R3.F20.B6 inv 0
	PMCD[0]:EN_REL: R3.F20.B7 inv 0
	PMCD[0]:INV.REL: R0.F18.B19 inv 1
	PMCD[0]:MUX.CLKA: R2.F21.B12 R2.F21.B7 R2.F21.B6 R2.F21.B5 R2.F21.B4 R2.F21.B3 R2.F21.B2 R2.F21.B1 R2.F21.B0 R2.F21.B10 R2.F21.B9 R2.F21.B8 R2.F21.B11
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTA0
		0000010010000: CKINTA1
		0000000000000: CKINTA2
		0000000110000: CKINTA3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[0]:MUX.CLKB: R2.F21.B25 R2.F21.B20 R2.F21.B19 R2.F21.B18 R2.F21.B17 R2.F21.B16 R2.F21.B15 R2.F21.B14 R2.F21.B13 R2.F21.B23 R2.F21.B22 R2.F21.B21 R2.F21.B24
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTA0
		0000010010000: CKINTA1
		0000000000000: CKINTA2
		0000000110000: CKINTA3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[0]:MUX.CLKC: R2.F21.B38 R2.F21.B33 R2.F21.B32 R2.F21.B31 R2.F21.B30 R2.F21.B29 R2.F21.B28 R2.F21.B27 R2.F21.B26 R2.F21.B36 R2.F21.B35 R2.F21.B34 R2.F21.B37
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTB0
		0000010010000: CKINTB1
		0000000000000: CKINTB2
		0000000110000: CKINTB3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[0]:MUX.CLKD: R2.F21.B51 R2.F21.B46 R2.F21.B45 R2.F21.B44 R2.F21.B43 R2.F21.B42 R2.F21.B41 R2.F21.B40 R2.F21.B39 R2.F21.B49 R2.F21.B48 R2.F21.B47 R2.F21.B50
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTB0
		0000010010000: CKINTB1
		0000000000000: CKINTB2
		0000000110000: CKINTB3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[0]:MUX.REL: R3.F20.B20 R1.F21.B38 R1.F21.B33 R1.F21.B32 R1.F21.B31 R1.F21.B30 R1.F21.B29 R1.F21.B28 R1.F21.B27 R1.F21.B26 R1.F21.B36 R1.F21.B35 R1.F21.B34 R1.F21.B37
		01000000000011: BUSIN0
		01000000000101: BUSIN1
		01000010010101: BUSIN10
		01000010011001: BUSIN11
		01000100010011: BUSIN12
		01000100010101: BUSIN13
		01000100011001: BUSIN14
		01001000010011: BUSIN15
		01001000010101: BUSIN16
		01001000011001: BUSIN17
		01010000010011: BUSIN18
		01010000010101: BUSIN19
		01000000001001: BUSIN2
		01010000011001: BUSIN20
		01100000010011: BUSIN21
		01100000010101: BUSIN22
		01100000011001: BUSIN23
		01000000110011: BUSIN3
		01000000110101: BUSIN4
		01000000111001: BUSIN5
		01000001010011: BUSIN6
		01000001010101: BUSIN7
		01000001011001: BUSIN8
		01000010010011: BUSIN9
		00000001010000: CKINTC0
		00000010010000: CKINTC1
		00000000000000: CKINTC2
		00000000110000: CKINTC3
		00000001011001: GIOB0
		00000010010011: GIOB1
		00010000010011: GIOB10
		00010000010101: GIOB11
		00010000011001: GIOB12
		00100000010011: GIOB13
		00100000010101: GIOB14
		00100000011001: GIOB15
		00000010010101: GIOB2
		00000010011001: GIOB3
		00000100010011: GIOB4
		00000100010101: GIOB5
		00000100011001: GIOB6
		00001000010011: GIOB7
		00001000010101: GIOB8
		00001000011001: GIOB9
		00000000000011: HCLK0
		00000000000101: HCLK1
		00000000001001: HCLK2
		00000000110011: HCLK3
		00000000110101: HCLK4
		00000000111001: HCLK5
		00000001010011: HCLK6
		00000001010101: HCLK7
		01000000000000: MGT0
		01000001010000: MGT1
		01000010010000: MGT2
		01000100010000: MGT3
		10000000000000: REL_INT
	PMCD[0]:RST_DEASSERT_CLK: R3.F20.B9 R3.F20.B8
		00: CLKA
		01: CLKB
		10: CLKC
		11: CLKD
	PMCD[1]:CLKA_ENABLE: R3.F20.B13 R3.F20.B12 R3.F20.B11 R3.F20.B10 inv 0000
	PMCD[1]:CLKB_ENABLE: R3.F20.B14 inv 0
	PMCD[1]:CLKC_ENABLE: R3.F20.B15 inv 0
	PMCD[1]:CLKD_ENABLE: R3.F20.B16 inv 0
	PMCD[1]:EN_REL: R3.F20.B17 inv 0
	PMCD[1]:INV.REL: R1.F18.B19 inv 1
	PMCD[1]:MUX.CLKA: R3.F21.B12 R3.F21.B7 R3.F21.B6 R3.F21.B5 R3.F21.B4 R3.F21.B3 R3.F21.B2 R3.F21.B1 R3.F21.B0 R3.F21.B10 R3.F21.B9 R3.F21.B8 R3.F21.B11
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTA0
		0000010010000: CKINTA1
		0000000000000: CKINTA2
		0000000110000: CKINTA3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[1]:MUX.CLKB: R3.F21.B25 R3.F21.B20 R3.F21.B19 R3.F21.B18 R3.F21.B17 R3.F21.B16 R3.F21.B15 R3.F21.B14 R3.F21.B13 R3.F21.B23 R3.F21.B22 R3.F21.B21 R3.F21.B24
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTA0
		0000010010000: CKINTA1
		0000000000000: CKINTA2
		0000000110000: CKINTA3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[1]:MUX.CLKC: R3.F21.B38 R3.F21.B33 R3.F21.B32 R3.F21.B31 R3.F21.B30 R3.F21.B29 R3.F21.B28 R3.F21.B27 R3.F21.B26 R3.F21.B36 R3.F21.B35 R3.F21.B34 R3.F21.B37
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTB0
		0000010010000: CKINTB1
		0000000000000: CKINTB2
		0000000110000: CKINTB3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[1]:MUX.CLKD: R3.F21.B51 R3.F21.B46 R3.F21.B45 R3.F21.B44 R3.F21.B43 R3.F21.B42 R3.F21.B41 R3.F21.B40 R3.F21.B39 R3.F21.B49 R3.F21.B48 R3.F21.B47 R3.F21.B50
		1000000000011: BUSIN0
		1000000000101: BUSIN1
		1000010010101: BUSIN10
		1000010011001: BUSIN11
		1000100010011: BUSIN12
		1000100010101: BUSIN13
		1000100011001: BUSIN14
		1001000010011: BUSIN15
		1001000010101: BUSIN16
		1001000011001: BUSIN17
		1010000010011: BUSIN18
		1010000010101: BUSIN19
		1000000001001: BUSIN2
		1010000011001: BUSIN20
		1100000010011: BUSIN21
		1100000010101: BUSIN22
		1100000011001: BUSIN23
		1000000110011: BUSIN3
		1000000110101: BUSIN4
		1000000111001: BUSIN5
		1000001010011: BUSIN6
		1000001010101: BUSIN7
		1000001011001: BUSIN8
		1000010010011: BUSIN9
		0000001010000: CKINTB0
		0000010010000: CKINTB1
		0000000000000: CKINTB2
		0000000110000: CKINTB3
		1010000010000: CLKA1D8
		0000001011001: GIOB0
		0000010010011: GIOB1
		0010000010011: GIOB10
		0010000010101: GIOB11
		0010000011001: GIOB12
		0100000010011: GIOB13
		0100000010101: GIOB14
		0100000011001: GIOB15
		0000010010101: GIOB2
		0000010011001: GIOB3
		0000100010011: GIOB4
		0000100010101: GIOB5
		0000100011001: GIOB6
		0001000010011: GIOB7
		0001000010101: GIOB8
		0001000011001: GIOB9
		0000000000011: HCLK0
		0000000000101: HCLK1
		0000000001001: HCLK2
		0000000110011: HCLK3
		0000000110101: HCLK4
		0000000111001: HCLK5
		0000001010011: HCLK6
		0000001010101: HCLK7
		1000000000000: MGT0
		1000001010000: MGT1
		1000010010000: MGT2
		1000100010000: MGT3
	PMCD[1]:MUX.REL: R3.F20.B21 R1.F21.B51 R1.F21.B46 R1.F21.B45 R1.F21.B44 R1.F21.B43 R1.F21.B42 R1.F21.B41 R1.F21.B40 R1.F21.B39 R1.F21.B49 R1.F21.B48 R1.F21.B47 R1.F21.B50
		01000000000011: BUSIN0
		01000000000101: BUSIN1
		01000010010101: BUSIN10
		01000010011001: BUSIN11
		01000100010011: BUSIN12
		01000100010101: BUSIN13
		01000100011001: BUSIN14
		01001000010011: BUSIN15
		01001000010101: BUSIN16
		01001000011001: BUSIN17
		01010000010011: BUSIN18
		01010000010101: BUSIN19
		01000000001001: BUSIN2
		01010000011001: BUSIN20
		01100000010011: BUSIN21
		01100000010101: BUSIN22
		01100000011001: BUSIN23
		01000000110011: BUSIN3
		01000000110101: BUSIN4
		01000000111001: BUSIN5
		01000001010011: BUSIN6
		01000001010101: BUSIN7
		01000001011001: BUSIN8
		01000010010011: BUSIN9
		00000001010000: CKINTC0
		00000010010000: CKINTC1
		00000000000000: CKINTC2
		00000000110000: CKINTC3
		00000001011001: GIOB0
		00000010010011: GIOB1
		00010000010011: GIOB10
		00010000010101: GIOB11
		00010000011001: GIOB12
		00100000010011: GIOB13
		00100000010101: GIOB14
		00100000011001: GIOB15
		00000010010101: GIOB2
		00000010011001: GIOB3
		00000100010011: GIOB4
		00000100010101: GIOB5
		00000100011001: GIOB6
		00001000010011: GIOB7
		00001000010101: GIOB8
		00001000011001: GIOB9
		00000000000011: HCLK0
		00000000000101: HCLK1
		00000000001001: HCLK2
		00000000110011: HCLK3
		00000000110101: HCLK4
		00000000111001: HCLK5
		00000001010011: HCLK6
		00000001010101: HCLK7
		01000000000000: MGT0
		01000001010000: MGT1
		01000010010000: MGT2
		01000100010000: MGT3
		10000000000000: REL_INT
	PMCD[1]:RST_DEASSERT_CLK: R3.F20.B19 R3.F20.B18
		00: CLKA
		01: CLKB
		10: CLKC
		11: CLKD
}

bstile CFG {
	BSCAN[0]:ENABLE: R0.F18.B5 inv 0
	BSCAN[1]:ENABLE: R5.F18.B5 inv 0
	BSCAN[2]:ENABLE: R10.F18.B5 inv 0
	BSCAN[3]:ENABLE: R15.F18.B5 inv 0
	BSCAN_COMMON:USERID: R8.F18.B67 R8.F18.B65 R8.F18.B46 R8.F18.B45 R8.F18.B44 R8.F18.B41 R8.F18.B38 R8.F18.B37 R8.F18.B35 R8.F18.B34 R8.F18.B14 R8.F18.B12 R8.F18.B11 R8.F18.B9 R8.F18.B8 R8.F18.B5 R7.F18.B67 R7.F18.B65 R7.F18.B46 R7.F18.B45 R7.F18.B44 R7.F18.B41 R7.F18.B38 R7.F18.B37 R7.F18.B35 R7.F18.B34 R7.F18.B14 R7.F18.B12 R7.F18.B11 R7.F18.B9 R7.F18.B8 R7.F18.B5 inv 11111111111111111111111111111111
	DCIRESET:ENABLE: R10.F18.B8 inv 0
	ICAP[0]:ENABLE: R7.F18.B68 inv 0
	ICAP[1]:ENABLE: R8.F18.B68 inv 0
	ICAP_COMMON:ICAP_WIDTH: R7.F18.B70
		0: X32
		1: X8
	JTAGPPC:ENABLE: R7.F18.B72 inv 0
	MISC:BUSYPIN: R0.F18.B41 R0.F18.B38
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:CCLKPIN: R15.F18.B35
		1: PULLNONE
		0: PULLUP
	MISC:CSPIN: R15.F18.B11 R15.F18.B12
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:DCI_CLK_ENABLE: R6.F18.B12 R6.F18.B9 inv 00
	MISC:DINPIN: R15.F18.B14 R15.F18.B34
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:DONEPIN: R15.F18.B37
		1: PULLNONE
		0: PULLUP
	MISC:HSWAPENPIN: R15.F18.B44 R15.F18.B45
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:INITPIN: R15.F18.B38
		1: PULLNONE
		0: PULLUP
	MISC:M0PIN: R0.F18.B9 R0.F18.B11
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:M1PIN: R0.F18.B12 R0.F18.B14
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:M2PIN: R0.F18.B34 R0.F18.B35
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:POWERDOWNPIN: R0.F18.B37
		1: PULLNONE
		0: PULLUP
	MISC:PROBESEL: R14.F18.B67 R14.F18.B65 R14.F18.B46 R14.F18.B45
		0001: 0
		0010: 1
		0100: 2
		1000: 3
		0000: NONE
	MISC:PROGPIN: R15.F18.B41
		1: PULLNONE
		0: PULLUP
	MISC:RDWRPIN: R15.F18.B8 R15.F18.B9
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TCKPIN: R0.F18.B72 R0.F18.B70
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TDIPIN: R0.F18.B65 R0.F18.B46
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TDOPIN: R0.F18.B44 R0.F18.B45
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	MISC:TMSPIN: R0.F18.B68 R0.F18.B67
		01: PULLDOWN
		10: PULLNONE
		00: PULLUP
	STARTUP:GSR_SYNC: R8.F18.B72 inv 0
	STARTUP:GTS_GSR_ENABLE: R0.F18.B8 inv 0
	STARTUP:GTS_SYNC: R7.F18.B79 inv 0
	STARTUP:GWE_SYNC: R8.F18.B70 inv 0
	STARTUP:USRCCLK_ENABLE: R6.F18.B5 inv 0
}

bstile CLK_BUFG {
	BUFGCTRL[0]:CREATE_EDGE: R5.F0.B6 inv 1
	BUFGCTRL[0]:ENABLE: R6.F1.B9 R6.F1.B8 R6.F1.B7 R6.F1.B6 R6.F0.B7 inv 00000
	BUFGCTRL[0]:IMUX_ENABLE: R1.F1.B19 inv 0
	BUFGCTRL[0]:INIT_OUT: R5.F0.B8 inv 0
	BUFGCTRL[0]:INV.CE0: R5.F1.B9 inv 1
	BUFGCTRL[0]:INV.CE1: R5.F1.B5 inv 1
	BUFGCTRL[0]:INV.IGNORE0: R5.F1.B7 inv 1
	BUFGCTRL[0]:INV.IGNORE1: R5.F0.B7 inv 1
	BUFGCTRL[0]:INV.S0: R5.F0.B9 inv 1
	BUFGCTRL[0]:INV.S1: R5.F0.B5 inv 1
	BUFGCTRL[0]:MUX.I0: R1.F1.B30 R1.F0.B26 R1.F0.B27 R1.F0.B28 R1.F0.B29 R1.F1.B31 R1.F0.B20 R1.F0.B21 R1.F0.B22 R1.F0.B23 R1.F0.B24 R1.F0.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[0]:MUX.I1: R1.F0.B30 R1.F1.B26 R1.F1.B27 R1.F1.B28 R1.F1.B29 R1.F0.B31 R1.F1.B20 R1.F1.B21 R1.F1.B22 R1.F1.B23 R1.F1.B24 R1.F1.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[0]:PRESELECT_I0: R5.F1.B8 inv 0
	BUFGCTRL[0]:PRESELECT_I1: R5.F1.B6 inv 0
	BUFGCTRL[10]:CREATE_EDGE: R5.F0.B56 inv 1
	BUFGCTRL[10]:ENABLE: R7.F1.B29 R7.F1.B28 R7.F1.B27 R7.F1.B26 R7.F0.B27 inv 00000
	BUFGCTRL[10]:IMUX_ENABLE: R3.F1.B51 inv 0
	BUFGCTRL[10]:INIT_OUT: R5.F0.B58 inv 0
	BUFGCTRL[10]:INV.CE0: R5.F1.B59 inv 1
	BUFGCTRL[10]:INV.CE1: R5.F1.B55 inv 1
	BUFGCTRL[10]:INV.IGNORE0: R5.F1.B57 inv 1
	BUFGCTRL[10]:INV.IGNORE1: R5.F0.B57 inv 1
	BUFGCTRL[10]:INV.S0: R5.F0.B59 inv 1
	BUFGCTRL[10]:INV.S1: R5.F0.B55 inv 1
	BUFGCTRL[10]:MUX.I0: R3.F1.B62 R3.F0.B58 R3.F0.B59 R3.F0.B60 R3.F0.B61 R3.F1.B63 R3.F0.B52 R3.F0.B53 R3.F0.B54 R3.F0.B55 R3.F0.B56 R3.F0.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[10]:MUX.I1: R3.F0.B62 R3.F1.B58 R3.F1.B59 R3.F1.B60 R3.F1.B61 R3.F0.B63 R3.F1.B52 R3.F1.B53 R3.F1.B54 R3.F1.B55 R3.F1.B56 R3.F1.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[10]:PRESELECT_I0: R5.F1.B58 inv 0
	BUFGCTRL[10]:PRESELECT_I1: R5.F1.B56 inv 0
	BUFGCTRL[11]:CREATE_EDGE: R5.F0.B51 inv 1
	BUFGCTRL[11]:ENABLE: R7.F1.B39 R7.F1.B38 R7.F1.B37 R7.F1.B36 R7.F0.B37 inv 00000
	BUFGCTRL[11]:IMUX_ENABLE: R3.F1.B67 inv 0
	BUFGCTRL[11]:INIT_OUT: R5.F0.B53 inv 0
	BUFGCTRL[11]:INV.CE0: R5.F1.B54 inv 1
	BUFGCTRL[11]:INV.CE1: R5.F1.B50 inv 1
	BUFGCTRL[11]:INV.IGNORE0: R5.F1.B52 inv 1
	BUFGCTRL[11]:INV.IGNORE1: R5.F0.B52 inv 1
	BUFGCTRL[11]:INV.S0: R5.F0.B54 inv 1
	BUFGCTRL[11]:INV.S1: R5.F0.B50 inv 1
	BUFGCTRL[11]:MUX.I0: R3.F1.B78 R3.F0.B74 R3.F0.B75 R3.F0.B76 R3.F0.B77 R3.F1.B79 R3.F0.B68 R3.F0.B69 R3.F0.B70 R3.F0.B71 R3.F0.B72 R3.F0.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[11]:MUX.I1: R3.F0.B78 R3.F1.B74 R3.F1.B75 R3.F1.B76 R3.F1.B77 R3.F0.B79 R3.F1.B68 R3.F1.B69 R3.F1.B70 R3.F1.B71 R3.F1.B72 R3.F1.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[11]:PRESELECT_I0: R5.F1.B53 inv 0
	BUFGCTRL[11]:PRESELECT_I1: R5.F1.B51 inv 0
	BUFGCTRL[12]:CREATE_EDGE: R5.F0.B66 inv 1
	BUFGCTRL[12]:ENABLE: R7.F1.B49 R7.F1.B48 R7.F1.B47 R7.F1.B46 R7.F0.B47 inv 00000
	BUFGCTRL[12]:IMUX_ENABLE: R4.F1.B19 inv 0
	BUFGCTRL[12]:INIT_OUT: R5.F0.B68 inv 0
	BUFGCTRL[12]:INV.CE0: R5.F1.B69 inv 1
	BUFGCTRL[12]:INV.CE1: R5.F1.B65 inv 1
	BUFGCTRL[12]:INV.IGNORE0: R5.F1.B67 inv 1
	BUFGCTRL[12]:INV.IGNORE1: R5.F0.B67 inv 1
	BUFGCTRL[12]:INV.S0: R5.F0.B69 inv 1
	BUFGCTRL[12]:INV.S1: R5.F0.B65 inv 1
	BUFGCTRL[12]:MUX.I0: R4.F1.B30 R4.F0.B26 R4.F0.B27 R4.F0.B28 R4.F0.B29 R4.F1.B31 R4.F0.B20 R4.F0.B21 R4.F0.B22 R4.F0.B23 R4.F0.B24 R4.F0.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[12]:MUX.I1: R4.F0.B30 R4.F1.B26 R4.F1.B27 R4.F1.B28 R4.F1.B29 R4.F0.B31 R4.F1.B20 R4.F1.B21 R4.F1.B22 R4.F1.B23 R4.F1.B24 R4.F1.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[12]:PRESELECT_I0: R5.F1.B68 inv 0
	BUFGCTRL[12]:PRESELECT_I1: R5.F1.B66 inv 0
	BUFGCTRL[13]:CREATE_EDGE: R5.F0.B61 inv 1
	BUFGCTRL[13]:ENABLE: R7.F1.B59 R7.F1.B58 R7.F1.B57 R7.F1.B56 R7.F0.B57 inv 00000
	BUFGCTRL[13]:IMUX_ENABLE: R4.F1.B35 inv 0
	BUFGCTRL[13]:INIT_OUT: R5.F0.B63 inv 0
	BUFGCTRL[13]:INV.CE0: R5.F1.B64 inv 1
	BUFGCTRL[13]:INV.CE1: R5.F1.B60 inv 1
	BUFGCTRL[13]:INV.IGNORE0: R5.F1.B62 inv 1
	BUFGCTRL[13]:INV.IGNORE1: R5.F0.B62 inv 1
	BUFGCTRL[13]:INV.S0: R5.F0.B64 inv 1
	BUFGCTRL[13]:INV.S1: R5.F0.B60 inv 1
	BUFGCTRL[13]:MUX.I0: R4.F1.B46 R4.F0.B42 R4.F0.B43 R4.F0.B44 R4.F0.B45 R4.F1.B47 R4.F0.B36 R4.F0.B37 R4.F0.B38 R4.F0.B39 R4.F0.B40 R4.F0.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[13]:MUX.I1: R4.F0.B46 R4.F1.B42 R4.F1.B43 R4.F1.B44 R4.F1.B45 R4.F0.B47 R4.F1.B36 R4.F1.B37 R4.F1.B38 R4.F1.B39 R4.F1.B40 R4.F1.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[13]:PRESELECT_I0: R5.F1.B63 inv 0
	BUFGCTRL[13]:PRESELECT_I1: R5.F1.B61 inv 0
	BUFGCTRL[14]:CREATE_EDGE: R5.F0.B76 inv 1
	BUFGCTRL[14]:ENABLE: R7.F1.B69 R7.F1.B68 R7.F1.B67 R7.F1.B66 R7.F0.B67 inv 00000
	BUFGCTRL[14]:IMUX_ENABLE: R4.F1.B51 inv 0
	BUFGCTRL[14]:INIT_OUT: R5.F0.B78 inv 0
	BUFGCTRL[14]:INV.CE0: R5.F1.B79 inv 1
	BUFGCTRL[14]:INV.CE1: R5.F1.B75 inv 1
	BUFGCTRL[14]:INV.IGNORE0: R5.F1.B77 inv 1
	BUFGCTRL[14]:INV.IGNORE1: R5.F0.B77 inv 1
	BUFGCTRL[14]:INV.S0: R5.F0.B79 inv 1
	BUFGCTRL[14]:INV.S1: R5.F0.B75 inv 1
	BUFGCTRL[14]:MUX.I0: R4.F1.B62 R4.F0.B58 R4.F0.B59 R4.F0.B60 R4.F0.B61 R4.F1.B63 R4.F0.B52 R4.F0.B53 R4.F0.B54 R4.F0.B55 R4.F0.B56 R4.F0.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[14]:MUX.I1: R4.F0.B62 R4.F1.B58 R4.F1.B59 R4.F1.B60 R4.F1.B61 R4.F0.B63 R4.F1.B52 R4.F1.B53 R4.F1.B54 R4.F1.B55 R4.F1.B56 R4.F1.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[14]:PRESELECT_I0: R5.F1.B78 inv 0
	BUFGCTRL[14]:PRESELECT_I1: R5.F1.B76 inv 0
	BUFGCTRL[15]:CREATE_EDGE: R5.F0.B71 inv 1
	BUFGCTRL[15]:ENABLE: R7.F1.B79 R7.F1.B78 R7.F1.B77 R7.F1.B76 R7.F0.B77 inv 00000
	BUFGCTRL[15]:IMUX_ENABLE: R4.F1.B67 inv 0
	BUFGCTRL[15]:INIT_OUT: R5.F0.B73 inv 0
	BUFGCTRL[15]:INV.CE0: R5.F1.B74 inv 1
	BUFGCTRL[15]:INV.CE1: R5.F1.B70 inv 1
	BUFGCTRL[15]:INV.IGNORE0: R5.F1.B72 inv 1
	BUFGCTRL[15]:INV.IGNORE1: R5.F0.B72 inv 1
	BUFGCTRL[15]:INV.S0: R5.F0.B74 inv 1
	BUFGCTRL[15]:INV.S1: R5.F0.B70 inv 1
	BUFGCTRL[15]:MUX.I0: R4.F1.B78 R4.F0.B74 R4.F0.B75 R4.F0.B76 R4.F0.B77 R4.F1.B79 R4.F0.B68 R4.F0.B69 R4.F0.B70 R4.F0.B71 R4.F0.B72 R4.F0.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[15]:MUX.I1: R4.F0.B78 R4.F1.B74 R4.F1.B75 R4.F1.B76 R4.F1.B77 R4.F0.B79 R4.F1.B68 R4.F1.B69 R4.F1.B70 R4.F1.B71 R4.F1.B72 R4.F1.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[15]:PRESELECT_I0: R5.F1.B73 inv 0
	BUFGCTRL[15]:PRESELECT_I1: R5.F1.B71 inv 0
	BUFGCTRL[16]:CREATE_EDGE: R10.F0.B73 inv 1
	BUFGCTRL[16]:ENABLE: R9.F1.B73 R9.F1.B72 R9.F1.B71 R9.F1.B70 R9.F0.B72 inv 00000
	BUFGCTRL[16]:IMUX_ENABLE: R14.F1.B60 inv 0
	BUFGCTRL[16]:INIT_OUT: R10.F0.B71 inv 0
	BUFGCTRL[16]:INV.CE0: R10.F1.B70 inv 1
	BUFGCTRL[16]:INV.CE1: R10.F1.B74 inv 1
	BUFGCTRL[16]:INV.IGNORE0: R10.F1.B72 inv 1
	BUFGCTRL[16]:INV.IGNORE1: R10.F0.B72 inv 1
	BUFGCTRL[16]:INV.S0: R10.F0.B70 inv 1
	BUFGCTRL[16]:INV.S1: R10.F0.B74 inv 1
	BUFGCTRL[16]:MUX.I0: R14.F1.B48 R14.F0.B53 R14.F0.B52 R14.F0.B51 R14.F0.B50 R14.F1.B49 R14.F0.B59 R14.F0.B58 R14.F0.B57 R14.F0.B56 R14.F0.B55 R14.F0.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[16]:MUX.I1: R14.F0.B48 R14.F1.B53 R14.F1.B52 R14.F1.B51 R14.F1.B50 R14.F0.B49 R14.F1.B59 R14.F1.B58 R14.F1.B57 R14.F1.B56 R14.F1.B55 R14.F1.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[16]:PRESELECT_I0: R10.F1.B71 inv 0
	BUFGCTRL[16]:PRESELECT_I1: R10.F1.B73 inv 0
	BUFGCTRL[17]:CREATE_EDGE: R10.F0.B78 inv 1
	BUFGCTRL[17]:ENABLE: R9.F1.B63 R9.F1.B62 R9.F1.B61 R9.F1.B60 R9.F0.B62 inv 00000
	BUFGCTRL[17]:IMUX_ENABLE: R14.F1.B44 inv 0
	BUFGCTRL[17]:INIT_OUT: R10.F0.B76 inv 0
	BUFGCTRL[17]:INV.CE0: R10.F1.B75 inv 1
	BUFGCTRL[17]:INV.CE1: R10.F1.B79 inv 1
	BUFGCTRL[17]:INV.IGNORE0: R10.F1.B77 inv 1
	BUFGCTRL[17]:INV.IGNORE1: R10.F0.B77 inv 1
	BUFGCTRL[17]:INV.S0: R10.F0.B75 inv 1
	BUFGCTRL[17]:INV.S1: R10.F0.B79 inv 1
	BUFGCTRL[17]:MUX.I0: R14.F1.B32 R14.F0.B37 R14.F0.B36 R14.F0.B35 R14.F0.B34 R14.F1.B33 R14.F0.B43 R14.F0.B42 R14.F0.B41 R14.F0.B40 R14.F0.B39 R14.F0.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[17]:MUX.I1: R14.F0.B32 R14.F1.B37 R14.F1.B36 R14.F1.B35 R14.F1.B34 R14.F0.B33 R14.F1.B43 R14.F1.B42 R14.F1.B41 R14.F1.B40 R14.F1.B39 R14.F1.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[17]:PRESELECT_I0: R10.F1.B76 inv 0
	BUFGCTRL[17]:PRESELECT_I1: R10.F1.B78 inv 0
	BUFGCTRL[18]:CREATE_EDGE: R10.F0.B63 inv 1
	BUFGCTRL[18]:ENABLE: R9.F1.B53 R9.F1.B52 R9.F1.B51 R9.F1.B50 R9.F0.B52 inv 00000
	BUFGCTRL[18]:IMUX_ENABLE: R14.F1.B28 inv 0
	BUFGCTRL[18]:INIT_OUT: R10.F0.B61 inv 0
	BUFGCTRL[18]:INV.CE0: R10.F1.B60 inv 1
	BUFGCTRL[18]:INV.CE1: R10.F1.B64 inv 1
	BUFGCTRL[18]:INV.IGNORE0: R10.F1.B62 inv 1
	BUFGCTRL[18]:INV.IGNORE1: R10.F0.B62 inv 1
	BUFGCTRL[18]:INV.S0: R10.F0.B60 inv 1
	BUFGCTRL[18]:INV.S1: R10.F0.B64 inv 1
	BUFGCTRL[18]:MUX.I0: R14.F1.B16 R14.F0.B21 R14.F0.B20 R14.F0.B19 R14.F0.B18 R14.F1.B17 R14.F0.B27 R14.F0.B26 R14.F0.B25 R14.F0.B24 R14.F0.B23 R14.F0.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[18]:MUX.I1: R14.F0.B16 R14.F1.B21 R14.F1.B20 R14.F1.B19 R14.F1.B18 R14.F0.B17 R14.F1.B27 R14.F1.B26 R14.F1.B25 R14.F1.B24 R14.F1.B23 R14.F1.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[18]:PRESELECT_I0: R10.F1.B61 inv 0
	BUFGCTRL[18]:PRESELECT_I1: R10.F1.B63 inv 0
	BUFGCTRL[19]:CREATE_EDGE: R10.F0.B68 inv 1
	BUFGCTRL[19]:ENABLE: R9.F1.B43 R9.F1.B42 R9.F1.B41 R9.F1.B40 R9.F0.B42 inv 00000
	BUFGCTRL[19]:IMUX_ENABLE: R14.F1.B12 inv 0
	BUFGCTRL[19]:INIT_OUT: R10.F0.B66 inv 0
	BUFGCTRL[19]:INV.CE0: R10.F1.B65 inv 1
	BUFGCTRL[19]:INV.CE1: R10.F1.B69 inv 1
	BUFGCTRL[19]:INV.IGNORE0: R10.F1.B67 inv 1
	BUFGCTRL[19]:INV.IGNORE1: R10.F0.B67 inv 1
	BUFGCTRL[19]:INV.S0: R10.F0.B65 inv 1
	BUFGCTRL[19]:INV.S1: R10.F0.B69 inv 1
	BUFGCTRL[19]:MUX.I0: R14.F1.B0 R14.F0.B5 R14.F0.B4 R14.F0.B3 R14.F0.B2 R14.F1.B1 R14.F0.B11 R14.F0.B10 R14.F0.B9 R14.F0.B8 R14.F0.B7 R14.F0.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[19]:MUX.I1: R14.F0.B0 R14.F1.B5 R14.F1.B4 R14.F1.B3 R14.F1.B2 R14.F0.B1 R14.F1.B11 R14.F1.B10 R14.F1.B9 R14.F1.B8 R14.F1.B7 R14.F1.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[19]:PRESELECT_I0: R10.F1.B66 inv 0
	BUFGCTRL[19]:PRESELECT_I1: R10.F1.B68 inv 0
	BUFGCTRL[1]:CREATE_EDGE: R5.F0.B1 inv 1
	BUFGCTRL[1]:ENABLE: R6.F1.B19 R6.F1.B18 R6.F1.B17 R6.F1.B16 R6.F0.B17 inv 00000
	BUFGCTRL[1]:IMUX_ENABLE: R1.F1.B35 inv 0
	BUFGCTRL[1]:INIT_OUT: R5.F0.B3 inv 0
	BUFGCTRL[1]:INV.CE0: R5.F1.B4 inv 1
	BUFGCTRL[1]:INV.CE1: R5.F1.B0 inv 1
	BUFGCTRL[1]:INV.IGNORE0: R5.F1.B2 inv 1
	BUFGCTRL[1]:INV.IGNORE1: R5.F0.B2 inv 1
	BUFGCTRL[1]:INV.S0: R5.F0.B4 inv 1
	BUFGCTRL[1]:INV.S1: R5.F0.B0 inv 1
	BUFGCTRL[1]:MUX.I0: R1.F1.B46 R1.F0.B42 R1.F0.B43 R1.F0.B44 R1.F0.B45 R1.F1.B47 R1.F0.B36 R1.F0.B37 R1.F0.B38 R1.F0.B39 R1.F0.B40 R1.F0.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[1]:MUX.I1: R1.F0.B46 R1.F1.B42 R1.F1.B43 R1.F1.B44 R1.F1.B45 R1.F0.B47 R1.F1.B36 R1.F1.B37 R1.F1.B38 R1.F1.B39 R1.F1.B40 R1.F1.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[1]:PRESELECT_I0: R5.F1.B3 inv 0
	BUFGCTRL[1]:PRESELECT_I1: R5.F1.B1 inv 0
	BUFGCTRL[20]:CREATE_EDGE: R10.F0.B53 inv 1
	BUFGCTRL[20]:ENABLE: R9.F1.B33 R9.F1.B32 R9.F1.B31 R9.F1.B30 R9.F0.B32 inv 00000
	BUFGCTRL[20]:IMUX_ENABLE: R13.F1.B60 inv 0
	BUFGCTRL[20]:INIT_OUT: R10.F0.B51 inv 0
	BUFGCTRL[20]:INV.CE0: R10.F1.B50 inv 1
	BUFGCTRL[20]:INV.CE1: R10.F1.B54 inv 1
	BUFGCTRL[20]:INV.IGNORE0: R10.F1.B52 inv 1
	BUFGCTRL[20]:INV.IGNORE1: R10.F0.B52 inv 1
	BUFGCTRL[20]:INV.S0: R10.F0.B50 inv 1
	BUFGCTRL[20]:INV.S1: R10.F0.B54 inv 1
	BUFGCTRL[20]:MUX.I0: R13.F1.B48 R13.F0.B53 R13.F0.B52 R13.F0.B51 R13.F0.B50 R13.F1.B49 R13.F0.B59 R13.F0.B58 R13.F0.B57 R13.F0.B56 R13.F0.B55 R13.F0.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[20]:MUX.I1: R13.F0.B48 R13.F1.B53 R13.F1.B52 R13.F1.B51 R13.F1.B50 R13.F0.B49 R13.F1.B59 R13.F1.B58 R13.F1.B57 R13.F1.B56 R13.F1.B55 R13.F1.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[20]:PRESELECT_I0: R10.F1.B51 inv 0
	BUFGCTRL[20]:PRESELECT_I1: R10.F1.B53 inv 0
	BUFGCTRL[21]:CREATE_EDGE: R10.F0.B58 inv 1
	BUFGCTRL[21]:ENABLE: R9.F1.B23 R9.F1.B22 R9.F1.B21 R9.F1.B20 R9.F0.B22 inv 00000
	BUFGCTRL[21]:IMUX_ENABLE: R13.F1.B44 inv 0
	BUFGCTRL[21]:INIT_OUT: R10.F0.B56 inv 0
	BUFGCTRL[21]:INV.CE0: R10.F1.B55 inv 1
	BUFGCTRL[21]:INV.CE1: R10.F1.B59 inv 1
	BUFGCTRL[21]:INV.IGNORE0: R10.F1.B57 inv 1
	BUFGCTRL[21]:INV.IGNORE1: R10.F0.B57 inv 1
	BUFGCTRL[21]:INV.S0: R10.F0.B55 inv 1
	BUFGCTRL[21]:INV.S1: R10.F0.B59 inv 1
	BUFGCTRL[21]:MUX.I0: R13.F1.B32 R13.F0.B37 R13.F0.B36 R13.F0.B35 R13.F0.B34 R13.F1.B33 R13.F0.B43 R13.F0.B42 R13.F0.B41 R13.F0.B40 R13.F0.B39 R13.F0.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[21]:MUX.I1: R13.F0.B32 R13.F1.B37 R13.F1.B36 R13.F1.B35 R13.F1.B34 R13.F0.B33 R13.F1.B43 R13.F1.B42 R13.F1.B41 R13.F1.B40 R13.F1.B39 R13.F1.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[21]:PRESELECT_I0: R10.F1.B56 inv 0
	BUFGCTRL[21]:PRESELECT_I1: R10.F1.B58 inv 0
	BUFGCTRL[22]:CREATE_EDGE: R10.F0.B43 inv 1
	BUFGCTRL[22]:ENABLE: R9.F1.B13 R9.F1.B12 R9.F1.B11 R9.F1.B10 R9.F0.B12 inv 00000
	BUFGCTRL[22]:IMUX_ENABLE: R13.F1.B28 inv 0
	BUFGCTRL[22]:INIT_OUT: R10.F0.B41 inv 0
	BUFGCTRL[22]:INV.CE0: R10.F1.B40 inv 1
	BUFGCTRL[22]:INV.CE1: R10.F1.B44 inv 1
	BUFGCTRL[22]:INV.IGNORE0: R10.F1.B42 inv 1
	BUFGCTRL[22]:INV.IGNORE1: R10.F0.B42 inv 1
	BUFGCTRL[22]:INV.S0: R10.F0.B40 inv 1
	BUFGCTRL[22]:INV.S1: R10.F0.B44 inv 1
	BUFGCTRL[22]:MUX.I0: R13.F1.B16 R13.F0.B21 R13.F0.B20 R13.F0.B19 R13.F0.B18 R13.F1.B17 R13.F0.B27 R13.F0.B26 R13.F0.B25 R13.F0.B24 R13.F0.B23 R13.F0.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[22]:MUX.I1: R13.F0.B16 R13.F1.B21 R13.F1.B20 R13.F1.B19 R13.F1.B18 R13.F0.B17 R13.F1.B27 R13.F1.B26 R13.F1.B25 R13.F1.B24 R13.F1.B23 R13.F1.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[22]:PRESELECT_I0: R10.F1.B41 inv 0
	BUFGCTRL[22]:PRESELECT_I1: R10.F1.B43 inv 0
	BUFGCTRL[23]:CREATE_EDGE: R10.F0.B48 inv 1
	BUFGCTRL[23]:ENABLE: R9.F1.B3 R9.F1.B2 R9.F1.B1 R9.F1.B0 R9.F0.B2 inv 00000
	BUFGCTRL[23]:IMUX_ENABLE: R13.F1.B12 inv 0
	BUFGCTRL[23]:INIT_OUT: R10.F0.B46 inv 0
	BUFGCTRL[23]:INV.CE0: R10.F1.B45 inv 1
	BUFGCTRL[23]:INV.CE1: R10.F1.B49 inv 1
	BUFGCTRL[23]:INV.IGNORE0: R10.F1.B47 inv 1
	BUFGCTRL[23]:INV.IGNORE1: R10.F0.B47 inv 1
	BUFGCTRL[23]:INV.S0: R10.F0.B45 inv 1
	BUFGCTRL[23]:INV.S1: R10.F0.B49 inv 1
	BUFGCTRL[23]:MUX.I0: R13.F1.B0 R13.F0.B5 R13.F0.B4 R13.F0.B3 R13.F0.B2 R13.F1.B1 R13.F0.B11 R13.F0.B10 R13.F0.B9 R13.F0.B8 R13.F0.B7 R13.F0.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[23]:MUX.I1: R13.F0.B0 R13.F1.B5 R13.F1.B4 R13.F1.B3 R13.F1.B2 R13.F0.B1 R13.F1.B11 R13.F1.B10 R13.F1.B9 R13.F1.B8 R13.F1.B7 R13.F1.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[23]:PRESELECT_I0: R10.F1.B46 inv 0
	BUFGCTRL[23]:PRESELECT_I1: R10.F1.B48 inv 0
	BUFGCTRL[24]:CREATE_EDGE: R10.F0.B33 inv 1
	BUFGCTRL[24]:ENABLE: R8.F1.B73 R8.F1.B72 R8.F1.B71 R8.F1.B70 R8.F0.B72 inv 00000
	BUFGCTRL[24]:IMUX_ENABLE: R12.F1.B60 inv 0
	BUFGCTRL[24]:INIT_OUT: R10.F0.B31 inv 0
	BUFGCTRL[24]:INV.CE0: R10.F1.B30 inv 1
	BUFGCTRL[24]:INV.CE1: R10.F1.B34 inv 1
	BUFGCTRL[24]:INV.IGNORE0: R10.F1.B32 inv 1
	BUFGCTRL[24]:INV.IGNORE1: R10.F0.B32 inv 1
	BUFGCTRL[24]:INV.S0: R10.F0.B30 inv 1
	BUFGCTRL[24]:INV.S1: R10.F0.B34 inv 1
	BUFGCTRL[24]:MUX.I0: R12.F1.B48 R12.F0.B53 R12.F0.B52 R12.F0.B51 R12.F0.B50 R12.F1.B49 R12.F0.B59 R12.F0.B58 R12.F0.B57 R12.F0.B56 R12.F0.B55 R12.F0.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[24]:MUX.I1: R12.F0.B48 R12.F1.B53 R12.F1.B52 R12.F1.B51 R12.F1.B50 R12.F0.B49 R12.F1.B59 R12.F1.B58 R12.F1.B57 R12.F1.B56 R12.F1.B55 R12.F1.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[24]:PRESELECT_I0: R10.F1.B31 inv 0
	BUFGCTRL[24]:PRESELECT_I1: R10.F1.B33 inv 0
	BUFGCTRL[25]:CREATE_EDGE: R10.F0.B38 inv 1
	BUFGCTRL[25]:ENABLE: R8.F1.B63 R8.F1.B62 R8.F1.B61 R8.F1.B60 R8.F0.B62 inv 00000
	BUFGCTRL[25]:IMUX_ENABLE: R12.F1.B44 inv 0
	BUFGCTRL[25]:INIT_OUT: R10.F0.B36 inv 0
	BUFGCTRL[25]:INV.CE0: R10.F1.B35 inv 1
	BUFGCTRL[25]:INV.CE1: R10.F1.B39 inv 1
	BUFGCTRL[25]:INV.IGNORE0: R10.F1.B37 inv 1
	BUFGCTRL[25]:INV.IGNORE1: R10.F0.B37 inv 1
	BUFGCTRL[25]:INV.S0: R10.F0.B35 inv 1
	BUFGCTRL[25]:INV.S1: R10.F0.B39 inv 1
	BUFGCTRL[25]:MUX.I0: R12.F1.B32 R12.F0.B37 R12.F0.B36 R12.F0.B35 R12.F0.B34 R12.F1.B33 R12.F0.B43 R12.F0.B42 R12.F0.B41 R12.F0.B40 R12.F0.B39 R12.F0.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[25]:MUX.I1: R12.F0.B32 R12.F1.B37 R12.F1.B36 R12.F1.B35 R12.F1.B34 R12.F0.B33 R12.F1.B43 R12.F1.B42 R12.F1.B41 R12.F1.B40 R12.F1.B39 R12.F1.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[25]:PRESELECT_I0: R10.F1.B36 inv 0
	BUFGCTRL[25]:PRESELECT_I1: R10.F1.B38 inv 0
	BUFGCTRL[26]:CREATE_EDGE: R10.F0.B23 inv 1
	BUFGCTRL[26]:ENABLE: R8.F1.B53 R8.F1.B52 R8.F1.B51 R8.F1.B50 R8.F0.B52 inv 00000
	BUFGCTRL[26]:IMUX_ENABLE: R12.F1.B28 inv 0
	BUFGCTRL[26]:INIT_OUT: R10.F0.B21 inv 0
	BUFGCTRL[26]:INV.CE0: R10.F1.B20 inv 1
	BUFGCTRL[26]:INV.CE1: R10.F1.B24 inv 1
	BUFGCTRL[26]:INV.IGNORE0: R10.F1.B22 inv 1
	BUFGCTRL[26]:INV.IGNORE1: R10.F0.B22 inv 1
	BUFGCTRL[26]:INV.S0: R10.F0.B20 inv 1
	BUFGCTRL[26]:INV.S1: R10.F0.B24 inv 1
	BUFGCTRL[26]:MUX.I0: R12.F1.B16 R12.F0.B21 R12.F0.B20 R12.F0.B19 R12.F0.B18 R12.F1.B17 R12.F0.B27 R12.F0.B26 R12.F0.B25 R12.F0.B24 R12.F0.B23 R12.F0.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[26]:MUX.I1: R12.F0.B16 R12.F1.B21 R12.F1.B20 R12.F1.B19 R12.F1.B18 R12.F0.B17 R12.F1.B27 R12.F1.B26 R12.F1.B25 R12.F1.B24 R12.F1.B23 R12.F1.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[26]:PRESELECT_I0: R10.F1.B21 inv 0
	BUFGCTRL[26]:PRESELECT_I1: R10.F1.B23 inv 0
	BUFGCTRL[27]:CREATE_EDGE: R10.F0.B28 inv 1
	BUFGCTRL[27]:ENABLE: R8.F1.B43 R8.F1.B42 R8.F1.B41 R8.F1.B40 R8.F0.B42 inv 00000
	BUFGCTRL[27]:IMUX_ENABLE: R12.F1.B12 inv 0
	BUFGCTRL[27]:INIT_OUT: R10.F0.B26 inv 0
	BUFGCTRL[27]:INV.CE0: R10.F1.B25 inv 1
	BUFGCTRL[27]:INV.CE1: R10.F1.B29 inv 1
	BUFGCTRL[27]:INV.IGNORE0: R10.F1.B27 inv 1
	BUFGCTRL[27]:INV.IGNORE1: R10.F0.B27 inv 1
	BUFGCTRL[27]:INV.S0: R10.F0.B25 inv 1
	BUFGCTRL[27]:INV.S1: R10.F0.B29 inv 1
	BUFGCTRL[27]:MUX.I0: R12.F1.B0 R12.F0.B5 R12.F0.B4 R12.F0.B3 R12.F0.B2 R12.F1.B1 R12.F0.B11 R12.F0.B10 R12.F0.B9 R12.F0.B8 R12.F0.B7 R12.F0.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[27]:MUX.I1: R12.F0.B0 R12.F1.B5 R12.F1.B4 R12.F1.B3 R12.F1.B2 R12.F0.B1 R12.F1.B11 R12.F1.B10 R12.F1.B9 R12.F1.B8 R12.F1.B7 R12.F1.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[27]:PRESELECT_I0: R10.F1.B26 inv 0
	BUFGCTRL[27]:PRESELECT_I1: R10.F1.B28 inv 0
	BUFGCTRL[28]:CREATE_EDGE: R10.F0.B13 inv 1
	BUFGCTRL[28]:ENABLE: R8.F1.B33 R8.F1.B32 R8.F1.B31 R8.F1.B30 R8.F0.B32 inv 00000
	BUFGCTRL[28]:IMUX_ENABLE: R11.F1.B60 inv 0
	BUFGCTRL[28]:INIT_OUT: R10.F0.B11 inv 0
	BUFGCTRL[28]:INV.CE0: R10.F1.B10 inv 1
	BUFGCTRL[28]:INV.CE1: R10.F1.B14 inv 1
	BUFGCTRL[28]:INV.IGNORE0: R10.F1.B12 inv 1
	BUFGCTRL[28]:INV.IGNORE1: R10.F0.B12 inv 1
	BUFGCTRL[28]:INV.S0: R10.F0.B10 inv 1
	BUFGCTRL[28]:INV.S1: R10.F0.B14 inv 1
	BUFGCTRL[28]:MUX.I0: R11.F1.B48 R11.F0.B53 R11.F0.B52 R11.F0.B51 R11.F0.B50 R11.F1.B49 R11.F0.B59 R11.F0.B58 R11.F0.B57 R11.F0.B56 R11.F0.B55 R11.F0.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[28]:MUX.I1: R11.F0.B48 R11.F1.B53 R11.F1.B52 R11.F1.B51 R11.F1.B50 R11.F0.B49 R11.F1.B59 R11.F1.B58 R11.F1.B57 R11.F1.B56 R11.F1.B55 R11.F1.B54
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[28]:PRESELECT_I0: R10.F1.B11 inv 0
	BUFGCTRL[28]:PRESELECT_I1: R10.F1.B13 inv 0
	BUFGCTRL[29]:CREATE_EDGE: R10.F0.B18 inv 1
	BUFGCTRL[29]:ENABLE: R8.F1.B23 R8.F1.B22 R8.F1.B21 R8.F1.B20 R8.F0.B22 inv 00000
	BUFGCTRL[29]:IMUX_ENABLE: R11.F1.B44 inv 0
	BUFGCTRL[29]:INIT_OUT: R10.F0.B16 inv 0
	BUFGCTRL[29]:INV.CE0: R10.F1.B15 inv 1
	BUFGCTRL[29]:INV.CE1: R10.F1.B19 inv 1
	BUFGCTRL[29]:INV.IGNORE0: R10.F1.B17 inv 1
	BUFGCTRL[29]:INV.IGNORE1: R10.F0.B17 inv 1
	BUFGCTRL[29]:INV.S0: R10.F0.B15 inv 1
	BUFGCTRL[29]:INV.S1: R10.F0.B19 inv 1
	BUFGCTRL[29]:MUX.I0: R11.F1.B32 R11.F0.B37 R11.F0.B36 R11.F0.B35 R11.F0.B34 R11.F1.B33 R11.F0.B43 R11.F0.B42 R11.F0.B41 R11.F0.B40 R11.F0.B39 R11.F0.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[29]:MUX.I1: R11.F0.B32 R11.F1.B37 R11.F1.B36 R11.F1.B35 R11.F1.B34 R11.F0.B33 R11.F1.B43 R11.F1.B42 R11.F1.B41 R11.F1.B40 R11.F1.B39 R11.F1.B38
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[29]:PRESELECT_I0: R10.F1.B16 inv 0
	BUFGCTRL[29]:PRESELECT_I1: R10.F1.B18 inv 0
	BUFGCTRL[2]:CREATE_EDGE: R5.F0.B16 inv 1
	BUFGCTRL[2]:ENABLE: R6.F1.B29 R6.F1.B28 R6.F1.B27 R6.F1.B26 R6.F0.B27 inv 00000
	BUFGCTRL[2]:IMUX_ENABLE: R1.F1.B51 inv 0
	BUFGCTRL[2]:INIT_OUT: R5.F0.B18 inv 0
	BUFGCTRL[2]:INV.CE0: R5.F1.B19 inv 1
	BUFGCTRL[2]:INV.CE1: R5.F1.B15 inv 1
	BUFGCTRL[2]:INV.IGNORE0: R5.F1.B17 inv 1
	BUFGCTRL[2]:INV.IGNORE1: R5.F0.B17 inv 1
	BUFGCTRL[2]:INV.S0: R5.F0.B19 inv 1
	BUFGCTRL[2]:INV.S1: R5.F0.B15 inv 1
	BUFGCTRL[2]:MUX.I0: R1.F1.B62 R1.F0.B58 R1.F0.B59 R1.F0.B60 R1.F0.B61 R1.F1.B63 R1.F0.B52 R1.F0.B53 R1.F0.B54 R1.F0.B55 R1.F0.B56 R1.F0.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[2]:MUX.I1: R1.F0.B62 R1.F1.B58 R1.F1.B59 R1.F1.B60 R1.F1.B61 R1.F0.B63 R1.F1.B52 R1.F1.B53 R1.F1.B54 R1.F1.B55 R1.F1.B56 R1.F1.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[2]:PRESELECT_I0: R5.F1.B18 inv 0
	BUFGCTRL[2]:PRESELECT_I1: R5.F1.B16 inv 0
	BUFGCTRL[30]:CREATE_EDGE: R10.F0.B3 inv 1
	BUFGCTRL[30]:ENABLE: R8.F1.B13 R8.F1.B12 R8.F1.B11 R8.F1.B10 R8.F0.B12 inv 00000
	BUFGCTRL[30]:IMUX_ENABLE: R11.F1.B28 inv 0
	BUFGCTRL[30]:INIT_OUT: R10.F0.B1 inv 0
	BUFGCTRL[30]:INV.CE0: R10.F1.B0 inv 1
	BUFGCTRL[30]:INV.CE1: R10.F1.B4 inv 1
	BUFGCTRL[30]:INV.IGNORE0: R10.F1.B2 inv 1
	BUFGCTRL[30]:INV.IGNORE1: R10.F0.B2 inv 1
	BUFGCTRL[30]:INV.S0: R10.F0.B0 inv 1
	BUFGCTRL[30]:INV.S1: R10.F0.B4 inv 1
	BUFGCTRL[30]:MUX.I0: R11.F1.B16 R11.F0.B21 R11.F0.B20 R11.F0.B19 R11.F0.B18 R11.F1.B17 R11.F0.B27 R11.F0.B26 R11.F0.B25 R11.F0.B24 R11.F0.B23 R11.F0.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[30]:MUX.I1: R11.F0.B16 R11.F1.B21 R11.F1.B20 R11.F1.B19 R11.F1.B18 R11.F0.B17 R11.F1.B27 R11.F1.B26 R11.F1.B25 R11.F1.B24 R11.F1.B23 R11.F1.B22
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[30]:PRESELECT_I0: R10.F1.B1 inv 0
	BUFGCTRL[30]:PRESELECT_I1: R10.F1.B3 inv 0
	BUFGCTRL[31]:CREATE_EDGE: R10.F0.B8 inv 1
	BUFGCTRL[31]:ENABLE: R8.F1.B3 R8.F1.B2 R8.F1.B1 R8.F1.B0 R8.F0.B2 inv 00000
	BUFGCTRL[31]:IMUX_ENABLE: R11.F1.B12 inv 0
	BUFGCTRL[31]:INIT_OUT: R10.F0.B6 inv 0
	BUFGCTRL[31]:INV.CE0: R10.F1.B5 inv 1
	BUFGCTRL[31]:INV.CE1: R10.F1.B9 inv 1
	BUFGCTRL[31]:INV.IGNORE0: R10.F1.B7 inv 1
	BUFGCTRL[31]:INV.IGNORE1: R10.F0.B7 inv 1
	BUFGCTRL[31]:INV.S0: R10.F0.B5 inv 1
	BUFGCTRL[31]:INV.S1: R10.F0.B9 inv 1
	BUFGCTRL[31]:MUX.I0: R11.F1.B0 R11.F0.B5 R11.F0.B4 R11.F0.B3 R11.F0.B2 R11.F1.B1 R11.F0.B11 R11.F0.B10 R11.F0.B9 R11.F0.B8 R11.F0.B7 R11.F0.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[31]:MUX.I1: R11.F0.B0 R11.F1.B5 R11.F1.B4 R11.F1.B3 R11.F1.B2 R11.F0.B1 R11.F1.B11 R11.F1.B10 R11.F1.B9 R11.F1.B8 R11.F1.B7 R11.F1.B6
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[31]:PRESELECT_I0: R10.F1.B6 inv 0
	BUFGCTRL[31]:PRESELECT_I1: R10.F1.B8 inv 0
	BUFGCTRL[3]:CREATE_EDGE: R5.F0.B11 inv 1
	BUFGCTRL[3]:ENABLE: R6.F1.B39 R6.F1.B38 R6.F1.B37 R6.F1.B36 R6.F0.B37 inv 00000
	BUFGCTRL[3]:IMUX_ENABLE: R1.F1.B67 inv 0
	BUFGCTRL[3]:INIT_OUT: R5.F0.B13 inv 0
	BUFGCTRL[3]:INV.CE0: R5.F1.B14 inv 1
	BUFGCTRL[3]:INV.CE1: R5.F1.B10 inv 1
	BUFGCTRL[3]:INV.IGNORE0: R5.F1.B12 inv 1
	BUFGCTRL[3]:INV.IGNORE1: R5.F0.B12 inv 1
	BUFGCTRL[3]:INV.S0: R5.F0.B14 inv 1
	BUFGCTRL[3]:INV.S1: R5.F0.B10 inv 1
	BUFGCTRL[3]:MUX.I0: R1.F1.B78 R1.F0.B74 R1.F0.B75 R1.F0.B76 R1.F0.B77 R1.F1.B79 R1.F0.B68 R1.F0.B69 R1.F0.B70 R1.F0.B71 R1.F0.B72 R1.F0.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[3]:MUX.I1: R1.F0.B78 R1.F1.B74 R1.F1.B75 R1.F1.B76 R1.F1.B77 R1.F0.B79 R1.F1.B68 R1.F1.B69 R1.F1.B70 R1.F1.B71 R1.F1.B72 R1.F1.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[3]:PRESELECT_I0: R5.F1.B13 inv 0
	BUFGCTRL[3]:PRESELECT_I1: R5.F1.B11 inv 0
	BUFGCTRL[4]:CREATE_EDGE: R5.F0.B26 inv 1
	BUFGCTRL[4]:ENABLE: R6.F1.B49 R6.F1.B48 R6.F1.B47 R6.F1.B46 R6.F0.B47 inv 00000
	BUFGCTRL[4]:IMUX_ENABLE: R2.F1.B19 inv 0
	BUFGCTRL[4]:INIT_OUT: R5.F0.B28 inv 0
	BUFGCTRL[4]:INV.CE0: R5.F1.B29 inv 1
	BUFGCTRL[4]:INV.CE1: R5.F1.B25 inv 1
	BUFGCTRL[4]:INV.IGNORE0: R5.F1.B27 inv 1
	BUFGCTRL[4]:INV.IGNORE1: R5.F0.B27 inv 1
	BUFGCTRL[4]:INV.S0: R5.F0.B29 inv 1
	BUFGCTRL[4]:INV.S1: R5.F0.B25 inv 1
	BUFGCTRL[4]:MUX.I0: R2.F1.B30 R2.F0.B26 R2.F0.B27 R2.F0.B28 R2.F0.B29 R2.F1.B31 R2.F0.B20 R2.F0.B21 R2.F0.B22 R2.F0.B23 R2.F0.B24 R2.F0.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[4]:MUX.I1: R2.F0.B30 R2.F1.B26 R2.F1.B27 R2.F1.B28 R2.F1.B29 R2.F0.B31 R2.F1.B20 R2.F1.B21 R2.F1.B22 R2.F1.B23 R2.F1.B24 R2.F1.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[4]:PRESELECT_I0: R5.F1.B28 inv 0
	BUFGCTRL[4]:PRESELECT_I1: R5.F1.B26 inv 0
	BUFGCTRL[5]:CREATE_EDGE: R5.F0.B21 inv 1
	BUFGCTRL[5]:ENABLE: R6.F1.B59 R6.F1.B58 R6.F1.B57 R6.F1.B56 R6.F0.B57 inv 00000
	BUFGCTRL[5]:IMUX_ENABLE: R2.F1.B35 inv 0
	BUFGCTRL[5]:INIT_OUT: R5.F0.B23 inv 0
	BUFGCTRL[5]:INV.CE0: R5.F1.B24 inv 1
	BUFGCTRL[5]:INV.CE1: R5.F1.B20 inv 1
	BUFGCTRL[5]:INV.IGNORE0: R5.F1.B22 inv 1
	BUFGCTRL[5]:INV.IGNORE1: R5.F0.B22 inv 1
	BUFGCTRL[5]:INV.S0: R5.F0.B24 inv 1
	BUFGCTRL[5]:INV.S1: R5.F0.B20 inv 1
	BUFGCTRL[5]:MUX.I0: R2.F1.B46 R2.F0.B42 R2.F0.B43 R2.F0.B44 R2.F0.B45 R2.F1.B47 R2.F0.B36 R2.F0.B37 R2.F0.B38 R2.F0.B39 R2.F0.B40 R2.F0.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[5]:MUX.I1: R2.F0.B46 R2.F1.B42 R2.F1.B43 R2.F1.B44 R2.F1.B45 R2.F0.B47 R2.F1.B36 R2.F1.B37 R2.F1.B38 R2.F1.B39 R2.F1.B40 R2.F1.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[5]:PRESELECT_I0: R5.F1.B23 inv 0
	BUFGCTRL[5]:PRESELECT_I1: R5.F1.B21 inv 0
	BUFGCTRL[6]:CREATE_EDGE: R5.F0.B36 inv 1
	BUFGCTRL[6]:ENABLE: R6.F1.B69 R6.F1.B68 R6.F1.B67 R6.F1.B66 R6.F0.B67 inv 00000
	BUFGCTRL[6]:IMUX_ENABLE: R2.F1.B51 inv 0
	BUFGCTRL[6]:INIT_OUT: R5.F0.B38 inv 0
	BUFGCTRL[6]:INV.CE0: R5.F1.B39 inv 1
	BUFGCTRL[6]:INV.CE1: R5.F1.B35 inv 1
	BUFGCTRL[6]:INV.IGNORE0: R5.F1.B37 inv 1
	BUFGCTRL[6]:INV.IGNORE1: R5.F0.B37 inv 1
	BUFGCTRL[6]:INV.S0: R5.F0.B39 inv 1
	BUFGCTRL[6]:INV.S1: R5.F0.B35 inv 1
	BUFGCTRL[6]:MUX.I0: R2.F1.B62 R2.F0.B58 R2.F0.B59 R2.F0.B60 R2.F0.B61 R2.F1.B63 R2.F0.B52 R2.F0.B53 R2.F0.B54 R2.F0.B55 R2.F0.B56 R2.F0.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[6]:MUX.I1: R2.F0.B62 R2.F1.B58 R2.F1.B59 R2.F1.B60 R2.F1.B61 R2.F0.B63 R2.F1.B52 R2.F1.B53 R2.F1.B54 R2.F1.B55 R2.F1.B56 R2.F1.B57
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[6]:PRESELECT_I0: R5.F1.B38 inv 0
	BUFGCTRL[6]:PRESELECT_I1: R5.F1.B36 inv 0
	BUFGCTRL[7]:CREATE_EDGE: R5.F0.B31 inv 1
	BUFGCTRL[7]:ENABLE: R6.F1.B79 R6.F1.B78 R6.F1.B77 R6.F1.B76 R6.F0.B77 inv 00000
	BUFGCTRL[7]:IMUX_ENABLE: R2.F1.B67 inv 0
	BUFGCTRL[7]:INIT_OUT: R5.F0.B33 inv 0
	BUFGCTRL[7]:INV.CE0: R5.F1.B34 inv 1
	BUFGCTRL[7]:INV.CE1: R5.F1.B30 inv 1
	BUFGCTRL[7]:INV.IGNORE0: R5.F1.B32 inv 1
	BUFGCTRL[7]:INV.IGNORE1: R5.F0.B32 inv 1
	BUFGCTRL[7]:INV.S0: R5.F0.B34 inv 1
	BUFGCTRL[7]:INV.S1: R5.F0.B30 inv 1
	BUFGCTRL[7]:MUX.I0: R2.F1.B78 R2.F0.B74 R2.F0.B75 R2.F0.B76 R2.F0.B77 R2.F1.B79 R2.F0.B68 R2.F0.B69 R2.F0.B70 R2.F0.B71 R2.F0.B72 R2.F0.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[7]:MUX.I1: R2.F0.B78 R2.F1.B74 R2.F1.B75 R2.F1.B76 R2.F1.B77 R2.F0.B79 R2.F1.B68 R2.F1.B69 R2.F1.B70 R2.F1.B71 R2.F1.B72 R2.F1.B73
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[7]:PRESELECT_I0: R5.F1.B33 inv 0
	BUFGCTRL[7]:PRESELECT_I1: R5.F1.B31 inv 0
	BUFGCTRL[8]:CREATE_EDGE: R5.F0.B46 inv 1
	BUFGCTRL[8]:ENABLE: R7.F1.B9 R7.F1.B8 R7.F1.B7 R7.F1.B6 R7.F0.B7 inv 00000
	BUFGCTRL[8]:IMUX_ENABLE: R3.F1.B19 inv 0
	BUFGCTRL[8]:INIT_OUT: R5.F0.B48 inv 0
	BUFGCTRL[8]:INV.CE0: R5.F1.B49 inv 1
	BUFGCTRL[8]:INV.CE1: R5.F1.B45 inv 1
	BUFGCTRL[8]:INV.IGNORE0: R5.F1.B47 inv 1
	BUFGCTRL[8]:INV.IGNORE1: R5.F0.B47 inv 1
	BUFGCTRL[8]:INV.S0: R5.F0.B49 inv 1
	BUFGCTRL[8]:INV.S1: R5.F0.B45 inv 1
	BUFGCTRL[8]:MUX.I0: R3.F1.B30 R3.F0.B26 R3.F0.B27 R3.F0.B28 R3.F0.B29 R3.F1.B31 R3.F0.B20 R3.F0.B21 R3.F0.B22 R3.F0.B23 R3.F0.B24 R3.F0.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[8]:MUX.I1: R3.F0.B30 R3.F1.B26 R3.F1.B27 R3.F1.B28 R3.F1.B29 R3.F0.B31 R3.F1.B20 R3.F1.B21 R3.F1.B22 R3.F1.B23 R3.F1.B24 R3.F1.B25
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[8]:PRESELECT_I0: R5.F1.B48 inv 0
	BUFGCTRL[8]:PRESELECT_I1: R5.F1.B46 inv 0
	BUFGCTRL[9]:CREATE_EDGE: R5.F0.B41 inv 1
	BUFGCTRL[9]:ENABLE: R7.F1.B19 R7.F1.B18 R7.F1.B17 R7.F1.B16 R7.F0.B17 inv 00000
	BUFGCTRL[9]:IMUX_ENABLE: R3.F1.B35 inv 0
	BUFGCTRL[9]:INIT_OUT: R5.F0.B43 inv 0
	BUFGCTRL[9]:INV.CE0: R5.F1.B44 inv 1
	BUFGCTRL[9]:INV.CE1: R5.F1.B40 inv 1
	BUFGCTRL[9]:INV.IGNORE0: R5.F1.B42 inv 1
	BUFGCTRL[9]:INV.IGNORE1: R5.F0.B42 inv 1
	BUFGCTRL[9]:INV.S0: R5.F0.B44 inv 1
	BUFGCTRL[9]:INV.S1: R5.F0.B40 inv 1
	BUFGCTRL[9]:MUX.I0: R3.F1.B46 R3.F0.B42 R3.F0.B43 R3.F0.B44 R3.F0.B45 R3.F1.B47 R3.F0.B36 R3.F0.B37 R3.F0.B38 R3.F0.B39 R3.F0.B40 R3.F0.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[9]:MUX.I1: R3.F0.B46 R3.F1.B42 R3.F1.B43 R3.F1.B44 R3.F1.B45 R3.F0.B47 R3.F1.B36 R3.F1.B37 R3.F1.B38 R3.F1.B39 R3.F1.B40 R3.F1.B41
		010000000001: CKINT0
		010000000010: CKINT1
		000010000001: GFB0
		000010000010: GFB1
		000100010000: GFB10
		000100100000: GFB11
		001000000001: GFB12
		001000000010: GFB13
		001000000100: GFB14
		001000001000: GFB15
		000010000100: GFB2
		000010001000: GFB3
		000010010000: GFB4
		000010100000: GFB5
		000100000001: GFB6
		000100000010: GFB7
		000100000100: GFB8
		000100001000: GFB9
		001000010000: MGT_L0
		001000100000: MGT_L1
		010000010000: MGT_R0
		010000100000: MGT_R1
		100001000000: MUXBUS
		000000000000: NONE
	BUFGCTRL[9]:PRESELECT_I0: R5.F1.B43 inv 0
	BUFGCTRL[9]:PRESELECT_I1: R5.F1.B41 inv 0
	BUFG_MGTCLK_N:BUF.MGT_L0: R14.F0.B64 inv 0
	BUFG_MGTCLK_N:BUF.MGT_L1: R14.F0.B65 inv 0
	BUFG_MGTCLK_N:BUF.MGT_R0: R14.F0.B62 inv 0
	BUFG_MGTCLK_N:BUF.MGT_R1: R14.F0.B63 inv 0
	BUFG_MGTCLK_S:BUF.MGT_L0: R1.F0.B15 inv 0
	BUFG_MGTCLK_S:BUF.MGT_L1: R1.F0.B14 inv 0
	BUFG_MGTCLK_S:BUF.MGT_R0: R1.F0.B17 inv 0
	BUFG_MGTCLK_S:BUF.MGT_R1: R1.F0.B16 inv 0
}

bstile CLK_DCM_N {
	CLK_DCM:MUX.MUXBUS0: R5.F0.B72 R5.F0.B69 R5.F0.B68 R5.F0.B67 R5.F0.B66 R5.F0.B73 R5.F0.B60 R5.F0.B61 R5.F0.B62 R5.F0.B63 R5.F0.B64 R5.F0.B65 R5.F0.B79 R5.F0.B76 R5.F0.B75 R5.F0.B74 R5.F0.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS1: R5.F2.B72 R5.F2.B69 R5.F2.B68 R5.F2.B67 R5.F2.B66 R5.F2.B73 R5.F2.B60 R5.F2.B61 R5.F2.B62 R5.F2.B63 R5.F2.B64 R5.F2.B65 R5.F2.B79 R5.F2.B76 R5.F2.B75 R5.F2.B74 R5.F2.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS10: R4.F0.B52 R4.F0.B49 R4.F0.B48 R4.F0.B47 R4.F0.B46 R4.F0.B53 R4.F0.B40 R4.F0.B41 R4.F0.B42 R4.F0.B43 R4.F0.B44 R4.F0.B45 R4.F0.B59 R4.F0.B56 R4.F0.B55 R4.F0.B54 R4.F0.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS11: R4.F2.B52 R4.F2.B49 R4.F2.B48 R4.F2.B47 R4.F2.B46 R4.F2.B53 R4.F2.B40 R4.F2.B41 R4.F2.B42 R4.F2.B43 R4.F2.B44 R4.F2.B45 R4.F2.B59 R4.F2.B56 R4.F2.B55 R4.F2.B54 R4.F2.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS12: R4.F0.B32 R4.F0.B29 R4.F0.B28 R4.F0.B27 R4.F0.B26 R4.F0.B33 R4.F0.B20 R4.F0.B21 R4.F0.B22 R4.F0.B23 R4.F0.B24 R4.F0.B25 R4.F0.B39 R4.F0.B36 R4.F0.B35 R4.F0.B34 R4.F0.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS13: R4.F2.B32 R4.F2.B29 R4.F2.B28 R4.F2.B27 R4.F2.B26 R4.F2.B33 R4.F2.B20 R4.F2.B21 R4.F2.B22 R4.F2.B23 R4.F2.B24 R4.F2.B25 R4.F2.B39 R4.F2.B36 R4.F2.B35 R4.F2.B34 R4.F2.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS14: R4.F0.B12 R4.F0.B9 R4.F0.B8 R4.F0.B7 R4.F0.B6 R4.F0.B13 R4.F0.B0 R4.F0.B1 R4.F0.B2 R4.F0.B3 R4.F0.B4 R4.F0.B5 R4.F0.B19 R4.F0.B16 R4.F0.B15 R4.F0.B14 R4.F0.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS15: R4.F2.B12 R4.F2.B9 R4.F2.B8 R4.F2.B7 R4.F2.B6 R4.F2.B13 R4.F2.B0 R4.F2.B1 R4.F2.B2 R4.F2.B3 R4.F2.B4 R4.F2.B5 R4.F2.B19 R4.F2.B16 R4.F2.B15 R4.F2.B14 R4.F2.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS16: R3.F0.B72 R3.F0.B69 R3.F0.B68 R3.F0.B67 R3.F0.B66 R3.F0.B73 R3.F0.B60 R3.F0.B61 R3.F0.B62 R3.F0.B63 R3.F0.B64 R3.F0.B65 R3.F0.B79 R3.F0.B76 R3.F0.B75 R3.F0.B74 R3.F0.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS17: R3.F2.B72 R3.F2.B69 R3.F2.B68 R3.F2.B67 R3.F2.B66 R3.F2.B73 R3.F2.B60 R3.F2.B61 R3.F2.B62 R3.F2.B63 R3.F2.B64 R3.F2.B65 R3.F2.B79 R3.F2.B76 R3.F2.B75 R3.F2.B74 R3.F2.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS18: R3.F0.B52 R3.F0.B49 R3.F0.B48 R3.F0.B47 R3.F0.B46 R3.F0.B53 R3.F0.B40 R3.F0.B41 R3.F0.B42 R3.F0.B43 R3.F0.B44 R3.F0.B45 R3.F0.B59 R3.F0.B56 R3.F0.B55 R3.F0.B54 R3.F0.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS19: R3.F2.B52 R3.F2.B49 R3.F2.B48 R3.F2.B47 R3.F2.B46 R3.F2.B53 R3.F2.B40 R3.F2.B41 R3.F2.B42 R3.F2.B43 R3.F2.B44 R3.F2.B45 R3.F2.B59 R3.F2.B56 R3.F2.B55 R3.F2.B54 R3.F2.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS2: R5.F0.B52 R5.F0.B49 R5.F0.B48 R5.F0.B47 R5.F0.B46 R5.F0.B53 R5.F0.B40 R5.F0.B41 R5.F0.B42 R5.F0.B43 R5.F0.B44 R5.F0.B45 R5.F0.B59 R5.F0.B56 R5.F0.B55 R5.F0.B54 R5.F0.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS20: R3.F0.B32 R3.F0.B29 R3.F0.B28 R3.F0.B27 R3.F0.B26 R3.F0.B33 R3.F0.B20 R3.F0.B21 R3.F0.B22 R3.F0.B23 R3.F0.B24 R3.F0.B25 R3.F0.B39 R3.F0.B36 R3.F0.B35 R3.F0.B34 R3.F0.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS21: R3.F2.B32 R3.F2.B29 R3.F2.B28 R3.F2.B27 R3.F2.B26 R3.F2.B33 R3.F2.B20 R3.F2.B21 R3.F2.B22 R3.F2.B23 R3.F2.B24 R3.F2.B25 R3.F2.B39 R3.F2.B36 R3.F2.B35 R3.F2.B34 R3.F2.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS22: R3.F0.B12 R3.F0.B9 R3.F0.B8 R3.F0.B7 R3.F0.B6 R3.F0.B13 R3.F0.B0 R3.F0.B1 R3.F0.B2 R3.F0.B3 R3.F0.B4 R3.F0.B5 R3.F0.B19 R3.F0.B16 R3.F0.B15 R3.F0.B14 R3.F0.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS23: R3.F2.B12 R3.F2.B9 R3.F2.B8 R3.F2.B7 R3.F2.B6 R3.F2.B13 R3.F2.B0 R3.F2.B1 R3.F2.B2 R3.F2.B3 R3.F2.B4 R3.F2.B5 R3.F2.B19 R3.F2.B16 R3.F2.B15 R3.F2.B14 R3.F2.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS24: R2.F0.B72 R2.F0.B69 R2.F0.B68 R2.F0.B67 R2.F0.B66 R2.F0.B73 R2.F0.B60 R2.F0.B61 R2.F0.B62 R2.F0.B63 R2.F0.B64 R2.F0.B65 R2.F0.B79 R2.F0.B76 R2.F0.B75 R2.F0.B74 R2.F0.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS25: R2.F2.B72 R2.F2.B69 R2.F2.B68 R2.F2.B67 R2.F2.B66 R2.F2.B73 R2.F2.B60 R2.F2.B61 R2.F2.B62 R2.F2.B63 R2.F2.B64 R2.F2.B65 R2.F2.B79 R2.F2.B76 R2.F2.B75 R2.F2.B74 R2.F2.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS26: R2.F0.B52 R2.F0.B49 R2.F0.B48 R2.F0.B47 R2.F0.B46 R2.F0.B53 R2.F0.B40 R2.F0.B41 R2.F0.B42 R2.F0.B43 R2.F0.B44 R2.F0.B45 R2.F0.B59 R2.F0.B56 R2.F0.B55 R2.F0.B54 R2.F0.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS27: R2.F2.B52 R2.F2.B49 R2.F2.B48 R2.F2.B47 R2.F2.B46 R2.F2.B53 R2.F2.B40 R2.F2.B41 R2.F2.B42 R2.F2.B43 R2.F2.B44 R2.F2.B45 R2.F2.B59 R2.F2.B56 R2.F2.B55 R2.F2.B54 R2.F2.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS28: R2.F0.B32 R2.F0.B29 R2.F0.B28 R2.F0.B27 R2.F0.B26 R2.F0.B33 R2.F0.B20 R2.F0.B21 R2.F0.B22 R2.F0.B23 R2.F0.B24 R2.F0.B25 R2.F0.B39 R2.F0.B36 R2.F0.B35 R2.F0.B34 R2.F0.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS29: R2.F2.B32 R2.F2.B29 R2.F2.B28 R2.F2.B27 R2.F2.B26 R2.F2.B33 R2.F2.B20 R2.F2.B21 R2.F2.B22 R2.F2.B23 R2.F2.B24 R2.F2.B25 R2.F2.B39 R2.F2.B36 R2.F2.B35 R2.F2.B34 R2.F2.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS3: R5.F2.B52 R5.F2.B49 R5.F2.B48 R5.F2.B47 R5.F2.B46 R5.F2.B53 R5.F2.B40 R5.F2.B41 R5.F2.B42 R5.F2.B43 R5.F2.B44 R5.F2.B45 R5.F2.B59 R5.F2.B56 R5.F2.B55 R5.F2.B54 R5.F2.B51
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS30: R2.F0.B12 R2.F0.B9 R2.F0.B8 R2.F0.B7 R2.F0.B6 R2.F0.B13 R2.F0.B0 R2.F0.B1 R2.F0.B2 R2.F0.B3 R2.F0.B4 R2.F0.B5 R2.F0.B19 R2.F0.B16 R2.F0.B15 R2.F0.B14 R2.F0.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS31: R2.F2.B12 R2.F2.B9 R2.F2.B8 R2.F2.B7 R2.F2.B6 R2.F2.B13 R2.F2.B0 R2.F2.B1 R2.F2.B2 R2.F2.B3 R2.F2.B4 R2.F2.B5 R2.F2.B19 R2.F2.B16 R2.F2.B15 R2.F2.B14 R2.F2.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS4: R5.F0.B32 R5.F0.B29 R5.F0.B28 R5.F0.B27 R5.F0.B26 R5.F0.B33 R5.F0.B20 R5.F0.B21 R5.F0.B22 R5.F0.B23 R5.F0.B24 R5.F0.B25 R5.F0.B39 R5.F0.B36 R5.F0.B35 R5.F0.B34 R5.F0.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS5: R5.F2.B32 R5.F2.B29 R5.F2.B28 R5.F2.B27 R5.F2.B26 R5.F2.B33 R5.F2.B20 R5.F2.B21 R5.F2.B22 R5.F2.B23 R5.F2.B24 R5.F2.B25 R5.F2.B39 R5.F2.B36 R5.F2.B35 R5.F2.B34 R5.F2.B31
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS6: R5.F0.B12 R5.F0.B9 R5.F0.B8 R5.F0.B7 R5.F0.B6 R5.F0.B13 R5.F0.B0 R5.F0.B1 R5.F0.B2 R5.F0.B3 R5.F0.B4 R5.F0.B5 R5.F0.B19 R5.F0.B16 R5.F0.B15 R5.F0.B14 R5.F0.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS7: R5.F2.B12 R5.F2.B9 R5.F2.B8 R5.F2.B7 R5.F2.B6 R5.F2.B13 R5.F2.B0 R5.F2.B1 R5.F2.B2 R5.F2.B3 R5.F2.B4 R5.F2.B5 R5.F2.B19 R5.F2.B16 R5.F2.B15 R5.F2.B14 R5.F2.B11
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS8: R4.F0.B72 R4.F0.B69 R4.F0.B68 R4.F0.B67 R4.F0.B66 R4.F0.B73 R4.F0.B60 R4.F0.B61 R4.F0.B62 R4.F0.B63 R4.F0.B64 R4.F0.B65 R4.F0.B79 R4.F0.B76 R4.F0.B75 R4.F0.B74 R4.F0.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS9: R4.F2.B72 R4.F2.B69 R4.F2.B68 R4.F2.B67 R4.F2.B66 R4.F2.B73 R4.F2.B60 R4.F2.B61 R4.F2.B62 R4.F2.B63 R4.F2.B64 R4.F2.B65 R4.F2.B79 R4.F2.B76 R4.F2.B75 R4.F2.B74 R4.F2.B71
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
}

bstile CLK_DCM_S {
	CLK_DCM:MUX.MUXBUS0: R2.F0.B6 R2.F0.B10 R2.F0.B11 R2.F0.B12 R2.F0.B13 R2.F0.B7 R2.F0.B19 R2.F0.B18 R2.F0.B17 R2.F0.B16 R2.F0.B15 R2.F0.B14 R2.F0.B8 R2.F0.B5 R2.F0.B4 R2.F0.B3 R2.F0.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS1: R2.F2.B6 R2.F2.B10 R2.F2.B11 R2.F2.B12 R2.F2.B13 R2.F2.B7 R2.F2.B19 R2.F2.B18 R2.F2.B17 R2.F2.B16 R2.F2.B15 R2.F2.B14 R2.F2.B8 R2.F2.B5 R2.F2.B4 R2.F2.B3 R2.F2.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS10: R3.F0.B26 R3.F0.B30 R3.F0.B31 R3.F0.B32 R3.F0.B33 R3.F0.B27 R3.F0.B39 R3.F0.B38 R3.F0.B37 R3.F0.B36 R3.F0.B35 R3.F0.B34 R3.F0.B28 R3.F0.B25 R3.F0.B24 R3.F0.B23 R3.F0.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS11: R3.F2.B26 R3.F2.B30 R3.F2.B31 R3.F2.B32 R3.F2.B33 R3.F2.B27 R3.F2.B39 R3.F2.B38 R3.F2.B37 R3.F2.B36 R3.F2.B35 R3.F2.B34 R3.F2.B28 R3.F2.B25 R3.F2.B24 R3.F2.B23 R3.F2.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS12: R3.F0.B46 R3.F0.B50 R3.F0.B51 R3.F0.B52 R3.F0.B53 R3.F0.B47 R3.F0.B59 R3.F0.B58 R3.F0.B57 R3.F0.B56 R3.F0.B55 R3.F0.B54 R3.F0.B48 R3.F0.B45 R3.F0.B44 R3.F0.B43 R3.F0.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS13: R3.F2.B46 R3.F2.B50 R3.F2.B51 R3.F2.B52 R3.F2.B53 R3.F2.B47 R3.F2.B59 R3.F2.B58 R3.F2.B57 R3.F2.B56 R3.F2.B55 R3.F2.B54 R3.F2.B48 R3.F2.B45 R3.F2.B44 R3.F2.B43 R3.F2.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS14: R3.F0.B66 R3.F0.B70 R3.F0.B71 R3.F0.B72 R3.F0.B73 R3.F0.B67 R3.F0.B79 R3.F0.B78 R3.F0.B77 R3.F0.B76 R3.F0.B75 R3.F0.B74 R3.F0.B68 R3.F0.B65 R3.F0.B64 R3.F0.B63 R3.F0.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS15: R3.F2.B66 R3.F2.B70 R3.F2.B71 R3.F2.B72 R3.F2.B73 R3.F2.B67 R3.F2.B79 R3.F2.B78 R3.F2.B77 R3.F2.B76 R3.F2.B75 R3.F2.B74 R3.F2.B68 R3.F2.B65 R3.F2.B64 R3.F2.B63 R3.F2.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS16: R4.F0.B6 R4.F0.B10 R4.F0.B11 R4.F0.B12 R4.F0.B13 R4.F0.B7 R4.F0.B19 R4.F0.B18 R4.F0.B17 R4.F0.B16 R4.F0.B15 R4.F0.B14 R4.F0.B8 R4.F0.B5 R4.F0.B4 R4.F0.B3 R4.F0.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS17: R4.F2.B6 R4.F2.B10 R4.F2.B11 R4.F2.B12 R4.F2.B13 R4.F2.B7 R4.F2.B19 R4.F2.B18 R4.F2.B17 R4.F2.B16 R4.F2.B15 R4.F2.B14 R4.F2.B8 R4.F2.B5 R4.F2.B4 R4.F2.B3 R4.F2.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS18: R4.F0.B26 R4.F0.B30 R4.F0.B31 R4.F0.B32 R4.F0.B33 R4.F0.B27 R4.F0.B39 R4.F0.B38 R4.F0.B37 R4.F0.B36 R4.F0.B35 R4.F0.B34 R4.F0.B28 R4.F0.B25 R4.F0.B24 R4.F0.B23 R4.F0.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS19: R4.F2.B26 R4.F2.B30 R4.F2.B31 R4.F2.B32 R4.F2.B33 R4.F2.B27 R4.F2.B39 R4.F2.B38 R4.F2.B37 R4.F2.B36 R4.F2.B35 R4.F2.B34 R4.F2.B28 R4.F2.B25 R4.F2.B24 R4.F2.B23 R4.F2.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS2: R2.F0.B26 R2.F0.B30 R2.F0.B31 R2.F0.B32 R2.F0.B33 R2.F0.B27 R2.F0.B39 R2.F0.B38 R2.F0.B37 R2.F0.B36 R2.F0.B35 R2.F0.B34 R2.F0.B28 R2.F0.B25 R2.F0.B24 R2.F0.B23 R2.F0.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS20: R4.F0.B46 R4.F0.B50 R4.F0.B51 R4.F0.B52 R4.F0.B53 R4.F0.B47 R4.F0.B59 R4.F0.B58 R4.F0.B57 R4.F0.B56 R4.F0.B55 R4.F0.B54 R4.F0.B48 R4.F0.B45 R4.F0.B44 R4.F0.B43 R4.F0.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS21: R4.F2.B46 R4.F2.B50 R4.F2.B51 R4.F2.B52 R4.F2.B53 R4.F2.B47 R4.F2.B59 R4.F2.B58 R4.F2.B57 R4.F2.B56 R4.F2.B55 R4.F2.B54 R4.F2.B48 R4.F2.B45 R4.F2.B44 R4.F2.B43 R4.F2.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS22: R4.F0.B66 R4.F0.B70 R4.F0.B71 R4.F0.B72 R4.F0.B73 R4.F0.B67 R4.F0.B79 R4.F0.B78 R4.F0.B77 R4.F0.B76 R4.F0.B75 R4.F0.B74 R4.F0.B68 R4.F0.B65 R4.F0.B64 R4.F0.B63 R4.F0.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS23: R4.F2.B66 R4.F2.B70 R4.F2.B71 R4.F2.B72 R4.F2.B73 R4.F2.B67 R4.F2.B79 R4.F2.B78 R4.F2.B77 R4.F2.B76 R4.F2.B75 R4.F2.B74 R4.F2.B68 R4.F2.B65 R4.F2.B64 R4.F2.B63 R4.F2.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS24: R5.F0.B6 R5.F0.B10 R5.F0.B11 R5.F0.B12 R5.F0.B13 R5.F0.B7 R5.F0.B19 R5.F0.B18 R5.F0.B17 R5.F0.B16 R5.F0.B15 R5.F0.B14 R5.F0.B8 R5.F0.B5 R5.F0.B4 R5.F0.B3 R5.F0.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS25: R5.F2.B6 R5.F2.B10 R5.F2.B11 R5.F2.B12 R5.F2.B13 R5.F2.B7 R5.F2.B19 R5.F2.B18 R5.F2.B17 R5.F2.B16 R5.F2.B15 R5.F2.B14 R5.F2.B8 R5.F2.B5 R5.F2.B4 R5.F2.B3 R5.F2.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS26: R5.F0.B26 R5.F0.B30 R5.F0.B31 R5.F0.B32 R5.F0.B33 R5.F0.B27 R5.F0.B39 R5.F0.B38 R5.F0.B37 R5.F0.B36 R5.F0.B35 R5.F0.B34 R5.F0.B28 R5.F0.B25 R5.F0.B24 R5.F0.B23 R5.F0.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS27: R5.F2.B26 R5.F2.B30 R5.F2.B31 R5.F2.B32 R5.F2.B33 R5.F2.B27 R5.F2.B39 R5.F2.B38 R5.F2.B37 R5.F2.B36 R5.F2.B35 R5.F2.B34 R5.F2.B28 R5.F2.B25 R5.F2.B24 R5.F2.B23 R5.F2.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS28: R5.F0.B46 R5.F0.B50 R5.F0.B51 R5.F0.B52 R5.F0.B53 R5.F0.B47 R5.F0.B59 R5.F0.B58 R5.F0.B57 R5.F0.B56 R5.F0.B55 R5.F0.B54 R5.F0.B48 R5.F0.B45 R5.F0.B44 R5.F0.B43 R5.F0.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS29: R5.F2.B46 R5.F2.B50 R5.F2.B51 R5.F2.B52 R5.F2.B53 R5.F2.B47 R5.F2.B59 R5.F2.B58 R5.F2.B57 R5.F2.B56 R5.F2.B55 R5.F2.B54 R5.F2.B48 R5.F2.B45 R5.F2.B44 R5.F2.B43 R5.F2.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS3: R2.F2.B26 R2.F2.B30 R2.F2.B31 R2.F2.B32 R2.F2.B33 R2.F2.B27 R2.F2.B39 R2.F2.B38 R2.F2.B37 R2.F2.B36 R2.F2.B35 R2.F2.B34 R2.F2.B28 R2.F2.B25 R2.F2.B24 R2.F2.B23 R2.F2.B20
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS30: R5.F0.B66 R5.F0.B70 R5.F0.B71 R5.F0.B72 R5.F0.B73 R5.F0.B67 R5.F0.B79 R5.F0.B78 R5.F0.B77 R5.F0.B76 R5.F0.B75 R5.F0.B74 R5.F0.B68 R5.F0.B65 R5.F0.B64 R5.F0.B63 R5.F0.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS31: R5.F2.B66 R5.F2.B70 R5.F2.B71 R5.F2.B72 R5.F2.B73 R5.F2.B67 R5.F2.B79 R5.F2.B78 R5.F2.B77 R5.F2.B76 R5.F2.B75 R5.F2.B74 R5.F2.B68 R5.F2.B65 R5.F2.B64 R5.F2.B63 R5.F2.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS4: R2.F0.B46 R2.F0.B50 R2.F0.B51 R2.F0.B52 R2.F0.B53 R2.F0.B47 R2.F0.B59 R2.F0.B58 R2.F0.B57 R2.F0.B56 R2.F0.B55 R2.F0.B54 R2.F0.B48 R2.F0.B45 R2.F0.B44 R2.F0.B43 R2.F0.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS5: R2.F2.B46 R2.F2.B50 R2.F2.B51 R2.F2.B52 R2.F2.B53 R2.F2.B47 R2.F2.B59 R2.F2.B58 R2.F2.B57 R2.F2.B56 R2.F2.B55 R2.F2.B54 R2.F2.B48 R2.F2.B45 R2.F2.B44 R2.F2.B43 R2.F2.B40
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS6: R2.F0.B66 R2.F0.B70 R2.F0.B71 R2.F0.B72 R2.F0.B73 R2.F0.B67 R2.F0.B79 R2.F0.B78 R2.F0.B77 R2.F0.B76 R2.F0.B75 R2.F0.B74 R2.F0.B68 R2.F0.B65 R2.F0.B64 R2.F0.B63 R2.F0.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS7: R2.F2.B66 R2.F2.B70 R2.F2.B71 R2.F2.B72 R2.F2.B73 R2.F2.B67 R2.F2.B79 R2.F2.B78 R2.F2.B77 R2.F2.B76 R2.F2.B75 R2.F2.B74 R2.F2.B68 R2.F2.B65 R2.F2.B64 R2.F2.B63 R2.F2.B60
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS8: R3.F0.B6 R3.F0.B10 R3.F0.B11 R3.F0.B12 R3.F0.B13 R3.F0.B7 R3.F0.B19 R3.F0.B18 R3.F0.B17 R3.F0.B16 R3.F0.B15 R3.F0.B14 R3.F0.B8 R3.F0.B5 R3.F0.B4 R3.F0.B3 R3.F0.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
	CLK_DCM:MUX.MUXBUS9: R3.F2.B6 R3.F2.B10 R3.F2.B11 R3.F2.B12 R3.F2.B13 R3.F2.B7 R3.F2.B19 R3.F2.B18 R3.F2.B17 R3.F2.B16 R3.F2.B15 R3.F2.B14 R3.F2.B8 R3.F2.B5 R3.F2.B4 R3.F2.B3 R3.F2.B0
		00001000000111111: DCM0
		00001000001011111: DCM1
		00010001000011111: DCM10
		00010010000011111: DCM11
		00100000000111111: DCM12
		00100000001011111: DCM13
		00100000010011111: DCM14
		00100000100011111: DCM15
		00100001000011111: DCM16
		00100010000011111: DCM17
		01000000000111111: DCM18
		01000000001011111: DCM19
		00001000010011111: DCM2
		01000000010011111: DCM20
		01000000100011111: DCM21
		01000001000011111: DCM22
		01000010000011111: DCM23
		00001000100011111: DCM3
		00001001000011111: DCM4
		00001010000011111: DCM5
		00010000000111111: DCM6
		00010000001011111: DCM7
		00010000010011111: DCM8
		00010000100011111: DCM9
		00000000000000000: NONE
		10000100000011111: PASS
}

bstile CLK_HROW {
	CLK_HROW:BUF.GCLK0: R2.F0.B12 inv 0
	CLK_HROW:BUF.GCLK1: R2.F1.B12 inv 0
	CLK_HROW:BUF.GCLK10: R0.F0.B7 inv 0
	CLK_HROW:BUF.GCLK11: R0.F0.B8 inv 0
	CLK_HROW:BUF.GCLK12: R1.F0.B8 inv 0
	CLK_HROW:BUF.GCLK13: R1.F0.B7 inv 0
	CLK_HROW:BUF.GCLK14: R1.F0.B6 inv 0
	CLK_HROW:BUF.GCLK15: R1.F0.B5 inv 0
	CLK_HROW:BUF.GCLK16: R0.F0.B9 inv 0
	CLK_HROW:BUF.GCLK17: R0.F0.B4 inv 0
	CLK_HROW:BUF.GCLK18: R0.F0.B3 inv 0
	CLK_HROW:BUF.GCLK19: R0.F0.B2 inv 0
	CLK_HROW:BUF.GCLK2: R2.F0.B13 inv 0
	CLK_HROW:BUF.GCLK20: R1.F0.B2 inv 0
	CLK_HROW:BUF.GCLK21: R1.F0.B3 inv 0
	CLK_HROW:BUF.GCLK22: R1.F0.B4 inv 0
	CLK_HROW:BUF.GCLK23: R1.F0.B9 inv 0
	CLK_HROW:BUF.GCLK24: R0.F0.B0 inv 0
	CLK_HROW:BUF.GCLK25: R0.F0.B1 inv 0
	CLK_HROW:BUF.GCLK26: R2.F2.B12 inv 0
	CLK_HROW:BUF.GCLK27: R2.F2.B13 inv 0
	CLK_HROW:BUF.GCLK28: R2.F2.B14 inv 0
	CLK_HROW:BUF.GCLK29: R2.F2.B15 inv 0
	CLK_HROW:BUF.GCLK3: R2.F1.B13 inv 0
	CLK_HROW:BUF.GCLK30: R1.F0.B1 inv 0
	CLK_HROW:BUF.GCLK31: R1.F0.B0 inv 0
	CLK_HROW:BUF.GCLK4: R2.F0.B14 inv 0
	CLK_HROW:BUF.GCLK5: R2.F1.B14 inv 0
	CLK_HROW:BUF.GCLK6: R2.F0.B15 inv 0
	CLK_HROW:BUF.GCLK7: R2.F1.B15 inv 0
	CLK_HROW:BUF.GCLK8: R0.F0.B5 inv 0
	CLK_HROW:BUF.GCLK9: R0.F0.B6 inv 0
	CLK_HROW:MUX.HCLK_L0: R1.F0.B11 R1.F1.B13 R1.F1.B14 R1.F1.B12 R1.F1.B0 R1.F1.B2 R1.F1.B3 R1.F1.B6 R1.F1.B7 R1.F1.B8 R1.F1.B9 R1.F1.B11 R1.F1.B19 R1.F1.B18 R1.F1.B17 R1.F1.B16 R1.F1.B15 R1.F1.B5 R1.F1.B4 R1.F1.B1
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L1: R0.F0.B71 R0.F1.B73 R0.F1.B74 R0.F1.B72 R0.F1.B60 R0.F1.B62 R0.F1.B63 R0.F1.B66 R0.F1.B67 R0.F1.B68 R0.F1.B69 R0.F1.B71 R0.F1.B79 R0.F1.B78 R0.F1.B77 R0.F1.B76 R0.F1.B75 R0.F1.B65 R0.F1.B64 R0.F1.B61
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L2: R1.F0.B31 R1.F1.B33 R1.F1.B34 R1.F1.B32 R1.F1.B20 R1.F1.B22 R1.F1.B23 R1.F1.B26 R1.F1.B27 R1.F1.B28 R1.F1.B29 R1.F1.B31 R1.F1.B39 R1.F1.B38 R1.F1.B37 R1.F1.B36 R1.F1.B35 R1.F1.B25 R1.F1.B24 R1.F1.B21
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L3: R0.F0.B51 R0.F1.B53 R0.F1.B54 R0.F1.B52 R0.F1.B40 R0.F1.B42 R0.F1.B43 R0.F1.B46 R0.F1.B47 R0.F1.B48 R0.F1.B49 R0.F1.B51 R0.F1.B59 R0.F1.B58 R0.F1.B57 R0.F1.B56 R0.F1.B55 R0.F1.B45 R0.F1.B44 R0.F1.B41
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L4: R1.F0.B51 R1.F1.B53 R1.F1.B54 R1.F1.B52 R1.F1.B40 R1.F1.B42 R1.F1.B43 R1.F1.B46 R1.F1.B47 R1.F1.B48 R1.F1.B49 R1.F1.B51 R1.F1.B59 R1.F1.B58 R1.F1.B57 R1.F1.B56 R1.F1.B55 R1.F1.B45 R1.F1.B44 R1.F1.B41
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L5: R0.F0.B31 R0.F1.B33 R0.F1.B34 R0.F1.B32 R0.F1.B20 R0.F1.B22 R0.F1.B23 R0.F1.B26 R0.F1.B27 R0.F1.B28 R0.F1.B29 R0.F1.B31 R0.F1.B39 R0.F1.B38 R0.F1.B37 R0.F1.B36 R0.F1.B35 R0.F1.B25 R0.F1.B24 R0.F1.B21
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L6: R1.F0.B71 R1.F1.B73 R1.F1.B74 R1.F1.B72 R1.F1.B60 R1.F1.B62 R1.F1.B63 R1.F1.B66 R1.F1.B67 R1.F1.B68 R1.F1.B69 R1.F1.B71 R1.F1.B79 R1.F1.B78 R1.F1.B77 R1.F1.B76 R1.F1.B75 R1.F1.B65 R1.F1.B64 R1.F1.B61
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_L7: R0.F0.B11 R0.F1.B13 R0.F1.B14 R0.F1.B12 R0.F1.B0 R0.F1.B2 R0.F1.B3 R0.F1.B6 R0.F1.B7 R0.F1.B8 R0.F1.B9 R0.F1.B11 R0.F1.B19 R0.F1.B18 R0.F1.B17 R0.F1.B16 R0.F1.B15 R0.F1.B5 R0.F1.B4 R0.F1.B1
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R0: R1.F0.B10 R1.F2.B13 R1.F2.B14 R1.F2.B12 R1.F2.B0 R1.F2.B2 R1.F2.B3 R1.F2.B6 R1.F2.B7 R1.F2.B8 R1.F2.B9 R1.F2.B11 R1.F2.B19 R1.F2.B18 R1.F2.B17 R1.F2.B16 R1.F2.B15 R1.F2.B5 R1.F2.B4 R1.F2.B1
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R1: R0.F0.B70 R0.F2.B73 R0.F2.B74 R0.F2.B72 R0.F2.B60 R0.F2.B62 R0.F2.B63 R0.F2.B66 R0.F2.B67 R0.F2.B68 R0.F2.B69 R0.F2.B71 R0.F2.B79 R0.F2.B78 R0.F2.B77 R0.F2.B76 R0.F2.B75 R0.F2.B65 R0.F2.B64 R0.F2.B61
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R2: R1.F0.B30 R1.F2.B33 R1.F2.B34 R1.F2.B32 R1.F2.B20 R1.F2.B22 R1.F2.B23 R1.F2.B26 R1.F2.B27 R1.F2.B28 R1.F2.B29 R1.F2.B31 R1.F2.B39 R1.F2.B38 R1.F2.B37 R1.F2.B36 R1.F2.B35 R1.F2.B25 R1.F2.B24 R1.F2.B21
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R3: R0.F0.B50 R0.F2.B53 R0.F2.B54 R0.F2.B52 R0.F2.B40 R0.F2.B42 R0.F2.B43 R0.F2.B46 R0.F2.B47 R0.F2.B48 R0.F2.B49 R0.F2.B51 R0.F2.B59 R0.F2.B58 R0.F2.B57 R0.F2.B56 R0.F2.B55 R0.F2.B45 R0.F2.B44 R0.F2.B41
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R4: R1.F0.B50 R1.F2.B53 R1.F2.B54 R1.F2.B52 R1.F2.B40 R1.F2.B42 R1.F2.B43 R1.F2.B46 R1.F2.B47 R1.F2.B48 R1.F2.B49 R1.F2.B51 R1.F2.B59 R1.F2.B58 R1.F2.B57 R1.F2.B56 R1.F2.B55 R1.F2.B45 R1.F2.B44 R1.F2.B41
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R5: R0.F0.B30 R0.F2.B33 R0.F2.B34 R0.F2.B32 R0.F2.B20 R0.F2.B22 R0.F2.B23 R0.F2.B26 R0.F2.B27 R0.F2.B28 R0.F2.B29 R0.F2.B31 R0.F2.B39 R0.F2.B38 R0.F2.B37 R0.F2.B36 R0.F2.B35 R0.F2.B25 R0.F2.B24 R0.F2.B21
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R6: R1.F0.B70 R1.F2.B73 R1.F2.B74 R1.F2.B72 R1.F2.B60 R1.F2.B62 R1.F2.B63 R1.F2.B66 R1.F2.B67 R1.F2.B68 R1.F2.B69 R1.F2.B71 R1.F2.B79 R1.F2.B78 R1.F2.B77 R1.F2.B76 R1.F2.B75 R1.F2.B65 R1.F2.B64 R1.F2.B61
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
	CLK_HROW:MUX.HCLK_R7: R0.F0.B10 R0.F2.B13 R0.F2.B14 R0.F2.B12 R0.F2.B0 R0.F2.B2 R0.F2.B3 R0.F2.B6 R0.F2.B7 R0.F2.B8 R0.F2.B9 R0.F2.B11 R0.F2.B19 R0.F2.B18 R0.F2.B17 R0.F2.B16 R0.F2.B15 R0.F2.B5 R0.F2.B4 R0.F2.B1
		00010000000111111111: GCLK0
		00010000001011111111: GCLK1
		00100000010011111111: GCLK10
		00100000100011111111: GCLK11
		00100001000011111111: GCLK12
		00100010000011111111: GCLK13
		00100100000011111111: GCLK14
		00101000000011111111: GCLK15
		01000000000111111111: GCLK16
		01000000001011111111: GCLK17
		01000000010011111111: GCLK18
		01000000100011111111: GCLK19
		00010000010011111111: GCLK2
		01000001000011111111: GCLK20
		01000010000011111111: GCLK21
		01000100000011111111: GCLK22
		01001000000011111111: GCLK23
		10000000000111111111: GCLK24
		10000000001011111111: GCLK25
		10000000010011111111: GCLK26
		10000000100011111111: GCLK27
		10000001000011111111: GCLK28
		10000010000011111111: GCLK29
		00010000100011111111: GCLK3
		10000100000011111111: GCLK30
		10001000000011111111: GCLK31
		00010001000011111111: GCLK4
		00010010000011111111: GCLK5
		00010100000011111111: GCLK6
		00011000000011111111: GCLK7
		00100000000111111111: GCLK8
		00100000001011111111: GCLK9
		00000000000000000000: NONE
}

bstile CLK_IOB_N {
	CLK_IOB:BUF.GIOB0: R14.F0.B68 R14.F0.B65 R14.F0.B64 R14.F0.B63 R14.F0.B61 inv 00000
	CLK_IOB:BUF.GIOB1: R14.F0.B48 R14.F0.B45 R14.F0.B44 R14.F0.B43 R14.F0.B41 inv 00000
	CLK_IOB:BUF.GIOB10: R13.F2.B68 R13.F2.B65 R13.F2.B64 R13.F2.B63 R13.F2.B61 inv 00000
	CLK_IOB:BUF.GIOB11: R13.F2.B48 R13.F2.B45 R13.F2.B44 R13.F2.B43 R13.F2.B41 inv 00000
	CLK_IOB:BUF.GIOB12: R13.F0.B28 R13.F0.B25 R13.F0.B24 R13.F0.B23 R13.F0.B21 inv 00000
	CLK_IOB:BUF.GIOB13: R13.F0.B8 R13.F0.B5 R13.F0.B4 R13.F0.B3 R13.F0.B1 inv 00000
	CLK_IOB:BUF.GIOB14: R13.F2.B28 R13.F2.B25 R13.F2.B24 R13.F2.B23 R13.F2.B21 inv 00000
	CLK_IOB:BUF.GIOB15: R13.F2.B8 R13.F2.B5 R13.F2.B4 R13.F2.B3 R13.F2.B1 inv 00000
	CLK_IOB:BUF.GIOB2: R14.F2.B68 R14.F2.B65 R14.F2.B64 R14.F2.B63 R14.F2.B61 inv 00000
	CLK_IOB:BUF.GIOB3: R14.F2.B48 R14.F2.B45 R14.F2.B44 R14.F2.B43 R14.F2.B41 inv 00000
	CLK_IOB:BUF.GIOB4: R14.F0.B28 R14.F0.B25 R14.F0.B24 R14.F0.B23 R14.F0.B21 inv 00000
	CLK_IOB:BUF.GIOB5: R14.F0.B8 R14.F0.B5 R14.F0.B4 R14.F0.B3 R14.F0.B1 inv 00000
	CLK_IOB:BUF.GIOB6: R14.F2.B28 R14.F2.B25 R14.F2.B24 R14.F2.B23 R14.F2.B21 inv 00000
	CLK_IOB:BUF.GIOB7: R14.F2.B8 R14.F2.B5 R14.F2.B4 R14.F2.B3 R14.F2.B1 inv 00000
	CLK_IOB:BUF.GIOB8: R13.F0.B68 R13.F0.B65 R13.F0.B64 R13.F0.B63 R13.F0.B61 inv 00000
	CLK_IOB:BUF.GIOB9: R13.F0.B48 R13.F0.B45 R13.F0.B44 R13.F0.B43 R13.F0.B41 inv 00000
	CLK_IOB:MUX.MUXBUS0: R4.F0.B79 R4.F0.B60 R4.F0.B61 R4.F0.B62 R4.F0.B63 R4.F0.B75 R4.F2.B64 R4.F2.B66 R4.F0.B66 R4.F0.B65 R4.F0.B77 R4.F0.B74 R4.F0.B73 R4.F0.B72 R4.F0.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS1: R4.F2.B79 R4.F2.B60 R4.F2.B61 R4.F2.B62 R4.F2.B63 R4.F2.B75 R4.F2.B65 R4.F2.B67 R4.F0.B67 R4.F0.B64 R4.F2.B77 R4.F2.B74 R4.F2.B73 R4.F2.B72 R4.F2.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS10: R3.F0.B59 R3.F0.B40 R3.F0.B41 R3.F0.B42 R3.F0.B43 R3.F0.B55 R3.F2.B44 R3.F2.B46 R3.F0.B46 R3.F0.B45 R3.F0.B57 R3.F0.B54 R3.F0.B53 R3.F0.B52 R3.F0.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS11: R3.F2.B59 R3.F2.B40 R3.F2.B41 R3.F2.B42 R3.F2.B43 R3.F2.B55 R3.F2.B45 R3.F2.B47 R3.F0.B47 R3.F0.B44 R3.F2.B57 R3.F2.B54 R3.F2.B53 R3.F2.B52 R3.F2.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS12: R3.F0.B39 R3.F0.B20 R3.F0.B21 R3.F0.B22 R3.F0.B23 R3.F0.B35 R3.F2.B24 R3.F2.B26 R3.F0.B26 R3.F0.B25 R3.F0.B37 R3.F0.B34 R3.F0.B33 R3.F0.B32 R3.F0.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS13: R3.F2.B39 R3.F2.B20 R3.F2.B21 R3.F2.B22 R3.F2.B23 R3.F2.B35 R3.F2.B25 R3.F2.B27 R3.F0.B27 R3.F0.B24 R3.F2.B37 R3.F2.B34 R3.F2.B33 R3.F2.B32 R3.F2.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS14: R3.F0.B19 R3.F0.B0 R3.F0.B1 R3.F0.B2 R3.F0.B3 R3.F0.B15 R3.F2.B4 R3.F2.B6 R3.F0.B6 R3.F0.B5 R3.F0.B17 R3.F0.B14 R3.F0.B13 R3.F0.B12 R3.F0.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS15: R3.F2.B19 R3.F2.B0 R3.F2.B1 R3.F2.B2 R3.F2.B3 R3.F2.B15 R3.F2.B5 R3.F2.B7 R3.F0.B7 R3.F0.B4 R3.F2.B17 R3.F2.B14 R3.F2.B13 R3.F2.B12 R3.F2.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS16: R2.F0.B79 R2.F0.B60 R2.F0.B61 R2.F0.B62 R2.F0.B63 R2.F0.B75 R2.F2.B64 R2.F2.B66 R2.F0.B66 R2.F0.B65 R2.F0.B77 R2.F0.B74 R2.F0.B73 R2.F0.B72 R2.F0.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS17: R2.F2.B79 R2.F2.B60 R2.F2.B61 R2.F2.B62 R2.F2.B63 R2.F2.B75 R2.F2.B65 R2.F2.B67 R2.F0.B67 R2.F0.B64 R2.F2.B77 R2.F2.B74 R2.F2.B73 R2.F2.B72 R2.F2.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS18: R2.F0.B59 R2.F0.B40 R2.F0.B41 R2.F0.B42 R2.F0.B43 R2.F0.B55 R2.F2.B44 R2.F2.B46 R2.F0.B46 R2.F0.B45 R2.F0.B57 R2.F0.B54 R2.F0.B53 R2.F0.B52 R2.F0.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS19: R2.F2.B59 R2.F2.B40 R2.F2.B41 R2.F2.B42 R2.F2.B43 R2.F2.B55 R2.F2.B45 R2.F2.B47 R2.F0.B47 R2.F0.B44 R2.F2.B57 R2.F2.B54 R2.F2.B53 R2.F2.B52 R2.F2.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS2: R4.F0.B59 R4.F0.B40 R4.F0.B41 R4.F0.B42 R4.F0.B43 R4.F0.B55 R4.F2.B44 R4.F2.B46 R4.F0.B46 R4.F0.B45 R4.F0.B57 R4.F0.B54 R4.F0.B53 R4.F0.B52 R4.F0.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS20: R2.F0.B39 R2.F0.B20 R2.F0.B21 R2.F0.B22 R2.F0.B23 R2.F0.B35 R2.F2.B24 R2.F2.B26 R2.F0.B26 R2.F0.B25 R2.F0.B37 R2.F0.B34 R2.F0.B33 R2.F0.B32 R2.F0.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS21: R2.F2.B39 R2.F2.B20 R2.F2.B21 R2.F2.B22 R2.F2.B23 R2.F2.B35 R2.F2.B25 R2.F2.B27 R2.F0.B27 R2.F0.B24 R2.F2.B37 R2.F2.B34 R2.F2.B33 R2.F2.B32 R2.F2.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS22: R2.F0.B19 R2.F0.B0 R2.F0.B1 R2.F0.B2 R2.F0.B3 R2.F0.B15 R2.F2.B4 R2.F2.B6 R2.F0.B6 R2.F0.B5 R2.F0.B17 R2.F0.B14 R2.F0.B13 R2.F0.B12 R2.F0.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS23: R2.F2.B19 R2.F2.B0 R2.F2.B1 R2.F2.B2 R2.F2.B3 R2.F2.B15 R2.F2.B5 R2.F2.B7 R2.F0.B7 R2.F0.B4 R2.F2.B17 R2.F2.B14 R2.F2.B13 R2.F2.B12 R2.F2.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS24: R1.F0.B79 R1.F0.B60 R1.F0.B61 R1.F0.B62 R1.F0.B63 R1.F0.B75 R1.F2.B64 R1.F2.B66 R1.F0.B66 R1.F0.B65 R1.F0.B77 R1.F0.B74 R1.F0.B73 R1.F0.B72 R1.F0.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS25: R1.F2.B79 R1.F2.B60 R1.F2.B61 R1.F2.B62 R1.F2.B63 R1.F2.B75 R1.F2.B65 R1.F2.B67 R1.F0.B67 R1.F0.B64 R1.F2.B77 R1.F2.B74 R1.F2.B73 R1.F2.B72 R1.F2.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS26: R1.F0.B59 R1.F0.B40 R1.F0.B41 R1.F0.B42 R1.F0.B43 R1.F0.B55 R1.F2.B44 R1.F2.B46 R1.F0.B46 R1.F0.B45 R1.F0.B57 R1.F0.B54 R1.F0.B53 R1.F0.B52 R1.F0.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS27: R1.F2.B59 R1.F2.B40 R1.F2.B41 R1.F2.B42 R1.F2.B43 R1.F2.B55 R1.F2.B45 R1.F2.B47 R1.F0.B47 R1.F0.B44 R1.F2.B57 R1.F2.B54 R1.F2.B53 R1.F2.B52 R1.F2.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS28: R1.F0.B39 R1.F0.B20 R1.F0.B21 R1.F0.B22 R1.F0.B23 R1.F0.B35 R1.F2.B24 R1.F2.B26 R1.F0.B26 R1.F0.B25 R1.F0.B37 R1.F0.B34 R1.F0.B33 R1.F0.B32 R1.F0.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS29: R1.F2.B39 R1.F2.B20 R1.F2.B21 R1.F2.B22 R1.F2.B23 R1.F2.B35 R1.F2.B25 R1.F2.B27 R1.F0.B27 R1.F0.B24 R1.F2.B37 R1.F2.B34 R1.F2.B33 R1.F2.B32 R1.F2.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS3: R4.F2.B59 R4.F2.B40 R4.F2.B41 R4.F2.B42 R4.F2.B43 R4.F2.B55 R4.F2.B45 R4.F2.B47 R4.F0.B47 R4.F0.B44 R4.F2.B57 R4.F2.B54 R4.F2.B53 R4.F2.B52 R4.F2.B49
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS30: R1.F0.B19 R1.F0.B0 R1.F0.B1 R1.F0.B2 R1.F0.B3 R1.F0.B15 R1.F2.B4 R1.F2.B6 R1.F0.B6 R1.F0.B5 R1.F0.B17 R1.F0.B14 R1.F0.B13 R1.F0.B12 R1.F0.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS31: R1.F2.B19 R1.F2.B0 R1.F2.B1 R1.F2.B2 R1.F2.B3 R1.F2.B15 R1.F2.B5 R1.F2.B7 R1.F0.B7 R1.F0.B4 R1.F2.B17 R1.F2.B14 R1.F2.B13 R1.F2.B12 R1.F2.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS4: R4.F0.B39 R4.F0.B20 R4.F0.B21 R4.F0.B22 R4.F0.B23 R4.F0.B35 R4.F2.B24 R4.F2.B26 R4.F0.B26 R4.F0.B25 R4.F0.B37 R4.F0.B34 R4.F0.B33 R4.F0.B32 R4.F0.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS5: R4.F2.B39 R4.F2.B20 R4.F2.B21 R4.F2.B22 R4.F2.B23 R4.F2.B35 R4.F2.B25 R4.F2.B27 R4.F0.B27 R4.F0.B24 R4.F2.B37 R4.F2.B34 R4.F2.B33 R4.F2.B32 R4.F2.B29
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS6: R4.F0.B19 R4.F0.B0 R4.F0.B1 R4.F0.B2 R4.F0.B3 R4.F0.B15 R4.F2.B4 R4.F2.B6 R4.F0.B6 R4.F0.B5 R4.F0.B17 R4.F0.B14 R4.F0.B13 R4.F0.B12 R4.F0.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS7: R4.F2.B19 R4.F2.B0 R4.F2.B1 R4.F2.B2 R4.F2.B3 R4.F2.B15 R4.F2.B5 R4.F2.B7 R4.F0.B7 R4.F0.B4 R4.F2.B17 R4.F2.B14 R4.F2.B13 R4.F2.B12 R4.F2.B9
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS8: R3.F0.B79 R3.F0.B60 R3.F0.B61 R3.F0.B62 R3.F0.B63 R3.F0.B75 R3.F2.B64 R3.F2.B66 R3.F0.B66 R3.F0.B65 R3.F0.B77 R3.F0.B74 R3.F0.B73 R3.F0.B72 R3.F0.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS9: R3.F2.B79 R3.F2.B60 R3.F2.B61 R3.F2.B62 R3.F2.B63 R3.F2.B75 R3.F2.B65 R3.F2.B67 R3.F0.B67 R3.F0.B64 R3.F2.B77 R3.F2.B74 R3.F2.B73 R3.F2.B72 R3.F2.B69
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
}

bstile CLK_IOB_S {
	CLK_IOB:BUF.GIOB0: R1.F0.B18 R1.F0.B16 R1.F0.B15 R1.F0.B14 R1.F0.B11 inv 00000
	CLK_IOB:BUF.GIOB1: R1.F0.B38 R1.F0.B36 R1.F0.B35 R1.F0.B34 R1.F0.B31 inv 00000
	CLK_IOB:BUF.GIOB10: R2.F2.B18 R2.F2.B16 R2.F2.B15 R2.F2.B14 R2.F2.B11 inv 00000
	CLK_IOB:BUF.GIOB11: R2.F2.B38 R2.F2.B36 R2.F2.B35 R2.F2.B34 R2.F2.B31 inv 00000
	CLK_IOB:BUF.GIOB12: R2.F0.B58 R2.F0.B56 R2.F0.B55 R2.F0.B54 R2.F0.B51 inv 00000
	CLK_IOB:BUF.GIOB13: R2.F0.B78 R2.F0.B76 R2.F0.B75 R2.F0.B74 R2.F0.B71 inv 00000
	CLK_IOB:BUF.GIOB14: R2.F2.B58 R2.F2.B56 R2.F2.B55 R2.F2.B54 R2.F2.B51 inv 00000
	CLK_IOB:BUF.GIOB15: R2.F2.B78 R2.F2.B76 R2.F2.B75 R2.F2.B74 R2.F2.B71 inv 00000
	CLK_IOB:BUF.GIOB2: R1.F2.B18 R1.F2.B16 R1.F2.B15 R1.F2.B14 R1.F2.B11 inv 00000
	CLK_IOB:BUF.GIOB3: R1.F2.B38 R1.F2.B36 R1.F2.B35 R1.F2.B34 R1.F2.B31 inv 00000
	CLK_IOB:BUF.GIOB4: R1.F0.B58 R1.F0.B56 R1.F0.B55 R1.F0.B54 R1.F0.B51 inv 00000
	CLK_IOB:BUF.GIOB5: R1.F0.B78 R1.F0.B76 R1.F0.B75 R1.F0.B74 R1.F0.B71 inv 00000
	CLK_IOB:BUF.GIOB6: R1.F2.B58 R1.F2.B56 R1.F2.B55 R1.F2.B54 R1.F2.B51 inv 00000
	CLK_IOB:BUF.GIOB7: R1.F2.B78 R1.F2.B76 R1.F2.B75 R1.F2.B74 R1.F2.B71 inv 00000
	CLK_IOB:BUF.GIOB8: R2.F0.B18 R2.F0.B16 R2.F0.B15 R2.F0.B14 R2.F0.B11 inv 00000
	CLK_IOB:BUF.GIOB9: R2.F0.B38 R2.F0.B36 R2.F0.B35 R2.F0.B34 R2.F0.B31 inv 00000
	CLK_IOB:MUX.MUXBUS0: R11.F0.B4 R11.F0.B19 R11.F0.B18 R11.F0.B17 R11.F0.B16 R11.F0.B0 R11.F2.B15 R11.F2.B13 R11.F0.B13 R11.F0.B14 R11.F0.B10 R11.F0.B7 R11.F0.B6 R11.F0.B5 R11.F0.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS1: R11.F2.B4 R11.F2.B19 R11.F2.B18 R11.F2.B17 R11.F2.B16 R11.F2.B0 R11.F2.B14 R11.F2.B12 R11.F0.B12 R11.F0.B15 R11.F2.B10 R11.F2.B7 R11.F2.B6 R11.F2.B5 R11.F2.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS10: R12.F0.B24 R12.F0.B39 R12.F0.B38 R12.F0.B37 R12.F0.B36 R12.F0.B20 R12.F2.B35 R12.F2.B33 R12.F0.B33 R12.F0.B34 R12.F0.B30 R12.F0.B27 R12.F0.B26 R12.F0.B25 R12.F0.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS11: R12.F2.B24 R12.F2.B39 R12.F2.B38 R12.F2.B37 R12.F2.B36 R12.F2.B20 R12.F2.B34 R12.F2.B32 R12.F0.B32 R12.F0.B35 R12.F2.B30 R12.F2.B27 R12.F2.B26 R12.F2.B25 R12.F2.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS12: R12.F0.B44 R12.F0.B59 R12.F0.B58 R12.F0.B57 R12.F0.B56 R12.F0.B40 R12.F2.B55 R12.F2.B53 R12.F0.B53 R12.F0.B54 R12.F0.B50 R12.F0.B47 R12.F0.B46 R12.F0.B45 R12.F0.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS13: R12.F2.B44 R12.F2.B59 R12.F2.B58 R12.F2.B57 R12.F2.B56 R12.F2.B40 R12.F2.B54 R12.F2.B52 R12.F0.B52 R12.F0.B55 R12.F2.B50 R12.F2.B47 R12.F2.B46 R12.F2.B45 R12.F2.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS14: R12.F0.B64 R12.F0.B79 R12.F0.B78 R12.F0.B77 R12.F0.B76 R12.F0.B60 R12.F2.B75 R12.F2.B73 R12.F0.B73 R12.F0.B74 R12.F0.B70 R12.F0.B67 R12.F0.B66 R12.F0.B65 R12.F0.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS15: R12.F2.B64 R12.F2.B79 R12.F2.B78 R12.F2.B77 R12.F2.B76 R12.F2.B60 R12.F2.B74 R12.F2.B72 R12.F0.B72 R12.F0.B75 R12.F2.B70 R12.F2.B67 R12.F2.B66 R12.F2.B65 R12.F2.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS16: R13.F0.B4 R13.F0.B19 R13.F0.B18 R13.F0.B17 R13.F0.B16 R13.F0.B0 R13.F2.B15 R13.F2.B13 R13.F0.B13 R13.F0.B14 R13.F0.B10 R13.F0.B7 R13.F0.B6 R13.F0.B5 R13.F0.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS17: R13.F2.B4 R13.F2.B19 R13.F2.B18 R13.F2.B17 R13.F2.B16 R13.F2.B0 R13.F2.B14 R13.F2.B12 R13.F0.B12 R13.F0.B15 R13.F2.B10 R13.F2.B7 R13.F2.B6 R13.F2.B5 R13.F2.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS18: R13.F0.B24 R13.F0.B39 R13.F0.B38 R13.F0.B37 R13.F0.B36 R13.F0.B20 R13.F2.B35 R13.F2.B33 R13.F0.B33 R13.F0.B34 R13.F0.B30 R13.F0.B27 R13.F0.B26 R13.F0.B25 R13.F0.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS19: R13.F2.B24 R13.F2.B39 R13.F2.B38 R13.F2.B37 R13.F2.B36 R13.F2.B20 R13.F2.B34 R13.F2.B32 R13.F0.B32 R13.F0.B35 R13.F2.B30 R13.F2.B27 R13.F2.B26 R13.F2.B25 R13.F2.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS2: R11.F0.B24 R11.F0.B39 R11.F0.B38 R11.F0.B37 R11.F0.B36 R11.F0.B20 R11.F2.B35 R11.F2.B33 R11.F0.B33 R11.F0.B34 R11.F0.B30 R11.F0.B27 R11.F0.B26 R11.F0.B25 R11.F0.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS20: R13.F0.B44 R13.F0.B59 R13.F0.B58 R13.F0.B57 R13.F0.B56 R13.F0.B40 R13.F2.B55 R13.F2.B53 R13.F0.B53 R13.F0.B54 R13.F0.B50 R13.F0.B47 R13.F0.B46 R13.F0.B45 R13.F0.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS21: R13.F2.B44 R13.F2.B59 R13.F2.B58 R13.F2.B57 R13.F2.B56 R13.F2.B40 R13.F2.B54 R13.F2.B52 R13.F0.B52 R13.F0.B55 R13.F2.B50 R13.F2.B47 R13.F2.B46 R13.F2.B45 R13.F2.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS22: R13.F0.B64 R13.F0.B79 R13.F0.B78 R13.F0.B77 R13.F0.B76 R13.F0.B60 R13.F2.B75 R13.F2.B73 R13.F0.B73 R13.F0.B74 R13.F0.B70 R13.F0.B67 R13.F0.B66 R13.F0.B65 R13.F0.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS23: R13.F2.B64 R13.F2.B79 R13.F2.B78 R13.F2.B77 R13.F2.B76 R13.F2.B60 R13.F2.B74 R13.F2.B72 R13.F0.B72 R13.F0.B75 R13.F2.B70 R13.F2.B67 R13.F2.B66 R13.F2.B65 R13.F2.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS24: R14.F0.B4 R14.F0.B19 R14.F0.B18 R14.F0.B17 R14.F0.B16 R14.F0.B0 R14.F2.B15 R14.F2.B13 R14.F0.B13 R14.F0.B14 R14.F0.B10 R14.F0.B7 R14.F0.B6 R14.F0.B5 R14.F0.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS25: R14.F2.B4 R14.F2.B19 R14.F2.B18 R14.F2.B17 R14.F2.B16 R14.F2.B0 R14.F2.B14 R14.F2.B12 R14.F0.B12 R14.F0.B15 R14.F2.B10 R14.F2.B7 R14.F2.B6 R14.F2.B5 R14.F2.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS26: R14.F0.B24 R14.F0.B39 R14.F0.B38 R14.F0.B37 R14.F0.B36 R14.F0.B20 R14.F2.B35 R14.F2.B33 R14.F0.B33 R14.F0.B34 R14.F0.B30 R14.F0.B27 R14.F0.B26 R14.F0.B25 R14.F0.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS27: R14.F2.B24 R14.F2.B39 R14.F2.B38 R14.F2.B37 R14.F2.B36 R14.F2.B20 R14.F2.B34 R14.F2.B32 R14.F0.B32 R14.F0.B35 R14.F2.B30 R14.F2.B27 R14.F2.B26 R14.F2.B25 R14.F2.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS28: R14.F0.B44 R14.F0.B59 R14.F0.B58 R14.F0.B57 R14.F0.B56 R14.F0.B40 R14.F2.B55 R14.F2.B53 R14.F0.B53 R14.F0.B54 R14.F0.B50 R14.F0.B47 R14.F0.B46 R14.F0.B45 R14.F0.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS29: R14.F2.B44 R14.F2.B59 R14.F2.B58 R14.F2.B57 R14.F2.B56 R14.F2.B40 R14.F2.B54 R14.F2.B52 R14.F0.B52 R14.F0.B55 R14.F2.B50 R14.F2.B47 R14.F2.B46 R14.F2.B45 R14.F2.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS3: R11.F2.B24 R11.F2.B39 R11.F2.B38 R11.F2.B37 R11.F2.B36 R11.F2.B20 R11.F2.B34 R11.F2.B32 R11.F0.B32 R11.F0.B35 R11.F2.B30 R11.F2.B27 R11.F2.B26 R11.F2.B25 R11.F2.B22
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS30: R14.F0.B64 R14.F0.B79 R14.F0.B78 R14.F0.B77 R14.F0.B76 R14.F0.B60 R14.F2.B75 R14.F2.B73 R14.F0.B73 R14.F0.B74 R14.F0.B70 R14.F0.B67 R14.F0.B66 R14.F0.B65 R14.F0.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS31: R14.F2.B64 R14.F2.B79 R14.F2.B78 R14.F2.B77 R14.F2.B76 R14.F2.B60 R14.F2.B74 R14.F2.B72 R14.F0.B72 R14.F0.B75 R14.F2.B70 R14.F2.B67 R14.F2.B66 R14.F2.B65 R14.F2.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS4: R11.F0.B44 R11.F0.B59 R11.F0.B58 R11.F0.B57 R11.F0.B56 R11.F0.B40 R11.F2.B55 R11.F2.B53 R11.F0.B53 R11.F0.B54 R11.F0.B50 R11.F0.B47 R11.F0.B46 R11.F0.B45 R11.F0.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS5: R11.F2.B44 R11.F2.B59 R11.F2.B58 R11.F2.B57 R11.F2.B56 R11.F2.B40 R11.F2.B54 R11.F2.B52 R11.F0.B52 R11.F0.B55 R11.F2.B50 R11.F2.B47 R11.F2.B46 R11.F2.B45 R11.F2.B42
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS6: R11.F0.B64 R11.F0.B79 R11.F0.B78 R11.F0.B77 R11.F0.B76 R11.F0.B60 R11.F2.B75 R11.F2.B73 R11.F0.B73 R11.F0.B74 R11.F0.B70 R11.F0.B67 R11.F0.B66 R11.F0.B65 R11.F0.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS7: R11.F2.B64 R11.F2.B79 R11.F2.B78 R11.F2.B77 R11.F2.B76 R11.F2.B60 R11.F2.B74 R11.F2.B72 R11.F0.B72 R11.F0.B75 R11.F2.B70 R11.F2.B67 R11.F2.B66 R11.F2.B65 R11.F2.B62
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS8: R12.F0.B4 R12.F0.B19 R12.F0.B18 R12.F0.B17 R12.F0.B16 R12.F0.B0 R12.F2.B15 R12.F2.B13 R12.F0.B13 R12.F0.B14 R12.F0.B10 R12.F0.B7 R12.F0.B6 R12.F0.B5 R12.F0.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
	CLK_IOB:MUX.MUXBUS9: R12.F2.B4 R12.F2.B19 R12.F2.B18 R12.F2.B17 R12.F2.B16 R12.F2.B0 R12.F2.B14 R12.F2.B12 R12.F0.B12 R12.F0.B15 R12.F2.B10 R12.F2.B7 R12.F2.B6 R12.F2.B5 R12.F2.B2
		000010000111111: GIOB0
		000100000111111: GIOB1
		001000010011111: GIOB10
		010000010011111: GIOB11
		000010100011111: GIOB12
		000100100011111: GIOB13
		001000100011111: GIOB14
		010000100011111: GIOB15
		001000000111111: GIOB2
		010000000111111: GIOB3
		000010001011111: GIOB4
		000100001011111: GIOB5
		001000001011111: GIOB6
		010000001011111: GIOB7
		000010010011111: GIOB8
		000100010011111: GIOB9
		000000000000000: NONE
		100001000011111: PASS
}

bstile CLK_TERM {
	CLK_TERM:GCLK_ENABLE: R0.F0.B79 inv 0
	CLK_TERM:GIOB_ENABLE: R0.F0.B12 inv 0
}

bstile DCM {
	DCM0:ENABLE.GIOB0: R0.F21.B30 inv 0
	DCM0:ENABLE.GIOB1: R0.F21.B31 inv 0
	DCM0:ENABLE.GIOB10: R0.F21.B40 inv 0
	DCM0:ENABLE.GIOB11: R0.F21.B41 inv 0
	DCM0:ENABLE.GIOB12: R0.F21.B42 inv 0
	DCM0:ENABLE.GIOB13: R0.F21.B43 inv 0
	DCM0:ENABLE.GIOB14: R0.F21.B44 inv 0
	DCM0:ENABLE.GIOB15: R0.F21.B45 inv 0
	DCM0:ENABLE.GIOB2: R0.F21.B32 inv 0
	DCM0:ENABLE.GIOB3: R0.F21.B33 inv 0
	DCM0:ENABLE.GIOB4: R0.F21.B34 inv 0
	DCM0:ENABLE.GIOB5: R0.F21.B35 inv 0
	DCM0:ENABLE.GIOB6: R0.F21.B36 inv 0
	DCM0:ENABLE.GIOB7: R0.F21.B37 inv 0
	DCM0:ENABLE.GIOB8: R0.F21.B38 inv 0
	DCM0:ENABLE.GIOB9: R0.F21.B39 inv 0
	DCM0:ENABLE.HCLK0: R0.F21.B22 inv 0
	DCM0:ENABLE.HCLK1: R0.F21.B23 inv 0
	DCM0:ENABLE.HCLK2: R0.F21.B24 inv 0
	DCM0:ENABLE.HCLK3: R0.F21.B25 inv 0
	DCM0:ENABLE.HCLK4: R0.F21.B26 inv 0
	DCM0:ENABLE.HCLK5: R0.F21.B27 inv 0
	DCM0:ENABLE.HCLK6: R0.F21.B28 inv 0
	DCM0:ENABLE.HCLK7: R0.F21.B29 inv 0
	DCM0:ENABLE.MGT0: R0.F21.B46 inv 0
	DCM0:ENABLE.MGT1: R0.F21.B47 inv 0
	DCM0:ENABLE.MGT2: R0.F21.B48 inv 0
	DCM0:ENABLE.MGT3: R0.F21.B49 inv 0
	DCM[0]:BGM_CONFIG_REF_SEL: R3.F20.B15
		1: CLKIN
		0: DCLK
	DCM[0]:BGM_DIVIDE: R3.F19.B74 R3.F19.B73 R3.F19.B72 R3.F19.B71 R3.F19.B70 R3.F19.B69 inv 000000
	DCM[0]:BGM_LDLY: R3.F20.B12 R3.F20.B11 R3.F20.B10 inv 000
	DCM[0]:BGM_MODE: R3.F19.B2 R3.F19.B1
		11: ABS_FREQ_REF
		10: ABS_FREQ_SNAPSHOT
		00: BG_SNAPSHOT
	DCM[0]:BGM_MULTIPLY: R3.F19.B66 R3.F19.B65 R3.F19.B64 R3.F19.B63 R3.F19.B62 R3.F19.B61 inv 000000
	DCM[0]:BGM_SAMPLE_LEN: R3.F19.B9 R3.F19.B8 R3.F19.B7 inv 000
	DCM[0]:BGM_SDLY: R3.F20.B9 R3.F20.B8 R3.F20.B7 inv 000
	DCM[0]:BGM_VADJ: R3.F19.B6 R3.F19.B5 R3.F19.B4 R3.F19.B3 inv 0000
	DCM[0]:BGM_VLDLY: R3.F20.B6 R3.F20.B5 R3.F20.B4 inv 000
	DCM[0]:BGM_VSDLY: R3.F20.B3 R3.F20.B2 R3.F20.B1 inv 000
	DCM[0]:CLKDV_COUNT_FALL: R3.F20.B36 R3.F20.B35 R3.F20.B34 R3.F20.B33 inv 0000
	DCM[0]:CLKDV_COUNT_FALL_2: R3.F20.B32 R3.F20.B31 R3.F20.B30 R3.F20.B29 inv 0000
	DCM[0]:CLKDV_COUNT_MAX: R3.F20.B28 R3.F20.B27 R3.F20.B26 R3.F20.B25 inv 0000
	DCM[0]:CLKDV_MODE: R3.F20.B16
		0: HALF
		1: INT
	DCM[0]:CLKDV_PHASE_FALL: R3.F20.B22 R3.F20.B21 inv 00
	DCM[0]:CLKDV_PHASE_RISE: R3.F20.B24 R3.F20.B23 inv 00
	DCM[0]:CLKFB_ENABLE: R0.F19.B73 inv 0
	DCM[0]:CLKFB_FEEDBACK: R2.F19.B5 inv 0
	DCM[0]:CLKFB_IOB: R0.F20.B46 inv 0
	DCM[0]:CLKFX_DIVIDE: R0.F19.B45 R0.F19.B44 R0.F19.B43 R0.F19.B42 R0.F19.B41 inv 00000
	DCM[0]:CLKFX_MULTIPLY: R0.F19.B5 R0.F19.B4 R0.F19.B3 R0.F19.B2 R0.F19.B1 inv 00000
	DCM[0]:CLKIN_DIVIDE_BY_2: R0.F19.B24 inv 0
	DCM[0]:CLKIN_ENABLE: R0.F19.B25 inv 0
	DCM[0]:CLKIN_IOB: R0.F20.B47 inv 0
	DCM[0]:CLK_FEEDBACK: R0.F20.B22 R0.F20.B21
		00: 1X
		01: 2X
		10: NONE
	DCM[0]:DCM_CLKDV_CLKFX_ALIGNMENT: R0.F19.B66 inv 0
	DCM[0]:DCM_EXT_FB_EN: R0.F20.B27 inv 0
	DCM[0]:DCM_LOCK_HIGH: R2.F19.B10 inv 1
	DCM[0]:DCM_PERFORMANCE_MODE: R2.F19.B41
		0: MAX_RANGE
		1: MAX_SPEED
	DCM[0]:DCM_PULSE_WIDTH_CORRECTION_HIGH: R1.F20.B10 R1.F20.B9 R1.F20.B8 R1.F20.B7 R1.F20.B6 inv 00000
	DCM[0]:DCM_PULSE_WIDTH_CORRECTION_LOW: R1.F20.B5 R1.F20.B4 R1.F20.B3 R1.F20.B2 R1.F20.B1 inv 00000
	DCM[0]:DCM_UNUSED_TAPS_POWERDOWN: R1.F19.B55 inv 0
	DCM[0]:DCM_VBG_PD: R2.F19.B51 R2.F19.B50 inv 00
	DCM[0]:DCM_VBG_SEL: R2.F19.B49 R2.F19.B48 R2.F19.B47 R2.F19.B46 inv 0000
	DCM[0]:DCM_VREF_SOURCE: R2.F19.B44 R2.F19.B43 R2.F19.B42
		111: BGM_ABS_REF
		110: BGM_ABS_SNAP
		100: BGM_SNAP
		000: VDD_VBG
	DCM[0]:DCM_VREG_ENABLE: R2.F19.B45 inv 0
	DCM[0]:DCM_VREG_PHASE_MARGIN: R2.F19.B54 R2.F19.B53 R2.F19.B52 inv 000
	DCM[0]:DESKEW_ADJUST: R0.F20.B45 R0.F20.B44 R0.F20.B43 R0.F20.B42 R0.F20.B41 inv 00000
	DCM[0]:DFS_AVE_FREQ_ADJ_INTERVAL: R1.F19.B7 R1.F19.B6 R1.F19.B5 R1.F19.B4 inv 0000
	DCM[0]:DFS_AVE_FREQ_GAIN: R1.F19.B10 R1.F19.B9 R1.F19.B8
		011: 0.125
		010: 0.25
		001: 0.5
		100: 1.0
		101: 2.0
		110: 4.0
		111: 8.0
	DCM[0]:DFS_AVE_FREQ_SAMPLE_INTERVAL: R1.F19.B3 R1.F19.B2 R1.F19.B1 inv 000
	DCM[0]:DFS_COARSE_SEL: R0.F19.B71
		1: LEGACY
		0: LEVEL
	DCM[0]:DFS_COIN_WINDOW: R1.F19.B15 R1.F19.B14 inv 00
	DCM[0]:DFS_EARLY_LOCK: R0.F19.B70 inv 0
	DCM[0]:DFS_ENABLE: R0.F19.B69 inv 0
	DCM[0]:DFS_EN_RELRST: R0.F19.B23 inv 1
	DCM[0]:DFS_EXTEND_FLUSH_TIME: R1.F19.B11 inv 0
	DCM[0]:DFS_EXTEND_HALT_TIME: R1.F19.B13 inv 0
	DCM[0]:DFS_EXTEND_RUN_TIME: R1.F19.B12 inv 0
	DCM[0]:DFS_FEEDBACK: R0.F20.B23 inv 0
	DCM[0]:DFS_FINE_SEL: R0.F19.B72
		1: LEGACY
		0: LEVEL
	DCM[0]:DFS_FREQUENCY_MODE: R0.F20.B26
		1: HIGH
		0: LOW
	DCM[0]:DFS_HARDSYNC: R0.F19.B68 R0.F19.B67 inv 00
	DCM[0]:DFS_NON_STOP: R0.F20.B25 inv 0
	DCM[0]:DFS_OSCILLATOR_MODE: R0.F19.B64 R0.F19.B63
		10: AVE_FREQ_LOCK
		01: FREQ_LOCK
		00: PHASE_FREQ_LOCK
	DCM[0]:DFS_SKIP_FINE: R0.F20.B24 inv 0
	DCM[0]:DFS_SPARE: R0.F20.B16 R0.F20.B15 R0.F20.B14 R0.F20.B13 R0.F20.B12 R0.F20.B11 R0.F20.B10 R0.F20.B9 R0.F20.B8 R0.F20.B7 R0.F20.B6 R0.F20.B5 R0.F20.B4 R0.F20.B3 R0.F20.B2 R0.F20.B1 inv 0000000000000000
	DCM[0]:DFS_TP_SEL: R0.F19.B62
		1: LEGACY
		0: LEVEL
	DCM[0]:DFS_TRACKMODE: R0.F19.B26 inv 0
	DCM[0]:DLL_CONTROL_CLOCK_SPEED: R0.F19.B76
		0: HALF
		1: QUARTER
	DCM[0]:DLL_CTL_SEL_CLKIN_DIV2: R0.F19.B65 inv 0
	DCM[0]:DLL_DEAD_TIME: R3.F19.B36 R3.F19.B35 R3.F19.B34 R3.F19.B33 R3.F19.B32 R3.F19.B31 R3.F19.B30 R3.F19.B29 inv 00000000
	DCM[0]:DLL_DESKEW_LOCK_BY1: R2.F19.B2 inv 0
	DCM[0]:DLL_DESKEW_MAXTAP: R2.F19.B76 R2.F19.B75 R2.F19.B74 R2.F19.B73 R2.F19.B72 R2.F19.B71 R2.F19.B70 R2.F19.B69 inv 00000000
	DCM[0]:DLL_DESKEW_MINTAP: R2.F19.B68 R2.F19.B67 R2.F19.B66 R2.F19.B65 R2.F19.B64 R2.F19.B63 R2.F19.B62 R2.F19.B61 inv 00000000
	DCM[0]:DLL_FREQUENCY_MODE: R2.F19.B8 R2.F19.B7
		11: HIGH
		01: HIGH_SER
		00: LOW
	DCM[0]:DLL_LIVE_TIME: R3.F19.B28 R3.F19.B27 R3.F19.B26 R3.F19.B25 R3.F19.B24 R3.F19.B23 R3.F19.B22 R3.F19.B21 inv 00000000
	DCM[0]:DLL_PD_DLY_SEL: R3.F20.B71 R3.F20.B70 R3.F20.B69 inv 000
	DCM[0]:DLL_PERIOD_LOCK_BY1: R2.F19.B1 inv 0
	DCM[0]:DLL_PHASE_DETECTOR_AUTO_RESET: R0.F19.B74 inv 0
	DCM[0]:DLL_PHASE_DETECTOR_MODE: R2.F19.B9
		1: ENHANCED
		0: LEVEL
	DCM[0]:DLL_PHASE_SHIFT_CALIBRATION: R1.F19.B45 R1.F19.B46
		00: AUTO_DPS
		11: AUTO_ZD2
		10: CONFIG
		01: MASK
	DCM[0]:DLL_PHASE_SHIFT_HFC: R1.F19.B76 R1.F19.B75 R1.F19.B74 R1.F19.B73 R1.F19.B72 R1.F19.B71 R1.F19.B70 R1.F19.B69 inv 00000000
	DCM[0]:DLL_PHASE_SHIFT_LFC: R1.F19.B68 R1.F19.B67 R1.F19.B66 R1.F19.B65 R1.F19.B64 R1.F19.B63 R1.F19.B62 R1.F19.B61 inv 00000000
	DCM[0]:DLL_PHASE_SHIFT_LOCK_BY1: R1.F19.B48 inv 0
	DCM[0]:DLL_SETTLE_TIME: R3.F19.B48 R3.F19.B47 R3.F19.B46 R3.F19.B45 R3.F19.B44 R3.F19.B43 R3.F19.B42 R3.F19.B41 inv 00000000
	DCM[0]:DLL_SPARE: R2.F20.B16 R2.F20.B15 R2.F20.B14 R2.F20.B13 R2.F20.B12 R2.F20.B11 R2.F20.B10 R2.F20.B9 R2.F20.B8 R2.F20.B7 R2.F20.B6 R2.F20.B5 R2.F20.B4 R2.F20.B3 R2.F20.B2 R2.F20.B1 inv 0000000000000000
	DCM[0]:DLL_TEST_MUX_SEL: R3.F20.B50 R3.F20.B49 inv 00
	DCM[0]:DLL_ZD2_EN: R2.F19.B6 inv 0
	DCM[0]:DRP40: R0.F20.B16 R0.F20.B15 R0.F20.B14 R0.F20.B13 R0.F20.B12 R0.F20.B11 R0.F20.B10 R0.F20.B9 R0.F20.B8 R0.F20.B7 R0.F20.B6 R0.F20.B5 R0.F20.B4 R0.F20.B3 R0.F20.B2 R0.F20.B1 inv 0000000000000000
	DCM[0]:DRP40_MASK: R0.F20.B18 inv 0
	DCM[0]:DRP41: R0.F20.B36 R0.F20.B35 R0.F20.B34 R0.F20.B33 R0.F20.B32 R0.F20.B31 R0.F20.B30 R0.F20.B29 R0.F20.B28 R0.F20.B27 R0.F20.B26 R0.F20.B25 R0.F20.B24 R0.F20.B23 R0.F20.B22 R0.F20.B21 inv 0000000000000000
	DCM[0]:DRP41_MASK: R0.F20.B38 inv 0
	DCM[0]:DRP42: R0.F20.B56 R0.F20.B55 R0.F20.B54 R0.F20.B53 R0.F20.B52 R0.F20.B51 R0.F20.B50 R0.F20.B49 R0.F20.B48 R0.F20.B47 R0.F20.B46 R0.F20.B45 R0.F20.B44 R0.F20.B43 R0.F20.B42 R0.F20.B41 inv 0000000000000000
	DCM[0]:DRP42_MASK: R0.F20.B58 inv 0
	DCM[0]:DRP43: R0.F20.B76 R0.F20.B75 R0.F20.B74 R0.F20.B73 R0.F20.B72 R0.F20.B71 R0.F20.B70 R0.F20.B69 R0.F20.B68 R0.F20.B67 R0.F20.B66 R0.F20.B65 R0.F20.B64 R0.F20.B63 R0.F20.B62 R0.F20.B61 inv 0000000000000000
	DCM[0]:DRP43_MASK: R0.F20.B78 inv 0
	DCM[0]:DRP44: R1.F20.B16 R1.F20.B15 R1.F20.B14 R1.F20.B13 R1.F20.B12 R1.F20.B11 R1.F20.B10 R1.F20.B9 R1.F20.B8 R1.F20.B7 R1.F20.B6 R1.F20.B5 R1.F20.B4 R1.F20.B3 R1.F20.B2 R1.F20.B1 inv 0000000000000000
	DCM[0]:DRP44_MASK: R1.F20.B18 inv 0
	DCM[0]:DRP45: R1.F20.B36 R1.F20.B35 R1.F20.B34 R1.F20.B33 R1.F20.B32 R1.F20.B31 R1.F20.B30 R1.F20.B29 R1.F20.B28 R1.F20.B27 R1.F20.B26 R1.F20.B25 R1.F20.B24 R1.F20.B23 R1.F20.B22 R1.F20.B21 inv 0000000000000000
	DCM[0]:DRP45_MASK: R1.F20.B38 inv 0
	DCM[0]:DRP46: R1.F20.B56 R1.F20.B55 R1.F20.B54 R1.F20.B53 R1.F20.B52 R1.F20.B51 R1.F20.B50 R1.F20.B49 R1.F20.B48 R1.F20.B47 R1.F20.B46 R1.F20.B45 R1.F20.B44 R1.F20.B43 R1.F20.B42 R1.F20.B41 inv 0000000000000000
	DCM[0]:DRP46_MASK: R1.F20.B58 inv 0
	DCM[0]:DRP47: R1.F20.B76 R1.F20.B75 R1.F20.B74 R1.F20.B73 R1.F20.B72 R1.F20.B71 R1.F20.B70 R1.F20.B69 R1.F20.B68 R1.F20.B67 R1.F20.B66 R1.F20.B65 R1.F20.B64 R1.F20.B63 R1.F20.B62 R1.F20.B61 inv 0000000000000000
	DCM[0]:DRP47_MASK: R1.F20.B78 inv 0
	DCM[0]:DRP48: R2.F20.B16 R2.F20.B15 R2.F20.B14 R2.F20.B13 R2.F20.B12 R2.F20.B11 R2.F20.B10 R2.F20.B9 R2.F20.B8 R2.F20.B7 R2.F20.B6 R2.F20.B5 R2.F20.B4 R2.F20.B3 R2.F20.B2 R2.F20.B1 inv 0000000000000000
	DCM[0]:DRP48_MASK: R2.F20.B18 inv 0
	DCM[0]:DRP49: R2.F20.B36 R2.F20.B35 R2.F20.B34 R2.F20.B33 R2.F20.B32 R2.F20.B31 R2.F20.B30 R2.F20.B29 R2.F20.B28 R2.F20.B27 R2.F20.B26 R2.F20.B25 R2.F20.B24 R2.F20.B23 R2.F20.B22 R2.F20.B21 inv 0000000000000000
	DCM[0]:DRP49_MASK: R2.F20.B38 inv 0
	DCM[0]:DRP4A: R2.F20.B56 R2.F20.B55 R2.F20.B54 R2.F20.B53 R2.F20.B52 R2.F20.B51 R2.F20.B50 R2.F20.B49 R2.F20.B48 R2.F20.B47 R2.F20.B46 R2.F20.B45 R2.F20.B44 R2.F20.B43 R2.F20.B42 R2.F20.B41 inv 0000000000000000
	DCM[0]:DRP4A_MASK: R2.F20.B58 inv 0
	DCM[0]:DRP4B: R2.F20.B76 R2.F20.B75 R2.F20.B74 R2.F20.B73 R2.F20.B72 R2.F20.B71 R2.F20.B70 R2.F20.B69 R2.F20.B68 R2.F20.B67 R2.F20.B66 R2.F20.B65 R2.F20.B64 R2.F20.B63 R2.F20.B62 R2.F20.B61 inv 0000000000000000
	DCM[0]:DRP4B_MASK: R2.F20.B78 inv 0
	DCM[0]:DRP4C: R3.F20.B16 R3.F20.B15 R3.F20.B14 R3.F20.B13 R3.F20.B12 R3.F20.B11 R3.F20.B10 R3.F20.B9 R3.F20.B8 R3.F20.B7 R3.F20.B6 R3.F20.B5 R3.F20.B4 R3.F20.B3 R3.F20.B2 R3.F20.B1 inv 0000000000000000
	DCM[0]:DRP4C_MASK: R3.F20.B18 inv 0
	DCM[0]:DRP4D: R3.F20.B36 R3.F20.B35 R3.F20.B34 R3.F20.B33 R3.F20.B32 R3.F20.B31 R3.F20.B30 R3.F20.B29 R3.F20.B28 R3.F20.B27 R3.F20.B26 R3.F20.B25 R3.F20.B24 R3.F20.B23 R3.F20.B22 R3.F20.B21 inv 0000000000000000
	DCM[0]:DRP4D_MASK: R3.F20.B38 inv 0
	DCM[0]:DRP4E: R3.F20.B56 R3.F20.B55 R3.F20.B54 R3.F20.B53 R3.F20.B52 R3.F20.B51 R3.F20.B50 R3.F20.B49 R3.F20.B48 R3.F20.B47 R3.F20.B46 R3.F20.B45 R3.F20.B44 R3.F20.B43 R3.F20.B42 R3.F20.B41 inv 0000000000000000
	DCM[0]:DRP4E_MASK: R3.F20.B58 inv 0
	DCM[0]:DRP4F: R3.F20.B76 R3.F20.B75 R3.F20.B74 R3.F20.B73 R3.F20.B72 R3.F20.B71 R3.F20.B70 R3.F20.B69 R3.F20.B68 R3.F20.B67 R3.F20.B66 R3.F20.B65 R3.F20.B64 R3.F20.B63 R3.F20.B62 R3.F20.B61 inv 0000000000000000
	DCM[0]:DRP4F_MASK: R3.F20.B78 inv 0
	DCM[0]:DRP50: R0.F19.B16 R0.F19.B15 R0.F19.B14 R0.F19.B13 R0.F19.B12 R0.F19.B11 R0.F19.B10 R0.F19.B9 R0.F19.B8 R0.F19.B7 R0.F19.B6 R0.F19.B5 R0.F19.B4 R0.F19.B3 R0.F19.B2 R0.F19.B1 inv 0000000000000000
	DCM[0]:DRP50_MASK: R0.F19.B18 inv 0
	DCM[0]:DRP51: R0.F19.B36 R0.F19.B35 R0.F19.B34 R0.F19.B33 R0.F19.B32 R0.F19.B31 R0.F19.B30 R0.F19.B29 R0.F19.B28 R0.F19.B27 R0.F19.B26 R0.F19.B25 R0.F19.B24 R0.F19.B23 R0.F19.B22 R0.F19.B21 inv 0000000000000000
	DCM[0]:DRP51_MASK: R0.F19.B38 inv 0
	DCM[0]:DRP52: R0.F19.B56 R0.F19.B55 R0.F19.B54 R0.F19.B53 R0.F19.B52 R0.F19.B51 R0.F19.B50 R0.F19.B49 R0.F19.B48 R0.F19.B47 R0.F19.B46 R0.F19.B45 R0.F19.B44 R0.F19.B43 R0.F19.B42 R0.F19.B41 inv 0000000000000000
	DCM[0]:DRP52_MASK: R0.F19.B58 inv 0
	DCM[0]:DRP53: R0.F19.B76 R0.F19.B75 R0.F19.B74 R0.F19.B73 R0.F19.B72 R0.F19.B71 R0.F19.B70 R0.F19.B69 R0.F19.B68 R0.F19.B67 R0.F19.B66 R0.F19.B65 R0.F19.B64 R0.F19.B63 R0.F19.B62 R0.F19.B61 inv 0000000000000000
	DCM[0]:DRP53_MASK: R0.F19.B78 inv 0
	DCM[0]:DRP54: R1.F19.B16 R1.F19.B15 R1.F19.B14 R1.F19.B13 R1.F19.B12 R1.F19.B11 R1.F19.B10 R1.F19.B9 R1.F19.B8 R1.F19.B7 R1.F19.B6 R1.F19.B5 R1.F19.B4 R1.F19.B3 R1.F19.B2 R1.F19.B1 inv 0000000000000000
	DCM[0]:DRP54_MASK: R1.F19.B18 inv 0
	DCM[0]:DRP55: R1.F19.B36 R1.F19.B35 R1.F19.B34 R1.F19.B33 R1.F19.B32 R1.F19.B31 R1.F19.B30 R1.F19.B29 R1.F19.B28 R1.F19.B27 R1.F19.B26 R1.F19.B25 R1.F19.B24 R1.F19.B23 R1.F19.B22 R1.F19.B21 inv 0000000000000000
	DCM[0]:DRP55_MASK: R1.F19.B38 inv 0
	DCM[0]:DRP56: R1.F19.B56 R1.F19.B55 R1.F19.B54 R1.F19.B53 R1.F19.B52 R1.F19.B51 R1.F19.B50 R1.F19.B49 R1.F19.B48 R1.F19.B47 R1.F19.B46 R1.F19.B45 R1.F19.B44 R1.F19.B43 R1.F19.B42 R1.F19.B41 inv 0000000000000000
	DCM[0]:DRP56_MASK: R1.F19.B58 inv 0
	DCM[0]:DRP57: R1.F19.B76 R1.F19.B75 R1.F19.B74 R1.F19.B73 R1.F19.B72 R1.F19.B71 R1.F19.B70 R1.F19.B69 R1.F19.B68 R1.F19.B67 R1.F19.B66 R1.F19.B65 R1.F19.B64 R1.F19.B63 R1.F19.B62 R1.F19.B61 inv 0000000000000000
	DCM[0]:DRP57_MASK: R1.F19.B78 inv 0
	DCM[0]:DRP58: R2.F19.B16 R2.F19.B15 R2.F19.B14 R2.F19.B13 R2.F19.B12 R2.F19.B11 R2.F19.B10 R2.F19.B9 R2.F19.B8 R2.F19.B7 R2.F19.B6 R2.F19.B5 R2.F19.B4 R2.F19.B3 R2.F19.B2 R2.F19.B1 inv 0000000000000000
	DCM[0]:DRP58_MASK: R2.F19.B18 inv 0
	DCM[0]:DRP59: R2.F19.B36 R2.F19.B35 R2.F19.B34 R2.F19.B33 R2.F19.B32 R2.F19.B31 R2.F19.B30 R2.F19.B29 R2.F19.B28 R2.F19.B27 R2.F19.B26 R2.F19.B25 R2.F19.B24 R2.F19.B23 R2.F19.B22 R2.F19.B21 inv 0000000000000000
	DCM[0]:DRP59_MASK: R2.F19.B38 inv 0
	DCM[0]:DRP5A: R2.F19.B56 R2.F19.B55 R2.F19.B54 R2.F19.B53 R2.F19.B52 R2.F19.B51 R2.F19.B50 R2.F19.B49 R2.F19.B48 R2.F19.B47 R2.F19.B46 R2.F19.B45 R2.F19.B44 R2.F19.B43 R2.F19.B42 R2.F19.B41 inv 0000000000000000
	DCM[0]:DRP5A_MASK: R2.F19.B58 inv 0
	DCM[0]:DRP5B: R2.F19.B76 R2.F19.B75 R2.F19.B74 R2.F19.B73 R2.F19.B72 R2.F19.B71 R2.F19.B70 R2.F19.B69 R2.F19.B68 R2.F19.B67 R2.F19.B66 R2.F19.B65 R2.F19.B64 R2.F19.B63 R2.F19.B62 R2.F19.B61 inv 0000000000000000
	DCM[0]:DRP5B_MASK: R2.F19.B78 inv 0
	DCM[0]:DRP5C: R3.F19.B16 R3.F19.B15 R3.F19.B14 R3.F19.B13 R3.F19.B12 R3.F19.B11 R3.F19.B10 R3.F19.B9 R3.F19.B8 R3.F19.B7 R3.F19.B6 R3.F19.B5 R3.F19.B4 R3.F19.B3 R3.F19.B2 R3.F19.B1 inv 0000000000000000
	DCM[0]:DRP5C_MASK: R3.F19.B18 inv 0
	DCM[0]:DRP5D: R3.F19.B36 R3.F19.B35 R3.F19.B34 R3.F19.B33 R3.F19.B32 R3.F19.B31 R3.F19.B30 R3.F19.B29 R3.F19.B28 R3.F19.B27 R3.F19.B26 R3.F19.B25 R3.F19.B24 R3.F19.B23 R3.F19.B22 R3.F19.B21 inv 0000000000000000
	DCM[0]:DRP5D_MASK: R3.F19.B38 inv 0
	DCM[0]:DRP5E: R3.F19.B56 R3.F19.B55 R3.F19.B54 R3.F19.B53 R3.F19.B52 R3.F19.B51 R3.F19.B50 R3.F19.B49 R3.F19.B48 R3.F19.B47 R3.F19.B46 R3.F19.B45 R3.F19.B44 R3.F19.B43 R3.F19.B42 R3.F19.B41 inv 0000000000000000
	DCM[0]:DRP5E_MASK: R3.F19.B58 inv 0
	DCM[0]:DRP5F: R3.F19.B76 R3.F19.B75 R3.F19.B74 R3.F19.B73 R3.F19.B72 R3.F19.B71 R3.F19.B70 R3.F19.B69 R3.F19.B68 R3.F19.B67 R3.F19.B66 R3.F19.B65 R3.F19.B64 R3.F19.B63 R3.F19.B62 R3.F19.B61 inv 0000000000000000
	DCM[0]:DRP5F_MASK: R3.F19.B78 inv 0
	DCM[0]:DUTY_CYCLE_CORRECTION: R3.F20.B56 R3.F20.B55 R3.F20.B54 R3.F20.B53 inv 0000
	DCM[0]:ENABLE.CLK0: R3.F20.B41 inv 0
	DCM[0]:ENABLE.CLK180: R3.F20.B43 inv 0
	DCM[0]:ENABLE.CLK270: R3.F20.B44 inv 0
	DCM[0]:ENABLE.CLK2X: R3.F20.B45 inv 0
	DCM[0]:ENABLE.CLK2X180: R3.F20.B46 inv 0
	DCM[0]:ENABLE.CLK90: R3.F20.B42 inv 0
	DCM[0]:ENABLE.CLKDV: R3.F20.B47 inv 0
	DCM[0]:ENABLE.CLKFX: R0.F19.B30 inv 0
	DCM[0]:ENABLE.CLKFX180: R0.F19.B29 inv 0
	DCM[0]:ENABLE.CONCUR: R0.F19.B31 inv 0
	DCM[0]:FACTORY_JF: R2.F19.B36 R2.F19.B35 R2.F19.B34 R2.F19.B33 R2.F19.B32 R2.F19.B31 R2.F19.B30 R2.F19.B29 R2.F19.B28 R2.F19.B27 R2.F19.B26 R2.F19.B25 R2.F19.B24 R2.F19.B23 R2.F19.B22 R2.F19.B21 inv 0000000000000000
	DCM[0]:INV.CTLGO: R0.F18.B60 inv 1
	DCM[0]:INV.CTLOSC1: R0.F18.B61 inv 1
	DCM[0]:INV.CTLOSC2: R0.F18.B21 inv 1
	DCM[0]:INV.CTLSEL0: R0.F18.B19 inv 1
	DCM[0]:INV.CTLSEL1: R0.F18.B58 inv 1
	DCM[0]:INV.CTLSEL2: R0.F18.B18 inv 1
	DCM[0]:INV.DADDR0: R3.F18.B19 inv 1
	DCM[0]:INV.DADDR1: R3.F18.B58 inv 1
	DCM[0]:INV.DADDR2: R3.F18.B18 inv 1
	DCM[0]:INV.DADDR3: R3.F18.B57 inv 1
	DCM[0]:INV.DADDR4: R3.F18.B22 inv 1
	DCM[0]:INV.DADDR5: R3.F18.B61 inv 1
	DCM[0]:INV.DADDR6: R3.F18.B21 inv 1
	DCM[0]:INV.DI0: R2.F18.B19 inv 1
	DCM[0]:INV.DI1: R2.F18.B58 inv 1
	DCM[0]:INV.DI10: R1.F18.B18 inv 1
	DCM[0]:INV.DI11: R1.F18.B57 inv 1
	DCM[0]:INV.DI12: R1.F18.B22 inv 1
	DCM[0]:INV.DI13: R1.F18.B61 inv 1
	DCM[0]:INV.DI14: R1.F18.B21 inv 1
	DCM[0]:INV.DI15: R1.F18.B60 inv 1
	DCM[0]:INV.DI2: R2.F18.B18 inv 1
	DCM[0]:INV.DI3: R2.F18.B57 inv 1
	DCM[0]:INV.DI4: R2.F18.B22 inv 1
	DCM[0]:INV.DI5: R2.F18.B61 inv 1
	DCM[0]:INV.DI6: R2.F18.B21 inv 1
	DCM[0]:INV.DI7: R2.F18.B60 inv 1
	DCM[0]:INV.DI8: R1.F18.B19 inv 1
	DCM[0]:INV.DI9: R1.F18.B58 inv 1
	DCM[0]:INV.PSEN: R0.F18.B22 inv 1
	DCM[0]:INV.PSINCDEC: R0.F18.B57 inv 1
	DCM[0]:MUX.BUSOUT0: R0.F21.B60 R0.F21.B59 R0.F21.B58 R0.F21.B55 R0.F21.B56 R0.F21.B54 R0.F21.B57 R3.F21.B24
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT1: R0.F21.B67 R0.F21.B66 R0.F21.B65 R0.F21.B62 R0.F21.B63 R0.F21.B61 R0.F21.B64 R3.F21.B25
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT10: R1.F21.B52 R1.F21.B51 R1.F21.B50 R1.F21.B47 R1.F21.B48 R1.F21.B46 R1.F21.B49 R3.F21.B34
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT11: R1.F21.B59 R1.F21.B58 R1.F21.B57 R1.F21.B54 R1.F21.B55 R1.F21.B53 R1.F21.B56 R3.F21.B35
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT12: R1.F21.B66 R1.F21.B65 R1.F21.B64 R1.F21.B61 R1.F21.B62 R1.F21.B60 R1.F21.B63 R3.F21.B36
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT13: R2.F21.B1 R2.F21.B0 R1.F21.B71 R1.F21.B68 R1.F21.B69 R1.F21.B67 R1.F21.B70 R3.F21.B37
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT14: R2.F21.B8 R2.F21.B7 R2.F21.B6 R2.F21.B3 R2.F21.B4 R2.F21.B2 R2.F21.B5 R3.F21.B38
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT15: R2.F21.B15 R2.F21.B14 R2.F21.B13 R2.F21.B10 R2.F21.B11 R2.F21.B9 R2.F21.B12 R3.F21.B39
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT16: R2.F21.B22 R2.F21.B21 R2.F21.B20 R2.F21.B17 R2.F21.B18 R2.F21.B16 R2.F21.B19 R3.F21.B40
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT17: R2.F21.B29 R2.F21.B28 R2.F21.B27 R2.F21.B24 R2.F21.B25 R2.F21.B23 R2.F21.B26 R3.F21.B41
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT18: R2.F21.B36 R2.F21.B35 R2.F21.B34 R2.F21.B31 R2.F21.B32 R2.F21.B30 R2.F21.B33 R3.F21.B42
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT19: R2.F21.B43 R2.F21.B42 R2.F21.B41 R2.F21.B38 R2.F21.B39 R2.F21.B37 R2.F21.B40 R3.F21.B43
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT2: R0.F21.B74 R0.F21.B73 R0.F21.B72 R0.F21.B69 R0.F21.B70 R0.F21.B68 R0.F21.B71 R3.F21.B26
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT20: R3.F21.B2 R3.F21.B1 R3.F21.B0 R2.F21.B45 R2.F21.B46 R2.F21.B44 R2.F21.B47 R3.F21.B44
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT21: R3.F21.B9 R3.F21.B8 R3.F21.B7 R3.F21.B4 R3.F21.B5 R3.F21.B3 R3.F21.B6 R3.F21.B45
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT22: R3.F21.B16 R3.F21.B15 R3.F21.B14 R3.F21.B11 R3.F21.B12 R3.F21.B10 R3.F21.B13 R3.F21.B46
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT23: R3.F21.B23 R3.F21.B22 R3.F21.B21 R3.F21.B18 R3.F21.B19 R3.F21.B17 R3.F21.B20 R3.F21.B47
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT3: R1.F21.B3 R1.F21.B2 R1.F21.B1 R0.F21.B76 R0.F21.B77 R0.F21.B75 R1.F21.B0 R3.F21.B27
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT4: R1.F21.B10 R1.F21.B9 R1.F21.B8 R1.F21.B5 R1.F21.B6 R1.F21.B4 R1.F21.B7 R3.F21.B28
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT5: R1.F21.B17 R1.F21.B16 R1.F21.B15 R1.F21.B12 R1.F21.B13 R1.F21.B11 R1.F21.B14 R3.F21.B29
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT6: R1.F21.B24 R1.F21.B23 R1.F21.B22 R1.F21.B19 R1.F21.B20 R1.F21.B18 R1.F21.B21 R3.F21.B30
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT7: R1.F21.B31 R1.F21.B30 R1.F21.B29 R1.F21.B26 R1.F21.B27 R1.F21.B25 R1.F21.B28 R3.F21.B31
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT8: R1.F21.B38 R1.F21.B37 R1.F21.B36 R1.F21.B33 R1.F21.B34 R1.F21.B32 R1.F21.B35 R3.F21.B32
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.BUSOUT9: R1.F21.B45 R1.F21.B44 R1.F21.B43 R1.F21.B40 R1.F21.B41 R1.F21.B39 R1.F21.B42 R3.F21.B33
		00100011: CLK0
		01000101: CLK180
		10000101: CLK270
		10001001: CLK2X
		10010001: CLK2X180
		01000011: CLK90
		10000011: CLKDV
		00110001: CLKFX
		00101001: CLKFX180
		01001001: CLK_IN0
		00100101: CONCUR
		01010001: LOCKED
		00000000: PASS
	DCM[0]:MUX.CLKFB: R0.F21.B14 R0.F21.B21 R0.F21.B16 R0.F21.B15 R0.F21.B13 R0.F21.B12 R0.F21.B11 R0.F21.B20 R0.F21.B19 R0.F21.B18 R0.F21.B17
		01010010101: BUSOUT0
		01010010011: BUSOUT1
		01000001001: CKINT0
		01000000101: CKINT1
		01000000011: CKINT2
		01000000000: CKINT3
		00001010000: GIOB0
		00001010011: GIOB1
		00100011001: GIOB10
		01100011001: GIOB11
		01100010101: GIOB12
		01100010011: GIOB13
		01100010000: GIOB14
		01010011001: GIOB15
		00001010101: GIOB2
		00001011001: GIOB3
		00010010011: GIOB4
		00010010101: GIOB5
		00010011001: GIOB6
		00100010000: GIOB7
		00100010011: GIOB8
		00100010101: GIOB9
		00000000000: HCLK0
		00000000011: HCLK1
		00000000101: HCLK2
		00000001001: HCLK3
		00000110000: HCLK4
		00000110011: HCLK5
		00000110101: HCLK6
		00000111001: HCLK7
		01010010000: MGT0
		11000011001: MGT1
		01001010011: MGT2
		01001010000: MGT3
	DCM[0]:MUX.CLKIN: R0.F21.B3 R0.F21.B10 R0.F21.B5 R0.F21.B4 R0.F21.B2 R0.F21.B1 R0.F21.B0 R0.F21.B9 R0.F21.B8 R0.F21.B7 R0.F21.B6
		01010010101: BUSOUT0
		01010010011: BUSOUT1
		01000001001: CKINT0
		01000000101: CKINT1
		01000000011: CKINT2
		01000000000: CKINT3
		00001010000: GIOB0
		00001010011: GIOB1
		00100011001: GIOB10
		01100011001: GIOB11
		01100010101: GIOB12
		01100010011: GIOB13
		01100010000: GIOB14
		01010011001: GIOB15
		00001010101: GIOB2
		00001011001: GIOB3
		00010010011: GIOB4
		00010010101: GIOB5
		00010011001: GIOB6
		00100010000: GIOB7
		00100010011: GIOB8
		00100010101: GIOB9
		00000000000: HCLK0
		00000000011: HCLK1
		00000000101: HCLK2
		00000001001: HCLK3
		00000110000: HCLK4
		00000110011: HCLK5
		00000110101: HCLK6
		00000111001: HCLK7
		01010010000: MGT0
		11000011001: MGT1
		01001010011: MGT2
		01001010000: MGT3
	DCM[0]:PHASE_SHIFT: R1.F19.B30 R1.F19.B29 R1.F19.B28 R1.F19.B27 R1.F19.B26 R1.F19.B25 R1.F19.B24 R1.F19.B23 R1.F19.B22 R1.F19.B21 inv 0000000000
	DCM[0]:PHASE_SHIFT_NEGATIVE: R1.F19.B31 inv 0
	DCM[0]:PMCD_SYNC: R3.F20.B68 inv 0
	DCM[0]:PS_CENTERED: R1.F19.B42 inv 0
	DCM[0]:PS_DIRECT: R1.F19.B41 inv 0
	DCM[0]:PS_ENABLE: R1.F19.B44 inv 0
	DCM[0]:PS_MODE: R1.F19.B43
		0: CLKFB
		1: CLKIN
	DCM[0]:STARTUP_WAIT: R0.F19.B75 inv 0
	DCM[0]:UNK_ALWAYS_SET: R1.F19.B50 inv 0
}

bstile HCLK {
	HCLK:BUF.HCLK0: R0.F9.B15 inv 0
	HCLK:BUF.HCLK1: R0.F9.B14 inv 0
	HCLK:BUF.HCLK2: R0.F9.B13 inv 0
	HCLK:BUF.HCLK3: R0.F9.B12 inv 0
	HCLK:BUF.HCLK4: R0.F13.B15 inv 0
	HCLK:BUF.HCLK5: R0.F13.B14 inv 0
	HCLK:BUF.HCLK6: R0.F13.B13 inv 0
	HCLK:BUF.HCLK7: R0.F13.B12 inv 0
	HCLK:BUF.RCLK0: R0.F18.B14 inv 0
	HCLK:BUF.RCLK1: R0.F18.B15 inv 0
}

bstile HCLK_DCM {
	HCLK_DCM:BUF.GIOB_D0: R0.F20.B14 inv 0
	HCLK_DCM:BUF.GIOB_D1: R0.F24.B12 inv 0
	HCLK_DCM:BUF.GIOB_D10: R0.F3.B13 inv 0
	HCLK_DCM:BUF.GIOB_D11: R0.F3.B15 inv 0
	HCLK_DCM:BUF.GIOB_D12: R0.F10.B13 inv 0
	HCLK_DCM:BUF.GIOB_D13: R0.F10.B12 inv 0
	HCLK_DCM:BUF.GIOB_D14: R0.F11.B13 inv 0
	HCLK_DCM:BUF.GIOB_D15: R0.F11.B12 inv 0
	HCLK_DCM:BUF.GIOB_D2: R0.F23.B15 inv 0
	HCLK_DCM:BUF.GIOB_D3: R0.F22.B13 inv 0
	HCLK_DCM:BUF.GIOB_D4: R0.F20.B15 inv 0
	HCLK_DCM:BUF.GIOB_D5: R0.F24.B13 inv 0
	HCLK_DCM:BUF.GIOB_D6: R0.F22.B12 inv 0
	HCLK_DCM:BUF.GIOB_D7: R0.F22.B14 inv 0
	HCLK_DCM:BUF.GIOB_D8: R0.F12.B14 inv 0
	HCLK_DCM:BUF.GIOB_D9: R0.F12.B12 inv 0
	HCLK_DCM:BUF.GIOB_U0: R0.F17.B15 inv 0
	HCLK_DCM:BUF.GIOB_U1: R0.F25.B14 inv 0
	HCLK_DCM:BUF.GIOB_U10: R0.F16.B12 inv 0
	HCLK_DCM:BUF.GIOB_U11: R0.F16.B14 inv 0
	HCLK_DCM:BUF.GIOB_U12: R0.F10.B14 inv 0
	HCLK_DCM:BUF.GIOB_U13: R0.F5.B13 inv 0
	HCLK_DCM:BUF.GIOB_U14: R0.F11.B14 inv 0
	HCLK_DCM:BUF.GIOB_U15: R0.F16.B13 inv 0
	HCLK_DCM:BUF.GIOB_U2: R0.F14.B13 inv 0
	HCLK_DCM:BUF.GIOB_U3: R0.F26.B12 inv 0
	HCLK_DCM:BUF.GIOB_U4: R0.F17.B12 inv 0
	HCLK_DCM:BUF.GIOB_U5: R0.F25.B15 inv 0
	HCLK_DCM:BUF.GIOB_U6: R0.F14.B12 inv 0
	HCLK_DCM:BUF.GIOB_U7: R0.F26.B15 inv 0
	HCLK_DCM:BUF.GIOB_U8: R0.F5.B12 inv 0
	HCLK_DCM:BUF.GIOB_U9: R0.F5.B14 inv 0
	HCLK_DCM:BUF.HCLK_D0: R0.F20.B12 inv 0
	HCLK_DCM:BUF.HCLK_D1: R0.F24.B15 inv 0
	HCLK_DCM:BUF.HCLK_D2: R0.F23.B13 inv 0
	HCLK_DCM:BUF.HCLK_D3: R0.F21.B15 inv 0
	HCLK_DCM:BUF.HCLK_D4: R0.F20.B13 inv 0
	HCLK_DCM:BUF.HCLK_D5: R0.F24.B14 inv 0
	HCLK_DCM:BUF.HCLK_D6: R0.F23.B14 inv 0
	HCLK_DCM:BUF.HCLK_D7: R0.F22.B15 inv 0
	HCLK_DCM:BUF.HCLK_U0: R0.F17.B14 inv 0
	HCLK_DCM:BUF.HCLK_U1: R0.F25.B12 inv 0
	HCLK_DCM:BUF.HCLK_U2: R0.F14.B15 inv 0
	HCLK_DCM:BUF.HCLK_U3: R0.F26.B14 inv 0
	HCLK_DCM:BUF.HCLK_U4: R0.F17.B13 inv 0
	HCLK_DCM:BUF.HCLK_U5: R0.F25.B13 inv 0
	HCLK_DCM:BUF.HCLK_U6: R0.F14.B14 inv 0
	HCLK_DCM:BUF.HCLK_U7: R0.F26.B13 inv 0
	HCLK_DCM:BUF.MGT_D0: R0.F12.B15 inv 0
	HCLK_DCM:BUF.MGT_D1: R0.F12.B13 inv 0
	HCLK_DCM:BUF.MGT_D2: R0.F3.B12 inv 0
	HCLK_DCM:BUF.MGT_D3: R0.F3.B14 inv 0
	HCLK_DCM:BUF.MGT_U0: R0.F10.B15 inv 0
	HCLK_DCM:BUF.MGT_U1: R0.F5.B15 inv 0
	HCLK_DCM:BUF.MGT_U2: R0.F11.B15 inv 0
	HCLK_DCM:BUF.MGT_U3: R0.F16.B15 inv 0
	HCLK_DCM:COMMON: R0.F27.B15 inv 0
	HCLK_DCM:COMMON_HCLK_GIOB: R0.F27.B13 R0.F21.B12 R0.F19.B12 inv 000
	HCLK_DCM:COMMON_MGT: R0.F27.B14 inv 0
}

bstile HCLK_IO_CENTER {
	DCI:CASCADE_FROM_ABOVE: R0.F0.B13 inv 0
	DCI:CASCADE_FROM_BELOW: R0.F0.B12 inv 0
	DCI:ENABLE: R0.F0.B14 inv 0
	DCI:LVDIV2: R0.F27.B14 R0.F27.B13 inv 00
	DCI:NMASK_TERM_SPLIT: R0.F10.B12 R0.F12.B15 R0.F12.B14 R0.F12.B13 R0.F12.B12 inv 00000
	DCI:NREF: R0.F27.B12 R0.F27.B15 inv 00
	DCI:PMASK_TERM_SPLIT: R0.F11.B15 R0.F10.B15 R0.F11.B14 R0.F10.B14 R0.F10.B13 inv 00000
	DCI:PMASK_TERM_VCC: R0.F2.B12 R0.F4.B15 R0.F4.B14 R0.F4.B13 R0.F4.B12 inv 00000
	DCI:PREF: R0.F1.B12 R0.F1.B13 R0.F1.B14 R0.F1.B15 inv 0000
	DCI:QUIET: R0.F5.B12 inv 0
	DCI:TEST_ENABLE: R0.F5.B13 R0.F0.B15 inv 00
	IDELAYCTRL:ENABLE: R0.F11.B12 inv 0
	IDELAYCTRL:MUX.REFCLK: R0.F24.B14 R0.F24.B13 R0.F24.B12
		000: HCLK0
		001: HCLK1
		010: HCLK2
		011: HCLK3
		100: HCLK4
		101: HCLK5
		110: HCLK6
		111: HCLK7
	IOCLK:BUF.HCLK0: R0.F7.B12 inv 0
	IOCLK:BUF.HCLK1: R0.F7.B13 inv 0
	IOCLK:BUF.HCLK2: R0.F7.B14 inv 0
	IOCLK:BUF.HCLK3: R0.F7.B15 inv 0
	IOCLK:BUF.HCLK4: R0.F8.B12 inv 0
	IOCLK:BUF.HCLK5: R0.F8.B13 inv 0
	IOCLK:BUF.HCLK6: R0.F8.B14 inv 0
	IOCLK:BUF.HCLK7: R0.F8.B15 inv 0
	IOCLK:BUF.IOCLK_N0: R0.F17.B15 inv 0
	IOCLK:BUF.IOCLK_N1: R0.F17.B12 inv 0
	IOCLK:BUF.IOCLK_S0: R0.F17.B14 inv 0
	IOCLK:BUF.IOCLK_S1: R0.F17.B13 inv 0
	IOCLK:BUF.RCLK0: R0.F21.B15 inv 0
	IOCLK:BUF.RCLK1: R0.F24.B15 inv 0
	IOCLK:BUF.VIOCLK0: R0.F16.B14 inv 0
	IOCLK:BUF.VIOCLK1: R0.F16.B15 inv 0
	IOCLK:VIOCLK_ENABLE: R0.F20.B13 R0.F15.B15 R0.F15.B14 R0.F15.B13 inv 0000
}

bstile HCLK_IO_CFG_N {
	DCI:CASCADE_FROM_ABOVE: R0.F0.B13 inv 0
	DCI:ENABLE: R0.F0.B14 inv 0
	DCI:LVDIV2: R0.F27.B14 R0.F27.B13 inv 00
	DCI:NMASK_TERM_SPLIT: R0.F10.B12 R0.F12.B15 R0.F12.B14 R0.F12.B13 R0.F12.B12 inv 00000
	DCI:NREF: R0.F27.B12 R0.F27.B15 inv 00
	DCI:PMASK_TERM_SPLIT: R0.F11.B15 R0.F10.B15 R0.F11.B14 R0.F10.B14 R0.F10.B13 inv 00000
	DCI:PMASK_TERM_VCC: R0.F2.B12 R0.F4.B15 R0.F4.B14 R0.F4.B13 R0.F4.B12 inv 00000
	DCI:PREF: R0.F1.B12 R0.F1.B13 R0.F1.B14 R0.F1.B15 inv 0000
	DCI:QUIET: R0.F5.B12 inv 0
	DCI:TEST_ENABLE: R0.F5.B13 R0.F0.B15 inv 00
	IDELAYCTRL:ENABLE: R0.F11.B12 inv 0
	IDELAYCTRL:MUX.REFCLK: R0.F24.B14 R0.F24.B13 R0.F24.B12
		000: HCLK0
		001: HCLK1
		010: HCLK2
		011: HCLK3
		100: HCLK4
		101: HCLK5
		110: HCLK6
		111: HCLK7
	IOCLK:BUF.HCLK0: R0.F7.B12 inv 0
	IOCLK:BUF.HCLK1: R0.F7.B13 inv 0
	IOCLK:BUF.HCLK2: R0.F7.B14 inv 0
	IOCLK:BUF.HCLK3: R0.F7.B15 inv 0
	IOCLK:BUF.HCLK4: R0.F8.B12 inv 0
	IOCLK:BUF.HCLK5: R0.F8.B13 inv 0
	IOCLK:BUF.HCLK6: R0.F8.B14 inv 0
	IOCLK:BUF.HCLK7: R0.F8.B15 inv 0
	IOCLK:BUF.IOCLK_N0: R0.F17.B15 inv 0
	IOCLK:BUF.IOCLK_N1: R0.F17.B12 inv 0
	IOCLK:BUF.IOCLK_S0: R0.F17.B14 inv 0
	IOCLK:BUF.IOCLK_S1: R0.F17.B13 inv 0
	IOCLK:BUF.RCLK0: R0.F21.B15 inv 0
	IOCLK:BUF.RCLK1: R0.F24.B15 inv 0
	IOCLK:BUF.VIOCLK0: R0.F16.B14 inv 0
	IOCLK:BUF.VIOCLK1: R0.F16.B15 inv 0
	IOCLK:VIOCLK_ENABLE: R0.F20.B13 R0.F15.B15 R0.F15.B14 R0.F15.B13 inv 0000
}

bstile HCLK_IO_DCI {
	BUFR[0]:BUFR_DIVIDE: R0.F14.B14 R0.F14.B13 R0.F14.B12 R0.F14.B15
		0001: 1
		0011: 2
		0101: 3
		0111: 4
		1001: 5
		1011: 6
		1101: 7
		1111: 8
		0000: BYPASS
	BUFR[0]:ENABLE: R0.F21.B14 inv 0
	BUFR[0]:MUX.I: R0.F19.B15 R0.F19.B14
		00: BUFIO0
		11: BUFIO1
		01: CKINT0
		10: CKINT1
	BUFR[1]:BUFR_DIVIDE: R0.F22.B14 R0.F22.B13 R0.F22.B12 R0.F22.B15
		0001: 1
		0011: 2
		0101: 3
		0111: 4
		1001: 5
		1011: 6
		1101: 7
		1111: 8
		0000: BYPASS
	BUFR[1]:ENABLE: R0.F21.B13 inv 0
	BUFR[1]:MUX.I: R0.F19.B12 R0.F19.B13
		00: BUFIO0
		11: BUFIO1
		01: CKINT0
		10: CKINT1
	DCI:ENABLE: R0.F0.B14 inv 0
	DCI:LVDIV2: R0.F27.B14 R0.F27.B13 inv 00
	DCI:NMASK_TERM_SPLIT: R0.F10.B12 R0.F12.B15 R0.F12.B14 R0.F12.B13 R0.F12.B12 inv 00000
	DCI:NREF: R0.F27.B12 R0.F27.B15 inv 00
	DCI:PMASK_TERM_SPLIT: R0.F11.B15 R0.F10.B15 R0.F11.B14 R0.F10.B14 R0.F10.B13 inv 00000
	DCI:PMASK_TERM_VCC: R0.F2.B12 R0.F4.B15 R0.F4.B14 R0.F4.B13 R0.F4.B12 inv 00000
	DCI:PREF: R0.F1.B12 R0.F1.B13 R0.F1.B14 R0.F1.B15 inv 0000
	DCI:QUIET: R0.F5.B12 inv 0
	DCI:TEST_ENABLE: R0.F5.B13 R0.F0.B15 inv 00
	IDELAYCTRL:ENABLE: R0.F11.B12 inv 0
	IDELAYCTRL:MUX.REFCLK: R0.F24.B14 R0.F24.B13 R0.F24.B12
		000: HCLK0
		001: HCLK1
		010: HCLK2
		011: HCLK3
		100: HCLK4
		101: HCLK5
		110: HCLK6
		111: HCLK7
	IOCLK:BUF.HCLK0: R0.F7.B12 inv 0
	IOCLK:BUF.HCLK1: R0.F7.B13 inv 0
	IOCLK:BUF.HCLK2: R0.F7.B14 inv 0
	IOCLK:BUF.HCLK3: R0.F7.B15 inv 0
	IOCLK:BUF.HCLK4: R0.F8.B12 inv 0
	IOCLK:BUF.HCLK5: R0.F8.B13 inv 0
	IOCLK:BUF.HCLK6: R0.F8.B14 inv 0
	IOCLK:BUF.HCLK7: R0.F8.B15 inv 0
	IOCLK:BUF.IOCLK_N0: R0.F17.B15 inv 0
	IOCLK:BUF.IOCLK_N1: R0.F17.B12 inv 0
	IOCLK:BUF.IOCLK_S0: R0.F17.B14 inv 0
	IOCLK:BUF.IOCLK_S1: R0.F17.B13 inv 0
	IOCLK:BUF.RCLK0: R0.F21.B15 inv 0
	IOCLK:BUF.RCLK1: R0.F24.B15 inv 0
	IOCLK:BUF.VIOCLK0: R0.F16.B14 inv 0
	IOCLK:BUF.VIOCLK1: R0.F16.B15 inv 0
	IOCLK:VIOCLK_ENABLE: R0.F20.B13 R0.F15.B15 R0.F15.B14 R0.F15.B13 inv 0000
	RCLK:MUX.RCLK0: R0.F25.B12 R0.F25.B14 R0.F25.B13 R0.F25.B15
		0000: NONE
		0011: VRCLK0
		1011: VRCLK1
		0001: VRCLK_N0
		1001: VRCLK_N1
		0101: VRCLK_S0
		1101: VRCLK_S1
	RCLK:MUX.RCLK1: R0.F23.B12 R0.F23.B14 R0.F23.B13 R0.F23.B15
		0000: NONE
		0011: VRCLK0
		1011: VRCLK1
		0001: VRCLK_N0
		1001: VRCLK_N1
		0101: VRCLK_S0
		1101: VRCLK_S1
}

bstile HCLK_IO_DCM_N {
	DCI:ENABLE: R0.F0.B14 inv 0
	DCI:LVDIV2: R0.F27.B14 R0.F27.B13 inv 00
	DCI:NMASK_TERM_SPLIT: R0.F10.B12 R0.F12.B15 R0.F12.B14 R0.F12.B13 R0.F12.B12 inv 00000
	DCI:NREF: R0.F27.B12 R0.F27.B15 inv 00
	DCI:PMASK_TERM_SPLIT: R0.F11.B15 R0.F10.B15 R0.F11.B14 R0.F10.B14 R0.F10.B13 inv 00000
	DCI:PMASK_TERM_VCC: R0.F2.B12 R0.F4.B15 R0.F4.B14 R0.F4.B13 R0.F4.B12 inv 00000
	DCI:PREF: R0.F1.B12 R0.F1.B13 R0.F1.B14 R0.F1.B15 inv 0000
	DCI:QUIET: R0.F5.B12 inv 0
	DCI:TEST_ENABLE: R0.F5.B13 R0.F0.B15 inv 00
	HCLK_DCM_S:BUF.GIOB_D0: R0.F3.B13 inv 0
	HCLK_DCM_S:BUF.GIOB_D1: R0.F21.B14 inv 0
	HCLK_DCM_S:BUF.GIOB_D10: R0.F26.B13 inv 0
	HCLK_DCM_S:BUF.GIOB_D11: R0.F25.B14 inv 0
	HCLK_DCM_S:BUF.GIOB_D12: R0.F25.B15 inv 0
	HCLK_DCM_S:BUF.GIOB_D13: R0.F19.B12 inv 0
	HCLK_DCM_S:BUF.GIOB_D14: R0.F3.B14 inv 0
	HCLK_DCM_S:BUF.GIOB_D15: R0.F3.B15 inv 0
	HCLK_DCM_S:BUF.GIOB_D2: R0.F22.B13 inv 0
	HCLK_DCM_S:BUF.GIOB_D3: R0.F19.B13 inv 0
	HCLK_DCM_S:BUF.GIOB_D4: R0.F28.B13 inv 0
	HCLK_DCM_S:BUF.GIOB_D5: R0.F28.B12 inv 0
	HCLK_DCM_S:BUF.GIOB_D6: R0.F25.B12 inv 0
	HCLK_DCM_S:BUF.GIOB_D7: R0.F23.B14 inv 0
	HCLK_DCM_S:BUF.GIOB_D8: R0.F23.B12 inv 0
	HCLK_DCM_S:BUF.GIOB_D9: R0.F22.B12 inv 0
	HCLK_DCM_S:BUF.HCLK_D0: R0.F21.B12 inv 0
	HCLK_DCM_S:BUF.HCLK_D1: R0.F25.B13 inv 0
	HCLK_DCM_S:BUF.HCLK_D2: R0.F22.B15 inv 0
	HCLK_DCM_S:BUF.HCLK_D3: R0.F14.B15 inv 0
	HCLK_DCM_S:BUF.HCLK_D4: R0.F19.B14 inv 0
	HCLK_DCM_S:BUF.HCLK_D5: R0.F23.B13 inv 0
	HCLK_DCM_S:BUF.HCLK_D6: R0.F22.B14 inv 0
	HCLK_DCM_S:BUF.HCLK_D7: R0.F26.B12 inv 0
	HCLK_DCM_S:BUF.MGT_D0: R0.F14.B13 inv 0
	HCLK_DCM_S:BUF.MGT_D1: R0.F26.B14 inv 0
	HCLK_DCM_S:BUF.MGT_D2: R0.F26.B15 inv 0
	HCLK_DCM_S:BUF.MGT_D3: R0.F23.B15 inv 0
	HCLK_DCM_S:COMMON: R0.F21.B13 R0.F19.B15 R0.F14.B14 inv 000
	HCLK_DCM_S:COMMON_MGT: R0.F16.B12 inv 0
	IDELAYCTRL:ENABLE: R0.F11.B12 inv 0
	IDELAYCTRL:MUX.REFCLK: R0.F24.B14 R0.F24.B13 R0.F24.B12
		000: HCLK0
		001: HCLK1
		010: HCLK2
		011: HCLK3
		100: HCLK4
		101: HCLK5
		110: HCLK6
		111: HCLK7
	IOCLK:BUF.HCLK0: R0.F7.B12 inv 0
	IOCLK:BUF.HCLK1: R0.F7.B13 inv 0
	IOCLK:BUF.HCLK2: R0.F7.B14 inv 0
	IOCLK:BUF.HCLK3: R0.F7.B15 inv 0
	IOCLK:BUF.HCLK4: R0.F8.B12 inv 0
	IOCLK:BUF.HCLK5: R0.F8.B13 inv 0
	IOCLK:BUF.HCLK6: R0.F8.B14 inv 0
	IOCLK:BUF.HCLK7: R0.F8.B15 inv 0
	IOCLK:BUF.IOCLK_N0: R0.F17.B15 inv 0
	IOCLK:BUF.IOCLK_N1: R0.F17.B12 inv 0
	IOCLK:BUF.IOCLK_S0: R0.F17.B14 inv 0
	IOCLK:BUF.IOCLK_S1: R0.F17.B13 inv 0
	IOCLK:BUF.RCLK0: R0.F21.B15 inv 0
	IOCLK:BUF.RCLK1: R0.F24.B15 inv 0
	IOCLK:BUF.VIOCLK0: R0.F16.B14 inv 0
	IOCLK:BUF.VIOCLK1: R0.F16.B15 inv 0
	IOCLK:VIOCLK_ENABLE: R0.F20.B13 R0.F15.B15 R0.F15.B14 R0.F15.B13 inv 0000
}

bstile HCLK_IO_DCM_S {
	DCI:ENABLE: R0.F0.B14 inv 0
	DCI:LVDIV2: R0.F27.B14 R0.F27.B13 inv 00
	DCI:NMASK_TERM_SPLIT: R0.F10.B12 R0.F12.B15 R0.F12.B14 R0.F12.B13 R0.F12.B12 inv 00000
	DCI:NREF: R0.F27.B12 R0.F27.B15 inv 00
	DCI:PMASK_TERM_SPLIT: R0.F11.B15 R0.F10.B15 R0.F11.B14 R0.F10.B14 R0.F10.B13 inv 00000
	DCI:PMASK_TERM_VCC: R0.F2.B12 R0.F4.B15 R0.F4.B14 R0.F4.B13 R0.F4.B12 inv 00000
	DCI:PREF: R0.F1.B12 R0.F1.B13 R0.F1.B14 R0.F1.B15 inv 0000
	DCI:QUIET: R0.F5.B12 inv 0
	DCI:TEST_ENABLE: R0.F5.B13 R0.F0.B15 inv 00
	HCLK_DCM_N:BUF.GIOB_U0: R0.F3.B13 inv 0
	HCLK_DCM_N:BUF.GIOB_U1: R0.F21.B14 inv 0
	HCLK_DCM_N:BUF.GIOB_U10: R0.F26.B13 inv 0
	HCLK_DCM_N:BUF.GIOB_U11: R0.F25.B14 inv 0
	HCLK_DCM_N:BUF.GIOB_U12: R0.F25.B15 inv 0
	HCLK_DCM_N:BUF.GIOB_U13: R0.F19.B12 inv 0
	HCLK_DCM_N:BUF.GIOB_U14: R0.F3.B14 inv 0
	HCLK_DCM_N:BUF.GIOB_U15: R0.F3.B15 inv 0
	HCLK_DCM_N:BUF.GIOB_U2: R0.F22.B13 inv 0
	HCLK_DCM_N:BUF.GIOB_U3: R0.F19.B13 inv 0
	HCLK_DCM_N:BUF.GIOB_U4: R0.F28.B13 inv 0
	HCLK_DCM_N:BUF.GIOB_U5: R0.F28.B12 inv 0
	HCLK_DCM_N:BUF.GIOB_U6: R0.F25.B12 inv 0
	HCLK_DCM_N:BUF.GIOB_U7: R0.F23.B14 inv 0
	HCLK_DCM_N:BUF.GIOB_U8: R0.F23.B12 inv 0
	HCLK_DCM_N:BUF.GIOB_U9: R0.F22.B12 inv 0
	HCLK_DCM_N:BUF.HCLK_U0: R0.F21.B12 inv 0
	HCLK_DCM_N:BUF.HCLK_U1: R0.F25.B13 inv 0
	HCLK_DCM_N:BUF.HCLK_U2: R0.F22.B15 inv 0
	HCLK_DCM_N:BUF.HCLK_U3: R0.F14.B15 inv 0
	HCLK_DCM_N:BUF.HCLK_U4: R0.F19.B14 inv 0
	HCLK_DCM_N:BUF.HCLK_U5: R0.F23.B13 inv 0
	HCLK_DCM_N:BUF.HCLK_U6: R0.F22.B14 inv 0
	HCLK_DCM_N:BUF.HCLK_U7: R0.F26.B12 inv 0
	HCLK_DCM_N:BUF.MGT_U0: R0.F14.B13 inv 0
	HCLK_DCM_N:BUF.MGT_U1: R0.F26.B14 inv 0
	HCLK_DCM_N:BUF.MGT_U2: R0.F26.B15 inv 0
	HCLK_DCM_N:BUF.MGT_U3: R0.F23.B15 inv 0
	HCLK_DCM_N:COMMON: R0.F21.B13 R0.F19.B15 R0.F14.B14 inv 000
	HCLK_DCM_N:COMMON_MGT: R0.F16.B12 inv 0
	IDELAYCTRL:ENABLE: R0.F11.B12 inv 0
	IDELAYCTRL:MUX.REFCLK: R0.F24.B14 R0.F24.B13 R0.F24.B12
		000: HCLK0
		001: HCLK1
		010: HCLK2
		011: HCLK3
		100: HCLK4
		101: HCLK5
		110: HCLK6
		111: HCLK7
	IOCLK:BUF.HCLK0: R0.F7.B12 inv 0
	IOCLK:BUF.HCLK1: R0.F7.B13 inv 0
	IOCLK:BUF.HCLK2: R0.F7.B14 inv 0
	IOCLK:BUF.HCLK3: R0.F7.B15 inv 0
	IOCLK:BUF.HCLK4: R0.F8.B12 inv 0
	IOCLK:BUF.HCLK5: R0.F8.B13 inv 0
	IOCLK:BUF.HCLK6: R0.F8.B14 inv 0
	IOCLK:BUF.HCLK7: R0.F8.B15 inv 0
	IOCLK:BUF.IOCLK_N0: R0.F17.B15 inv 0
	IOCLK:BUF.IOCLK_N1: R0.F17.B12 inv 0
	IOCLK:BUF.IOCLK_S0: R0.F17.B14 inv 0
	IOCLK:BUF.IOCLK_S1: R0.F17.B13 inv 0
	IOCLK:BUF.RCLK0: R0.F21.B15 inv 0
	IOCLK:BUF.RCLK1: R0.F24.B15 inv 0
	IOCLK:BUF.VIOCLK0: R0.F16.B14 inv 0
	IOCLK:BUF.VIOCLK1: R0.F16.B15 inv 0
	IOCLK:VIOCLK_ENABLE: R0.F20.B13 R0.F15.B15 R0.F15.B14 R0.F15.B13 inv 0000
}

bstile HCLK_IO_LVDS {
	BUFR[0]:BUFR_DIVIDE: R0.F14.B14 R0.F14.B13 R0.F14.B12 R0.F14.B15
		0001: 1
		0011: 2
		0101: 3
		0111: 4
		1001: 5
		1011: 6
		1101: 7
		1111: 8
		0000: BYPASS
	BUFR[0]:ENABLE: R0.F21.B14 inv 0
	BUFR[0]:MUX.I: R0.F19.B15 R0.F19.B14
		00: BUFIO0
		11: BUFIO1
		01: CKINT0
		10: CKINT1
	BUFR[1]:BUFR_DIVIDE: R0.F22.B14 R0.F22.B13 R0.F22.B12 R0.F22.B15
		0001: 1
		0011: 2
		0101: 3
		0111: 4
		1001: 5
		1011: 6
		1101: 7
		1111: 8
		0000: BYPASS
	BUFR[1]:ENABLE: R0.F21.B13 inv 0
	BUFR[1]:MUX.I: R0.F19.B12 R0.F19.B13
		00: BUFIO0
		11: BUFIO1
		01: CKINT0
		10: CKINT1
	IDELAYCTRL:ENABLE: R0.F11.B12 inv 0
	IDELAYCTRL:MUX.REFCLK: R0.F24.B14 R0.F24.B13 R0.F24.B12
		000: HCLK0
		001: HCLK1
		010: HCLK2
		011: HCLK3
		100: HCLK4
		101: HCLK5
		110: HCLK6
		111: HCLK7
	IOCLK:BUF.HCLK0: R0.F7.B12 inv 0
	IOCLK:BUF.HCLK1: R0.F7.B13 inv 0
	IOCLK:BUF.HCLK2: R0.F7.B14 inv 0
	IOCLK:BUF.HCLK3: R0.F7.B15 inv 0
	IOCLK:BUF.HCLK4: R0.F8.B12 inv 0
	IOCLK:BUF.HCLK5: R0.F8.B13 inv 0
	IOCLK:BUF.HCLK6: R0.F8.B14 inv 0
	IOCLK:BUF.HCLK7: R0.F8.B15 inv 0
	IOCLK:BUF.IOCLK_N0: R0.F17.B15 inv 0
	IOCLK:BUF.IOCLK_N1: R0.F17.B12 inv 0
	IOCLK:BUF.IOCLK_S0: R0.F17.B14 inv 0
	IOCLK:BUF.IOCLK_S1: R0.F17.B13 inv 0
	IOCLK:BUF.RCLK0: R0.F21.B15 inv 0
	IOCLK:BUF.RCLK1: R0.F24.B15 inv 0
	IOCLK:BUF.VIOCLK0: R0.F16.B14 inv 0
	IOCLK:BUF.VIOCLK1: R0.F16.B15 inv 0
	IOCLK:VIOCLK_ENABLE: R0.F20.B13 R0.F15.B15 R0.F15.B14 R0.F15.B13 inv 0000
	LVDS:LVDSBIAS: R0.F3.B12 R0.F11.B13 R0.F2.B14 R0.F5.B15 R0.F3.B13 R0.F3.B14 R0.F2.B13 R0.F3.B15 R0.F5.B14 R0.F5.B12 inv 0000000000
	RCLK:MUX.RCLK0: R0.F25.B12 R0.F25.B14 R0.F25.B13 R0.F25.B15
		0000: NONE
		0011: VRCLK0
		1011: VRCLK1
		0001: VRCLK_N0
		1001: VRCLK_N1
		0101: VRCLK_S0
		1101: VRCLK_S1
	RCLK:MUX.RCLK1: R0.F23.B12 R0.F23.B14 R0.F23.B13 R0.F23.B15
		0000: NONE
		0011: VRCLK0
		1011: VRCLK1
		0001: VRCLK_N0
		1001: VRCLK_N1
		0101: VRCLK_S0
		1101: VRCLK_S1
}

bstile HCLK_MGT {
	HCLK_MGT:BUF.HCLK0: R0.F17.B12 inv 0
	HCLK_MGT:BUF.HCLK1: R0.F17.B13 inv 0
	HCLK_MGT:BUF.HCLK2: R0.F17.B14 inv 0
	HCLK_MGT:BUF.HCLK3: R0.F17.B15 inv 0
	HCLK_MGT:BUF.HCLK4: R0.F19.B12 inv 0
	HCLK_MGT:BUF.HCLK5: R0.F19.B13 inv 0
	HCLK_MGT:BUF.HCLK6: R0.F19.B14 inv 0
	HCLK_MGT:BUF.HCLK7: R0.F19.B15 inv 0
	HCLK_MGT:BUF.MGT0: R0.F8.B14 inv 0
	HCLK_MGT:BUF.MGT1: R0.F8.B15 inv 0
}

bstile HCLK_MGT_BUF {
	HCLK_MGT_BUF:BUF.MGT0: R0.F6.B12 inv 0
	HCLK_MGT_BUF:BUF.MGT1: R0.F6.B13 inv 0
}

bstile HCLK_TERM {
	HCLK_TERM:HCLK_ENABLE: R0.F6.B14 R0.F6.B13 R0.F6.B12 inv 000
}

bstile IO {
	ILOGIC[0]:BITSLIP_ENABLE: R0.F20.B20 R0.F20.B19 R0.F20.B8 R0.F20.B7 R0.F19.B18 R0.F19.B7 R0.F19.B0 inv 0000000
	ILOGIC[0]:BITSLIP_SYNC: R0.F20.B2 inv 0
	ILOGIC[0]:DATA_RATE: R0.F19.B1
		0: DDR
		1: SDR
	ILOGIC[0]:DATA_WIDTH: R0.F19.B16 R0.F19.B15 R0.F20.B16 R0.F20.B15
		1010: 10
		0010: 2
		0011: 3
		0100: 4
		0101: 5
		0110: 6
		0111: 7
		1000: 8
		0000: NONE
	ILOGIC[0]:DDR_CLK_EDGE: R0.F20.B22 R0.F20.B23
		01: OPPOSITE_EDGE
		10: SAME_EDGE
		00: SAME_EDGE_PIPELINED
	ILOGIC[0]:IDELAYMUX: R0.F21.B34 R0.F21.B31
		01: D
		00: NONE
		10: OFB
	ILOGIC[0]:IFF1_INIT: R0.F20.B34 inv 1
	ILOGIC[0]:IFF1_SRVAL: R0.F20.B27 inv 1
	ILOGIC[0]:IFF2_INIT: R0.F19.B28 inv 1
	ILOGIC[0]:IFF2_SRVAL: R0.F20.B38 inv 1
	ILOGIC[0]:IFF3_INIT: R0.F19.B29 inv 1
	ILOGIC[0]:IFF3_SRVAL: R0.F20.B39 inv 1
	ILOGIC[0]:IFF4_INIT: R0.F20.B35 inv 1
	ILOGIC[0]:IFF4_SRVAL: R0.F20.B28 inv 1
	ILOGIC[0]:IFF_DELAY_ENABLE: R0.F21.B38 inv 0
	ILOGIC[0]:IFF_ENABLE: R0.F21.B30 inv 0
	ILOGIC[0]:IFF_LATCH: R0.F19.B36 inv 1
	ILOGIC[0]:IFF_SR_SYNC: R0.F19.B37 inv 1
	ILOGIC[0]:IFF_TSBYPASS_ENABLE: R0.F21.B39 inv 0
	ILOGIC[0]:INIT_BITSLIPCNT: R0.F19.B24 R0.F20.B24 R0.F20.B18 R0.F19.B6 inv 1111
	ILOGIC[0]:INIT_CE: R0.F20.B33 R0.F20.B36 inv 11
	ILOGIC[0]:INIT_RANK1_PARTIAL: R0.F19.B33 R0.F19.B27 R0.F20.B37 R0.F20.B29 R0.F20.B30 inv 11111
	ILOGIC[0]:INIT_RANK2: R0.F19.B8 R0.F19.B9 R0.F20.B10 R0.F19.B12 R0.F19.B10 R0.F19.B11 inv 111111
	ILOGIC[0]:INIT_RANK3: R0.F19.B19 R0.F19.B20 R0.F20.B21 R0.F19.B23 R0.F19.B22 R0.F19.B21 inv 111111
	ILOGIC[0]:INTERFACE_TYPE: R0.F19.B32
		0: MEMORY
		1: NETWORKING
	ILOGIC[0]:INV.CE1: R0.F19.B39 inv 1
	ILOGIC[0]:INV.CE2: R0.F19.B38 inv 1
	ILOGIC[0]:INV.CLK: R0.F20.B31 R0.F20.B25 R0.F19.B26 inv 111
	ILOGIC[0]:INV.OCLK1: R0.F20.B26 inv 0
	ILOGIC[0]:INV.OCLK2: R0.F19.B25 inv 0
	ILOGIC[0]:INV.REV: R0.F19.B34 inv 0
	ILOGIC[0]:INV.SR: R0.F20.B17 inv 0
	ILOGIC[0]:IOBDELAY_TYPE: R0.F21.B28 R0.F21.B22
		00: DEFAULT
		01: FIXED
		11: VARIABLE
	ILOGIC[0]:IOBDELAY_VALUE_CUR: R0.F21.B4 R0.F21.B8 R0.F21.B12 R0.F21.B18 R0.F21.B23 R0.F21.B27 inv 111111
	ILOGIC[0]:IOBDELAY_VALUE_INIT: R0.F21.B1 R0.F21.B5 R0.F21.B10 R0.F21.B15 R0.F21.B20 R0.F21.B24 inv 000000
	ILOGIC[0]:I_DELAY_DEFAULT: R0.F21.B35 inv 0
	ILOGIC[0]:I_DELAY_ENABLE: R0.F21.B36 inv 0
	ILOGIC[0]:I_TSBYPASS_ENABLE: R0.F21.B33 inv 0
	ILOGIC[0]:MUX.CLK: R0.F22.B35 R0.F23.B35 R0.F23.B34 R0.F23.B33 R0.F22.B30 R0.F22.B31 R0.F23.B31 R0.F23.B30 R0.F23.B32
		000000001: CKINT
		000100010: HCLK0
		001000010: HCLK1
		010000010: HCLK2
		100000010: HCLK3
		000100100: HCLK4
		001000100: HCLK5
		010000100: HCLK6
		100000100: HCLK7
		010001000: IOCLK0
		100001000: IOCLK1
		010010000: IOCLK_N0
		100010000: IOCLK_N1
		000110000: IOCLK_S0
		001010000: IOCLK_S1
		000000000: NONE
		000101000: RCLK0
		001001000: RCLK1
	ILOGIC[0]:NUM_CE: R0.F19.B35
		0: 1
		1: 2
	ILOGIC[0]:READBACK_I: R0.F21.B47 inv 0
	ILOGIC[0]:SERDES: R0.F19.B30 inv 0
	ILOGIC[0]:SERDES_MODE: R0.F20.B32
		0: MASTER
		1: SLAVE
	ILOGIC[0]:TSBYPASS_MUX: R0.F21.B37
		1: GND
		0: T
	ILOGIC[1]:BITSLIP_ENABLE: R0.F20.B72 R0.F20.B71 R0.F20.B60 R0.F20.B59 R0.F19.B79 R0.F19.B72 R0.F19.B61 inv 0000000
	ILOGIC[1]:BITSLIP_SYNC: R0.F20.B77 inv 0
	ILOGIC[1]:DATA_RATE: R0.F19.B78
		0: DDR
		1: SDR
	ILOGIC[1]:DATA_WIDTH: R0.F19.B63 R0.F19.B64 R0.F20.B63 R0.F20.B64
		1010: 10
		0010: 2
		0011: 3
		0100: 4
		0101: 5
		0110: 6
		0111: 7
		1000: 8
		0000: NONE
	ILOGIC[1]:DDR_CLK_EDGE: R0.F20.B57 R0.F20.B56
		01: OPPOSITE_EDGE
		10: SAME_EDGE
		00: SAME_EDGE_PIPELINED
	ILOGIC[1]:IDELAYMUX: R0.F21.B45 R0.F21.B48
		01: D
		00: NONE
		10: OFB
	ILOGIC[1]:IFF1_INIT: R0.F20.B45 inv 1
	ILOGIC[1]:IFF1_SRVAL: R0.F20.B52 inv 1
	ILOGIC[1]:IFF2_INIT: R0.F19.B51 inv 1
	ILOGIC[1]:IFF2_SRVAL: R0.F20.B41 inv 1
	ILOGIC[1]:IFF3_INIT: R0.F19.B50 inv 1
	ILOGIC[1]:IFF3_SRVAL: R0.F20.B40 inv 1
	ILOGIC[1]:IFF4_INIT: R0.F20.B44 inv 1
	ILOGIC[1]:IFF4_SRVAL: R0.F20.B51 inv 1
	ILOGIC[1]:IFF_DELAY_ENABLE: R0.F21.B41 inv 0
	ILOGIC[1]:IFF_ENABLE: R0.F21.B49 inv 0
	ILOGIC[1]:IFF_LATCH: R0.F19.B43 inv 1
	ILOGIC[1]:IFF_SR_SYNC: R0.F19.B42 inv 1
	ILOGIC[1]:IFF_TSBYPASS_ENABLE: R0.F21.B40 inv 0
	ILOGIC[1]:INIT_BITSLIPCNT: R0.F19.B55 R0.F20.B55 R0.F20.B61 R0.F19.B73 inv 0000
	ILOGIC[1]:INIT_CE: R0.F20.B46 R0.F20.B43 inv 11
	ILOGIC[1]:INIT_RANK1_PARTIAL: R0.F19.B46 R0.F19.B52 R0.F20.B42 R0.F20.B50 R0.F20.B49 inv 11111
	ILOGIC[1]:INIT_RANK2: R0.F19.B71 R0.F19.B70 R0.F20.B69 R0.F19.B67 R0.F19.B69 R0.F19.B68 inv 111111
	ILOGIC[1]:INIT_RANK3: R0.F19.B60 R0.F19.B59 R0.F20.B58 R0.F19.B56 R0.F19.B57 R0.F19.B58 inv 111111
	ILOGIC[1]:INTERFACE_TYPE: R0.F19.B47
		0: MEMORY
		1: NETWORKING
	ILOGIC[1]:INV.CE1: R0.F19.B40 inv 1
	ILOGIC[1]:INV.CE2: R0.F19.B41 inv 1
	ILOGIC[1]:INV.CLK: R0.F20.B54 R0.F20.B48 R0.F19.B53 inv 111
	ILOGIC[1]:INV.OCLK1: R0.F20.B53 inv 0
	ILOGIC[1]:INV.OCLK2: R0.F19.B54 inv 0
	ILOGIC[1]:INV.REV: R0.F19.B45 inv 0
	ILOGIC[1]:INV.SR: R0.F20.B62 inv 0
	ILOGIC[1]:IOBDELAY_TYPE: R0.F21.B51 R0.F21.B57
		00: DEFAULT
		01: FIXED
		11: VARIABLE
	ILOGIC[1]:IOBDELAY_VALUE_CUR: R0.F21.B75 R0.F21.B71 R0.F21.B67 R0.F21.B61 R0.F21.B56 R0.F21.B52 inv 111111
	ILOGIC[1]:IOBDELAY_VALUE_INIT: R0.F21.B78 R0.F21.B74 R0.F21.B69 R0.F21.B64 R0.F21.B59 R0.F21.B55 inv 000000
	ILOGIC[1]:I_DELAY_DEFAULT: R0.F21.B44 inv 0
	ILOGIC[1]:I_DELAY_ENABLE: R0.F21.B43 inv 0
	ILOGIC[1]:I_TSBYPASS_ENABLE: R0.F21.B46 inv 0
	ILOGIC[1]:MUX.CLK: R0.F22.B44 R0.F23.B44 R0.F23.B45 R0.F23.B46 R0.F22.B49 R0.F22.B48 R0.F23.B48 R0.F23.B49 R0.F23.B47
		000000001: CKINT
		000100010: HCLK0
		001000010: HCLK1
		010000010: HCLK2
		100000010: HCLK3
		000100100: HCLK4
		001000100: HCLK5
		010000100: HCLK6
		100000100: HCLK7
		010001000: IOCLK0
		100001000: IOCLK1
		010010000: IOCLK_N0
		100010000: IOCLK_N1
		000110000: IOCLK_S0
		001010000: IOCLK_S1
		000000000: NONE
		000101000: RCLK0
		001001000: RCLK1
	ILOGIC[1]:NUM_CE: R0.F19.B44
		0: 1
		1: 2
	ILOGIC[1]:READBACK_I: R0.F21.B32 inv 0
	ILOGIC[1]:SERDES: R0.F19.B49 inv 0
	ILOGIC[1]:SERDES_MODE: R0.F20.B47
		0: MASTER
		1: SLAVE
	ILOGIC[1]:TSBYPASS_MUX: R0.F21.B42
		1: GND
		0: T
	IOB[0]:DCIUPDATEMODE_ASREQUIRED: R0.F26.B14 inv 1
	IOB[0]:DCI_MISC: R0.F26.B34 R0.F26.B23 inv 00
	IOB[0]:DCI_MODE: R0.F26.B37 R0.F26.B36 R0.F26.B35
		000: NONE
		001: OUTPUT
		010: OUTPUT_HALF
		100: TERM_SPLIT
		011: TERM_VCC
	IOB[0]:DCI_T: R0.F26.B8 inv 0
	IOB[0]:IBUF_MODE: R0.F26.B2 R0.F26.B3 R0.F26.B4
		111: CMOS
		010: DIFF
		000: OFF
		001: VREF
	IOB[0]:LVDS: R0.F25.B22 R0.F26.B20 R0.F26.B22 R0.F26.B9 inv 0000
	IOB[0]:NDRIVE: R0.F26.B32 R0.F26.B30 R0.F26.B28 R0.F26.B26 R0.F26.B24 inv 00110
	IOB[0]:NSLEW: R0.F25.B19 R0.F26.B13 R0.F26.B7 R0.F26.B1 inv 0010
	IOB[0]:OUTPUT_ENABLE: R0.F26.B17 R0.F25.B21 inv 00
	IOB[0]:OUTPUT_MISC: R0.F25.B20 R0.F26.B19 inv 00
	IOB[0]:PDRIVE: R0.F26.B33 R0.F26.B31 R0.F26.B29 R0.F26.B27 R0.F26.B25 inv 01010
	IOB[0]:PSLEW: R0.F26.B18 R0.F26.B12 R0.F26.B6 R0.F26.B0 inv 0000
	IOB[0]:PULL: R0.F26.B16 R0.F26.B15 R0.F26.B21
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[0]:VR: R0.F26.B38 inv 0
	IOB[0]:VREF_SYSMON: R0.F26.B39 inv 0
	IOB[1]:DCIUPDATEMODE_ASREQUIRED: R0.F26.B65 inv 1
	IOB[1]:DCI_MISC: R0.F26.B45 R0.F26.B56 inv 00
	IOB[1]:DCI_MODE: R0.F26.B42 R0.F26.B43 R0.F26.B44
		000: NONE
		001: OUTPUT
		010: OUTPUT_HALF
		100: TERM_SPLIT
		011: TERM_VCC
	IOB[1]:DCI_T: R0.F26.B71 inv 0
	IOB[1]:IBUF_MODE: R0.F26.B77 R0.F26.B76 R0.F26.B75
		111: CMOS
		010: DIFF
		000: OFF
		001: VREF
	IOB[1]:LVDS: R0.F25.B57 R0.F26.B59 R0.F26.B57 R0.F26.B70 inv 0000
	IOB[1]:NDRIVE: R0.F26.B47 R0.F26.B49 R0.F26.B51 R0.F26.B53 R0.F26.B55 inv 00110
	IOB[1]:NSLEW: R0.F25.B60 R0.F26.B66 R0.F26.B72 R0.F26.B78 inv 0010
	IOB[1]:OUTPUT_ENABLE: R0.F26.B62 R0.F25.B58 inv 00
	IOB[1]:OUTPUT_MISC: R0.F25.B59 R0.F26.B60 inv 00
	IOB[1]:PDRIVE: R0.F26.B46 R0.F26.B48 R0.F26.B50 R0.F26.B52 R0.F26.B54 inv 01010
	IOB[1]:PSLEW: R0.F26.B61 R0.F26.B67 R0.F26.B73 R0.F26.B79 inv 0000
	IOB[1]:PULL: R0.F26.B63 R0.F26.B64 R0.F26.B58
		101: KEEPER
		001: NONE
		000: PULLDOWN
		011: PULLUP
	IOB[1]:VR: R0.F26.B41 inv 0
	IOB[1]:VREF_SYSMON: R0.F26.B40 inv 0
	OLOGIC[0]:DATA_WIDTH: R0.F25.B6 R0.F25.B17 R0.F25.B12 R0.F25.B13 R0.F25.B15 R0.F25.B9 R0.F25.B11 R0.F25.B2
		10000000: 10
		00000001: 2
		00000010: 3
		00000100: 4
		00001000: 5
		00010000: 6
		00100000: 7
		01000000: 8
		00000000: NONE
	OLOGIC[0]:INIT_LOADCNT: R0.F25.B1 R0.F25.B5 R0.F25.B10 R0.F25.B24 inv 1111
	OLOGIC[0]:INV.CLK1: R0.F21.B6 inv 1
	OLOGIC[0]:INV.CLK2: R0.F21.B7 inv 1
	OLOGIC[0]:INV.D1: R0.F24.B23 inv 1
	OLOGIC[0]:INV.D2: R0.F24.B17 inv 1
	OLOGIC[0]:INV.D3: R0.F24.B21 inv 1
	OLOGIC[0]:INV.D4: R0.F24.B19 inv 1
	OLOGIC[0]:INV.D5: R0.F24.B18 inv 1
	OLOGIC[0]:INV.D6: R0.F24.B16 inv 1
	OLOGIC[0]:INV.T1: R0.F24.B4 inv 1
	OLOGIC[0]:INV.T2: R0.F24.B6 inv 1
	OLOGIC[0]:INV.T3: R0.F24.B8 inv 1
	OLOGIC[0]:INV.T4: R0.F24.B13 inv 1
	OLOGIC[0]:MUX.CLK: R0.F22.B29 R0.F22.B34 R0.F22.B33 R0.F22.B32 R0.F22.B37 R0.F22.B36 R0.F23.B38 R0.F23.B37 R0.F23.B36
		000000001: CKINT
		000100010: HCLK0
		001000010: HCLK1
		010000010: HCLK2
		100000010: HCLK3
		000100100: HCLK4
		001000100: HCLK5
		010000100: HCLK6
		100000100: HCLK7
		010001000: IOCLK0
		100001000: IOCLK1
		010010000: IOCLK_N0
		100010000: IOCLK_N1
		000110000: IOCLK_S0
		001010000: IOCLK_S1
		000000000: NONE
		000101000: RCLK0
		001001000: RCLK1
	OLOGIC[0]:OFF_INIT: R0.F25.B26 R0.F24.B9 R0.F24.B3 R0.F24.B1 inv 1111
	OLOGIC[0]:OFF_INIT_SERDES: R0.F24.B37 R0.F24.B36 R0.F24.B32 inv 111
	OLOGIC[0]:OFF_LATCH: R0.F25.B32 inv 0
	OLOGIC[0]:OFF_REV_USED: R0.F25.B39 inv 0
	OLOGIC[0]:OFF_SERDES: R0.F25.B14 R0.F25.B8 R0.F25.B4 R0.F25.B0 inv 0000
	OLOGIC[0]:OFF_SRVAL: R0.F25.B34 R0.F25.B33 R0.F25.B25 inv 111
	OLOGIC[0]:OFF_SR_SYNC: R0.F25.B38 R0.F25.B18 R0.F24.B35 R0.F24.B12 inv 0000
	OLOGIC[0]:OFF_SR_USED: R0.F25.B35 inv 0
	OLOGIC[0]:OMUX: R0.F25.B28 R0.F25.B27 R0.F25.B31
		001: D1
		000: NONE
		010: OFF1
		110: OFFDDR
	OLOGIC[0]:SERDES: R0.F24.B38 inv 0
	OLOGIC[0]:SERDES_MODE: R0.F24.B39
		0: MASTER
		1: SLAVE
	OLOGIC[0]:TFF1_SRVAL: R0.F24.B28 inv 1
	OLOGIC[0]:TFF2_SRVAL: R0.F24.B27 inv 1
	OLOGIC[0]:TFF3_SRVAL: R0.F24.B25 inv 1
	OLOGIC[0]:TFF_INIT: R0.F24.B26 R0.F24.B15 R0.F24.B7 R0.F24.B2 R0.F24.B0 inv 11111
	OLOGIC[0]:TFF_LATCH: R0.F24.B20 inv 0
	OLOGIC[0]:TFF_REV_USED: R0.F24.B34 inv 0
	OLOGIC[0]:TFF_SR_SYNC: R0.F24.B33 R0.F24.B5 inv 00
	OLOGIC[0]:TFF_SR_USED: R0.F24.B31 inv 0
	OLOGIC[0]:TMUX: R0.F24.B11 R0.F24.B10 R0.F24.B24
		000: NONE
		001: T1
		010: TFF1
		110: TFFDDR
	OLOGIC[0]:TRISTATE_WIDTH: R0.F24.B29 R0.F24.B30
		00: 1
		01: 2
		11: 4
	OLOGIC[1]:DATA_WIDTH: R0.F25.B73 R0.F25.B62 R0.F25.B67 R0.F25.B66 R0.F25.B64 R0.F25.B70 R0.F25.B68 R0.F25.B77
		10000000: 10
		00000001: 2
		00000010: 3
		00000100: 4
		00001000: 5
		00010000: 6
		00100000: 7
		01000000: 8
		00000000: NONE
	OLOGIC[1]:INIT_LOADCNT: R0.F25.B78 R0.F25.B74 R0.F25.B69 R0.F25.B55 inv 1111
	OLOGIC[1]:INV.CLK1: R0.F21.B73 inv 1
	OLOGIC[1]:INV.CLK2: R0.F21.B72 inv 1
	OLOGIC[1]:INV.D1: R0.F24.B56 inv 1
	OLOGIC[1]:INV.D2: R0.F24.B62 inv 1
	OLOGIC[1]:INV.D3: R0.F24.B58 inv 1
	OLOGIC[1]:INV.D4: R0.F24.B60 inv 1
	OLOGIC[1]:INV.D5: R0.F24.B61 inv 1
	OLOGIC[1]:INV.D6: R0.F24.B63 inv 1
	OLOGIC[1]:INV.T1: R0.F24.B75 inv 1
	OLOGIC[1]:INV.T2: R0.F24.B73 inv 1
	OLOGIC[1]:INV.T3: R0.F24.B71 inv 1
	OLOGIC[1]:INV.T4: R0.F24.B66 inv 1
	OLOGIC[1]:MUX.CLK: R0.F22.B50 R0.F22.B45 R0.F22.B46 R0.F22.B47 R0.F22.B42 R0.F22.B43 R0.F23.B41 R0.F23.B42 R0.F23.B43
		000000001: CKINT
		000100010: HCLK0
		001000010: HCLK1
		010000010: HCLK2
		100000010: HCLK3
		000100100: HCLK4
		001000100: HCLK5
		010000100: HCLK6
		100000100: HCLK7
		010001000: IOCLK0
		100001000: IOCLK1
		010010000: IOCLK_N0
		100010000: IOCLK_N1
		000110000: IOCLK_S0
		001010000: IOCLK_S1
		000000000: NONE
		000101000: RCLK0
		001001000: RCLK1
	OLOGIC[1]:OFF_INIT: R0.F25.B53 R0.F24.B78 R0.F24.B76 R0.F24.B70 inv 1111
	OLOGIC[1]:OFF_INIT_SERDES: R0.F24.B47 R0.F24.B43 R0.F24.B42 inv 111
	OLOGIC[1]:OFF_LATCH: R0.F25.B47 inv 0
	OLOGIC[1]:OFF_REV_USED: R0.F25.B40 inv 0
	OLOGIC[1]:OFF_SERDES: R0.F25.B79 R0.F25.B75 R0.F25.B71 R0.F25.B65 inv 0000
	OLOGIC[1]:OFF_SRVAL: R0.F25.B54 R0.F25.B46 R0.F25.B45 inv 111
	OLOGIC[1]:OFF_SR_SYNC: R0.F25.B61 R0.F25.B41 R0.F24.B67 R0.F24.B44 inv 0000
	OLOGIC[1]:OFF_SR_USED: R0.F25.B44 inv 0
	OLOGIC[1]:OMUX: R0.F25.B51 R0.F25.B52 R0.F25.B48
		001: D1
		000: NONE
		010: OFF1
		110: OFFDDR
	OLOGIC[1]:SERDES: R0.F24.B41 inv 0
	OLOGIC[1]:SERDES_MODE: R0.F24.B40
		0: MASTER
		1: SLAVE
	OLOGIC[1]:TFF1_SRVAL: R0.F24.B51 inv 1
	OLOGIC[1]:TFF2_SRVAL: R0.F24.B52 inv 1
	OLOGIC[1]:TFF3_SRVAL: R0.F24.B54 inv 1
	OLOGIC[1]:TFF_INIT: R0.F24.B79 R0.F24.B77 R0.F24.B72 R0.F24.B64 R0.F24.B53 inv 11111
	OLOGIC[1]:TFF_LATCH: R0.F24.B59 inv 0
	OLOGIC[1]:TFF_REV_USED: R0.F24.B45 inv 0
	OLOGIC[1]:TFF_SR_SYNC: R0.F24.B74 R0.F24.B46 inv 00
	OLOGIC[1]:TFF_SR_USED: R0.F24.B48 inv 0
	OLOGIC[1]:TMUX: R0.F24.B68 R0.F24.B69 R0.F24.B55
		000: NONE
		001: T1
		010: TFF1
		110: TFFDDR
	OLOGIC[1]:TRISTATE_WIDTH: R0.F24.B50 R0.F24.B49
		00: 1
		01: 2
		11: 4
}

bstile MGT {
	GT11[0]:ALIGN_COMMA_WORD: R4.F19.B2 R4.F19.B1
		00: 1
		01: 2
		10: 4
	GT11[0]:AUTO_CAL: R1.F19.B76 inv 0
	GT11[0]:BYPASS_CAL: R1.F19.B56 inv 0
	GT11[0]:BYPASS_FDET: R1.F19.B63 inv 0
	GT11[0]:CCCB_ARBITRATOR_DISABLE: R13.F19.B66 inv 0
	GT11[0]:CHAN_BOND_LIMIT: R15.F19.B65 R15.F19.B64 R15.F19.B63 R15.F19.B62 R15.F19.B61 inv 00000
	GT11[0]:CHAN_BOND_MODE: R15.F19.B68 R15.F19.B67
		01: MASTER
		00: NONE
		10: SLAVE_1_HOP
		11: SLAVE_2_HOPS
	GT11[0]:CHAN_BOND_ONE_SHOT: R15.F19.B69 inv 0
	GT11[0]:CHAN_BOND_SEQ_1_1: R15.F19.B11 R15.F19.B10 R15.F19.B9 R15.F19.B8 R15.F19.B7 R15.F19.B6 R15.F19.B5 R15.F19.B4 R15.F19.B3 R15.F19.B2 R15.F19.B1 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_1_2: R15.F19.B26 R15.F19.B25 R15.F19.B24 R15.F19.B23 R15.F19.B22 R15.F19.B21 R15.F19.B16 R15.F19.B15 R15.F19.B14 R15.F19.B13 R15.F19.B12 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_1_3: R15.F19.B41 R15.F19.B36 R15.F19.B35 R15.F19.B34 R15.F19.B33 R15.F19.B32 R15.F19.B31 R15.F19.B30 R15.F19.B29 R15.F19.B28 R15.F19.B27 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_1_4: R15.F19.B52 R15.F19.B51 R15.F19.B50 R15.F19.B49 R15.F19.B48 R15.F19.B47 R15.F19.B46 R15.F19.B45 R15.F19.B44 R15.F19.B43 R15.F19.B42 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_1_MASK: R15.F19.B56 R15.F19.B55 R15.F19.B54 R15.F19.B53 inv 0000
	GT11[0]:CHAN_BOND_SEQ_2_1: R13.F19.B11 R13.F19.B10 R13.F19.B9 R13.F19.B8 R13.F19.B7 R13.F19.B6 R13.F19.B5 R13.F19.B4 R13.F19.B3 R13.F19.B2 R13.F19.B1 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_2_2: R13.F19.B26 R13.F19.B25 R13.F19.B24 R13.F19.B23 R13.F19.B22 R13.F19.B21 R13.F19.B16 R13.F19.B15 R13.F19.B14 R13.F19.B13 R13.F19.B12 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_2_3: R13.F19.B41 R13.F19.B36 R13.F19.B35 R13.F19.B34 R13.F19.B33 R13.F19.B32 R13.F19.B31 R13.F19.B30 R13.F19.B29 R13.F19.B28 R13.F19.B27 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_2_4: R13.F19.B52 R13.F19.B51 R13.F19.B50 R13.F19.B49 R13.F19.B48 R13.F19.B47 R13.F19.B46 R13.F19.B45 R13.F19.B44 R13.F19.B43 R13.F19.B42 inv 00000000000
	GT11[0]:CHAN_BOND_SEQ_2_MASK: R13.F19.B56 R13.F19.B55 R13.F19.B54 R13.F19.B53 inv 0000
	GT11[0]:CHAN_BOND_SEQ_2_USE: R15.F19.B70 inv 0
	GT11[0]:CHAN_BOND_SEQ_LEN: R15.F19.B73 R15.F19.B72 R15.F19.B71
		000: 1
		001: 2
		010: 3
		011: 4
		111: 8
	GT11[0]:CHAN_BOND_TUNE: R13.F19.B76 R13.F19.B75 R13.F19.B74 R13.F19.B73 R13.F19.B72 R13.F19.B71 R13.F19.B70 R13.F19.B69 inv 00000000
	GT11[0]:CLK_CORRECT_USE: R6.F19.B14 inv 0
	GT11[0]:CLK_COR_8B10B_DE: R6.F19.B15 inv 0
	GT11[0]:CLK_COR_MAX_LAT: R6.F19.B6 R6.F19.B5 R6.F19.B4 R6.F19.B3 R6.F19.B2 R6.F19.B1 inv 000000
	GT11[0]:CLK_COR_MIN_LAT: R9.F19.B71 R9.F19.B70 R9.F19.B69 R9.F19.B68 R9.F19.B67 R9.F19.B66 inv 000000
	GT11[0]:CLK_COR_SEQ_1_1: R9.F19.B11 R9.F19.B10 R9.F19.B9 R9.F19.B8 R9.F19.B7 R9.F19.B6 R9.F19.B5 R9.F19.B4 R9.F19.B3 R9.F19.B2 R9.F19.B1 inv 00000000000
	GT11[0]:CLK_COR_SEQ_1_2: R9.F19.B26 R9.F19.B25 R9.F19.B24 R9.F19.B23 R9.F19.B22 R9.F19.B21 R9.F19.B16 R9.F19.B15 R9.F19.B14 R9.F19.B13 R9.F19.B12 inv 00000000000
	GT11[0]:CLK_COR_SEQ_1_3: R9.F19.B41 R9.F19.B36 R9.F19.B35 R9.F19.B34 R9.F19.B33 R9.F19.B32 R9.F19.B31 R9.F19.B30 R9.F19.B29 R9.F19.B28 R9.F19.B27 inv 00000000000
	GT11[0]:CLK_COR_SEQ_1_4: R9.F19.B52 R9.F19.B51 R9.F19.B50 R9.F19.B49 R9.F19.B48 R9.F19.B47 R9.F19.B46 R9.F19.B45 R9.F19.B44 R9.F19.B43 R9.F19.B42 inv 00000000000
	GT11[0]:CLK_COR_SEQ_1_MASK: R9.F19.B56 R9.F19.B55 R9.F19.B54 R9.F19.B53 inv 0000
	GT11[0]:CLK_COR_SEQ_2_1: R7.F19.B11 R7.F19.B10 R7.F19.B9 R7.F19.B8 R7.F19.B7 R7.F19.B6 R7.F19.B5 R7.F19.B4 R7.F19.B3 R7.F19.B2 R7.F19.B1 inv 00000000000
	GT11[0]:CLK_COR_SEQ_2_2: R7.F19.B26 R7.F19.B25 R7.F19.B24 R7.F19.B23 R7.F19.B22 R7.F19.B21 R7.F19.B16 R7.F19.B15 R7.F19.B14 R7.F19.B13 R7.F19.B12 inv 00000000000
	GT11[0]:CLK_COR_SEQ_2_3: R7.F19.B41 R7.F19.B36 R7.F19.B35 R7.F19.B34 R7.F19.B33 R7.F19.B32 R7.F19.B31 R7.F19.B30 R7.F19.B29 R7.F19.B28 R7.F19.B27 inv 00000000000
	GT11[0]:CLK_COR_SEQ_2_4: R7.F19.B52 R7.F19.B51 R7.F19.B50 R7.F19.B49 R7.F19.B48 R7.F19.B47 R7.F19.B46 R7.F19.B45 R7.F19.B44 R7.F19.B43 R7.F19.B42 inv 00000000000
	GT11[0]:CLK_COR_SEQ_2_MASK: R7.F19.B56 R7.F19.B55 R7.F19.B54 R7.F19.B53 inv 0000
	GT11[0]:CLK_COR_SEQ_2_USE: R6.F19.B9 inv 0
	GT11[0]:CLK_COR_SEQ_DROP: R6.F19.B10 inv 0
	GT11[0]:CLK_COR_SEQ_LEN: R6.F19.B13 R6.F19.B12 R6.F19.B11
		000: 1
		001: 2
		010: 3
		011: 4
		111: 8
	GT11[0]:COMMA32: R4.F19.B8 inv 0
	GT11[0]:COMMA_10B_MASK: R4.F19.B50 R4.F19.B49 R4.F19.B48 R4.F19.B47 R4.F19.B46 R4.F19.B45 R4.F19.B44 R4.F19.B43 R4.F19.B42 R4.F19.B41 inv 0000000000
	GT11[0]:CYCLE_LIMIT_SEL: R1.F19.B42 R1.F19.B41 inv 00
	GT11[0]:DCDR_FILTER: R6.F19.B48 R6.F19.B47 R6.F19.B46 inv 000
	GT11[0]:DEC_MCOMMA_DETECT: R4.F19.B3 inv 0
	GT11[0]:DEC_PCOMMA_DETECT: R4.F19.B4 inv 0
	GT11[0]:DEC_VALID_COMMA_ONLY: R4.F19.B5 inv 0
	GT11[0]:DIGRX_FWDCLK: R9.F19.B62 R9.F19.B61 inv 00
	GT11[0]:DIGRX_SYNC_MODE: R9.F19.B63 inv 0
	GT11[0]:DRP40: R0.F19.B16 R0.F19.B15 R0.F19.B14 R0.F19.B13 R0.F19.B12 R0.F19.B11 R0.F19.B10 R0.F19.B9 R0.F19.B8 R0.F19.B7 R0.F19.B6 R0.F19.B5 R0.F19.B4 R0.F19.B3 R0.F19.B2 R0.F19.B1 inv 0000000000000000
	GT11[0]:DRP40_MASK: R0.F19.B18 inv 0
	GT11[0]:DRP41: R2.F19.B16 R2.F19.B15 R2.F19.B14 R2.F19.B13 R2.F19.B12 R2.F19.B11 R2.F19.B10 R2.F19.B9 R2.F19.B8 R2.F19.B7 R2.F19.B6 R2.F19.B5 R2.F19.B4 R2.F19.B3 R2.F19.B2 R2.F19.B1 inv 0000000000000000
	GT11[0]:DRP41_MASK: R2.F19.B18 inv 0
	GT11[0]:DRP42: R4.F19.B16 R4.F19.B15 R4.F19.B14 R4.F19.B13 R4.F19.B12 R4.F19.B11 R4.F19.B10 R4.F19.B9 R4.F19.B8 R4.F19.B7 R4.F19.B6 R4.F19.B5 R4.F19.B4 R4.F19.B3 R4.F19.B2 R4.F19.B1 inv 0000000000000000
	GT11[0]:DRP42_MASK: R4.F19.B18 inv 0
	GT11[0]:DRP43: R6.F19.B16 R6.F19.B15 R6.F19.B14 R6.F19.B13 R6.F19.B12 R6.F19.B11 R6.F19.B10 R6.F19.B9 R6.F19.B8 R6.F19.B7 R6.F19.B6 R6.F19.B5 R6.F19.B4 R6.F19.B3 R6.F19.B2 R6.F19.B1 inv 0000000000000000
	GT11[0]:DRP43_MASK: R6.F19.B18 inv 0
	GT11[0]:DRP44: R8.F19.B16 R8.F19.B15 R8.F19.B14 R8.F19.B13 R8.F19.B12 R8.F19.B11 R8.F19.B10 R8.F19.B9 R8.F19.B8 R8.F19.B7 R8.F19.B6 R8.F19.B5 R8.F19.B4 R8.F19.B3 R8.F19.B2 R8.F19.B1 inv 0000000000000000
	GT11[0]:DRP44_MASK: R8.F19.B18 inv 0
	GT11[0]:DRP45: R10.F19.B16 R10.F19.B15 R10.F19.B14 R10.F19.B13 R10.F19.B12 R10.F19.B11 R10.F19.B10 R10.F19.B9 R10.F19.B8 R10.F19.B7 R10.F19.B6 R10.F19.B5 R10.F19.B4 R10.F19.B3 R10.F19.B2 R10.F19.B1 inv 0000000000000000
	GT11[0]:DRP45_MASK: R10.F19.B18 inv 0
	GT11[0]:DRP46: R12.F19.B16 R12.F19.B15 R12.F19.B14 R12.F19.B13 R12.F19.B12 R12.F19.B11 R12.F19.B10 R12.F19.B9 R12.F19.B8 R12.F19.B7 R12.F19.B6 R12.F19.B5 R12.F19.B4 R12.F19.B3 R12.F19.B2 R12.F19.B1 inv 0000000000000000
	GT11[0]:DRP46_MASK: R12.F19.B18 inv 0
	GT11[0]:DRP47: R14.F19.B16 R14.F19.B15 R14.F19.B14 R14.F19.B13 R14.F19.B12 R14.F19.B11 R14.F19.B10 R14.F19.B9 R14.F19.B8 R14.F19.B7 R14.F19.B6 R14.F19.B5 R14.F19.B4 R14.F19.B3 R14.F19.B2 R14.F19.B1 inv 0000000000000000
	GT11[0]:DRP47_MASK: R14.F19.B18 inv 0
	GT11[0]:DRP48: R0.F19.B36 R0.F19.B35 R0.F19.B34 R0.F19.B33 R0.F19.B32 R0.F19.B31 R0.F19.B30 R0.F19.B29 R0.F19.B28 R0.F19.B27 R0.F19.B26 R0.F19.B25 R0.F19.B24 R0.F19.B23 R0.F19.B22 R0.F19.B21 inv 0000000000000000
	GT11[0]:DRP48_MASK: R0.F19.B38 inv 0
	GT11[0]:DRP49: R2.F19.B36 R2.F19.B35 R2.F19.B34 R2.F19.B33 R2.F19.B32 R2.F19.B31 R2.F19.B30 R2.F19.B29 R2.F19.B28 R2.F19.B27 R2.F19.B26 R2.F19.B25 R2.F19.B24 R2.F19.B23 R2.F19.B22 R2.F19.B21 inv 0000000000000000
	GT11[0]:DRP49_MASK: R2.F19.B38 inv 0
	GT11[0]:DRP4A: R4.F19.B36 R4.F19.B35 R4.F19.B34 R4.F19.B33 R4.F19.B32 R4.F19.B31 R4.F19.B30 R4.F19.B29 R4.F19.B28 R4.F19.B27 R4.F19.B26 R4.F19.B25 R4.F19.B24 R4.F19.B23 R4.F19.B22 R4.F19.B21 inv 0000000000000000
	GT11[0]:DRP4A_MASK: R4.F19.B38 inv 0
	GT11[0]:DRP4B: R6.F19.B36 R6.F19.B35 R6.F19.B34 R6.F19.B33 R6.F19.B32 R6.F19.B31 R6.F19.B30 R6.F19.B29 R6.F19.B28 R6.F19.B27 R6.F19.B26 R6.F19.B25 R6.F19.B24 R6.F19.B23 R6.F19.B22 R6.F19.B21 inv 0000000000000000
	GT11[0]:DRP4B_MASK: R6.F19.B38 inv 0
	GT11[0]:DRP4C: R8.F19.B36 R8.F19.B35 R8.F19.B34 R8.F19.B33 R8.F19.B32 R8.F19.B31 R8.F19.B30 R8.F19.B29 R8.F19.B28 R8.F19.B27 R8.F19.B26 R8.F19.B25 R8.F19.B24 R8.F19.B23 R8.F19.B22 R8.F19.B21 inv 0000000000000000
	GT11[0]:DRP4C_MASK: R8.F19.B38 inv 0
	GT11[0]:DRP4D: R10.F19.B36 R10.F19.B35 R10.F19.B34 R10.F19.B33 R10.F19.B32 R10.F19.B31 R10.F19.B30 R10.F19.B29 R10.F19.B28 R10.F19.B27 R10.F19.B26 R10.F19.B25 R10.F19.B24 R10.F19.B23 R10.F19.B22 R10.F19.B21 inv 0000000000000000
	GT11[0]:DRP4D_MASK: R10.F19.B38 inv 0
	GT11[0]:DRP4E: R12.F19.B36 R12.F19.B35 R12.F19.B34 R12.F19.B33 R12.F19.B32 R12.F19.B31 R12.F19.B30 R12.F19.B29 R12.F19.B28 R12.F19.B27 R12.F19.B26 R12.F19.B25 R12.F19.B24 R12.F19.B23 R12.F19.B22 R12.F19.B21 inv 0000000000000000
	GT11[0]:DRP4E_MASK: R12.F19.B38 inv 0
	GT11[0]:DRP4F: R14.F19.B36 R14.F19.B35 R14.F19.B34 R14.F19.B33 R14.F19.B32 R14.F19.B31 R14.F19.B30 R14.F19.B29 R14.F19.B28 R14.F19.B27 R14.F19.B26 R14.F19.B25 R14.F19.B24 R14.F19.B23 R14.F19.B22 R14.F19.B21 inv 0000000000000000
	GT11[0]:DRP4F_MASK: R14.F19.B38 inv 0
	GT11[0]:DRP50: R0.F19.B56 R0.F19.B55 R0.F19.B54 R0.F19.B53 R0.F19.B52 R0.F19.B51 R0.F19.B50 R0.F19.B49 R0.F19.B48 R0.F19.B47 R0.F19.B46 R0.F19.B45 R0.F19.B44 R0.F19.B43 R0.F19.B42 R0.F19.B41 inv 0000000000000000
	GT11[0]:DRP50_MASK: R0.F19.B58 inv 0
	GT11[0]:DRP51: R2.F19.B56 R2.F19.B55 R2.F19.B54 R2.F19.B53 R2.F19.B52 R2.F19.B51 R2.F19.B50 R2.F19.B49 R2.F19.B48 R2.F19.B47 R2.F19.B46 R2.F19.B45 R2.F19.B44 R2.F19.B43 R2.F19.B42 R2.F19.B41 inv 0000000000000000
	GT11[0]:DRP51_MASK: R2.F19.B58 inv 0
	GT11[0]:DRP52: R4.F19.B56 R4.F19.B55 R4.F19.B54 R4.F19.B53 R4.F19.B52 R4.F19.B51 R4.F19.B50 R4.F19.B49 R4.F19.B48 R4.F19.B47 R4.F19.B46 R4.F19.B45 R4.F19.B44 R4.F19.B43 R4.F19.B42 R4.F19.B41 inv 0000000000000000
	GT11[0]:DRP52_MASK: R4.F19.B58 inv 0
	GT11[0]:DRP53: R6.F19.B56 R6.F19.B55 R6.F19.B54 R6.F19.B53 R6.F19.B52 R6.F19.B51 R6.F19.B50 R6.F19.B49 R6.F19.B48 R6.F19.B47 R6.F19.B46 R6.F19.B45 R6.F19.B44 R6.F19.B43 R6.F19.B42 R6.F19.B41 inv 0000000000000000
	GT11[0]:DRP53_MASK: R6.F19.B58 inv 0
	GT11[0]:DRP54: R8.F19.B56 R8.F19.B55 R8.F19.B54 R8.F19.B53 R8.F19.B52 R8.F19.B51 R8.F19.B50 R8.F19.B49 R8.F19.B48 R8.F19.B47 R8.F19.B46 R8.F19.B45 R8.F19.B44 R8.F19.B43 R8.F19.B42 R8.F19.B41 inv 0000000000000000
	GT11[0]:DRP54_MASK: R8.F19.B58 inv 0
	GT11[0]:DRP55: R10.F19.B56 R10.F19.B55 R10.F19.B54 R10.F19.B53 R10.F19.B52 R10.F19.B51 R10.F19.B50 R10.F19.B49 R10.F19.B48 R10.F19.B47 R10.F19.B46 R10.F19.B45 R10.F19.B44 R10.F19.B43 R10.F19.B42 R10.F19.B41 inv 0000000000000000
	GT11[0]:DRP55_MASK: R10.F19.B58 inv 0
	GT11[0]:DRP56: R12.F19.B56 R12.F19.B55 R12.F19.B54 R12.F19.B53 R12.F19.B52 R12.F19.B51 R12.F19.B50 R12.F19.B49 R12.F19.B48 R12.F19.B47 R12.F19.B46 R12.F19.B45 R12.F19.B44 R12.F19.B43 R12.F19.B42 R12.F19.B41 inv 0000000000000000
	GT11[0]:DRP56_MASK: R12.F19.B58 inv 0
	GT11[0]:DRP57: R14.F19.B56 R14.F19.B55 R14.F19.B54 R14.F19.B53 R14.F19.B52 R14.F19.B51 R14.F19.B50 R14.F19.B49 R14.F19.B48 R14.F19.B47 R14.F19.B46 R14.F19.B45 R14.F19.B44 R14.F19.B43 R14.F19.B42 R14.F19.B41 inv 0000000000000000
	GT11[0]:DRP57_MASK: R14.F19.B58 inv 0
	GT11[0]:DRP58: R0.F19.B76 R0.F19.B75 R0.F19.B74 R0.F19.B73 R0.F19.B72 R0.F19.B71 R0.F19.B70 R0.F19.B69 R0.F19.B68 R0.F19.B67 R0.F19.B66 R0.F19.B65 R0.F19.B64 R0.F19.B63 R0.F19.B62 R0.F19.B61 inv 0000000000000000
	GT11[0]:DRP58_MASK: R0.F19.B78 inv 0
	GT11[0]:DRP59: R2.F19.B76 R2.F19.B75 R2.F19.B74 R2.F19.B73 R2.F19.B72 R2.F19.B71 R2.F19.B70 R2.F19.B69 R2.F19.B68 R2.F19.B67 R2.F19.B66 R2.F19.B65 R2.F19.B64 R2.F19.B63 R2.F19.B62 R2.F19.B61 inv 0000000000000000
	GT11[0]:DRP59_MASK: R2.F19.B78 inv 0
	GT11[0]:DRP5A: R4.F19.B76 R4.F19.B75 R4.F19.B74 R4.F19.B73 R4.F19.B72 R4.F19.B71 R4.F19.B70 R4.F19.B69 R4.F19.B68 R4.F19.B67 R4.F19.B66 R4.F19.B65 R4.F19.B64 R4.F19.B63 R4.F19.B62 R4.F19.B61 inv 0000000000000000
	GT11[0]:DRP5A_MASK: R4.F19.B78 inv 0
	GT11[0]:DRP5B: R6.F19.B76 R6.F19.B75 R6.F19.B74 R6.F19.B73 R6.F19.B72 R6.F19.B71 R6.F19.B70 R6.F19.B69 R6.F19.B68 R6.F19.B67 R6.F19.B66 R6.F19.B65 R6.F19.B64 R6.F19.B63 R6.F19.B62 R6.F19.B61 inv 0000000000000000
	GT11[0]:DRP5B_MASK: R6.F19.B78 inv 0
	GT11[0]:DRP5C: R8.F19.B76 R8.F19.B75 R8.F19.B74 R8.F19.B73 R8.F19.B72 R8.F19.B71 R8.F19.B70 R8.F19.B69 R8.F19.B68 R8.F19.B67 R8.F19.B66 R8.F19.B65 R8.F19.B64 R8.F19.B63 R8.F19.B62 R8.F19.B61 inv 0000000000000000
	GT11[0]:DRP5C_MASK: R8.F19.B78 inv 0
	GT11[0]:DRP5D: R10.F19.B76 R10.F19.B75 R10.F19.B74 R10.F19.B73 R10.F19.B72 R10.F19.B71 R10.F19.B70 R10.F19.B69 R10.F19.B68 R10.F19.B67 R10.F19.B66 R10.F19.B65 R10.F19.B64 R10.F19.B63 R10.F19.B62 R10.F19.B61 inv 0000000000000000
	GT11[0]:DRP5D_MASK: R10.F19.B78 inv 0
	GT11[0]:DRP5E: R12.F19.B76 R12.F19.B75 R12.F19.B74 R12.F19.B73 R12.F19.B72 R12.F19.B71 R12.F19.B70 R12.F19.B69 R12.F19.B68 R12.F19.B67 R12.F19.B66 R12.F19.B65 R12.F19.B64 R12.F19.B63 R12.F19.B62 R12.F19.B61 inv 0000000000000000
	GT11[0]:DRP5E_MASK: R12.F19.B78 inv 0
	GT11[0]:DRP5F: R14.F19.B76 R14.F19.B75 R14.F19.B74 R14.F19.B73 R14.F19.B72 R14.F19.B71 R14.F19.B70 R14.F19.B69 R14.F19.B68 R14.F19.B67 R14.F19.B66 R14.F19.B65 R14.F19.B64 R14.F19.B63 R14.F19.B62 R14.F19.B61 inv 0000000000000000
	GT11[0]:DRP5F_MASK: R14.F19.B78 inv 0
	GT11[0]:DRP60: R1.F19.B16 R1.F19.B15 R1.F19.B14 R1.F19.B13 R1.F19.B12 R1.F19.B11 R1.F19.B10 R1.F19.B9 R1.F19.B8 R1.F19.B7 R1.F19.B6 R1.F19.B5 R1.F19.B4 R1.F19.B3 R1.F19.B2 R1.F19.B1 inv 0000000000000000
	GT11[0]:DRP60_MASK: R1.F19.B18 inv 0
	GT11[0]:DRP61: R3.F19.B16 R3.F19.B15 R3.F19.B14 R3.F19.B13 R3.F19.B12 R3.F19.B11 R3.F19.B10 R3.F19.B9 R3.F19.B8 R3.F19.B7 R3.F19.B6 R3.F19.B5 R3.F19.B4 R3.F19.B3 R3.F19.B2 R3.F19.B1 inv 0000000000000000
	GT11[0]:DRP61_MASK: R3.F19.B18 inv 0
	GT11[0]:DRP62: R5.F19.B16 R5.F19.B15 R5.F19.B14 R5.F19.B13 R5.F19.B12 R5.F19.B11 R5.F19.B10 R5.F19.B9 R5.F19.B8 R5.F19.B7 R5.F19.B6 R5.F19.B5 R5.F19.B4 R5.F19.B3 R5.F19.B2 R5.F19.B1 inv 0000000000000000
	GT11[0]:DRP62_MASK: R5.F19.B18 inv 0
	GT11[0]:DRP63: R7.F19.B16 R7.F19.B15 R7.F19.B14 R7.F19.B13 R7.F19.B12 R7.F19.B11 R7.F19.B10 R7.F19.B9 R7.F19.B8 R7.F19.B7 R7.F19.B6 R7.F19.B5 R7.F19.B4 R7.F19.B3 R7.F19.B2 R7.F19.B1 inv 0000000000000000
	GT11[0]:DRP63_MASK: R7.F19.B18 inv 0
	GT11[0]:DRP64: R9.F19.B16 R9.F19.B15 R9.F19.B14 R9.F19.B13 R9.F19.B12 R9.F19.B11 R9.F19.B10 R9.F19.B9 R9.F19.B8 R9.F19.B7 R9.F19.B6 R9.F19.B5 R9.F19.B4 R9.F19.B3 R9.F19.B2 R9.F19.B1 inv 0000000000000000
	GT11[0]:DRP64_MASK: R9.F19.B18 inv 0
	GT11[0]:DRP65: R11.F19.B16 R11.F19.B15 R11.F19.B14 R11.F19.B13 R11.F19.B12 R11.F19.B11 R11.F19.B10 R11.F19.B9 R11.F19.B8 R11.F19.B7 R11.F19.B6 R11.F19.B5 R11.F19.B4 R11.F19.B3 R11.F19.B2 R11.F19.B1 inv 0000000000000000
	GT11[0]:DRP65_MASK: R11.F19.B18 inv 0
	GT11[0]:DRP66: R13.F19.B16 R13.F19.B15 R13.F19.B14 R13.F19.B13 R13.F19.B12 R13.F19.B11 R13.F19.B10 R13.F19.B9 R13.F19.B8 R13.F19.B7 R13.F19.B6 R13.F19.B5 R13.F19.B4 R13.F19.B3 R13.F19.B2 R13.F19.B1 inv 0000000000000000
	GT11[0]:DRP66_MASK: R13.F19.B18 inv 0
	GT11[0]:DRP67: R15.F19.B16 R15.F19.B15 R15.F19.B14 R15.F19.B13 R15.F19.B12 R15.F19.B11 R15.F19.B10 R15.F19.B9 R15.F19.B8 R15.F19.B7 R15.F19.B6 R15.F19.B5 R15.F19.B4 R15.F19.B3 R15.F19.B2 R15.F19.B1 inv 0000000000000000
	GT11[0]:DRP67_MASK: R15.F19.B18 inv 0
	GT11[0]:DRP68: R1.F19.B36 R1.F19.B35 R1.F19.B34 R1.F19.B33 R1.F19.B32 R1.F19.B31 R1.F19.B30 R1.F19.B29 R1.F19.B28 R1.F19.B27 R1.F19.B26 R1.F19.B25 R1.F19.B24 R1.F19.B23 R1.F19.B22 R1.F19.B21 inv 0000000000000000
	GT11[0]:DRP68_MASK: R1.F19.B38 inv 0
	GT11[0]:DRP69: R3.F19.B36 R3.F19.B35 R3.F19.B34 R3.F19.B33 R3.F19.B32 R3.F19.B31 R3.F19.B30 R3.F19.B29 R3.F19.B28 R3.F19.B27 R3.F19.B26 R3.F19.B25 R3.F19.B24 R3.F19.B23 R3.F19.B22 R3.F19.B21 inv 0000000000000000
	GT11[0]:DRP69_MASK: R3.F19.B38 inv 0
	GT11[0]:DRP6A: R5.F19.B36 R5.F19.B35 R5.F19.B34 R5.F19.B33 R5.F19.B32 R5.F19.B31 R5.F19.B30 R5.F19.B29 R5.F19.B28 R5.F19.B27 R5.F19.B26 R5.F19.B25 R5.F19.B24 R5.F19.B23 R5.F19.B22 R5.F19.B21 inv 0000000000000000
	GT11[0]:DRP6A_MASK: R5.F19.B38 inv 0
	GT11[0]:DRP6B: R7.F19.B36 R7.F19.B35 R7.F19.B34 R7.F19.B33 R7.F19.B32 R7.F19.B31 R7.F19.B30 R7.F19.B29 R7.F19.B28 R7.F19.B27 R7.F19.B26 R7.F19.B25 R7.F19.B24 R7.F19.B23 R7.F19.B22 R7.F19.B21 inv 0000000000000000
	GT11[0]:DRP6B_MASK: R7.F19.B38 inv 0
	GT11[0]:DRP6C: R9.F19.B36 R9.F19.B35 R9.F19.B34 R9.F19.B33 R9.F19.B32 R9.F19.B31 R9.F19.B30 R9.F19.B29 R9.F19.B28 R9.F19.B27 R9.F19.B26 R9.F19.B25 R9.F19.B24 R9.F19.B23 R9.F19.B22 R9.F19.B21 inv 0000000000000000
	GT11[0]:DRP6C_MASK: R9.F19.B38 inv 0
	GT11[0]:DRP6D: R11.F19.B36 R11.F19.B35 R11.F19.B34 R11.F19.B33 R11.F19.B32 R11.F19.B31 R11.F19.B30 R11.F19.B29 R11.F19.B28 R11.F19.B27 R11.F19.B26 R11.F19.B25 R11.F19.B24 R11.F19.B23 R11.F19.B22 R11.F19.B21 inv 0000000000000000
	GT11[0]:DRP6D_MASK: R11.F19.B38 inv 0
	GT11[0]:DRP6E: R13.F19.B36 R13.F19.B35 R13.F19.B34 R13.F19.B33 R13.F19.B32 R13.F19.B31 R13.F19.B30 R13.F19.B29 R13.F19.B28 R13.F19.B27 R13.F19.B26 R13.F19.B25 R13.F19.B24 R13.F19.B23 R13.F19.B22 R13.F19.B21 inv 0000000000000000
	GT11[0]:DRP6E_MASK: R13.F19.B38 inv 0
	GT11[0]:DRP6F: R15.F19.B36 R15.F19.B35 R15.F19.B34 R15.F19.B33 R15.F19.B32 R15.F19.B31 R15.F19.B30 R15.F19.B29 R15.F19.B28 R15.F19.B27 R15.F19.B26 R15.F19.B25 R15.F19.B24 R15.F19.B23 R15.F19.B22 R15.F19.B21 inv 0000000000000000
	GT11[0]:DRP6F_MASK: R15.F19.B38 inv 0
	GT11[0]:DRP70: R1.F19.B56 R1.F19.B55 R1.F19.B54 R1.F19.B53 R1.F19.B52 R1.F19.B51 R1.F19.B50 R1.F19.B49 R1.F19.B48 R1.F19.B47 R1.F19.B46 R1.F19.B45 R1.F19.B44 R1.F19.B43 R1.F19.B42 R1.F19.B41 inv 0000000000000000
	GT11[0]:DRP70_MASK: R1.F19.B58 inv 0
	GT11[0]:DRP71: R3.F19.B56 R3.F19.B55 R3.F19.B54 R3.F19.B53 R3.F19.B52 R3.F19.B51 R3.F19.B50 R3.F19.B49 R3.F19.B48 R3.F19.B47 R3.F19.B46 R3.F19.B45 R3.F19.B44 R3.F19.B43 R3.F19.B42 R3.F19.B41 inv 0000000000000000
	GT11[0]:DRP71_MASK: R3.F19.B58 inv 0
	GT11[0]:DRP72: R5.F19.B56 R5.F19.B55 R5.F19.B54 R5.F19.B53 R5.F19.B52 R5.F19.B51 R5.F19.B50 R5.F19.B49 R5.F19.B48 R5.F19.B47 R5.F19.B46 R5.F19.B45 R5.F19.B44 R5.F19.B43 R5.F19.B42 R5.F19.B41 inv 0000000000000000
	GT11[0]:DRP72_MASK: R5.F19.B58 inv 0
	GT11[0]:DRP73: R7.F19.B56 R7.F19.B55 R7.F19.B54 R7.F19.B53 R7.F19.B52 R7.F19.B51 R7.F19.B50 R7.F19.B49 R7.F19.B48 R7.F19.B47 R7.F19.B46 R7.F19.B45 R7.F19.B44 R7.F19.B43 R7.F19.B42 R7.F19.B41 inv 0000000000000000
	GT11[0]:DRP73_MASK: R7.F19.B58 inv 0
	GT11[0]:DRP74: R9.F19.B56 R9.F19.B55 R9.F19.B54 R9.F19.B53 R9.F19.B52 R9.F19.B51 R9.F19.B50 R9.F19.B49 R9.F19.B48 R9.F19.B47 R9.F19.B46 R9.F19.B45 R9.F19.B44 R9.F19.B43 R9.F19.B42 R9.F19.B41 inv 0000000000000000
	GT11[0]:DRP74_MASK: R9.F19.B58 inv 0
	GT11[0]:DRP75: R11.F19.B56 R11.F19.B55 R11.F19.B54 R11.F19.B53 R11.F19.B52 R11.F19.B51 R11.F19.B50 R11.F19.B49 R11.F19.B48 R11.F19.B47 R11.F19.B46 R11.F19.B45 R11.F19.B44 R11.F19.B43 R11.F19.B42 R11.F19.B41 inv 0000000000000000
	GT11[0]:DRP75_MASK: R11.F19.B58 inv 0
	GT11[0]:DRP76: R13.F19.B56 R13.F19.B55 R13.F19.B54 R13.F19.B53 R13.F19.B52 R13.F19.B51 R13.F19.B50 R13.F19.B49 R13.F19.B48 R13.F19.B47 R13.F19.B46 R13.F19.B45 R13.F19.B44 R13.F19.B43 R13.F19.B42 R13.F19.B41 inv 0000000000000000
	GT11[0]:DRP76_MASK: R13.F19.B58 inv 0
	GT11[0]:DRP77: R15.F19.B56 R15.F19.B55 R15.F19.B54 R15.F19.B53 R15.F19.B52 R15.F19.B51 R15.F19.B50 R15.F19.B49 R15.F19.B48 R15.F19.B47 R15.F19.B46 R15.F19.B45 R15.F19.B44 R15.F19.B43 R15.F19.B42 R15.F19.B41 inv 0000000000000000
	GT11[0]:DRP77_MASK: R15.F19.B58 inv 0
	GT11[0]:DRP78: R1.F19.B76 R1.F19.B75 R1.F19.B74 R1.F19.B73 R1.F19.B72 R1.F19.B71 R1.F19.B70 R1.F19.B69 R1.F19.B68 R1.F19.B67 R1.F19.B66 R1.F19.B65 R1.F19.B64 R1.F19.B63 R1.F19.B62 R1.F19.B61 inv 0000000000000000
	GT11[0]:DRP78_MASK: R1.F19.B78 inv 0
	GT11[0]:DRP79: R3.F19.B76 R3.F19.B75 R3.F19.B74 R3.F19.B73 R3.F19.B72 R3.F19.B71 R3.F19.B70 R3.F19.B69 R3.F19.B68 R3.F19.B67 R3.F19.B66 R3.F19.B65 R3.F19.B64 R3.F19.B63 R3.F19.B62 R3.F19.B61 inv 0000000000000000
	GT11[0]:DRP79_MASK: R3.F19.B78 inv 0
	GT11[0]:DRP7A: R5.F19.B76 R5.F19.B75 R5.F19.B74 R5.F19.B73 R5.F19.B72 R5.F19.B71 R5.F19.B70 R5.F19.B69 R5.F19.B68 R5.F19.B67 R5.F19.B66 R5.F19.B65 R5.F19.B64 R5.F19.B63 R5.F19.B62 R5.F19.B61 inv 0000000000000000
	GT11[0]:DRP7A_MASK: R5.F19.B78 inv 0
	GT11[0]:DRP7B: R7.F19.B76 R7.F19.B75 R7.F19.B74 R7.F19.B73 R7.F19.B72 R7.F19.B71 R7.F19.B70 R7.F19.B69 R7.F19.B68 R7.F19.B67 R7.F19.B66 R7.F19.B65 R7.F19.B64 R7.F19.B63 R7.F19.B62 R7.F19.B61 inv 0000000000000000
	GT11[0]:DRP7B_MASK: R7.F19.B78 inv 0
	GT11[0]:DRP7C: R9.F19.B76 R9.F19.B75 R9.F19.B74 R9.F19.B73 R9.F19.B72 R9.F19.B71 R9.F19.B70 R9.F19.B69 R9.F19.B68 R9.F19.B67 R9.F19.B66 R9.F19.B65 R9.F19.B64 R9.F19.B63 R9.F19.B62 R9.F19.B61 inv 0000000000000000
	GT11[0]:DRP7C_MASK: R9.F19.B78 inv 0
	GT11[0]:DRP7D: R11.F19.B76 R11.F19.B75 R11.F19.B74 R11.F19.B73 R11.F19.B72 R11.F19.B71 R11.F19.B70 R11.F19.B69 R11.F19.B68 R11.F19.B67 R11.F19.B66 R11.F19.B65 R11.F19.B64 R11.F19.B63 R11.F19.B62 R11.F19.B61 inv 0000000000000000
	GT11[0]:DRP7D_MASK: R11.F19.B78 inv 0
	GT11[0]:DRP7E: R13.F19.B76 R13.F19.B75 R13.F19.B74 R13.F19.B73 R13.F19.B72 R13.F19.B71 R13.F19.B70 R13.F19.B69 R13.F19.B68 R13.F19.B67 R13.F19.B66 R13.F19.B65 R13.F19.B64 R13.F19.B63 R13.F19.B62 R13.F19.B61 inv 0000000000000000
	GT11[0]:DRP7E_MASK: R13.F19.B78 inv 0
	GT11[0]:DRP7F: R15.F19.B76 R15.F19.B75 R15.F19.B74 R15.F19.B73 R15.F19.B72 R15.F19.B71 R15.F19.B70 R15.F19.B69 R15.F19.B68 R15.F19.B67 R15.F19.B66 R15.F19.B65 R15.F19.B64 R15.F19.B63 R15.F19.B62 R15.F19.B61 inv 0000000000000000
	GT11[0]:DRP7F_MASK: R15.F19.B78 inv 0
	GT11[0]:ENABLE_DCDR: R6.F19.B50 inv 0
	GT11[0]:FDET_HYS_CAL: R1.F19.B55 R1.F19.B54 R1.F19.B53 inv 000
	GT11[0]:FDET_HYS_SEL: R1.F19.B49 R1.F19.B48 R1.F19.B47 inv 000
	GT11[0]:FDET_LCK_CAL: R1.F19.B52 R1.F19.B51 R1.F19.B50 inv 000
	GT11[0]:FDET_LCK_SEL: R1.F19.B46 R1.F19.B45 R1.F19.B44 inv 000
	GT11[0]:LOOPCAL_WAIT: R1.F19.B62 R1.F19.B61 inv 00
	GT11[0]:MCOMMA_DETECT: R4.F19.B6 inv 0
	GT11[0]:MCOMMA_VALUE: R3.F19.B36 R3.F19.B35 R3.F19.B34 R3.F19.B33 R3.F19.B32 R3.F19.B31 R3.F19.B30 R3.F19.B29 R3.F19.B28 R3.F19.B27 R3.F19.B26 R3.F19.B25 R3.F19.B24 R3.F19.B23 R3.F19.B22 R3.F19.B21 R3.F19.B16 R3.F19.B15 R3.F19.B14 R3.F19.B13 R3.F19.B12 R3.F19.B11 R3.F19.B10 R3.F19.B9 R3.F19.B8 R3.F19.B7 R3.F19.B6 R3.F19.B5 R3.F19.B4 R3.F19.B3 R3.F19.B2 R3.F19.B1 inv 00000000000000000000000000000000
	GT11[0]:MUX.FWDCLK0_OUT: R18.F19.B22 R18.F19.B21
		11: FWDCLK1
		10: FWDCLK2
		01: FWDCLK3
		00: FWDCLK4
	GT11[0]:MUX.FWDCLK1: R18.F19.B44 R18.F19.B43 R18.F19.B42
		001: A_FWDCLK1
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[0]:MUX.FWDCLK1_OUT: R18.F19.B24 R18.F19.B23
		11: FWDCLK1
		10: FWDCLK2
		01: FWDCLK3
		00: FWDCLK4
	GT11[0]:MUX.FWDCLK2: R18.F19.B41 R18.F19.B36 R18.F19.B35
		001: A_FWDCLK2
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[0]:MUX.FWDCLK3: R18.F19.B34 R18.F19.B33 R18.F19.B32
		001: A_FWDCLK3
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[0]:MUX.FWDCLK4: R18.F19.B31 R18.F19.B30 R18.F19.B29
		001: A_FWDCLK4
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[0]:MUX.MGT0: R14.F19.B6 R14.F19.B5 R14.F19.B4
		001: FWDCLK0_OUT
		010: FWDCLK1_OUT
		000: NONE
		100: SYNCLK_OUT
	GT11[0]:MUX.MGT1: R14.F19.B3 R14.F19.B2 R14.F19.B1
		001: FWDCLK0_OUT
		010: FWDCLK1_OUT
		000: NONE
		100: SYNCLK_OUT
	GT11[0]:MUX.PMACLK: R14.F19.B26 R14.F19.B25 R14.F19.B24 R14.F19.B23 R14.F19.B22 R14.F19.B21 R14.F19.B16 R14.F19.B15
		00000001: HCLK0
		00000010: HCLK1
		00000100: HCLK2
		00001000: HCLK3
		00010000: HCLK4
		00100000: HCLK5
		01000000: HCLK6
		10000000: HCLK7
		00000000: NONE
	GT11[0]:MUX.REFCLK: R14.F19.B14 R14.F19.B13 R14.F19.B12 R14.F19.B11 R14.F19.B10 R14.F19.B9 R14.F19.B8 R14.F19.B7
		00000001: HCLK0
		00000010: HCLK1
		00000100: HCLK2
		00001000: HCLK3
		00010000: HCLK4
		00100000: HCLK5
		01000000: HCLK6
		10000000: HCLK7
		00000000: NONE
	GT11[0]:MUX.SYNCLK_OUT: R10.F19.B75 R10.F19.B14
		01: NONE
		00: SYNCLK1
		10: SYNCLK2
	GT11[0]:OPPOSITE_SELECT: R13.F19.B65 inv 0
	GT11[0]:PCOMMA_DETECT: R4.F19.B7 inv 0
	GT11[0]:PCOMMA_VALUE: R3.F19.B76 R3.F19.B75 R3.F19.B74 R3.F19.B73 R3.F19.B72 R3.F19.B71 R3.F19.B70 R3.F19.B69 R3.F19.B68 R3.F19.B67 R3.F19.B66 R3.F19.B65 R3.F19.B64 R3.F19.B63 R3.F19.B62 R3.F19.B61 R3.F19.B56 R3.F19.B55 R3.F19.B54 R3.F19.B53 R3.F19.B52 R3.F19.B51 R3.F19.B50 R3.F19.B49 R3.F19.B48 R3.F19.B47 R3.F19.B46 R3.F19.B45 R3.F19.B44 R3.F19.B43 R3.F19.B42 R3.F19.B41 inv 00000000000000000000000000000000
	GT11[0]:PCS_BIT_SLIP: R9.F19.B64 inv 0
	GT11[0]:PMA_BIT_SLIP: R5.F19.B70 inv 0
	GT11[0]:POWER_ENABLE: R13.F19.B64 inv 0
	GT11[0]:REPEATER: R6.F19.B51 inv 0
	GT11[0]:RESERVED_CB1: R15.F19.B76 inv 0
	GT11[0]:RESERVED_CCA: R9.F19.B65 inv 0
	GT11[0]:RESERVED_CCB: R9.F19.B72 inv 0
	GT11[0]:RESERVED_CM: R4.F19.B36 R4.F19.B35 R4.F19.B34 R4.F19.B33 R4.F19.B32 R4.F19.B31 R4.F19.B30 R4.F19.B29 R4.F19.B28 R4.F19.B27 R4.F19.B26 R4.F19.B25 R4.F19.B24 R4.F19.B23 R4.F19.B22 R4.F19.B21 R4.F19.B16 R4.F19.B15 R4.F19.B14 R4.F19.B13 R4.F19.B12 R4.F19.B11 R4.F19.B10 R4.F19.B9 inv 000000000000000000000000
	GT11[0]:RESERVED_CM2: R4.F19.B76 R4.F19.B75 R4.F19.B74 R4.F19.B73 R4.F19.B72 R4.F19.B71 R4.F19.B70 R4.F19.B69 R4.F19.B68 R4.F19.B67 R4.F19.B66 R4.F19.B65 R4.F19.B64 R4.F19.B63 R4.F19.B62 R4.F19.B61 R4.F19.B56 R4.F19.B55 R4.F19.B54 R4.F19.B53 R4.F19.B52 R4.F19.B51 inv 0000000000000000000000
	GT11[0]:RESERVED_M2: R6.F19.B16 inv 0
	GT11[0]:RXACTST: R5.F19.B10 inv 0
	GT11[0]:RXADCADJPD: R2.F19.B14 inv 0
	GT11[0]:RXAFEEQ: R5.F19.B49 R5.F19.B48 R5.F19.B47 R5.F19.B46 R5.F19.B45 R5.F19.B44 R5.F19.B43 R5.F19.B42 R5.F19.B41 inv 000000000
	GT11[0]:RXAFEPD: R5.F19.B2 inv 0
	GT11[0]:RXAFETST: R5.F19.B9 inv 0
	GT11[0]:RXAPD: R2.F19.B9 inv 0
	GT11[0]:RXAPTST: R2.F19.B8 inv 0
	GT11[0]:RXASYNCDIVIDE: R5.F19.B69 R5.F19.B68 inv 00
	GT11[0]:RXAUTO_CAL: R1.F19.B36 inv 0
	GT11[0]:RXBIASPD: R2.F19.B12 inv 0
	GT11[0]:RXBYPASS_CAL: R1.F19.B16 inv 0
	GT11[0]:RXBYPASS_FDET: R1.F19.B23 inv 0
	GT11[0]:RXBY_32: R6.F19.B52 inv 0
	GT11[0]:RXCDRLOS: R5.F19.B34 R5.F19.B33 R5.F19.B32 R5.F19.B31 R5.F19.B30 R5.F19.B29 inv 000000
	GT11[0]:RXCLK0_FORCE_PMACLK: R6.F19.B73 inv 0
	GT11[0]:RXCLK0_INVERT_PMALEAF: R6.F19.B7 inv 0
	GT11[0]:RXCLKMODE: R5.F19.B67 R5.F19.B66 R5.F19.B65 R5.F19.B64 R5.F19.B63 R5.F19.B62 inv 000000
	GT11[0]:RXCLMODE: R2.F19.B68 R2.F19.B67 inv 00
	GT11[0]:RXCMADJ: R5.F19.B36 R5.F19.B35 inv 00
	GT11[0]:RXCMFPD: R2.F19.B16 inv 0
	GT11[0]:RXCMFTST: R2.F19.B7 inv 0
	GT11[0]:RXCPSEL: R2.F19.B41 inv 0
	GT11[0]:RXCPTST: R5.F19.B12 inv 0
	GT11[0]:RXCRCCLOCKDOUBLE: R6.F19.B61 inv 0
	GT11[0]:RXCRCENABLE: R6.F19.B64 inv 0
	GT11[0]:RXCRCINITVAL: R0.F19.B36 R0.F19.B35 R0.F19.B34 R0.F19.B33 R0.F19.B32 R0.F19.B31 R0.F19.B30 R0.F19.B29 R0.F19.B28 R0.F19.B27 R0.F19.B26 R0.F19.B25 R0.F19.B24 R0.F19.B23 R0.F19.B22 R0.F19.B21 R0.F19.B16 R0.F19.B15 R0.F19.B14 R0.F19.B13 R0.F19.B12 R0.F19.B11 R0.F19.B10 R0.F19.B9 R0.F19.B8 R0.F19.B7 R0.F19.B6 R0.F19.B5 R0.F19.B4 R0.F19.B3 R0.F19.B2 R0.F19.B1 inv 00000000000000000000000000000000
	GT11[0]:RXCRCINVERTGEN: R6.F19.B62 inv 0
	GT11[0]:RXCRCSAMECLOCK: R6.F19.B63 inv 0
	GT11[0]:RXCTRL1: R2.F19.B31 R2.F19.B30 R2.F19.B29 R2.F19.B28 R2.F19.B27 R2.F19.B26 R2.F19.B25 R2.F19.B24 R2.F19.B23 R2.F19.B22 inv 0000000000
	GT11[0]:RXCYCLE_LIMIT_SEL: R1.F19.B2 R1.F19.B1 inv 00
	GT11[0]:RXDACSEL: R2.F19.B42 inv 0
	GT11[0]:RXDACTST: R2.F19.B36 inv 0
	GT11[0]:RXDATA_SEL: R9.F19.B76 R9.F19.B75 inv 00
	GT11[0]:RXDCCOUPLE: R5.F19.B27 inv 0
	GT11[0]:RXDIGRESET: R5.F19.B16 inv 0
	GT11[0]:RXDIGRX: R2.F19.B62 inv 0
	GT11[0]:RXDIVBUFPD: R2.F19.B10 inv 0
	GT11[0]:RXDIVBUFTST: R2.F19.B2 inv 0
	GT11[0]:RXDIVPD: R2.F19.B13 inv 0
	GT11[0]:RXDIVTST: R2.F19.B5 inv 0
	GT11[0]:RXEQ: R8.F19.B76 R8.F19.B75 R8.F19.B74 R8.F19.B73 R8.F19.B72 R8.F19.B71 R8.F19.B70 R8.F19.B69 R8.F19.B68 R8.F19.B67 R8.F19.B66 R8.F19.B65 R8.F19.B64 R8.F19.B63 R8.F19.B62 R8.F19.B61 R8.F19.B56 R8.F19.B55 R8.F19.B54 R8.F19.B53 R8.F19.B52 R8.F19.B51 R8.F19.B50 R8.F19.B49 R8.F19.B48 R8.F19.B47 R8.F19.B46 R8.F19.B45 R8.F19.B44 R8.F19.B43 R8.F19.B42 R8.F19.B41 R8.F19.B36 R8.F19.B35 R8.F19.B34 R8.F19.B33 R8.F19.B32 R8.F19.B31 R8.F19.B30 R8.F19.B29 R8.F19.B28 R8.F19.B27 R8.F19.B26 R8.F19.B25 R8.F19.B24 R8.F19.B23 R8.F19.B22 R8.F19.B21 R8.F19.B16 R8.F19.B15 R8.F19.B14 R8.F19.B13 R8.F19.B12 R8.F19.B11 R8.F19.B10 R8.F19.B9 R8.F19.B8 R8.F19.B7 R8.F19.B6 R8.F19.B5 R8.F19.B4 R8.F19.B3 R8.F19.B2 R8.F19.B1 inv 0000000000000000000000000000000000000000000000000000000000000000
	GT11[0]:RXFDCAL_CLOCK_DIVIDE: R6.F19.B56 R6.F19.B55
		10: FOUR
		00: NONE
		01: TWO
	GT11[0]:RXFDET_HYS_CAL: R1.F19.B15 R1.F19.B14 R1.F19.B13 inv 000
	GT11[0]:RXFDET_HYS_SEL: R1.F19.B9 R1.F19.B8 R1.F19.B7 inv 000
	GT11[0]:RXFDET_LCK_CAL: R1.F19.B12 R1.F19.B11 R1.F19.B10 inv 000
	GT11[0]:RXFDET_LCK_SEL: R1.F19.B6 R1.F19.B5 R1.F19.B4 inv 000
	GT11[0]:RXFECONTROL1: R5.F19.B8 R5.F19.B7 inv 00
	GT11[0]:RXFECONTROL2: R5.F19.B15 R5.F19.B14 R5.F19.B13 inv 000
	GT11[0]:RXFETUNE: R5.F19.B56 R5.F19.B55 inv 00
	GT11[0]:RXFILTTST: R2.F19.B6 inv 0
	GT11[0]:RXLB: R5.F19.B61 inv 0
	GT11[0]:RXLKADJ: R5.F19.B25 R5.F19.B24 R5.F19.B23 R5.F19.B22 R5.F19.B21 inv 00000
	GT11[0]:RXLKAPD: R5.F19.B6 inv 0
	GT11[0]:RXLOOPCAL_WAIT: R1.F19.B22 R1.F19.B21 inv 00
	GT11[0]:RXLOOPFILT: R2.F19.B66 R2.F19.B65 R2.F19.B64 R2.F19.B63 inv 0000
	GT11[0]:RXMODE: R5.F19.B76 R5.F19.B75 R5.F19.B74 R5.F19.B73 R5.F19.B72 R5.F19.B71 inv 000000
	GT11[0]:RXOUTDIV2SEL: R2.F19.B75 R2.F19.B34 R2.F19.B74 R2.F19.B33 R2.F19.B73 R2.F19.B32
		000011: 1
		110011: 16
		001100: 2
		111100: 32
		001111: 4
		110000: 8
	GT11[0]:RXPD: R5.F19.B1 inv 0
	GT11[0]:RXPDDTST: R5.F19.B11 inv 0
	GT11[0]:RXPFDTST: R2.F19.B4 inv 0
	GT11[0]:RXPFDTX: R2.F19.B61 inv 0
	GT11[0]:RXPLLNDIVSEL: R2.F19.B72 R2.F19.B71 R2.F19.B70
		001: 10
		010: 16
		011: 20
		100: 32
		101: 40
		000: 8
	GT11[0]:RXPMACLKSEL: R10.F19.B72 R10.F19.B71
		10: GREFCLK
		00: REFCLK1
		01: REFCLK2
	GT11[0]:RXQPPD: R2.F19.B21 inv 0
	GT11[0]:RXRCPADJ: R5.F19.B54 R5.F19.B53 R5.F19.B52 inv 000
	GT11[0]:RXRCPPD: R5.F19.B4 inv 0
	GT11[0]:RXRECCLK1_USE_SYNC: R6.F19.B76 inv 0
	GT11[0]:RXRIBADJ: R5.F19.B51 R5.F19.B50 inv 00
	GT11[0]:RXRPDPD: R5.F19.B3 inv 0
	GT11[0]:RXRSDPD: R5.F19.B5 inv 0
	GT11[0]:RXSLOSEL: R2.F19.B43 inv 0
	GT11[0]:RXSLOWDOWN_CAL: R1.F19.B25 R1.F19.B24 inv 00
	GT11[0]:RXTADJ: R5.F19.B28 inv 0
	GT11[0]:RXTUNE: R2.F19.B56 R2.F19.B55 R2.F19.B54 R2.F19.B53 R2.F19.B52 R2.F19.B51 R2.F19.B50 R2.F19.B49 R2.F19.B48 R2.F19.B47 R2.F19.B46 R2.F19.B45 R2.F19.B44 inv 0000000000000
	GT11[0]:RXUSRDIVISOR: R6.F19.B45 R6.F19.B44 R6.F19.B43 R6.F19.B42 R6.F19.B41
		00001: 1
		10000: 16
		00010: 2
		00100: 4
		01000: 8
	GT11[0]:RXVCOBUFPD: R2.F19.B11 inv 0
	GT11[0]:RXVCOBUFTST: R2.F19.B3 inv 0
	GT11[0]:RXVCODAC_INIT: R1.F19.B35 R1.F19.B34 R1.F19.B33 R1.F19.B32 R1.F19.B31 R1.F19.B30 R1.F19.B29 R1.F19.B28 R1.F19.B27 R1.F19.B26 inv 0000000000
	GT11[0]:RXVCOPD: R2.F19.B15 inv 0
	GT11[0]:RXVCOTST: R2.F19.B1 inv 0
	GT11[0]:RXVCO_CTRL_ENABLE: R1.F19.B3 inv 0
	GT11[0]:RX_BUFFER_USE: R15.F19.B74 inv 0
	GT11[0]:RX_CLOCK_DIVIDER: R6.F19.B70 R6.F19.B69 inv 00
	GT11[0]:RX_LOS_INVALID_INCR: R7.F19.B68 R7.F19.B67 R7.F19.B66 R7.F19.B65 R7.F19.B64 R7.F19.B63 R7.F19.B62 R7.F19.B61
		00000001: 1
		10000000: 128
		00010000: 16
		00000010: 2
		00100000: 32
		00000100: 4
		01000000: 64
		00001000: 8
	GT11[0]:RX_LOS_THRESHOLD: R7.F19.B76 R7.F19.B75 R7.F19.B74 R7.F19.B73 R7.F19.B72 R7.F19.B71 R7.F19.B70 R7.F19.B69
		00100000: 128
		00000100: 16
		01000000: 256
		00001000: 32
		00000001: 4
		10000000: 512
		00010000: 64
		00000010: 8
	GT11[0]:SAMPLE_8X: R6.F19.B49 inv 0
	GT11[0]:SH_CNT_MAX: R6.F19.B28 R6.F19.B27 R6.F19.B26 R6.F19.B25 R6.F19.B24 R6.F19.B23 R6.F19.B22 R6.F19.B21 inv 00000000
	GT11[0]:SH_INVALID_CNT_MAX: R6.F19.B36 R6.F19.B35 R6.F19.B34 R6.F19.B33 R6.F19.B32 R6.F19.B31 R6.F19.B30 R6.F19.B29 inv 00000000
	GT11[0]:SLOWDOWN_CAL: R1.F19.B65 R1.F19.B64 inv 00
	GT11[0]:TEST_MODE_1: R13.F19.B61 inv 0
	GT11[0]:TEST_MODE_2: R13.F19.B62 inv 0
	GT11[0]:TEST_MODE_3: R13.F19.B63 inv 0
	GT11[0]:TXAREFBIASSEL: R12.F19.B51 inv 0
	GT11[0]:TXASYNCDIVIDE: R12.F19.B46 R12.F19.B34 inv 00
	GT11[0]:TXCFGENABLE: R12.F19.B53 inv 0
	GT11[0]:TXCLK0_FORCE_PMACLK: R6.F19.B74 inv 0
	GT11[0]:TXCLK0_INVERT_PMALEAF: R6.F19.B8 inv 0
	GT11[0]:TXCLKMODE: R12.F19.B64 R12.F19.B63 R12.F19.B62 R12.F19.B61 inv 0000
	GT11[0]:TXCRCCLOCKDOUBLE: R6.F19.B65 inv 0
	GT11[0]:TXCRCENABLE: R6.F19.B68 inv 0
	GT11[0]:TXCRCINITVAL: R0.F19.B76 R0.F19.B75 R0.F19.B74 R0.F19.B73 R0.F19.B72 R0.F19.B71 R0.F19.B70 R0.F19.B69 R0.F19.B68 R0.F19.B67 R0.F19.B66 R0.F19.B65 R0.F19.B64 R0.F19.B63 R0.F19.B62 R0.F19.B61 R0.F19.B56 R0.F19.B55 R0.F19.B54 R0.F19.B53 R0.F19.B52 R0.F19.B51 R0.F19.B50 R0.F19.B49 R0.F19.B48 R0.F19.B47 R0.F19.B46 R0.F19.B45 R0.F19.B44 R0.F19.B43 R0.F19.B42 R0.F19.B41 inv 00000000000000000000000000000000
	GT11[0]:TXCRCINVERTGEN: R6.F19.B66 inv 0
	GT11[0]:TXCRCSAMECLOCK: R6.F19.B67 inv 0
	GT11[0]:TXDATA_SEL: R9.F19.B74 R9.F19.B73 inv 00
	GT11[0]:TXDAT_PRDRV_DAC: R12.F19.B41 R12.F19.B36 R12.F19.B35 inv 000
	GT11[0]:TXDAT_TAP_DAC: R12.F19.B25 R12.F19.B24 R12.F19.B23 R12.F19.B22 R12.F19.B21 inv 00000
	GT11[0]:TXDIGPD: R12.F19.B65 inv 0
	GT11[0]:TXFDCAL_CLOCK_DIVIDE: R6.F19.B54 R6.F19.B53
		10: FOUR
		00: NONE
		01: TWO
	GT11[0]:TXHIGHSIGNALEN: R12.F19.B52 inv 0
	GT11[0]:TXLNDR_TST1: R12.F19.B76 R12.F19.B75 R12.F19.B74 R12.F19.B73 inv 0000
	GT11[0]:TXLNDR_TST2: R12.F19.B27 R12.F19.B26 inv 00
	GT11[0]:TXLNDR_TST3: R12.F19.B16 R12.F19.B15 R12.F19.B14 R12.F19.B13 R12.F19.B12 R12.F19.B11 R12.F19.B10 R12.F19.B9 R12.F19.B8 R12.F19.B7 R12.F19.B6 R12.F19.B5 R12.F19.B4 R12.F19.B3 R12.F19.B2 inv 000000000000000
	GT11[0]:TXLVLSHFTPD: R12.F19.B72 inv 0
	GT11[0]:TXOUTCLK1_USE_SYNC: R6.F19.B75 inv 0
	GT11[0]:TXOUTDIV2SEL: R21.F19.B34 R21.F19.B33 R21.F19.B32
		001: 1
		101: 16
		010: 2
		110: 32
		011: 4
		100: 8
	GT11[0]:TXPD: R12.F19.B1 inv 0
	GT11[0]:TXPHASESEL: R10.F19.B4 inv 0
	GT11[0]:TXPOST_PRDRV_DAC: R12.F19.B44 R12.F19.B43 R12.F19.B42 inv 000
	GT11[0]:TXPOST_TAP_DAC: R12.F19.B32 R12.F19.B31 R12.F19.B30 R12.F19.B29 R12.F19.B28 inv 00000
	GT11[0]:TXPOST_TAP_PD: R12.F19.B33 inv 0
	GT11[0]:TXPRE_PRDRV_DAC: R12.F19.B71 R12.F19.B70 R12.F19.B69 inv 000
	GT11[0]:TXPRE_TAP_DAC: R12.F19.B67 R12.F19.B66 R12.F19.B56 R12.F19.B55 R12.F19.B54 inv 00000
	GT11[0]:TXPRE_TAP_PD: R12.F19.B68 inv 0
	GT11[0]:TXSLEWRATE: R12.F19.B45 inv 0
	GT11[0]:TXTERMTRIM: R12.F19.B50 R12.F19.B49 R12.F19.B48 R12.F19.B47 inv 0000
	GT11[0]:TX_BUFFER_USE: R15.F19.B75 inv 0
	GT11[0]:TX_CLOCK_DIVIDER: R6.F19.B72 R6.F19.B71 inv 00
	GT11[0]:VCODAC_INIT: R1.F19.B75 R1.F19.B74 R1.F19.B73 R1.F19.B72 R1.F19.B71 R1.F19.B70 R1.F19.B69 R1.F19.B68 R1.F19.B67 R1.F19.B66 inv 0000000000
	GT11[0]:VCO_CTRL_ENABLE: R1.F19.B43 inv 0
	GT11[1]:ALIGN_COMMA_WORD: R20.F19.B2 R20.F19.B1
		00: 1
		01: 2
		10: 4
	GT11[1]:AUTO_CAL: R17.F19.B76 inv 0
	GT11[1]:BYPASS_CAL: R17.F19.B56 inv 0
	GT11[1]:BYPASS_FDET: R17.F19.B63 inv 0
	GT11[1]:CCCB_ARBITRATOR_DISABLE: R29.F19.B66 inv 0
	GT11[1]:CHAN_BOND_LIMIT: R31.F19.B65 R31.F19.B64 R31.F19.B63 R31.F19.B62 R31.F19.B61 inv 00000
	GT11[1]:CHAN_BOND_MODE: R31.F19.B68 R31.F19.B67
		01: MASTER
		00: NONE
		10: SLAVE_1_HOP
		11: SLAVE_2_HOPS
	GT11[1]:CHAN_BOND_ONE_SHOT: R31.F19.B69 inv 0
	GT11[1]:CHAN_BOND_SEQ_1_1: R31.F19.B11 R31.F19.B10 R31.F19.B9 R31.F19.B8 R31.F19.B7 R31.F19.B6 R31.F19.B5 R31.F19.B4 R31.F19.B3 R31.F19.B2 R31.F19.B1 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_1_2: R31.F19.B26 R31.F19.B25 R31.F19.B24 R31.F19.B23 R31.F19.B22 R31.F19.B21 R31.F19.B16 R31.F19.B15 R31.F19.B14 R31.F19.B13 R31.F19.B12 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_1_3: R31.F19.B41 R31.F19.B36 R31.F19.B35 R31.F19.B34 R31.F19.B33 R31.F19.B32 R31.F19.B31 R31.F19.B30 R31.F19.B29 R31.F19.B28 R31.F19.B27 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_1_4: R31.F19.B52 R31.F19.B51 R31.F19.B50 R31.F19.B49 R31.F19.B48 R31.F19.B47 R31.F19.B46 R31.F19.B45 R31.F19.B44 R31.F19.B43 R31.F19.B42 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_1_MASK: R31.F19.B56 R31.F19.B55 R31.F19.B54 R31.F19.B53 inv 0000
	GT11[1]:CHAN_BOND_SEQ_2_1: R29.F19.B11 R29.F19.B10 R29.F19.B9 R29.F19.B8 R29.F19.B7 R29.F19.B6 R29.F19.B5 R29.F19.B4 R29.F19.B3 R29.F19.B2 R29.F19.B1 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_2_2: R29.F19.B26 R29.F19.B25 R29.F19.B24 R29.F19.B23 R29.F19.B22 R29.F19.B21 R29.F19.B16 R29.F19.B15 R29.F19.B14 R29.F19.B13 R29.F19.B12 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_2_3: R29.F19.B41 R29.F19.B36 R29.F19.B35 R29.F19.B34 R29.F19.B33 R29.F19.B32 R29.F19.B31 R29.F19.B30 R29.F19.B29 R29.F19.B28 R29.F19.B27 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_2_4: R29.F19.B52 R29.F19.B51 R29.F19.B50 R29.F19.B49 R29.F19.B48 R29.F19.B47 R29.F19.B46 R29.F19.B45 R29.F19.B44 R29.F19.B43 R29.F19.B42 inv 00000000000
	GT11[1]:CHAN_BOND_SEQ_2_MASK: R29.F19.B56 R29.F19.B55 R29.F19.B54 R29.F19.B53 inv 0000
	GT11[1]:CHAN_BOND_SEQ_2_USE: R31.F19.B70 inv 0
	GT11[1]:CHAN_BOND_SEQ_LEN: R31.F19.B73 R31.F19.B72 R31.F19.B71
		000: 1
		001: 2
		010: 3
		011: 4
		111: 8
	GT11[1]:CHAN_BOND_TUNE: R29.F19.B76 R29.F19.B75 R29.F19.B74 R29.F19.B73 R29.F19.B72 R29.F19.B71 R29.F19.B70 R29.F19.B69 inv 00000000
	GT11[1]:CLK_CORRECT_USE: R22.F19.B14 inv 0
	GT11[1]:CLK_COR_8B10B_DE: R22.F19.B15 inv 0
	GT11[1]:CLK_COR_MAX_LAT: R22.F19.B6 R22.F19.B5 R22.F19.B4 R22.F19.B3 R22.F19.B2 R22.F19.B1 inv 000000
	GT11[1]:CLK_COR_MIN_LAT: R25.F19.B71 R25.F19.B70 R25.F19.B69 R25.F19.B68 R25.F19.B67 R25.F19.B66 inv 000000
	GT11[1]:CLK_COR_SEQ_1_1: R25.F19.B11 R25.F19.B10 R25.F19.B9 R25.F19.B8 R25.F19.B7 R25.F19.B6 R25.F19.B5 R25.F19.B4 R25.F19.B3 R25.F19.B2 R25.F19.B1 inv 00000000000
	GT11[1]:CLK_COR_SEQ_1_2: R25.F19.B26 R25.F19.B25 R25.F19.B24 R25.F19.B23 R25.F19.B22 R25.F19.B21 R25.F19.B16 R25.F19.B15 R25.F19.B14 R25.F19.B13 R25.F19.B12 inv 00000000000
	GT11[1]:CLK_COR_SEQ_1_3: R25.F19.B41 R25.F19.B36 R25.F19.B35 R25.F19.B34 R25.F19.B33 R25.F19.B32 R25.F19.B31 R25.F19.B30 R25.F19.B29 R25.F19.B28 R25.F19.B27 inv 00000000000
	GT11[1]:CLK_COR_SEQ_1_4: R25.F19.B52 R25.F19.B51 R25.F19.B50 R25.F19.B49 R25.F19.B48 R25.F19.B47 R25.F19.B46 R25.F19.B45 R25.F19.B44 R25.F19.B43 R25.F19.B42 inv 00000000000
	GT11[1]:CLK_COR_SEQ_1_MASK: R25.F19.B56 R25.F19.B55 R25.F19.B54 R25.F19.B53 inv 0000
	GT11[1]:CLK_COR_SEQ_2_1: R23.F19.B11 R23.F19.B10 R23.F19.B9 R23.F19.B8 R23.F19.B7 R23.F19.B6 R23.F19.B5 R23.F19.B4 R23.F19.B3 R23.F19.B2 R23.F19.B1 inv 00000000000
	GT11[1]:CLK_COR_SEQ_2_2: R23.F19.B26 R23.F19.B25 R23.F19.B24 R23.F19.B23 R23.F19.B22 R23.F19.B21 R23.F19.B16 R23.F19.B15 R23.F19.B14 R23.F19.B13 R23.F19.B12 inv 00000000000
	GT11[1]:CLK_COR_SEQ_2_3: R23.F19.B41 R23.F19.B36 R23.F19.B35 R23.F19.B34 R23.F19.B33 R23.F19.B32 R23.F19.B31 R23.F19.B30 R23.F19.B29 R23.F19.B28 R23.F19.B27 inv 00000000000
	GT11[1]:CLK_COR_SEQ_2_4: R23.F19.B52 R23.F19.B51 R23.F19.B50 R23.F19.B49 R23.F19.B48 R23.F19.B47 R23.F19.B46 R23.F19.B45 R23.F19.B44 R23.F19.B43 R23.F19.B42 inv 00000000000
	GT11[1]:CLK_COR_SEQ_2_MASK: R23.F19.B56 R23.F19.B55 R23.F19.B54 R23.F19.B53 inv 0000
	GT11[1]:CLK_COR_SEQ_2_USE: R22.F19.B9 inv 0
	GT11[1]:CLK_COR_SEQ_DROP: R22.F19.B10 inv 0
	GT11[1]:CLK_COR_SEQ_LEN: R22.F19.B13 R22.F19.B12 R22.F19.B11
		000: 1
		001: 2
		010: 3
		011: 4
		111: 8
	GT11[1]:COMMA32: R20.F19.B8 inv 0
	GT11[1]:COMMA_10B_MASK: R20.F19.B50 R20.F19.B49 R20.F19.B48 R20.F19.B47 R20.F19.B46 R20.F19.B45 R20.F19.B44 R20.F19.B43 R20.F19.B42 R20.F19.B41 inv 0000000000
	GT11[1]:CYCLE_LIMIT_SEL: R17.F19.B42 R17.F19.B41 inv 00
	GT11[1]:DCDR_FILTER: R22.F19.B48 R22.F19.B47 R22.F19.B46 inv 000
	GT11[1]:DEC_MCOMMA_DETECT: R20.F19.B3 inv 0
	GT11[1]:DEC_PCOMMA_DETECT: R20.F19.B4 inv 0
	GT11[1]:DEC_VALID_COMMA_ONLY: R20.F19.B5 inv 0
	GT11[1]:DIGRX_FWDCLK: R25.F19.B62 R25.F19.B61 inv 00
	GT11[1]:DIGRX_SYNC_MODE: R25.F19.B63 inv 0
	GT11[1]:DRP40: R16.F19.B16 R16.F19.B15 R16.F19.B14 R16.F19.B13 R16.F19.B12 R16.F19.B11 R16.F19.B10 R16.F19.B9 R16.F19.B8 R16.F19.B7 R16.F19.B6 R16.F19.B5 R16.F19.B4 R16.F19.B3 R16.F19.B2 R16.F19.B1 inv 0000000000000000
	GT11[1]:DRP40_MASK: R16.F19.B18 inv 0
	GT11[1]:DRP41: R18.F19.B16 R18.F19.B15 R18.F19.B14 R18.F19.B13 R18.F19.B12 R18.F19.B11 R18.F19.B10 R18.F19.B9 R18.F19.B8 R18.F19.B7 R18.F19.B6 R18.F19.B5 R18.F19.B4 R18.F19.B3 R18.F19.B2 R18.F19.B1 inv 0000000000000000
	GT11[1]:DRP41_MASK: R18.F19.B18 inv 0
	GT11[1]:DRP42: R20.F19.B16 R20.F19.B15 R20.F19.B14 R20.F19.B13 R20.F19.B12 R20.F19.B11 R20.F19.B10 R20.F19.B9 R20.F19.B8 R20.F19.B7 R20.F19.B6 R20.F19.B5 R20.F19.B4 R20.F19.B3 R20.F19.B2 R20.F19.B1 inv 0000000000000000
	GT11[1]:DRP42_MASK: R20.F19.B18 inv 0
	GT11[1]:DRP43: R22.F19.B16 R22.F19.B15 R22.F19.B14 R22.F19.B13 R22.F19.B12 R22.F19.B11 R22.F19.B10 R22.F19.B9 R22.F19.B8 R22.F19.B7 R22.F19.B6 R22.F19.B5 R22.F19.B4 R22.F19.B3 R22.F19.B2 R22.F19.B1 inv 0000000000000000
	GT11[1]:DRP43_MASK: R22.F19.B18 inv 0
	GT11[1]:DRP44: R24.F19.B16 R24.F19.B15 R24.F19.B14 R24.F19.B13 R24.F19.B12 R24.F19.B11 R24.F19.B10 R24.F19.B9 R24.F19.B8 R24.F19.B7 R24.F19.B6 R24.F19.B5 R24.F19.B4 R24.F19.B3 R24.F19.B2 R24.F19.B1 inv 0000000000000000
	GT11[1]:DRP44_MASK: R24.F19.B18 inv 0
	GT11[1]:DRP45: R26.F19.B16 R26.F19.B15 R26.F19.B14 R26.F19.B13 R26.F19.B12 R26.F19.B11 R26.F19.B10 R26.F19.B9 R26.F19.B8 R26.F19.B7 R26.F19.B6 R26.F19.B5 R26.F19.B4 R26.F19.B3 R26.F19.B2 R26.F19.B1 inv 0000000000000000
	GT11[1]:DRP45_MASK: R26.F19.B18 inv 0
	GT11[1]:DRP46: R28.F19.B16 R28.F19.B15 R28.F19.B14 R28.F19.B13 R28.F19.B12 R28.F19.B11 R28.F19.B10 R28.F19.B9 R28.F19.B8 R28.F19.B7 R28.F19.B6 R28.F19.B5 R28.F19.B4 R28.F19.B3 R28.F19.B2 R28.F19.B1 inv 0000000000000000
	GT11[1]:DRP46_MASK: R28.F19.B18 inv 0
	GT11[1]:DRP47: R30.F19.B16 R30.F19.B15 R30.F19.B14 R30.F19.B13 R30.F19.B12 R30.F19.B11 R30.F19.B10 R30.F19.B9 R30.F19.B8 R30.F19.B7 R30.F19.B6 R30.F19.B5 R30.F19.B4 R30.F19.B3 R30.F19.B2 R30.F19.B1 inv 0000000000000000
	GT11[1]:DRP47_MASK: R30.F19.B18 inv 0
	GT11[1]:DRP48: R16.F19.B36 R16.F19.B35 R16.F19.B34 R16.F19.B33 R16.F19.B32 R16.F19.B31 R16.F19.B30 R16.F19.B29 R16.F19.B28 R16.F19.B27 R16.F19.B26 R16.F19.B25 R16.F19.B24 R16.F19.B23 R16.F19.B22 R16.F19.B21 inv 0000000000000000
	GT11[1]:DRP48_MASK: R16.F19.B38 inv 0
	GT11[1]:DRP49: R18.F19.B36 R18.F19.B35 R18.F19.B34 R18.F19.B33 R18.F19.B32 R18.F19.B31 R18.F19.B30 R18.F19.B29 R18.F19.B28 R18.F19.B27 R18.F19.B26 R18.F19.B25 R18.F19.B24 R18.F19.B23 R18.F19.B22 R18.F19.B21 inv 0000000000000000
	GT11[1]:DRP49_MASK: R18.F19.B38 inv 0
	GT11[1]:DRP4A: R20.F19.B36 R20.F19.B35 R20.F19.B34 R20.F19.B33 R20.F19.B32 R20.F19.B31 R20.F19.B30 R20.F19.B29 R20.F19.B28 R20.F19.B27 R20.F19.B26 R20.F19.B25 R20.F19.B24 R20.F19.B23 R20.F19.B22 R20.F19.B21 inv 0000000000000000
	GT11[1]:DRP4A_MASK: R20.F19.B38 inv 0
	GT11[1]:DRP4B: R22.F19.B36 R22.F19.B35 R22.F19.B34 R22.F19.B33 R22.F19.B32 R22.F19.B31 R22.F19.B30 R22.F19.B29 R22.F19.B28 R22.F19.B27 R22.F19.B26 R22.F19.B25 R22.F19.B24 R22.F19.B23 R22.F19.B22 R22.F19.B21 inv 0000000000000000
	GT11[1]:DRP4B_MASK: R22.F19.B38 inv 0
	GT11[1]:DRP4C: R24.F19.B36 R24.F19.B35 R24.F19.B34 R24.F19.B33 R24.F19.B32 R24.F19.B31 R24.F19.B30 R24.F19.B29 R24.F19.B28 R24.F19.B27 R24.F19.B26 R24.F19.B25 R24.F19.B24 R24.F19.B23 R24.F19.B22 R24.F19.B21 inv 0000000000000000
	GT11[1]:DRP4C_MASK: R24.F19.B38 inv 0
	GT11[1]:DRP4D: R26.F19.B36 R26.F19.B35 R26.F19.B34 R26.F19.B33 R26.F19.B32 R26.F19.B31 R26.F19.B30 R26.F19.B29 R26.F19.B28 R26.F19.B27 R26.F19.B26 R26.F19.B25 R26.F19.B24 R26.F19.B23 R26.F19.B22 R26.F19.B21 inv 0000000000000000
	GT11[1]:DRP4D_MASK: R26.F19.B38 inv 0
	GT11[1]:DRP4E: R28.F19.B36 R28.F19.B35 R28.F19.B34 R28.F19.B33 R28.F19.B32 R28.F19.B31 R28.F19.B30 R28.F19.B29 R28.F19.B28 R28.F19.B27 R28.F19.B26 R28.F19.B25 R28.F19.B24 R28.F19.B23 R28.F19.B22 R28.F19.B21 inv 0000000000000000
	GT11[1]:DRP4E_MASK: R28.F19.B38 inv 0
	GT11[1]:DRP4F: R30.F19.B36 R30.F19.B35 R30.F19.B34 R30.F19.B33 R30.F19.B32 R30.F19.B31 R30.F19.B30 R30.F19.B29 R30.F19.B28 R30.F19.B27 R30.F19.B26 R30.F19.B25 R30.F19.B24 R30.F19.B23 R30.F19.B22 R30.F19.B21 inv 0000000000000000
	GT11[1]:DRP4F_MASK: R30.F19.B38 inv 0
	GT11[1]:DRP50: R16.F19.B56 R16.F19.B55 R16.F19.B54 R16.F19.B53 R16.F19.B52 R16.F19.B51 R16.F19.B50 R16.F19.B49 R16.F19.B48 R16.F19.B47 R16.F19.B46 R16.F19.B45 R16.F19.B44 R16.F19.B43 R16.F19.B42 R16.F19.B41 inv 0000000000000000
	GT11[1]:DRP50_MASK: R16.F19.B58 inv 0
	GT11[1]:DRP51: R18.F19.B56 R18.F19.B55 R18.F19.B54 R18.F19.B53 R18.F19.B52 R18.F19.B51 R18.F19.B50 R18.F19.B49 R18.F19.B48 R18.F19.B47 R18.F19.B46 R18.F19.B45 R18.F19.B44 R18.F19.B43 R18.F19.B42 R18.F19.B41 inv 0000000000000000
	GT11[1]:DRP51_MASK: R18.F19.B58 inv 0
	GT11[1]:DRP52: R20.F19.B56 R20.F19.B55 R20.F19.B54 R20.F19.B53 R20.F19.B52 R20.F19.B51 R20.F19.B50 R20.F19.B49 R20.F19.B48 R20.F19.B47 R20.F19.B46 R20.F19.B45 R20.F19.B44 R20.F19.B43 R20.F19.B42 R20.F19.B41 inv 0000000000000000
	GT11[1]:DRP52_MASK: R20.F19.B58 inv 0
	GT11[1]:DRP53: R22.F19.B56 R22.F19.B55 R22.F19.B54 R22.F19.B53 R22.F19.B52 R22.F19.B51 R22.F19.B50 R22.F19.B49 R22.F19.B48 R22.F19.B47 R22.F19.B46 R22.F19.B45 R22.F19.B44 R22.F19.B43 R22.F19.B42 R22.F19.B41 inv 0000000000000000
	GT11[1]:DRP53_MASK: R22.F19.B58 inv 0
	GT11[1]:DRP54: R24.F19.B56 R24.F19.B55 R24.F19.B54 R24.F19.B53 R24.F19.B52 R24.F19.B51 R24.F19.B50 R24.F19.B49 R24.F19.B48 R24.F19.B47 R24.F19.B46 R24.F19.B45 R24.F19.B44 R24.F19.B43 R24.F19.B42 R24.F19.B41 inv 0000000000000000
	GT11[1]:DRP54_MASK: R24.F19.B58 inv 0
	GT11[1]:DRP55: R26.F19.B56 R26.F19.B55 R26.F19.B54 R26.F19.B53 R26.F19.B52 R26.F19.B51 R26.F19.B50 R26.F19.B49 R26.F19.B48 R26.F19.B47 R26.F19.B46 R26.F19.B45 R26.F19.B44 R26.F19.B43 R26.F19.B42 R26.F19.B41 inv 0000000000000000
	GT11[1]:DRP55_MASK: R26.F19.B58 inv 0
	GT11[1]:DRP56: R28.F19.B56 R28.F19.B55 R28.F19.B54 R28.F19.B53 R28.F19.B52 R28.F19.B51 R28.F19.B50 R28.F19.B49 R28.F19.B48 R28.F19.B47 R28.F19.B46 R28.F19.B45 R28.F19.B44 R28.F19.B43 R28.F19.B42 R28.F19.B41 inv 0000000000000000
	GT11[1]:DRP56_MASK: R28.F19.B58 inv 0
	GT11[1]:DRP57: R30.F19.B56 R30.F19.B55 R30.F19.B54 R30.F19.B53 R30.F19.B52 R30.F19.B51 R30.F19.B50 R30.F19.B49 R30.F19.B48 R30.F19.B47 R30.F19.B46 R30.F19.B45 R30.F19.B44 R30.F19.B43 R30.F19.B42 R30.F19.B41 inv 0000000000000000
	GT11[1]:DRP57_MASK: R30.F19.B58 inv 0
	GT11[1]:DRP58: R16.F19.B76 R16.F19.B75 R16.F19.B74 R16.F19.B73 R16.F19.B72 R16.F19.B71 R16.F19.B70 R16.F19.B69 R16.F19.B68 R16.F19.B67 R16.F19.B66 R16.F19.B65 R16.F19.B64 R16.F19.B63 R16.F19.B62 R16.F19.B61 inv 0000000000000000
	GT11[1]:DRP58_MASK: R16.F19.B78 inv 0
	GT11[1]:DRP59: R18.F19.B76 R18.F19.B75 R18.F19.B74 R18.F19.B73 R18.F19.B72 R18.F19.B71 R18.F19.B70 R18.F19.B69 R18.F19.B68 R18.F19.B67 R18.F19.B66 R18.F19.B65 R18.F19.B64 R18.F19.B63 R18.F19.B62 R18.F19.B61 inv 0000000000000000
	GT11[1]:DRP59_MASK: R18.F19.B78 inv 0
	GT11[1]:DRP5A: R20.F19.B76 R20.F19.B75 R20.F19.B74 R20.F19.B73 R20.F19.B72 R20.F19.B71 R20.F19.B70 R20.F19.B69 R20.F19.B68 R20.F19.B67 R20.F19.B66 R20.F19.B65 R20.F19.B64 R20.F19.B63 R20.F19.B62 R20.F19.B61 inv 0000000000000000
	GT11[1]:DRP5A_MASK: R20.F19.B78 inv 0
	GT11[1]:DRP5B: R22.F19.B76 R22.F19.B75 R22.F19.B74 R22.F19.B73 R22.F19.B72 R22.F19.B71 R22.F19.B70 R22.F19.B69 R22.F19.B68 R22.F19.B67 R22.F19.B66 R22.F19.B65 R22.F19.B64 R22.F19.B63 R22.F19.B62 R22.F19.B61 inv 0000000000000000
	GT11[1]:DRP5B_MASK: R22.F19.B78 inv 0
	GT11[1]:DRP5C: R24.F19.B76 R24.F19.B75 R24.F19.B74 R24.F19.B73 R24.F19.B72 R24.F19.B71 R24.F19.B70 R24.F19.B69 R24.F19.B68 R24.F19.B67 R24.F19.B66 R24.F19.B65 R24.F19.B64 R24.F19.B63 R24.F19.B62 R24.F19.B61 inv 0000000000000000
	GT11[1]:DRP5C_MASK: R24.F19.B78 inv 0
	GT11[1]:DRP5D: R26.F19.B76 R26.F19.B75 R26.F19.B74 R26.F19.B73 R26.F19.B72 R26.F19.B71 R26.F19.B70 R26.F19.B69 R26.F19.B68 R26.F19.B67 R26.F19.B66 R26.F19.B65 R26.F19.B64 R26.F19.B63 R26.F19.B62 R26.F19.B61 inv 0000000000000000
	GT11[1]:DRP5D_MASK: R26.F19.B78 inv 0
	GT11[1]:DRP5E: R28.F19.B76 R28.F19.B75 R28.F19.B74 R28.F19.B73 R28.F19.B72 R28.F19.B71 R28.F19.B70 R28.F19.B69 R28.F19.B68 R28.F19.B67 R28.F19.B66 R28.F19.B65 R28.F19.B64 R28.F19.B63 R28.F19.B62 R28.F19.B61 inv 0000000000000000
	GT11[1]:DRP5E_MASK: R28.F19.B78 inv 0
	GT11[1]:DRP5F: R30.F19.B76 R30.F19.B75 R30.F19.B74 R30.F19.B73 R30.F19.B72 R30.F19.B71 R30.F19.B70 R30.F19.B69 R30.F19.B68 R30.F19.B67 R30.F19.B66 R30.F19.B65 R30.F19.B64 R30.F19.B63 R30.F19.B62 R30.F19.B61 inv 0000000000000000
	GT11[1]:DRP5F_MASK: R30.F19.B78 inv 0
	GT11[1]:DRP60: R17.F19.B16 R17.F19.B15 R17.F19.B14 R17.F19.B13 R17.F19.B12 R17.F19.B11 R17.F19.B10 R17.F19.B9 R17.F19.B8 R17.F19.B7 R17.F19.B6 R17.F19.B5 R17.F19.B4 R17.F19.B3 R17.F19.B2 R17.F19.B1 inv 0000000000000000
	GT11[1]:DRP60_MASK: R17.F19.B18 inv 0
	GT11[1]:DRP61: R19.F19.B16 R19.F19.B15 R19.F19.B14 R19.F19.B13 R19.F19.B12 R19.F19.B11 R19.F19.B10 R19.F19.B9 R19.F19.B8 R19.F19.B7 R19.F19.B6 R19.F19.B5 R19.F19.B4 R19.F19.B3 R19.F19.B2 R19.F19.B1 inv 0000000000000000
	GT11[1]:DRP61_MASK: R19.F19.B18 inv 0
	GT11[1]:DRP62: R21.F19.B16 R21.F19.B15 R21.F19.B14 R21.F19.B13 R21.F19.B12 R21.F19.B11 R21.F19.B10 R21.F19.B9 R21.F19.B8 R21.F19.B7 R21.F19.B6 R21.F19.B5 R21.F19.B4 R21.F19.B3 R21.F19.B2 R21.F19.B1 inv 0000000000000000
	GT11[1]:DRP62_MASK: R21.F19.B18 inv 0
	GT11[1]:DRP63: R23.F19.B16 R23.F19.B15 R23.F19.B14 R23.F19.B13 R23.F19.B12 R23.F19.B11 R23.F19.B10 R23.F19.B9 R23.F19.B8 R23.F19.B7 R23.F19.B6 R23.F19.B5 R23.F19.B4 R23.F19.B3 R23.F19.B2 R23.F19.B1 inv 0000000000000000
	GT11[1]:DRP63_MASK: R23.F19.B18 inv 0
	GT11[1]:DRP64: R25.F19.B16 R25.F19.B15 R25.F19.B14 R25.F19.B13 R25.F19.B12 R25.F19.B11 R25.F19.B10 R25.F19.B9 R25.F19.B8 R25.F19.B7 R25.F19.B6 R25.F19.B5 R25.F19.B4 R25.F19.B3 R25.F19.B2 R25.F19.B1 inv 0000000000000000
	GT11[1]:DRP64_MASK: R25.F19.B18 inv 0
	GT11[1]:DRP65: R27.F19.B16 R27.F19.B15 R27.F19.B14 R27.F19.B13 R27.F19.B12 R27.F19.B11 R27.F19.B10 R27.F19.B9 R27.F19.B8 R27.F19.B7 R27.F19.B6 R27.F19.B5 R27.F19.B4 R27.F19.B3 R27.F19.B2 R27.F19.B1 inv 0000000000000000
	GT11[1]:DRP65_MASK: R27.F19.B18 inv 0
	GT11[1]:DRP66: R29.F19.B16 R29.F19.B15 R29.F19.B14 R29.F19.B13 R29.F19.B12 R29.F19.B11 R29.F19.B10 R29.F19.B9 R29.F19.B8 R29.F19.B7 R29.F19.B6 R29.F19.B5 R29.F19.B4 R29.F19.B3 R29.F19.B2 R29.F19.B1 inv 0000000000000000
	GT11[1]:DRP66_MASK: R29.F19.B18 inv 0
	GT11[1]:DRP67: R31.F19.B16 R31.F19.B15 R31.F19.B14 R31.F19.B13 R31.F19.B12 R31.F19.B11 R31.F19.B10 R31.F19.B9 R31.F19.B8 R31.F19.B7 R31.F19.B6 R31.F19.B5 R31.F19.B4 R31.F19.B3 R31.F19.B2 R31.F19.B1 inv 0000000000000000
	GT11[1]:DRP67_MASK: R31.F19.B18 inv 0
	GT11[1]:DRP68: R17.F19.B36 R17.F19.B35 R17.F19.B34 R17.F19.B33 R17.F19.B32 R17.F19.B31 R17.F19.B30 R17.F19.B29 R17.F19.B28 R17.F19.B27 R17.F19.B26 R17.F19.B25 R17.F19.B24 R17.F19.B23 R17.F19.B22 R17.F19.B21 inv 0000000000000000
	GT11[1]:DRP68_MASK: R17.F19.B38 inv 0
	GT11[1]:DRP69: R19.F19.B36 R19.F19.B35 R19.F19.B34 R19.F19.B33 R19.F19.B32 R19.F19.B31 R19.F19.B30 R19.F19.B29 R19.F19.B28 R19.F19.B27 R19.F19.B26 R19.F19.B25 R19.F19.B24 R19.F19.B23 R19.F19.B22 R19.F19.B21 inv 0000000000000000
	GT11[1]:DRP69_MASK: R19.F19.B38 inv 0
	GT11[1]:DRP6A: R21.F19.B36 R21.F19.B35 R21.F19.B34 R21.F19.B33 R21.F19.B32 R21.F19.B31 R21.F19.B30 R21.F19.B29 R21.F19.B28 R21.F19.B27 R21.F19.B26 R21.F19.B25 R21.F19.B24 R21.F19.B23 R21.F19.B22 R21.F19.B21 inv 0000000000000000
	GT11[1]:DRP6A_MASK: R21.F19.B38 inv 0
	GT11[1]:DRP6B: R23.F19.B36 R23.F19.B35 R23.F19.B34 R23.F19.B33 R23.F19.B32 R23.F19.B31 R23.F19.B30 R23.F19.B29 R23.F19.B28 R23.F19.B27 R23.F19.B26 R23.F19.B25 R23.F19.B24 R23.F19.B23 R23.F19.B22 R23.F19.B21 inv 0000000000000000
	GT11[1]:DRP6B_MASK: R23.F19.B38 inv 0
	GT11[1]:DRP6C: R25.F19.B36 R25.F19.B35 R25.F19.B34 R25.F19.B33 R25.F19.B32 R25.F19.B31 R25.F19.B30 R25.F19.B29 R25.F19.B28 R25.F19.B27 R25.F19.B26 R25.F19.B25 R25.F19.B24 R25.F19.B23 R25.F19.B22 R25.F19.B21 inv 0000000000000000
	GT11[1]:DRP6C_MASK: R25.F19.B38 inv 0
	GT11[1]:DRP6D: R27.F19.B36 R27.F19.B35 R27.F19.B34 R27.F19.B33 R27.F19.B32 R27.F19.B31 R27.F19.B30 R27.F19.B29 R27.F19.B28 R27.F19.B27 R27.F19.B26 R27.F19.B25 R27.F19.B24 R27.F19.B23 R27.F19.B22 R27.F19.B21 inv 0000000000000000
	GT11[1]:DRP6D_MASK: R27.F19.B38 inv 0
	GT11[1]:DRP6E: R29.F19.B36 R29.F19.B35 R29.F19.B34 R29.F19.B33 R29.F19.B32 R29.F19.B31 R29.F19.B30 R29.F19.B29 R29.F19.B28 R29.F19.B27 R29.F19.B26 R29.F19.B25 R29.F19.B24 R29.F19.B23 R29.F19.B22 R29.F19.B21 inv 0000000000000000
	GT11[1]:DRP6E_MASK: R29.F19.B38 inv 0
	GT11[1]:DRP6F: R31.F19.B36 R31.F19.B35 R31.F19.B34 R31.F19.B33 R31.F19.B32 R31.F19.B31 R31.F19.B30 R31.F19.B29 R31.F19.B28 R31.F19.B27 R31.F19.B26 R31.F19.B25 R31.F19.B24 R31.F19.B23 R31.F19.B22 R31.F19.B21 inv 0000000000000000
	GT11[1]:DRP6F_MASK: R31.F19.B38 inv 0
	GT11[1]:DRP70: R17.F19.B56 R17.F19.B55 R17.F19.B54 R17.F19.B53 R17.F19.B52 R17.F19.B51 R17.F19.B50 R17.F19.B49 R17.F19.B48 R17.F19.B47 R17.F19.B46 R17.F19.B45 R17.F19.B44 R17.F19.B43 R17.F19.B42 R17.F19.B41 inv 0000000000000000
	GT11[1]:DRP70_MASK: R17.F19.B58 inv 0
	GT11[1]:DRP71: R19.F19.B56 R19.F19.B55 R19.F19.B54 R19.F19.B53 R19.F19.B52 R19.F19.B51 R19.F19.B50 R19.F19.B49 R19.F19.B48 R19.F19.B47 R19.F19.B46 R19.F19.B45 R19.F19.B44 R19.F19.B43 R19.F19.B42 R19.F19.B41 inv 0000000000000000
	GT11[1]:DRP71_MASK: R19.F19.B58 inv 0
	GT11[1]:DRP72: R21.F19.B56 R21.F19.B55 R21.F19.B54 R21.F19.B53 R21.F19.B52 R21.F19.B51 R21.F19.B50 R21.F19.B49 R21.F19.B48 R21.F19.B47 R21.F19.B46 R21.F19.B45 R21.F19.B44 R21.F19.B43 R21.F19.B42 R21.F19.B41 inv 0000000000000000
	GT11[1]:DRP72_MASK: R21.F19.B58 inv 0
	GT11[1]:DRP73: R23.F19.B56 R23.F19.B55 R23.F19.B54 R23.F19.B53 R23.F19.B52 R23.F19.B51 R23.F19.B50 R23.F19.B49 R23.F19.B48 R23.F19.B47 R23.F19.B46 R23.F19.B45 R23.F19.B44 R23.F19.B43 R23.F19.B42 R23.F19.B41 inv 0000000000000000
	GT11[1]:DRP73_MASK: R23.F19.B58 inv 0
	GT11[1]:DRP74: R25.F19.B56 R25.F19.B55 R25.F19.B54 R25.F19.B53 R25.F19.B52 R25.F19.B51 R25.F19.B50 R25.F19.B49 R25.F19.B48 R25.F19.B47 R25.F19.B46 R25.F19.B45 R25.F19.B44 R25.F19.B43 R25.F19.B42 R25.F19.B41 inv 0000000000000000
	GT11[1]:DRP74_MASK: R25.F19.B58 inv 0
	GT11[1]:DRP75: R27.F19.B56 R27.F19.B55 R27.F19.B54 R27.F19.B53 R27.F19.B52 R27.F19.B51 R27.F19.B50 R27.F19.B49 R27.F19.B48 R27.F19.B47 R27.F19.B46 R27.F19.B45 R27.F19.B44 R27.F19.B43 R27.F19.B42 R27.F19.B41 inv 0000000000000000
	GT11[1]:DRP75_MASK: R27.F19.B58 inv 0
	GT11[1]:DRP76: R29.F19.B56 R29.F19.B55 R29.F19.B54 R29.F19.B53 R29.F19.B52 R29.F19.B51 R29.F19.B50 R29.F19.B49 R29.F19.B48 R29.F19.B47 R29.F19.B46 R29.F19.B45 R29.F19.B44 R29.F19.B43 R29.F19.B42 R29.F19.B41 inv 0000000000000000
	GT11[1]:DRP76_MASK: R29.F19.B58 inv 0
	GT11[1]:DRP77: R31.F19.B56 R31.F19.B55 R31.F19.B54 R31.F19.B53 R31.F19.B52 R31.F19.B51 R31.F19.B50 R31.F19.B49 R31.F19.B48 R31.F19.B47 R31.F19.B46 R31.F19.B45 R31.F19.B44 R31.F19.B43 R31.F19.B42 R31.F19.B41 inv 0000000000000000
	GT11[1]:DRP77_MASK: R31.F19.B58 inv 0
	GT11[1]:DRP78: R17.F19.B76 R17.F19.B75 R17.F19.B74 R17.F19.B73 R17.F19.B72 R17.F19.B71 R17.F19.B70 R17.F19.B69 R17.F19.B68 R17.F19.B67 R17.F19.B66 R17.F19.B65 R17.F19.B64 R17.F19.B63 R17.F19.B62 R17.F19.B61 inv 0000000000000000
	GT11[1]:DRP78_MASK: R17.F19.B78 inv 0
	GT11[1]:DRP79: R19.F19.B76 R19.F19.B75 R19.F19.B74 R19.F19.B73 R19.F19.B72 R19.F19.B71 R19.F19.B70 R19.F19.B69 R19.F19.B68 R19.F19.B67 R19.F19.B66 R19.F19.B65 R19.F19.B64 R19.F19.B63 R19.F19.B62 R19.F19.B61 inv 0000000000000000
	GT11[1]:DRP79_MASK: R19.F19.B78 inv 0
	GT11[1]:DRP7A: R21.F19.B76 R21.F19.B75 R21.F19.B74 R21.F19.B73 R21.F19.B72 R21.F19.B71 R21.F19.B70 R21.F19.B69 R21.F19.B68 R21.F19.B67 R21.F19.B66 R21.F19.B65 R21.F19.B64 R21.F19.B63 R21.F19.B62 R21.F19.B61 inv 0000000000000000
	GT11[1]:DRP7A_MASK: R21.F19.B78 inv 0
	GT11[1]:DRP7B: R23.F19.B76 R23.F19.B75 R23.F19.B74 R23.F19.B73 R23.F19.B72 R23.F19.B71 R23.F19.B70 R23.F19.B69 R23.F19.B68 R23.F19.B67 R23.F19.B66 R23.F19.B65 R23.F19.B64 R23.F19.B63 R23.F19.B62 R23.F19.B61 inv 0000000000000000
	GT11[1]:DRP7B_MASK: R23.F19.B78 inv 0
	GT11[1]:DRP7C: R25.F19.B76 R25.F19.B75 R25.F19.B74 R25.F19.B73 R25.F19.B72 R25.F19.B71 R25.F19.B70 R25.F19.B69 R25.F19.B68 R25.F19.B67 R25.F19.B66 R25.F19.B65 R25.F19.B64 R25.F19.B63 R25.F19.B62 R25.F19.B61 inv 0000000000000000
	GT11[1]:DRP7C_MASK: R25.F19.B78 inv 0
	GT11[1]:DRP7D: R27.F19.B76 R27.F19.B75 R27.F19.B74 R27.F19.B73 R27.F19.B72 R27.F19.B71 R27.F19.B70 R27.F19.B69 R27.F19.B68 R27.F19.B67 R27.F19.B66 R27.F19.B65 R27.F19.B64 R27.F19.B63 R27.F19.B62 R27.F19.B61 inv 0000000000000000
	GT11[1]:DRP7D_MASK: R27.F19.B78 inv 0
	GT11[1]:DRP7E: R29.F19.B76 R29.F19.B75 R29.F19.B74 R29.F19.B73 R29.F19.B72 R29.F19.B71 R29.F19.B70 R29.F19.B69 R29.F19.B68 R29.F19.B67 R29.F19.B66 R29.F19.B65 R29.F19.B64 R29.F19.B63 R29.F19.B62 R29.F19.B61 inv 0000000000000000
	GT11[1]:DRP7E_MASK: R29.F19.B78 inv 0
	GT11[1]:DRP7F: R31.F19.B76 R31.F19.B75 R31.F19.B74 R31.F19.B73 R31.F19.B72 R31.F19.B71 R31.F19.B70 R31.F19.B69 R31.F19.B68 R31.F19.B67 R31.F19.B66 R31.F19.B65 R31.F19.B64 R31.F19.B63 R31.F19.B62 R31.F19.B61 inv 0000000000000000
	GT11[1]:DRP7F_MASK: R31.F19.B78 inv 0
	GT11[1]:ENABLE_DCDR: R22.F19.B50 inv 0
	GT11[1]:FDET_HYS_CAL: R17.F19.B55 R17.F19.B54 R17.F19.B53 inv 000
	GT11[1]:FDET_HYS_SEL: R17.F19.B49 R17.F19.B48 R17.F19.B47 inv 000
	GT11[1]:FDET_LCK_CAL: R17.F19.B52 R17.F19.B51 R17.F19.B50 inv 000
	GT11[1]:FDET_LCK_SEL: R17.F19.B46 R17.F19.B45 R17.F19.B44 inv 000
	GT11[1]:LOOPCAL_WAIT: R17.F19.B62 R17.F19.B61 inv 00
	GT11[1]:MCOMMA_DETECT: R20.F19.B6 inv 0
	GT11[1]:MCOMMA_VALUE: R19.F19.B36 R19.F19.B35 R19.F19.B34 R19.F19.B33 R19.F19.B32 R19.F19.B31 R19.F19.B30 R19.F19.B29 R19.F19.B28 R19.F19.B27 R19.F19.B26 R19.F19.B25 R19.F19.B24 R19.F19.B23 R19.F19.B22 R19.F19.B21 R19.F19.B16 R19.F19.B15 R19.F19.B14 R19.F19.B13 R19.F19.B12 R19.F19.B11 R19.F19.B10 R19.F19.B9 R19.F19.B8 R19.F19.B7 R19.F19.B6 R19.F19.B5 R19.F19.B4 R19.F19.B3 R19.F19.B2 R19.F19.B1 inv 00000000000000000000000000000000
	GT11[1]:MUX.FWDCLK0_OUT: R18.F19.B26 R18.F19.B25
		11: FWDCLK1
		10: FWDCLK2
		01: FWDCLK3
		00: FWDCLK4
	GT11[1]:MUX.FWDCLK1: R18.F19.B56 R18.F19.B55 R18.F19.B54
		001: B_FWDCLK1
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[1]:MUX.FWDCLK1_OUT: R18.F19.B28 R18.F19.B27
		11: FWDCLK1
		10: FWDCLK2
		01: FWDCLK3
		00: FWDCLK4
	GT11[1]:MUX.FWDCLK2: R18.F19.B53 R18.F19.B52 R18.F19.B51
		001: B_FWDCLK2
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[1]:MUX.FWDCLK3: R18.F19.B50 R18.F19.B49 R18.F19.B48
		001: B_FWDCLK3
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[1]:MUX.FWDCLK4: R18.F19.B47 R18.F19.B46 R18.F19.B45
		001: B_FWDCLK4
		000: NONE
		100: RXPCSHCLKOUTA
		110: RXPCSHCLKOUTB
		101: TXPCSHCLKOUTA
		111: TXPCSHCLKOUTB
	GT11[1]:MUX.MGT0: R14.F19.B46 R14.F19.B45 R14.F19.B44
		001: FWDCLK0_OUT
		010: FWDCLK1_OUT
		000: NONE
		100: SYNCLK_OUT
	GT11[1]:MUX.MGT1: R14.F19.B43 R14.F19.B42 R14.F19.B41
		001: FWDCLK0_OUT
		010: FWDCLK1_OUT
		000: NONE
		100: SYNCLK_OUT
	GT11[1]:MUX.PMACLK: R14.F19.B66 R14.F19.B65 R14.F19.B64 R14.F19.B63 R14.F19.B62 R14.F19.B61 R14.F19.B56 R14.F19.B55
		00000001: HCLK0
		00000010: HCLK1
		00000100: HCLK2
		00001000: HCLK3
		00010000: HCLK4
		00100000: HCLK5
		01000000: HCLK6
		10000000: HCLK7
		00000000: NONE
	GT11[1]:MUX.REFCLK: R14.F19.B54 R14.F19.B53 R14.F19.B52 R14.F19.B51 R14.F19.B50 R14.F19.B49 R14.F19.B48 R14.F19.B47
		00000001: HCLK0
		00000010: HCLK1
		00000100: HCLK2
		00001000: HCLK3
		00010000: HCLK4
		00100000: HCLK5
		01000000: HCLK6
		10000000: HCLK7
		00000000: NONE
	GT11[1]:MUX.SYNCLK_OUT: R10.F19.B76 R10.F19.B15
		01: NONE
		00: SYNCLK1
		10: SYNCLK2
	GT11[1]:OPPOSITE_SELECT: R29.F19.B65 inv 0
	GT11[1]:PCOMMA_DETECT: R20.F19.B7 inv 0
	GT11[1]:PCOMMA_VALUE: R19.F19.B76 R19.F19.B75 R19.F19.B74 R19.F19.B73 R19.F19.B72 R19.F19.B71 R19.F19.B70 R19.F19.B69 R19.F19.B68 R19.F19.B67 R19.F19.B66 R19.F19.B65 R19.F19.B64 R19.F19.B63 R19.F19.B62 R19.F19.B61 R19.F19.B56 R19.F19.B55 R19.F19.B54 R19.F19.B53 R19.F19.B52 R19.F19.B51 R19.F19.B50 R19.F19.B49 R19.F19.B48 R19.F19.B47 R19.F19.B46 R19.F19.B45 R19.F19.B44 R19.F19.B43 R19.F19.B42 R19.F19.B41 inv 00000000000000000000000000000000
	GT11[1]:PCS_BIT_SLIP: R25.F19.B64 inv 0
	GT11[1]:PMA_BIT_SLIP: R28.F19.B70 inv 0
	GT11[1]:POWER_ENABLE: R29.F19.B64 inv 0
	GT11[1]:REPEATER: R22.F19.B51 inv 0
	GT11[1]:RESERVED_CB1: R31.F19.B76 inv 0
	GT11[1]:RESERVED_CCA: R25.F19.B65 inv 0
	GT11[1]:RESERVED_CCB: R25.F19.B72 inv 0
	GT11[1]:RESERVED_CM: R20.F19.B36 R20.F19.B35 R20.F19.B34 R20.F19.B33 R20.F19.B32 R20.F19.B31 R20.F19.B30 R20.F19.B29 R20.F19.B28 R20.F19.B27 R20.F19.B26 R20.F19.B25 R20.F19.B24 R20.F19.B23 R20.F19.B22 R20.F19.B21 R20.F19.B16 R20.F19.B15 R20.F19.B14 R20.F19.B13 R20.F19.B12 R20.F19.B11 R20.F19.B10 R20.F19.B9 inv 000000000000000000000000
	GT11[1]:RESERVED_CM2: R20.F19.B76 R20.F19.B75 R20.F19.B74 R20.F19.B73 R20.F19.B72 R20.F19.B71 R20.F19.B70 R20.F19.B69 R20.F19.B68 R20.F19.B67 R20.F19.B66 R20.F19.B65 R20.F19.B64 R20.F19.B63 R20.F19.B62 R20.F19.B61 R20.F19.B56 R20.F19.B55 R20.F19.B54 R20.F19.B53 R20.F19.B52 R20.F19.B51 inv 0000000000000000000000
	GT11[1]:RESERVED_M2: R22.F19.B16 inv 0
	GT11[1]:RXACTST: R28.F19.B10 inv 0
	GT11[1]:RXADCADJPD: R27.F19.B14 inv 0
	GT11[1]:RXAFEEQ: R28.F19.B49 R28.F19.B48 R28.F19.B47 R28.F19.B46 R28.F19.B45 R28.F19.B44 R28.F19.B43 R28.F19.B42 R28.F19.B41 inv 000000000
	GT11[1]:RXAFEPD: R28.F19.B2 inv 0
	GT11[1]:RXAFETST: R28.F19.B9 inv 0
	GT11[1]:RXAPD: R27.F19.B9 inv 0
	GT11[1]:RXAPTST: R27.F19.B8 inv 0
	GT11[1]:RXASYNCDIVIDE: R28.F19.B69 R28.F19.B68 inv 00
	GT11[1]:RXAUTO_CAL: R17.F19.B36 inv 0
	GT11[1]:RXBIASPD: R27.F19.B12 inv 0
	GT11[1]:RXBYPASS_CAL: R17.F19.B16 inv 0
	GT11[1]:RXBYPASS_FDET: R17.F19.B23 inv 0
	GT11[1]:RXBY_32: R22.F19.B52 inv 0
	GT11[1]:RXCDRLOS: R28.F19.B34 R28.F19.B33 R28.F19.B32 R28.F19.B31 R28.F19.B30 R28.F19.B29 inv 000000
	GT11[1]:RXCLK0_FORCE_PMACLK: R22.F19.B73 inv 0
	GT11[1]:RXCLK0_INVERT_PMALEAF: R22.F19.B7 inv 0
	GT11[1]:RXCLKMODE: R28.F19.B67 R28.F19.B66 R28.F19.B65 R28.F19.B64 R28.F19.B63 R28.F19.B62 inv 000000
	GT11[1]:RXCLMODE: R27.F19.B68 R27.F19.B67 inv 00
	GT11[1]:RXCMADJ: R28.F19.B36 R28.F19.B35 inv 00
	GT11[1]:RXCMFPD: R27.F19.B16 inv 0
	GT11[1]:RXCMFTST: R27.F19.B7 inv 0
	GT11[1]:RXCPSEL: R27.F19.B41 inv 0
	GT11[1]:RXCPTST: R28.F19.B12 inv 0
	GT11[1]:RXCRCCLOCKDOUBLE: R22.F19.B61 inv 0
	GT11[1]:RXCRCENABLE: R22.F19.B64 inv 0
	GT11[1]:RXCRCINITVAL: R16.F19.B36 R16.F19.B35 R16.F19.B34 R16.F19.B33 R16.F19.B32 R16.F19.B31 R16.F19.B30 R16.F19.B29 R16.F19.B28 R16.F19.B27 R16.F19.B26 R16.F19.B25 R16.F19.B24 R16.F19.B23 R16.F19.B22 R16.F19.B21 R16.F19.B16 R16.F19.B15 R16.F19.B14 R16.F19.B13 R16.F19.B12 R16.F19.B11 R16.F19.B10 R16.F19.B9 R16.F19.B8 R16.F19.B7 R16.F19.B6 R16.F19.B5 R16.F19.B4 R16.F19.B3 R16.F19.B2 R16.F19.B1 inv 00000000000000000000000000000000
	GT11[1]:RXCRCINVERTGEN: R22.F19.B62 inv 0
	GT11[1]:RXCRCSAMECLOCK: R22.F19.B63 inv 0
	GT11[1]:RXCTRL1: R27.F19.B31 R27.F19.B30 R27.F19.B29 R27.F19.B28 R27.F19.B27 R27.F19.B26 R27.F19.B25 R27.F19.B24 R27.F19.B23 R27.F19.B22 inv 0000000000
	GT11[1]:RXCYCLE_LIMIT_SEL: R17.F19.B2 R17.F19.B1 inv 00
	GT11[1]:RXDACSEL: R27.F19.B42 inv 0
	GT11[1]:RXDACTST: R27.F19.B36 inv 0
	GT11[1]:RXDATA_SEL: R25.F19.B76 R25.F19.B75 inv 00
	GT11[1]:RXDCCOUPLE: R28.F19.B27 inv 0
	GT11[1]:RXDIGRESET: R28.F19.B16 inv 0
	GT11[1]:RXDIGRX: R27.F19.B62 inv 0
	GT11[1]:RXDIVBUFPD: R27.F19.B10 inv 0
	GT11[1]:RXDIVBUFTST: R27.F19.B2 inv 0
	GT11[1]:RXDIVPD: R27.F19.B13 inv 0
	GT11[1]:RXDIVTST: R27.F19.B5 inv 0
	GT11[1]:RXEQ: R30.F19.B76 R30.F19.B75 R30.F19.B74 R30.F19.B73 R30.F19.B72 R30.F19.B71 R30.F19.B70 R30.F19.B69 R30.F19.B68 R30.F19.B67 R30.F19.B66 R30.F19.B65 R30.F19.B64 R30.F19.B63 R30.F19.B62 R30.F19.B61 R30.F19.B56 R30.F19.B55 R30.F19.B54 R30.F19.B53 R30.F19.B52 R30.F19.B51 R30.F19.B50 R30.F19.B49 R30.F19.B48 R30.F19.B47 R30.F19.B46 R30.F19.B45 R30.F19.B44 R30.F19.B43 R30.F19.B42 R30.F19.B41 R30.F19.B36 R30.F19.B35 R30.F19.B34 R30.F19.B33 R30.F19.B32 R30.F19.B31 R30.F19.B30 R30.F19.B29 R30.F19.B28 R30.F19.B27 R30.F19.B26 R30.F19.B25 R30.F19.B24 R30.F19.B23 R30.F19.B22 R30.F19.B21 R30.F19.B16 R30.F19.B15 R30.F19.B14 R30.F19.B13 R30.F19.B12 R30.F19.B11 R30.F19.B10 R30.F19.B9 R30.F19.B8 R30.F19.B7 R30.F19.B6 R30.F19.B5 R30.F19.B4 R30.F19.B3 R30.F19.B2 R30.F19.B1 inv 0000000000000000000000000000000000000000000000000000000000000000
	GT11[1]:RXFDCAL_CLOCK_DIVIDE: R22.F19.B56 R22.F19.B55
		10: FOUR
		00: NONE
		01: TWO
	GT11[1]:RXFDET_HYS_CAL: R17.F19.B15 R17.F19.B14 R17.F19.B13 inv 000
	GT11[1]:RXFDET_HYS_SEL: R17.F19.B9 R17.F19.B8 R17.F19.B7 inv 000
	GT11[1]:RXFDET_LCK_CAL: R17.F19.B12 R17.F19.B11 R17.F19.B10 inv 000
	GT11[1]:RXFDET_LCK_SEL: R17.F19.B6 R17.F19.B5 R17.F19.B4 inv 000
	GT11[1]:RXFECONTROL1: R28.F19.B8 R28.F19.B7 inv 00
	GT11[1]:RXFECONTROL2: R28.F19.B15 R28.F19.B14 R28.F19.B13 inv 000
	GT11[1]:RXFETUNE: R28.F19.B56 R28.F19.B55 inv 00
	GT11[1]:RXFILTTST: R27.F19.B6 inv 0
	GT11[1]:RXLB: R28.F19.B61 inv 0
	GT11[1]:RXLKADJ: R28.F19.B25 R28.F19.B24 R28.F19.B23 R28.F19.B22 R28.F19.B21 inv 00000
	GT11[1]:RXLKAPD: R28.F19.B6 inv 0
	GT11[1]:RXLOOPCAL_WAIT: R17.F19.B22 R17.F19.B21 inv 00
	GT11[1]:RXLOOPFILT: R27.F19.B66 R27.F19.B65 R27.F19.B64 R27.F19.B63 inv 0000
	GT11[1]:RXMODE: R28.F19.B76 R28.F19.B75 R28.F19.B74 R28.F19.B73 R28.F19.B72 R28.F19.B71 inv 000000
	GT11[1]:RXOUTDIV2SEL: R27.F19.B75 R27.F19.B34 R27.F19.B74 R27.F19.B33 R27.F19.B73 R27.F19.B32
		000011: 1
		110011: 16
		001100: 2
		111100: 32
		001111: 4
		110000: 8
	GT11[1]:RXPD: R28.F19.B1 inv 0
	GT11[1]:RXPDDTST: R28.F19.B11 inv 0
	GT11[1]:RXPFDTST: R27.F19.B4 inv 0
	GT11[1]:RXPFDTX: R27.F19.B61 inv 0
	GT11[1]:RXPLLNDIVSEL: R27.F19.B72 R27.F19.B71 R27.F19.B70
		001: 10
		010: 16
		011: 20
		100: 32
		101: 40
		000: 8
	GT11[1]:RXPMACLKSEL: R10.F19.B74 R10.F19.B73
		10: GREFCLK
		00: REFCLK1
		01: REFCLK2
	GT11[1]:RXQPPD: R27.F19.B21 inv 0
	GT11[1]:RXRCPADJ: R28.F19.B54 R28.F19.B53 R28.F19.B52 inv 000
	GT11[1]:RXRCPPD: R28.F19.B4 inv 0
	GT11[1]:RXRECCLK1_USE_SYNC: R22.F19.B76 inv 0
	GT11[1]:RXRIBADJ: R28.F19.B51 R28.F19.B50 inv 00
	GT11[1]:RXRPDPD: R28.F19.B3 inv 0
	GT11[1]:RXRSDPD: R28.F19.B5 inv 0
	GT11[1]:RXSLOSEL: R27.F19.B43 inv 0
	GT11[1]:RXSLOWDOWN_CAL: R17.F19.B25 R17.F19.B24 inv 00
	GT11[1]:RXTADJ: R28.F19.B28 inv 0
	GT11[1]:RXTUNE: R27.F19.B56 R27.F19.B55 R27.F19.B54 R27.F19.B53 R27.F19.B52 R27.F19.B51 R27.F19.B50 R27.F19.B49 R27.F19.B48 R27.F19.B47 R27.F19.B46 R27.F19.B45 R27.F19.B44 inv 0000000000000
	GT11[1]:RXUSRDIVISOR: R22.F19.B45 R22.F19.B44 R22.F19.B43 R22.F19.B42 R22.F19.B41
		00001: 1
		10000: 16
		00010: 2
		00100: 4
		01000: 8
	GT11[1]:RXVCOBUFPD: R27.F19.B11 inv 0
	GT11[1]:RXVCOBUFTST: R27.F19.B3 inv 0
	GT11[1]:RXVCODAC_INIT: R17.F19.B35 R17.F19.B34 R17.F19.B33 R17.F19.B32 R17.F19.B31 R17.F19.B30 R17.F19.B29 R17.F19.B28 R17.F19.B27 R17.F19.B26 inv 0000000000
	GT11[1]:RXVCOPD: R27.F19.B15 inv 0
	GT11[1]:RXVCOTST: R27.F19.B1 inv 0
	GT11[1]:RXVCO_CTRL_ENABLE: R17.F19.B3 inv 0
	GT11[1]:RX_BUFFER_USE: R31.F19.B74 inv 0
	GT11[1]:RX_CLOCK_DIVIDER: R22.F19.B70 R22.F19.B69 inv 00
	GT11[1]:RX_LOS_INVALID_INCR: R23.F19.B68 R23.F19.B67 R23.F19.B66 R23.F19.B65 R23.F19.B64 R23.F19.B63 R23.F19.B62 R23.F19.B61
		00000001: 1
		10000000: 128
		00010000: 16
		00000010: 2
		00100000: 32
		00000100: 4
		01000000: 64
		00001000: 8
	GT11[1]:RX_LOS_THRESHOLD: R23.F19.B76 R23.F19.B75 R23.F19.B74 R23.F19.B73 R23.F19.B72 R23.F19.B71 R23.F19.B70 R23.F19.B69
		00100000: 128
		00000100: 16
		01000000: 256
		00001000: 32
		00000001: 4
		10000000: 512
		00010000: 64
		00000010: 8
	GT11[1]:SAMPLE_8X: R22.F19.B49 inv 0
	GT11[1]:SH_CNT_MAX: R22.F19.B28 R22.F19.B27 R22.F19.B26 R22.F19.B25 R22.F19.B24 R22.F19.B23 R22.F19.B22 R22.F19.B21 inv 00000000
	GT11[1]:SH_INVALID_CNT_MAX: R22.F19.B36 R22.F19.B35 R22.F19.B34 R22.F19.B33 R22.F19.B32 R22.F19.B31 R22.F19.B30 R22.F19.B29 inv 00000000
	GT11[1]:SLOWDOWN_CAL: R17.F19.B65 R17.F19.B64 inv 00
	GT11[1]:TEST_MODE_1: R29.F19.B61 inv 0
	GT11[1]:TEST_MODE_2: R29.F19.B62 inv 0
	GT11[1]:TEST_MODE_3: R29.F19.B63 inv 0
	GT11[1]:TXAREFBIASSEL: R24.F19.B51 inv 0
	GT11[1]:TXASYNCDIVIDE: R24.F19.B46 R24.F19.B34 inv 00
	GT11[1]:TXCFGENABLE: R24.F19.B53 inv 0
	GT11[1]:TXCLK0_FORCE_PMACLK: R22.F19.B74 inv 0
	GT11[1]:TXCLK0_INVERT_PMALEAF: R22.F19.B8 inv 0
	GT11[1]:TXCLKMODE: R24.F19.B64 R24.F19.B63 R24.F19.B62 R24.F19.B61 inv 0000
	GT11[1]:TXCRCCLOCKDOUBLE: R22.F19.B65 inv 0
	GT11[1]:TXCRCENABLE: R22.F19.B68 inv 0
	GT11[1]:TXCRCINITVAL: R16.F19.B76 R16.F19.B75 R16.F19.B74 R16.F19.B73 R16.F19.B72 R16.F19.B71 R16.F19.B70 R16.F19.B69 R16.F19.B68 R16.F19.B67 R16.F19.B66 R16.F19.B65 R16.F19.B64 R16.F19.B63 R16.F19.B62 R16.F19.B61 R16.F19.B56 R16.F19.B55 R16.F19.B54 R16.F19.B53 R16.F19.B52 R16.F19.B51 R16.F19.B50 R16.F19.B49 R16.F19.B48 R16.F19.B47 R16.F19.B46 R16.F19.B45 R16.F19.B44 R16.F19.B43 R16.F19.B42 R16.F19.B41 inv 00000000000000000000000000000000
	GT11[1]:TXCRCINVERTGEN: R22.F19.B66 inv 0
	GT11[1]:TXCRCSAMECLOCK: R22.F19.B67 inv 0
	GT11[1]:TXDATA_SEL: R25.F19.B74 R25.F19.B73 inv 00
	GT11[1]:TXDAT_PRDRV_DAC: R24.F19.B41 R24.F19.B36 R24.F19.B35 inv 000
	GT11[1]:TXDAT_TAP_DAC: R24.F19.B25 R24.F19.B24 R24.F19.B23 R24.F19.B22 R24.F19.B21 inv 00000
	GT11[1]:TXDIGPD: R24.F19.B65 inv 0
	GT11[1]:TXFDCAL_CLOCK_DIVIDE: R22.F19.B54 R22.F19.B53
		10: FOUR
		00: NONE
		01: TWO
	GT11[1]:TXHIGHSIGNALEN: R24.F19.B52 inv 0
	GT11[1]:TXLNDR_TST1: R24.F19.B76 R24.F19.B75 R24.F19.B74 R24.F19.B73 inv 0000
	GT11[1]:TXLNDR_TST2: R24.F19.B27 R24.F19.B26 inv 00
	GT11[1]:TXLNDR_TST3: R24.F19.B16 R24.F19.B15 R24.F19.B14 R24.F19.B13 R24.F19.B12 R24.F19.B11 R24.F19.B10 R24.F19.B9 R24.F19.B8 R24.F19.B7 R24.F19.B6 R24.F19.B5 R24.F19.B4 R24.F19.B3 R24.F19.B2 inv 000000000000000
	GT11[1]:TXLVLSHFTPD: R24.F19.B72 inv 0
	GT11[1]:TXOUTCLK1_USE_SYNC: R22.F19.B75 inv 0
	GT11[1]:TXOUTDIV2SEL: R21.F19.B75 R21.F19.B74 R21.F19.B73
		001: 1
		101: 16
		010: 2
		110: 32
		011: 4
		100: 8
	GT11[1]:TXPD: R24.F19.B1 inv 0
	GT11[1]:TXPHASESEL: R10.F19.B5 inv 0
	GT11[1]:TXPOST_PRDRV_DAC: R24.F19.B44 R24.F19.B43 R24.F19.B42 inv 000
	GT11[1]:TXPOST_TAP_DAC: R24.F19.B32 R24.F19.B31 R24.F19.B30 R24.F19.B29 R24.F19.B28 inv 00000
	GT11[1]:TXPOST_TAP_PD: R24.F19.B33 inv 0
	GT11[1]:TXPRE_PRDRV_DAC: R24.F19.B71 R24.F19.B70 R24.F19.B69 inv 000
	GT11[1]:TXPRE_TAP_DAC: R24.F19.B67 R24.F19.B66 R24.F19.B56 R24.F19.B55 R24.F19.B54 inv 00000
	GT11[1]:TXPRE_TAP_PD: R24.F19.B68 inv 0
	GT11[1]:TXSLEWRATE: R24.F19.B45 inv 0
	GT11[1]:TXTERMTRIM: R24.F19.B50 R24.F19.B49 R24.F19.B48 R24.F19.B47 inv 0000
	GT11[1]:TX_BUFFER_USE: R31.F19.B75 inv 0
	GT11[1]:TX_CLOCK_DIVIDER: R22.F19.B72 R22.F19.B71 inv 00
	GT11[1]:VCODAC_INIT: R17.F19.B75 R17.F19.B74 R17.F19.B73 R17.F19.B72 R17.F19.B71 R17.F19.B70 R17.F19.B69 R17.F19.B68 R17.F19.B67 R17.F19.B66 inv 0000000000
	GT11[1]:VCO_CTRL_ENABLE: R17.F19.B43 inv 0
	GT11_COMMON:ATBBUMPEN: R10.F19.B13 inv 0
	GT11_COMMON:ATBENABLE: R10.F19.B16 inv 0
	GT11_COMMON:ATBSEL: R11.F19.B22 R11.F19.B21 R11.F19.B16 R11.F19.B15 R11.F19.B14 R11.F19.B13 R11.F19.B12 R11.F19.B11 R11.F19.B10 R11.F19.B9 R11.F19.B8 R11.F19.B7 R11.F19.B6 R11.F19.B5 R11.F19.B4 R11.F19.B3 R11.F19.B2 R11.F19.B1 inv 000000000000000000
	GT11_COMMON:BANDGAPSEL: R10.F19.B36 inv 0
	GT11_COMMON:BIASRESSEL: R10.F19.B29 inv 0
	GT11_COMMON:FWDCLK_OUT_ENABLE: R18.F19.B16 inv 0
	GT11_COMMON:IREFBIASMODE: R10.F19.B31 R10.F19.B30 inv 00
	GT11_COMMON:MUX.PMACLK: R18.F19.B8 R18.F19.B4
		11: NONE
		01: PMACLKA
		10: PMACLKB
	GT11_COMMON:MUX.REFCLK: R18.F19.B7 R18.F19.B3
		11: NONE
		01: REFCLKA
		10: REFCLKB
	GT11_COMMON:NATBENABLE: R10.F19.B12 inv 0
	GT11_COMMON:PMABIASPD: R10.F19.B21 inv 0
	GT11_COMMON:PMACFG2SPARE: R11.F19.B76 R11.F19.B75 R11.F19.B74 R11.F19.B73 R11.F19.B72 R11.F19.B71 R11.F19.B70 R11.F19.B69 R11.F19.B68 R11.F19.B67 R11.F19.B66 R11.F19.B65 R11.F19.B64 R11.F19.B63 R11.F19.B62 R11.F19.B61 R11.F19.B56 R11.F19.B55 R11.F19.B54 R11.F19.B53 R11.F19.B52 R11.F19.B51 R11.F19.B50 R11.F19.B49 R11.F19.B48 R11.F19.B47 R11.F19.B46 R11.F19.B45 R11.F19.B44 R11.F19.B43 R11.F19.B42 R11.F19.B41 R11.F19.B36 R11.F19.B35 R11.F19.B34 R11.F19.B33 R11.F19.B32 R11.F19.B31 R11.F19.B30 R11.F19.B29 R11.F19.B28 R11.F19.B27 R11.F19.B26 R11.F19.B25 R11.F19.B24 R11.F19.B23 inv 0000000000000000000000000000000000000000000000
	GT11_COMMON:PMACOREPWRENABLE: R10.F19.B1 inv 0
	GT11_COMMON:PMACTRL: R10.F19.B3 inv 0
	GT11_COMMON:PMAIREFTRIM: R10.F19.B35 R10.F19.B34 R10.F19.B33 R10.F19.B32 inv 0000
	GT11_COMMON:PMATUNE: R10.F19.B56 inv 0
	GT11_COMMON:PMAVBGCTRL: R10.F19.B45 R10.F19.B44 R10.F19.B43 R10.F19.B42 R10.F19.B41 inv 00000
	GT11_COMMON:PMAVREFTRIM: R10.F19.B28 R10.F19.B27 R10.F19.B26 R10.F19.B25 inv 0000
	GT11_COMMON:REFCLKSEL: R10.F19.B11 R10.F19.B6 R10.F19.B62 R10.F19.B61
		1111: MGTCLK
		0011: REFCLK
		0010: RXBCLK
		0000: SYNCLK1IN
		0001: SYNCLK2IN
	GT11_COMMON:RXAREGCTRL: R10.F19.B50 R10.F19.B49 R10.F19.B48 R10.F19.B47 R10.F19.B46 inv 00000
	GT11_COMMON:SYNCLK1: R10.F19.B65 R10.F19.B64 R10.F19.B63
		010: BUF_DOWN
		001: BUF_UP
		111: DRIVE_BOTH
		110: DRIVE_DOWN
		101: DRIVE_UP
		000: NONE
	GT11_COMMON:SYNCLK2: R10.F19.B68 R10.F19.B67 R10.F19.B66
		010: BUF_DOWN
		001: BUF_UP
		111: DRIVE_BOTH
		110: DRIVE_DOWN
		101: DRIVE_UP
		000: NONE
	GT11_COMMON:SYNCLK_DRIVE_ENABLE: R10.F19.B7 inv 1
	GT11_COMMON:SYNCLK_ENABLE: R10.F19.B2 inv 0
	GT11_COMMON:TXABPMACLKSEL: R10.F19.B70 R10.F19.B69
		10: GREFCLK
		00: REFCLK1
		01: REFCLK2
	GT11_COMMON:TXADCADJPD: R21.F19.B14 inv 0
	GT11_COMMON:TXAPD: R21.F19.B9 inv 0
	GT11_COMMON:TXAPTST: R21.F19.B8 inv 0
	GT11_COMMON:TXBIASPD: R21.F19.B12 inv 0
	GT11_COMMON:TXCLMODE: R21.F19.B68 R21.F19.B67 inv 00
	GT11_COMMON:TXCMFPD: R21.F19.B16 inv 0
	GT11_COMMON:TXCMFTST: R21.F19.B7 inv 0
	GT11_COMMON:TXCPSEL: R21.F19.B41 inv 0
	GT11_COMMON:TXCTRL1: R21.F19.B31 R21.F19.B30 R21.F19.B29 R21.F19.B28 R21.F19.B27 R21.F19.B26 R21.F19.B25 R21.F19.B24 R21.F19.B23 R21.F19.B22 inv 0000000000
	GT11_COMMON:TXDACSEL: R21.F19.B42 inv 0
	GT11_COMMON:TXDACTST: R21.F19.B36 inv 0
	GT11_COMMON:TXDIGRX: R21.F19.B62 inv 0
	GT11_COMMON:TXDIVBUFPD: R21.F19.B10 inv 0
	GT11_COMMON:TXDIVBUFTST: R21.F19.B2 inv 0
	GT11_COMMON:TXDIVPD: R21.F19.B13 inv 0
	GT11_COMMON:TXDIVTST: R21.F19.B5 inv 0
	GT11_COMMON:TXFILTTST: R21.F19.B6 inv 0
	GT11_COMMON:TXLOOPFILT: R21.F19.B66 R21.F19.B65 R21.F19.B64 R21.F19.B63 inv 0000
	GT11_COMMON:TXPFDTST: R21.F19.B4 inv 0
	GT11_COMMON:TXPFDTX: R21.F19.B61 inv 0
	GT11_COMMON:TXPLLNDIVSEL: R21.F19.B72 R21.F19.B71 R21.F19.B70
		001: 10
		010: 16
		011: 20
		100: 32
		101: 40
		000: 8
	GT11_COMMON:TXQPPD: R21.F19.B21 inv 0
	GT11_COMMON:TXREGCTRL: R10.F19.B55 R10.F19.B54 R10.F19.B53 R10.F19.B52 R10.F19.B51 inv 00000
	GT11_COMMON:TXSLOSEL: R21.F19.B43 inv 0
	GT11_COMMON:TXTUNE: R21.F19.B56 R21.F19.B55 R21.F19.B54 R21.F19.B53 R21.F19.B52 R21.F19.B51 R21.F19.B50 R21.F19.B49 R21.F19.B48 R21.F19.B47 R21.F19.B46 R21.F19.B45 R21.F19.B44 inv 0000000000000
	GT11_COMMON:TXVCOBUFPD: R21.F19.B11 inv 0
	GT11_COMMON:TXVCOBUFTST: R21.F19.B3 inv 0
	GT11_COMMON:TXVCOPD: R21.F19.B15 inv 0
	GT11_COMMON:TXVCOTST: R21.F19.B1 inv 0
	GT11_COMMON:VREFBIASMODE: R10.F19.B23 R10.F19.B22 inv 00
	GT11_COMMON:VREFSELECT: R10.F19.B24 inv 0
}

bstile REG.COR {
	CAPTURE:ONESHOT: R0.F0.B23 inv 0
	STARTUP:CONFIG_RATE: R0.F0.B22 R0.F0.B21 R0.F0.B20 R0.F0.B19 R0.F0.B18 R0.F0.B17
		000111: 10
		001010: 13
		111111: 130
		001101: 15
		010111: 20
		011010: 26
		011101: 30
		110010: 34
		000010: 4
		100111: 41
		010001: 5
		101010: 51
		110100: 55
		101101: 60
		000100: 7
		000101: 8
		000110: 9
	STARTUP:CRC: R0.F0.B28 inv 1
	STARTUP:DCM_SHUTDOWN: R0.F0.B26 inv 0
	STARTUP:DONE_CYCLE: R0.F0.B14 R0.F0.B13 R0.F0.B12
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		111: KEEP
	STARTUP:DONE_PIPE: R0.F0.B25 inv 0
	STARTUP:DRIVE_DONE: R0.F0.B24 inv 0
	STARTUP:GTS_CYCLE: R0.F0.B5 R0.F0.B4 R0.F0.B3
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:GWE_CYCLE: R0.F0.B2 R0.F0.B1 R0.F0.B0
		000: 1
		001: 2
		010: 3
		011: 4
		100: 5
		101: 6
		110: DONE
		111: KEEP
	STARTUP:LCK_CYCLE: R0.F0.B8 R0.F0.B7 R0.F0.B6
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:MATCH_CYCLE: R0.F0.B11 R0.F0.B10 R0.F0.B9
		000: 0
		001: 1
		010: 2
		011: 3
		100: 4
		101: 5
		110: 6
		111: NOWAIT
	STARTUP:POWERDOWN_STATUS: R0.F0.B27 inv 0
	STARTUP:STARTUPCLK: R0.F0.B16 R0.F0.B15
		00: CCLK
		10: JTAGCLK
		01: USERCLK
}

bstile REG.CTL {
	MISC:ENCRYPT: R0.F0.B6 inv 0
	MISC:EN_VTEST: R0.F0.B1 inv 0
	MISC:GLUTMASK: R0.F0.B8 inv 1
	MISC:GTS_USR_B: R0.F0.B0 inv 0
	MISC:ICAP_SELECT: R0.F0.B30
		1: BOTTOM
		0: TOP
	MISC:PERSIST: R0.F0.B3 inv 0
	MISC:SECURITY: R0.F0.B5 R0.F0.B4
		01: LEVEL1
		10: LEVEL2
		00: NONE
	MISC:VGG_TEST: R0.F0.B2 inv 0
}

bstile SYSMON {
	SYSMON:BLOCK_ENABLE: R3.F18.B12 R3.F18.B11 R3.F18.B9 R3.F18.B8 R3.F18.B5 inv 00000
	SYSMON:DCLK_DIVID_2: R2.F18.B44 inv 0
	SYSMON:DCLK_MISSING: R2.F18.B38 R2.F18.B37 R2.F18.B35 R2.F18.B34 R2.F18.B14 R2.F18.B12 R2.F18.B11 R2.F18.B9 R2.F18.B8 R2.F18.B5 inv 0000000000
	SYSMON:FEATURE_ENABLE: R1.F18.B35 R1.F18.B34 R1.F18.B14 R1.F18.B12 R1.F18.B11 R1.F18.B9 R1.F18.B8 R1.F18.B5 inv 00000000
	SYSMON:INIT_40: R7.F26.B64 R7.F26.B48 R7.F26.B32 R7.F26.B16 R7.F26.B0 R6.F26.B64 R6.F26.B48 R6.F26.B32 R7.F28.B64 R7.F28.B48 R7.F28.B32 R7.F28.B16 R7.F28.B0 R6.F28.B64 R6.F28.B48 R6.F28.B32 inv 0000000000000000
	SYSMON:INIT_41: R7.F26.B67 R7.F26.B51 R7.F26.B35 R7.F26.B19 R7.F26.B3 R6.F26.B67 R6.F26.B51 R6.F26.B35 R7.F28.B67 R7.F28.B51 R7.F28.B35 R7.F28.B19 R7.F28.B3 R6.F28.B67 R6.F28.B51 R6.F28.B35 inv 0000000000000000
	SYSMON:INIT_42: R7.F26.B68 R7.F26.B52 R7.F26.B36 R7.F26.B20 R7.F26.B4 R6.F26.B68 R6.F26.B52 R6.F26.B36 R7.F28.B68 R7.F28.B52 R7.F28.B36 R7.F28.B20 R7.F28.B4 R6.F28.B68 R6.F28.B52 R6.F28.B36 inv 0000000000000000
	SYSMON:INIT_43: R7.F26.B71 R7.F26.B55 R7.F26.B39 R7.F26.B23 R7.F26.B7 R6.F26.B71 R6.F26.B55 R6.F26.B39 R7.F28.B71 R7.F28.B55 R7.F28.B39 R7.F28.B23 R7.F28.B7 R6.F28.B71 R6.F28.B55 R6.F28.B39 inv 0000000000000000
	SYSMON:INIT_44: R7.F26.B72 R7.F26.B56 R7.F26.B40 R7.F26.B24 R7.F26.B8 R6.F26.B72 R6.F26.B56 R6.F26.B40 R7.F28.B72 R7.F28.B56 R7.F28.B40 R7.F28.B24 R7.F28.B8 R6.F28.B72 R6.F28.B56 R6.F28.B40 inv 0000000000000000
	SYSMON:INIT_45: R7.F26.B75 R7.F26.B59 R7.F26.B43 R7.F26.B27 R7.F26.B11 R6.F26.B75 R6.F26.B59 R6.F26.B43 R7.F28.B75 R7.F28.B59 R7.F28.B43 R7.F28.B27 R7.F28.B11 R6.F28.B75 R6.F28.B59 R6.F28.B43 inv 0000000000000000
	SYSMON:INIT_46: R7.F26.B76 R7.F26.B60 R7.F26.B44 R7.F26.B28 R7.F26.B12 R6.F26.B76 R6.F26.B60 R6.F26.B44 R7.F28.B76 R7.F28.B60 R7.F28.B44 R7.F28.B28 R7.F28.B12 R6.F28.B76 R6.F28.B60 R6.F28.B44 inv 0000000000000000
	SYSMON:INIT_47: R7.F26.B79 R7.F26.B63 R7.F26.B47 R7.F26.B31 R7.F26.B15 R6.F26.B79 R6.F26.B63 R6.F26.B47 R7.F28.B79 R7.F28.B63 R7.F28.B47 R7.F28.B31 R7.F28.B15 R6.F28.B79 R6.F28.B63 R6.F28.B47 inv 0000000000000000
	SYSMON:INIT_48: R7.F25.B64 R7.F25.B48 R7.F25.B32 R7.F25.B16 R7.F25.B0 R6.F25.B64 R6.F25.B48 R6.F25.B32 R7.F27.B64 R7.F27.B48 R7.F27.B32 R7.F27.B16 R7.F27.B0 R6.F27.B64 R6.F27.B48 R6.F27.B32 inv 0000000000000000
	SYSMON:INIT_49: R7.F25.B67 R7.F25.B51 R7.F25.B35 R7.F25.B19 R7.F25.B3 R6.F25.B67 R6.F25.B51 R6.F25.B35 R7.F27.B67 R7.F27.B51 R7.F27.B35 R7.F27.B19 R7.F27.B3 R6.F27.B67 R6.F27.B51 R6.F27.B35 inv 0000000000000000
	SYSMON:INIT_4A: R7.F25.B68 R7.F25.B52 R7.F25.B36 R7.F25.B20 R7.F25.B4 R6.F25.B68 R6.F25.B52 R6.F25.B36 R7.F27.B68 R7.F27.B52 R7.F27.B36 R7.F27.B20 R7.F27.B4 R6.F27.B68 R6.F27.B52 R6.F27.B36 inv 0000000000000000
	SYSMON:INIT_4B: R7.F25.B71 R7.F25.B55 R7.F25.B39 R7.F25.B23 R7.F25.B7 R6.F25.B71 R6.F25.B55 R6.F25.B39 R7.F27.B71 R7.F27.B55 R7.F27.B39 R7.F27.B23 R7.F27.B7 R6.F27.B71 R6.F27.B55 R6.F27.B39 inv 0000000000000000
	SYSMON:INIT_4C: R7.F25.B72 R7.F25.B56 R7.F25.B40 R7.F25.B24 R7.F25.B8 R6.F25.B72 R6.F25.B56 R6.F25.B40 R7.F27.B72 R7.F27.B56 R7.F27.B40 R7.F27.B24 R7.F27.B8 R6.F27.B72 R6.F27.B56 R6.F27.B40 inv 0000000000000000
	SYSMON:INIT_4D: R7.F25.B75 R7.F25.B59 R7.F25.B43 R7.F25.B27 R7.F25.B11 R6.F25.B75 R6.F25.B59 R6.F25.B43 R7.F27.B75 R7.F27.B59 R7.F27.B43 R7.F27.B27 R7.F27.B11 R6.F27.B75 R6.F27.B59 R6.F27.B43 inv 0000000000000000
	SYSMON:INIT_4E: R7.F25.B76 R7.F25.B60 R7.F25.B44 R7.F25.B28 R7.F25.B12 R6.F25.B76 R6.F25.B60 R6.F25.B44 R7.F27.B76 R7.F27.B60 R7.F27.B44 R7.F27.B28 R7.F27.B12 R6.F27.B76 R6.F27.B60 R6.F27.B44 inv 0000000000000000
	SYSMON:INIT_4F: R7.F25.B79 R7.F25.B63 R7.F25.B47 R7.F25.B31 R7.F25.B15 R6.F25.B79 R6.F25.B63 R6.F25.B47 R7.F27.B79 R7.F27.B63 R7.F27.B47 R7.F27.B31 R7.F27.B15 R6.F27.B79 R6.F27.B63 R6.F27.B47 inv 0000000000000000
	SYSMON:INIT_50: R7.F20.B64 R7.F20.B48 R7.F20.B32 R7.F20.B16 R7.F20.B0 R6.F20.B64 R6.F20.B48 R6.F20.B32 R7.F24.B64 R7.F24.B48 R7.F24.B32 R7.F24.B16 R7.F24.B0 R6.F24.B64 R6.F24.B48 R6.F24.B32 inv 0000000000000000
	SYSMON:INIT_51: R7.F20.B67 R7.F20.B51 R7.F20.B35 R7.F20.B19 R7.F20.B3 R6.F20.B67 R6.F20.B51 R6.F20.B35 R7.F24.B67 R7.F24.B51 R7.F24.B35 R7.F24.B19 R7.F24.B3 R6.F24.B67 R6.F24.B51 R6.F24.B35 inv 0000000000000000
	SYSMON:INIT_52: R7.F20.B68 R7.F20.B52 R7.F20.B36 R7.F20.B20 R7.F20.B4 R6.F20.B68 R6.F20.B52 R6.F20.B36 R7.F24.B68 R7.F24.B52 R7.F24.B36 R7.F24.B20 R7.F24.B4 R6.F24.B68 R6.F24.B52 R6.F24.B36 inv 0000000000000000
	SYSMON:INIT_53: R7.F20.B71 R7.F20.B55 R7.F20.B39 R7.F20.B23 R7.F20.B7 R6.F20.B71 R6.F20.B55 R6.F20.B39 R7.F24.B71 R7.F24.B55 R7.F24.B39 R7.F24.B23 R7.F24.B7 R6.F24.B71 R6.F24.B55 R6.F24.B39 inv 0000000000000000
	SYSMON:INIT_54: R7.F20.B72 R7.F20.B56 R7.F20.B40 R7.F20.B24 R7.F20.B8 R6.F20.B72 R6.F20.B56 R6.F20.B40 R7.F24.B72 R7.F24.B56 R7.F24.B40 R7.F24.B24 R7.F24.B8 R6.F24.B72 R6.F24.B56 R6.F24.B40 inv 0000000000000000
	SYSMON:INIT_55: R7.F20.B75 R7.F20.B59 R7.F20.B43 R7.F20.B27 R7.F20.B11 R6.F20.B75 R6.F20.B59 R6.F20.B43 R7.F24.B75 R7.F24.B59 R7.F24.B43 R7.F24.B27 R7.F24.B11 R6.F24.B75 R6.F24.B59 R6.F24.B43 inv 0000000000000000
	SYSMON:INIT_56: R7.F20.B76 R7.F20.B60 R7.F20.B44 R7.F20.B28 R7.F20.B12 R6.F20.B76 R6.F20.B60 R6.F20.B44 R7.F24.B76 R7.F24.B60 R7.F24.B44 R7.F24.B28 R7.F24.B12 R6.F24.B76 R6.F24.B60 R6.F24.B44 inv 0000000000000000
	SYSMON:INIT_57: R7.F20.B79 R7.F20.B63 R7.F20.B47 R7.F20.B31 R7.F20.B15 R6.F20.B79 R6.F20.B63 R6.F20.B47 R7.F24.B79 R7.F24.B63 R7.F24.B47 R7.F24.B31 R7.F24.B15 R6.F24.B79 R6.F24.B63 R6.F24.B47 inv 0000000000000000
	SYSMON:INIT_58: R7.F19.B64 R7.F19.B48 R7.F19.B32 R7.F19.B16 R7.F19.B0 R6.F19.B64 R6.F19.B48 R6.F19.B32 R7.F21.B64 R7.F21.B48 R7.F21.B32 R7.F21.B16 R7.F21.B0 R6.F21.B64 R6.F21.B48 R6.F21.B32 inv 0000000000000000
	SYSMON:INIT_59: R7.F19.B67 R7.F19.B51 R7.F19.B35 R7.F19.B19 R7.F19.B3 R6.F19.B67 R6.F19.B51 R6.F19.B35 R7.F21.B67 R7.F21.B51 R7.F21.B35 R7.F21.B19 R7.F21.B3 R6.F21.B67 R6.F21.B51 R6.F21.B35 inv 0000000000000000
	SYSMON:INIT_5A: R7.F19.B68 R7.F19.B52 R7.F19.B36 R7.F19.B20 R7.F19.B4 R6.F19.B68 R6.F19.B52 R6.F19.B36 R7.F21.B68 R7.F21.B52 R7.F21.B36 R7.F21.B20 R7.F21.B4 R6.F21.B68 R6.F21.B52 R6.F21.B36 inv 0000000000000000
	SYSMON:INIT_5B: R7.F19.B71 R7.F19.B55 R7.F19.B39 R7.F19.B23 R7.F19.B7 R6.F19.B71 R6.F19.B55 R6.F19.B39 R7.F21.B71 R7.F21.B55 R7.F21.B39 R7.F21.B23 R7.F21.B7 R6.F21.B71 R6.F21.B55 R6.F21.B39 inv 0000000000000000
	SYSMON:INIT_5C: R7.F19.B72 R7.F19.B56 R7.F19.B40 R7.F19.B24 R7.F19.B8 R6.F19.B72 R6.F19.B56 R6.F19.B40 R7.F21.B72 R7.F21.B56 R7.F21.B40 R7.F21.B24 R7.F21.B8 R6.F21.B72 R6.F21.B56 R6.F21.B40 inv 0000000000000000
	SYSMON:INIT_5D: R7.F19.B75 R7.F19.B59 R7.F19.B43 R7.F19.B27 R7.F19.B11 R6.F19.B75 R6.F19.B59 R6.F19.B43 R7.F21.B75 R7.F21.B59 R7.F21.B43 R7.F21.B27 R7.F21.B11 R6.F21.B75 R6.F21.B59 R6.F21.B43 inv 0000000000000000
	SYSMON:INIT_5E: R7.F19.B76 R7.F19.B60 R7.F19.B44 R7.F19.B28 R7.F19.B12 R6.F19.B76 R6.F19.B60 R6.F19.B44 R7.F21.B76 R7.F21.B60 R7.F21.B44 R7.F21.B28 R7.F21.B12 R6.F21.B76 R6.F21.B60 R6.F21.B44 inv 0000000000000000
	SYSMON:INIT_5F: R7.F19.B79 R7.F19.B63 R7.F19.B47 R7.F19.B31 R7.F19.B15 R6.F19.B79 R6.F19.B63 R6.F19.B47 R7.F21.B79 R7.F21.B63 R7.F21.B47 R7.F21.B31 R7.F21.B15 R6.F21.B79 R6.F21.B63 R6.F21.B47 inv 0000000000000000
	SYSMON:INIT_60: R7.F20.B65 R7.F20.B49 R7.F20.B33 R7.F20.B17 R7.F20.B1 R6.F20.B65 R6.F20.B49 R6.F20.B33 R7.F24.B65 R7.F24.B49 R7.F24.B33 R7.F24.B17 R7.F24.B1 R6.F24.B65 R6.F24.B49 R6.F24.B33 inv 0000000000000000
	SYSMON:INIT_61: R7.F20.B66 R7.F20.B50 R7.F20.B34 R7.F20.B18 R7.F20.B2 R6.F20.B66 R6.F20.B50 R6.F20.B34 R7.F24.B66 R7.F24.B50 R7.F24.B34 R7.F24.B18 R7.F24.B2 R6.F24.B66 R6.F24.B50 R6.F24.B34 inv 0000000000000000
	SYSMON:INIT_62: R7.F20.B69 R7.F20.B53 R7.F20.B37 R7.F20.B21 R7.F20.B5 R6.F20.B69 R6.F20.B53 R6.F20.B37 R7.F24.B69 R7.F24.B53 R7.F24.B37 R7.F24.B21 R7.F24.B5 R6.F24.B69 R6.F24.B53 R6.F24.B37 inv 0000000000000000
	SYSMON:INIT_63: R7.F20.B70 R7.F20.B54 R7.F20.B38 R7.F20.B22 R7.F20.B6 R6.F20.B70 R6.F20.B54 R6.F20.B38 R7.F24.B70 R7.F24.B54 R7.F24.B38 R7.F24.B22 R7.F24.B6 R6.F24.B70 R6.F24.B54 R6.F24.B38 inv 0000000000000000
	SYSMON:INIT_64: R7.F20.B73 R7.F20.B57 R7.F20.B41 R7.F20.B25 R7.F20.B9 R6.F20.B73 R6.F20.B57 R6.F20.B41 R7.F24.B73 R7.F24.B57 R7.F24.B41 R7.F24.B25 R7.F24.B9 R6.F24.B73 R6.F24.B57 R6.F24.B41 inv 0000000000000000
	SYSMON:INIT_65: R7.F20.B74 R7.F20.B58 R7.F20.B42 R7.F20.B26 R7.F20.B10 R6.F20.B74 R6.F20.B58 R6.F20.B42 R7.F24.B74 R7.F24.B58 R7.F24.B42 R7.F24.B26 R7.F24.B10 R6.F24.B74 R6.F24.B58 R6.F24.B42 inv 0000000000000000
	SYSMON:INIT_66: R7.F20.B77 R7.F20.B61 R7.F20.B45 R7.F20.B29 R7.F20.B13 R6.F20.B77 R6.F20.B61 R6.F20.B45 R7.F24.B77 R7.F24.B61 R7.F24.B45 R7.F24.B29 R7.F24.B13 R6.F24.B77 R6.F24.B61 R6.F24.B45 inv 0000000000000000
	SYSMON:INIT_67: R7.F20.B78 R7.F20.B62 R7.F20.B46 R7.F20.B30 R7.F20.B14 R6.F20.B78 R6.F20.B62 R6.F20.B46 R7.F24.B78 R7.F24.B62 R7.F24.B46 R7.F24.B30 R7.F24.B14 R6.F24.B78 R6.F24.B62 R6.F24.B46 inv 0000000000000000
	SYSMON:INIT_68: R7.F19.B65 R7.F19.B49 R7.F19.B33 R7.F19.B17 R7.F19.B1 R6.F19.B65 R6.F19.B49 R6.F19.B33 R7.F21.B65 R7.F21.B49 R7.F21.B33 R7.F21.B17 R7.F21.B1 R6.F21.B65 R6.F21.B49 R6.F21.B33 inv 0000000000000000
	SYSMON:INIT_69: R7.F19.B66 R7.F19.B50 R7.F19.B34 R7.F19.B18 R7.F19.B2 R6.F19.B66 R6.F19.B50 R6.F19.B34 R7.F21.B66 R7.F21.B50 R7.F21.B34 R7.F21.B18 R7.F21.B2 R6.F21.B66 R6.F21.B50 R6.F21.B34 inv 0000000000000000
	SYSMON:INIT_6A: R7.F19.B69 R7.F19.B53 R7.F19.B37 R7.F19.B21 R7.F19.B5 R6.F19.B69 R6.F19.B53 R6.F19.B37 R7.F21.B69 R7.F21.B53 R7.F21.B37 R7.F21.B21 R7.F21.B5 R6.F21.B69 R6.F21.B53 R6.F21.B37 inv 0000000000000000
	SYSMON:INIT_6B: R7.F19.B70 R7.F19.B54 R7.F19.B38 R7.F19.B22 R7.F19.B6 R6.F19.B70 R6.F19.B54 R6.F19.B38 R7.F21.B70 R7.F21.B54 R7.F21.B38 R7.F21.B22 R7.F21.B6 R6.F21.B70 R6.F21.B54 R6.F21.B38 inv 0000000000000000
	SYSMON:INIT_6C: R7.F19.B73 R7.F19.B57 R7.F19.B41 R7.F19.B25 R7.F19.B9 R6.F19.B73 R6.F19.B57 R6.F19.B41 R7.F21.B73 R7.F21.B57 R7.F21.B41 R7.F21.B25 R7.F21.B9 R6.F21.B73 R6.F21.B57 R6.F21.B41 inv 0000000000000000
	SYSMON:INIT_6D: R7.F19.B74 R7.F19.B58 R7.F19.B42 R7.F19.B26 R7.F19.B10 R6.F19.B74 R6.F19.B58 R6.F19.B42 R7.F21.B74 R7.F21.B58 R7.F21.B42 R7.F21.B26 R7.F21.B10 R6.F21.B74 R6.F21.B58 R6.F21.B42 inv 0000000000000000
	SYSMON:INIT_6E: R7.F19.B77 R7.F19.B61 R7.F19.B45 R7.F19.B29 R7.F19.B13 R6.F19.B77 R6.F19.B61 R6.F19.B45 R7.F21.B77 R7.F21.B61 R7.F21.B45 R7.F21.B29 R7.F21.B13 R6.F21.B77 R6.F21.B61 R6.F21.B45 inv 0000000000000000
	SYSMON:INIT_6F: R7.F19.B78 R7.F19.B62 R7.F19.B46 R7.F19.B30 R7.F19.B14 R6.F19.B78 R6.F19.B62 R6.F19.B46 R7.F21.B78 R7.F21.B62 R7.F21.B46 R7.F21.B30 R7.F21.B14 R6.F21.B78 R6.F21.B62 R6.F21.B46 inv 0000000000000000
	SYSMON:INV.CONVST: R7.F18.B12 inv 0
	SYSMON:LW_DIVID_2_4: R2.F18.B41 inv 0
	SYSMON:MCCLK_DIVID: R3.F18.B68 R3.F18.B67 R3.F18.B65 R3.F18.B46 R3.F18.B45 R3.F18.B44 R3.F18.B41 R3.F18.B38 inv 00000000
	SYSMON:MONITOR_MODE: R3.F18.B34 R3.F18.B35
		10: ADC
		00: MONITOR
		01: TEST
	SYSMON:MUX.CONVST: R7.F18.B11 R7.F18.B9 R7.F18.B8 R7.F18.B14 R7.F18.B5
		00010: GIOB0
		00011: GIOB1
		10110: GIOB10
		10111: GIOB11
		11010: GIOB12
		11011: GIOB13
		11110: GIOB14
		11111: GIOB15
		00110: GIOB2
		00111: GIOB3
		01010: GIOB4
		01011: GIOB5
		01110: GIOB6
		01111: GIOB7
		10010: GIOB8
		10011: GIOB9
		00001: INT_CLK
		00000: INT_IMUX
	SYSMON:OVER_TEMPERATURE: R4.F18.B38 R4.F18.B37 R4.F18.B35 R4.F18.B34 R4.F18.B14 R4.F18.B12 R4.F18.B11 R4.F18.B9 R4.F18.B8 R4.F18.B5 inv 0000000000
	SYSMON:OVER_TEMPERATURE_DELAY: R4.F18.B72 R4.F18.B70 R4.F18.B68 R4.F18.B67 R4.F18.B65 R4.F18.B46 R4.F18.B45 R4.F18.B44 inv 00000000
	SYSMON:OVER_TEMPERATURE_OFF: R4.F18.B41 inv 0
	SYSMON:PROM_DATA: R5.F18.B35 R5.F18.B34 R5.F18.B14 R5.F18.B12 R5.F18.B11 R5.F18.B9 R5.F18.B8 R5.F18.B5 inv 00000000
}

misc_data IOSTD:DCI:LVDIV2:LVDCI_DV2_15 = 0b00;
misc_data IOSTD:DCI:LVDIV2:LVDCI_DV2_18 = 0b10;
misc_data IOSTD:DCI:LVDIV2:LVDCI_DV2_25 = 0b01;
misc_data IOSTD:DCI:LVDIV2:OFF = 0b00;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:HSTL_II_DCI = 0b00010;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b00110;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:HSTL_II_T_DCI = 0b00100;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:HSTL_II_T_DCI_18 = 0b01100;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:HSTL_I_DCI = 0b00000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b00000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b00000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:LVDS_25_DCI = 0b00000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:OFF = 0b00000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:SSTL18_II_DCI = 0b01100;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:SSTL18_II_T_DCI = 0b01000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:SSTL18_I_DCI = 0b00000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:SSTL2_II_DCI = 0b01100;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:SSTL2_II_T_DCI = 0b01000;
misc_data IOSTD:DCI:NMASK_TERM_SPLIT:SSTL2_I_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:HSTL_II_DCI = 0b01001;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:HSTL_II_DCI_18 = 0b01001;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:HSTL_II_T_DCI = 0b00100;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:HSTL_II_T_DCI_18 = 0b00100;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:HSTL_I_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:HSTL_I_DCI_18 = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:LVDSEXT_25_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:LVDS_25_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:OFF = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:SSTL18_II_DCI = 0b00100;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:SSTL18_II_T_DCI = 0b01100;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:SSTL18_I_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:SSTL2_II_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:SSTL2_II_T_DCI = 0b00100;
misc_data IOSTD:DCI:PMASK_TERM_SPLIT:SSTL2_I_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_VCC:GTLP_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_VCC:GTL_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_VCC:HSTL_III_DCI = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_VCC:HSTL_III_DCI_18 = 0b00000;
misc_data IOSTD:DCI:PMASK_TERM_VCC:HSTL_IV_DCI = 0b00100;
misc_data IOSTD:DCI:PMASK_TERM_VCC:HSTL_IV_DCI_18 = 0b00100;
misc_data IOSTD:DCI:PMASK_TERM_VCC:OFF = 0b00000;
misc_data IOSTD:LVDSBIAS:LDT_25 = 0b0001000111;
misc_data IOSTD:LVDSBIAS:LVDSEXT_25 = 0b0001000111;
misc_data IOSTD:LVDSBIAS:LVDSEXT_25_DCI = 0b0001000111;
misc_data IOSTD:LVDSBIAS:LVDS_25 = 0b0001000111;
misc_data IOSTD:LVDSBIAS:LVDS_25_DCI = 0b0001000111;
misc_data IOSTD:LVDSBIAS:OFF = 0b0000000000;
misc_data IOSTD:LVDSBIAS:RSDS_25 = 0b0001000111;
misc_data IOSTD:LVDSBIAS:ULVDS_25 = 0b0001000111;
misc_data IOSTD:LVDS_C:OFF = 0b0000;
misc_data IOSTD:LVDS_C:OUTPUT_LDT_25 = 0b0110;
misc_data IOSTD:LVDS_C:OUTPUT_LVDSEXT_25 = 0b0010;
misc_data IOSTD:LVDS_C:OUTPUT_LVDSEXT_25_DCI = 0b0000;
misc_data IOSTD:LVDS_C:OUTPUT_LVDS_25 = 0b1010;
misc_data IOSTD:LVDS_C:OUTPUT_LVDS_25_DCI = 0b0000;
misc_data IOSTD:LVDS_C:OUTPUT_RSDS_25 = 0b1010;
misc_data IOSTD:LVDS_C:OUTPUT_ULVDS_25 = 0b0110;
misc_data IOSTD:LVDS_C:TERM_LDT_25 = 0b0010;
misc_data IOSTD:LVDS_C:TERM_LVDSEXT_25 = 0b1010;
misc_data IOSTD:LVDS_C:TERM_LVDS_25 = 0b1010;
misc_data IOSTD:LVDS_C:TERM_RSDS_25 = 0b1010;
misc_data IOSTD:LVDS_C:TERM_ULVDS_25 = 0b0010;
misc_data IOSTD:LVDS_T:OFF = 0b0000;
misc_data IOSTD:LVDS_T:OUTPUT_LDT_25 = 0b0110;
misc_data IOSTD:LVDS_T:OUTPUT_LVDSEXT_25 = 0b1110;
misc_data IOSTD:LVDS_T:OUTPUT_LVDSEXT_25_DCI = 0b1100;
misc_data IOSTD:LVDS_T:OUTPUT_LVDS_25 = 0b0110;
misc_data IOSTD:LVDS_T:OUTPUT_LVDS_25_DCI = 0b0100;
misc_data IOSTD:LVDS_T:OUTPUT_RSDS_25 = 0b0110;
misc_data IOSTD:LVDS_T:OUTPUT_ULVDS_25 = 0b0110;
misc_data IOSTD:LVDS_T:TERM_LDT_25 = 0b0011;
misc_data IOSTD:LVDS_T:TERM_LVDSEXT_25 = 0b0011;
misc_data IOSTD:LVDS_T:TERM_LVDS_25 = 0b0011;
misc_data IOSTD:LVDS_T:TERM_RSDS_25 = 0b0011;
misc_data IOSTD:LVDS_T:TERM_ULVDS_25 = 0b0011;
misc_data IOSTD:NDRIVE:BLVDS_25 = 0b11100;
misc_data IOSTD:NDRIVE:GTL = 0b10010;
misc_data IOSTD:NDRIVE:GTLP = 0b10000;
misc_data IOSTD:NDRIVE:GTLP_DCI = 0b10000;
misc_data IOSTD:NDRIVE:GTL_DCI = 0b10010;
misc_data IOSTD:NDRIVE:HSTL_I = 0b00101;
misc_data IOSTD:NDRIVE:HSTL_II = 0b01001;
misc_data IOSTD:NDRIVE:HSTL_III = 0b01111;
misc_data IOSTD:NDRIVE:HSTL_III_18 = 0b10001;
misc_data IOSTD:NDRIVE:HSTL_III_DCI = 0b01111;
misc_data IOSTD:NDRIVE:HSTL_III_DCI_18 = 0b10001;
misc_data IOSTD:NDRIVE:HSTL_II_18 = 0b01101;
misc_data IOSTD:NDRIVE:HSTL_II_DCI = 0b01001;
misc_data IOSTD:NDRIVE:HSTL_II_DCI_18 = 0b01101;
misc_data IOSTD:NDRIVE:HSTL_II_T_DCI = 0b00101;
misc_data IOSTD:NDRIVE:HSTL_II_T_DCI_18 = 0b00110;
misc_data IOSTD:NDRIVE:HSTL_IV = 0b11110;
misc_data IOSTD:NDRIVE:HSTL_IV_18 = 0b11111;
misc_data IOSTD:NDRIVE:HSTL_IV_DCI = 0b11110;
misc_data IOSTD:NDRIVE:HSTL_IV_DCI_18 = 0b11111;
misc_data IOSTD:NDRIVE:HSTL_I_12 = 0b00100;
misc_data IOSTD:NDRIVE:HSTL_I_18 = 0b00110;
misc_data IOSTD:NDRIVE:HSTL_I_DCI = 0b00101;
misc_data IOSTD:NDRIVE:HSTL_I_DCI_18 = 0b00110;
misc_data IOSTD:NDRIVE:LVCMOS15.12 = 0b00110;
misc_data IOSTD:NDRIVE:LVCMOS15.16 = 0b01001;
misc_data IOSTD:NDRIVE:LVCMOS15.2 = 0b00001;
misc_data IOSTD:NDRIVE:LVCMOS15.4 = 0b00010;
misc_data IOSTD:NDRIVE:LVCMOS15.6 = 0b00011;
misc_data IOSTD:NDRIVE:LVCMOS15.8 = 0b00100;
misc_data IOSTD:NDRIVE:LVCMOS18.12 = 0b00110;
misc_data IOSTD:NDRIVE:LVCMOS18.16 = 0b01001;
misc_data IOSTD:NDRIVE:LVCMOS18.2 = 0b00001;
misc_data IOSTD:NDRIVE:LVCMOS18.4 = 0b00010;
misc_data IOSTD:NDRIVE:LVCMOS18.6 = 0b00011;
misc_data IOSTD:NDRIVE:LVCMOS18.8 = 0b00100;
misc_data IOSTD:NDRIVE:LVCMOS25.12 = 0b00110;
misc_data IOSTD:NDRIVE:LVCMOS25.16 = 0b01001;
misc_data IOSTD:NDRIVE:LVCMOS25.2 = 0b00001;
misc_data IOSTD:NDRIVE:LVCMOS25.24 = 0b01110;
misc_data IOSTD:NDRIVE:LVCMOS25.4 = 0b00010;
misc_data IOSTD:NDRIVE:LVCMOS25.6 = 0b00011;
misc_data IOSTD:NDRIVE:LVCMOS25.8 = 0b00101;
misc_data IOSTD:NDRIVE:LVCMOS33.12 = 0b00111;
misc_data IOSTD:NDRIVE:LVCMOS33.16 = 0b01001;
misc_data IOSTD:NDRIVE:LVCMOS33.2 = 0b00001;
misc_data IOSTD:NDRIVE:LVCMOS33.24 = 0b01110;
misc_data IOSTD:NDRIVE:LVCMOS33.4 = 0b00010;
misc_data IOSTD:NDRIVE:LVCMOS33.6 = 0b00011;
misc_data IOSTD:NDRIVE:LVCMOS33.8 = 0b00100;
misc_data IOSTD:NDRIVE:LVPECL_25 = 0b11110;
misc_data IOSTD:NDRIVE:LVTTL.12 = 0b00111;
misc_data IOSTD:NDRIVE:LVTTL.16 = 0b01001;
misc_data IOSTD:NDRIVE:LVTTL.2 = 0b00001;
misc_data IOSTD:NDRIVE:LVTTL.24 = 0b01110;
misc_data IOSTD:NDRIVE:LVTTL.4 = 0b00010;
misc_data IOSTD:NDRIVE:LVTTL.6 = 0b00011;
misc_data IOSTD:NDRIVE:LVTTL.8 = 0b00100;
misc_data IOSTD:NDRIVE:OFF = 0b00000;
misc_data IOSTD:NDRIVE:PCI33_3 = 0b01101;
misc_data IOSTD:NDRIVE:PCI66_3 = 0b01101;
misc_data IOSTD:NDRIVE:PCIX = 0b01100;
misc_data IOSTD:NDRIVE:SSTL18_I = 0b00100;
misc_data IOSTD:NDRIVE:SSTL18_II = 0b01011;
misc_data IOSTD:NDRIVE:SSTL18_II_DCI = 0b00110;
misc_data IOSTD:NDRIVE:SSTL18_II_T_DCI = 0b00011;
misc_data IOSTD:NDRIVE:SSTL18_I_DCI = 0b00011;
misc_data IOSTD:NDRIVE:SSTL2_I = 0b00100;
misc_data IOSTD:NDRIVE:SSTL2_II = 0b01010;
misc_data IOSTD:NDRIVE:SSTL2_II_DCI = 0b00110;
misc_data IOSTD:NDRIVE:SSTL2_II_T_DCI = 0b00011;
misc_data IOSTD:NDRIVE:SSTL2_I_DCI = 0b00011;
misc_data IOSTD:NDRIVE:VR = 0b00000;
misc_data IOSTD:NDRIVE:VREF = 0b00000;
misc_data IOSTD:NSLEW:BLVDS_25 = 0b1010;
misc_data IOSTD:NSLEW:GTL = 0b1010;
misc_data IOSTD:NSLEW:GTLP = 0b1100;
misc_data IOSTD:NSLEW:GTLP_DCI = 0b1111;
misc_data IOSTD:NSLEW:GTL_DCI = 0b1110;
misc_data IOSTD:NSLEW:HSLVDCI_15 = 0b1001;
misc_data IOSTD:NSLEW:HSLVDCI_18 = 0b1100;
misc_data IOSTD:NSLEW:HSLVDCI_25 = 0b1001;
misc_data IOSTD:NSLEW:HSLVDCI_33 = 0b1111;
misc_data IOSTD:NSLEW:HSTL_I = 0b1001;
misc_data IOSTD:NSLEW:HSTL_II = 0b0100;
misc_data IOSTD:NSLEW:HSTL_III = 0b0110;
misc_data IOSTD:NSLEW:HSTL_III_18 = 0b0110;
misc_data IOSTD:NSLEW:HSTL_III_DCI = 0b0110;
misc_data IOSTD:NSLEW:HSTL_III_DCI_18 = 0b0110;
misc_data IOSTD:NSLEW:HSTL_II_18 = 0b0110;
misc_data IOSTD:NSLEW:HSTL_II_DCI = 0b0110;
misc_data IOSTD:NSLEW:HSTL_II_DCI_18 = 0b0110;
misc_data IOSTD:NSLEW:HSTL_II_T_DCI = 0b1001;
misc_data IOSTD:NSLEW:HSTL_II_T_DCI_18 = 0b1001;
misc_data IOSTD:NSLEW:HSTL_IV = 0b1010;
misc_data IOSTD:NSLEW:HSTL_IV_18 = 0b1000;
misc_data IOSTD:NSLEW:HSTL_IV_DCI = 0b1000;
misc_data IOSTD:NSLEW:HSTL_IV_DCI_18 = 0b1000;
misc_data IOSTD:NSLEW:HSTL_I_12 = 0b0100;
misc_data IOSTD:NSLEW:HSTL_I_18 = 0b1001;
misc_data IOSTD:NSLEW:HSTL_I_DCI = 0b1001;
misc_data IOSTD:NSLEW:HSTL_I_DCI_18 = 0b1001;
misc_data IOSTD:NSLEW:LVCMOS15.12.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS15.12.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS15.16.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS15.16.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS15.2.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS15.2.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS15.4.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS15.4.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS15.6.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS15.6.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS15.8.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS15.8.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS18.12.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS18.12.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS18.16.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS18.16.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS18.2.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS18.2.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS18.4.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS18.4.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS18.6.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS18.6.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS18.8.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS18.8.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS25.12.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.12.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS25.16.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.16.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS25.2.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.2.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS25.24.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.24.SLOW = 0b0011;
misc_data IOSTD:NSLEW:LVCMOS25.4.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.4.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS25.6.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.6.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS25.8.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS25.8.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS33.12.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS33.12.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS33.16.FAST = 0b0111;
misc_data IOSTD:NSLEW:LVCMOS33.16.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS33.2.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS33.2.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS33.24.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS33.24.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVCMOS33.4.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS33.4.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS33.6.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS33.6.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVCMOS33.8.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVCMOS33.8.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVDCI_15 = 0b1001;
misc_data IOSTD:NSLEW:LVDCI_18 = 0b1100;
misc_data IOSTD:NSLEW:LVDCI_25 = 0b1001;
misc_data IOSTD:NSLEW:LVDCI_33 = 0b1111;
misc_data IOSTD:NSLEW:LVDCI_DV2_15 = 0b0111;
misc_data IOSTD:NSLEW:LVDCI_DV2_18 = 0b0111;
misc_data IOSTD:NSLEW:LVDCI_DV2_25 = 0b1111;
misc_data IOSTD:NSLEW:LVPECL_25 = 0b1010;
misc_data IOSTD:NSLEW:LVTTL.12.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVTTL.12.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVTTL.16.FAST = 0b0111;
misc_data IOSTD:NSLEW:LVTTL.16.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVTTL.2.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVTTL.2.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVTTL.24.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVTTL.24.SLOW = 0b0010;
misc_data IOSTD:NSLEW:LVTTL.4.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVTTL.4.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVTTL.6.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVTTL.6.SLOW = 0b0001;
misc_data IOSTD:NSLEW:LVTTL.8.FAST = 0b1111;
misc_data IOSTD:NSLEW:LVTTL.8.SLOW = 0b0001;
misc_data IOSTD:NSLEW:OFF = 0b0010;
misc_data IOSTD:NSLEW:PCI33_3 = 0b0011;
misc_data IOSTD:NSLEW:PCI66_3 = 0b0011;
misc_data IOSTD:NSLEW:PCIX = 0b1011;
misc_data IOSTD:NSLEW:SSTL18_I = 0b0110;
misc_data IOSTD:NSLEW:SSTL18_II = 0b0100;
misc_data IOSTD:NSLEW:SSTL18_II_DCI = 0b0100;
misc_data IOSTD:NSLEW:SSTL18_II_T_DCI = 0b0100;
misc_data IOSTD:NSLEW:SSTL18_I_DCI = 0b0100;
misc_data IOSTD:NSLEW:SSTL2_I = 0b0111;
misc_data IOSTD:NSLEW:SSTL2_II = 0b1000;
misc_data IOSTD:NSLEW:SSTL2_II_DCI = 0b0101;
misc_data IOSTD:NSLEW:SSTL2_II_T_DCI = 0b0110;
misc_data IOSTD:NSLEW:SSTL2_I_DCI = 0b0110;
misc_data IOSTD:NSLEW:VR = 0b0111;
misc_data IOSTD:NSLEW:VREF = 0b0000;
misc_data IOSTD:OUTPUT_MISC:BLVDS_25 = 0b00;
misc_data IOSTD:OUTPUT_MISC:GTL = 0b01;
misc_data IOSTD:OUTPUT_MISC:GTLP = 0b10;
misc_data IOSTD:OUTPUT_MISC:GTLP_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:GTL_DCI = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSLVDCI_15 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSLVDCI_18 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSLVDCI_25 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSLVDCI_33 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSTL_I = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_II = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSTL_III = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_III_18 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSTL_III_DCI = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_III_DCI_18 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSTL_II_18 = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_II_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSTL_II_DCI_18 = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_II_T_DCI = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_II_T_DCI_18 = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_IV = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_IV_18 = 0b10;
misc_data IOSTD:OUTPUT_MISC:HSTL_IV_DCI = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_IV_DCI_18 = 0b10;
misc_data IOSTD:OUTPUT_MISC:HSTL_I_12 = 0b00;
misc_data IOSTD:OUTPUT_MISC:HSTL_I_18 = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_I_DCI = 0b01;
misc_data IOSTD:OUTPUT_MISC:HSTL_I_DCI_18 = 0b01;
misc_data IOSTD:OUTPUT_MISC:LVCMOS15 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVCMOS18 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVCMOS25 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVCMOS33 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_15 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_18 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_25 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_33 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_DV2_15 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_DV2_18 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVDCI_DV2_25 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVPECL_25 = 0b00;
misc_data IOSTD:OUTPUT_MISC:LVTTL = 0b00;
misc_data IOSTD:OUTPUT_MISC:OFF = 0b00;
misc_data IOSTD:OUTPUT_MISC:PCI33_3 = 0b10;
misc_data IOSTD:OUTPUT_MISC:PCI66_3 = 0b10;
misc_data IOSTD:OUTPUT_MISC:PCIX = 0b00;
misc_data IOSTD:OUTPUT_MISC:SSTL18_I = 0b01;
misc_data IOSTD:OUTPUT_MISC:SSTL18_II = 0b01;
misc_data IOSTD:OUTPUT_MISC:SSTL18_II_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:SSTL18_II_T_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:SSTL18_I_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:SSTL2_I = 0b01;
misc_data IOSTD:OUTPUT_MISC:SSTL2_II = 0b10;
misc_data IOSTD:OUTPUT_MISC:SSTL2_II_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:SSTL2_II_T_DCI = 0b00;
misc_data IOSTD:OUTPUT_MISC:SSTL2_I_DCI = 0b00;
misc_data IOSTD:PDRIVE:BLVDS_25 = 0b11111;
misc_data IOSTD:PDRIVE:GTL = 0b00000;
misc_data IOSTD:PDRIVE:GTLP = 0b00000;
misc_data IOSTD:PDRIVE:GTLP_DCI = 0b00000;
misc_data IOSTD:PDRIVE:GTL_DCI = 0b00000;
misc_data IOSTD:PDRIVE:HSTL_I = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_II = 0b11010;
misc_data IOSTD:PDRIVE:HSTL_III = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_III_18 = 0b01100;
misc_data IOSTD:PDRIVE:HSTL_III_DCI = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_III_DCI_18 = 0b01100;
misc_data IOSTD:PDRIVE:HSTL_II_18 = 0b11011;
misc_data IOSTD:PDRIVE:HSTL_II_DCI = 0b11010;
misc_data IOSTD:PDRIVE:HSTL_II_DCI_18 = 0b11011;
misc_data IOSTD:PDRIVE:HSTL_II_T_DCI = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_II_T_DCI_18 = 0b01100;
misc_data IOSTD:PDRIVE:HSTL_IV = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_IV_18 = 0b01100;
misc_data IOSTD:PDRIVE:HSTL_IV_DCI = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_IV_DCI_18 = 0b01100;
misc_data IOSTD:PDRIVE:HSTL_I_12 = 0b10101;
misc_data IOSTD:PDRIVE:HSTL_I_18 = 0b01100;
misc_data IOSTD:PDRIVE:HSTL_I_DCI = 0b01101;
misc_data IOSTD:PDRIVE:HSTL_I_DCI_18 = 0b01100;
misc_data IOSTD:PDRIVE:LVCMOS15.12 = 0b10011;
misc_data IOSTD:PDRIVE:LVCMOS15.16 = 0b11000;
misc_data IOSTD:PDRIVE:LVCMOS15.2 = 0b00011;
misc_data IOSTD:PDRIVE:LVCMOS15.4 = 0b00110;
misc_data IOSTD:PDRIVE:LVCMOS15.6 = 0b01000;
misc_data IOSTD:PDRIVE:LVCMOS15.8 = 0b01100;
misc_data IOSTD:PDRIVE:LVCMOS18.12 = 0b01110;
misc_data IOSTD:PDRIVE:LVCMOS18.16 = 0b10100;
misc_data IOSTD:PDRIVE:LVCMOS18.2 = 0b00011;
misc_data IOSTD:PDRIVE:LVCMOS18.4 = 0b00101;
misc_data IOSTD:PDRIVE:LVCMOS18.6 = 0b00111;
misc_data IOSTD:PDRIVE:LVCMOS18.8 = 0b01001;
misc_data IOSTD:PDRIVE:LVCMOS25.12 = 0b01010;
misc_data IOSTD:PDRIVE:LVCMOS25.16 = 0b01101;
misc_data IOSTD:PDRIVE:LVCMOS25.2 = 0b00010;
misc_data IOSTD:PDRIVE:LVCMOS25.24 = 0b10111;
misc_data IOSTD:PDRIVE:LVCMOS25.4 = 0b00100;
misc_data IOSTD:PDRIVE:LVCMOS25.6 = 0b00101;
misc_data IOSTD:PDRIVE:LVCMOS25.8 = 0b00111;
misc_data IOSTD:PDRIVE:LVCMOS33.12 = 0b01000;
misc_data IOSTD:PDRIVE:LVCMOS33.16 = 0b01010;
misc_data IOSTD:PDRIVE:LVCMOS33.2 = 0b00001;
misc_data IOSTD:PDRIVE:LVCMOS33.24 = 0b10011;
misc_data IOSTD:PDRIVE:LVCMOS33.4 = 0b00011;
misc_data IOSTD:PDRIVE:LVCMOS33.6 = 0b00100;
misc_data IOSTD:PDRIVE:LVCMOS33.8 = 0b00101;
misc_data IOSTD:PDRIVE:LVPECL_25 = 0b11000;
misc_data IOSTD:PDRIVE:LVTTL.12 = 0b01000;
misc_data IOSTD:PDRIVE:LVTTL.16 = 0b01010;
misc_data IOSTD:PDRIVE:LVTTL.2 = 0b00001;
misc_data IOSTD:PDRIVE:LVTTL.24 = 0b10011;
misc_data IOSTD:PDRIVE:LVTTL.4 = 0b00011;
misc_data IOSTD:PDRIVE:LVTTL.6 = 0b00100;
misc_data IOSTD:PDRIVE:LVTTL.8 = 0b00101;
misc_data IOSTD:PDRIVE:OFF = 0b00000;
misc_data IOSTD:PDRIVE:PCI33_3 = 0b01001;
misc_data IOSTD:PDRIVE:PCI66_3 = 0b01001;
misc_data IOSTD:PDRIVE:PCIX = 0b01100;
misc_data IOSTD:PDRIVE:SSTL18_I = 0b01000;
misc_data IOSTD:PDRIVE:SSTL18_II = 0b11001;
misc_data IOSTD:PDRIVE:SSTL18_II_DCI = 0b01101;
misc_data IOSTD:PDRIVE:SSTL18_II_T_DCI = 0b00111;
misc_data IOSTD:PDRIVE:SSTL18_I_DCI = 0b00111;
misc_data IOSTD:PDRIVE:SSTL2_I = 0b00110;
misc_data IOSTD:PDRIVE:SSTL2_II = 0b10011;
misc_data IOSTD:PDRIVE:SSTL2_II_DCI = 0b01000;
misc_data IOSTD:PDRIVE:SSTL2_II_T_DCI = 0b00101;
misc_data IOSTD:PDRIVE:SSTL2_I_DCI = 0b00101;
misc_data IOSTD:PDRIVE:VR = 0b00000;
misc_data IOSTD:PDRIVE:VREF = 0b01101;
misc_data IOSTD:PSLEW:BLVDS_25 = 0b0100;
misc_data IOSTD:PSLEW:GTL = 0b0000;
misc_data IOSTD:PSLEW:GTLP = 0b0000;
misc_data IOSTD:PSLEW:GTLP_DCI = 0b0000;
misc_data IOSTD:PSLEW:GTL_DCI = 0b0000;
misc_data IOSTD:PSLEW:HSLVDCI_15 = 0b1110;
misc_data IOSTD:PSLEW:HSLVDCI_18 = 0b0001;
misc_data IOSTD:PSLEW:HSLVDCI_25 = 0b0000;
misc_data IOSTD:PSLEW:HSLVDCI_33 = 0b0000;
misc_data IOSTD:PSLEW:HSTL_I = 0b1111;
misc_data IOSTD:PSLEW:HSTL_II = 0b1011;
misc_data IOSTD:PSLEW:HSTL_III = 0b0011;
misc_data IOSTD:PSLEW:HSTL_III_18 = 0b1000;
misc_data IOSTD:PSLEW:HSTL_III_DCI = 0b0011;
misc_data IOSTD:PSLEW:HSTL_III_DCI_18 = 0b1000;
misc_data IOSTD:PSLEW:HSTL_II_18 = 0b0011;
misc_data IOSTD:PSLEW:HSTL_II_DCI = 0b0111;
misc_data IOSTD:PSLEW:HSTL_II_DCI_18 = 0b0011;
misc_data IOSTD:PSLEW:HSTL_II_T_DCI = 0b1111;
misc_data IOSTD:PSLEW:HSTL_II_T_DCI_18 = 0b0111;
misc_data IOSTD:PSLEW:HSTL_IV = 0b0011;
misc_data IOSTD:PSLEW:HSTL_IV_18 = 0b0011;
misc_data IOSTD:PSLEW:HSTL_IV_DCI = 0b0011;
misc_data IOSTD:PSLEW:HSTL_IV_DCI_18 = 0b0011;
misc_data IOSTD:PSLEW:HSTL_I_12 = 0b0111;
misc_data IOSTD:PSLEW:HSTL_I_18 = 0b0111;
misc_data IOSTD:PSLEW:HSTL_I_DCI = 0b1111;
misc_data IOSTD:PSLEW:HSTL_I_DCI_18 = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.12.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.12.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS15.16.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.16.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS15.2.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.2.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS15.4.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.4.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS15.6.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.6.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS15.8.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS15.8.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS18.12.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS18.12.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS18.16.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS18.16.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS18.2.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS18.2.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS18.4.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS18.4.SLOW = 0b0001;
misc_data IOSTD:PSLEW:LVCMOS18.6.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS18.6.SLOW = 0b0001;
misc_data IOSTD:PSLEW:LVCMOS18.8.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS18.8.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS25.12.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.12.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS25.16.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.16.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS25.2.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.2.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS25.24.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.24.SLOW = 0b0001;
misc_data IOSTD:PSLEW:LVCMOS25.4.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.4.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS25.6.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.6.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS25.8.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS25.8.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS33.12.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS33.12.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS33.16.FAST = 0b1111;
misc_data IOSTD:PSLEW:LVCMOS33.16.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS33.2.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS33.2.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS33.24.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS33.24.SLOW = 0b0001;
misc_data IOSTD:PSLEW:LVCMOS33.4.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS33.4.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS33.6.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS33.6.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVCMOS33.8.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVCMOS33.8.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVDCI_15 = 0b1110;
misc_data IOSTD:PSLEW:LVDCI_18 = 0b0001;
misc_data IOSTD:PSLEW:LVDCI_25 = 0b0000;
misc_data IOSTD:PSLEW:LVDCI_33 = 0b0000;
misc_data IOSTD:PSLEW:LVDCI_DV2_15 = 0b0011;
misc_data IOSTD:PSLEW:LVDCI_DV2_18 = 0b0001;
misc_data IOSTD:PSLEW:LVDCI_DV2_25 = 0b0001;
misc_data IOSTD:PSLEW:LVPECL_25 = 0b0110;
misc_data IOSTD:PSLEW:LVTTL.12.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVTTL.12.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVTTL.16.FAST = 0b1111;
misc_data IOSTD:PSLEW:LVTTL.16.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVTTL.2.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVTTL.2.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVTTL.24.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVTTL.24.SLOW = 0b0001;
misc_data IOSTD:PSLEW:LVTTL.4.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVTTL.4.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVTTL.6.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVTTL.6.SLOW = 0b0000;
misc_data IOSTD:PSLEW:LVTTL.8.FAST = 0b0111;
misc_data IOSTD:PSLEW:LVTTL.8.SLOW = 0b0000;
misc_data IOSTD:PSLEW:OFF = 0b0000;
misc_data IOSTD:PSLEW:PCI33_3 = 0b0001;
misc_data IOSTD:PSLEW:PCI66_3 = 0b0001;
misc_data IOSTD:PSLEW:PCIX = 0b0111;
misc_data IOSTD:PSLEW:SSTL18_I = 0b0100;
misc_data IOSTD:PSLEW:SSTL18_II = 0b0100;
misc_data IOSTD:PSLEW:SSTL18_II_DCI = 0b0011;
misc_data IOSTD:PSLEW:SSTL18_II_T_DCI = 0b0011;
misc_data IOSTD:PSLEW:SSTL18_I_DCI = 0b0011;
misc_data IOSTD:PSLEW:SSTL2_I = 0b0011;
misc_data IOSTD:PSLEW:SSTL2_II = 0b0011;
misc_data IOSTD:PSLEW:SSTL2_II_DCI = 0b0010;
misc_data IOSTD:PSLEW:SSTL2_II_T_DCI = 0b0010;
misc_data IOSTD:PSLEW:SSTL2_I_DCI = 0b0010;
misc_data IOSTD:PSLEW:VR = 0b0111;
misc_data IOSTD:PSLEW:VREF = 0b0000;

device_data xc4vfx100 {
	IDCODE:D0 = 0b00000001111011100100000010010011;
}

device_data xc4vfx12 {
	IDCODE:D0 = 0b00000001111001011000000010010011;
}

device_data xc4vfx140 {
	IDCODE:D0 = 0b00000001111100010100000010010011;
}

device_data xc4vfx20 {
	IDCODE:D0 = 0b00000001111001100100000010010011;
}

device_data xc4vfx40 {
	IDCODE:D0 = 0b00000001111010001100000010010011;
}

device_data xc4vfx60 {
	IDCODE:D0 = 0b00000001111010110100000010010011;
}

device_data xc4vlx100 {
	IDCODE:D0 = 0b00000001011100000000000010010011;
}

device_data xc4vlx15 {
	IDCODE:D0 = 0b00000001011001011000000010010011;
}

device_data xc4vlx160 {
	IDCODE:D0 = 0b00000001011100011000000010010011;
}

device_data xc4vlx200 {
	IDCODE:D0 = 0b00000001011100110100000010010011;
}

device_data xc4vlx25 {
	IDCODE:D0 = 0b00000001011001111100000010010011;
}

device_data xc4vlx40 {
	IDCODE:D0 = 0b00000001011010100100000010010011;
}

device_data xc4vlx60 {
	IDCODE:D0 = 0b00000001011010110100000010010011;
}

device_data xc4vlx80 {
	IDCODE:D0 = 0b00000001011011011000000010010011;
}

device_data xc4vsx25 {
	IDCODE:D0 = 0b00000010000001101000000010010011;
}

device_data xc4vsx35 {
	IDCODE:D0 = 0b00000010000010001000000010010011;
}

device_data xc4vsx55 {
	IDCODE:D0 = 0b00000010000010110000000010010011;
}

device_data xq4vfx100 {
	IDCODE:D0 = 0b00000001111011100100000010010011;
}

device_data xq4vfx60 {
	IDCODE:D0 = 0b00000001111010110100000010010011;
}

device_data xq4vlx100 {
	IDCODE:D0 = 0b00000001011100000000000010010011;
}

device_data xq4vlx160 {
	IDCODE:D0 = 0b00000001011100011000000010010011;
}

device_data xq4vlx25 {
	IDCODE:D0 = 0b00000001011001111100000010010011;
}

device_data xq4vlx40 {
	IDCODE:D0 = 0b00000001011010100100000010010011;
}

device_data xq4vlx60 {
	IDCODE:D0 = 0b00000001011010110100000010010011;
}

device_data xq4vsx55 {
	IDCODE:D0 = 0b00000010000010110000000010010011;
}

device_data xqr4vfx140 {
	IDCODE:D0 = 0b00000001111100010100000010010011;
}

device_data xqr4vfx60 {
	IDCODE:D0 = 0b00000001111010110100000010010011;
}

device_data xqr4vlx200 {
	IDCODE:D0 = 0b00000001011100110100000010010011;
}

device_data xqr4vsx55 {
	IDCODE:D0 = 0b00000010000010110000000010010011;
}

