Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/marco/Documents/XilinxProjects/porta/global_simple_tb_isim_beh.exe -prj C:/Users/marco/Documents/XilinxProjects/porta/global_simple_tb_beh.prj work.global_simple_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/marco/Documents/XilinxProjects/porta/counter2_VHDL.vhd" into library work
Parsing VHDL file "C:/Users/marco/Documents/XilinxProjects/porta/controllore.vhd" into library work
Parsing VHDL file "C:/Users/marco/Documents/XilinxProjects/porta/password.vhd" into library work
Parsing VHDL file "C:/Users/marco/Documents/XilinxProjects/porta/global_simple_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity controllore [controllore_default]
Compiling architecture behavioral of entity counter2_VHDL [counter2_vhdl_default]
Compiling architecture behavioral of entity password [\password(('1','0','0','0'),('1'...]
Compiling architecture behavior of entity global_simple_tb
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable C:/Users/marco/Documents/XilinxProjects/porta/global_simple_tb_isim_beh.exe
Fuse Memory Usage: 34600 KB
Fuse CPU Usage: 421 ms
