#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ad74bc9e20 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v000001ad74c40ed0_0 .var "clk", 0 0;
v000001ad74c40750_0 .var "reset", 0 0;
v000001ad74c3ffd0_0 .net "writedata", 31 0, L_000001ad74c9c150;  1 drivers
S_000001ad74b4afe0 .scope module, "dut" "mips" 2 8, 3 3 0, S_000001ad74bc9e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v000001ad74c3e6a0_0 .net "aluen", 0 0, L_000001ad74c9b2f0;  1 drivers
v000001ad74c3e740_0 .net "alufunc", 3 0, L_000001ad74c9bf70;  1 drivers
v000001ad74c3ea60_0 .net "aluout", 31 0, v000001ad74c33960_0;  1 drivers
v000001ad74c3e7e0_0 .net "alusel1", 0 0, L_000001ad74c9b9d0;  1 drivers
v000001ad74c3eec0_0 .net "alusel2", 0 0, L_000001ad74c9c470;  1 drivers
v000001ad74c3d700_0 .net "branch", 0 0, L_000001ad74c9b1b0;  1 drivers
v000001ad74c3e920_0 .net "clk", 0 0, v000001ad74c40ed0_0;  1 drivers
v000001ad74c3eb00_0 .net "irout", 31 0, v000001ad74c38090_0;  1 drivers
v000001ad74c3eba0_0 .net "ldA", 0 0, L_000001ad74c9cc90;  1 drivers
v000001ad74c3de80_0 .net "ldB", 0 0, L_000001ad74c9cdd0;  1 drivers
v000001ad74c3d7a0_0 .net "ldaluout", 0 0, L_000001ad74c9bed0;  1 drivers
v000001ad74c3ec40_0 .net "ldimm", 0 0, L_000001ad74c9c830;  1 drivers
v000001ad74c3e240_0 .net "ldir", 0 0, L_000001ad74c9be30;  1 drivers
v000001ad74c3dfc0_0 .net "ldlmd", 0 0, L_000001ad74c9c8d0;  1 drivers
v000001ad74c3df20_0 .net "ldnpc", 0 0, L_000001ad74c9b890;  1 drivers
v000001ad74c3da20_0 .net "ldpc", 0 0, L_000001ad74c9bb10;  1 drivers
v000001ad74c3d840_0 .net "opcond", 1 0, L_000001ad74c9ba70;  1 drivers
v000001ad74c3ee20_0 .net "readdmem", 0 0, L_000001ad74c9bcf0;  1 drivers
v000001ad74c3e2e0_0 .net "readim", 0 0, L_000001ad74c9c010;  1 drivers
v000001ad74c3e380_0 .net "regwrite", 0 0, L_000001ad74c9b570;  1 drivers
v000001ad74c3dca0_0 .net "reset", 0 0, v000001ad74c40750_0;  1 drivers
v000001ad74c3dd40_0 .net "seldest", 0 0, L_000001ad74c9cab0;  1 drivers
v000001ad74c3dde0_0 .net "selwb", 0 0, L_000001ad74c9c6f0;  1 drivers
v000001ad74c3f5d0_0 .net "writedata", 31 0, L_000001ad74c9c150;  alias, 1 drivers
v000001ad74c406b0_0 .net "writedmem", 0 0, L_000001ad74c9cd30;  1 drivers
S_000001ad74b4b170 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_000001ad74b4afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_000001ad74b4b300 .param/l "EX" 0 4 14, C4<010>;
P_000001ad74b4b338 .param/l "HLT" 0 4 14, C4<101>;
P_000001ad74b4b370 .param/l "ID" 0 4 14, C4<001>;
P_000001ad74b4b3a8 .param/l "IF" 0 4 14, C4<000>;
P_000001ad74b4b3e0 .param/l "MEM" 0 4 14, C4<011>;
P_000001ad74b4b418 .param/l "WB" 0 4 14, C4<100>;
v000001ad74bb3b40_0 .net *"_ivl_22", 23 0, v000001ad74c32600_0;  1 drivers
v000001ad74bb42c0_0 .net "aluen", 0 0, L_000001ad74c9b2f0;  alias, 1 drivers
v000001ad74bb5260_0 .net "alufunc", 3 0, L_000001ad74c9bf70;  alias, 1 drivers
v000001ad74ba7840_0 .net "alusel1", 0 0, L_000001ad74c9b9d0;  alias, 1 drivers
v000001ad74ba7fc0_0 .net "alusel2", 0 0, L_000001ad74c9c470;  alias, 1 drivers
v000001ad74ba81a0_0 .net "branch", 0 0, L_000001ad74c9b1b0;  alias, 1 drivers
v000001ad74c32e20_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c32600_0 .var "control_signals", 23 0;
v000001ad74c32420_0 .net "irout", 31 0, v000001ad74c38090_0;  alias, 1 drivers
v000001ad74c33460_0 .net "ldA", 0 0, L_000001ad74c9cc90;  alias, 1 drivers
v000001ad74c321a0_0 .net "ldB", 0 0, L_000001ad74c9cdd0;  alias, 1 drivers
v000001ad74c32560_0 .net "ldaluout", 0 0, L_000001ad74c9bed0;  alias, 1 drivers
v000001ad74c33e60_0 .net "ldimm", 0 0, L_000001ad74c9c830;  alias, 1 drivers
v000001ad74c336e0_0 .net "ldir", 0 0, L_000001ad74c9be30;  alias, 1 drivers
v000001ad74c32f60_0 .net "ldlmd", 0 0, L_000001ad74c9c8d0;  alias, 1 drivers
v000001ad74c330a0_0 .net "ldnpc", 0 0, L_000001ad74c9b890;  alias, 1 drivers
v000001ad74c33640_0 .net "ldpc", 0 0, L_000001ad74c9bb10;  alias, 1 drivers
v000001ad74c32060_0 .net "opcond", 1 0, L_000001ad74c9ba70;  alias, 1 drivers
v000001ad74c33000_0 .net "readdmem", 0 0, L_000001ad74c9bcf0;  alias, 1 drivers
v000001ad74c32240_0 .net "readim", 0 0, L_000001ad74c9c010;  alias, 1 drivers
v000001ad74c32ec0_0 .net "regwrite", 0 0, L_000001ad74c9b570;  alias, 1 drivers
v000001ad74c32ce0_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
v000001ad74c32880_0 .net "seldest", 0 0, L_000001ad74c9cab0;  alias, 1 drivers
v000001ad74c322e0_0 .net "selwb", 0 0, L_000001ad74c9c6f0;  alias, 1 drivers
v000001ad74c32920_0 .var "state", 2 0;
v000001ad74c324c0_0 .net "writedmem", 0 0, L_000001ad74c9cd30;  alias, 1 drivers
E_000001ad74bcb690/0 .event negedge, v000001ad74c32ce0_0;
E_000001ad74bcb690/1 .event posedge, v000001ad74c32e20_0;
E_000001ad74bcb690 .event/or E_000001ad74bcb690/0, E_000001ad74bcb690/1;
L_000001ad74c9c010 .part v000001ad74c32600_0, 23, 1;
L_000001ad74c9be30 .part v000001ad74c32600_0, 22, 1;
L_000001ad74c9b890 .part v000001ad74c32600_0, 21, 1;
L_000001ad74c9cc90 .part v000001ad74c32600_0, 20, 1;
L_000001ad74c9cdd0 .part v000001ad74c32600_0, 19, 1;
L_000001ad74c9c830 .part v000001ad74c32600_0, 18, 1;
L_000001ad74c9ba70 .part v000001ad74c32600_0, 16, 2;
L_000001ad74c9b9d0 .part v000001ad74c32600_0, 15, 1;
L_000001ad74c9c470 .part v000001ad74c32600_0, 14, 1;
L_000001ad74c9b2f0 .part v000001ad74c32600_0, 13, 1;
L_000001ad74c9bed0 .part v000001ad74c32600_0, 12, 1;
L_000001ad74c9bf70 .part v000001ad74c32600_0, 8, 4;
L_000001ad74c9cab0 .part v000001ad74c32600_0, 7, 1;
L_000001ad74c9b570 .part v000001ad74c32600_0, 6, 1;
L_000001ad74c9cd30 .part v000001ad74c32600_0, 5, 1;
L_000001ad74c9bcf0 .part v000001ad74c32600_0, 4, 1;
L_000001ad74c9c8d0 .part v000001ad74c32600_0, 3, 1;
L_000001ad74c9c6f0 .part v000001ad74c32600_0, 2, 1;
L_000001ad74c9b1b0 .part v000001ad74c32600_0, 1, 1;
L_000001ad74c9bb10 .part v000001ad74c32600_0, 0, 1;
S_000001ad74aed4a0 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_000001ad74b4afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v000001ad74c3b510_0 .net "Ain", 31 0, L_000001ad74bbc2c0;  1 drivers
v000001ad74c3b1f0_0 .net "Aout", 31 0, v000001ad74c32a60_0;  1 drivers
v000001ad74c3b330_0 .net "Bin", 31 0, L_000001ad74bbb8b0;  1 drivers
v000001ad74c3b970_0 .net "Bout", 31 0, v000001ad74c32ba0_0;  1 drivers
L_000001ad74c41170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad74c3c370_0 .net/2u *"_ivl_10", 1 0, L_000001ad74c41170;  1 drivers
L_000001ad74c411b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad74c3b470_0 .net/2u *"_ivl_14", 26 0, L_000001ad74c411b8;  1 drivers
v000001ad74c3c410_0 .net *"_ivl_17", 4 0, L_000001ad74c40a70;  1 drivers
L_000001ad74c41200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad74c3cc30_0 .net/2u *"_ivl_20", 26 0, L_000001ad74c41200;  1 drivers
v000001ad74c3c5f0_0 .net *"_ivl_23", 4 0, L_000001ad74c3f7b0;  1 drivers
v000001ad74c3c230_0 .net *"_ivl_5", 0 0, L_000001ad74c40e30;  1 drivers
v000001ad74c3ba10_0 .net *"_ivl_6", 3 0, L_000001ad74c40930;  1 drivers
v000001ad74c3cd70_0 .net *"_ivl_9", 25 0, L_000001ad74c3f670;  1 drivers
v000001ad74c3ccd0_0 .net "aluen", 0 0, L_000001ad74c9b2f0;  alias, 1 drivers
v000001ad74c3c2d0_0 .net "alufunc", 3 0, L_000001ad74c9bf70;  alias, 1 drivers
v000001ad74c3ce10_0 .net "aluin1", 31 0, L_000001ad74c3fd50;  1 drivers
v000001ad74c3c550_0 .net "aluin2", 31 0, L_000001ad74c3fdf0;  1 drivers
v000001ad74c3b3d0_0 .net "aluout", 31 0, v000001ad74c33960_0;  alias, 1 drivers
v000001ad74c3b5b0_0 .net "alusel1", 0 0, L_000001ad74c9b9d0;  alias, 1 drivers
v000001ad74c3bab0_0 .net "alusel2", 0 0, L_000001ad74c9c470;  alias, 1 drivers
v000001ad74c3b650_0 .net "branch", 0 0, L_000001ad74c9b1b0;  alias, 1 drivers
v000001ad74c3b6f0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c3b790_0 .net "destadd", 31 0, L_000001ad74c40110;  1 drivers
v000001ad74c3bc90_0 .net "dmemout", 31 0, L_000001ad74c3f490;  1 drivers
v000001ad74c3bb50_0 .net "imm", 31 0, L_000001ad74c402f0;  1 drivers
v000001ad74c3bd30_0 .net "immout", 31 0, v000001ad74c39b70_0;  1 drivers
v000001ad74c3bdd0_0 .net "instr", 31 0, L_000001ad74c3ff30;  1 drivers
v000001ad74c3ef60_0 .net "irout", 31 0, v000001ad74c38090_0;  alias, 1 drivers
v000001ad74c3e100_0 .net "ldA", 0 0, L_000001ad74c9cc90;  alias, 1 drivers
v000001ad74c3d8e0_0 .net "ldB", 0 0, L_000001ad74c9cdd0;  alias, 1 drivers
v000001ad74c3db60_0 .net "ldaluout", 0 0, L_000001ad74c9bed0;  alias, 1 drivers
v000001ad74c3e420_0 .net "ldimm", 0 0, L_000001ad74c9c830;  alias, 1 drivers
v000001ad74c3d0c0_0 .net "ldir", 0 0, L_000001ad74c9be30;  alias, 1 drivers
v000001ad74c3e4c0_0 .net "ldlmd", 0 0, L_000001ad74c9c8d0;  alias, 1 drivers
v000001ad74c3ece0_0 .net "ldnpc", 0 0, L_000001ad74c9b890;  alias, 1 drivers
v000001ad74c3e9c0_0 .net "ldpc", 0 0, L_000001ad74c9bb10;  alias, 1 drivers
v000001ad74c3d160_0 .net "lmdout", 31 0, v000001ad74c397b0_0;  1 drivers
v000001ad74c3d2a0_0 .net "memmuxout", 31 0, L_000001ad74c3f530;  1 drivers
v000001ad74c3d520_0 .net "npcout", 31 0, v000001ad74c38c70_0;  1 drivers
v000001ad74c3e1a0_0 .net "opcond", 1 0, L_000001ad74c9ba70;  alias, 1 drivers
v000001ad74c3d5c0_0 .net "pcbranch", 31 0, L_000001ad74c3f710;  1 drivers
v000001ad74c3d200_0 .net "pcnext", 31 0, L_000001ad74c3fa30;  1 drivers
v000001ad74c3d660_0 .net "pcout", 31 0, v000001ad74c38e50_0;  1 drivers
v000001ad74c3ed80_0 .net "pcplus4", 31 0, L_000001ad74c40890;  1 drivers
v000001ad74c3e880_0 .net "readdmem", 0 0, L_000001ad74c9bcf0;  alias, 1 drivers
v000001ad74c3dac0_0 .net "readim", 0 0, L_000001ad74c9c010;  alias, 1 drivers
v000001ad74c3d980_0 .net "regwrite", 0 0, L_000001ad74c9b570;  alias, 1 drivers
v000001ad74c3e060_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
v000001ad74c3d480_0 .net "result", 31 0, L_000001ad74bbbc30;  1 drivers
v000001ad74c3d3e0_0 .net "seldest", 0 0, L_000001ad74c9cab0;  alias, 1 drivers
v000001ad74c3e560_0 .net "selmem", 0 0, L_000001ad74bbbae0;  1 drivers
v000001ad74c3dc00_0 .net "selwb", 0 0, L_000001ad74c9c6f0;  alias, 1 drivers
v000001ad74c3d340_0 .net "writedata", 31 0, L_000001ad74c9c150;  alias, 1 drivers
v000001ad74c3e600_0 .net "writedmem", 0 0, L_000001ad74c9cd30;  alias, 1 drivers
L_000001ad74c40d90 .part v000001ad74c38e50_0, 2, 6;
L_000001ad74c40e30 .part v000001ad74c38090_0, 25, 1;
L_000001ad74c40930 .concat [ 1 1 1 1], L_000001ad74c40e30, L_000001ad74c40e30, L_000001ad74c40e30, L_000001ad74c40e30;
L_000001ad74c3f670 .part v000001ad74c38090_0, 0, 26;
L_000001ad74c409d0 .concat [ 2 26 4 0], L_000001ad74c41170, L_000001ad74c3f670, L_000001ad74c40930;
L_000001ad74c40a70 .part v000001ad74c38090_0, 11, 5;
L_000001ad74c40b10 .concat [ 5 27 0 0], L_000001ad74c40a70, L_000001ad74c411b8;
L_000001ad74c3f7b0 .part v000001ad74c38090_0, 16, 5;
L_000001ad74c3f850 .concat [ 5 27 0 0], L_000001ad74c3f7b0, L_000001ad74c41200;
L_000001ad74c3f170 .part v000001ad74c38090_0, 21, 5;
L_000001ad74c401b0 .part v000001ad74c38090_0, 16, 5;
L_000001ad74c40c50 .part L_000001ad74c40110, 0, 5;
L_000001ad74c40f70 .part L_000001ad74c3ff30, 0, 16;
S_000001ad74beee20 .scope module, "A" "register" 5 48, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c326a0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c33140_0 .net/s "din", 31 0, L_000001ad74bbc2c0;  alias, 1 drivers
v000001ad74c32a60_0 .var/s "dout", 31 0;
v000001ad74c32740_0 .net "ld", 0 0, L_000001ad74c9cc90;  alias, 1 drivers
v000001ad74c32b00_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
E_000001ad74bcb810 .event posedge, v000001ad74c32e20_0;
S_000001ad74b359f0 .scope module, "B" "register" 5 49, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c33320_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c33780_0 .net/s "din", 31 0, L_000001ad74bbb8b0;  alias, 1 drivers
v000001ad74c32ba0_0 .var/s "dout", 31 0;
v000001ad74c32380_0 .net "ld", 0 0, L_000001ad74c9cdd0;  alias, 1 drivers
v000001ad74c331e0_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74b35b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001ad74c33280_0 .net "a", 31 0, v000001ad74c38e50_0;  alias, 1 drivers
L_000001ad74c41128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ad74c32c40_0 .net "b", 31 0, L_000001ad74c41128;  1 drivers
v000001ad74c327e0_0 .net "out", 31 0, L_000001ad74c40890;  alias, 1 drivers
L_000001ad74c40890 .arith/sum 32, v000001ad74c38e50_0, L_000001ad74c41128;
S_000001ad74b834f0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_000001ad74bbbc30 .functor BUFZ 32, v000001ad74c329c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad74c329c0_0 .var/s "ALUout", 31 0;
v000001ad74c32d80_0 .net "en", 0 0, L_000001ad74c9b2f0;  alias, 1 drivers
v000001ad74c333c0_0 .net "mode", 3 0, L_000001ad74c9bf70;  alias, 1 drivers
v000001ad74c33aa0_0 .net/s "operand1", 31 0, L_000001ad74c3fd50;  alias, 1 drivers
v000001ad74c33500_0 .net/s "operand2", 31 0, L_000001ad74c3fdf0;  alias, 1 drivers
v000001ad74c335a0_0 .net/s "out", 31 0, L_000001ad74bbbc30;  alias, 1 drivers
E_000001ad74bcbb90 .event anyedge, v000001ad74bb42c0_0, v000001ad74bb5260_0, v000001ad74c33aa0_0, v000001ad74c33500_0;
S_000001ad74b83680 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c338c0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c33820_0 .net/s "din", 31 0, L_000001ad74bbbc30;  alias, 1 drivers
v000001ad74c33960_0 .var/s "dout", 31 0;
v000001ad74c33a00_0 .net "ld", 0 0, L_000001ad74c9bed0;  alias, 1 drivers
v000001ad74c33b40_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74b79ea0 .scope module, "bradd" "adder" 5 41, 7 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001ad74c33be0_0 .net "a", 31 0, v000001ad74c38c70_0;  alias, 1 drivers
v000001ad74c33c80_0 .net "b", 31 0, L_000001ad74c409d0;  1 drivers
v000001ad74c33d20_0 .net "out", 31 0, L_000001ad74c3f710;  alias, 1 drivers
L_000001ad74c3f710 .arith/sum 32, v000001ad74c38c70_0, L_000001ad74c409d0;
S_000001ad74b7a030 .scope module, "cond" "condition" 5 53, 9 11 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_000001ad74bbc410 .functor NOT 1, L_000001ad74c3f2b0, C4<0>, C4<0>, C4<0>;
L_000001ad74bbbca0 .functor NOT 1, L_000001ad74c3f0d0, C4<0>, C4<0>, C4<0>;
L_000001ad74bbbd10 .functor AND 1, L_000001ad74bbc410, L_000001ad74bbbca0, C4<1>, C4<1>;
L_000001ad74bbbd80 .functor AND 1, L_000001ad74bbbd10, L_000001ad74c3fe90, C4<1>, C4<1>;
L_000001ad74bbb610 .functor NOT 1, L_000001ad74c40390, C4<0>, C4<0>, C4<0>;
L_000001ad74bbbf40 .functor AND 1, L_000001ad74bbb610, L_000001ad74c40430, C4<1>, C4<1>;
L_000001ad74bbc330 .functor AND 1, L_000001ad74bbbf40, L_000001ad74c3f350, C4<1>, C4<1>;
L_000001ad74bbb7d0 .functor OR 1, L_000001ad74bbbd80, L_000001ad74bbc330, C4<0>, C4<0>;
L_000001ad74bbb840 .functor NOT 1, L_000001ad74c3fcb0, C4<0>, C4<0>, C4<0>;
L_000001ad74bbbdf0 .functor AND 1, L_000001ad74c3fc10, L_000001ad74bbb840, C4<1>, C4<1>;
L_000001ad74bbb920 .functor AND 1, L_000001ad74bbbdf0, L_000001ad74c3f990, C4<1>, C4<1>;
L_000001ad74bbba70 .functor OR 1, L_000001ad74bbb7d0, L_000001ad74bbb920, C4<0>, C4<0>;
L_000001ad74bbbfb0 .functor AND 1, L_000001ad74c404d0, L_000001ad74c40570, C4<1>, C4<1>;
L_000001ad74c41320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001ad74bbbb50 .functor AND 1, L_000001ad74bbbfb0, L_000001ad74c41320, C4<1>, C4<1>;
L_000001ad74bbbae0 .functor OR 1, L_000001ad74bbba70, L_000001ad74bbbb50, C4<0>, C4<0>;
v000001ad74c34430_0 .net *"_ivl_10", 0 0, L_000001ad74bbbd10;  1 drivers
v000001ad74c344d0_0 .net *"_ivl_12", 0 0, L_000001ad74bbbd80;  1 drivers
v000001ad74c34070_0 .net *"_ivl_15", 0 0, L_000001ad74c40390;  1 drivers
v000001ad74c35c90_0 .net *"_ivl_16", 0 0, L_000001ad74bbb610;  1 drivers
v000001ad74c341b0_0 .net *"_ivl_19", 0 0, L_000001ad74c40430;  1 drivers
v000001ad74c342f0_0 .net *"_ivl_20", 0 0, L_000001ad74bbbf40;  1 drivers
v000001ad74c34e30_0 .net *"_ivl_22", 0 0, L_000001ad74bbc330;  1 drivers
v000001ad74c35650_0 .net *"_ivl_24", 0 0, L_000001ad74bbb7d0;  1 drivers
v000001ad74c35290_0 .net *"_ivl_27", 0 0, L_000001ad74c3fc10;  1 drivers
v000001ad74c35f10_0 .net *"_ivl_29", 0 0, L_000001ad74c3fcb0;  1 drivers
v000001ad74c34ed0_0 .net *"_ivl_3", 0 0, L_000001ad74c3f2b0;  1 drivers
v000001ad74c35330_0 .net *"_ivl_30", 0 0, L_000001ad74bbb840;  1 drivers
v000001ad74c355b0_0 .net *"_ivl_32", 0 0, L_000001ad74bbbdf0;  1 drivers
v000001ad74c34750_0 .net *"_ivl_34", 0 0, L_000001ad74bbb920;  1 drivers
v000001ad74c34110_0 .net *"_ivl_36", 0 0, L_000001ad74bbba70;  1 drivers
v000001ad74c35010_0 .net *"_ivl_39", 0 0, L_000001ad74c404d0;  1 drivers
v000001ad74c353d0_0 .net *"_ivl_4", 0 0, L_000001ad74bbc410;  1 drivers
v000001ad74c356f0_0 .net *"_ivl_41", 0 0, L_000001ad74c40570;  1 drivers
v000001ad74c34a70_0 .net *"_ivl_42", 0 0, L_000001ad74bbbfb0;  1 drivers
v000001ad74c34610_0 .net/2u *"_ivl_44", 0 0, L_000001ad74c41320;  1 drivers
v000001ad74c35150_0 .net *"_ivl_46", 0 0, L_000001ad74bbbb50;  1 drivers
v000001ad74c34250_0 .net *"_ivl_7", 0 0, L_000001ad74c3f0d0;  1 drivers
v000001ad74c346b0_0 .net *"_ivl_8", 0 0, L_000001ad74bbbca0;  1 drivers
v000001ad74c34c50_0 .net "a", 31 0, v000001ad74c32a60_0;  alias, 1 drivers
v000001ad74c35830_0 .net "eq", 0 0, L_000001ad74c3f990;  1 drivers
v000001ad74c34570_0 .net "gt", 0 0, L_000001ad74c3fe90;  1 drivers
v000001ad74c35790_0 .net "lt", 0 0, L_000001ad74c3f350;  1 drivers
v000001ad74c34f70_0 .net "opcond", 1 0, L_000001ad74c9ba70;  alias, 1 drivers
v000001ad74c35970_0 .net "y", 0 0, L_000001ad74bbbae0;  alias, 1 drivers
L_000001ad74c3f2b0 .part L_000001ad74c9ba70, 1, 1;
L_000001ad74c3f0d0 .part L_000001ad74c9ba70, 0, 1;
L_000001ad74c40390 .part L_000001ad74c9ba70, 1, 1;
L_000001ad74c40430 .part L_000001ad74c9ba70, 0, 1;
L_000001ad74c3fc10 .part L_000001ad74c9ba70, 1, 1;
L_000001ad74c3fcb0 .part L_000001ad74c9ba70, 0, 1;
L_000001ad74c404d0 .part L_000001ad74c9ba70, 1, 1;
L_000001ad74c40570 .part L_000001ad74c9ba70, 0, 1;
S_000001ad74b3be80 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_000001ad74b7a030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v000001ad74c33dc0_0 .net/s "data1", 31 0, v000001ad74c32a60_0;  alias, 1 drivers
L_000001ad74c412d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ad74c33f00_0 .net/s "data2", 31 0, L_000001ad74c412d8;  1 drivers
v000001ad74c32100_0 .net "eq", 0 0, L_000001ad74c3f990;  alias, 1 drivers
v000001ad74c350b0_0 .net "gt", 0 0, L_000001ad74c3fe90;  alias, 1 drivers
v000001ad74c358d0_0 .net "lt", 0 0, L_000001ad74c3f350;  alias, 1 drivers
L_000001ad74c3f350 .cmp/gt.s 32, L_000001ad74c412d8, v000001ad74c32a60_0;
L_000001ad74c3fe90 .cmp/gt.s 32, v000001ad74c32a60_0, L_000001ad74c412d8;
L_000001ad74c3f990 .cmp/eq 32, v000001ad74c32a60_0, L_000001ad74c412d8;
S_000001ad74b3c010 .scope module, "destmux" "mux" 5 45, 10 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad74bcbc10 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ad74c34390_0 .net/s "a", 31 0, L_000001ad74c40b10;  1 drivers
v000001ad74c34d90_0 .net/s "b", 31 0, L_000001ad74c3f850;  1 drivers
v000001ad74c347f0_0 .net/s "out", 31 0, L_000001ad74c40110;  alias, 1 drivers
v000001ad74c35e70_0 .net "s", 0 0, L_000001ad74c9cab0;  alias, 1 drivers
L_000001ad74c40110 .functor MUXZ 32, L_000001ad74c40b10, L_000001ad74c3f850, L_000001ad74c9cab0, C4<>;
S_000001ad74b3e9c0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v000001ad74c35a10_0 .net *"_ivl_0", 31 0, L_000001ad74c40610;  1 drivers
v000001ad74c351f0_0 .net *"_ivl_3", 9 0, L_000001ad74c40cf0;  1 drivers
v000001ad74c35ab0_0 .net *"_ivl_4", 11 0, L_000001ad74c3f3f0;  1 drivers
L_000001ad74c41368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad74c35b50_0 .net *"_ivl_7", 1 0, L_000001ad74c41368;  1 drivers
L_000001ad74c413b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ad74c34890_0 .net *"_ivl_8", 31 0, L_000001ad74c413b0;  1 drivers
v000001ad74c34930_0 .net "addr", 31 0, v000001ad74c33960_0;  alias, 1 drivers
v000001ad74c34cf0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c35470_0 .net "din", 31 0, v000001ad74c32ba0_0;  alias, 1 drivers
v000001ad74c349d0 .array/s "dmem", 1023 0, 31 0;
v000001ad74c35d30_0 .net "dout", 31 0, L_000001ad74c3f490;  alias, 1 drivers
v000001ad74c35510_0 .var/i "k", 31 0;
v000001ad74c35bf0_0 .net "read", 0 0, L_000001ad74c9bcf0;  alias, 1 drivers
v000001ad74c35dd0_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
v000001ad74c34b10_0 .net "write", 0 0, L_000001ad74c9cd30;  alias, 1 drivers
L_000001ad74c40610 .array/port v000001ad74c349d0, L_000001ad74c3f3f0;
L_000001ad74c40cf0 .part v000001ad74c33960_0, 0, 10;
L_000001ad74c3f3f0 .concat [ 10 2 0 0], L_000001ad74c40cf0, L_000001ad74c41368;
L_000001ad74c3f490 .functor MUXZ 32, L_000001ad74c413b0, L_000001ad74c40610, L_000001ad74c9bcf0, C4<>;
S_000001ad74b3eb50 .scope module, "ext" "signext" 5 47, 12 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001ad74c34bb0_0 .net *"_ivl_1", 0 0, L_000001ad74c40bb0;  1 drivers
v000001ad74c39670_0 .net *"_ivl_2", 15 0, L_000001ad74c3f210;  1 drivers
v000001ad74c388b0_0 .net "a", 15 0, L_000001ad74c40f70;  1 drivers
v000001ad74c39710_0 .net "y", 31 0, L_000001ad74c402f0;  alias, 1 drivers
L_000001ad74c40bb0 .part L_000001ad74c40f70, 15, 1;
LS_000001ad74c3f210_0_0 .concat [ 1 1 1 1], L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0;
LS_000001ad74c3f210_0_4 .concat [ 1 1 1 1], L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0;
LS_000001ad74c3f210_0_8 .concat [ 1 1 1 1], L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0;
LS_000001ad74c3f210_0_12 .concat [ 1 1 1 1], L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0, L_000001ad74c40bb0;
L_000001ad74c3f210 .concat [ 4 4 4 4], LS_000001ad74c3f210_0_0, LS_000001ad74c3f210_0_4, LS_000001ad74c3f210_0_8, LS_000001ad74c3f210_0_12;
L_000001ad74c402f0 .concat [ 16 16 0 0], L_000001ad74c40f70, L_000001ad74c3f210;
S_000001ad74b5f320 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v000001ad74c38130_0 .net "I", 31 0, L_000001ad74c3ff30;  alias, 1 drivers
v000001ad74c39a30_0 .net *"_ivl_0", 31 0, L_000001ad74c407f0;  1 drivers
v000001ad74c390d0_0 .net *"_ivl_2", 7 0, L_000001ad74c3fad0;  1 drivers
L_000001ad74c41098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad74c398f0_0 .net *"_ivl_5", 1 0, L_000001ad74c41098;  1 drivers
L_000001ad74c410e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ad74c38ef0_0 .net *"_ivl_6", 31 0, L_000001ad74c410e0;  1 drivers
v000001ad74c38270_0 .net "addr", 5 0, L_000001ad74c40d90;  1 drivers
v000001ad74c39990 .array "imem", 63 0, 31 0;
v000001ad74c384f0_0 .net "read", 0 0, L_000001ad74c9c010;  alias, 1 drivers
L_000001ad74c407f0 .array/port v000001ad74c39990, L_000001ad74c3fad0;
L_000001ad74c3fad0 .concat [ 6 2 0 0], L_000001ad74c40d90, L_000001ad74c41098;
L_000001ad74c3ff30 .functor MUXZ 32, L_000001ad74c410e0, L_000001ad74c407f0, L_000001ad74c9c010, C4<>;
S_000001ad74b5f4b0 .scope module, "immreg" "register" 5 50, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c38810_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c38770_0 .net/s "din", 31 0, L_000001ad74c402f0;  alias, 1 drivers
v000001ad74c39b70_0 .var/s "dout", 31 0;
v000001ad74c38950_0 .net "ld", 0 0, L_000001ad74c9c830;  alias, 1 drivers
v000001ad74c39c10_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74c3aa00 .scope module, "irreg" "register" 5 38, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c393f0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c39cb0_0 .net/s "din", 31 0, L_000001ad74c3ff30;  alias, 1 drivers
v000001ad74c38090_0 .var/s "dout", 31 0;
v000001ad74c383b0_0 .net "ld", 0 0, L_000001ad74c9be30;  alias, 1 drivers
v000001ad74c38590_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74c3a550 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c38450_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c39d50_0 .net/s "din", 31 0, L_000001ad74c3f490;  alias, 1 drivers
v000001ad74c397b0_0 .var/s "dout", 31 0;
v000001ad74c389f0_0 .net "ld", 0 0, L_000001ad74c9c8d0;  alias, 1 drivers
v000001ad74c38f90_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74c3ab90 .scope module, "memmux" "mux" 5 62, 10 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad74bcc250 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ad74c39df0_0 .net/s "a", 31 0, v000001ad74c38c70_0;  alias, 1 drivers
v000001ad74c38a90_0 .net/s "b", 31 0, v000001ad74c33960_0;  alias, 1 drivers
v000001ad74c38b30_0 .net/s "out", 31 0, L_000001ad74c3f530;  alias, 1 drivers
v000001ad74c39850_0 .net "s", 0 0, L_000001ad74bbbae0;  alias, 1 drivers
L_000001ad74c3f530 .functor MUXZ 32, v000001ad74c38c70_0, v000001ad74c33960_0, L_000001ad74bbbae0, C4<>;
S_000001ad74c3aeb0 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad74bcbc50 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ad74c39030_0 .net/s "a", 31 0, v000001ad74c38c70_0;  alias, 1 drivers
v000001ad74c38630_0 .net/s "b", 31 0, v000001ad74c32a60_0;  alias, 1 drivers
v000001ad74c39170_0 .net/s "out", 31 0, L_000001ad74c3fd50;  alias, 1 drivers
v000001ad74c39210_0 .net "s", 0 0, L_000001ad74c9b9d0;  alias, 1 drivers
L_000001ad74c3fd50 .functor MUXZ 32, v000001ad74c38c70_0, v000001ad74c32a60_0, L_000001ad74c9b9d0, C4<>;
S_000001ad74c3a870 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad74bcbf50 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ad74c39490_0 .net/s "a", 31 0, v000001ad74c32ba0_0;  alias, 1 drivers
v000001ad74c39ad0_0 .net/s "b", 31 0, v000001ad74c39b70_0;  alias, 1 drivers
v000001ad74c392b0_0 .net/s "out", 31 0, L_000001ad74c3fdf0;  alias, 1 drivers
v000001ad74c38bd0_0 .net "s", 0 0, L_000001ad74c9c470;  alias, 1 drivers
L_000001ad74c3fdf0 .functor MUXZ 32, v000001ad74c32ba0_0, v000001ad74c39b70_0, L_000001ad74c9c470, C4<>;
S_000001ad74c3a0a0 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad74bcbd10 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ad74c39e90_0 .net/s "a", 31 0, L_000001ad74c3f530;  alias, 1 drivers
v000001ad74c39f30_0 .net/s "b", 31 0, L_000001ad74c3f710;  alias, 1 drivers
v000001ad74c381d0_0 .net/s "out", 31 0, L_000001ad74c3fa30;  alias, 1 drivers
v000001ad74c38310_0 .net "s", 0 0, L_000001ad74c9b1b0;  alias, 1 drivers
L_000001ad74c3fa30 .functor MUXZ 32, L_000001ad74c3f530, L_000001ad74c3f710, L_000001ad74c9b1b0, C4<>;
S_000001ad74c3a6e0 .scope module, "npcreg" "register" 5 40, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c395d0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c386d0_0 .net/s "din", 31 0, L_000001ad74c40890;  alias, 1 drivers
v000001ad74c38c70_0 .var/s "dout", 31 0;
v000001ad74c39530_0 .net "ld", 0 0, L_000001ad74c9b890;  alias, 1 drivers
v000001ad74c38db0_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74c3ad20 .scope module, "pcreg" "register" 5 36, 6 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001ad74c39350_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c38d10_0 .net/s "din", 31 0, L_000001ad74c3fa30;  alias, 1 drivers
v000001ad74c38e50_0 .var/s "dout", 31 0;
v000001ad74c3b830_0 .net "ld", 0 0, L_000001ad74c9bb10;  alias, 1 drivers
v000001ad74c3ceb0_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
S_000001ad74c3a3c0 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001ad74bbc2c0 .functor BUFZ 32, L_000001ad74c3fb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ad74bbb8b0 .functor BUFZ 32, L_000001ad74c3f8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ad74c3c690_0 .net *"_ivl_0", 31 0, L_000001ad74c3fb70;  1 drivers
v000001ad74c3b8d0_0 .net *"_ivl_10", 6 0, L_000001ad74c40070;  1 drivers
L_000001ad74c41290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad74c3c730_0 .net *"_ivl_13", 1 0, L_000001ad74c41290;  1 drivers
v000001ad74c3c0f0_0 .net *"_ivl_2", 6 0, L_000001ad74c40250;  1 drivers
L_000001ad74c41248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ad74c3be70_0 .net *"_ivl_5", 1 0, L_000001ad74c41248;  1 drivers
v000001ad74c3c7d0_0 .net *"_ivl_8", 31 0, L_000001ad74c3f8f0;  1 drivers
v000001ad74c3bfb0_0 .net "clk", 0 0, v000001ad74c40ed0_0;  alias, 1 drivers
v000001ad74c3c870_0 .net "dr", 4 0, L_000001ad74c40c50;  1 drivers
v000001ad74c3c050_0 .var/i "k", 31 0;
v000001ad74c3bf10_0 .net/s "rData1", 31 0, L_000001ad74bbc2c0;  alias, 1 drivers
v000001ad74c3c190_0 .net/s "rData2", 31 0, L_000001ad74bbb8b0;  alias, 1 drivers
v000001ad74c3b290 .array/s "regfile", 31 0, 31 0;
v000001ad74c3c4b0_0 .net "reset", 0 0, v000001ad74c40750_0;  alias, 1 drivers
v000001ad74c3c910_0 .net "sr1", 4 0, L_000001ad74c3f170;  1 drivers
v000001ad74c3b0b0_0 .net "sr2", 4 0, L_000001ad74c401b0;  1 drivers
v000001ad74c3c9b0_0 .net/s "wrData", 31 0, L_000001ad74c9c150;  alias, 1 drivers
v000001ad74c3ca50_0 .net "write", 0 0, L_000001ad74c9b570;  alias, 1 drivers
L_000001ad74c3fb70 .array/port v000001ad74c3b290, L_000001ad74c40250;
L_000001ad74c40250 .concat [ 5 2 0 0], L_000001ad74c3f170, L_000001ad74c41248;
L_000001ad74c3f8f0 .array/port v000001ad74c3b290, L_000001ad74c40070;
L_000001ad74c40070 .concat [ 5 2 0 0], L_000001ad74c401b0, L_000001ad74c41290;
S_000001ad74c3a230 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_000001ad74aed4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ad74bcb3d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001ad74c3bbf0_0 .net/s "a", 31 0, v000001ad74c397b0_0;  alias, 1 drivers
v000001ad74c3b150_0 .net/s "b", 31 0, v000001ad74c33960_0;  alias, 1 drivers
v000001ad74c3caf0_0 .net/s "out", 31 0, L_000001ad74c9c150;  alias, 1 drivers
v000001ad74c3cb90_0 .net "s", 0 0, L_000001ad74c9c6f0;  alias, 1 drivers
L_000001ad74c9c150 .functor MUXZ 32, v000001ad74c397b0_0, v000001ad74c33960_0, L_000001ad74c9c6f0, C4<>;
    .scope S_000001ad74c3ad20;
T_0 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c3ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c38e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ad74c3b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001ad74c38d10_0;
    %assign/vec4 v000001ad74c38e50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ad74c3aa00;
T_1 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c38590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c38090_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ad74c383b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ad74c39cb0_0;
    %assign/vec4 v000001ad74c38090_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ad74c3a6e0;
T_2 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c38db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c38c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ad74c39530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001ad74c386d0_0;
    %assign/vec4 v000001ad74c38c70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ad74c3a3c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad74c3b290, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001ad74c3a3c0;
T_4 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c3c4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad74c3c050_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ad74c3c050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad74c3c050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad74c3b290, 0, 4;
    %load/vec4 v000001ad74c3c050_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad74c3c050_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ad74c3ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ad74c3c870_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ad74c3c870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad74c3b290, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001ad74c3c9b0_0;
    %load/vec4 v000001ad74c3c870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad74c3b290, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ad74beee20;
T_5 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c32b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c32a60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001ad74c32740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001ad74c33140_0;
    %assign/vec4 v000001ad74c32a60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ad74b359f0;
T_6 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c331e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c32ba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ad74c32380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001ad74c33780_0;
    %assign/vec4 v000001ad74c32ba0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ad74b5f4b0;
T_7 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c39c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c39b70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ad74c38950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ad74c38770_0;
    %assign/vec4 v000001ad74c39b70_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ad74b834f0;
T_8 ;
    %wait E_000001ad74bcbb90;
    %load/vec4 v000001ad74c32d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001ad74c333c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %add;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %sub;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %and;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %or;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %xor;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v000001ad74c33aa0_0;
    %inv;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001ad74c33aa0_0;
    %load/vec4 v000001ad74c33500_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001ad74c329c0_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ad74b83680;
T_9 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c33b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c33960_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ad74c33a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001ad74c33820_0;
    %assign/vec4 v000001ad74c33960_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ad74b3e9c0;
T_10 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c35dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ad74c35510_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001ad74c35510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ad74c35510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad74c349d0, 0, 4;
    %load/vec4 v000001ad74c35510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ad74c35510_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ad74c34b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001ad74c35470_0;
    %load/vec4 v000001ad74c34930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ad74c349d0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ad74c3a550;
T_11 ;
    %wait E_000001ad74bcb810;
    %load/vec4 v000001ad74c38f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ad74c397b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ad74c389f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ad74c39d50_0;
    %assign/vec4 v000001ad74c397b0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ad74b4b170;
T_12 ;
    %wait E_000001ad74bcb690;
    %load/vec4 v000001ad74c32ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ad74c32600_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001ad74c32920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v000001ad74c32420_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ad74c32600_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v000001ad74c32420_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ad74c32600_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ad74c32600_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ad74c32920_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ad74bc9e20;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001ad74c40ed0_0;
    %inv;
    %store/vec4 v000001ad74c40ed0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ad74bc9e20;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74c40ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad74c40750_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad74c40750_0, 0, 1;
    %vpi_call 2 25 "$readmemh", "sorting_test.txt", v000001ad74c39990 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001ad74bc9e20;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ad74bc9e20 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ad74c349d0, 4, 0;
    %vpi_call 2 58 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v000001ad74c349d0, 100>, &A<v000001ad74c349d0, 101>, &A<v000001ad74c349d0, 102>, &A<v000001ad74c349d0, 103>, &A<v000001ad74c349d0, 104>, &A<v000001ad74c349d0, 105>, &A<v000001ad74c349d0, 106>, &A<v000001ad74c349d0, 107>, &A<v000001ad74c349d0, 108>, &A<v000001ad74c349d0, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
