xpm_cdc.sv,systemverilog,xpm,../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen"incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen"
xpm_memory.sv,systemverilog,xpm,../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen"incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen"
xpm_VCOMP.vhd,vhdl,xpm,../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen"incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen"
clk_gen_clk_wiz.v,verilog,xil_defaultlib,../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_clk_wiz.v,incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen"incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen"
clk_gen.v,verilog,xil_defaultlib,../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.v,incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/clk_gen"incdir="../../../../HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen"
glbl.v,Verilog,xil_defaultlib,glbl.v
