41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 424 184 473 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 64 472 409 452 0 \NUL
input receiver connected to corresponding a_ sender
22 63 496 326 476 0 \NUL
a_ reciever is connected to 7 bit display
22 448 472 773 452 0 \NUL
b_2 is XOR of in_0 and in_1. b_1 is same as in_2
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 448 496 733 476 0 \NUL
b_0 is connected to ground for permanent 0
22 272 744 521 724 0 \NUL
c_0 uses AND and OR gates with SOP
22 272 768 746 748 0 \NUL
c_1 uses only NAND gates with SOP. c_2 uses only NOR gates with SOP
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
1 481 198 470 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
19 32 216 91 197 0
in_3
19 32 240 91 221 0
in_2
19 32 264 91 245 0
in_1
19 32 288 91 269 0
in_0
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
22 209 350 645 330 0 \NUL
We suggest building each part on a new page using the -/+ buttons
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
19 210 229 269 210 0
in_3
19 210 253 269 234 0
in_2
19 210 277 269 258 0
in_1
19 210 301 269 282 0
in_0
20 352 232 411 213 0
a_3
20 352 256 411 237 0
a_2
20 352 280 411 261 0
a_1
20 352 304 411 285 0
a_0
22 300 194 342 174 0 \NUL
Part A
22 98 348 530 328 0 \NUL
input receivers are connected to the correspong senders for part A
1 266 219 353 222
1 266 243 353 246
1 266 267 353 270
1 266 291 353 294
38 4
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 289 151 333 131 0 \NUL
Part B
19 188 226 247 207 0
in_1
19 185 254 244 235 0
in_0
35 311 255 360 206 0 0
20 410 240 469 221 0
b_2
22 216 192 425 172 0 \NUL
b_2 is the XOR of in_0 and in_1
14 308 419 357 370
20 402 404 461 385 0
b_0
22 188 376 473 356 0 \NUL
b_0 is connected to ground for permanent 0
19 176 320 235 301 0
in_0
20 406 320 465 301 0
b_1
22 197 288 413 268 0 \NUL
b_1 has the same signal as in_0
22 216 464 413 444 0 \NUL
in_3 and in_2 are dead inputs
1 244 216 312 216
1 241 244 312 244
1 357 230 411 230
1 354 394 403 394
1 232 310 407 310
38 5
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 325 121 368 101 0 \NUL
Part C
3 208 220 257 171 1 0
19 31 164 90 145 0
in_2
19 32 202 91 183 0
in_1
19 29 243 88 224 0
in_0
3 199 359 248 310 1 0
3 197 455 246 406 1 0
3 248 572 297 523 1 0
5 112 178 161 129 0
5 113 218 162 169 0
5 113 258 162 209 0
19 30 295 89 276 0
in_2
19 93 337 152 318 0
in_1
5 111 309 160 260 0
19 103 374 162 355 0
in_0
19 100 414 159 395 0
in_2
19 34 461 93 442 0
in_1
5 110 463 159 414 0
19 102 480 161 461 0
in_0
19 29 591 88 572 0
in_0
5 113 606 162 557 0
19 88 529 147 510 0
in_2
19 89 556 148 537 0
in_1
4 347 364 396 315 2 0
20 431 348 490 329 0
c_0
22 390 148 742 128 0 \NUL
Implemented Sum of Products with AND and OR gates
22 492 198 715 178 0 \NUL
c_0 = A'B'C' + A'BC + AB'C + ABC'
22 416 171 472 151 0 \NUL
A = in_2
22 412 197 474 177 0 \NUL
B = in_1 
22 412 224 473 204 0 \NUL
C = in_0 
1 113 153 87 154
1 114 193 88 192
1 114 233 85 233
1 209 181 158 153
1 209 195 159 193
1 209 209 159 233
1 112 284 86 285
1 200 320 157 284
1 200 348 159 364
1 111 438 90 451
1 198 416 156 404
1 198 430 156 438
1 198 444 158 470
1 114 581 85 581
1 249 533 144 519
1 249 547 145 546
1 249 561 159 581
1 348 325 254 195
1 348 334 245 334
1 348 344 243 430
1 348 353 294 547
1 432 338 393 339
1 200 334 149 327
38 6
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 325 121 368 101 0 \NUL
Part C
19 30 160 89 141 0
in_2
3 102 176 151 127 0 1
19 37 234 96 215 0
in_1
19 37 294 96 275 0
in_0
3 104 250 153 201 0 1
3 107 311 156 262 0 1
3 160 251 209 202 1 1
19 37 368 96 349 0
in_2
3 108 384 157 335 0 1
19 100 403 159 384 0
in_1
19 99 438 158 419 0
in_0
3 183 424 232 375 1 1
19 42 515 101 496 0
in_1
3 111 534 160 485 0 1
19 109 482 168 463 0
in_2
19 109 553 168 534 0
in_0
3 186 513 235 464 1 1
19 97 597 156 578 0
in_2
19 97 627 156 608 0
in_1
19 42 658 101 639 0
in_0
3 110 674 159 625 0 1
3 189 625 238 576 1 1
3 309 426 358 377 2 1
20 407 410 466 391 0
c_1
22 389 147 731 127 0 \NUL
Implemented Sum of Products with only NAND gates
22 492 198 715 178 0 \NUL
c_1 = A'B'C' + A'BC + AB'C + ABC'
22 416 171 472 151 0 \NUL
A = in_2
22 412 197 474 177 0 \NUL
B = in_1 
22 412 224 473 204 0 \NUL
C = in_0 
22 494 227 771 207 0 \NUL
c_1 =( (A'B'C')' * (A'BC)' * (AB'C)' * (ABC')')'
<<<<<<< HEAD
22 243 281 609 261 0 \NUL
Connecting the same input to NAND is the same as NOT
1 103 137 86 150
1 105 211 93 224
1 108 272 93 284
1 161 212 148 151
1 161 226 150 225
1 161 240 153 286
1 109 345 93 358
1 184 385 154 359
1 184 399 156 393
1 184 413 155 428
1 112 495 98 505
1 187 474 165 472
1 187 488 157 509
1 187 502 165 543
1 111 635 98 648
1 190 600 153 617
1 190 614 156 649
1 103 165 86 150
1 105 239 93 224
1 108 300 93 284
1 109 373 93 358
1 112 523 98 505
1 111 663 98 648
1 190 586 153 587
1 310 387 206 226
1 310 396 229 399
1 310 406 232 488
1 310 415 235 600
1 408 400 355 401
=======
22 243 281 641 261 0 \NUL
Connecting the same input to NAND gate is the same as NOT
1 86 150 103 137
1 93 224 105 211
1 93 284 108 272
1 148 151 161 212
1 150 225 161 226
1 153 286 161 240
1 93 358 109 345
1 154 359 184 385
1 156 393 184 399
1 155 428 184 413
1 98 505 112 495
1 165 472 187 474
1 157 509 187 488
1 165 543 187 502
1 98 648 111 635
1 153 617 190 600
1 156 649 190 614
1 86 150 103 165
1 93 224 105 239
1 93 284 108 300
1 93 358 109 373
1 98 505 112 523
1 98 648 111 663
1 153 587 190 586
1 206 226 310 387
1 229 399 310 396
1 232 488 310 406
1 235 600 310 415
1 355 401 408 400
>>>>>>> 5ff511e... Added comments to Lab1.lgi
38 7
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 102 44 0 \NUL
Vaidun, Rahul
22 8 96 61 76 0 \NUL
rvaidun
22 325 121 368 101 0 \NUL
Part C
22 390 147 724 127 0 \NUL
Implemented Sum of Products with only NOR gates
19 17 220 76 201 0
in_2
19 18 253 77 234 0
in_1
19 19 286 78 267 0
in_0
4 193 268 242 219 1 1
19 109 313 168 294 0
in_2
19 18 357 77 338 0
in_1
4 101 367 150 318 0 1
19 20 397 79 378 0
in_0
4 101 420 150 371 0 1
4 191 411 240 362 1 1
19 27 516 86 497 0
in_0
4 108 531 157 482 0 1
19 28 448 87 429 0
in_2
4 109 462 158 413 0 1
19 96 479 155 460 0
in_1
4 181 489 230 440 1 1
19 29 565 88 546 0
in_2
4 111 579 160 530 0 1
19 29 609 88 590 0
in_1
4 112 625 161 576 0 1
19 104 651 163 632 0
in_0
4 198 607 247 558 1 1
4 294 419 343 370 2 1
4 365 422 414 373 0 1
20 439 407 498 388 0
c_2
22 368 173 424 153 0 \NUL
A = in_2
22 364 199 426 179 0 \NUL
B = in_1 
22 364 226 425 206 0 \NUL
C = in_0 
22 441 183 664 163 0 \NUL
c_2 = A'B'C' + A'BC + AB'C + ABC'
22 440 211 791 191 0 \NUL
c_2 = ((A+B+C)' + (A+B'+C')' + (A'+B+C')' + (A'+B'+C)')''
<<<<<<< HEAD
1 73 210 194 229
1 74 243 194 243
1 75 276 194 257
1 74 347 102 328
1 74 347 102 356
1 76 387 102 381
1 76 387 102 409
1 165 303 192 372
1 147 342 192 386
1 83 506 109 492
1 83 506 109 520
1 84 438 110 423
1 84 438 110 451
1 155 437 182 450
1 152 469 182 464
1 154 506 182 478
1 85 555 112 540
1 85 555 112 568
1 85 599 113 586
1 85 599 113 614
1 157 554 199 568
1 160 641 199 596
1 158 600 199 582
1 239 243 295 380
1 237 386 295 389
1 227 464 295 399
1 244 582 295 408
1 147 395 192 400
1 340 394 366 383
1 340 394 366 411
1 411 397 440 397
=======
22 325 446 715 426 0 \NUL
Connecting the same input to NOR gate is the same as NOT
1 194 229 73 210
1 194 243 74 243
1 194 257 75 276
1 102 328 74 347
1 102 356 74 347
1 102 381 76 387
1 102 409 76 387
1 192 372 165 303
1 192 386 147 342
1 109 492 83 506
1 109 520 83 506
1 110 423 84 438
1 110 451 84 438
1 182 450 155 437
1 182 464 87 470
1 182 478 154 506
1 112 540 85 555
1 112 568 85 555
1 113 586 85 599
1 113 614 85 599
1 199 581 157 554
1 199 609 93 638
1 199 595 158 600
1 295 380 239 243
1 295 389 237 386
1 295 399 227 464
1 295 408 244 595
1 192 400 147 395
1 366 383 340 394
1 366 411 340 394
1 440 397 411 397
>>>>>>> 5ff511e... Added comments to Lab1.lgi
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
