-sverilog
-v

// sources
interconnect.v

// testbench
tb_interconnect.v
