TimeQuest Timing Analyzer report for OPENLAB_FPGA_OSCILLOSCOPE_V1_0
Mon Feb 20 14:54:03 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 31. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 32. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 45. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 46. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Slow Corner Signal Integrity Metrics
 62. Fast Corner Signal Integrity Metrics
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; OPENLAB_FPGA_OSCILLOSCOPE_V1_0                     ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; SDC File List                                                          ;
+------------------------------------+--------+--------------------------+
; SDC File Path                      ; Status ; Read at                  ;
+------------------------------------+--------+--------------------------+
; OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc ; OK     ; Mon Feb 20 14:53:52 2017 ;
+------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 52.4 MHz ; 52.4 MHz        ; CLOCK_50   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 0.917 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.303 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 15.044 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.242 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.475 ; 0.000                          ;
+----------+-------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 0.917 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 19.025     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.025 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.915     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.103 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.174     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.111 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.170     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.135 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.805     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.147 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.795     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.160 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.117     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.168 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.286      ; 19.113     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.202 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 18.740     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.210 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.733     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.239 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.704     ;
; 1.272 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.671     ;
; 1.272 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.671     ;
; 1.272 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 18.671     ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; OPENLAB_FIFO:C9|wrcnt[9]                           ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.866      ;
; 0.323 ; OPENLAB_FIFO:C9|wrcnt[8]                           ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.886      ;
; 0.334 ; OPENLAB_FIFO:C8|wrcnt[0]                           ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.901      ;
; 0.343 ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS          ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]   ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET       ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]   ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]   ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.346 ; OPENLAB_FIFO:C8|wrcnt[1]                           ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.913      ;
; 0.358 ; PWM:C4|pwm_out[0]                                  ; PWM:C4|pwm_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[8]       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C10|GOT_TRIG_IN_PACKET      ; SAMPLE_ACQUISITION_ETS:C10|GOT_TRIG_IN_PACKET                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C10|ETS_PACKET_READY_S      ; SAMPLE_ACQUISITION_ETS:C10|ETS_PACKET_READY_S                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C10|GET_SAMPLE_FROM_ADC     ; SAMPLE_ACQUISITION_ETS:C10|GET_SAMPLE_FROM_ADC                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[3]          ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[3]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[4][2]  ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[4][2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C10|PACKET_NUMBER[0]        ; SAMPLE_ACQUISITION_ETS:C10|PACKET_NUMBER[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[8]       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SAMPLE_ACQUISITION_ETS:C11|GET_SAMPLE_FROM_ADC     ; SAMPLE_ACQUISITION_ETS:C11|GET_SAMPLE_FROM_ADC                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]       ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]      ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; PWM:C5|half_duty[0][14]                            ; PWM:C5|half_duty[0][14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PWM:C4|pwm_out[1]                                  ; PWM:C4|pwm_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SAMPLE_ACQUISITION_ETS:C10|INITIALISE_ETS          ; SAMPLE_ACQUISITION_ETS:C10|INITIALISE_ETS                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT_SET       ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT_SET                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SAMPLE_ACQUISITION_ETS:C10|ETS_ADVANCED_INIT       ; SAMPLE_ACQUISITION_ETS:C10|ETS_ADVANCED_INIT                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[2]             ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[1]             ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|TX_LINE      ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|TX_LINE                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[12][4] ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[12][4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[1][0]  ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[1][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[2][0]  ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[2][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[0][0]  ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[0][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[12]         ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[12]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[2]          ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[2]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[4]          ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[4]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|PWM_ENA                   ; OPENLAB_BINARY_PROTO:C12|PWM_ENA                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|S_BUSY       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|S_BUSY                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[2]     ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[1]     ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[3]     ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|FINISHED     ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|FINISHED                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|TX_START                  ; OPENLAB_BINARY_PROTO:C12|TX_START                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|ACK_OK                    ; OPENLAB_BINARY_PROTO:C12|ACK_OK                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.ACK            ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.ACK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CHECK_DATA     ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CHECK_DATA                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.NACK           ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.NACK                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.WAIT_PC_REC    ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.WAIT_PC_REC                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SWV      ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SWV                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_HWV      ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_HWV                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_SCS        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_SCS                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STS        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STS                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STB        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STB                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SD       ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SD                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|SW_READY                  ; OPENLAB_BINARY_PROTO:C12|SW_READY                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.START          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.IDLE           ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|ACK_READY                 ; OPENLAB_BINARY_PROTO:C12|ACK_READY                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[3]      ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[0]      ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[1]      ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[2]      ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_FOUND_PACKET      ; OPENLAB_BINARY_PROTO:C12|TRIGGER_FOUND_PACKET                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|PACKET_BUILD_STATUS       ; OPENLAB_BINARY_PROTO:C12|PACKET_BUILD_STATUS                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CMD_STATE.NACK            ; OPENLAB_BINARY_PROTO:C12|CMD_STATE.NACK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[8]             ; OPENLAB_BINARY_PROTO:C12|reply_size[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[11]            ; OPENLAB_BINARY_PROTO:C12|reply_size[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[9]             ; OPENLAB_BINARY_PROTO:C12|reply_size[9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[10]            ; OPENLAB_BINARY_PROTO:C12|reply_size[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[15]            ; OPENLAB_BINARY_PROTO:C12|reply_size[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[13]            ; OPENLAB_BINARY_PROTO:C12|reply_size[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[14]            ; OPENLAB_BINARY_PROTO:C12|reply_size[14]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[12]            ; OPENLAB_BINARY_PROTO:C12|reply_size[12]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[4]             ; OPENLAB_BINARY_PROTO:C12|reply_size[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[5]             ; OPENLAB_BINARY_PROTO:C12|reply_size[5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[7]             ; OPENLAB_BINARY_PROTO:C12|reply_size[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|reply_size[6]             ; OPENLAB_BINARY_PROTO:C12|reply_size[6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CMD_STATE.START           ; OPENLAB_BINARY_PROTO:C12|CMD_STATE.START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_CRC_NOK           ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_CRC_NOK                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[3]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[2]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|PAY_CRC_POS               ; OPENLAB_BINARY_PROTO:C12|PAY_CRC_POS                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[0]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[1]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[5]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[4]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[6]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[7]      ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|PACKET_AVAILABLE          ; OPENLAB_BINARY_PROTO:C12|PACKET_AVAILABLE                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|HEADER_CRC_NOK            ; OPENLAB_BINARY_PROTO:C12|HEADER_CRC_NOK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[10]      ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[11]      ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[14]      ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[15]      ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[12]      ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[13]      ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[8]       ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[9]       ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; OPENLAB_BINARY_PROTO:C12|START_CRC_PAYLOAD         ; OPENLAB_BINARY_PROTO:C12|START_CRC_PAYLOAD                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
+-------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.044 ; SAMPLE_ACQUISITION_ETS:C10|ADC_START_STOP_SIGNAL_S ; ADS7885_IPCORE:C2|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.526     ; 4.425      ;
; 15.494 ; SAMPLE_ACQUISITION_ETS:C11|ADC_START_STOP_SIGNAL_S ; ADS7885_IPCORE:C3|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.533     ; 3.968      ;
; 16.052 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|pwm_out[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.885      ;
; 16.316 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][15]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.620      ;
; 16.316 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.620      ;
; 16.380 ; ADS7885_IPCORE:C2|clock_enable                     ; ADS7885_IPCORE:C2|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.149     ; 3.466      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.419 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.518      ;
; 16.466 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|pwm_out[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.469      ;
; 16.466 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.469      ;
; 16.725 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.212      ;
; 16.725 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.212      ;
; 16.725 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.212      ;
; 16.725 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.212      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.730 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.207      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|pwm_out[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][16]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.172      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 16.764 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.169      ;
; 17.019 ; ADS7885_IPCORE:C3|clock_enable                     ; ADS7885_IPCORE:C3|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 2.826      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.284 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.637      ;
; 17.495 ; OPENLAB_BINARY_PROTO:C12|header_send_complete      ; OPENLAB_BINARY_PROTO:C12|CRC_header_send_COMPLETE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.458      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_payload_send_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[16]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.628 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.640 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.304      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.738 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.195      ;
; 17.762 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.172      ;
; 17.762 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[9]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.172      ;
; 17.762 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[10]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.172      ;
; 17.762 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.172      ;
; 17.762 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.172      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                         ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[31]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[30]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[29]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[28]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[27]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[26]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[25]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.242 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.460      ;
; 1.532 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|CRC_payload_calc_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.749      ;
; 1.537 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|CRC_header_calc_COMPLETE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.747      ;
; 1.537 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.747      ;
; 1.537 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.747      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.545 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.761      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[26]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.727 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.963      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.750 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.986      ;
; 1.759 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.997      ;
; 1.759 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.997      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[12]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.785 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[16]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.003      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.810 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.027      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.870 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.098      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|CRC_payload_send_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
; 1.877 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.106      ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_we_reg       ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_we_reg       ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 9.475 ; 9.705        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_we_reg       ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_we_reg       ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_we_reg       ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_we_reg       ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 9.476 ; 9.706        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.477 ; 9.707        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.477 ; 9.707        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 9.477 ; 9.707        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|ADC_START_STOP_SIGNAL_S                                                     ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]                                                            ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]                                                            ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[1]                                                      ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[5]                                                      ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[6]                                                      ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[7]                                                      ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[8]                                                      ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_DONE                                                        ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|SIGNAL_LEARNING_DONE                                                        ;
; 9.563 ; 9.747        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|ADC_START_STOP_SIGNAL_S                                                     ;
; 9.563 ; 9.747        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS                                                              ;
; 9.563 ; 9.747        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_DATA_RESET                                                           ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][0]                                                            ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][1]                                                            ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][2]                                                            ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][4]                                                            ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][5]                                                            ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][7]                                                            ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[13]                                                     ;
; 9.569 ; 9.753        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[15]                                                     ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6]                                                           ;
; 9.571 ; 9.755        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7]                                                           ;
; 9.574 ; 9.758        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_WRITTE_S                                                               ;
; 9.574 ; 9.758        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]                                                       ;
; 9.574 ; 9.758        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[1]                                                       ;
; 9.577 ; 9.761        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET                                                           ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][0]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][1]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][2]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][3]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][4]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][5]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][6]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[284][7]                                                    ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][0]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][12]                                                                                ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][13]                                                                                ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][1]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][2]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][3]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][6]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][7]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][8]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PWM:C4|half_duty[1][9]                                                                                 ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT[11]                                                           ;
; 9.578 ; 9.762        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT[8]                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; 8.860 ; 9.426 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; 8.860 ; 9.426 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; 8.395 ; 8.992 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; 4.286 ; 4.847 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; 4.353 ; 4.895 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; 5.074 ; 5.606 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; -4.906 ; -5.474 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; -5.227 ; -5.810 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; -4.906 ; -5.474 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; -3.586 ; -4.127 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; -3.663 ; -4.195 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; -3.587 ; -4.117 ; Rise       ; CLOCK_50        ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 5.337 ; 5.440 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 4.874 ; 4.949 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 4.805 ; 4.726 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 5.337 ; 5.440 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 4.839 ; 4.790 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 3.541 ; 3.512 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 3.465 ; 3.362 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 4.839 ; 4.790 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 5.680 ; 5.672 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 3.948 ; 3.975 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 4.202 ; 4.179 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 6.610 ; 6.445 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 5.220 ; 5.166 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 5.118 ; 5.137 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 6.610 ; 6.445 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 5.734 ; 5.808 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 5.626 ; 5.549 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 5.514 ; 5.528 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 5.276 ; 5.326 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 4.807 ; 4.818 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 4.999 ; 5.004 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 4.843 ; 4.846 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 3.313 ; 3.242 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 3.858 ; 3.868 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 3.632 ; 3.719 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 4.311 ; 4.230 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 4.378 ; 4.445 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 4.311 ; 4.230 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 4.822 ; 4.916 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 3.025 ; 2.922 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 3.098 ; 3.065 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 3.025 ; 2.922 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 4.345 ; 4.292 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 5.147 ; 5.144 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 3.484 ; 3.515 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 3.733 ; 3.707 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 4.325 ; 4.331 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 4.720 ; 4.663 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 4.623 ; 4.635 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 6.129 ; 5.959 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 5.214 ; 5.280 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 5.112 ; 5.032 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 5.004 ; 5.012 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 4.775 ; 4.818 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 4.325 ; 4.331 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 4.498 ; 4.497 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 4.349 ; 4.347 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 2.881 ; 2.808 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 3.398 ; 3.413 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 3.181 ; 3.270 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.48 MHz ; 58.48 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 2.899 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.299 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.481 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.138 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.452 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.899 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 17.048     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 2.987 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.959     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.051 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.208     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.061 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.194     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 16.848     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.098 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.264      ; 17.161     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.108 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 17.147     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.109 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.838     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.154 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.793     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.168 ; edge_detect:C6|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.781     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.195 ; edge_detect:C7|fall_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.754     ;
; 3.223 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.726     ;
; 3.223 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.726     ;
; 3.223 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 16.726     ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS            ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]     ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET         ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]     ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]     ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; OPENLAB_FIFO:C9|wrcnt[9]                             ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.807      ;
; 0.312 ; PWM:C5|half_duty[0][14]                              ; PWM:C5|half_duty[0][14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PWM:C4|pwm_out[1]                                    ; PWM:C4|pwm_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PWM:C4|pwm_out[0]                                    ; PWM:C4|pwm_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[8]         ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|GOT_TRIG_IN_PACKET        ; SAMPLE_ACQUISITION_ETS:C10|GOT_TRIG_IN_PACKET                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|INITIALISE_ETS            ; SAMPLE_ACQUISITION_ETS:C10|INITIALISE_ETS                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT_SET         ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT_SET                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|ETS_ADVANCED_INIT         ; SAMPLE_ACQUISITION_ETS:C10|ETS_ADVANCED_INIT                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|ETS_PACKET_READY_S        ; SAMPLE_ACQUISITION_ETS:C10|ETS_PACKET_READY_S                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|GET_SAMPLE_FROM_ADC       ; SAMPLE_ACQUISITION_ETS:C10|GET_SAMPLE_FROM_ADC                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[2]               ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[1]               ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[12][4]   ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[12][4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[1][0]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[1][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[0][0]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[0][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[12]           ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[12]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[3]            ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[3]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[2]            ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[2]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[4]            ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[4]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|ACK_OK                      ; OPENLAB_BINARY_PROTO:C12|ACK_OK                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SWV        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SWV                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_HWV        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_HWV                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_SCS          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_SCS                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STS          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STS                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STB          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STB                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|reply_size[8]               ; OPENLAB_BINARY_PROTO:C12|reply_size[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|reply_size[11]              ; OPENLAB_BINARY_PROTO:C12|reply_size[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|reply_size[9]               ; OPENLAB_BINARY_PROTO:C12|reply_size[9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|reply_size[10]              ; OPENLAB_BINARY_PROTO:C12|reply_size[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|reply_size[15]              ; OPENLAB_BINARY_PROTO:C12|reply_size[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|reply_size[13]              ; OPENLAB_BINARY_PROTO:C12|reply_size[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[4][2]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[4][2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_CRC_NOK             ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_CRC_NOK                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[3]        ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[2]        ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[0]        ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[6]        ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[7]        ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|PACKET_AVAILABLE            ; OPENLAB_BINARY_PROTO:C12|PACKET_AVAILABLE                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|HEADER_CRC_NOK              ; OPENLAB_BINARY_PROTO:C12|HEADER_CRC_NOK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[10]        ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[14]        ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[15]        ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[12]        ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[9]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[10]       ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[14]       ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[15]       ; OPENLAB_BINARY_PROTO:C12|CRC16_PAYLOAD_REC[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|payload_complete            ; OPENLAB_BINARY_PROTO:C12|payload_complete                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[4]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[0]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[3]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[2]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[7]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[6]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|RX_INDEX[0]                 ; OPENLAB_BINARY_PROTO:C12|RX_INDEX[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CMD_CHAN[0]                 ; OPENLAB_BINARY_PROTO:C12|CMD_CHAN[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|PACKET_NUMBER[0]          ; SAMPLE_ACQUISITION_ETS:C10|PACKET_NUMBER[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|SAMPLES_PER_PACKET_S[9]     ; OPENLAB_BINARY_PROTO:C12|SAMPLES_PER_PACKET_S[9]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD[12]             ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD[12]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[8]         ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C10|NO_TRIG_FOUND             ; SAMPLE_ACQUISITION_ETS:C10|NO_TRIG_FOUND                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C11|START_SIGNAL_LEARNING_CNT ; SAMPLE_ACQUISITION_ETS:C11|START_SIGNAL_LEARNING_CNT                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C11|ETS_PACKET_READY_S        ; SAMPLE_ACQUISITION_ETS:C11|ETS_PACKET_READY_S                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C11|NO_TRIG_FOUND             ; SAMPLE_ACQUISITION_ETS:C11|NO_TRIG_FOUND                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C11|ADC_timing_trigger[5]     ; SAMPLE_ACQUISITION_ETS:C11|ADC_timing_trigger[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SAMPLE_ACQUISITION_ETS:C11|GET_SAMPLE_FROM_ADC       ; SAMPLE_ACQUISITION_ETS:C11|GET_SAMPLE_FROM_ADC                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]             ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD[0]                 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD[3]                 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD[1]                 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_RX:C1|FINISHED       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_RX:C1|FINISHED                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C6|START_FREQ_CNT                        ; edge_detect:C6|START_FREQ_CNT                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C6|TRIG_FLAG                             ; edge_detect:C6|TRIG_FLAG                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C6|TRIG_FIRST_IMPULS                     ; edge_detect:C6|TRIG_FIRST_IMPULS                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C6|TRIG_SECOND_IMPULS                    ; edge_detect:C6|TRIG_SECOND_IMPULS                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C7|START_FREQ_CNT                        ; edge_detect:C7|START_FREQ_CNT                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C7|TRIG_FIRST_IMPULS                     ; edge_detect:C7|TRIG_FIRST_IMPULS                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C7|TRIG_FLAG                             ; edge_detect:C7|TRIG_FLAG                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; edge_detect:C7|TRIG_SECOND_IMPULS                    ; edge_detect:C7|TRIG_SECOND_IMPULS                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|TX_LINE        ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|TX_LINE                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[2][0]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[2][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|PWM_ENA                     ; OPENLAB_BINARY_PROTO:C12|PWM_ENA                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                   ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|S_BUSY         ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|S_BUSY                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[2]       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[1]       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[3]       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|FINISHED       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|FINISHED                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|TX_START                    ; OPENLAB_BINARY_PROTO:C12|TX_START                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.ACK              ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.ACK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CHECK_DATA       ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CHECK_DATA                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.NACK             ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.NACK                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.WAIT_PC_REC      ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.WAIT_PC_REC                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.481 ; SAMPLE_ACQUISITION_ETS:C10|ADC_START_STOP_SIGNAL_S ; ADS7885_IPCORE:C2|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 4.035      ;
; 15.915 ; SAMPLE_ACQUISITION_ETS:C11|ADC_START_STOP_SIGNAL_S ; ADS7885_IPCORE:C3|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 3.604      ;
; 16.432 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|pwm_out[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.514      ;
; 16.672 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][15]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.268      ;
; 16.672 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.268      ;
; 16.685 ; ADS7885_IPCORE:C2|clock_enable                     ; ADS7885_IPCORE:C2|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.134     ; 3.176      ;
; 16.828 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|pwm_out[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.112      ;
; 16.828 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.112      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 16.832 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.114      ;
; 17.085 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.857      ;
; 17.085 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.857      ;
; 17.085 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.857      ;
; 17.085 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.857      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.091 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.851      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|pwm_out[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][16]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.098 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.841      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.099 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.840      ;
; 17.302 ; ADS7885_IPCORE:C3|clock_enable                     ; ADS7885_IPCORE:C3|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.136     ; 2.557      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.563 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.368      ;
; 17.772 ; OPENLAB_BINARY_PROTO:C12|header_send_complete      ; OPENLAB_BINARY_PROTO:C12|CRC_header_send_COMPLETE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.186      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_payload_send_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[16]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.872 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.079      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.882 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.068      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.978 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.963      ;
; 17.984 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.957      ;
; 17.984 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[9]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.957      ;
; 17.984 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[10]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.957      ;
; 17.984 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.957      ;
; 17.984 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.957      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[31]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[30]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[29]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[28]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[27]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[26]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[25]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.138 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.336      ;
; 1.398 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|CRC_payload_calc_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.596      ;
; 1.408 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|CRC_header_calc_COMPLETE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.599      ;
; 1.408 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.599      ;
; 1.408 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.599      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.417 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.613      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[26]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.591 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.806      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.614 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.828      ;
; 1.622 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.838      ;
; 1.622 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.838      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[12]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.637 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[16]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.836      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.650 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.849      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.726 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.935      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|CRC_payload_send_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
; 1.732 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.942      ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; 9.452 ; 9.682        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.452 ; 9.682        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_we_reg       ;
; 9.452 ; 9.682        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.452 ; 9.682        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_we_reg       ;
; 9.452 ; 9.682        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.452 ; 9.682        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_we_reg       ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_we_reg       ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_we_reg       ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_we_reg       ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.453 ; 9.683        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.454 ; 9.684        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.454 ; 9.684        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.454 ; 9.684        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 9.454 ; 9.684        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 9.454 ; 9.684        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 9.456 ; 9.686        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.461 ; 9.691        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.461 ; 9.691        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.461 ; 9.691        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.462 ; 9.692        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.462 ; 9.692        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.462 ; 9.692        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.462 ; 9.692        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.462 ; 9.692        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.462 ; 9.692        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.463 ; 9.693        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|ADC_START_STOP_SIGNAL_S                                                     ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS                                                              ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_DATA_RESET                                                           ;
; 9.553 ; 9.737        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[1]                                                      ;
; 9.553 ; 9.737        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[5]                                                      ;
; 9.553 ; 9.737        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[6]                                                      ;
; 9.553 ; 9.737        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[7]                                                      ;
; 9.553 ; 9.737        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[8]                                                      ;
; 9.553 ; 9.737        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_DONE                                                        ;
; 9.554 ; 9.738        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|ADC_START_STOP_SIGNAL_S                                                     ;
; 9.554 ; 9.738        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|SIGNAL_LEARNING_DONE                                                        ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]                                                            ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]                                                            ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE[10]                                                                ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE[11]                                                                ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE[8]                                                                 ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[0]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[10]                                                          ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[11]                                                          ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[12]                                                          ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[13]                                                          ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[2]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[3]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[4]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[5]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[6]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE_CNTER[7]                                                           ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][0]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][1]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][2]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][3]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][4]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][5]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][6]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[396][7]                                                    ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET                                                           ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE[12]                                                                ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE[13]                                                                ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|SAMPLERATE[14]                                                                ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][0]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][1]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][2]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][3]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][4]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][5]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][6]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[158][7]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[206][0]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[206][1]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[206][2]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[206][3]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[206][4]                                                    ;
; 9.558 ; 9.742        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[206][5]                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; 7.813 ; 8.328 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; 7.813 ; 8.328 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; 7.408 ; 7.903 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; 3.702 ; 4.166 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; 3.763 ; 4.208 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; 4.409 ; 4.866 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; -4.291 ; -4.760 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; -4.588 ; -5.073 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; -4.291 ; -4.760 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; -3.085 ; -3.535 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; -3.155 ; -3.592 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; -3.074 ; -3.531 ; Rise       ; CLOCK_50        ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 5.207 ; 5.179 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 4.776 ; 4.735 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 4.723 ; 4.550 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 5.207 ; 5.179 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 4.761 ; 4.640 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 3.534 ; 3.448 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 3.470 ; 3.340 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 4.761 ; 4.640 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 5.398 ; 5.525 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 3.842 ; 3.933 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 4.169 ; 4.065 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 6.547 ; 6.305 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 5.118 ; 4.973 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 5.032 ; 4.931 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 6.547 ; 6.305 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 5.597 ; 5.546 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 5.525 ; 5.318 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 5.408 ; 5.296 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 5.186 ; 5.104 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 4.743 ; 4.644 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 4.897 ; 4.811 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 4.771 ; 4.654 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 3.327 ; 3.230 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 3.765 ; 3.850 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 3.562 ; 3.705 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 4.284 ; 4.112 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 4.336 ; 4.291 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 4.284 ; 4.112 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 4.748 ; 4.716 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 3.081 ; 2.952 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 3.142 ; 3.054 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 3.081 ; 2.952 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 4.321 ; 4.200 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 4.927 ; 5.054 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 3.434 ; 3.526 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 3.753 ; 3.648 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 4.315 ; 4.214 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 4.673 ; 4.528 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 4.590 ; 4.487 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 6.119 ; 5.875 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 5.135 ; 5.080 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 5.066 ; 4.862 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 4.952 ; 4.840 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 4.741 ; 4.656 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 4.315 ; 4.214 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 4.451 ; 4.363 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 4.329 ; 4.212 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 2.945 ; 2.848 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 3.360 ; 3.446 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 3.165 ; 3.307 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 9.237 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.145 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.139 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.668 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.171 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.237 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[10] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.719     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.357 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[9]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.599     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.384 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[8]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.572     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.392 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_CHAN[0]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.563     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.443 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.694     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.449 ; OPENLAB_BINARY_PROTO:C12|SAMPLING_MODE_S  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 10.506     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.456 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[6]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.500     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.458 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[2]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.498     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.472 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_TYPE[0]  ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 10.668     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.476 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[4]  ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.480     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.478 ; edge_detect:C7|rise_s                     ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 10.659     ;
; 9.489 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[12] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.467     ;
; 9.489 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[12] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.467     ;
; 9.489 ; OPENLAB_BINARY_PROTO:C12|ACC_ROUNDS_S[12] ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_NUMBER[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.467     ;
+-------+-------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; OPENLAB_FIFO:C9|wrcnt[9]                             ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.466      ;
; 0.153 ; OPENLAB_FIFO:C9|wrcnt[8]                             ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.474      ;
; 0.163 ; OPENLAB_FIFO:C8|wrcnt[0]                             ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.488      ;
; 0.174 ; OPENLAB_FIFO:C8|wrcnt[1]                             ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.499      ;
; 0.179 ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS            ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]     ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET         ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]     ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]     ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; PWM:C5|half_duty[0][14]                              ; PWM:C5|half_duty[0][14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PWM:C4|pwm_out[0]                                    ; PWM:C4|pwm_out[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[8]         ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|GOT_TRIG_IN_PACKET        ; SAMPLE_ACQUISITION_ETS:C10|GOT_TRIG_IN_PACKET                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|ETS_PACKET_READY_S        ; SAMPLE_ACQUISITION_ETS:C10|ETS_PACKET_READY_S                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|GET_SAMPLE_FROM_ADC       ; SAMPLE_ACQUISITION_ETS:C10|GET_SAMPLE_FROM_ADC                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[4][2]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[4][2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[13]        ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|payload_complete            ; OPENLAB_BINARY_PROTO:C12|payload_complete                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[5]         ; OPENLAB_BINARY_PROTO:C12|CRC16_HEADER_REC[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|RX_INDEX[0]                 ; OPENLAB_BINARY_PROTO:C12|RX_INDEX[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|CMD_CHAN[0]                 ; OPENLAB_BINARY_PROTO:C12|CMD_CHAN[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|header_complete             ; OPENLAB_BINARY_PROTO:C12|header_complete                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[8]         ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|NO_TRIG_FOUND             ; SAMPLE_ACQUISITION_ETS:C10|NO_TRIG_FOUND                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|ETS_RESOLUTION[2]         ; SAMPLE_ACQUISITION_ETS:C10|ETS_RESOLUTION[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|ETS_RESOLUTION[4]         ; SAMPLE_ACQUISITION_ETS:C10|ETS_RESOLUTION[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|ADC_timing_trigger[6]     ; SAMPLE_ACQUISITION_ETS:C10|ADC_timing_trigger[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|ADC_timing_trigger[5]     ; SAMPLE_ACQUISITION_ETS:C10|ADC_timing_trigger[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|START_SIGNAL_LEARNING_CNT ; SAMPLE_ACQUISITION_ETS:C10|START_SIGNAL_LEARNING_CNT                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C10|ADC_timing_trigger[2]     ; SAMPLE_ACQUISITION_ETS:C10|ADC_timing_trigger[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C11|START_SIGNAL_LEARNING_CNT ; SAMPLE_ACQUISITION_ETS:C11|START_SIGNAL_LEARNING_CNT                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C11|NO_TRIG_FOUND             ; SAMPLE_ACQUISITION_ETS:C11|NO_TRIG_FOUND                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C11|ADC_timing_trigger[6]     ; SAMPLE_ACQUISITION_ETS:C11|ADC_timing_trigger[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C11|ADC_timing_trigger[2]     ; SAMPLE_ACQUISITION_ETS:C11|ADC_timing_trigger[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SAMPLE_ACQUISITION_ETS:C11|GET_SAMPLE_FROM_ADC       ; SAMPLE_ACQUISITION_ETS:C11|GET_SAMPLE_FROM_ADC                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]         ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]        ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C6|START_FREQ_CNT                        ; edge_detect:C6|START_FREQ_CNT                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C6|TRIG_FLAG                             ; edge_detect:C6|TRIG_FLAG                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C6|TRIG_FIRST_IMPULS                     ; edge_detect:C6|TRIG_FIRST_IMPULS                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C6|TRIG_SECOND_IMPULS                    ; edge_detect:C6|TRIG_SECOND_IMPULS                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C7|START_FREQ_CNT                        ; edge_detect:C7|START_FREQ_CNT                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C7|TRIG_FIRST_IMPULS                     ; edge_detect:C7|TRIG_FIRST_IMPULS                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C7|TRIG_FLAG                             ; edge_detect:C7|TRIG_FLAG                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; edge_detect:C7|TRIG_SECOND_IMPULS                    ; edge_detect:C7|TRIG_SECOND_IMPULS                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; PWM:C4|pwm_out[1]                                    ; PWM:C4|pwm_out[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SAMPLE_ACQUISITION_ETS:C10|INITIALISE_ETS            ; SAMPLE_ACQUISITION_ETS:C10|INITIALISE_ETS                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT_SET         ; SAMPLE_ACQUISITION_ETS:C10|ADC_CYCLE_CNT_SET                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SAMPLE_ACQUISITION_ETS:C10|ETS_ADVANCED_INIT         ; SAMPLE_ACQUISITION_ETS:C10|ETS_ADVANCED_INIT                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[2]               ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[1]               ; OPENLAB_BINARY_PROTO:C12|STATUS_LED[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|TX_LINE        ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|TX_LINE                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[12][4]   ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[12][4]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[1][0]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[1][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[2][0]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[2][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[0][0]    ; OPENLAB_BINARY_PROTO:C12|packet_send_buffer[0][0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[12]           ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[12]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[3]            ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[3]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[2]            ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[2]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[4]            ; OPENLAB_BINARY_PROTO:C12|CRC_HEAD_SEND[4]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|PWM_ENA                     ; OPENLAB_BINARY_PROTO:C12|PWM_ENA                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                   ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|S_BUSY         ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|S_BUSY                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[2]       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[1]       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[3]       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|INDEX[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|FINISHED       ; SERIAL_COM_8N1_SPEEDSEL:C1|UART_TX:C0|FINISHED                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|TX_START                    ; OPENLAB_BINARY_PROTO:C12|TX_START                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|ACK_OK                      ; OPENLAB_BINARY_PROTO:C12|ACK_OK                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.ACK              ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.ACK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CHECK_DATA       ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CHECK_DATA                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.NACK             ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.NACK                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.WAIT_PC_REC      ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.WAIT_PC_REC                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SWV        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SWV                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_HWV        ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_HWV                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_SCS          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_SCS                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STS          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STS                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STB          ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.CMD_STB                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SD         ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.REPLY_SD                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|HW_READY                    ; OPENLAB_BINARY_PROTO:C12|HW_READY                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|SW_READY                    ; OPENLAB_BINARY_PROTO:C12|SW_READY                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|header_send_complete        ; OPENLAB_BINARY_PROTO:C12|header_send_complete                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|START_CRC_HEADER_SEND       ; OPENLAB_BINARY_PROTO:C12|START_CRC_HEADER_SEND                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.START            ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.IDLE             ; OPENLAB_BINARY_PROTO:C12|NEXT_STATE.IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|DUMMY_SENT                  ; OPENLAB_BINARY_PROTO:C12|DUMMY_SENT                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|ACK_READY                   ; OPENLAB_BINARY_PROTO:C12|ACK_READY                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[3]        ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[0]        ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[1]        ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[2]        ; OPENLAB_BINARY_PROTO:C12|FIXED_PAYLOAD_CNT[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|TRIGGER_FOUND_PACKET        ; OPENLAB_BINARY_PROTO:C12|TRIGGER_FOUND_PACKET                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|PACKET_BUILD_STATUS         ; OPENLAB_BINARY_PROTO:C12|PACKET_BUILD_STATUS                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|SD_OK                       ; OPENLAB_BINARY_PROTO:C12|SD_OK                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|CMD_STATE.NACK              ; OPENLAB_BINARY_PROTO:C12|CMD_STATE.NACK                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|reply_size[8]               ; OPENLAB_BINARY_PROTO:C12|reply_size[8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|reply_size[11]              ; OPENLAB_BINARY_PROTO:C12|reply_size[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|reply_size[9]               ; OPENLAB_BINARY_PROTO:C12|reply_size[9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|reply_size[10]              ; OPENLAB_BINARY_PROTO:C12|reply_size[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; OPENLAB_BINARY_PROTO:C12|reply_size[15]              ; OPENLAB_BINARY_PROTO:C12|reply_size[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.139 ; SAMPLE_ACQUISITION_ETS:C10|ADC_START_STOP_SIGNAL_S ; ADS7885_IPCORE:C2|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.295     ; 2.553      ;
; 17.376 ; SAMPLE_ACQUISITION_ETS:C11|ADC_START_STOP_SIGNAL_S ; ADS7885_IPCORE:C3|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.297     ; 2.314      ;
; 17.586 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|pwm_out[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.370      ;
; 17.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][15]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.192      ;
; 17.760 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.192      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.821 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[1][0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.135      ;
; 17.851 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|pwm_out[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.101      ;
; 17.851 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.101      ;
; 17.888 ; ADS7885_IPCORE:C2|clock_enable                     ; ADS7885_IPCORE:C2|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.010      ;
; 18.012 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.942      ;
; 18.012 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.942      ;
; 18.012 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.942      ;
; 18.012 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.942      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.018 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C4|count[0][0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.935      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][13]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][11]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][9]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][8]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][5]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][4]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][3]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.027 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][2]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.923      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|pwm_out[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][6]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][16]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][14]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][12]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][10]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.032 ; OPENLAB_BINARY_PROTO:C12|PWM_RESET                 ; PWM:C5|count[0][7]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.918      ;
; 18.285 ; ADS7885_IPCORE:C3|clock_enable                     ; ADS7885_IPCORE:C3|s_SPI_CLK                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 1.615      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.367 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_PAYLOAD_SEND[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.581      ;
; 18.517 ; OPENLAB_BINARY_PROTO:C12|header_send_complete      ; OPENLAB_BINARY_PROTO:C12|CRC_header_send_COMPLETE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 1.451      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|CRC_payload_send_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[16]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.583 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.380      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.589 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete     ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.373      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[5]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[6]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[7]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.654 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[8]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.298      ;
; 18.654 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[9]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.298      ;
; 18.654 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[10]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.298      ;
; 18.654 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[11]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.298      ;
; 18.654 ; OPENLAB_BINARY_PROTO:C12|payload_complete          ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[12]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.298      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                          ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[31]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[30]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[29]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[28]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[27]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[26]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[25]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.668 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.833 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|CRC_payload_calc_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.951      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.845 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.963      ;
; 0.852 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|CRC_header_calc_COMPLETE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.965      ;
; 0.852 ; OPENLAB_BINARY_PROTO:C12|header_complete       ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.965      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[22]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[26]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.966 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.101      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.974 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.108      ;
; 0.979 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.115      ;
; 0.979 ; OPENLAB_BINARY_PROTO:C12|header_send_complete  ; OPENLAB_BINARY_PROTO:C12|HEADER_INDEX_SEND[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.115      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[12]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.989 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[16]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[6]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 0.990 ; OPENLAB_BINARY_PROTO:C12|payload_complete      ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.109      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.037 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.167      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|CRC_payload_send_COMPLETE ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[16]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
; 1.042 ; OPENLAB_BINARY_PROTO:C12|payload_send_complete ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_INDEX_SEND[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.172      ;
+-------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_we_reg       ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_we_reg       ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_we_reg       ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.171 ; 9.401        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_we_reg       ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_we_reg       ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_we_reg       ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.172 ; 9.402        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_we_reg       ;
; 9.173 ; 9.403        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 9.173 ; 9.403        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 9.173 ; 9.403        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 9.173 ; 9.403        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 9.174 ; 9.404        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.174 ; 9.404        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 9.174 ; 9.404        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 9.174 ; 9.404        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.174 ; 9.404        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 9.174 ; 9.404        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 9.175 ; 9.405        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C8|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 9.176 ; 9.406        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_FIFO:C9|altsyncram:memory_rtl_0|altsyncram_dic1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 9.207 ; 9.391        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|ADC_START_STOP_SIGNAL_S                                                     ;
; 9.207 ; 9.391        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|ADC_START_STOP_SIGNAL_S                                                     ;
; 9.207 ; 9.391        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|INITIALISE_ETS                                                              ;
; 9.207 ; 9.391        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|SAMPLE_DATA_RESET                                                           ;
; 9.207 ; 9.391        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|SIGNAL_LEARNING_DONE                                                        ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[0]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[1]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[2]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[3]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[4]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[5]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[6]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[7]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SAMPLE_NUMBER[8]                                                            ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[1]                                                      ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[5]                                                      ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[6]                                                      ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[7]                                                      ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[8]                                                      ;
; 9.208 ; 9.392        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_DONE                                                        ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][0]                                                            ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][1]                                                            ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][2]                                                            ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][4]                                                            ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][5]                                                            ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; OPENLAB_BINARY_PROTO:C12|PAYLOAD_DATA[1][7]                                                            ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[13]                                                     ;
; 9.212 ; 9.396        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|SIGNAL_LEARNING_CNT[15]                                                     ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[0]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[1]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[2]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[3]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[4]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[5]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[6]                                                           ;
; 9.216 ; 9.400        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_CH_DATAIN[7]                                                           ;
; 9.217 ; 9.401        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|ADC_CYCLE_CNT_SET                                                           ;
; 9.220 ; 9.404        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|FIFO_WRITTE_S                                                               ;
; 9.220 ; 9.404        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[0]                                                       ;
; 9.220 ; 9.404        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C10|START_STOP_COUNTER[1]                                                       ;
; 9.220 ; 9.404        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|PACKET_NUMBER[0]                                                            ;
; 9.220 ; 9.404        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; edge_detect:C6|input_s_slow_2[2]                                                                       ;
; 9.220 ; 9.404        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; edge_detect:C6|input_s_slow_2[3]                                                                       ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[0]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[1]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[2]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[3]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[4]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[5]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[6]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_CH_DATAIN[7]                                                           ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|FIFO_WRITTE_S                                                               ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[0]                                                       ;
; 9.222 ; 9.406        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; SAMPLE_ACQUISITION_ETS:C11|START_STOP_COUNTER[1]                                                       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ADS7885_IPCORE:C2|fin_SPI                                                                              ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ADS7885_IPCORE:C3|CS_counter[0]                                                                        ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ADS7885_IPCORE:C3|CS_counter[1]                                                                        ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ADS7885_IPCORE:C3|CS_counter[2]                                                                        ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ADS7885_IPCORE:C3|CS_counter[3]                                                                        ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ADS7885_IPCORE:C3|CS_counter[4]                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; 5.085 ; 5.943 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; 5.085 ; 5.943 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; 4.839 ; 5.693 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; 2.462 ; 3.265 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; 2.503 ; 3.288 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; 2.902 ; 3.655 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; -2.790 ; -3.643 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; -2.957 ; -3.829 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; -2.790 ; -3.643 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; -2.059 ; -2.846 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; -2.105 ; -2.880 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; -2.067 ; -2.859 ; Rise       ; CLOCK_50        ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 3.226 ; 3.395 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 2.962 ; 3.089 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 2.833 ; 2.923 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 3.226 ; 3.395 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 2.936 ; 3.028 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 2.158 ; 2.157 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 2.089 ; 2.070 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 2.936 ; 3.028 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 3.503 ; 3.338 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 2.436 ; 2.413 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 2.526 ; 2.583 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 4.288 ; 4.207 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 3.103 ; 3.213 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 3.059 ; 3.175 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 4.288 ; 4.207 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 3.440 ; 3.634 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 3.324 ; 3.472 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 3.305 ; 3.463 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 3.131 ; 3.290 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 2.867 ; 2.985 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 2.986 ; 3.131 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 2.897 ; 2.997 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 2.039 ; 2.028 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 2.385 ; 2.351 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 2.234 ; 2.227 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 2.542 ; 2.625 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 2.666 ; 2.785 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 2.542 ; 2.625 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 2.919 ; 3.079 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 1.828 ; 1.806 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 1.893 ; 1.889 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 1.828 ; 1.806 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 2.641 ; 2.726 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 3.182 ; 3.027 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 2.157 ; 2.138 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 2.248 ; 2.299 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 2.581 ; 2.692 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 2.807 ; 2.909 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 2.764 ; 2.873 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 4.003 ; 3.914 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 3.132 ; 3.315 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 3.021 ; 3.160 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 3.003 ; 3.152 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 2.836 ; 2.985 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 2.581 ; 2.692 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 2.688 ; 2.824 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 2.604 ; 2.697 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 1.781 ; 1.768 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 2.109 ; 2.080 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 1.964 ; 1.960 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.917 ; 0.145 ; 15.044   ; 0.668   ; 9.171               ;
;  CLOCK_50        ; 0.917 ; 0.145 ; 15.044   ; 0.668   ; 9.171               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; 8.860 ; 9.426 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; 8.860 ; 9.426 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; 8.395 ; 8.992 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; 4.286 ; 4.847 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; 4.353 ; 4.895 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; 5.074 ; 5.606 ; Rise       ; CLOCK_50        ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; COMSPEED_SEL_SW[*]  ; CLOCK_50   ; -2.790 ; -3.643 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[0] ; CLOCK_50   ; -2.957 ; -3.829 ; Rise       ; CLOCK_50        ;
;  COMSPEED_SEL_SW[1] ; CLOCK_50   ; -2.790 ; -3.643 ; Rise       ; CLOCK_50        ;
; TRIG_IN1            ; CLOCK_50   ; -2.059 ; -2.846 ; Rise       ; CLOCK_50        ;
; TRIG_IN2            ; CLOCK_50   ; -2.105 ; -2.880 ; Rise       ; CLOCK_50        ;
; UART_RXD            ; CLOCK_50   ; -2.067 ; -2.859 ; Rise       ; CLOCK_50        ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 5.337 ; 5.440 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 4.874 ; 4.949 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 4.805 ; 4.726 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 5.337 ; 5.440 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 4.839 ; 4.790 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 3.541 ; 3.512 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 3.470 ; 3.362 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 4.839 ; 4.790 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 5.680 ; 5.672 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 3.948 ; 3.975 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 4.202 ; 4.179 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 6.610 ; 6.445 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 5.220 ; 5.166 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 5.118 ; 5.137 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 6.610 ; 6.445 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 5.734 ; 5.808 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 5.626 ; 5.549 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 5.514 ; 5.528 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 5.276 ; 5.326 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 4.807 ; 4.818 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 4.999 ; 5.004 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 4.843 ; 4.846 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 3.327 ; 3.242 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 3.858 ; 3.868 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 3.632 ; 3.719 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AMP1_SEL[*]    ; CLOCK_50   ; 2.542 ; 2.625 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[0]   ; CLOCK_50   ; 2.666 ; 2.785 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[1]   ; CLOCK_50   ; 2.542 ; 2.625 ; Rise       ; CLOCK_50        ;
;  AMP1_SEL[2]   ; CLOCK_50   ; 2.919 ; 3.079 ; Rise       ; CLOCK_50        ;
; AMP2_SEL[*]    ; CLOCK_50   ; 1.828 ; 1.806 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[0]   ; CLOCK_50   ; 1.893 ; 1.889 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[1]   ; CLOCK_50   ; 1.828 ; 1.806 ; Rise       ; CLOCK_50        ;
;  AMP2_SEL[2]   ; CLOCK_50   ; 2.641 ; 2.726 ; Rise       ; CLOCK_50        ;
; CS_SPI1        ; CLOCK_50   ; 3.182 ; 3.027 ; Rise       ; CLOCK_50        ;
; CS_SPI2        ; CLOCK_50   ; 2.157 ; 2.138 ; Rise       ; CLOCK_50        ;
; PWM_outComp    ; CLOCK_50   ; 2.248 ; 2.299 ; Rise       ; CLOCK_50        ;
; STATUS_LED[*]  ; CLOCK_50   ; 2.581 ; 2.692 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[0] ; CLOCK_50   ; 2.807 ; 2.909 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[1] ; CLOCK_50   ; 2.764 ; 2.873 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[2] ; CLOCK_50   ; 4.003 ; 3.914 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[5] ; CLOCK_50   ; 3.132 ; 3.315 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[6] ; CLOCK_50   ; 3.021 ; 3.160 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[7] ; CLOCK_50   ; 3.003 ; 3.152 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[8] ; CLOCK_50   ; 2.836 ; 2.985 ; Rise       ; CLOCK_50        ;
;  STATUS_LED[9] ; CLOCK_50   ; 2.581 ; 2.692 ; Rise       ; CLOCK_50        ;
; TRIG_OUT1      ; CLOCK_50   ; 2.688 ; 2.824 ; Rise       ; CLOCK_50        ;
; TRIG_OUT2      ; CLOCK_50   ; 2.604 ; 2.697 ; Rise       ; CLOCK_50        ;
; UART_TXD       ; CLOCK_50   ; 1.781 ; 1.768 ; Rise       ; CLOCK_50        ;
; sclk_SPI1      ; CLOCK_50   ; 2.109 ; 2.080 ; Rise       ; CLOCK_50        ;
; sclk_SPI2      ; CLOCK_50   ; 1.964 ; 1.960 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[8] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STATUS_LED[9] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk_SPI1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS_SPI1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk_SPI2     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS_SPI2       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMP1_SEL[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMP1_SEL[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMP1_SEL[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMP2_SEL[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMP2_SEL[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMP2_SEL[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRIG_OUT1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRIG_OUT2     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM_outComp   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; COMSPEED_SEL_SW[0]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; COMSPEED_SEL_SW[1]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TRIG_IN1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TRIG_IN2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdio_SPI1               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdio_SPI2               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; STATUS_LED[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[9] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; sclk_SPI1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; CS_SPI1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; sclk_SPI2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; CS_SPI2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; AMP1_SEL[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; AMP1_SEL[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; AMP1_SEL[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; AMP2_SEL[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; AMP2_SEL[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; AMP2_SEL[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TRIG_OUT1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TRIG_OUT2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; PWM_outComp   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; STATUS_LED[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; STATUS_LED[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; STATUS_LED[9] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; sclk_SPI1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; CS_SPI1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sclk_SPI2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; CS_SPI2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; AMP1_SEL[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; AMP1_SEL[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; AMP1_SEL[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; AMP2_SEL[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; AMP2_SEL[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; AMP2_SEL[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TRIG_OUT1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TRIG_OUT2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; PWM_outComp   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 170      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 170      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 110   ; 110  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb 20 14:53:50 2017
Info: Command: quartus_sta OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'OPENLAB_FPGA_OSCILLOSCOPE_V1_0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ADS7885_IPCORE:C2|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADS7885_IPCORE:C3|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: C0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: C0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.917
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.917               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.044               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.242               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.475               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ADS7885_IPCORE:C2|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADS7885_IPCORE:C3|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: C0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: C0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 2.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.899               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.481               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.138               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.452               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ADS7885_IPCORE:C2|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADS7885_IPCORE:C3|s_SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: C0|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: C0|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 9.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.237               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.139               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.668               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.171               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Mon Feb 20 14:54:03 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


