ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB132:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
  29:Core/Src/tim.c **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 2


  30:Core/Src/tim.c **** /* TIM3 init function */
  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  45:Core/Src/tim.c ****   htim3.Instance = TIM3;
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim3.Init.Period = 5000-1;
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  81:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** }
  84:Core/Src/tim.c **** /* TIM12 init function */
  85:Core/Src/tim.c **** void MX_TIM12_Init(void)
  86:Core/Src/tim.c **** {
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 3


  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  93:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
  98:Core/Src/tim.c ****   htim12.Instance = TIM12;
  99:Core/Src/tim.c ****   htim12.Init.Prescaler = 42;
 100:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 101:Core/Src/tim.c ****   htim12.Init.Period = 0;
 102:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 103:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 109:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 110:Core/Src/tim.c ****   {
 111:Core/Src/tim.c ****     Error_Handler();
 112:Core/Src/tim.c ****   }
 113:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 114:Core/Src/tim.c ****   {
 115:Core/Src/tim.c ****     Error_Handler();
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 118:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 119:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 120:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 121:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 122:Core/Src/tim.c ****   {
 123:Core/Src/tim.c ****     Error_Handler();
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 128:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c **** }
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 133:Core/Src/tim.c **** {
  30              		.loc 1 133 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 133 1 is_stmt 0 view .LVU1
  36 0000 82B0     		sub	sp, sp, #8
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
 134:Core/Src/tim.c **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 4


 135:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
  39              		.loc 1 135 3 is_stmt 1 view .LVU2
  40              		.loc 1 135 20 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 135 5 view .LVU4
  43 0004 104A     		ldr	r2, .L7
  44 0006 9342     		cmp	r3, r2
  45 0008 04D0     		beq	.L5
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 140:Core/Src/tim.c ****     /* TIM3 clock enable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 142:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 145:Core/Src/tim.c ****   }
 146:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
  46              		.loc 1 146 8 is_stmt 1 view .LVU5
  47              		.loc 1 146 10 is_stmt 0 view .LVU6
  48 000a 104A     		ldr	r2, .L7+4
  49 000c 9342     		cmp	r3, r2
  50 000e 0ED0     		beq	.L6
  51              	.L1:
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 151:Core/Src/tim.c ****     /* TIM12 clock enable */
 152:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 156:Core/Src/tim.c ****   }
 157:Core/Src/tim.c **** }
  52              		.loc 1 157 1 view .LVU7
  53 0010 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_remember_state
  56              		.cfi_def_cfa_offset 0
  57              		@ sp needed
  58 0012 7047     		bx	lr
  59              	.L5:
  60              	.LCFI2:
  61              		.cfi_restore_state
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  62              		.loc 1 141 5 is_stmt 1 view .LVU8
  63              	.LBB2:
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  64              		.loc 1 141 5 view .LVU9
  65 0014 0023     		movs	r3, #0
  66 0016 0093     		str	r3, [sp]
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  67              		.loc 1 141 5 view .LVU10
  68 0018 0D4B     		ldr	r3, .L7+8
  69 001a 1A6C     		ldr	r2, [r3, #64]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 5


  70 001c 42F00202 		orr	r2, r2, #2
  71 0020 1A64     		str	r2, [r3, #64]
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  72              		.loc 1 141 5 view .LVU11
  73 0022 1B6C     		ldr	r3, [r3, #64]
  74 0024 03F00203 		and	r3, r3, #2
  75 0028 0093     		str	r3, [sp]
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  76              		.loc 1 141 5 view .LVU12
  77 002a 009B     		ldr	r3, [sp]
  78              	.LBE2:
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  79              		.loc 1 141 5 view .LVU13
  80 002c F0E7     		b	.L1
  81              	.L6:
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
  82              		.loc 1 152 5 view .LVU14
  83              	.LBB3:
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
  84              		.loc 1 152 5 view .LVU15
  85 002e 0023     		movs	r3, #0
  86 0030 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
  87              		.loc 1 152 5 view .LVU16
  88 0032 074B     		ldr	r3, .L7+8
  89 0034 1A6C     		ldr	r2, [r3, #64]
  90 0036 42F04002 		orr	r2, r2, #64
  91 003a 1A64     		str	r2, [r3, #64]
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
  92              		.loc 1 152 5 view .LVU17
  93 003c 1B6C     		ldr	r3, [r3, #64]
  94 003e 03F04003 		and	r3, r3, #64
  95 0042 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
  96              		.loc 1 152 5 view .LVU18
  97 0044 019B     		ldr	r3, [sp, #4]
  98              	.LBE3:
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
  99              		.loc 1 152 5 view .LVU19
 100              		.loc 1 157 1 is_stmt 0 view .LVU20
 101 0046 E3E7     		b	.L1
 102              	.L8:
 103              		.align	2
 104              	.L7:
 105 0048 00040040 		.word	1073742848
 106 004c 00180040 		.word	1073747968
 107 0050 00380240 		.word	1073887232
 108              		.cfi_endproc
 109              	.LFE132:
 111              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 112              		.align	1
 113              		.global	HAL_TIM_MspPostInit
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	HAL_TIM_MspPostInit:
 119              	.LVL1:
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 6


 120              	.LFB133:
 158:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 159:Core/Src/tim.c **** {
 121              		.loc 1 159 1 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 32
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		.loc 1 159 1 is_stmt 0 view .LVU22
 126 0000 00B5     		push	{lr}
 127              	.LCFI3:
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 14, -4
 130 0002 89B0     		sub	sp, sp, #36
 131              	.LCFI4:
 132              		.cfi_def_cfa_offset 40
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 133              		.loc 1 161 3 is_stmt 1 view .LVU23
 134              		.loc 1 161 20 is_stmt 0 view .LVU24
 135 0004 0023     		movs	r3, #0
 136 0006 0393     		str	r3, [sp, #12]
 137 0008 0493     		str	r3, [sp, #16]
 138 000a 0593     		str	r3, [sp, #20]
 139 000c 0693     		str	r3, [sp, #24]
 140 000e 0793     		str	r3, [sp, #28]
 162:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 141              		.loc 1 162 3 is_stmt 1 view .LVU25
 142              		.loc 1 162 15 is_stmt 0 view .LVU26
 143 0010 0368     		ldr	r3, [r0]
 144              		.loc 1 162 5 view .LVU27
 145 0012 1B4A     		ldr	r2, .L15
 146 0014 9342     		cmp	r3, r2
 147 0016 05D0     		beq	.L13
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 167:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 168:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 169:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 170:Core/Src/tim.c ****     */
 171:Core/Src/tim.c ****     GPIO_InitStruct.Pin = IMU_Heating_Pin;
 172:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 175:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 176:Core/Src/tim.c ****     HAL_GPIO_Init(IMU_Heating_GPIO_Port, &GPIO_InitStruct);
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 148              		.loc 1 182 8 is_stmt 1 view .LVU28
 149              		.loc 1 182 10 is_stmt 0 view .LVU29
 150 0018 1A4A     		ldr	r2, .L15+4
 151 001a 9342     		cmp	r3, r2
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 7


 152 001c 18D0     		beq	.L14
 153              	.LVL2:
 154              	.L9:
 183:Core/Src/tim.c ****   {
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 189:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 190:Core/Src/tim.c ****     PH6     ------> TIM12_CH1
 191:Core/Src/tim.c ****     */
 192:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Buzzer_Pin;
 193:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 195:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 196:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 197:Core/Src/tim.c ****     HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c **** }
 155              		.loc 1 204 1 view .LVU30
 156 001e 09B0     		add	sp, sp, #36
 157              	.LCFI5:
 158              		.cfi_remember_state
 159              		.cfi_def_cfa_offset 4
 160              		@ sp needed
 161 0020 5DF804FB 		ldr	pc, [sp], #4
 162              	.LVL3:
 163              	.L13:
 164              	.LCFI6:
 165              		.cfi_restore_state
 167:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 166              		.loc 1 167 5 is_stmt 1 view .LVU31
 167              	.LBB4:
 167:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 168              		.loc 1 167 5 view .LVU32
 169 0024 0023     		movs	r3, #0
 170 0026 0193     		str	r3, [sp, #4]
 167:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 171              		.loc 1 167 5 view .LVU33
 172 0028 174B     		ldr	r3, .L15+8
 173 002a 1A6B     		ldr	r2, [r3, #48]
 174 002c 42F00202 		orr	r2, r2, #2
 175 0030 1A63     		str	r2, [r3, #48]
 167:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 176              		.loc 1 167 5 view .LVU34
 177 0032 1B6B     		ldr	r3, [r3, #48]
 178 0034 03F00203 		and	r3, r3, #2
 179 0038 0193     		str	r3, [sp, #4]
 167:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 180              		.loc 1 167 5 view .LVU35
 181 003a 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 8


 182              	.LBE4:
 167:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 183              		.loc 1 167 5 view .LVU36
 171:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184              		.loc 1 171 5 view .LVU37
 171:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 171 25 is_stmt 0 view .LVU38
 186 003c 2023     		movs	r3, #32
 187 003e 0393     		str	r3, [sp, #12]
 172:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 172 5 is_stmt 1 view .LVU39
 172:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 172 26 is_stmt 0 view .LVU40
 190 0040 0223     		movs	r3, #2
 191 0042 0493     		str	r3, [sp, #16]
 173:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 173 5 is_stmt 1 view .LVU41
 174:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 193              		.loc 1 174 5 view .LVU42
 175:Core/Src/tim.c ****     HAL_GPIO_Init(IMU_Heating_GPIO_Port, &GPIO_InitStruct);
 194              		.loc 1 175 5 view .LVU43
 175:Core/Src/tim.c ****     HAL_GPIO_Init(IMU_Heating_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 175 31 is_stmt 0 view .LVU44
 196 0044 0793     		str	r3, [sp, #28]
 176:Core/Src/tim.c **** 
 197              		.loc 1 176 5 is_stmt 1 view .LVU45
 198 0046 03A9     		add	r1, sp, #12
 199 0048 1048     		ldr	r0, .L15+12
 200              	.LVL4:
 176:Core/Src/tim.c **** 
 201              		.loc 1 176 5 is_stmt 0 view .LVU46
 202 004a FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL5:
 204 004e E6E7     		b	.L9
 205              	.LVL6:
 206              	.L14:
 188:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 207              		.loc 1 188 5 is_stmt 1 view .LVU47
 208              	.LBB5:
 188:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 209              		.loc 1 188 5 view .LVU48
 210 0050 0023     		movs	r3, #0
 211 0052 0293     		str	r3, [sp, #8]
 188:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 212              		.loc 1 188 5 view .LVU49
 213 0054 0C4B     		ldr	r3, .L15+8
 214 0056 1A6B     		ldr	r2, [r3, #48]
 215 0058 42F08002 		orr	r2, r2, #128
 216 005c 1A63     		str	r2, [r3, #48]
 188:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 217              		.loc 1 188 5 view .LVU50
 218 005e 1B6B     		ldr	r3, [r3, #48]
 219 0060 03F08003 		and	r3, r3, #128
 220 0064 0293     		str	r3, [sp, #8]
 188:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 221              		.loc 1 188 5 view .LVU51
 222 0066 029B     		ldr	r3, [sp, #8]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 9


 223              	.LBE5:
 188:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 224              		.loc 1 188 5 view .LVU52
 192:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225              		.loc 1 192 5 view .LVU53
 192:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226              		.loc 1 192 25 is_stmt 0 view .LVU54
 227 0068 4023     		movs	r3, #64
 228 006a 0393     		str	r3, [sp, #12]
 193:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 193 5 is_stmt 1 view .LVU55
 193:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 193 26 is_stmt 0 view .LVU56
 231 006c 0223     		movs	r3, #2
 232 006e 0493     		str	r3, [sp, #16]
 194:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233              		.loc 1 194 5 is_stmt 1 view .LVU57
 195:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 234              		.loc 1 195 5 view .LVU58
 196:Core/Src/tim.c ****     HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 235              		.loc 1 196 5 view .LVU59
 196:Core/Src/tim.c ****     HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 236              		.loc 1 196 31 is_stmt 0 view .LVU60
 237 0070 0923     		movs	r3, #9
 238 0072 0793     		str	r3, [sp, #28]
 197:Core/Src/tim.c **** 
 239              		.loc 1 197 5 is_stmt 1 view .LVU61
 240 0074 03A9     		add	r1, sp, #12
 241 0076 0648     		ldr	r0, .L15+16
 242              	.LVL7:
 197:Core/Src/tim.c **** 
 243              		.loc 1 197 5 is_stmt 0 view .LVU62
 244 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL8:
 246              		.loc 1 204 1 view .LVU63
 247 007c CFE7     		b	.L9
 248              	.L16:
 249 007e 00BF     		.align	2
 250              	.L15:
 251 0080 00040040 		.word	1073742848
 252 0084 00180040 		.word	1073747968
 253 0088 00380240 		.word	1073887232
 254 008c 00040240 		.word	1073873920
 255 0090 001C0240 		.word	1073880064
 256              		.cfi_endproc
 257              	.LFE133:
 259              		.section	.text.MX_TIM3_Init,"ax",%progbits
 260              		.align	1
 261              		.global	MX_TIM3_Init
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	MX_TIM3_Init:
 267              	.LFB130:
  32:Core/Src/tim.c **** 
 268              		.loc 1 32 1 is_stmt 1 view -0
 269              		.cfi_startproc
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 10


 270              		@ args = 0, pretend = 0, frame = 56
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 00B5     		push	{lr}
 273              	.LCFI7:
 274              		.cfi_def_cfa_offset 4
 275              		.cfi_offset 14, -4
 276 0002 8FB0     		sub	sp, sp, #60
 277              	.LCFI8:
 278              		.cfi_def_cfa_offset 64
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 279              		.loc 1 38 3 view .LVU65
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 280              		.loc 1 38 26 is_stmt 0 view .LVU66
 281 0004 0023     		movs	r3, #0
 282 0006 0A93     		str	r3, [sp, #40]
 283 0008 0B93     		str	r3, [sp, #44]
 284 000a 0C93     		str	r3, [sp, #48]
 285 000c 0D93     		str	r3, [sp, #52]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 286              		.loc 1 39 3 is_stmt 1 view .LVU67
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 287              		.loc 1 39 27 is_stmt 0 view .LVU68
 288 000e 0893     		str	r3, [sp, #32]
 289 0010 0993     		str	r3, [sp, #36]
  40:Core/Src/tim.c **** 
 290              		.loc 1 40 3 is_stmt 1 view .LVU69
  40:Core/Src/tim.c **** 
 291              		.loc 1 40 22 is_stmt 0 view .LVU70
 292 0012 0193     		str	r3, [sp, #4]
 293 0014 0293     		str	r3, [sp, #8]
 294 0016 0393     		str	r3, [sp, #12]
 295 0018 0493     		str	r3, [sp, #16]
 296 001a 0593     		str	r3, [sp, #20]
 297 001c 0693     		str	r3, [sp, #24]
 298 001e 0793     		str	r3, [sp, #28]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 299              		.loc 1 45 3 is_stmt 1 view .LVU71
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 300              		.loc 1 45 18 is_stmt 0 view .LVU72
 301 0020 2148     		ldr	r0, .L29
 302 0022 224A     		ldr	r2, .L29+4
 303 0024 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 304              		.loc 1 46 3 is_stmt 1 view .LVU73
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 305              		.loc 1 46 24 is_stmt 0 view .LVU74
 306 0026 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim3.Init.Period = 5000-1;
 307              		.loc 1 47 3 is_stmt 1 view .LVU75
  47:Core/Src/tim.c ****   htim3.Init.Period = 5000-1;
 308              		.loc 1 47 26 is_stmt 0 view .LVU76
 309 0028 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 310              		.loc 1 48 3 is_stmt 1 view .LVU77
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 311              		.loc 1 48 21 is_stmt 0 view .LVU78
 312 002a 41F28732 		movw	r2, #4999
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 11


 313 002e C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 314              		.loc 1 49 3 is_stmt 1 view .LVU79
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 315              		.loc 1 49 28 is_stmt 0 view .LVU80
 316 0030 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 317              		.loc 1 50 3 is_stmt 1 view .LVU81
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 318              		.loc 1 50 32 is_stmt 0 view .LVU82
 319 0032 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   {
 320              		.loc 1 51 3 is_stmt 1 view .LVU83
  51:Core/Src/tim.c ****   {
 321              		.loc 1 51 7 is_stmt 0 view .LVU84
 322 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 323              	.LVL9:
  51:Core/Src/tim.c ****   {
 324              		.loc 1 51 6 view .LVU85
 325 0038 30BB     		cbnz	r0, .L24
 326              	.L18:
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 327              		.loc 1 55 3 is_stmt 1 view .LVU86
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 328              		.loc 1 55 34 is_stmt 0 view .LVU87
 329 003a 4FF48053 		mov	r3, #4096
 330 003e 0A93     		str	r3, [sp, #40]
  56:Core/Src/tim.c ****   {
 331              		.loc 1 56 3 is_stmt 1 view .LVU88
  56:Core/Src/tim.c ****   {
 332              		.loc 1 56 7 is_stmt 0 view .LVU89
 333 0040 0AA9     		add	r1, sp, #40
 334 0042 1948     		ldr	r0, .L29
 335 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 336              	.LVL10:
  56:Core/Src/tim.c ****   {
 337              		.loc 1 56 6 view .LVU90
 338 0048 08BB     		cbnz	r0, .L25
 339              	.L19:
  60:Core/Src/tim.c ****   {
 340              		.loc 1 60 3 is_stmt 1 view .LVU91
  60:Core/Src/tim.c ****   {
 341              		.loc 1 60 7 is_stmt 0 view .LVU92
 342 004a 1748     		ldr	r0, .L29
 343 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 344              	.LVL11:
  60:Core/Src/tim.c ****   {
 345              		.loc 1 60 6 view .LVU93
 346 0050 00BB     		cbnz	r0, .L26
 347              	.L20:
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 348              		.loc 1 64 3 is_stmt 1 view .LVU94
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 349              		.loc 1 64 37 is_stmt 0 view .LVU95
 350 0052 0023     		movs	r3, #0
 351 0054 0893     		str	r3, [sp, #32]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 12


 352              		.loc 1 65 3 is_stmt 1 view .LVU96
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 353              		.loc 1 65 33 is_stmt 0 view .LVU97
 354 0056 0993     		str	r3, [sp, #36]
  66:Core/Src/tim.c ****   {
 355              		.loc 1 66 3 is_stmt 1 view .LVU98
  66:Core/Src/tim.c ****   {
 356              		.loc 1 66 7 is_stmt 0 view .LVU99
 357 0058 08A9     		add	r1, sp, #32
 358 005a 1348     		ldr	r0, .L29
 359 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 360              	.LVL12:
  66:Core/Src/tim.c ****   {
 361              		.loc 1 66 6 view .LVU100
 362 0060 D8B9     		cbnz	r0, .L27
 363              	.L21:
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 364              		.loc 1 70 3 is_stmt 1 view .LVU101
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 365              		.loc 1 70 20 is_stmt 0 view .LVU102
 366 0062 6023     		movs	r3, #96
 367 0064 0193     		str	r3, [sp, #4]
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 368              		.loc 1 71 3 is_stmt 1 view .LVU103
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 369              		.loc 1 71 19 is_stmt 0 view .LVU104
 370 0066 0023     		movs	r3, #0
 371 0068 0293     		str	r3, [sp, #8]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 372              		.loc 1 72 3 is_stmt 1 view .LVU105
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 373              		.loc 1 72 24 is_stmt 0 view .LVU106
 374 006a 0393     		str	r3, [sp, #12]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 375              		.loc 1 73 3 is_stmt 1 view .LVU107
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 376              		.loc 1 73 24 is_stmt 0 view .LVU108
 377 006c 0593     		str	r3, [sp, #20]
  74:Core/Src/tim.c ****   {
 378              		.loc 1 74 3 is_stmt 1 view .LVU109
  74:Core/Src/tim.c ****   {
 379              		.loc 1 74 7 is_stmt 0 view .LVU110
 380 006e 0422     		movs	r2, #4
 381 0070 0DEB0201 		add	r1, sp, r2
 382 0074 0C48     		ldr	r0, .L29
 383 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 384              	.LVL13:
  74:Core/Src/tim.c ****   {
 385              		.loc 1 74 6 view .LVU111
 386 007a 88B9     		cbnz	r0, .L28
 387              	.L22:
  81:Core/Src/tim.c **** 
 388              		.loc 1 81 3 is_stmt 1 view .LVU112
 389 007c 0A48     		ldr	r0, .L29
 390 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 391              	.LVL14:
  83:Core/Src/tim.c **** /* TIM12 init function */
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 13


 392              		.loc 1 83 1 is_stmt 0 view .LVU113
 393 0082 0FB0     		add	sp, sp, #60
 394              	.LCFI9:
 395              		.cfi_remember_state
 396              		.cfi_def_cfa_offset 4
 397              		@ sp needed
 398 0084 5DF804FB 		ldr	pc, [sp], #4
 399              	.L24:
 400              	.LCFI10:
 401              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 402              		.loc 1 53 5 is_stmt 1 view .LVU114
 403 0088 FFF7FEFF 		bl	Error_Handler
 404              	.LVL15:
 405 008c D5E7     		b	.L18
 406              	.L25:
  58:Core/Src/tim.c ****   }
 407              		.loc 1 58 5 view .LVU115
 408 008e FFF7FEFF 		bl	Error_Handler
 409              	.LVL16:
 410 0092 DAE7     		b	.L19
 411              	.L26:
  62:Core/Src/tim.c ****   }
 412              		.loc 1 62 5 view .LVU116
 413 0094 FFF7FEFF 		bl	Error_Handler
 414              	.LVL17:
 415 0098 DBE7     		b	.L20
 416              	.L27:
  68:Core/Src/tim.c ****   }
 417              		.loc 1 68 5 view .LVU117
 418 009a FFF7FEFF 		bl	Error_Handler
 419              	.LVL18:
 420 009e E0E7     		b	.L21
 421              	.L28:
  76:Core/Src/tim.c ****   }
 422              		.loc 1 76 5 view .LVU118
 423 00a0 FFF7FEFF 		bl	Error_Handler
 424              	.LVL19:
 425 00a4 EAE7     		b	.L22
 426              	.L30:
 427 00a6 00BF     		.align	2
 428              	.L29:
 429 00a8 00000000 		.word	htim3
 430 00ac 00040040 		.word	1073742848
 431              		.cfi_endproc
 432              	.LFE130:
 434              		.section	.text.MX_TIM12_Init,"ax",%progbits
 435              		.align	1
 436              		.global	MX_TIM12_Init
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 441              	MX_TIM12_Init:
 442              	.LFB131:
  86:Core/Src/tim.c **** 
 443              		.loc 1 86 1 view -0
 444              		.cfi_startproc
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 14


 445              		@ args = 0, pretend = 0, frame = 48
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447 0000 00B5     		push	{lr}
 448              	.LCFI11:
 449              		.cfi_def_cfa_offset 4
 450              		.cfi_offset 14, -4
 451 0002 8DB0     		sub	sp, sp, #52
 452              	.LCFI12:
 453              		.cfi_def_cfa_offset 56
  92:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 454              		.loc 1 92 3 view .LVU120
  92:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 455              		.loc 1 92 26 is_stmt 0 view .LVU121
 456 0004 0023     		movs	r3, #0
 457 0006 0893     		str	r3, [sp, #32]
 458 0008 0993     		str	r3, [sp, #36]
 459 000a 0A93     		str	r3, [sp, #40]
 460 000c 0B93     		str	r3, [sp, #44]
  93:Core/Src/tim.c **** 
 461              		.loc 1 93 3 is_stmt 1 view .LVU122
  93:Core/Src/tim.c **** 
 462              		.loc 1 93 22 is_stmt 0 view .LVU123
 463 000e 0193     		str	r3, [sp, #4]
 464 0010 0293     		str	r3, [sp, #8]
 465 0012 0393     		str	r3, [sp, #12]
 466 0014 0493     		str	r3, [sp, #16]
 467 0016 0593     		str	r3, [sp, #20]
 468 0018 0693     		str	r3, [sp, #24]
 469 001a 0793     		str	r3, [sp, #28]
  98:Core/Src/tim.c ****   htim12.Init.Prescaler = 42;
 470              		.loc 1 98 3 is_stmt 1 view .LVU124
  98:Core/Src/tim.c ****   htim12.Init.Prescaler = 42;
 471              		.loc 1 98 19 is_stmt 0 view .LVU125
 472 001c 1A48     		ldr	r0, .L41
 473 001e 1B4A     		ldr	r2, .L41+4
 474 0020 0260     		str	r2, [r0]
  99:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 475              		.loc 1 99 3 is_stmt 1 view .LVU126
  99:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 476              		.loc 1 99 25 is_stmt 0 view .LVU127
 477 0022 2A22     		movs	r2, #42
 478 0024 4260     		str	r2, [r0, #4]
 100:Core/Src/tim.c ****   htim12.Init.Period = 0;
 479              		.loc 1 100 3 is_stmt 1 view .LVU128
 100:Core/Src/tim.c ****   htim12.Init.Period = 0;
 480              		.loc 1 100 27 is_stmt 0 view .LVU129
 481 0026 8360     		str	r3, [r0, #8]
 101:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 482              		.loc 1 101 3 is_stmt 1 view .LVU130
 101:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 483              		.loc 1 101 22 is_stmt 0 view .LVU131
 484 0028 C360     		str	r3, [r0, #12]
 102:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 485              		.loc 1 102 3 is_stmt 1 view .LVU132
 102:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 486              		.loc 1 102 29 is_stmt 0 view .LVU133
 487 002a 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 15


 103:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 488              		.loc 1 103 3 is_stmt 1 view .LVU134
 103:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 489              		.loc 1 103 33 is_stmt 0 view .LVU135
 490 002c 8361     		str	r3, [r0, #24]
 104:Core/Src/tim.c ****   {
 491              		.loc 1 104 3 is_stmt 1 view .LVU136
 104:Core/Src/tim.c ****   {
 492              		.loc 1 104 7 is_stmt 0 view .LVU137
 493 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 494              	.LVL20:
 104:Core/Src/tim.c ****   {
 495              		.loc 1 104 6 view .LVU138
 496 0032 E0B9     		cbnz	r0, .L37
 497              	.L32:
 108:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 498              		.loc 1 108 3 is_stmt 1 view .LVU139
 108:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 499              		.loc 1 108 34 is_stmt 0 view .LVU140
 500 0034 4FF48053 		mov	r3, #4096
 501 0038 0893     		str	r3, [sp, #32]
 109:Core/Src/tim.c ****   {
 502              		.loc 1 109 3 is_stmt 1 view .LVU141
 109:Core/Src/tim.c ****   {
 503              		.loc 1 109 7 is_stmt 0 view .LVU142
 504 003a 08A9     		add	r1, sp, #32
 505 003c 1248     		ldr	r0, .L41
 506 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 507              	.LVL21:
 109:Core/Src/tim.c ****   {
 508              		.loc 1 109 6 view .LVU143
 509 0042 B8B9     		cbnz	r0, .L38
 510              	.L33:
 113:Core/Src/tim.c ****   {
 511              		.loc 1 113 3 is_stmt 1 view .LVU144
 113:Core/Src/tim.c ****   {
 512              		.loc 1 113 7 is_stmt 0 view .LVU145
 513 0044 1048     		ldr	r0, .L41
 514 0046 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 515              	.LVL22:
 113:Core/Src/tim.c ****   {
 516              		.loc 1 113 6 view .LVU146
 517 004a B0B9     		cbnz	r0, .L39
 518              	.L34:
 117:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 519              		.loc 1 117 3 is_stmt 1 view .LVU147
 117:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 520              		.loc 1 117 20 is_stmt 0 view .LVU148
 521 004c 6023     		movs	r3, #96
 522 004e 0193     		str	r3, [sp, #4]
 118:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 523              		.loc 1 118 3 is_stmt 1 view .LVU149
 118:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 524              		.loc 1 118 19 is_stmt 0 view .LVU150
 525 0050 0022     		movs	r2, #0
 526 0052 0292     		str	r2, [sp, #8]
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 16


 527              		.loc 1 119 3 is_stmt 1 view .LVU151
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 528              		.loc 1 119 24 is_stmt 0 view .LVU152
 529 0054 0392     		str	r2, [sp, #12]
 120:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 530              		.loc 1 120 3 is_stmt 1 view .LVU153
 120:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 531              		.loc 1 120 24 is_stmt 0 view .LVU154
 532 0056 0592     		str	r2, [sp, #20]
 121:Core/Src/tim.c ****   {
 533              		.loc 1 121 3 is_stmt 1 view .LVU155
 121:Core/Src/tim.c ****   {
 534              		.loc 1 121 7 is_stmt 0 view .LVU156
 535 0058 01A9     		add	r1, sp, #4
 536 005a 0B48     		ldr	r0, .L41
 537 005c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 538              	.LVL23:
 121:Core/Src/tim.c ****   {
 539              		.loc 1 121 6 view .LVU157
 540 0060 70B9     		cbnz	r0, .L40
 541              	.L35:
 128:Core/Src/tim.c **** 
 542              		.loc 1 128 3 is_stmt 1 view .LVU158
 543 0062 0948     		ldr	r0, .L41
 544 0064 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 545              	.LVL24:
 130:Core/Src/tim.c **** 
 546              		.loc 1 130 1 is_stmt 0 view .LVU159
 547 0068 0DB0     		add	sp, sp, #52
 548              	.LCFI13:
 549              		.cfi_remember_state
 550              		.cfi_def_cfa_offset 4
 551              		@ sp needed
 552 006a 5DF804FB 		ldr	pc, [sp], #4
 553              	.L37:
 554              	.LCFI14:
 555              		.cfi_restore_state
 106:Core/Src/tim.c ****   }
 556              		.loc 1 106 5 is_stmt 1 view .LVU160
 557 006e FFF7FEFF 		bl	Error_Handler
 558              	.LVL25:
 559 0072 DFE7     		b	.L32
 560              	.L38:
 111:Core/Src/tim.c ****   }
 561              		.loc 1 111 5 view .LVU161
 562 0074 FFF7FEFF 		bl	Error_Handler
 563              	.LVL26:
 564 0078 E4E7     		b	.L33
 565              	.L39:
 115:Core/Src/tim.c ****   }
 566              		.loc 1 115 5 view .LVU162
 567 007a FFF7FEFF 		bl	Error_Handler
 568              	.LVL27:
 569 007e E5E7     		b	.L34
 570              	.L40:
 123:Core/Src/tim.c ****   }
 571              		.loc 1 123 5 view .LVU163
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 17


 572 0080 FFF7FEFF 		bl	Error_Handler
 573              	.LVL28:
 574 0084 EDE7     		b	.L35
 575              	.L42:
 576 0086 00BF     		.align	2
 577              	.L41:
 578 0088 00000000 		.word	htim12
 579 008c 00180040 		.word	1073747968
 580              		.cfi_endproc
 581              	.LFE131:
 583              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 584              		.align	1
 585              		.global	HAL_TIM_Base_MspDeInit
 586              		.syntax unified
 587              		.thumb
 588              		.thumb_func
 590              	HAL_TIM_Base_MspDeInit:
 591              	.LVL29:
 592              	.LFB134:
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 207:Core/Src/tim.c **** {
 593              		.loc 1 207 1 view -0
 594              		.cfi_startproc
 595              		@ args = 0, pretend = 0, frame = 0
 596              		@ frame_needed = 0, uses_anonymous_args = 0
 597              		@ link register save eliminated.
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 598              		.loc 1 209 3 view .LVU165
 599              		.loc 1 209 20 is_stmt 0 view .LVU166
 600 0000 0368     		ldr	r3, [r0]
 601              		.loc 1 209 5 view .LVU167
 602 0002 0A4A     		ldr	r2, .L48
 603 0004 9342     		cmp	r3, r2
 604 0006 03D0     		beq	.L46
 210:Core/Src/tim.c ****   {
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 214:Core/Src/tim.c ****     /* Peripheral clock disable */
 215:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 216:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 605              		.loc 1 220 8 is_stmt 1 view .LVU168
 606              		.loc 1 220 10 is_stmt 0 view .LVU169
 607 0008 094A     		ldr	r2, .L48+4
 608 000a 9342     		cmp	r3, r2
 609 000c 07D0     		beq	.L47
 610              	.L43:
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 223:Core/Src/tim.c **** 
 224:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 18


 225:Core/Src/tim.c ****     /* Peripheral clock disable */
 226:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 227:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 230:Core/Src/tim.c ****   }
 231:Core/Src/tim.c **** }
 611              		.loc 1 231 1 view .LVU170
 612 000e 7047     		bx	lr
 613              	.L46:
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 614              		.loc 1 215 5 is_stmt 1 view .LVU171
 615 0010 02F50D32 		add	r2, r2, #144384
 616 0014 136C     		ldr	r3, [r2, #64]
 617 0016 23F00203 		bic	r3, r3, #2
 618 001a 1364     		str	r3, [r2, #64]
 619 001c 7047     		bx	lr
 620              	.L47:
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 621              		.loc 1 226 5 view .LVU172
 622 001e 02F50832 		add	r2, r2, #139264
 623 0022 136C     		ldr	r3, [r2, #64]
 624 0024 23F04003 		bic	r3, r3, #64
 625 0028 1364     		str	r3, [r2, #64]
 626              		.loc 1 231 1 is_stmt 0 view .LVU173
 627 002a F0E7     		b	.L43
 628              	.L49:
 629              		.align	2
 630              	.L48:
 631 002c 00040040 		.word	1073742848
 632 0030 00180040 		.word	1073747968
 633              		.cfi_endproc
 634              	.LFE134:
 636              		.global	htim12
 637              		.section	.bss.htim12,"aw",%nobits
 638              		.align	2
 641              	htim12:
 642 0000 00000000 		.space	72
 642      00000000 
 642      00000000 
 642      00000000 
 642      00000000 
 643              		.global	htim3
 644              		.section	.bss.htim3,"aw",%nobits
 645              		.align	2
 648              	htim3:
 649 0000 00000000 		.space	72
 649      00000000 
 649      00000000 
 649      00000000 
 649      00000000 
 650              		.text
 651              	.Letext0:
 652              		.file 2 "c:\\msys64\\mingw64\\arm-none-eabi\\include\\machine\\_default_types.h"
 653              		.file 3 "c:\\msys64\\mingw64\\arm-none-eabi\\include\\sys\\_stdint.h"
 654              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 655              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 19


 656              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 657              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 658              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 659              		.file 9 "Core/Inc/tim.h"
 660              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 661              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:105    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:112    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:118    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:251    .text.HAL_TIM_MspPostInit:00000080 $d
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:260    .text.MX_TIM3_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:266    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:429    .text.MX_TIM3_Init:000000a8 $d
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:648    .bss.htim3:00000000 htim3
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:435    .text.MX_TIM12_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:441    .text.MX_TIM12_Init:00000000 MX_TIM12_Init
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:578    .text.MX_TIM12_Init:00000088 $d
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:641    .bss.htim12:00000000 htim12
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:584    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:590    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:631    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:638    .bss.htim12:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccliRtQe.s:645    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
