<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html" target="file-frame">third_party/tests/ivtest/ivltests/function12.v</a>
defines: 
time_elapsed: 0.990s
ram usage: 35740 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpc6dw3rz9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html" target="file-frame">third_party/tests/ivtest/ivltests/function12.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:21</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:21</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:21</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpc6dw3rz9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpc6dw3rz9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpc6dw3rz9/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_main&#39;.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:21</a>.0-21.0&gt; [0x20d8d70] str=&#39;\work_main&#39;
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:22</a>.0-22.0&gt; [0x20e2350 -&gt; 0x20e7fd0] str=&#39;\res&#39; basic_prep
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20d9180]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:34</a>.0-34.0&gt; [0x20d9300]
verilog-ast&gt;       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:35</a>.0-35.0&gt; [0x20d9530] str=&#39;\bla&#39;
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:36</a>.0-36.0&gt; [0x20d97f0]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20d9930]
verilog-ast&gt;           AST_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:36</a>.0-36.0&gt; [0x20d9a90]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:36</a>.0-36.0&gt; [0x20d9c90] str=&#39;\res&#39;
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20d9ed0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20da030]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20da150] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20da7f0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:36</a>.0-36.0&gt; [0x20da270]
verilog-ast&gt;                 AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:37</a>.0-37.0&gt; [0x20da3d0] str=&#39;$display&#39;
verilog-ast&gt;                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20da610] str=&#39;&#34;PASS&#34;&#39; bits=&#39;001000100101000001000001010100110101001100100010&#39;(48) range=[47:0] int=1095979810
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20da910]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20daa30]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20db140]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:38</a>.0-38.0&gt; [0x20dab50]
verilog-ast&gt;                 AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:39</a>.0-39.0&gt; [0x20dad80] str=&#39;$display&#39;
verilog-ast&gt;                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20daf60] str=&#39;&#34;FAIL&#34;&#39; bits=&#39;001000100100011001000001010010010100110000100010&#39;(48) range=[47:0] int=1095322658
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:23</a>.0-23.0&gt; [0x20db260] str=&#39;\bla&#39;
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20db840] str=&#39;\i&#39;
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20dbfe0] reg range=[31:0]!
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e1ed0] str=&#39;\i&#39;
verilog-ast&gt;     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20db380]
verilog-ast&gt;       AST_FOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20db960]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20dbae0]
verilog-ast&gt;           AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20dbc40]
verilog-ast&gt;           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20dbe80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;         AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20dc100]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20dc220] str=&#39;\i&#39;
verilog-ast&gt;           AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20dc460] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20dc5c0]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20dc6e0] str=&#39;\i&#39;
verilog-ast&gt;           AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20e0020]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20e0140] str=&#39;\i&#39;
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e02c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;         AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e2110]
verilog-ast&gt;           AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>.0-25.0&gt; [0x20e0420]
verilog-ast&gt;             AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:26</a>.0-26.0&gt; [0x20e0540]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:26</a>.0-26.0&gt; [0x20e06c0] str=&#39;\res&#39;
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:26</a>.0-26.0&gt; [0x20e08a0] str=&#39;\i&#39;
verilog-ast&gt;             AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:27</a>.0-27.0&gt; [0x20e0a60] str=&#39;$display&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e0c00] str=&#39;&#34;loop %d&#34;&#39; bits=&#39;001000100110110001101111011011110111000000100000001001010110010000100010&#39;(72) range=[71:0] int=539321378
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:27</a>.0-27.0&gt; [0x20e0df0] str=&#39;\i&#39;
verilog-ast&gt;             AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:28</a>.0-28.0&gt; [0x20e0fb0]
verilog-ast&gt;               AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e10d0]
verilog-ast&gt;                 AST_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:28</a>.0-28.0&gt; [0x20e11f0]
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:28</a>.0-28.0&gt; [0x20e13f0] str=&#39;\i&#39;
verilog-ast&gt;                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e1630] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
verilog-ast&gt;                 AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e1790]
verilog-ast&gt;                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e18b0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                   AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e1ff0]
verilog-ast&gt;                     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:29</a>.0-29.0&gt; [0x20e19d0]
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e25f0]
verilog-ast&gt;     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e2710]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e2830]
verilog-ast&gt;         AST_IDENTIFIER &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e2950] str=&#39;\res&#39;
verilog-ast&gt;         AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20e2470] bits=&#39;00000000000000000000000001111011&#39;(32) range=[31:0] int=123
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:0</a>.0-0.0&gt; [0x20e7fd0] str=&#39;\res&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/function12.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/function12.v:25</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>