<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='81' type='bool'/>
<offset>1280</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='79'>// Are all super-registers containing this SubRegIndex covered by their
    // sub-registers?</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='54' u='w' c='_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='65' u='w' c='_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='369' u='w' c='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1520' u='r' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1660' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
