

================================================================
== Vitis HLS Report for 'global_graph_prediction'
================================================================
* Date:           Sat Dec 11 19:31:19 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.104 us|  0.104 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_305_2  |       18|       18|         4|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       37|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      212|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      212|      233|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_28s_28s_46_1_1_U2009  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   3|  0|  37|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln305_fu_186_p2      |         +|   0|  0|  12|           5|           1|
    |ret_V_fu_223_p2          |         +|   0|  0|  53|          46|          46|
    |icmp_ln305_fu_180_p2     |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  79|          59|          56|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |dim_fu_88                |   9|          2|    5|         10|
    |lhs_fu_84                |   9|          2|   28|         56|
    |mem_blk_n_AW             |   9|          2|    1|          2|
    |mem_blk_n_B              |   9|          2|    1|          2|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         24|   39|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |dim_fu_88                          |   5|   0|    5|          0|
    |lhs_fu_84                          |  28|   0|   28|          0|
    |mem_addr_reg_262                   |  64|   0|   64|          0|
    |pred_linear_weight_V_load_reg_286  |  28|   0|   28|          0|
    |r_V_1_reg_291                      |  46|   0|   46|          0|
    |r_V_reg_281                        |  28|   0|   28|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 212|   0|  212|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|m_axi_mem_AWVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID                  |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA                |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER                |   in|    1|       m_axi|                      mem|       pointer|
|task_r                         |   in|   64|     ap_none|                   task_r|        scalar|
|pred_linear_bias_V_0           |   in|   28|     ap_none|     pred_linear_bias_V_0|       pointer|
|h_graph_V_address0             |  out|    8|   ap_memory|                h_graph_V|         array|
|h_graph_V_ce0                  |  out|    1|   ap_memory|                h_graph_V|         array|
|h_graph_V_q0                   |   in|   28|   ap_memory|                h_graph_V|         array|
|pred_linear_weight_V_address0  |  out|    4|   ap_memory|     pred_linear_weight_V|         array|
|pred_linear_weight_V_ce0       |  out|    1|   ap_memory|     pred_linear_weight_V|         array|
|pred_linear_weight_V_q0        |   in|   28|   ap_memory|     pred_linear_weight_V|         array|
+-------------------------------+-----+-----+------------+-------------------------+--------------+

