<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>MdePkg[ALL]: MdePkg/Include/IndustryStandard/Pal.h File Reference</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
<link href="../../tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="../../main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="../../annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="../../files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>MdePkg/Include/IndustryStandard/Pal.h File Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db2/a00737.html">PAL_CACHE_INFO_RETURN1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/da6/a00738.html">PAL_CACHE_INFO_RETURN2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/df7/a00739.html">PAL_CACHE_PROTECTION</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/de8/a00749.html">PAL_PCOC_N_CACHE_INFO1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/db0/a00750.html">PAL_PCOC_N_CACHE_INFO2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d77/a00756.html">PAL_TC_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d4f/a00761.html">PAL_VM_INFO1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d5f/a00762.html">PAL_VM_INFO2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d0a/a00743.html">PAL_LOGICAL_PROCESSPR_OVERVIEW</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/da3/a00741.html">PAL_LOGICAL_PROCESSORN_INFO1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d8f/a00742.html">PAL_LOGICAL_PROCESSORN_INFO2</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/df2/a00751.html">PAL_PERFORMANCE_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dd0/a00753.html">PAL_PROCESSOR_FEATURES</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/db4/a00760.html">PAL_VERSION_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d79/a00745.html">PAL_MC_ERROR_INFO_LEVEL_INDEX</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/d85/a00736.html">PAL_CACHE_CHECK_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d87/a00759.html">PAL_TLB_CHECK_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d4a/a00758.html">PAL_TEST_INFO_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/ddd/a00755.html">PAL_SELF_TEST_CONTROL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d95/a00757.html">PAL_TEST_CONTROL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d5c/a00752.html">PAL_PLATFORM_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d68/a00747.html">PAL_MC_ERROR_TYPE_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/dfa/a00746.html">PAL_MC_ERROR_STRUCT_INFO</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/db3/a00744.html">PAL_MC_ERROR_DATA_BUFFER_TLB</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4e/a00754.html">PAL_PSTATE_INFO_BUFFER</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d3d/a00748.html">PAL_MEMORY_CONTROL_WORD</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/de3/a00763.html">PAL_VP_ENV_INFO_RETURN</a></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#92e2ad3a6b8c71818b6a08720fa84ba5">PAL_SUCCESS</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#090b6288cc01b200e939147f3783fded">PAL_CACHE_FLUSH_INSTRUCTION_ALL</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ec6016cea586d1ddd0836965d5fbbb00">PAL_CACHE_FLUSH_DATA_ALL</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#30f506bf5607489e2735bd44535e69ca">PAL_CACHE_FLUSH_ALL</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#94e3f50b4085e746509437dd86ef546c">PAL_CACHE_FLUSH_SYNC_TO_DATA</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#31500adbc65499db3aed9444f1711e58">PAL_CACHE_FLUSH_INVALIDATE_LINES</a>&nbsp;&nbsp;&nbsp;BIT0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#728c17c3d6aa980cb45a6cdc82139eef">PAL_CACHE_FLUSH_NO_INVALIDATE_LINES</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#e88f730b4f66caa70611b22ead889ba6">PAL_CACHE_FLUSH_POLL_INTERRUPT</a>&nbsp;&nbsp;&nbsp;BIT1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ee5197b6784d11466786f362c340c3f4">PAL_CACHE_FLUSH_NO_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#abcd6eacc4a6b37bbe188e4e41d40310">PAL_CACHE_FLUSH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#b6fef19195d6a89ed68a98957b47834e">PAL_CACHE_ATTR_WT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#bf73dc84a53febb25112c4aeed4c6e1a">PAL_CACHE_ATTR_WB</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#e068ad7d65c4066f3ba43910ba2c0bfb">PAL_CACHE_STORE_TEMPORAL</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#96448d904a8452423daa4e5bc9b24d76">PAL_CACHE_STORE_NONE_TEMPORAL</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#812110c8140ac3a7a7cc2ed3312dd237">PAL_CACHE_STORE_TEMPORAL_LVL_1</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#f83b44788a509e08549cb1d62b77d473">PAL_CACHE_STORE_NONE_TEMPORAL_LVL_ALL</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#37e42a3faa92260b23656b08fcd2e64a">PAL_CACHE_LOAD_TEMPORAL_LVL_1</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#34489295d9c1a29ddc4634c17b429761">PAL_CACHE_LOAD_NONE_TEMPORAL_LVL_1</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#9e03a014b4688638d8d4f11d872ee806">PAL_CACHE_LOAD_NONE_TEMPORAL_LVL_ALL</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#df7fdfc2b2cfa5d4d32e82dd073d5f7a">PAL_CACHE_INFO</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#120780572034d0b221cac7ea5a69dd6b">PAL_CACHE_INIT_ALL</a>&nbsp;&nbsp;&nbsp;0xffffffffffffffffULL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#8e67caedca920f82171734c99ceda36b">PAL_CACHE_INIT_TYPE_INSTRUCTION</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d12eca24e8c3c3029fcc98502dd58950">PAL_CACHE_INIT_TYPE_DATA</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#cae08fcace137b042add1ff2ba719821">PAL_CACHE_INIT_TYPE_INSTRUCTION_AND_DATA</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#cce759d8d5d29100371dd61e1ee1159f">PAL_CACHE_INIT_NO_RESTRICT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#94a201684f05ec11ef52ba16f29b7a57">PAL_CACHE_INIT_RESTRICTED</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#23a4d45f01c69e3a643fe2b6ff7d8bc1">PAL_CACHE_INIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#b6d59b862c7c6e35bf758c35b91fee83">PAL_CACHE_PROTECTION_NONE_PROTECT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ebd75e6f94a5ec3af895b5e7235cc8d6">PAL_CACHE_PROTECTION_ODD_PROTECT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#64bd559cc77aa802d0f0517256495b16">PAL_CACHE_PROTECTION_EVEN_PROTECT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d06f330ab66e99c50f61e3f8e03d9c35">PAL_CACHE_PROTECTION_ECC_PROTECT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#91969faa3e4f2be2776ffc41f292e891">PAL_CACHE_PROTECTION_PROTECT_DATA</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#f1dcfa200b8aa0c8df246e4a7f17f556">PAL_CACHE_PROTECTION_PROTECT_TAG</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#a6565466844919bd4899fc8c02fb0869">PAL_CACHE_PROTECTION_PROTECT_TAG_ANDTHEN_DATA</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#b14fd22130282654aea2c05cef5403ea">PAL_CACHE_PROTECTION_PROTECT_DATA_ANDTHEN_TAG</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#2c3da4df8319a7b92a7ab2719f6540c8">PAL_CACHE_PROT_INFO</a>&nbsp;&nbsp;&nbsp;38</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#8a4057da36cadf8c5423536b58d0bb42">PAL_CACHE_SHARED_INFO</a>&nbsp;&nbsp;&nbsp;43</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#87df498d834fcb14c849fa98a5cb70f6">PAL_CACHE_SUMMARY</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#19bcfbf87402e4e8782ecdda4c7d8f46">PAL_MEMORY_ATTR_WB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#eccbe5f3b7ec79de7f20598bbfcd7669">PAL_MEMORY_ATTR_WC</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4619f99f513f1a9e9a3e4f338fc2cf74">PAL_MEMORY_ATTR_UC</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#6667426f42c2045684e8af17330f7b96">PAL_MEMORY_ATTR_UCE</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#90ce2256eda8a2c899e2e45dc5a97c74">PAL_MEMORY_ATTR_NATPAGE</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#b5ed8ec7eceb71d3e9e18864a6e86256">PAL_MEM_ATTRIB</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#297ded34816b764e983f42d44e74908d">PAL_PREFETCH_VISIBILITY</a>&nbsp;&nbsp;&nbsp;41</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#561140e76eb1592596596999943768de">PAL_PTCE_INFO</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d25399c3e7cc2d8c2fb18f4220651bc2">PAL_VM_INFO</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#7bfc2c1784fa21fed38335c96bac81eb">PAL_VM_PAGE_SIZE</a>&nbsp;&nbsp;&nbsp;34</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#20c7f1391dad06eac1e8de9cf13cd111">PAL_VM_SUMMARY</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4324f14f64ad0aeeaea18cc5fc40e1db">PAL_TR_ACCESS_RIGHT_IS_VALID</a>&nbsp;&nbsp;&nbsp;BIT0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#0916177f437986d752a7d5b29ca17708">PAL_TR_PRIVILEGE_LEVEL_IS_VALID</a>&nbsp;&nbsp;&nbsp;BIT1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d8540b1a3b91cb2a6bfc08e715507799">PAL_TR_DIRTY_IS_VALID</a>&nbsp;&nbsp;&nbsp;BIT2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#15025c5ea403fd88e8991da3da2a9c06">PAL_TR_MEMORY_ATTR_IS_VALID</a>&nbsp;&nbsp;&nbsp;BIT3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#5a264c9dca04873a1b661908309ac7c4">PAL_VM_TR_READ</a>&nbsp;&nbsp;&nbsp;261</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#869415df5a9fbee9d2da93712bbfd06c">PAL_BUS_DISABLE_DATA_ERROR_SIGNALLING</a>&nbsp;&nbsp;&nbsp;BIT63</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#f022cd6243b6ea607ba0241630626baa">PAL_BUS_DISABLE_ADDRESS_ERROR_SIGNALLING</a>&nbsp;&nbsp;&nbsp;BIT62</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#9be526affa7f8e62821121ee2e534b68">PAL_BUS_DISABLE_ADDRESS_ERROR_CHECK</a>&nbsp;&nbsp;&nbsp;BIT61</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#33902d352584ebaab67ef63ae228afcc">PAL_BUS_DISABLE_INITIALIZATION_EVENT_SIGNALLING</a>&nbsp;&nbsp;&nbsp;BIT60</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#042811fb7ccb647ce74efe6c812629c3">PAL_BUS_DISABLE_INITIALIZATION_EVENT_CHECK</a>&nbsp;&nbsp;&nbsp;BIT59</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#0341677119f5e779b5feb66997786a17">PAL_BUS_DISABLE_ERROR_SIGNALLING</a>&nbsp;&nbsp;&nbsp;BIT58</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#6015f23c3932c73ebfb3e91fe6d8039e">PAL_BUS_DISABLE__INTERNAL_ERROR_SIGNALLING</a>&nbsp;&nbsp;&nbsp;BIT57</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#34c3fbb486e9dc6b639c1956e80b9dee">PAL_BUS_DISABLE_ERROR_CHECK</a>&nbsp;&nbsp;&nbsp;BIT56</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#7ee162b3a9e7aa783f641b9c6f179122">PAL_BUS_DISABLE_RSP_ERROR_CHECK</a>&nbsp;&nbsp;&nbsp;BIT55</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#2f4d688ede6043ca5b15d475bb11c772">PAL_BUS_DISABLE_TRANSACTION_QUEUE</a>&nbsp;&nbsp;&nbsp;BIT54</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#1b543765e4b61564dcc06193a1cdc2a4">PAL_BUS_ENABLE_EXCLUSIVE_CACHE_LINE_REPLACEMENT</a>&nbsp;&nbsp;&nbsp;BIT53</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#12888d4148cd6aa68136c6cc5258ba1f">PAL_BUS_ENABLE_SHARED_CACHE_LINE_REPLACEMENT</a>&nbsp;&nbsp;&nbsp;BIT52</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#6c665f4e6d79fef24178664a764eb03a">PAL_BUS_ENABLE_HALF_TRANSFER</a>&nbsp;&nbsp;&nbsp;BIT30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#c830945d8f1ef90439abeb24e7c42622">PAL_BUS_REQUEST_BUS_PARKING</a>&nbsp;&nbsp;&nbsp;BIT29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#af83a1ed5b3cf4359ef24957176e0e59">PAL_BUS_GET_FEATURES</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#90c1c9d64b8c037778e04e4662c9eb5d">PAL_BUS_SET_FEATURES</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#5a33dbf73ece6e2a4fc6f832f0e457ea">PAL_DEBUG_INFO</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#71fd7a51fd4d760379735e9fbb5f47dd">PAL_FIXED_ADDR</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#cbc9436ad35aa7d3761fe3c7ae9af5db">PAL_FREQ_BASE</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#36a802f68731a0ffa724304a815dcb22">PAL_FREQ_RATIOS</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4c6ae5ca8d568e5155217799161a746f">PAL_LOGICAL_TO_PHYSICAL</a>&nbsp;&nbsp;&nbsp;42</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#b66f9f9e0720027f607b1b9fec347310">PAL_PERF_MON_INFO</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#645072a32504177d8e0eeb434f448b05">PAL_PLATFORM_ADDR_INTERRUPT_BLOCK_TOKEN</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#9aa9e78d152bb6de46d971c48c8c79b4">PAL_PLATFORM_ADDR_IO_BLOCK_TOKEN</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#bc5ae9855420243e83eb0deb1d74e856">PAL_PLATFORM_ADDR</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4404b91e2eb3c6ced4715e8a9a6ad978">PAL_PROC_GET_FEATURES</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#edef9bb553d42b614472a42729d7c532">PAL_PROC_SET_FEATURES</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d95e55c6f92f798e661618c896d45c0f">PAL_APPLICATION_REGISTER_IMPLEMENTED</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#135a95f26153c02f18f6fc1ea49f99bf">PAL_APPLICATION_REGISTER_READABLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ebbfcc0738c32e253383b4a2ccdf429f">PAL_CONTROL_REGISTER_IMPLEMENTED</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#34d1d73de1b0d3c9faad7177411c95de">PAL_CONTROL_REGISTER_READABLE</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d76acb21c512061bc312b255e4410533">PAL_REGISTER_INFO</a>&nbsp;&nbsp;&nbsp;39</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#8b2956ba22fddf4df53c3870efdeef2a">PAL_RSE_INFO</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#a960dd8015992b6b54dcbeb97d11ec65">PAL_VERSION</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#94057c16657f9ba7613eba22f174f5d0">PAL_MC_PENDING</a>&nbsp;&nbsp;&nbsp;BIT0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#7b618ec47e6621a29230f2376feeb730">PAL_INIT_PENDING</a>&nbsp;&nbsp;&nbsp;BIT1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#63ddd9d20bf97a106e453a7cf106ea3c">PAL_MC_CLEAR_LOG</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#8ad962a8fd6d4464624f2e7f75636937">PAL_MC_DRAIN</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#260bc3359e21f0895ce8341b7cb5685d">PAL_MC_DYNAMIC_STATE</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ad3f5bea609493ae06b7f5888231ddcd">PAL_PROCESSOR_ERROR_MAP</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#281fd7fa8f5d506c070ca1e1ca541716">PAL_PROCESSOR_STATE_PARAM</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#7cb4c575d7c892125645f8c74e4cff89">PAL_STRUCTURE_SPECIFIC_ERROR</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#5130f5cb16ef7d1ed25ad7ad6f5e261b">PAL_ERR_INFO_BY_LEVEL_INDEX</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#6ab6b1849d990360bdcc7e1f72a988d5">PAL_ERR_INFO_TARGET_ADDRESS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ca6326748199baca7cb49c051f31bd2c">PAL_ERR_INFO_REQUESTER_IDENTIFIER</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#829d4ce1f5ad6321698b9b84f75ba3fb">PAL_ERR_INFO_REPONSER_INDENTIFIER</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d7e459eee42df022d8b307ff10deef8a">PAL_ERR_INFO_PRECISE_INSTRUCTION_POINTER</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4cdfbb0f46af83f9f9df96a24fac3220">PAL_MC_ERROR_INFO</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#026e12cb2efbe149810919faa6f8e81c">PAL_MC_EXPECTED</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#a7023a24330319e40e26b56b659c3f62">PAL_MC_REGISTER_MEM</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#c5583d118f5eb0e15d192369cae7222c">PAL_MC_RESUME</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4d58d4db52404baf9b235e1dfda7adfa">PAL_HALT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#87a8a430818a3c4576de79a51e000090">PAL_HALT_INFO</a>&nbsp;&nbsp;&nbsp;257</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#2e9d7423d386e3e79aa55ba5f503d466">PAL_HALT_LIGHT</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#15fdd66530820f53bbe5a747a25db250">PAL_CACHE_LINE_INIT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#8fdba3421736668cc42a97cd12616fdb">PAL_CACHE_READ</a>&nbsp;&nbsp;&nbsp;259</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#10db5098545f8daf38cb83e0bc938a54">PAL_CACHE_WRITE</a>&nbsp;&nbsp;&nbsp;260</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#172de4bfa90c13359e14cd977265049c">PAL_TEST_INFO</a>&nbsp;&nbsp;&nbsp;37</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#e6cddccc4a693072df246fe701fe13f3">PAL_TEST_PROC</a>&nbsp;&nbsp;&nbsp;258</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#a485843a644069e80dfc274833874247">PAL_COPY_INFO</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#dac650a58c6215a9210f853cb4b275bf">PAL_COPY_PAL</a>&nbsp;&nbsp;&nbsp;256</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#08a4daf709e2ee596be9fa26f55ade99">PAL_ENTER_IA_32_ENV</a>&nbsp;&nbsp;&nbsp;33</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#2895cd9d29fa339daf7a24180b6c224b">PAL_PMI_ENTRYPOINT</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d58741f8057506c18ca2b37c47373fe0">PAL_BRAND_INFO_ID_REQUEST</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#cdcd1be258fb049a20fecdb0f834587e">PAL_BRAND_INFO</a>&nbsp;&nbsp;&nbsp;274</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#59d61579b8d91b12c72aec8601baea0f">PAL_GET_HW_POLICY</a>&nbsp;&nbsp;&nbsp;48</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d6f24e6f13243bbd445e86a48012f457">PAL_SET_HW_POLICY_PERFORMANCE</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#98fcd2a63c6340f5bdd16398a93260b2">PAL_SET_HW_POLICY_FAIRNESS</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#36547ba47d2f3ac84778ffc5266aa2e5">PAL_SET_HW_POLICY_HIGH_PRIORITY</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#9f6df0503e4e18374c2d8e3c11bcb6a1">PAL_SET_HW_POLICY_EXCLUSIVE_HIGH_PRIORITY</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#6eadebde757ac6e9e4d1ddbc878fb98b">PAL_SET_HW_POLICY</a>&nbsp;&nbsp;&nbsp;49</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#d141fadf23c00a66f8f357cda261f17d">PAL_MC_ERROR_INJECT</a>&nbsp;&nbsp;&nbsp;276</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#286d1be0779686c29c6bd736d3666bb2">PAL_GET_PSTATE_RECENT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#4bae85ef7e458573c996a1a833bce7b8">PAL_GET_PSTATE_AVERAGE_NEW_START</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#ba451d5b6d9194376d95c2c06b5a1902">PAL_GET_PSTATE_AVERAGE</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#9c6abf5ac6b0d28fdc0eb7c66b950017">PAL_GET_PSTATE_NOW</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#09b668fc0f3ac6d0958d10a0b18e2f18">PAL_GET_PSTATE</a>&nbsp;&nbsp;&nbsp;262</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#dd2c8851eece99c150ca62562de9825f">PAL_PSTATE_INFO</a>&nbsp;&nbsp;&nbsp;44</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#778b5320c459b30945528070447abef9">PAL_SET_PSTATE</a>&nbsp;&nbsp;&nbsp;263</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#81e601bb3147f43bd860720816456a70">PAL_SHUTDOWN</a>&nbsp;&nbsp;&nbsp;45</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#9ebd12e3d35763d99704f138817394f8">PAL_MEMORY_BUFFER</a>&nbsp;&nbsp;&nbsp;277</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#7535a8430e5aa06e1b514ff77bd31612">PAL_VP_CREATE</a>&nbsp;&nbsp;&nbsp;265</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#8a7343234fbb5772f4e4e05128211118">PAL_VP_ENV_INFO</a>&nbsp;&nbsp;&nbsp;266</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#c8ee25f53549b75fc0b1f1e4fead4f55">PAL_VP_EXIT_ENV</a>&nbsp;&nbsp;&nbsp;267</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#6226d61239665dc82e146af1b3df685f">PAL_VP_INIT_ENV</a>&nbsp;&nbsp;&nbsp;268</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#b3153ec4ca56b213938bd1439741af06">PAL_VP_REGISTER</a>&nbsp;&nbsp;&nbsp;269</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#2858d1597358339d71000a10130f413b">PAL_VP_RESTORE</a>&nbsp;&nbsp;&nbsp;270</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#aee52c11edc7137ad480e30cab6fa7e9">PAL_VP_SAVE</a>&nbsp;&nbsp;&nbsp;271</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d21/a01039.html#0d6079a8ce55a7b9fc12194a65e203f4">PAL_VP_TERMINATE</a>&nbsp;&nbsp;&nbsp;272</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Main PAL API's defined in Intel Itanium Architecture Software Developer's Manual.<p>
Copyright (c) 2006 - 2008, Intel Corporation All rights reserved. This program and the accompanying materials are licensed and made available under the terms and conditions of the BSD License which accompanies this distribution. The full text of the license may be found at <a href="http://opensource.org/licenses/bsd-license.php">http://opensource.org/licenses/bsd-license.php</a><p>
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. <hr><h2>Define Documentation</h2>
<a class="anchor" name="d95e55c6f92f798e661618c896d45c0f"></a><!-- doxytag: member="Pal.h::PAL_APPLICATION_REGISTER_IMPLEMENTED" ref="d95e55c6f92f798e661618c896d45c0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_APPLICATION_REGISTER_IMPLEMENTED&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="135a95f26153c02f18f6fc1ea49f99bf"></a><!-- doxytag: member="Pal.h::PAL_APPLICATION_REGISTER_READABLE" ref="135a95f26153c02f18f6fc1ea49f99bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_APPLICATION_REGISTER_READABLE&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cdcd1be258fb049a20fecdb0f834587e"></a><!-- doxytag: member="Pal.h::PAL_BRAND_INFO" ref="cdcd1be258fb049a20fecdb0f834587e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BRAND_INFO&nbsp;&nbsp;&nbsp;274          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_BRAND_INFO.<p>
Provides processor branding information. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_BRAND_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InfoRequest</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the information that is being requested. (See PAL_BRAND_INFO_ID_REQUEST) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the address of the 128-byte block to which the processor brand string shall be written.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-6</em>&nbsp;</td><td>Input argument is not implemented.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Brand information returned. The format of this value is dependent on the input values passed. </dd></dl>

</div>
</div><p>
<a class="anchor" name="d58741f8057506c18ca2b37c47373fe0"></a><!-- doxytag: member="Pal.h::PAL_BRAND_INFO_ID_REQUEST" ref="d58741f8057506c18ca2b37c47373fe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BRAND_INFO_ID_REQUEST&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The ASCII brand identification string will be copied to the address specified in the address input argument. The processor brand identification string is defined to be a maximum of 128 characters long; 127 bytes will contain characters and the 128th byte is defined to be NULL (0). A processor may return less than the 127 ASCII characters as long as the string is null terminated. The string length will be placed in the brand_info return argument. 
</div>
</div><p>
<a class="anchor" name="6015f23c3932c73ebfb3e91fe6d8039e"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE__INTERNAL_ERROR_SIGNALLING" ref="6015f23c3932c73ebfb3e91fe6d8039e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE__INTERNAL_ERROR_SIGNALLING&nbsp;&nbsp;&nbsp;BIT57          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, BERR# is signalled when internal processor requestor initiated bus errors are detected. When 1, internal requester bus errors are not signalled on the bus. 
</div>
</div><p>
<a class="anchor" name="9be526affa7f8e62821121ee2e534b68"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_ADDRESS_ERROR_CHECK" ref="9be526affa7f8e62821121ee2e534b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_ADDRESS_ERROR_CHECK&nbsp;&nbsp;&nbsp;BIT61          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, bus errors are detected, single bit errors are corrected., and a CMCI or MCA is generated internally to the processor. When 1, no bus address errors are detected or corrected. 
</div>
</div><p>
<a class="anchor" name="f022cd6243b6ea607ba0241630626baa"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_ADDRESS_ERROR_SIGNALLING" ref="f022cd6243b6ea607ba0241630626baa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_ADDRESS_ERROR_SIGNALLING&nbsp;&nbsp;&nbsp;BIT62          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, bus address errors are signalled on the bus. When 1, no bus errors are signalled on the bus. If Disable Bus Address Error Checking is 1, this bit is ignored. 
</div>
</div><p>
<a class="anchor" name="869415df5a9fbee9d2da93712bbfd06c"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_DATA_ERROR_SIGNALLING" ref="869415df5a9fbee9d2da93712bbfd06c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_DATA_ERROR_SIGNALLING&nbsp;&nbsp;&nbsp;BIT63          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, bus data errors are detected and single bit errors are corrected. When 1, no error detection or correction is done. 
</div>
</div><p>
<a class="anchor" name="34c3fbb486e9dc6b639c1956e80b9dee"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_ERROR_CHECK" ref="34c3fbb486e9dc6b639c1956e80b9dee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_ERROR_CHECK&nbsp;&nbsp;&nbsp;BIT56          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, the processor takes an MCA if BERR# is asserted. When 1, the processor ignores the BERR# signal. 
</div>
</div><p>
<a class="anchor" name="0341677119f5e779b5feb66997786a17"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_ERROR_SIGNALLING" ref="0341677119f5e779b5feb66997786a17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_ERROR_SIGNALLING&nbsp;&nbsp;&nbsp;BIT58          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, BERR# is signalled if a bus error is detected. When 1, bus errors are not signalled on the bus. 
</div>
</div><p>
<a class="anchor" name="042811fb7ccb647ce74efe6c812629c3"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_INITIALIZATION_EVENT_CHECK" ref="042811fb7ccb647ce74efe6c812629c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_INITIALIZATION_EVENT_CHECK&nbsp;&nbsp;&nbsp;BIT59          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, bus protocol errors (BINIT#) are detected and sampled and an MCA is generated internally to the processor. When 1, the processor will ignore bus protocol error conditions (BINIT#). 
</div>
</div><p>
<a class="anchor" name="33902d352584ebaab67ef63ae228afcc"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_INITIALIZATION_EVENT_SIGNALLING" ref="33902d352584ebaab67ef63ae228afcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_INITIALIZATION_EVENT_SIGNALLING&nbsp;&nbsp;&nbsp;BIT60          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, bus protocol errors (BINIT#) are signaled by the processor on the bus. When 1, bus protocol errors (BINIT#) are not signaled on the bus. If Disable Bus Initialization Event Checking is 1, this bit is ignored. 
</div>
</div><p>
<a class="anchor" name="7ee162b3a9e7aa783f641b9c6f179122"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_RSP_ERROR_CHECK" ref="7ee162b3a9e7aa783f641b9c6f179122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_RSP_ERROR_CHECK&nbsp;&nbsp;&nbsp;BIT55          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, the processor asserts BINIT# if it detects a parity error on the signals which identify the transactions to which this is a response. When 1, the processor ignores parity on these signals. 
</div>
</div><p>
<a class="anchor" name="2f4d688ede6043ca5b15d475bb11c772"></a><!-- doxytag: member="Pal.h::PAL_BUS_DISABLE_TRANSACTION_QUEUE" ref="2f4d688ede6043ca5b15d475bb11c772" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_DISABLE_TRANSACTION_QUEUE&nbsp;&nbsp;&nbsp;BIT54          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, the in-order transaction queue is limited only by the number of hardware entries. When 1, the processor's in-order transactions queue is limited to one entry. 
</div>
</div><p>
<a class="anchor" name="1b543765e4b61564dcc06193a1cdc2a4"></a><!-- doxytag: member="Pal.h::PAL_BUS_ENABLE_EXCLUSIVE_CACHE_LINE_REPLACEMENT" ref="1b543765e4b61564dcc06193a1cdc2a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_ENABLE_EXCLUSIVE_CACHE_LINE_REPLACEMENT&nbsp;&nbsp;&nbsp;BIT53          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable a bus cache line replacement transaction when a cache line in the exclusive state is replaced from the highest level processor cache and is not present in the lower level processor caches. When 0, no bus cache line replacement transaction will be seen on the bus. When 1, bus cache line replacement transactions will be seen on the bus when the above condition is detected. 
</div>
</div><p>
<a class="anchor" name="6c665f4e6d79fef24178664a764eb03a"></a><!-- doxytag: member="Pal.h::PAL_BUS_ENABLE_HALF_TRANSFER" ref="6c665f4e6d79fef24178664a764eb03a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_ENABLE_HALF_TRANSFER&nbsp;&nbsp;&nbsp;BIT30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, the data bus is configured at the 2x data transfer rate.When 1, the data bus is configured at the 1x data transfer rate, 30 Opt. Req. Disable Bus Lock Mask. When 0, the processor executes locked transactions atomically. When 1, the processor masks the bus lock signal and executes locked transactions as a non-atomic series of transactions. 
</div>
</div><p>
<a class="anchor" name="12888d4148cd6aa68136c6cc5258ba1f"></a><!-- doxytag: member="Pal.h::PAL_BUS_ENABLE_SHARED_CACHE_LINE_REPLACEMENT" ref="12888d4148cd6aa68136c6cc5258ba1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_ENABLE_SHARED_CACHE_LINE_REPLACEMENT&nbsp;&nbsp;&nbsp;BIT52          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable a bus cache line replacement transaction when a cache line in the shared or exclusive state is replaced from the highest level processor cache and is not present in the lower level processor caches. When 0, no bus cache line replacement transaction will be seen on the bus. When 1, bus cache line replacement transactions will be seen on the bus when the above condition is detected. 
</div>
</div><p>
<a class="anchor" name="af83a1ed5b3cf4359ef24957176e0e59"></a><!-- doxytag: member="Pal.h::PAL_BUS_GET_FEATURES" ref="af83a1ed5b3cf4359ef24957176e0e59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_GET_FEATURES&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_BUS_GET_FEATURES.<p>
Return configurable processor bus interface features and their current settings. It is required by Itanium processors. The PAL procedure supports the Stacked Register calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_BUS_GET_FEATURES within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 64-bit vector of features implemented. (1=implemented, 0=not implemented) <p>
R10 64-bit vector of current feature settings. <p>
R11 64-bit vector of features controllable by software. (1=controllable, 0= not controllable) </dd></dl>

</div>
</div><p>
<a class="anchor" name="c830945d8f1ef90439abeb24e7c42622"></a><!-- doxytag: member="Pal.h::PAL_BUS_REQUEST_BUS_PARKING" ref="c830945d8f1ef90439abeb24e7c42622" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_REQUEST_BUS_PARKING&nbsp;&nbsp;&nbsp;BIT29          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When 0, the processor will deassert bus request when finished with each transaction. When 1, the processor will continue to assert bus request after it has finished, if it was the last agent to own the bus and if there are no other pending requests. 
</div>
</div><p>
<a class="anchor" name="90c1c9d64b8c037778e04e4662c9eb5d"></a><!-- doxytag: member="Pal.h::PAL_BUS_SET_FEATURES" ref="90c1c9d64b8c037778e04e4662c9eb5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_BUS_SET_FEATURES&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_BUS_SET_FEATURES.<p>
Enable or disable configurable features in processor bus interface. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_BUS_SET_FEATURES within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>FeatureSelect</em>&nbsp;</td><td>64-bit vector denoting desired state of each feature (1=select, 0=non-select).</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="bf73dc84a53febb25112c4aeed4c6e1a"></a><!-- doxytag: member="Pal.h::PAL_CACHE_ATTR_WB" ref="bf73dc84a53febb25112c4aeed4c6e1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_ATTR_WB&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b6fef19195d6a89ed68a98957b47834e"></a><!-- doxytag: member="Pal.h::PAL_CACHE_ATTR_WT" ref="b6fef19195d6a89ed68a98957b47834e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_ATTR_WT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Attributes of PAL_CACHE_CONFIG_INFO1 
</div>
</div><p>
<a class="anchor" name="abcd6eacc4a6b37bbe188e4e41d40310"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH" ref="abcd6eacc4a6b37bbe188e4e41d40310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_FLUSH.<p>
Flush the instruction or data caches. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at virtual mode and physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_FLUSH within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheType</em>&nbsp;</td><td>Unsigned 64-bit integer indicating which cache to flush. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>Formatted bit vector indicating the operation of this call. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ProgressIndicator</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the starting position of the flush operation.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>2</em>&nbsp;</td><td>Call completed without error, but a PMI was taken during the execution of this procedure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call has not completed flushing due to a pending interrupt. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned 64-bit integer specifying the vector number of the pending interrupt. <p>
R10 Unsigned 64-bit integer specifying the starting position of the flush operation. <p>
R11 Unsigned 64-bit integer specifying the vector number of the pending interrupt. </dd></dl>

</div>
</div><p>
<a class="anchor" name="30f506bf5607489e2735bd44535e69ca"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_ALL" ref="30f506bf5607489e2735bd44535e69ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_ALL&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ec6016cea586d1ddd0836965d5fbbb00"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_DATA_ALL" ref="ec6016cea586d1ddd0836965d5fbbb00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_DATA_ALL&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="090b6288cc01b200e939147f3783fded"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_INSTRUCTION_ALL" ref="090b6288cc01b200e939147f3783fded" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_INSTRUCTION_ALL&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CacheType of PAL_CACHE_FLUSH. 
</div>
</div><p>
<a class="anchor" name="31500adbc65499db3aed9444f1711e58"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_INVALIDATE_LINES" ref="31500adbc65499db3aed9444f1711e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_INVALIDATE_LINES&nbsp;&nbsp;&nbsp;BIT0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bitmask of Opearation of PAL_CACHE_FLUSH. 
</div>
</div><p>
<a class="anchor" name="ee5197b6784d11466786f362c340c3f4"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_NO_INTERRUPT" ref="ee5197b6784d11466786f362c340c3f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_NO_INTERRUPT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="728c17c3d6aa980cb45a6cdc82139eef"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_NO_INVALIDATE_LINES" ref="728c17c3d6aa980cb45a6cdc82139eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_NO_INVALIDATE_LINES&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e88f730b4f66caa70611b22ead889ba6"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_POLL_INTERRUPT" ref="e88f730b4f66caa70611b22ead889ba6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_POLL_INTERRUPT&nbsp;&nbsp;&nbsp;BIT1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="94e3f50b4085e746509437dd86ef546c"></a><!-- doxytag: member="Pal.h::PAL_CACHE_FLUSH_SYNC_TO_DATA" ref="94e3f50b4085e746509437dd86ef546c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_FLUSH_SYNC_TO_DATA&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="df7fdfc2b2cfa5d4d32e82dd073d5f7a"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INFO" ref="df7fdfc2b2cfa5d4d32e82dd073d5f7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INFO&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_INFO.<p>
Return detailed instruction or data cache information. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at virtual mode and physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheLevel</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the level in the cache hierarchy for which information is requested. This value must be between 0 and one less than the value returned in the cache_levels return value from PAL_CACHE_SUMMARY. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheType</em>&nbsp;</td><td>Unsigned 64-bit integer with a value of 1 for instruction cache and 2 for data or unified cache. All other values are reserved. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Reserved</em>&nbsp;</td><td>Should be 0.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Detail the characteristics of a given processor controlled cache in the cache hierarchy. See <a class="el" href="../../dd/db2/a00737.html">PAL_CACHE_INFO_RETURN1</a>. <p>
R10 Detail the characteristics of a given processor controlled cache in the cache hierarchy. See <a class="el" href="../../d1/da6/a00738.html">PAL_CACHE_INFO_RETURN2</a>. <p>
R11 Reserved with 0. </dd></dl>

</div>
</div><p>
<a class="anchor" name="23a4d45f01c69e3a643fe2b6ff7d8bc1"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT" ref="23a4d45f01c69e3a643fe2b6ff7d8bc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_INIT.<p>
Initialize the instruction or data caches. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_INIT within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Level</em>&nbsp;</td><td>Unsigned 64-bit integer containing the level of cache to initialize. If the cache level can be initialized independently, only that level will be initialized. Otherwise implementation-dependent side-effects will occur. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheType</em>&nbsp;</td><td>Unsigned 64-bit integer with a value of 1 to initialize the instruction cache, 2 to initialize the data cache, or 3 to initialize both. All other values are reserved. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Restrict</em>&nbsp;</td><td>Unsigned 64-bit integer with a value of 0 or 1. All other values are reserved. If restrict is 1 and initializing the specified level and cache_type of the cache would cause side-effects, PAL_CACHE_INIT will return -4 instead of initializing the cache.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-4</em>&nbsp;</td><td>Call could not initialize the specified level and cache_type of the cache without side-effects and restrict was 1. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="120780572034d0b221cac7ea5a69dd6b"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT_ALL" ref="120780572034d0b221cac7ea5a69dd6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT_ALL&nbsp;&nbsp;&nbsp;0xffffffffffffffffULL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Level of PAL_CACHE_INIT. 
</div>
</div><p>
<a class="anchor" name="cce759d8d5d29100371dd61e1ee1159f"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT_NO_RESTRICT" ref="cce759d8d5d29100371dd61e1ee1159f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT_NO_RESTRICT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Restrict of PAL_CACHE_INIT. 
</div>
</div><p>
<a class="anchor" name="94a201684f05ec11ef52ba16f29b7a57"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT_RESTRICTED" ref="94a201684f05ec11ef52ba16f29b7a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT_RESTRICTED&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d12eca24e8c3c3029fcc98502dd58950"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT_TYPE_DATA" ref="d12eca24e8c3c3029fcc98502dd58950" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT_TYPE_DATA&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8e67caedca920f82171734c99ceda36b"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT_TYPE_INSTRUCTION" ref="8e67caedca920f82171734c99ceda36b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT_TYPE_INSTRUCTION&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CacheType 
</div>
</div><p>
<a class="anchor" name="cae08fcace137b042add1ff2ba719821"></a><!-- doxytag: member="Pal.h::PAL_CACHE_INIT_TYPE_INSTRUCTION_AND_DATA" ref="cae08fcace137b042add1ff2ba719821" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_INIT_TYPE_INSTRUCTION_AND_DATA&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="15fdd66530820f53bbe5a747a25db250"></a><!-- doxytag: member="Pal.h::PAL_CACHE_LINE_INIT" ref="15fdd66530820f53bbe5a747a25db250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_LINE_INIT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_LINE_INIT.<p>
Initialize tags and data of a cache line for processor testing. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_LINE_INIT within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>Unsigned 64-bit integer value denoting the physical address from which the physical page number is to be generated. The address must be an implemented physical address, bit 63 must be zero. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>DataValue</em>&nbsp;</td><td>64-bit data value which is used to initialize the cache line.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="34489295d9c1a29ddc4634c17b429761"></a><!-- doxytag: member="Pal.h::PAL_CACHE_LOAD_NONE_TEMPORAL_LVL_1" ref="34489295d9c1a29ddc4634c17b429761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_LOAD_NONE_TEMPORAL_LVL_1&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9e03a014b4688638d8d4f11d872ee806"></a><!-- doxytag: member="Pal.h::PAL_CACHE_LOAD_NONE_TEMPORAL_LVL_ALL" ref="9e03a014b4688638d8d4f11d872ee806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_LOAD_NONE_TEMPORAL_LVL_ALL&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="37e42a3faa92260b23656b08fcd2e64a"></a><!-- doxytag: member="Pal.h::PAL_CACHE_LOAD_TEMPORAL_LVL_1" ref="37e42a3faa92260b23656b08fcd2e64a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_LOAD_TEMPORAL_LVL_1&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL_CACHE_CONFIG_INFO1.StoreHint 
</div>
</div><p>
<a class="anchor" name="2c3da4df8319a7b92a7ab2719f6540c8"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROT_INFO" ref="2c3da4df8319a7b92a7ab2719f6540c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROT_INFO&nbsp;&nbsp;&nbsp;38          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_PROT_INFO.<p>
Return instruction or data cache protection information. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_PROT_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheLevel</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the level in the cache hierarchy for which information is requested. This value must be between 0 and one less than the value returned in the cache_levels return value from PAL_CACHE_SUMMARY. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheType</em>&nbsp;</td><td>Unsigned 64-bit integer with a value of 1 for instruction cache and 2 for data or unified cache. All other values are reserved.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Detail the characteristics of a given processor controlled cache in the cache hierarchy. See <a class="el" href="../../da/df7/a00739.html">PAL_CACHE_PROTECTION</a>[0..1]. <p>
R10 Detail the characteristics of a given processor controlled cache in the cache hierarchy. See <a class="el" href="../../da/df7/a00739.html">PAL_CACHE_PROTECTION</a>[2..3]. <p>
R11 Detail the characteristics of a given processor controlled cache in the cache hierarchy. See <a class="el" href="../../da/df7/a00739.html">PAL_CACHE_PROTECTION</a>[4..5]. </dd></dl>

</div>
</div><p>
<a class="anchor" name="d06f330ab66e99c50f61e3f8e03d9c35"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_ECC_PROTECT" ref="d06f330ab66e99c50f61e3f8e03d9c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_ECC_PROTECT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="64bd559cc77aa802d0f0517256495b16"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_EVEN_PROTECT" ref="64bd559cc77aa802d0f0517256495b16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_EVEN_PROTECT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b6d59b862c7c6e35bf758c35b91fee83"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_NONE_PROTECT" ref="b6d59b862c7c6e35bf758c35b91fee83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_NONE_PROTECT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="../../da/df7/a00739.html#7f998322a51fd2378bec7bc84ac4b384">PAL_CACHE_PROTECTION.Method</a>. 
</div>
</div><p>
<a class="anchor" name="ebd75e6f94a5ec3af895b5e7235cc8d6"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_ODD_PROTECT" ref="ebd75e6f94a5ec3af895b5e7235cc8d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_ODD_PROTECT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="91969faa3e4f2be2776ffc41f292e891"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_PROTECT_DATA" ref="91969faa3e4f2be2776ffc41f292e891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_PROTECT_DATA&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<a class="el" href="../../da/df7/a00739.html#435829749ae9f690a9f1fe96f3577fa5">PAL_CACHE_PROTECTION.TagOrData</a>. 
</div>
</div><p>
<a class="anchor" name="b14fd22130282654aea2c05cef5403ea"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_PROTECT_DATA_ANDTHEN_TAG" ref="b14fd22130282654aea2c05cef5403ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_PROTECT_DATA_ANDTHEN_TAG&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f1dcfa200b8aa0c8df246e4a7f17f556"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_PROTECT_TAG" ref="f1dcfa200b8aa0c8df246e4a7f17f556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_PROTECT_TAG&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a6565466844919bd4899fc8c02fb0869"></a><!-- doxytag: member="Pal.h::PAL_CACHE_PROTECTION_PROTECT_TAG_ANDTHEN_DATA" ref="a6565466844919bd4899fc8c02fb0869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_PROTECTION_PROTECT_TAG_ANDTHEN_DATA&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8fdba3421736668cc42a97cd12616fdb"></a><!-- doxytag: member="Pal.h::PAL_CACHE_READ" ref="8fdba3421736668cc42a97cd12616fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_READ&nbsp;&nbsp;&nbsp;259          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_READ.<p>
Read tag and data of a cache line for diagnostic testing. It is optional. The PAL procedure supports the Satcked Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_READ within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>LineId</em>&nbsp;</td><td>8-byte formatted value describing where in the cache to read the data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>64-bit 8-byte aligned physical address from which to read the data. The address must be an implemented physical address on the processor model with bit 63 set to zero.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>The word at address was found in the cache, but the line was invalid. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-5</em>&nbsp;</td><td>The word at address was not found in the cache. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-7</em>&nbsp;</td><td>The operation requested is not supported for this cache_type and level.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Right-justified value returned from the cache line. <p>
R10 The number of bits returned in data. <p>
R11 The status of the cache line. </dd></dl>

</div>
</div><p>
<a class="anchor" name="8a4057da36cadf8c5423536b58d0bb42"></a><!-- doxytag: member="Pal.h::PAL_CACHE_SHARED_INFO" ref="8a4057da36cadf8c5423536b58d0bb42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_SHARED_INFO&nbsp;&nbsp;&nbsp;43          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_SHARED_INFO.<p>
Returns information on which logical processors share caches. It is optional. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_SHARED_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheLevel</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the level in the cache hierarchy for which information is requested. This value must be between 0 and one less than the value returned in the cache_levels return value from PAL_CACHE_SUMMARY. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CacheType</em>&nbsp;</td><td>Unsigned 64-bit integer with a value of 1 for instruction cache and 2 for data or unified cache. All other values are reserved. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ProcNumber</em>&nbsp;</td><td>Unsigned 64-bit integer that specifies for which logical processor information is being requested. This input argument must be zero for the first call to this procedure and can be a maximum value of one less than the number of logical processors sharing this cache, which is returned by the num_shared return value.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer that returns the number of logical processors that share the processor cache level and type, for which information was requested. <p>
R10 The format of <a class="el" href="../../d5/de8/a00749.html">PAL_PCOC_N_CACHE_INFO1</a>. <p>
R11 The format of <a class="el" href="../../d9/db0/a00750.html">PAL_PCOC_N_CACHE_INFO2</a>. </dd></dl>

</div>
</div><p>
<a class="anchor" name="96448d904a8452423daa4e5bc9b24d76"></a><!-- doxytag: member="Pal.h::PAL_CACHE_STORE_NONE_TEMPORAL" ref="96448d904a8452423daa4e5bc9b24d76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_STORE_NONE_TEMPORAL&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f83b44788a509e08549cb1d62b77d473"></a><!-- doxytag: member="Pal.h::PAL_CACHE_STORE_NONE_TEMPORAL_LVL_ALL" ref="f83b44788a509e08549cb1d62b77d473" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_STORE_NONE_TEMPORAL_LVL_ALL&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e068ad7d65c4066f3ba43910ba2c0bfb"></a><!-- doxytag: member="Pal.h::PAL_CACHE_STORE_TEMPORAL" ref="e068ad7d65c4066f3ba43910ba2c0bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_STORE_TEMPORAL&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL_CACHE_CONFIG_INFO1.StoreHint 
</div>
</div><p>
<a class="anchor" name="812110c8140ac3a7a7cc2ed3312dd237"></a><!-- doxytag: member="Pal.h::PAL_CACHE_STORE_TEMPORAL_LVL_1" ref="812110c8140ac3a7a7cc2ed3312dd237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_STORE_TEMPORAL_LVL_1&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL_CACHE_CONFIG_INFO1.StoreHint 
</div>
</div><p>
<a class="anchor" name="87df498d834fcb14c849fa98a5cb70f6"></a><!-- doxytag: member="Pal.h::PAL_CACHE_SUMMARY" ref="87df498d834fcb14c849fa98a5cb70f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_SUMMARY&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_SUMMARY.<p>
Return a summary of the cache hierarchy. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_SUMMARY within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 CacheLevels Unsigned 64-bit integer denoting the number of levels of cache implemented by the processor. Strictly, this is the number of levels for which the cache controller is integrated into the processor (the cache SRAMs may be external to the processor). <p>
R10 UniqueCaches Unsigned 64-bit integer denoting the number of unique caches implemented by the processor. This has a maximum of 2*cache_levels, but may be less if any of the levels in the cache hierarchy are unified caches or do not have both instruction and data caches. </dd></dl>

</div>
</div><p>
<a class="anchor" name="10db5098545f8daf38cb83e0bc938a54"></a><!-- doxytag: member="Pal.h::PAL_CACHE_WRITE" ref="10db5098545f8daf38cb83e0bc938a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CACHE_WRITE&nbsp;&nbsp;&nbsp;260          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_CACHE_WRITE.<p>
Write tag and data of a cache for diagnostic testing. It is optional. The PAL procedure supports the Satcked Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_CACHE_WRITE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>LineId</em>&nbsp;</td><td>8-byte formatted value describing where in the cache to write the data. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>64-bit 8-byte aligned physical address at which the data should be written. The address must be an implemented physical address on the processor model with bit 63 set to 0. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>Unsigned 64-bit integer value to write into the specified part of the cache.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-7</em>&nbsp;</td><td>The operation requested is not supported for this cache_type and level. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="ebbfcc0738c32e253383b4a2ccdf429f"></a><!-- doxytag: member="Pal.h::PAL_CONTROL_REGISTER_IMPLEMENTED" ref="ebbfcc0738c32e253383b4a2ccdf429f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CONTROL_REGISTER_IMPLEMENTED&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="34d1d73de1b0d3c9faad7177411c95de"></a><!-- doxytag: member="Pal.h::PAL_CONTROL_REGISTER_READABLE" ref="34d1d73de1b0d3c9faad7177411c95de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_CONTROL_REGISTER_READABLE&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a485843a644069e80dfc274833874247"></a><!-- doxytag: member="Pal.h::PAL_COPY_INFO" ref="a485843a644069e80dfc274833874247" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_COPY_INFO&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_COPY_INFO.<p>
Return information needed to relocate PAL procedures and PAL PMI code to memory. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_COPY_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CopyType</em>&nbsp;</td><td>Unsigned integer denoting type of procedures for which copy information is requested. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PlatformInfo</em>&nbsp;</td><td>8-byte formatted value describing the number of processors and the number of interrupt controllers currently enabled on the system. See <a class="el" href="../../dd/d5c/a00752.html">PAL_PLATFORM_INFO</a>. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>McaProcStateInfo</em>&nbsp;</td><td>Unsigned integer denoting the number of bytes that SAL needs for the min-state save area for each processor.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer denoting the number of bytes of PAL information that must be copied to main memory. <p>
R10 Unsigned integer denoting the starting alignment of the data to be copied. </dd></dl>

</div>
</div><p>
<a class="anchor" name="dac650a58c6215a9210f853cb4b275bf"></a><!-- doxytag: member="Pal.h::PAL_COPY_PAL" ref="dac650a58c6215a9210f853cb4b275bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_COPY_PAL&nbsp;&nbsp;&nbsp;256          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_COPY_PAL.<p>
Relocate PAL procedures and PAL PMI code to memory. It is required by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_COPY_PAL within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TargetAddress</em>&nbsp;</td><td>Physical address of a memory buffer to copy relocatable PAL procedures and PAL PMI code. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>AllocSize</em>&nbsp;</td><td>Unsigned integer denoting the size of the buffer passed by SAL for the copy operation. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>CopyOption</em>&nbsp;</td><td>Unsigned integer indicating whether relocatable PAL code and PAL PMI code should be copied from firmware address space to main memory.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer denoting the offset of PAL_PROC in the relocatable segment copied. </dd></dl>

</div>
</div><p>
<a class="anchor" name="5a33dbf73ece6e2a4fc6f832f0e457ea"></a><!-- doxytag: member="Pal.h::PAL_DEBUG_INFO" ref="5a33dbf73ece6e2a4fc6f832f0e457ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_DEBUG_INFO&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_DEBUG_INFO.<p>
Return the number of instruction and data breakpoint registers. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_DEBUG_INFO within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned 64-bit integer denoting the number of pairs of instruction debug registers implemented by the processor. <p>
R10 Unsigned 64-bit integer denoting the number of pairs of data debug registers implemented by the processor. </dd></dl>

</div>
</div><p>
<a class="anchor" name="08a4daf709e2ee596be9fa26f55ade99"></a><!-- doxytag: member="Pal.h::PAL_ENTER_IA_32_ENV" ref="08a4daf709e2ee596be9fa26f55ade99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_ENTER_IA_32_ENV&nbsp;&nbsp;&nbsp;33          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_ENTER_IA_32_ENV.<p>
Enter IA-32 System environment. It is optional. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
Note: Since this is a special call, it does not follow the PAL static register calling convention. GR28 contains the index of PAL_ENTER_IA_32_ENV within the list of PAL procedures. All other input arguments including GR29-GR31 are setup by SAL to values as required by the IA-32 operating system defined in Table 11-67. The registers that are designated as preserved, scratch, input arguments and procedure return values by the static procedure calling convention are not followed by this call. For instance, GR5 and GR6 need not be preserved since these are regarded as scratch by the IA-32 operating system. Note: In an MP system, this call must be COMPLETED on the first CPU to enter the IA-32 System Environment (may or may not be the BSP) prior to being called on the remaining processors in the MP system.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>GR28 contains the index of the PAL_ENTER_IA_32_ENV call within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>The</em>&nbsp;</td><td>status is returned in GR4. -1 - Un-implemented procedure 0 JMPE detected at privilege level</td></tr>
  </table>
</dl>
0 - 1 SAL allocated buffer for IA-32 System Environment operation is too small<p>
2 - IA-32 Firmware Checksum Error<p>
3 - SAL allocated buffer for IA-32 System Environment operation is not properly aligned<p>
4 - Error in SAL MP Info Table<p>
5 - Error in SAL Memory Descriptor Table<p>
6 - Error in SAL System Table<p>
7 - Inconsistent IA-32 state<p>
8 - IA-32 Firmware Internal Error<p>
9 - IA-32 Soft Reset (Note: remaining register state is undefined for this termination reason)<p>
10 - Machine Check Error<p>
11 - Error in SAL I/O Intercept Table<p>
12 - Processor exit due to other processor in MP system terminating the IA32 system environment. (Note: remaining register state is undefined for this termination reason.)<p>
13 - Itanium architecture-based state corruption by either SAL PMI handler or I/O Intercept callback function. 
</div>
</div><p>
<a class="anchor" name="5130f5cb16ef7d1ed25ad7ad6f5e261b"></a><!-- doxytag: member="Pal.h::PAL_ERR_INFO_BY_LEVEL_INDEX" ref="5130f5cb16ef7d1ed25ad7ad6f5e261b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_ERR_INFO_BY_LEVEL_INDEX&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d7e459eee42df022d8b307ff10deef8a"></a><!-- doxytag: member="Pal.h::PAL_ERR_INFO_PRECISE_INSTRUCTION_POINTER" ref="d7e459eee42df022d8b307ff10deef8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_ERR_INFO_PRECISE_INSTRUCTION_POINTER&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="829d4ce1f5ad6321698b9b84f75ba3fb"></a><!-- doxytag: member="Pal.h::PAL_ERR_INFO_REPONSER_INDENTIFIER" ref="829d4ce1f5ad6321698b9b84f75ba3fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_ERR_INFO_REPONSER_INDENTIFIER&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ca6326748199baca7cb49c051f31bd2c"></a><!-- doxytag: member="Pal.h::PAL_ERR_INFO_REQUESTER_IDENTIFIER" ref="ca6326748199baca7cb49c051f31bd2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_ERR_INFO_REQUESTER_IDENTIFIER&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6ab6b1849d990360bdcc7e1f72a988d5"></a><!-- doxytag: member="Pal.h::PAL_ERR_INFO_TARGET_ADDRESS" ref="6ab6b1849d990360bdcc7e1f72a988d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_ERR_INFO_TARGET_ADDRESS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="71fd7a51fd4d760379735e9fbb5f47dd"></a><!-- doxytag: member="Pal.h::PAL_FIXED_ADDR" ref="71fd7a51fd4d760379735e9fbb5f47dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_FIXED_ADDR&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_FIXED_ADDR.<p>
Return the fixed component of a processor's directed address. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_FIXED_ADDR within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Fixed geographical address of this processor. </dd></dl>

</div>
</div><p>
<a class="anchor" name="cbc9436ad35aa7d3761fe3c7ae9af5db"></a><!-- doxytag: member="Pal.h::PAL_FREQ_BASE" ref="cbc9436ad35aa7d3761fe3c7ae9af5db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_FREQ_BASE&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_FREQ_BASE.<p>
Return the frequency of the output clock for use by the platform, if generated by the processor. It is optinal. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_FREQ_BASE within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Base frequency of the platform if generated by the processor chip. </dd></dl>

</div>
</div><p>
<a class="anchor" name="36a802f68731a0ffa724304a815dcb22"></a><!-- doxytag: member="Pal.h::PAL_FREQ_RATIOS" ref="36a802f68731a0ffa724304a815dcb22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_FREQ_RATIOS&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_FREQ_RATIOS.<p>
Return ratio of processor, bus, and interval time counter to processor input clock or output clock for platform use, if generated by the processor. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_FREQ_RATIOS within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Ratio of the processor frequency to the input clock of the processor, if the platform clock is generated externally or to the output clock to the platform, if the platform clock is generated by the processor. <p>
R10 Ratio of the bus frequency to the input clock of the processor, if the platform clock is generated externally or to the output clock to the platform, if the platform clock is generated by the processor. <p>
R11 Ratio of the interval timer counter rate to input clock of the processor, if the platform clock is generated externally or to the output clock to the platform, if the platform clock is generated by the processor. </dd></dl>

</div>
</div><p>
<a class="anchor" name="59d61579b8d91b12c72aec8601baea0f"></a><!-- doxytag: member="Pal.h::PAL_GET_HW_POLICY" ref="59d61579b8d91b12c72aec8601baea0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_GET_HW_POLICY&nbsp;&nbsp;&nbsp;48          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_GET_HW_POLICY.<p>
Returns the current hardware resource sharing policy of the processor. It is optional by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_GET_HW_POLICY within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ProcessorNumber</em>&nbsp;</td><td>Unsigned 64-bit integer that specifies for which logical processor information is being requested. This input argument must be zero for the first call to this procedure and can be a maximum value of one less than the number of logical processors impacted by the hardware resource sharing policy, which is returned by the R10 return value.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned 64-bit integer representing the current hardware resource sharing policy. <p>
R10 Unsigned 64-bit integer that returns the number of logical processors impacted by the policy input argument. <p>
R11 Unsigned 64-bit integer containing the logical address of one of the logical processors impacted by policy modification. </dd></dl>

</div>
</div><p>
<a class="anchor" name="09b668fc0f3ac6d0958d10a0b18e2f18"></a><!-- doxytag: member="Pal.h::PAL_GET_PSTATE" ref="09b668fc0f3ac6d0958d10a0b18e2f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_GET_PSTATE&nbsp;&nbsp;&nbsp;262          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_GET_PSTATE.<p>
Returns the performance index of the processor. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_GET_PSTATE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Type</em>&nbsp;</td><td>Type of performance_index value to be returned by this procedure.See PAL_GET_PSTATE.Type above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed without error, but accuracy of performance index has been impacted by a thermal throttling event, or a hardware-initiated event. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer denoting the processor performance for the time duration since the last PAL_GET_PSTATE procedure call was made. The value returned is between 0 and 100, and is relative to the performance index of the highest available P-state. </dd></dl>

</div>
</div><p>
<a class="anchor" name="ba451d5b6d9194376d95c2c06b5a1902"></a><!-- doxytag: member="Pal.h::PAL_GET_PSTATE_AVERAGE" ref="ba451d5b6d9194376d95c2c06b5a1902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_GET_PSTATE_AVERAGE&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4bae85ef7e458573c996a1a833bce7b8"></a><!-- doxytag: member="Pal.h::PAL_GET_PSTATE_AVERAGE_NEW_START" ref="4bae85ef7e458573c996a1a833bce7b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_GET_PSTATE_AVERAGE_NEW_START&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9c6abf5ac6b0d28fdc0eb7c66b950017"></a><!-- doxytag: member="Pal.h::PAL_GET_PSTATE_NOW" ref="9c6abf5ac6b0d28fdc0eb7c66b950017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_GET_PSTATE_NOW&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="286d1be0779686c29c6bd736d3666bb2"></a><!-- doxytag: member="Pal.h::PAL_GET_PSTATE_RECENT" ref="286d1be0779686c29c6bd736d3666bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_GET_PSTATE_RECENT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4d58d4db52404baf9b235e1dfda7adfa"></a><!-- doxytag: member="Pal.h::PAL_HALT" ref="4d58d4db52404baf9b235e1dfda7adfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_HALT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_HALT.<p>
Enter the low-power HALT state or an implementation-dependent low-power state. It is optinal. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_HALT within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>HaltState</em>&nbsp;</td><td>Unsigned 64-bit integer denoting low power state requested. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>IoDetailPtr</em>&nbsp;</td><td>8-byte aligned physical address pointer to information on the type of I/O (load/store) requested.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Value returned if a load instruction is requested in the io_detail_ptr </dd></dl>

</div>
</div><p>
<a class="anchor" name="87a8a430818a3c4576de79a51e000090"></a><!-- doxytag: member="Pal.h::PAL_HALT_INFO" ref="87a8a430818a3c4576de79a51e000090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_HALT_INFO&nbsp;&nbsp;&nbsp;257          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_HALT_INFO.<p>
Return the low power capabilities of the processor. It is required by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_HALT_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PowerBuffer</em>&nbsp;</td><td>64-bit pointer to a 64-byte buffer aligned on an 8-byte boundary.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="2e9d7423d386e3e79aa55ba5f503d466"></a><!-- doxytag: member="Pal.h::PAL_HALT_LIGHT" ref="2e9d7423d386e3e79aa55ba5f503d466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_HALT_LIGHT&nbsp;&nbsp;&nbsp;29          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_HALT_LIGHT.<p>
Enter the low power LIGHT HALT state. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_HALT_LIGHT within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="7b618ec47e6621a29230f2376feeb730"></a><!-- doxytag: member="Pal.h::PAL_INIT_PENDING" ref="7b618ec47e6621a29230f2376feeb730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_INIT_PENDING&nbsp;&nbsp;&nbsp;BIT1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4c6ae5ca8d568e5155217799161a746f"></a><!-- doxytag: member="Pal.h::PAL_LOGICAL_TO_PHYSICAL" ref="4c6ae5ca8d568e5155217799161a746f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_LOGICAL_TO_PHYSICAL&nbsp;&nbsp;&nbsp;42          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_LOGICAL_TO_PHYSICAL.<p>
Return information on which logical processors map to a physical processor die. It is optinal. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_LOGICAL_TO_PHYSICAL within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ProcessorNumber</em>&nbsp;</td><td>Signed 64-bit integer that specifies for which logical processor information is being requested. When this input argument is -1, information is returned about the logical processor on which the procedure call is made. This input argument must be in the range of 1 up to one less than the number of logical processors returned by num_log in the log_overview return value.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 The format of <a class="el" href="../../d0/d0a/a00743.html">PAL_LOGICAL_PROCESSPR_OVERVIEW</a>. <p>
R10 The format of <a class="el" href="../../da/da3/a00741.html">PAL_LOGICAL_PROCESSORN_INFO1</a>. <p>
R11 The format of <a class="el" href="../../d4/d8f/a00742.html">PAL_LOGICAL_PROCESSORN_INFO2</a>. </dd></dl>

</div>
</div><p>
<a class="anchor" name="63ddd9d20bf97a106e453a7cf106ea3c"></a><!-- doxytag: member="Pal.h::PAL_MC_CLEAR_LOG" ref="63ddd9d20bf97a106e453a7cf106ea3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_CLEAR_LOG&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_CLEAR_LOG.<p>
Clear all error information from processor error logging registers. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_CLEAR_LOG within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 64-bit vector denoting whether an event is pending. See PAL_MC_CLEAR_LOG.pending above. </dd></dl>

</div>
</div><p>
<a class="anchor" name="8ad962a8fd6d4464624f2e7f75636937"></a><!-- doxytag: member="Pal.h::PAL_MC_DRAIN" ref="8ad962a8fd6d4464624f2e7f75636937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_DRAIN&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_DRAIN.<p>
Ensure that all operations that could cause an MCA have completed. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_DRAIN within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="260bc3359e21f0895ce8341b7cb5685d"></a><!-- doxytag: member="Pal.h::PAL_MC_DYNAMIC_STATE" ref="260bc3359e21f0895ce8341b7cb5685d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_DYNAMIC_STATE&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_DYNAMIC_STATE.<p>
Return Processor Dynamic State for logging by SAL. It is optional. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_DYNAMIC_STATE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Offset</em>&nbsp;</td><td>Offset of the next 8 bytes of Dynamic Processor State to return. (multiple of 8).</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned 64-bit integer denoting bytes of Dynamic Processor State returned. <p>
R10 Next 8 bytes of Dynamic Processor State. </dd></dl>

</div>
</div><p>
<a class="anchor" name="4cdfbb0f46af83f9f9df96a24fac3220"></a><!-- doxytag: member="Pal.h::PAL_MC_ERROR_INFO" ref="4cdfbb0f46af83f9f9df96a24fac3220" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_ERROR_INFO&nbsp;&nbsp;&nbsp;25          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_ERROR_INFO.<p>
Return Processor Machine Check Information and Processor Static State for logging by SAL. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_ERROR_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InfoIndex</em>&nbsp;</td><td>Unsigned 64-bit integer identifying the error information that is being requested. See PAL_MC_ERROR_INFO.InfoIndex. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>LevelIndex</em>&nbsp;</td><td>8-byte formatted value identifying the structure to return error information on. See <a class="el" href="../../d1/d79/a00745.html">PAL_MC_ERROR_INFO_LEVEL_INDEX</a>. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ErrorTypeIndex</em>&nbsp;</td><td>Unsigned 64-bit integer denoting the type of error information that is being requested for the structure identified in LevelIndex.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-6</em>&nbsp;</td><td>Argument was valid, but no error information was available</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Error information returned. The format of this value is dependant on the input values passed. <p>
R10 If this value is zero, all the error information specified by err_type_index has been returned. If this value is one, more structure-specific error information is available and the caller needs to make this procedure call again with level_index unchanged and err_type_index, incremented. </dd></dl>

</div>
</div><p>
<a class="anchor" name="d141fadf23c00a66f8f357cda261f17d"></a><!-- doxytag: member="Pal.h::PAL_MC_ERROR_INJECT" ref="d141fadf23c00a66f8f357cda261f17d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_ERROR_INJECT&nbsp;&nbsp;&nbsp;276          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_ERROR_INJECT.<p>
Injects the requested processor error or returns information on the supported injection capabilities for this particular processor implementation. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_ERROR_INJECT within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ErrorTypeInfo</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the first level error information which identifies the error structure and corresponding structure hierarchy, and the error severity. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ErrorStructInfo</em>&nbsp;</td><td>Unsigned 64-bit integer identifying the optional structure specific information that provides the second level details for the requested error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ErrorDataBuffer</em>&nbsp;</td><td>64-bit physical address of a buffer providing additional parameters for the requested error. The address of this buffer must be 8-byte aligned.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-4</em>&nbsp;</td><td>Call completed with error; the requested error could not be injected due to failure in locating the target location in the specified structure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-5</em>&nbsp;</td><td>Argument was valid, but requested error injection capability is not supported. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 64-bit vector specifying the supported error injection capabilities for the input argument combination of struct_hier, err_struct and err_sev fields in ErrorTypeInfo. <p>
R10 64-bit vector specifying the architectural resources that are used by the procedure. </dd></dl>

</div>
</div><p>
<a class="anchor" name="026e12cb2efbe149810919faa6f8e81c"></a><!-- doxytag: member="Pal.h::PAL_MC_EXPECTED" ref="026e12cb2efbe149810919faa6f8e81c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_EXPECTED&nbsp;&nbsp;&nbsp;23          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_EXPECTED.<p>
Set/Reset Expected Machine Check Indicator. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_EXPECTED within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Expected</em>&nbsp;</td><td>Unsigned integer with a value of 0 or 1 to set or reset the hardware resource PALE_CHECK examines for expected machine checks.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer denoting whether a machine check was previously expected. </dd></dl>

</div>
</div><p>
<a class="anchor" name="94057c16657f9ba7613eba22f174f5d0"></a><!-- doxytag: member="Pal.h::PAL_MC_PENDING" ref="94057c16657f9ba7613eba22f174f5d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_PENDING&nbsp;&nbsp;&nbsp;BIT0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a7023a24330319e40e26b56b659c3f62"></a><!-- doxytag: member="Pal.h::PAL_MC_REGISTER_MEM" ref="a7023a24330319e40e26b56b659c3f62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_REGISTER_MEM&nbsp;&nbsp;&nbsp;27          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_REGISTER_MEM.<p>
Register min-state save area with PAL for machine checks and inits. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_REGISTER_MEM within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>Physical address of the buffer to be registered with PAL.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="c5583d118f5eb0e15d192369cae7222c"></a><!-- doxytag: member="Pal.h::PAL_MC_RESUME" ref="c5583d118f5eb0e15d192369cae7222c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MC_RESUME&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MC_RESUME.<p>
Restore minimal architected state and return to interrupted process. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MC_RESUME within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SetCmci</em>&nbsp;</td><td>Unsigned 64 bit integer denoting whether to set the CMC interrupt. A value of 0 indicates not to set the interrupt, a value of 1 indicated to set the interrupt, and all other values are reserved. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SavePtr</em>&nbsp;</td><td>Physical address of min-state save area used to used to restore processor state. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>NewContext</em>&nbsp;</td><td>Unsigned 64-bit integer denoting whether the caller is returning to a new context. A value of 0 indicates the caller is returning to the interrupted context, a value of 1 indicates that the caller is returning to a new context.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="b5ed8ec7eceb71d3e9e18864a6e86256"></a><!-- doxytag: member="Pal.h::PAL_MEM_ATTRIB" ref="b5ed8ec7eceb71d3e9e18864a6e86256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEM_ATTRIB&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MEM_ATTRIB.<p>
Return a list of supported memory attributes.. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MEM_ATTRIB within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Attributes 8-bit vector of memory attributes implemented by processor. See Virtual Memory Attributes above. </dd></dl>

</div>
</div><p>
<a class="anchor" name="90ce2256eda8a2c899e2e45dc5a97c74"></a><!-- doxytag: member="Pal.h::PAL_MEMORY_ATTR_NATPAGE" ref="90ce2256eda8a2c899e2e45dc5a97c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEMORY_ATTR_NATPAGE&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4619f99f513f1a9e9a3e4f338fc2cf74"></a><!-- doxytag: member="Pal.h::PAL_MEMORY_ATTR_UC" ref="4619f99f513f1a9e9a3e4f338fc2cf74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEMORY_ATTR_UC&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6667426f42c2045684e8af17330f7b96"></a><!-- doxytag: member="Pal.h::PAL_MEMORY_ATTR_UCE" ref="6667426f42c2045684e8af17330f7b96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEMORY_ATTR_UCE&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="19bcfbf87402e4e8782ecdda4c7d8f46"></a><!-- doxytag: member="Pal.h::PAL_MEMORY_ATTR_WB" ref="19bcfbf87402e4e8782ecdda4c7d8f46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEMORY_ATTR_WB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eccbe5f3b7ec79de7f20598bbfcd7669"></a><!-- doxytag: member="Pal.h::PAL_MEMORY_ATTR_WC" ref="eccbe5f3b7ec79de7f20598bbfcd7669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEMORY_ATTR_WC&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9ebd12e3d35763d99704f138817394f8"></a><!-- doxytag: member="Pal.h::PAL_MEMORY_BUFFER" ref="9ebd12e3d35763d99704f138817394f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_MEMORY_BUFFER&nbsp;&nbsp;&nbsp;277          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_MEMORY_BUFFER.<p>
Provides cacheable memory to PAL for exclusive use during runtime. It is optional by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_MEMORY_BUFFER within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>Physical address of the memory buffer allocated for PAL use. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>AllocSize</em>&nbsp;</td><td>Unsigned integer denoting the size of the memory buffer. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ControlWord</em>&nbsp;</td><td>Formatted bit vector that provides control options for this procedure. See <a class="el" href="../../de/d3d/a00748.html">PAL_MEMORY_CONTROL_WORD</a> above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call has not completed a buffer relocation due to a pending interrupt </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Returns the minimum size of the memory buffer required if the alloc_size input argument was not large enough. </dd></dl>

</div>
</div><p>
<a class="anchor" name="b66f9f9e0720027f607b1b9fec347310"></a><!-- doxytag: member="Pal.h::PAL_PERF_MON_INFO" ref="b66f9f9e0720027f607b1b9fec347310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PERF_MON_INFO&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PERF_MON_INFO.<p>
Return the number and type of performance monitors. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PERF_MON_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PerformanceBuffer</em>&nbsp;</td><td>An address to an 8-byte aligned 128-byte memory buffer.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Information about the performance monitors implemented. See <a class="el" href="../../da/df2/a00751.html">PAL_PERFORMANCE_INFO</a>; </dd></dl>

</div>
</div><p>
<a class="anchor" name="bc5ae9855420243e83eb0deb1d74e856"></a><!-- doxytag: member="Pal.h::PAL_PLATFORM_ADDR" ref="bc5ae9855420243e83eb0deb1d74e856" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PLATFORM_ADDR&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PLATFORM_ADDR.<p>
Specify processor interrupt block address and I/O port space address. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PLATFORM_ADDR within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Type</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the type of block. 0 indicates that the processor interrupt block pointer should be initialized. 1 indicates that the processor I/O block pointer should be initialized. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the address to which the processor I/O block or interrupt block shall be set. The address must specify an implemented physical address on the processor model, bit 63 is ignored.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="645072a32504177d8e0eeb434f448b05"></a><!-- doxytag: member="Pal.h::PAL_PLATFORM_ADDR_INTERRUPT_BLOCK_TOKEN" ref="645072a32504177d8e0eeb434f448b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PLATFORM_ADDR_INTERRUPT_BLOCK_TOKEN&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9aa9e78d152bb6de46d971c48c8c79b4"></a><!-- doxytag: member="Pal.h::PAL_PLATFORM_ADDR_IO_BLOCK_TOKEN" ref="9aa9e78d152bb6de46d971c48c8c79b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PLATFORM_ADDR_IO_BLOCK_TOKEN&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2895cd9d29fa339daf7a24180b6c224b"></a><!-- doxytag: member="Pal.h::PAL_PMI_ENTRYPOINT" ref="2895cd9d29fa339daf7a24180b6c224b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PMI_ENTRYPOINT&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PMI_ENTRYPOINT.<p>
Register PMI memory entrypoints with processor. It is required by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PMI_ENTRYPOINT within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SalPmiEntry</em>&nbsp;</td><td>256-byte aligned physical address of SAL PMI entrypoint in memory.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="297ded34816b764e983f42d44e74908d"></a><!-- doxytag: member="Pal.h::PAL_PREFETCH_VISIBILITY" ref="297ded34816b764e983f42d44e74908d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PREFETCH_VISIBILITY&nbsp;&nbsp;&nbsp;41          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PREFETCH_VISIBILITY.<p>
Used in architected sequence to transition pages from a cacheable, speculative attribute to an uncacheable attribute. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PREFETCH_VISIBILITY within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TransitionType</em>&nbsp;</td><td>Unsigned integer specifying the type of memory attribute transition that is being performed.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed without error; this call is not necessary on remote processors. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="4404b91e2eb3c6ced4715e8a9a6ad978"></a><!-- doxytag: member="Pal.h::PAL_PROC_GET_FEATURES" ref="4404b91e2eb3c6ced4715e8a9a6ad978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PROC_GET_FEATURES&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PROC_GET_FEATURES.<p>
Return configurable processor features and their current setting. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PROC_GET_FEATURES within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Reserved</em>&nbsp;</td><td>Reserved parameter. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>FeatureSet</em>&nbsp;</td><td>Feature set information is being requested for.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed without error; The feature_set passed is not supported but a feature_set of a larger value is supported. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-8</em>&nbsp;</td><td>feature_set passed is beyond the maximum feature_set supported</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 64-bit vector of features implemented. See <a class="el" href="../../dc/dd0/a00753.html">PAL_PROCESSOR_FEATURES</a>. <p>
R10 64-bit vector of current feature settings. See <a class="el" href="../../dc/dd0/a00753.html">PAL_PROCESSOR_FEATURES</a>. <p>
R11 64-bit vector of features controllable by software. </dd></dl>

</div>
</div><p>
<a class="anchor" name="edef9bb553d42b614472a42729d7c532"></a><!-- doxytag: member="Pal.h::PAL_PROC_SET_FEATURES" ref="edef9bb553d42b614472a42729d7c532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PROC_SET_FEATURES&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PROC_SET_FEATURES.<p>
Enable or disable configurable processor features. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PROC_SET_FEATURES within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>FeatureSelect</em>&nbsp;</td><td>64-bit vector denoting desired state of each feature (1=select, 0=non-select). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>FeatureSet</em>&nbsp;</td><td>Feature set to apply changes to. See PAL_PROC_GET_FEATURES for more information on feature sets.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed without error; The feature_set passed is not supported but a feature_set of a larger value is supported </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-8</em>&nbsp;</td><td>feature_set passed is beyond the maximum feature_set supported </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="ad3f5bea609493ae06b7f5888231ddcd"></a><!-- doxytag: member="Pal.h::PAL_PROCESSOR_ERROR_MAP" ref="ad3f5bea609493ae06b7f5888231ddcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PROCESSOR_ERROR_MAP&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="281fd7fa8f5d506c070ca1e1ca541716"></a><!-- doxytag: member="Pal.h::PAL_PROCESSOR_STATE_PARAM" ref="281fd7fa8f5d506c070ca1e1ca541716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PROCESSOR_STATE_PARAM&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dd2c8851eece99c150ca62562de9825f"></a><!-- doxytag: member="Pal.h::PAL_PSTATE_INFO" ref="dd2c8851eece99c150ca62562de9825f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PSTATE_INFO&nbsp;&nbsp;&nbsp;44          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PSTATE_INFO.<p>
Returns information about the P-states supported by the processor. It is optional by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PSTATE_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PStateBuffer</em>&nbsp;</td><td>64-bit pointer to a 256-byte buffer aligned on an 8-byte boundary. See <a class="el" href="../../d8/d4e/a00754.html">PAL_PSTATE_INFO_BUFFER</a> above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer denoting the number of P-states supported. The maximum value of this field is 16. <p>
R10 Dependency domain information </dd></dl>

</div>
</div><p>
<a class="anchor" name="561140e76eb1592596596999943768de"></a><!-- doxytag: member="Pal.h::PAL_PTCE_INFO" ref="561140e76eb1592596596999943768de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_PTCE_INFO&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_PTCE_INFO.<p>
Return information needed for ptc.e instruction to purge entire TC. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_PTCE_INFO within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned 64-bit integer denoting the beginning address to be used by the first PTCE instruction in the purge loop. <p>
R10 Two unsigned 32-bit integers denoting the loop counts of the outer (loop 1) and inner (loop 2) purge loops. count1 (loop 1) is contained in bits 63:32 of the parameter, and count2 (loop 2) is contained in bits 31:0 of the parameter. <p>
R11 Two unsigned 32-bit integers denoting the loop strides of the outer (loop 1) and inner (loop 2) purge loops. stride1 (loop 1) is contained in bits 63:32 of the parameter, and stride2 (loop 2) is contained in bits 31:0 of the parameter. </dd></dl>

</div>
</div><p>
<a class="anchor" name="d76acb21c512061bc312b255e4410533"></a><!-- doxytag: member="Pal.h::PAL_REGISTER_INFO" ref="d76acb21c512061bc312b255e4410533" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_REGISTER_INFO&nbsp;&nbsp;&nbsp;39          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_REGISTER_INFO.<p>
Return AR and CR register information. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_REGISTER_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InfoRequest</em>&nbsp;</td><td>Unsigned 64-bit integer denoting what register information is requested. See PAL_REGISTER_INFO.InfoRequest above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 64-bit vector denoting information for registers 0-63. Bit 0 is register 0, bit 63 is register 63. <p>
R10 64-bit vector denoting information for registers 64-127. Bit 0 is register 64, bit 63 is register 127. </dd></dl>

</div>
</div><p>
<a class="anchor" name="8b2956ba22fddf4df53c3870efdeef2a"></a><!-- doxytag: member="Pal.h::PAL_RSE_INFO" ref="8b2956ba22fddf4df53c3870efdeef2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_RSE_INFO&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_RSE_INFO.<p>
Return RSE information. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_RSE_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InfoRequest</em>&nbsp;</td><td>Unsigned 64-bit integer denoting what register information is requested. See PAL_REGISTER_INFO.InfoRequest above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Number of physical stacked general registers. <p>
R10 RSE hints supported by processor. </dd></dl>

</div>
</div><p>
<a class="anchor" name="6eadebde757ac6e9e4d1ddbc878fb98b"></a><!-- doxytag: member="Pal.h::PAL_SET_HW_POLICY" ref="6eadebde757ac6e9e4d1ddbc878fb98b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SET_HW_POLICY&nbsp;&nbsp;&nbsp;49          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_SET_HW_POLICY.<p>
Sets the current hardware resource sharing policy of the processor. It is optional by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_SET_HW_POLICY within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Policy</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the hardware resource sharing policy the caller is setting. See Value of PAL_SET_HW_POLICY.Policy above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed successfully but could not change the hardware policy since a competing logical processor is set in exclusive high priority. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="9f6df0503e4e18374c2d8e3c11bcb6a1"></a><!-- doxytag: member="Pal.h::PAL_SET_HW_POLICY_EXCLUSIVE_HIGH_PRIORITY" ref="9f6df0503e4e18374c2d8e3c11bcb6a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SET_HW_POLICY_EXCLUSIVE_HIGH_PRIORITY&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="98fcd2a63c6340f5bdd16398a93260b2"></a><!-- doxytag: member="Pal.h::PAL_SET_HW_POLICY_FAIRNESS" ref="98fcd2a63c6340f5bdd16398a93260b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SET_HW_POLICY_FAIRNESS&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="36547ba47d2f3ac84778ffc5266aa2e5"></a><!-- doxytag: member="Pal.h::PAL_SET_HW_POLICY_HIGH_PRIORITY" ref="36547ba47d2f3ac84778ffc5266aa2e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SET_HW_POLICY_HIGH_PRIORITY&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d6f24e6f13243bbd445e86a48012f457"></a><!-- doxytag: member="Pal.h::PAL_SET_HW_POLICY_PERFORMANCE" ref="d6f24e6f13243bbd445e86a48012f457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SET_HW_POLICY_PERFORMANCE&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="778b5320c459b30945528070447abef9"></a><!-- doxytag: member="Pal.h::PAL_SET_PSTATE" ref="778b5320c459b30945528070447abef9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SET_PSTATE&nbsp;&nbsp;&nbsp;263          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_SET_PSTATE.<p>
To request a processor transition to a given P-state. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at physical and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_SET_PSTATE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PState</em>&nbsp;</td><td>Unsigned integer denoting the processor P-state being requested. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ForcePState</em>&nbsp;</td><td>Unsigned integer denoting whether the P-state change should be forced for the logical processor.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed without error, but transition request was not accepted </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="81e601bb3147f43bd860720816456a70"></a><!-- doxytag: member="Pal.h::PAL_SHUTDOWN" ref="81e601bb3147f43bd860720816456a70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SHUTDOWN&nbsp;&nbsp;&nbsp;45          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_SHUTDOWN.<p>
Put the logical processor into a low power state which can be exited only by a reset event. It is optional by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_SHUTDOWN within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>NotifyPlatform</em>&nbsp;</td><td>8-byte aligned physical address pointer providing details on how to optionally notify the platform that the processor is entering a shutdown state.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="7cb4c575d7c892125645f8c74e4cff89"></a><!-- doxytag: member="Pal.h::PAL_STRUCTURE_SPECIFIC_ERROR" ref="7cb4c575d7c892125645f8c74e4cff89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_STRUCTURE_SPECIFIC_ERROR&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92e2ad3a6b8c71818b6a08720fa84ba5"></a><!-- doxytag: member="Pal.h::PAL_SUCCESS" ref="92e2ad3a6b8c71818b6a08720fa84ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_SUCCESS&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="172de4bfa90c13359e14cd977265049c"></a><!-- doxytag: member="Pal.h::PAL_TEST_INFO" ref="172de4bfa90c13359e14cd977265049c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_TEST_INFO&nbsp;&nbsp;&nbsp;37          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_TEST_INFO.<p>
Returns alignment and size requirements needed for the memory buffer passed to the PAL_TEST_PROC procedure as well as information on self-test control words for the processor self tests. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_TEST_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TestPhase</em>&nbsp;</td><td>Unsigned integer that specifies which phase of the processor self-test information is being requested on. A value of 0 indicates the phase two of the processor self-test and a value of 1 indicates phase one of the processor self-test. All other values are reserved.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned 64-bit integer denoting the number of bytes of main memory needed to perform the second phase of processor self-test. <p>
R10 Unsigned 64-bit integer denoting the alignment required for the memory buffer. <p>
R11 48-bit wide bit-field indicating if control of the processor self-tests is supported and which bits of the test_control field are defined for use. </dd></dl>

</div>
</div><p>
<a class="anchor" name="e6cddccc4a693072df246fe701fe13f3"></a><!-- doxytag: member="Pal.h::PAL_TEST_PROC" ref="e6cddccc4a693072df246fe701fe13f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_TEST_PROC&nbsp;&nbsp;&nbsp;258          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_TEST_PROC.<p>
Perform late processor self test. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_TEST_PROC within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TestAddress</em>&nbsp;</td><td>64-bit physical address of main memory area to be used by processor self-test. The memory region passed must be cacheable, bit 63 must be zero. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TestInfo</em>&nbsp;</td><td>Input argument specifying the size of the memory buffer passed and the phase of the processor self-test that should be run. See PAL_TEST_INFO. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TestParam</em>&nbsp;</td><td>Input argument specifying the self-test control word and the allowable memory attributes that can be used with the memory buffer. See <a class="el" href="../../d3/d95/a00757.html">PAL_TEST_CONTROL</a>.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>1</em>&nbsp;</td><td>Call completed without error, but hardware failures occurred during self-test. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Formatted 8-byte value denoting the state of the processor after self-test </dd></dl>

</div>
</div><p>
<a class="anchor" name="4324f14f64ad0aeeaea18cc5fc40e1db"></a><!-- doxytag: member="Pal.h::PAL_TR_ACCESS_RIGHT_IS_VALID" ref="4324f14f64ad0aeeaea18cc5fc40e1db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_TR_ACCESS_RIGHT_IS_VALID&nbsp;&nbsp;&nbsp;BIT0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d8540b1a3b91cb2a6bfc08e715507799"></a><!-- doxytag: member="Pal.h::PAL_TR_DIRTY_IS_VALID" ref="d8540b1a3b91cb2a6bfc08e715507799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_TR_DIRTY_IS_VALID&nbsp;&nbsp;&nbsp;BIT2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="15025c5ea403fd88e8991da3da2a9c06"></a><!-- doxytag: member="Pal.h::PAL_TR_MEMORY_ATTR_IS_VALID" ref="15025c5ea403fd88e8991da3da2a9c06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_TR_MEMORY_ATTR_IS_VALID&nbsp;&nbsp;&nbsp;BIT3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0916177f437986d752a7d5b29ca17708"></a><!-- doxytag: member="Pal.h::PAL_TR_PRIVILEGE_LEVEL_IS_VALID" ref="0916177f437986d752a7d5b29ca17708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_TR_PRIVILEGE_LEVEL_IS_VALID&nbsp;&nbsp;&nbsp;BIT1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a960dd8015992b6b54dcbeb97d11ec65"></a><!-- doxytag: member="Pal.h::PAL_VERSION" ref="a960dd8015992b6b54dcbeb97d11ec65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VERSION&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VERSION.<p>
Return version of PAL code. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VERSION within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InfoRequest</em>&nbsp;</td><td>Unsigned 64-bit integer denoting what register information is requested. See PAL_REGISTER_INFO.InfoRequest above.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 8-byte formatted value returning the minimum PAL version needed for proper operation of the processor. See <a class="el" href="../../d8/db4/a00760.html">PAL_VERSION_INFO</a> above. <p>
R10 8-byte formatted value returning the current PAL version running on the processor. See <a class="el" href="../../d8/db4/a00760.html">PAL_VERSION_INFO</a> above. </dd></dl>

</div>
</div><p>
<a class="anchor" name="d25399c3e7cc2d8c2fb18f4220651bc2"></a><!-- doxytag: member="Pal.h::PAL_VM_INFO" ref="d25399c3e7cc2d8c2fb18f4220651bc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VM_INFO&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VM_INFO.<p>
Return detailed information about virtual memory features supported in the processor. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VM_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TcLevel</em>&nbsp;</td><td>Unsigned 64-bit integer specifying the level in the TLB hierarchy for which information is required. This value must be between 0 and one less than the value returned in the vm_info_1.num_tc_levels return value from PAL_VM_SUMMARY. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TcType</em>&nbsp;</td><td>Unsigned 64-bit integer with a value of 1 for instruction translation cache and 2 for data or unified translation cache. All other values are reserved.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 8-byte formatted value returning information about the specified TC. See <a class="el" href="../../d9/d77/a00756.html">PAL_TC_INFO</a> above. <p>
R10 64-bit vector containing a bit for each page size supported in the specified TC, where bit position n indicates a page size of 2**n. </dd></dl>

</div>
</div><p>
<a class="anchor" name="7bfc2c1784fa21fed38335c96bac81eb"></a><!-- doxytag: member="Pal.h::PAL_VM_PAGE_SIZE" ref="7bfc2c1784fa21fed38335c96bac81eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VM_PAGE_SIZE&nbsp;&nbsp;&nbsp;34          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VM_PAGE_SIZE.<p>
Return virtual memory TC and hardware walker page sizes supported in the processor. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VM_PAGE_SIZE within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 64-bit vector containing a bit for each architected page size that is supported for TLB insertions and region registers. <p>
R10 64-bit vector containing a bit for each architected page size supported for TLB purge operations. </dd></dl>

</div>
</div><p>
<a class="anchor" name="20c7f1391dad06eac1e8de9cf13cd111"></a><!-- doxytag: member="Pal.h::PAL_VM_SUMMARY" ref="20c7f1391dad06eac1e8de9cf13cd111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VM_SUMMARY&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VM_SUMMARY.<p>
Return summary information about virtual memory features supported in the processor. It is required by Itanium processors. The PAL procedure supports the Static Registers calling convention. It could be called at physical mode and Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VM_SUMMARY within the list of PAL procedures.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 8-byte formatted value returning global virtual memory information. See <a class="el" href="../../d3/d4f/a00761.html">PAL_VM_INFO1</a> above. <p>
R10 8-byte formatted value returning global virtual memory information. See <a class="el" href="../../df/d5f/a00762.html">PAL_VM_INFO2</a> above. </dd></dl>

</div>
</div><p>
<a class="anchor" name="5a264c9dca04873a1b661908309ac7c4"></a><!-- doxytag: member="Pal.h::PAL_VM_TR_READ" ref="5a264c9dca04873a1b661908309ac7c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VM_TR_READ&nbsp;&nbsp;&nbsp;261          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VM_TR_READ.<p>
Read contents of a translation register. It is required by Itanium processors. The PAL procedure supports the Stacked Register calling convention. It could be called at physical mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VM_TR_READ within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegNumber</em>&nbsp;</td><td>Unsigned 64-bit number denoting which TR to read. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TrType</em>&nbsp;</td><td>Unsigned 64-bit number denoting whether to read an ITR (0) or DTR (1). All other values are reserved. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>TrBuffer</em>&nbsp;</td><td>64-bit pointer to the 32-byte memory buffer in which translation data is returned.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Formatted bit vector denoting which fields are valid. See TR_valid above. </dd></dl>

</div>
</div><p>
<a class="anchor" name="7535a8430e5aa06e1b514ff77bd31612"></a><!-- doxytag: member="Pal.h::PAL_VP_CREATE" ref="7535a8430e5aa06e1b514ff77bd31612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_CREATE&nbsp;&nbsp;&nbsp;265          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_CREATE.<p>
Initializes a new vpd for the operation of a new virtual processor in the virtual environment. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_CREATE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Vpd</em>&nbsp;</td><td>64-bit host virtual pointer to the Virtual Processor Descriptor (VPD). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>HostIva</em>&nbsp;</td><td>64-bit host virtual pointer to the host IVT for the virtual processor </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>OptionalHandler</em>&nbsp;</td><td>64-bit non-zero host-virtual pointer to an optional handler for virtualization intercepts.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="8a7343234fbb5772f4e4e05128211118"></a><!-- doxytag: member="Pal.h::PAL_VP_ENV_INFO" ref="8a7343234fbb5772f4e4e05128211118" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_ENV_INFO&nbsp;&nbsp;&nbsp;266          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_ENV_INFO.<p>
Returns the parameters needed to enter a virtual environment. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_ENV_INFO within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Vpd</em>&nbsp;</td><td>64-bit host virtual pointer to the Virtual Processor Descriptor (VPD). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>HostIva</em>&nbsp;</td><td>64-bit host virtual pointer to the host IVT for the virtual processor </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>OptionalHandler</em>&nbsp;</td><td>64-bit non-zero host-virtual pointer to an optional handler for virtualization intercepts.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Unsigned integer denoting the number of bytes required by the PAL virtual environment buffer during PAL_VP_INIT_ENV <p>
R10 64-bit vector of virtual environment information. See <a class="el" href="../../d3/de3/a00763.html">PAL_VP_ENV_INFO_RETURN</a>. </dd></dl>

</div>
</div><p>
<a class="anchor" name="c8ee25f53549b75fc0b1f1e4fead4f55"></a><!-- doxytag: member="Pal.h::PAL_VP_EXIT_ENV" ref="c8ee25f53549b75fc0b1f1e4fead4f55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_EXIT_ENV&nbsp;&nbsp;&nbsp;267          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_EXIT_ENV.<p>
Allows a logical processor to exit a virtual environment. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_EXIT_ENV within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Iva</em>&nbsp;</td><td>Optional 64-bit host virtual pointer to the IVT when this procedure is done</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="6226d61239665dc82e146af1b3df685f"></a><!-- doxytag: member="Pal.h::PAL_VP_INIT_ENV" ref="6226d61239665dc82e146af1b3df685f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_INIT_ENV&nbsp;&nbsp;&nbsp;268          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_INIT_ENV.<p>
Allows a logical processor to enter a virtual environment. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_INIT_ENV within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ConfigOptions</em>&nbsp;</td><td>64-bit vector of global configuration settings. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PhysicalBase</em>&nbsp;</td><td>Host physical base address of a block of contiguous physical memory for the PAL virtual environment buffer 1) This memory area must be allocated by the VMM and be 4K aligned. The first logical processor to enter the environment will initialize the physical block for virtualization operations. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>VirtualBase</em>&nbsp;</td><td>Host virtual base address of the corresponding physical memory block for the PAL virtual environment buffer : The VMM must maintain the host virtual to host physical data and instruction translations in TRs for addresses within the allocated address space. Logical processors in this virtual environment will use this address when transitioning to virtual mode operations.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>R9 Virtualization Service Address - VSA specifies the virtual base address of the PAL virtualization services in this virtual environment. </dd></dl>

</div>
</div><p>
<a class="anchor" name="b3153ec4ca56b213938bd1439741af06"></a><!-- doxytag: member="Pal.h::PAL_VP_REGISTER" ref="b3153ec4ca56b213938bd1439741af06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_REGISTER&nbsp;&nbsp;&nbsp;269          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_REGISTER.<p>
Register a different host IVT and/or a different optional virtualization intercept handler for the virtual processor specified by vpd. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_REGISTER within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Vpd</em>&nbsp;</td><td>64-bit host virtual pointer to the Virtual Processor Descriptor (VPD) host_iva 64-bit host virtual pointer to the host IVT for the virtual processor </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>OptionalHandler</em>&nbsp;</td><td>64-bit non-zero host-virtual pointer to an optional handler for virtualization intercepts.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="2858d1597358339d71000a10130f413b"></a><!-- doxytag: member="Pal.h::PAL_VP_RESTORE" ref="2858d1597358339d71000a10130f413b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_RESTORE&nbsp;&nbsp;&nbsp;270          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_RESTORE.<p>
Restores virtual processor state for the specified vpd on the logical processor. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_RESTORE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Vpd</em>&nbsp;</td><td>64-bit host virtual pointer to the Virtual Processor Descriptor (VPD) host_iva 64-bit host virtual pointer to the host IVT for the virtual processor </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PalVector</em>&nbsp;</td><td>Vector specifies PAL procedure implementation-specific state to be restored.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="aee52c11edc7137ad480e30cab6fa7e9"></a><!-- doxytag: member="Pal.h::PAL_VP_SAVE" ref="aee52c11edc7137ad480e30cab6fa7e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_SAVE&nbsp;&nbsp;&nbsp;271          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_SAVE.<p>
Saves virtual processor state for the specified vpd on the logical processor. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_SAVE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Vpd</em>&nbsp;</td><td>64-bit host virtual pointer to the Virtual Processor Descriptor (VPD) host_iva 64-bit host virtual pointer to the host IVT for the virtual processor </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>PalVector</em>&nbsp;</td><td>Vector specifies PAL procedure implementation-specific state to be restored.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="0d6079a8ce55a7b9fc12194a65e203f4"></a><!-- doxytag: member="Pal.h::PAL_VP_TERMINATE" ref="0d6079a8ce55a7b9fc12194a65e203f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAL_VP_TERMINATE&nbsp;&nbsp;&nbsp;272          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PAL Procedure - PAL_VP_TERMINATE.<p>
Terminates operation for the specified virtual processor. It is optional by Itanium processors. The PAL procedure supports the Stacked Registers calling convention. It could be called at Virtual mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Index</em>&nbsp;</td><td>Index of PAL_VP_TERMINATE within the list of PAL procedures. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Vpd</em>&nbsp;</td><td>64-bit host virtual pointer to the Virtual Processor Descriptor (VPD) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Iva</em>&nbsp;</td><td>Optional 64-bit host virtual pointer to the IVT when this procedure is done.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>0</em>&nbsp;</td><td>Call completed without error </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-1</em>&nbsp;</td><td>Unimplemented procedure </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-2</em>&nbsp;</td><td>Invalid argument </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-3</em>&nbsp;</td><td>Call completed with error. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>-9</em>&nbsp;</td><td>Call requires PAL memory buffer. </td></tr>
  </table>
</dl>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Aug 7 13:53:16 2009 for MdePkg[ALL] by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.7.1 </small></address>
</body>
</html>
