module NOT_1210733#(parameter n=4)(x,ans);
input signed [n-1:0] x ;
output reg signed[n-1:0] ans ;
always@(x)
begin
ans = ~ x ;
end
endmodule 