// Seed: 1214417507
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    output wand id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11,
    input wor id_12,
    input wand id_13
);
  id_15(
      id_8, id_10, id_12
  );
  wire id_16;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    output wor id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    output tri1 id_10
);
  assign id_4 = id_2;
  module_0(
      id_2, id_7, id_0, id_8, id_8, id_6, id_10, id_9, id_3, id_10, id_3, id_9, id_9, id_3
  );
endmodule
