#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Apr 24 11:54:30 2024
# Process ID: 175964
# Log file: C:/gaga/work/test/ALU/planAhead_run_2/planAhead.log
# Journal file: C:/gaga/work/test/ALU/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/gaga/work/test/ALU/pa.fromNetlist.tcl
# create_project -name ALU -dir "C:/gaga/work/test/ALU/planAhead_run_2" -part xc7a100tfgg484-2L
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/gaga/work/test/ALU/ALU_Top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/gaga/work/test/ALU} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ALU_Top.ucf" [current_fileset -constrset]
Adding file 'C:/gaga/work/test/ALU/ALU_Top.ucf' to fileset 'constrs_1'
# add_files [list {ALU_Top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tfgg484-2L
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ALU_Top.ngc ...
WARNING:NetListWriters:298 - No output is written to ALU_Top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ALU_Top.edif ...
ngc2edif: Total memory usage is 83696 kilobytes

Parsing EDIF File [./planAhead_run_2/ALU.data/cache/ALU_Top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ALU.data/cache/ALU_Top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/gaga/program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/gaga/work/test/ALU/ALU_Top.ucf]
Finished Parsing UCF File [C:/gaga/work/test/ALU/ALU_Top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 4 instances
  FDC => FDCE: 118 instances

Phase 0 | Netlist Checksum: f3ab989e
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 838.258 ; gain = 304.961
startgroup
set_property package_pin T3 [get_ports {SW[31]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {SW[31]} {SW[30]} {SW[29]} {SW[28]} {SW[27]} {SW[26]} {SW[25]} {SW[24]} {SW[23]} {SW[22]} {SW[21]} {SW[20]} {SW[19]} {SW[18]} {SW[17]} {SW[16]} {SW[15]} {SW[14]} {SW[13]} {SW[12]} {SW[11]} {SW[10]} {SW[9]} {SW[8]} {SW[7]} {SW[6]} {SW[5]} {SW[4]} {SW[3]} {SW[2]} {SW[1]} {SW[0]}]]
startgroup
set_property package_pin U3 [get_ports {SW[30]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {SW[29]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {SW[28]}]
endgroup
set_property package_pin "" [get_ports [list  {SW[26]}]]
startgroup
set_property package_pin V4 [get_ports {SW[27]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {SW[26]}]
endgroup
startgroup
set_property package_pin Y4 [get_ports {SW[25]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {SW[24]}]
endgroup
startgroup
set_property package_pin W7 [get_ports {SW[23]}]
endgroup
startgroup
set_property package_pin Y8 [get_ports {SW[22]}]
endgroup
startgroup
set_property package_pin Y7 [get_ports {SW[21]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {SW[20]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {SW[19]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {SW[18]}]
endgroup
startgroup
set_property package_pin W1 [get_ports {SW[17]}]
endgroup
startgroup
set_property package_pin W2 [get_ports {SW[16]}]
endgroup
set_property package_pin "" [get_ports [list  {SW[15]}]]
startgroup
set_property package_pin W2 [get_ports {SW[16]}]
endgroup
startgroup
set_property package_pin Y1 [get_ports {SW[15]}]
endgroup
startgroup
set_property package_pin AA1 [get_ports {SW[14]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {SW[13]}]
endgroup
startgroup
set_property package_pin Y2 [get_ports {SW[12]}]
endgroup
startgroup
set_property package_pin AB1 [get_ports {SW[11]}]
endgroup
startgroup
set_property package_pin AB2 [get_ports {SW[10]}]
endgroup
startgroup
set_property package_pin AB3 [get_ports {SW[9]}]
endgroup
startgroup
set_property package_pin AB5 [get_ports {SW[8]}]
endgroup
startgroup
set_property package_pin AA6 [get_ports {SW[7]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {SW[6]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {SW[5]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {SW[4]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {SW[3]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {SW[2]}]
endgroup
startgroup
set_property package_pin AB7 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin AB8 [get_ports {SW[0]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {which[2]} {which[1]} {which[0]}]]
set_property pulltype PULLDOWN [get_ports [list {SW[31]} {SW[30]} {SW[29]} {SW[28]} {SW[27]} {SW[26]} {SW[25]} {SW[24]} {SW[23]} {SW[22]} {SW[21]} {SW[20]} {SW[19]} {SW[18]} {SW[17]} {SW[16]} {SW[15]} {SW[14]} {SW[13]} {SW[12]} {SW[11]} {SW[10]} {SW[9]} {SW[8]} {SW[7]} {SW[6]} {SW[5]} {SW[4]} {SW[3]} {SW[2]} {SW[1]} {SW[0]}]]
set_property package_pin "" [get_ports [list  clk_A]]
startgroup
set_property package_pin H19 [get_ports {seg[7]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {seg[7]} {seg[6]} {seg[5]} {seg[4]} {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
startgroup
set_property package_pin G20 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin J22 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin K22 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin K21 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin H20 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin H22 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin J21 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Out_Sel[1]}]
endgroup
startgroup
set_property package_pin Y9 [get_ports {Out_Sel[0]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {Out_Sel[1]} {Out_Sel[0]}]]
set_property pulltype PULLDOWN [get_ports [list {Out_Sel[1]} {Out_Sel[0]}]]
startgroup
set_property package_pin R1 [get_ports {FR[3]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {FR[2]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {FR[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {FR[0]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {FR[3]} {FR[2]} {FR[1]} {FR[0]}]]
startgroup
set_property package_pin M22 [get_ports {which[2]}]
endgroup
startgroup
set_property package_pin M21 [get_ports {which[1]}]
endgroup
startgroup
set_property package_pin N22 [get_ports {which[0]}]
endgroup
startgroup
set_property package_pin L21 [get_ports enable]
endgroup
set_property iostandard LVCMOS18 [get_ports [list clk_20M]]
set_property iostandard LVCMOS18 [get_ports [list clk_A]]
set_property iostandard LVCMOS18 [get_ports [list clk_B]]
set_property iostandard LVCMOS18 [get_ports [list clk_F]]
set_property iostandard LVCMOS18 [get_ports [list enable]]
set_property iostandard LVCMOS18 [get_ports [list rst]]
set_property package_pin "" [get_ports [list  clk_20M]]
set_property package_pin "" [get_ports [list  rst]]
startgroup
set_property package_pin H4 [get_ports clk_20M]
endgroup
set_property package_pin "" [get_ports [list  clk_A]]
set_property pulltype PULLDOWN [get_ports [list clk_20M]]
startgroup
set_property package_pin R4 [get_ports clk_A]
endgroup
startgroup
set_property package_pin AA4 [get_ports clk_B]
endgroup
startgroup
set_property package_pin AB6 [get_ports clk_F]
endgroup
startgroup
set_property package_pin T5 [get_ports rst]
endgroup
startgroup
set_property package_pin V2 [get_ports {SW[13]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {Out_Sel[1]}]
endgroup
startgroup
set_property package_pin AA8 [get_ports {Out_Sel[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list clk_A]]
set_property pulltype PULLDOWN [get_ports [list clk_B]]
set_property pulltype PULLDOWN [get_ports [list clk_F]]
set_property pulltype PULLDOWN [get_ports [list rst]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/gaga/work/test/ALU\planAhead_pid175964.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 24 13:57:57 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
