

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat May  6 18:07:28 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_2b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+-------+-------------+-----------+-----------+--------+----------+
        |             |    Latency   |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  |  min |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |    32|     32|            1|          1|          1|      32|    yes   |
        |- Loop 2     |  1714|  60038| 1714 ~ 1876 |          -|          -| 1 ~ 32 |    no    |
        | + Loop 2.1  |     4|     35|            5|          1|          1| 1 ~ 32 |    yes   |
        | + Loop 2.2  |   128|    128|            4|          4|          1|      32|    yes   |
        | + Loop 2.3  |    81|     81|           20|          2|          1|      32|    yes   |
        | + Loop 2.4  |  1601|   1601|           52|         50|          1|      32|    yes   |
        |- Loop 3     |     ?|      ?|            ?|          -|          -|      32|    no    |
        | + Loop 3.1  |     ?|      ?|           98|         97|          1|       ?|    yes   |
        +-------------+------+-------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 4, depth = 4
  * Pipeline-3: initiation interval (II) = 2, depth = 20
  * Pipeline-4: initiation interval (II) = 50, depth = 52
  * Pipeline-5: initiation interval (II) = 97, depth = 98


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 211
* Pipeline: 6
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 5, States = { 5 6 7 8 9 }
  Pipeline-2: II = 4, D = 4, States = { 17 18 19 20 }
  Pipeline-3: II = 2, D = 20, States = { 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 210 40 }
  Pipeline-4: II = 50, D = 52, States = { 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 211 92 }
  Pipeline-5: II = 97, D = 98, States = { 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / true
4 --> 
	5  / (!tmp_2)
	110  / (tmp_2)
5 --> 
	10  / (exitcond6)
	6  / (!exitcond6)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!tmp_2 & !tmp_33 & !tmp_1)
	21  / (!tmp_2 & !tmp_33 & tmp_1)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	21  / (exitcond5)
	18  / (!exitcond5)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / true
22 --> 
	41  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	210  / true
40 --> 
	22  / true
41 --> 
	42  / true
42 --> 
	93  / (exitcond3)
	43  / (!exitcond3)
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	211  / true
92 --> 
	42  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	4  / true
110 --> 
	111  / (!exitcond1)
	14  / (exitcond1)
111 --> 
	112  / true
112 --> 
	209  / (tmp_8)
	113  / (!tmp_8)
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	111  / true
209 --> 
	110  / true
210 --> 
	40  / true
211 --> 
	92  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_210 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([512 x float]* %a_1), !map !19

ST_1: StgValue_211 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([512 x float]* %a_0), !map !26

ST_1: StgValue_212 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32

ST_1: StgValue_213 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

ST_1: work (7)  [1/1] 0.00ns  loc: minver.c:41
:4  %work = alloca [500 x i6], align 1

ST_1: StgValue_215 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecMemCore([512 x float]* %a_0, [512 x float]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_216 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([512 x float]* %a_0, [512 x float]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_217 (10)  [1/1] 0.00ns  loc: minver.c:39
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_218 (11)  [1/1] 1.57ns  loc: minver.c:50
:8  br label %1


 <State 2>: 2.71ns
ST_2: i (13)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond7 (14)  [1/1] 2.40ns  loc: minver.c:50
:1  %exitcond7 = icmp eq i6 %i, -32

ST_2: i_1 (15)  [1/1] 1.67ns  loc: minver.c:50
:2  %i_1 = add i6 %i, 1

ST_2: StgValue_222 (16)  [1/1] 0.00ns  loc: minver.c:50
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

ST_2: empty (18)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: tmp_6 (19)  [1/1] 0.00ns  loc: minver.c:50
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

ST_2: StgValue_225 (20)  [1/1] 0.00ns  loc: minver.c:51
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp (21)  [1/1] 0.00ns  loc: minver.c:52
:3  %tmp = zext i6 %i to i64

ST_2: work_addr (22)  [1/1] 0.00ns  loc: minver.c:52
:4  %work_addr = getelementptr [500 x i6]* %work, i64 0, i64 %tmp

ST_2: StgValue_228 (23)  [1/1] 2.71ns  loc: minver.c:52
:5  store i6 %i, i6* %work_addr, align 1

ST_2: empty_9 (24)  [1/1] 0.00ns  loc: minver.c:53
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

ST_2: StgValue_230 (25)  [1/1] 0.00ns  loc: minver.c:50
:7  br label %1


 <State 3>: 1.57ns
ST_3: r (27)  [1/1] 0.00ns
.preheader13.preheader:0  %r = alloca i32

ST_3: StgValue_232 (28)  [1/1] 1.57ns
.preheader13.preheader:1  store i32 0, i32* %r

ST_3: StgValue_233 (29)  [1/1] 1.57ns  loc: minver.c:56
.preheader13.preheader:2  br label %.preheader13


 <State 4>: 1.67ns
ST_4: i_5 (31)  [1/1] 0.00ns
.preheader13:0  %i_5 = phi i6 [ %k, %43 ], [ 0, %.preheader13.preheader ]

ST_4: tmp_2 (32)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_5, i32 5)

ST_4: k (33)  [1/1] 1.67ns  loc: minver.c:56
.preheader13:2  %k = add i6 %i_5, 1

ST_4: StgValue_237 (34)  [1/1] 0.00ns  loc: minver.c:56
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

ST_4: i_5_cast (36)  [1/1] 0.00ns  loc: minver.c:59
.preheader12.preheader:0  %i_5_cast = zext i6 %i_5 to i32

ST_4: empty_10 (37)  [1/1] 0.00ns
.preheader12.preheader:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 32, i64 16) nounwind

ST_4: tmp_3 (38)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:2  %tmp_3 = zext i6 %i_5 to i64

ST_4: tmp_7 (39)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:3  %tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_5, i4 0)

ST_4: tmp_11 (40)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:4  %tmp_11 = zext i10 %tmp_7 to i64

ST_4: tmp_16 (41)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:5  %tmp_16 = or i10 %tmp_7, 15

ST_4: tmp_30 (42)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:6  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_16)

ST_4: a_0_addr_39 (43)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:7  %a_0_addr_39 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_30

ST_4: tmp_35 (44)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:8  %tmp_35 = or i10 %tmp_7, 14

ST_4: tmp_40 (45)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:9  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_35)

ST_4: a_0_addr_37 (46)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:10  %a_0_addr_37 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_40

ST_4: tmp_42 (47)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:11  %tmp_42 = or i10 %tmp_7, 13

ST_4: tmp_49 (48)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:12  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_42)

ST_4: a_0_addr_35 (49)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:13  %a_0_addr_35 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_49

ST_4: tmp_53 (50)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:14  %tmp_53 = or i10 %tmp_7, 12

ST_4: tmp_54 (51)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:15  %tmp_54 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_53)

ST_4: a_0_addr_33 (52)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:16  %a_0_addr_33 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_54

ST_4: tmp_55 (53)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:17  %tmp_55 = or i10 %tmp_7, 11

ST_4: tmp_56 (54)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:18  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_55)

ST_4: a_0_addr_31 (55)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:19  %a_0_addr_31 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_56

ST_4: tmp_57 (56)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:20  %tmp_57 = or i10 %tmp_7, 10

ST_4: tmp_58 (57)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:21  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_57)

ST_4: a_0_addr_29 (58)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:22  %a_0_addr_29 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_58

ST_4: tmp_59 (59)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:23  %tmp_59 = or i10 %tmp_7, 9

ST_4: tmp_60 (60)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:24  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_59)

ST_4: a_0_addr_27 (61)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:25  %a_0_addr_27 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_60

ST_4: tmp_61 (62)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:26  %tmp_61 = or i10 %tmp_7, 8

ST_4: tmp_62 (63)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:27  %tmp_62 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_61)

ST_4: a_0_addr_25 (64)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:28  %a_0_addr_25 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_62

ST_4: tmp_63 (65)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:29  %tmp_63 = or i10 %tmp_7, 7

ST_4: tmp_64 (66)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:30  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_63)

ST_4: a_0_addr_23 (67)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:31  %a_0_addr_23 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_64

ST_4: tmp_65 (68)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:32  %tmp_65 = or i10 %tmp_7, 6

ST_4: tmp_66 (69)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:33  %tmp_66 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_65)

ST_4: a_0_addr_21 (70)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:34  %a_0_addr_21 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_66

ST_4: tmp_67 (71)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:35  %tmp_67 = or i10 %tmp_7, 5

ST_4: tmp_68 (72)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:36  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_67)

ST_4: a_0_addr_19 (73)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:37  %a_0_addr_19 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_68

ST_4: tmp_69 (74)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:38  %tmp_69 = or i10 %tmp_7, 4

ST_4: tmp_70 (75)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:39  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_69)

ST_4: a_0_addr_17 (76)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:40  %a_0_addr_17 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_70

ST_4: tmp_71 (77)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:41  %tmp_71 = or i10 %tmp_7, 3

ST_4: tmp_72 (78)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:42  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_71)

ST_4: a_0_addr_15 (79)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:43  %a_0_addr_15 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_72

ST_4: tmp_73 (80)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:44  %tmp_73 = or i10 %tmp_7, 2

ST_4: tmp_74 (81)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:45  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_73)

ST_4: a_0_addr_13 (82)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:46  %a_0_addr_13 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_74

ST_4: tmp_75 (83)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:47  %tmp_75 = or i10 %tmp_7, 1

ST_4: tmp_76 (84)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:48  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_75)

ST_4: a_0_addr_11 (85)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:49  %a_0_addr_11 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_76

ST_4: a_0_addr_9 (86)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:50  %a_0_addr_9 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_11

ST_4: a_1_addr_39 (87)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:51  %a_1_addr_39 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_30

ST_4: a_1_addr_37 (88)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:52  %a_1_addr_37 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_40

ST_4: a_1_addr_35 (89)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:53  %a_1_addr_35 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_49

ST_4: a_1_addr_33 (90)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:54  %a_1_addr_33 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_54

ST_4: a_1_addr_31 (91)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:55  %a_1_addr_31 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_56

ST_4: a_1_addr_29 (92)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:56  %a_1_addr_29 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_58

ST_4: a_1_addr_27 (93)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:57  %a_1_addr_27 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_60

ST_4: a_1_addr_25 (94)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:58  %a_1_addr_25 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_62

ST_4: a_1_addr_23 (95)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:59  %a_1_addr_23 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_64

ST_4: a_1_addr_21 (96)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:60  %a_1_addr_21 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_66

ST_4: a_1_addr_19 (97)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:61  %a_1_addr_19 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_68

ST_4: a_1_addr_17 (98)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:62  %a_1_addr_17 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_70

ST_4: a_1_addr_15 (99)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:63  %a_1_addr_15 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_72

ST_4: a_1_addr_13 (100)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:64  %a_1_addr_13 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_74

ST_4: a_1_addr_11 (101)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:65  %a_1_addr_11 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_76

ST_4: a_1_addr_9 (102)  [1/1] 0.00ns  loc: minver.c:82
.preheader12.preheader:66  %a_1_addr_9 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_11

ST_4: tmp_77 (103)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:67  %tmp_77 = trunc i6 %i_5 to i4

ST_4: tmp_78 (104)  [1/1] 0.00ns  loc: minver.c:56
.preheader12.preheader:68  %tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_5, i4 %tmp_77)

ST_4: tmp_79 (105)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:69  %tmp_79 = zext i10 %tmp_78 to i64

ST_4: a_0_addr_7 (106)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:70  %a_0_addr_7 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_79

ST_4: a_1_addr_7 (107)  [1/1] 0.00ns  loc: minver.c:105
.preheader12.preheader:71  %a_1_addr_7 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_79

ST_4: tmp_80 (108)  [1/1] 0.00ns  loc: minver.c:61
.preheader12.preheader:72  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %i_5, i32 4, i32 5)

ST_4: icmp (109)  [1/1] 1.54ns  loc: minver.c:61
.preheader12.preheader:73  %icmp = icmp eq i2 %tmp_80, 0

ST_4: StgValue_312 (110)  [1/1] 1.57ns  loc: minver.c:59
.preheader12.preheader:74  br label %.preheader12

ST_4: StgValue_313 (721)  [1/1] 1.57ns  loc: minver.c:109
.preheader8.preheader:0  br label %.preheader8


 <State 5>: 2.93ns
ST_5: wmax (112)  [1/1] 0.00ns
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

ST_5: r_1 (113)  [1/1] 0.00ns
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast, %.preheader12.preheader ]

ST_5: exitcond6 (114)  [1/1] 2.93ns  loc: minver.c:59
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 32

ST_5: StgValue_317 (115)  [1/1] 0.00ns  loc: minver.c:59
.preheader12:3  br i1 %exitcond6, label %_ifconv4, label %_ifconv

ST_5: tmp_87 (121)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:4  %tmp_87 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %r_1, i4 %tmp_77)

ST_5: tmp_88 (122)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:5  %tmp_88 = sext i36 %tmp_87 to i64

ST_5: a_0_addr_1 (123)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:6  %a_0_addr_1 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_88

ST_5: a_1_addr_1 (124)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:7  %a_1_addr_1 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_88

ST_5: a_0_load_1 (125)  [2/2] 2.71ns  loc: minver.c:61
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_5: a_1_load_1 (126)  [2/2] 2.71ns  loc: minver.c:61
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_5: i_6 (157)  [1/1] 2.39ns  loc: minver.c:59
_ifconv:40  %i_6 = add nsw i32 1, %r_1


 <State 6>: 4.08ns
ST_6: a_0_load_1 (125)  [1/2] 2.71ns  loc: minver.c:61
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

ST_6: a_1_load_1 (126)  [1/2] 2.71ns  loc: minver.c:61
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

ST_6: n_assign_1 (127)  [1/1] 1.37ns  loc: minver.c:61
_ifconv:10  %n_assign_1 = select i1 %icmp, float %a_0_load_1, float %a_1_load_1


 <State 7>: 7.74ns
ST_7: n_assign_1_to_int (128)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:11  %n_assign_1_to_int = bitcast float %n_assign_1 to i32

ST_7: tmp_34 (129)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:12  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

ST_7: tmp_89 (130)  [1/1] 0.00ns  loc: minver.c:61
_ifconv:13  %tmp_89 = trunc i32 %n_assign_1_to_int to i23

ST_7: notlhs (131)  [1/1] 2.47ns  loc: minver.c:61
_ifconv:14  %notlhs = icmp ne i8 %tmp_34, -1

ST_7: notrhs (132)  [1/1] 2.84ns  loc: minver.c:61
_ifconv:15  %notrhs = icmp eq i23 %tmp_89, 0

ST_7: tmp_36 (133)  [1/1] 0.00ns  loc: minver.c:61 (grouped into LUT with out node w_3)
_ifconv:16  %tmp_36 = or i1 %notrhs, %notlhs

ST_7: tmp_37 (134)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:61
_ifconv:17  %tmp_37 = fcmp oge float %n_assign_1, 0.000000e+00

ST_7: tmp_38 (135)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:18  %tmp_38 = and i1 %tmp_36, %tmp_37

ST_7: f_neg_i (136)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:19  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

ST_7: f_1 (137)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:61 (grouped into LUT with out node w_3)
_ifconv:20  %f_1 = bitcast i32 %f_neg_i to float

ST_7: w_3 (138)  [1/1] 1.37ns  loc: minver.c:63 (out node of the LUT)
_ifconv:21  %w_3 = select i1 %tmp_38, float %n_assign_1, float %f_1


 <State 8>: 7.74ns
ST_8: w_3_to_int (139)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:22  %w_3_to_int = bitcast float %w_3 to i32

ST_8: tmp_39 (140)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:23  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

ST_8: tmp_91 (141)  [1/1] 0.00ns  loc: minver.c:63
_ifconv:24  %tmp_91 = trunc i32 %w_3_to_int to i23

ST_8: wmax_to_int (142)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:25  %wmax_to_int = bitcast float %wmax to i32

ST_8: tmp_41 (143)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:26  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

ST_8: tmp_133 (144)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:27  %tmp_133 = trunc i32 %wmax_to_int to i23

ST_8: notlhs3 (145)  [1/1] 2.47ns  loc: minver.c:63
_ifconv:28  %notlhs3 = icmp ne i8 %tmp_39, -1

ST_8: notrhs3 (146)  [1/1] 2.84ns  loc: minver.c:63
_ifconv:29  %notrhs3 = icmp eq i23 %tmp_91, 0

ST_8: tmp_43 (147)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_47)
_ifconv:30  %tmp_43 = or i1 %notrhs3, %notlhs3

ST_8: notlhs4 (148)  [1/1] 2.47ns  loc: minver.c:62
_ifconv:31  %notlhs4 = icmp ne i8 %tmp_41, -1

ST_8: notrhs4 (149)  [1/1] 2.84ns  loc: minver.c:62
_ifconv:32  %notrhs4 = icmp eq i23 %tmp_133, 0

ST_8: tmp_44 (150)  [1/1] 0.00ns  loc: minver.c:62 (grouped into LUT with out node tmp_47)
_ifconv:33  %tmp_44 = or i1 %notrhs4, %notlhs4

ST_8: tmp_45 (151)  [1/1] 0.00ns  loc: minver.c:63 (grouped into LUT with out node tmp_47)
_ifconv:34  %tmp_45 = and i1 %tmp_43, %tmp_44

ST_8: tmp_46 (152)  [1/1] 6.37ns  loc: minver.c:62
_ifconv:35  %tmp_46 = fcmp ogt float %w_3, %wmax

ST_8: tmp_47 (153)  [1/1] 1.37ns  loc: minver.c:62 (out node of the LUT)
_ifconv:36  %tmp_47 = and i1 %tmp_45, %tmp_46


 <State 9>: 2.94ns
ST_9: r_load_2 (117)  [1/1] 0.00ns  loc: minver.c:62
_ifconv:0  %r_load_2 = load i32* %r

ST_9: empty_11 (118)  [1/1] 0.00ns
_ifconv:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 32, i64 0) nounwind

ST_9: tmp_12 (119)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_9: StgValue_357 (120)  [1/1] 0.00ns  loc: minver.c:60
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: wmax_1 (154)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:37  %wmax_1 = select i1 %tmp_47, float %w_3, float %wmax

ST_9: r_2 (155)  [1/1] 1.37ns  loc: minver.c:62
_ifconv:38  %r_2 = select i1 %tmp_47, i32 %r_1, i32 %r_load_2

ST_9: empty_12 (156)  [1/1] 0.00ns  loc: minver.c:66
_ifconv:39  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12) nounwind

ST_9: StgValue_361 (158)  [1/1] 1.57ns  loc: minver.c:62
_ifconv:41  store i32 %r_2, i32* %r

ST_9: StgValue_362 (159)  [1/1] 0.00ns  loc: minver.c:59
_ifconv:42  br label %.preheader12


 <State 10>: 2.71ns
ST_10: r_load_1 (161)  [1/1] 0.00ns
_ifconv4:0  %r_load_1 = load i32* %r

ST_10: tmp_83 (163)  [1/1] 0.00ns  loc: minver.c:56
_ifconv4:2  %tmp_83 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %r_load_1, i4 %tmp_77)

ST_10: tmp_84 (164)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:3  %tmp_84 = sext i36 %tmp_83 to i64

ST_10: a_0_addr (165)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:4  %a_0_addr = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_84

ST_10: a_1_addr (166)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:5  %a_1_addr = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_84

ST_10: a_0_load (167)  [2/2] 2.71ns  loc: minver.c:105
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

ST_10: a_1_load (168)  [2/2] 2.71ns  loc: minver.c:105
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4


 <State 11>: 4.08ns
ST_11: a_0_load (167)  [1/2] 2.71ns  loc: minver.c:105
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

ST_11: a_1_load (168)  [1/2] 2.71ns  loc: minver.c:105
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4

ST_11: pivot (169)  [1/1] 1.37ns  loc: minver.c:105
_ifconv4:8  %pivot = select i1 %icmp, float %a_0_load, float %a_1_load


 <State 12>: 7.74ns
ST_12: pivot_to_int (170)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:9  %pivot_to_int = bitcast float %pivot to i32

ST_12: tmp_9 (171)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:10  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

ST_12: tmp_85 (172)  [1/1] 0.00ns  loc: minver.c:105
_ifconv4:11  %tmp_85 = trunc i32 %pivot_to_int to i23

ST_12: notlhs1 (173)  [1/1] 2.47ns  loc: minver.c:105
_ifconv4:12  %notlhs1 = icmp ne i8 %tmp_9, -1

ST_12: notrhs1 (174)  [1/1] 2.84ns  loc: minver.c:105
_ifconv4:13  %notrhs1 = icmp eq i23 %tmp_85, 0

ST_12: tmp_17 (175)  [1/1] 0.00ns  loc: minver.c:105 (grouped into LUT with out node api)
_ifconv4:14  %tmp_17 = or i1 %notrhs1, %notlhs1

ST_12: tmp_27 (176)  [1/1] 6.37ns  loc: minver_lib.c:11->minver.c:69
_ifconv4:15  %tmp_27 = fcmp oge float %pivot, 0.000000e+00

ST_12: tmp_28 (177)  [1/1] 0.00ns  loc: minver_lib.c:11->minver.c:69 (grouped into LUT with out node api)
_ifconv4:16  %tmp_28 = and i1 %tmp_17, %tmp_27

ST_12: f_neg_i1 (178)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv4:17  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

ST_12: f (179)  [1/1] 0.00ns  loc: minver_lib.c:14->minver.c:69 (grouped into LUT with out node api)
_ifconv4:18  %f = bitcast i32 %f_neg_i1 to float

ST_12: api (180)  [1/1] 1.37ns  loc: minver.c:69 (out node of the LUT)
_ifconv4:19  %api = select i1 %tmp_28, float %pivot, float %f


 <State 13>: 5.12ns
ST_13: tmp_5 (181)  [1/1] 5.12ns  loc: minver.c:70
_ifconv4:20  %tmp_5 = fpext float %api to double


 <State 14>: 8.27ns
ST_14: tmp_4 (162)  [1/1] 0.00ns  loc: minver.c:68
_ifconv4:1  %tmp_4 = sext i32 %r_load_1 to i64

ST_14: tmp_5_to_int (182)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:21  %tmp_5_to_int = bitcast double %tmp_5 to i64

ST_14: tmp_29 (183)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:22  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

ST_14: tmp_86 (184)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:23  %tmp_86 = trunc i64 %tmp_5_to_int to i52

ST_14: notlhs2 (185)  [1/1] 2.58ns  loc: minver.c:70
_ifconv4:24  %notlhs2 = icmp ne i11 %tmp_29, -1

ST_14: notrhs2 (186)  [1/1] 3.19ns  loc: minver.c:70
_ifconv4:25  %notrhs2 = icmp eq i52 %tmp_86, 0

ST_14: tmp_31 (187)  [1/1] 0.00ns  loc: minver.c:70 (grouped into LUT with out node tmp_33)
_ifconv4:26  %tmp_31 = or i1 %notrhs2, %notlhs2

ST_14: tmp_32 (188)  [1/1] 6.90ns  loc: minver.c:70
_ifconv4:27  %tmp_32 = fcmp ole double %tmp_5, 1.000000e-06

ST_14: tmp_33 (189)  [1/1] 1.37ns  loc: minver.c:70 (out node of the LUT)
_ifconv4:28  %tmp_33 = and i1 %tmp_31, %tmp_32

ST_14: StgValue_394 (190)  [1/1] 0.00ns  loc: minver.c:70
_ifconv4:29  br i1 %tmp_33, label %.loopexit.loopexit33, label %3

ST_14: tmp_1 (192)  [1/1] 2.93ns  loc: minver.c:75
:0  %tmp_1 = icmp eq i32 %r_load_1, %i_5_cast

ST_14: StgValue_396 (193)  [1/1] 0.00ns  loc: minver.c:75
:1  br i1 %tmp_1, label %.loopexit11, label %4

ST_14: work_addr_3 (195)  [1/1] 0.00ns  loc: minver.c:77
:0  %work_addr_3 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_3

ST_14: work_load_2 (196)  [2/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i6* %work_addr_3, align 1

ST_14: work_addr_4 (197)  [1/1] 0.00ns  loc: minver.c:78
:2  %work_addr_4 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_4

ST_14: work_load_3 (198)  [2/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i6* %work_addr_4, align 1

ST_14: StgValue_401 (719)  [1/1] 0.00ns
.loopexit.loopexit33:0  br label %.loopexit

ST_14: StgValue_402 (1376)  [1/1] 0.00ns  loc: minver.c:133
.loopexit:0  ret i32 1


 <State 15>: 5.42ns
ST_15: work_load_2 (196)  [1/2] 2.71ns  loc: minver.c:77
:1  %work_load_2 = load i6* %work_addr_3, align 1

ST_15: work_load_3 (198)  [1/2] 2.71ns  loc: minver.c:78
:3  %work_load_3 = load i6* %work_addr_4, align 1

ST_15: StgValue_405 (199)  [1/1] 2.71ns  loc: minver.c:78
:4  store i6 %work_load_3, i6* %work_addr_3, align 1


 <State 16>: 2.71ns
ST_16: StgValue_406 (200)  [1/1] 2.71ns  loc: minver.c:79
:5  store i6 %work_load_2, i6* %work_addr_4, align 1

ST_16: StgValue_407 (201)  [1/1] 1.57ns  loc: minver.c:80
:6  br label %5


 <State 17>: 2.71ns
ST_17: j (203)  [1/1] 0.00ns
:0  %j = phi i6 [ 0, %4 ], [ %j_1, %6 ]

ST_17: exitcond5 (204)  [1/1] 2.40ns  loc: minver.c:80
:1  %exitcond5 = icmp eq i6 %j, -32

ST_17: j_1 (205)  [1/1] 1.67ns  loc: minver.c:80
:2  %j_1 = add i6 %j, 1

ST_17: StgValue_411 (206)  [1/1] 0.00ns  loc: minver.c:80
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %_ifconv1

ST_17: tmp_138 (212)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:4  %tmp_138 = trunc i6 %j to i4

ST_17: tmp_93 (213)  [1/1] 0.00ns  loc: minver.c:56
_ifconv1:5  %tmp_93 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_5, i4 %tmp_138)

ST_17: tmp_94 (214)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:6  %tmp_94 = zext i10 %tmp_93 to i64

ST_17: a_0_addr_4 (215)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:7  %a_0_addr_4 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_94

ST_17: a_1_addr_4 (219)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:11  %a_1_addr_4 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_94

ST_17: tmp_139 (221)  [1/1] 0.00ns  loc: minver.c:82
_ifconv1:13  %tmp_139 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %j, i32 4, i32 5)

ST_17: icmp3 (222)  [1/1] 1.54ns  loc: minver.c:82
_ifconv1:14  %icmp3 = icmp eq i2 %tmp_139, 0

ST_17: a_0_load_4 (223)  [2/2] 2.71ns  loc: minver.c:82
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

ST_17: a_1_load_4 (224)  [2/2] 2.71ns  loc: minver.c:82
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4


 <State 18>: 2.71ns
ST_18: r_load (208)  [1/1] 0.00ns
_ifconv1:0  %r_load = load i32* %r

ST_18: tmp_95 (216)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:8  %tmp_95 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %r_load, i4 %tmp_138)

ST_18: tmp_96 (217)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:9  %tmp_96 = sext i36 %tmp_95 to i64

ST_18: a_0_addr_6 (218)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:10  %a_0_addr_6 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_96

ST_18: a_1_addr_6 (220)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:12  %a_1_addr_6 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_96

ST_18: a_0_load_4 (223)  [1/2] 2.71ns  loc: minver.c:82
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

ST_18: a_1_load_4 (224)  [1/2] 2.71ns  loc: minver.c:82
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4

ST_18: a_0_load_6 (226)  [2/2] 2.71ns  loc: minver.c:83
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

ST_18: a_1_load_6 (227)  [2/2] 2.71ns  loc: minver.c:83
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4


 <State 19>: 6.79ns
ST_19: empty_13 (209)  [1/1] 0.00ns
_ifconv1:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_19: tmp_21 (210)  [1/1] 0.00ns  loc: minver.c:80
_ifconv1:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

ST_19: StgValue_432 (211)  [1/1] 0.00ns  loc: minver.c:81
_ifconv1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_19: w (225)  [1/1] 1.37ns  loc: minver.c:82
_ifconv1:17  %w = select i1 %icmp3, float %a_0_load_4, float %a_1_load_4

ST_19: a_0_load_6 (226)  [1/2] 2.71ns  loc: minver.c:83
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

ST_19: a_1_load_6 (227)  [1/2] 2.71ns  loc: minver.c:83
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4

ST_19: a_load_2_phi (228)  [1/1] 1.37ns  loc: minver.c:83
_ifconv1:20  %a_load_2_phi = select i1 %icmp3, float %a_0_load_6, float %a_1_load_6

ST_19: StgValue_437 (229)  [1/1] 0.00ns  loc: minver.c:83
_ifconv1:21  br i1 %icmp3, label %branch210, label %branch211

ST_19: StgValue_438 (231)  [1/1] 2.71ns  loc: minver.c:83
branch211:0  store float %a_load_2_phi, float* %a_1_addr_4, align 4

ST_19: StgValue_439 (235)  [1/1] 2.71ns  loc: minver.c:83
branch210:0  store float %a_load_2_phi, float* %a_0_addr_4, align 4


 <State 20>: 2.71ns
ST_20: StgValue_440 (232)  [1/1] 2.71ns  loc: minver.c:84
branch211:1  store float %w, float* %a_1_addr_6, align 4

ST_20: StgValue_441 (233)  [1/1] 0.00ns  loc: minver.c:84
branch211:2  br label %6

ST_20: StgValue_442 (236)  [1/1] 2.71ns  loc: minver.c:84
branch210:1  store float %w, float* %a_0_addr_6, align 4

ST_20: StgValue_443 (237)  [1/1] 0.00ns  loc: minver.c:84
branch210:2  br label %6

ST_20: empty_14 (239)  [1/1] 0.00ns  loc: minver.c:85
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind

ST_20: StgValue_445 (240)  [1/1] 0.00ns  loc: minver.c:80
:1  br label %5


 <State 21>: 1.57ns
ST_21: StgValue_446 (242)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11

ST_21: StgValue_447 (244)  [1/1] 1.57ns  loc: minver.c:88
.loopexit11:0  br label %7


 <State 22>: 2.71ns
ST_22: i_2 (246)  [1/1] 0.00ns
:0  %i_2 = phi i6 [ 0, %.loopexit11 ], [ %i_8, %8 ]

ST_22: exitcond4 (247)  [1/1] 2.40ns  loc: minver.c:88
:1  %exitcond4 = icmp eq i6 %i_2, -32

ST_22: i_8 (248)  [1/1] 1.67ns  loc: minver.c:88
:2  %i_8 = add i6 %i_2, 1

ST_22: StgValue_451 (249)  [1/1] 0.00ns  loc: minver.c:88
:3  br i1 %exitcond4, label %.preheader10.preheader, label %_ifconv2

ST_22: tmp_22 (252)  [1/1] 0.00ns  loc: minver.c:88
_ifconv2:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_22: tmp_140 (254)  [1/1] 0.00ns  loc: minver.c:88
_ifconv2:3  %tmp_140 = trunc i6 %i_2 to i4

ST_22: tmp_97 (255)  [1/1] 0.00ns  loc: minver.c:56
_ifconv2:4  %tmp_97 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_5, i4 %tmp_140)

ST_22: tmp_98 (256)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:5  %tmp_98 = zext i10 %tmp_97 to i64

ST_22: a_0_addr_5 (257)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:6  %a_0_addr_5 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_98

ST_22: a_1_addr_5 (258)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:7  %a_1_addr_5 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_98

ST_22: tmp_141 (259)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:8  %tmp_141 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %i_2, i32 4, i32 5)

ST_22: icmp4 (260)  [1/1] 1.54ns  loc: minver.c:90
_ifconv2:9  %icmp4 = icmp eq i2 %tmp_141, 0

ST_22: a_0_load_5 (261)  [2/2] 2.71ns  loc: minver.c:90
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

ST_22: a_1_load_5 (262)  [2/2] 2.71ns  loc: minver.c:90
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

ST_22: empty_16 (273)  [1/1] 0.00ns  loc: minver.c:91
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_22) nounwind

ST_22: StgValue_463 (274)  [1/1] 0.00ns  loc: minver.c:88
:1  br label %7


 <State 23>: 4.08ns
ST_23: a_0_load_5 (261)  [1/2] 2.71ns  loc: minver.c:90
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

ST_23: a_1_load_5 (262)  [1/2] 2.71ns  loc: minver.c:90
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

ST_23: a_load_5_phi (263)  [1/1] 1.37ns  loc: minver.c:90
_ifconv2:12  %a_load_5_phi = select i1 %icmp4, float %a_0_load_5, float %a_1_load_5

ST_23: StgValue_467 (265)  [1/1] 0.00ns  loc: minver.c:90
_ifconv2:14  br i1 %icmp4, label %branch202, label %branch203


 <State 24>: 6.30ns
ST_24: tmp_13 (264)  [16/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 25>: 6.30ns
ST_25: tmp_13 (264)  [15/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 26>: 6.30ns
ST_26: tmp_13 (264)  [14/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 27>: 6.30ns
ST_27: tmp_13 (264)  [13/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 28>: 6.30ns
ST_28: tmp_13 (264)  [12/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 29>: 6.30ns
ST_29: tmp_13 (264)  [11/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 30>: 6.30ns
ST_30: tmp_13 (264)  [10/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 31>: 6.30ns
ST_31: tmp_13 (264)  [9/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 32>: 6.30ns
ST_32: tmp_13 (264)  [8/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 33>: 6.30ns
ST_33: tmp_13 (264)  [7/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 34>: 6.30ns
ST_34: tmp_13 (264)  [6/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 35>: 6.30ns
ST_35: tmp_13 (264)  [5/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 36>: 6.30ns
ST_36: tmp_13 (264)  [4/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 37>: 6.30ns
ST_37: tmp_13 (264)  [3/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 38>: 6.30ns
ST_38: tmp_13 (264)  [2/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 39>: 6.30ns
ST_39: empty_15 (251)  [1/1] 0.00ns
_ifconv2:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_39: StgValue_484 (253)  [1/1] 0.00ns  loc: minver.c:89
_ifconv2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: tmp_13 (264)  [1/16] 6.30ns  loc: minver.c:90
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot


 <State 40>: 2.71ns
ST_40: StgValue_486 (267)  [1/1] 2.71ns  loc: minver.c:90
branch203:0  store float %tmp_13, float* %a_1_addr_5, align 4

ST_40: StgValue_487 (268)  [1/1] 0.00ns  loc: minver.c:90
branch203:1  br label %8

ST_40: StgValue_488 (270)  [1/1] 2.71ns  loc: minver.c:90
branch202:0  store float %tmp_13, float* %a_0_addr_5, align 4

ST_40: StgValue_489 (271)  [1/1] 0.00ns  loc: minver.c:90
branch202:1  br label %8


 <State 41>: 2.40ns
ST_41: tmp_24 (276)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:0  %tmp_24 = icmp eq i6 %i_5, 0

ST_41: tmp_20_1 (277)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:1  %tmp_20_1 = icmp eq i6 %i_5, 1

ST_41: tmp_20_2 (278)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:2  %tmp_20_2 = icmp eq i6 %i_5, 2

ST_41: tmp_20_3 (279)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:3  %tmp_20_3 = icmp eq i6 %i_5, 3

ST_41: tmp_20_4 (280)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:4  %tmp_20_4 = icmp eq i6 %i_5, 4

ST_41: tmp_20_5 (281)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:5  %tmp_20_5 = icmp eq i6 %i_5, 5

ST_41: tmp_20_6 (282)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:6  %tmp_20_6 = icmp eq i6 %i_5, 6

ST_41: tmp_20_7 (283)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:7  %tmp_20_7 = icmp eq i6 %i_5, 7

ST_41: tmp_20_8 (284)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:8  %tmp_20_8 = icmp eq i6 %i_5, 8

ST_41: tmp_20_9 (285)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:9  %tmp_20_9 = icmp eq i6 %i_5, 9

ST_41: tmp_20_s (286)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:10  %tmp_20_s = icmp eq i6 %i_5, 10

ST_41: tmp_20_10 (287)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:11  %tmp_20_10 = icmp eq i6 %i_5, 11

ST_41: tmp_20_11 (288)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:12  %tmp_20_11 = icmp eq i6 %i_5, 12

ST_41: tmp_20_12 (289)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:13  %tmp_20_12 = icmp eq i6 %i_5, 13

ST_41: tmp_20_13 (290)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:14  %tmp_20_13 = icmp eq i6 %i_5, 14

ST_41: tmp_20_14 (291)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:15  %tmp_20_14 = icmp eq i6 %i_5, 15

ST_41: tmp_20_15 (292)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:16  %tmp_20_15 = icmp eq i6 %i_5, 16

ST_41: tmp_20_16 (293)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:17  %tmp_20_16 = icmp eq i6 %i_5, 17

ST_41: tmp_20_17 (294)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:18  %tmp_20_17 = icmp eq i6 %i_5, 18

ST_41: tmp_20_18 (295)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:19  %tmp_20_18 = icmp eq i6 %i_5, 19

ST_41: tmp_20_19 (296)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:20  %tmp_20_19 = icmp eq i6 %i_5, 20

ST_41: tmp_20_20 (297)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:21  %tmp_20_20 = icmp eq i6 %i_5, 21

ST_41: tmp_20_21 (298)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:22  %tmp_20_21 = icmp eq i6 %i_5, 22

ST_41: tmp_20_22 (299)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:23  %tmp_20_22 = icmp eq i6 %i_5, 23

ST_41: tmp_20_23 (300)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:24  %tmp_20_23 = icmp eq i6 %i_5, 24

ST_41: tmp_20_24 (301)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:25  %tmp_20_24 = icmp eq i6 %i_5, 25

ST_41: tmp_20_25 (302)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:26  %tmp_20_25 = icmp eq i6 %i_5, 26

ST_41: tmp_20_26 (303)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:27  %tmp_20_26 = icmp eq i6 %i_5, 27

ST_41: tmp_20_27 (304)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:28  %tmp_20_27 = icmp eq i6 %i_5, 28

ST_41: tmp_20_28 (305)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:29  %tmp_20_28 = icmp eq i6 %i_5, 29

ST_41: tmp_20_29 (306)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:30  %tmp_20_29 = icmp eq i6 %i_5, 30

ST_41: tmp_20_30 (307)  [1/1] 2.40ns  loc: minver.c:99
.preheader10.preheader:31  %tmp_20_30 = icmp eq i6 %i_5, 31

ST_41: StgValue_522 (308)  [1/1] 1.57ns  loc: minver.c:93
.preheader10.preheader:32  br label %.preheader10


 <State 42>: 2.71ns
ST_42: i_3 (310)  [1/1] 0.00ns
.preheader10:0  %i_3 = phi i6 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

ST_42: exitcond3 (311)  [1/1] 2.40ns  loc: minver.c:93
.preheader10:1  %exitcond3 = icmp eq i6 %i_3, -32

ST_42: i_9 (312)  [1/1] 1.67ns  loc: minver.c:93
.preheader10:2  %i_9 = add i6 %i_3, 1

ST_42: StgValue_526 (313)  [1/1] 0.00ns  loc: minver.c:93
.preheader10:3  br i1 %exitcond3, label %42, label %9

ST_42: empty_17 (315)  [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_42: tmp_23 (316)  [1/1] 0.00ns  loc: minver.c:93
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

ST_42: StgValue_529 (317)  [1/1] 0.00ns  loc: minver.c:94
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_42: tmp_15 (318)  [1/1] 2.40ns  loc: minver.c:95
:3  %tmp_15 = icmp eq i6 %i_3, %i_5

ST_42: StgValue_531 (319)  [1/1] 0.00ns  loc: minver.c:95
:4  br i1 %tmp_15, label %._crit_edge, label %_ifconv3

ST_42: tmp_99 (321)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:0  %tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_3, i4 0)

ST_42: tmp_101 (323)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:2  %tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_3, i4 %tmp_77)

ST_42: tmp_102 (324)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:3  %tmp_102 = zext i10 %tmp_101 to i64

ST_42: a_0_addr_8 (325)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:4  %a_0_addr_8 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_102

ST_42: a_1_addr_8 (372)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:51  %a_1_addr_8 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_102

ST_42: a_0_load_8 (389)  [2/2] 2.71ns  loc: minver.c:96
_ifconv3:68  %a_0_load_8 = load float* %a_0_addr_8, align 4

ST_42: a_1_load_8 (390)  [2/2] 2.71ns  loc: minver.c:96
_ifconv3:69  %a_1_load_8 = load float* %a_1_addr_8, align 4

ST_42: StgValue_539 (703)  [1/1] 0.00ns  loc: minver.c:103
._crit_edge18:0  br label %._crit_edge

ST_42: empty_18 (705)  [1/1] 0.00ns  loc: minver.c:104
._crit_edge:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23) nounwind

ST_42: StgValue_541 (706)  [1/1] 0.00ns  loc: minver.c:93
._crit_edge:1  br label %.preheader10


 <State 43>: 4.08ns
ST_43: a_0_load_8 (389)  [1/2] 2.71ns  loc: minver.c:96
_ifconv3:68  %a_0_load_8 = load float* %a_0_addr_8, align 4

ST_43: a_1_load_8 (390)  [1/2] 2.71ns  loc: minver.c:96
_ifconv3:69  %a_1_load_8 = load float* %a_1_addr_8, align 4

ST_43: w_1 (391)  [1/1] 1.37ns  loc: minver.c:96
_ifconv3:70  %w_1 = select i1 %icmp, float %a_0_load_8, float %a_1_load_8


 <State 44>: 7.74ns
ST_44: w_1_to_int (392)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:71  %w_1_to_int = bitcast float %w_1 to i32

ST_44: tmp_48 (393)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:72  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

ST_44: tmp_142 (394)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:73  %tmp_142 = trunc i32 %w_1_to_int to i23

ST_44: notlhs5 (395)  [1/1] 2.47ns  loc: minver.c:96
_ifconv3:74  %notlhs5 = icmp ne i8 %tmp_48, -1

ST_44: notrhs5 (396)  [1/1] 2.84ns  loc: minver.c:96
_ifconv3:75  %notrhs5 = icmp eq i23 %tmp_142, 0

ST_44: tmp_50 (397)  [1/1] 0.00ns  loc: minver.c:96 (grouped into LUT with out node tmp_52)
_ifconv3:76  %tmp_50 = or i1 %notrhs5, %notlhs5

ST_44: tmp_51 (398)  [1/1] 6.37ns  loc: minver.c:97
_ifconv3:77  %tmp_51 = fcmp oeq float %w_1, 0.000000e+00

ST_44: tmp_52 (399)  [1/1] 1.37ns  loc: minver.c:97 (out node of the LUT)
_ifconv3:78  %tmp_52 = and i1 %tmp_50, %tmp_51

ST_44: StgValue_553 (400)  [1/1] 0.00ns  loc: minver.c:97
_ifconv3:79  br i1 %tmp_52, label %._crit_edge18, label %.preheader9.0

ST_44: StgValue_554 (402)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.0:0  br i1 %tmp_24, label %.preheader9.1, label %10

ST_44: a_0_load_9 (404)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

ST_44: StgValue_556 (411)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %11

ST_44: StgValue_557 (420)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %12

ST_44: StgValue_558 (429)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %13

ST_44: StgValue_559 (438)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.4:0  br i1 %tmp_20_4, label %.preheader9.5, label %14

ST_44: StgValue_560 (447)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.5:0  br i1 %tmp_20_5, label %.preheader9.6, label %15

ST_44: StgValue_561 (456)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.6:0  br i1 %tmp_20_6, label %.preheader9.7, label %16

ST_44: StgValue_562 (465)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.7:0  br i1 %tmp_20_7, label %.preheader9.8, label %17

ST_44: StgValue_563 (474)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.8:0  br i1 %tmp_20_8, label %.preheader9.9, label %18

ST_44: StgValue_564 (483)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.9:0  br i1 %tmp_20_9, label %.preheader9.10, label %19

ST_44: StgValue_565 (492)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.10:0  br i1 %tmp_20_s, label %.preheader9.11, label %20

ST_44: StgValue_566 (501)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.11:0  br i1 %tmp_20_10, label %.preheader9.12, label %21

ST_44: StgValue_567 (510)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.12:0  br i1 %tmp_20_11, label %.preheader9.13, label %22

ST_44: StgValue_568 (519)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.13:0  br i1 %tmp_20_12, label %.preheader9.14, label %23

ST_44: StgValue_569 (528)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.14:0  br i1 %tmp_20_13, label %.preheader9.15, label %24

ST_44: StgValue_570 (537)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.15:0  br i1 %tmp_20_14, label %.preheader9.16, label %25

ST_44: StgValue_571 (546)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.16:0  br i1 %tmp_20_15, label %.preheader9.17, label %26

ST_44: a_1_load_14 (548)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_14 = load float* %a_1_addr_9, align 4

ST_44: StgValue_573 (555)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.17:0  br i1 %tmp_20_16, label %.preheader9.18, label %27

ST_44: StgValue_574 (564)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.18:0  br i1 %tmp_20_17, label %.preheader9.19, label %28

ST_44: StgValue_575 (573)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.19:0  br i1 %tmp_20_18, label %.preheader9.20, label %29

ST_44: StgValue_576 (582)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.20:0  br i1 %tmp_20_19, label %.preheader9.21, label %30

ST_44: StgValue_577 (591)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.21:0  br i1 %tmp_20_20, label %.preheader9.22, label %31

ST_44: StgValue_578 (600)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.22:0  br i1 %tmp_20_21, label %.preheader9.23, label %32

ST_44: StgValue_579 (609)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.23:0  br i1 %tmp_20_22, label %.preheader9.24, label %33

ST_44: StgValue_580 (618)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.24:0  br i1 %tmp_20_23, label %.preheader9.25, label %34

ST_44: StgValue_581 (627)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.25:0  br i1 %tmp_20_24, label %.preheader9.26, label %35

ST_44: StgValue_582 (636)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.26:0  br i1 %tmp_20_25, label %.preheader9.27, label %36

ST_44: StgValue_583 (645)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.27:0  br i1 %tmp_20_26, label %.preheader9.28, label %37

ST_44: StgValue_584 (654)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.28:0  br i1 %tmp_20_27, label %.preheader9.29, label %38

ST_44: StgValue_585 (663)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.29:0  br i1 %tmp_20_28, label %.preheader9.30, label %39

ST_44: StgValue_586 (672)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.30:0  br i1 %tmp_20_29, label %.preheader9.31, label %40

ST_44: StgValue_587 (681)  [1/1] 0.00ns  loc: minver.c:99
.preheader9.31:0  br i1 %tmp_20_30, label %.preheader9.32, label %41

ST_44: tmp_18_neg (690)  [1/1] 1.37ns  loc: minver.c:101
.preheader9.32:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

ST_44: tmp_18 (691)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.32:1  %tmp_18 = bitcast i32 %tmp_18_neg to float

ST_44: tmp_19 (692)  [16/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

ST_44: StgValue_591 (701)  [1/1] 0.00ns  loc: minver.c:102
.preheader9.32280:0  br label %._crit_edge18


 <State 45>: 8.49ns
ST_45: a_0_load_9 (404)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

ST_45: tmp_25 (405)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_45: a_0_load_11 (413)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

ST_45: a_1_load_14 (548)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_14 = load float* %a_1_addr_9, align 4

ST_45: a_1_load_17 (557)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_17 = load float* %a_1_addr_11, align 4

ST_45: tmp_19 (692)  [15/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 46>: 8.49ns
ST_46: tmp_25 (405)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_46: a_0_load_11 (413)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

ST_46: tmp_22_1 (414)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_46: a_0_load_14 (422)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_14 = load float* %a_0_addr_13, align 4

ST_46: a_1_load_17 (557)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_17 = load float* %a_1_addr_11, align 4

ST_46: a_1_load_19 (566)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_19 = load float* %a_1_addr_13, align 4

ST_46: tmp_19 (692)  [14/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 47>: 8.49ns
ST_47: tmp_25 (405)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_47: tmp_22_1 (414)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_47: a_0_load_14 (422)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_14 = load float* %a_0_addr_13, align 4

ST_47: tmp_22_2 (423)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_47: a_0_load_16 (431)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_16 = load float* %a_0_addr_15, align 4

ST_47: a_1_load_19 (566)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_19 = load float* %a_1_addr_13, align 4

ST_47: a_1_load_21 (575)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_21 = load float* %a_1_addr_15, align 4

ST_47: tmp_19 (692)  [13/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 48>: 8.49ns
ST_48: tmp_25 (405)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

ST_48: tmp_22_1 (414)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_48: tmp_22_2 (423)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_48: a_0_load_16 (431)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_16 = load float* %a_0_addr_15, align 4

ST_48: tmp_22_3 (432)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_48: a_0_load_18 (440)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_18 = load float* %a_0_addr_17, align 4

ST_48: a_1_load_21 (575)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_21 = load float* %a_1_addr_15, align 4

ST_48: a_1_load_24 (584)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_24 = load float* %a_1_addr_17, align 4

ST_48: tmp_19 (692)  [12/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 49>: 8.49ns
ST_49: tmp_22_1 (414)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

ST_49: tmp_22_2 (423)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_49: tmp_22_3 (432)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_49: a_0_load_18 (440)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_18 = load float* %a_0_addr_17, align 4

ST_49: tmp_22_4 (441)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_49: a_0_load_21 (449)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_21 = load float* %a_0_addr_19, align 4

ST_49: a_1_load_24 (584)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_24 = load float* %a_1_addr_17, align 4

ST_49: a_1_load_26 (593)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_26 = load float* %a_1_addr_19, align 4

ST_49: tmp_19 (692)  [11/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 50>: 8.49ns
ST_50: tmp_22_2 (423)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

ST_50: tmp_22_3 (432)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_50: tmp_22_4 (441)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_50: a_0_load_21 (449)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_21 = load float* %a_0_addr_19, align 4

ST_50: tmp_22_5 (450)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_50: a_0_load_23 (458)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_23 = load float* %a_0_addr_21, align 4

ST_50: a_1_load_26 (593)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_26 = load float* %a_1_addr_19, align 4

ST_50: a_1_load_28 (602)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_28 = load float* %a_1_addr_21, align 4

ST_50: tmp_19 (692)  [10/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 51>: 8.49ns
ST_51: tmp_22_3 (432)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

ST_51: tmp_22_4 (441)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_51: tmp_22_5 (450)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_51: a_0_load_23 (458)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_23 = load float* %a_0_addr_21, align 4

ST_51: tmp_22_6 (459)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_51: a_0_load_25 (467)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_25 = load float* %a_0_addr_23, align 4

ST_51: a_1_load_28 (602)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_28 = load float* %a_1_addr_21, align 4

ST_51: a_1_load_31 (611)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_31 = load float* %a_1_addr_23, align 4

ST_51: tmp_19 (692)  [9/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 52>: 8.49ns
ST_52: tmp_22_4 (441)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

ST_52: tmp_22_5 (450)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_52: tmp_22_6 (459)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_52: a_0_load_25 (467)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_25 = load float* %a_0_addr_23, align 4

ST_52: tmp_22_7 (468)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_52: a_0_load_28 (476)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_28 = load float* %a_0_addr_25, align 4

ST_52: a_1_load_31 (611)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_31 = load float* %a_1_addr_23, align 4

ST_52: a_1_load_33 (620)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_33 = load float* %a_1_addr_25, align 4

ST_52: tmp_19 (692)  [8/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 53>: 8.49ns
ST_53: tmp_22_5 (450)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

ST_53: tmp_22_6 (459)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_53: tmp_22_7 (468)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_53: a_0_load_28 (476)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_28 = load float* %a_0_addr_25, align 4

ST_53: tmp_22_8 (477)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_0_load_28

ST_53: a_0_load_30 (485)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_30 = load float* %a_0_addr_27, align 4

ST_53: a_1_load_33 (620)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_33 = load float* %a_1_addr_25, align 4

ST_53: a_1_load_35 (629)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_35 = load float* %a_1_addr_27, align 4

ST_53: tmp_19 (692)  [7/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 54>: 8.49ns
ST_54: tmp_22_6 (459)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

ST_54: tmp_22_7 (468)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_54: tmp_22_8 (477)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_0_load_28

ST_54: a_0_load_30 (485)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_30 = load float* %a_0_addr_27, align 4

ST_54: tmp_22_9 (486)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_0_load_30

ST_54: a_0_load_32 (494)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_32 = load float* %a_0_addr_29, align 4

ST_54: a_1_load_35 (629)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_35 = load float* %a_1_addr_27, align 4

ST_54: a_1_load_38 (638)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_38 = load float* %a_1_addr_29, align 4

ST_54: tmp_19 (692)  [6/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 55>: 8.49ns
ST_55: tmp_22_7 (468)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

ST_55: tmp_22_8 (477)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_0_load_28

ST_55: tmp_22_9 (486)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_0_load_30

ST_55: a_0_load_32 (494)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_32 = load float* %a_0_addr_29, align 4

ST_55: tmp_22_s (495)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_0_load_32

ST_55: a_0_load_35 (503)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_35 = load float* %a_0_addr_31, align 4

ST_55: a_1_load_38 (638)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_38 = load float* %a_1_addr_29, align 4

ST_55: a_1_load_40 (647)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_40 = load float* %a_1_addr_31, align 4

ST_55: tmp_19 (692)  [5/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 56>: 8.49ns
ST_56: tmp_22_8 (477)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_8 = fmul float %w_1, %a_0_load_28

ST_56: tmp_22_9 (486)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_0_load_30

ST_56: tmp_22_s (495)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_0_load_32

ST_56: a_0_load_35 (503)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_35 = load float* %a_0_addr_31, align 4

ST_56: tmp_22_10 (504)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_0_load_35

ST_56: a_0_load_37 (512)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_37 = load float* %a_0_addr_33, align 4

ST_56: a_1_load_40 (647)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_40 = load float* %a_1_addr_31, align 4

ST_56: a_1_load_42 (656)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_42 = load float* %a_1_addr_33, align 4

ST_56: tmp_19 (692)  [4/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 57>: 8.49ns
ST_57: tmp_22_9 (486)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_9 = fmul float %w_1, %a_0_load_30

ST_57: tmp_22_s (495)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_0_load_32

ST_57: tmp_22_10 (504)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_0_load_35

ST_57: a_0_load_37 (512)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_37 = load float* %a_0_addr_33, align 4

ST_57: tmp_22_11 (513)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_0_load_37

ST_57: a_0_load_39 (521)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_39 = load float* %a_0_addr_35, align 4

ST_57: a_1_load_42 (656)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_42 = load float* %a_1_addr_33, align 4

ST_57: a_1_load_45 (665)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_45 = load float* %a_1_addr_35, align 4

ST_57: tmp_19 (692)  [3/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 58>: 8.49ns
ST_58: tmp_22_s (495)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_s = fmul float %w_1, %a_0_load_32

ST_58: tmp_22_10 (504)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_0_load_35

ST_58: tmp_22_11 (513)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_0_load_37

ST_58: a_0_load_39 (521)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_39 = load float* %a_0_addr_35, align 4

ST_58: tmp_22_12 (522)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_0_load_39

ST_58: a_0_load_42 (530)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_42 = load float* %a_0_addr_37, align 4

ST_58: a_1_load_45 (665)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_45 = load float* %a_1_addr_35, align 4

ST_58: a_1_load_47 (674)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_47 = load float* %a_1_addr_37, align 4

ST_58: tmp_19 (692)  [2/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot

ST_58: StgValue_712 (693)  [1/1] 0.00ns  loc: minver.c:101
.preheader9.32:3  br i1 %icmp, label %branch198, label %branch199


 <State 59>: 8.49ns
ST_59: tmp_22_10 (504)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_10 = fmul float %w_1, %a_0_load_35

ST_59: tmp_22_11 (513)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_0_load_37

ST_59: tmp_22_12 (522)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_0_load_39

ST_59: a_0_load_42 (530)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_42 = load float* %a_0_addr_37, align 4

ST_59: tmp_22_13 (531)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_0_load_42

ST_59: a_0_load_44 (539)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_44 = load float* %a_0_addr_39, align 4

ST_59: a_1_load_47 (674)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_47 = load float* %a_1_addr_37, align 4

ST_59: a_1_load_49 (683)  [2/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_49 = load float* %a_1_addr_39, align 4

ST_59: tmp_19 (692)  [1/16] 6.30ns  loc: minver.c:101
.preheader9.32:2  %tmp_19 = fdiv float %tmp_18, %pivot


 <State 60>: 8.49ns
ST_60: tmp_100 (322)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:1  %tmp_100 = zext i10 %tmp_99 to i64

ST_60: a_0_addr_10 (326)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:5  %a_0_addr_10 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_100

ST_60: a_1_addr_10 (373)  [1/1] 0.00ns  loc: minver.c:96
_ifconv3:52  %a_1_addr_10 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_100

ST_60: a_0_load_10 (406)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

ST_60: tmp_22_11 (513)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_11 = fmul float %w_1, %a_0_load_37

ST_60: tmp_22_12 (522)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_0_load_39

ST_60: tmp_22_13 (531)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_0_load_42

ST_60: a_0_load_44 (539)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_0_load_44 = load float* %a_0_addr_39, align 4

ST_60: tmp_22_14 (540)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_0_load_44

ST_60: a_1_load_15 (550)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_15 = load float* %a_1_addr_10, align 4

ST_60: a_1_load_49 (683)  [1/2] 2.71ns  loc: minver.c:99
:0  %a_1_load_49 = load float* %a_1_addr_39, align 4


 <State 61>: 5.78ns
ST_61: tmp_103 (327)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:6  %tmp_103 = or i10 %tmp_99, 1

ST_61: tmp_104 (328)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:7  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_103)

ST_61: a_0_addr_12 (329)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:8  %a_0_addr_12 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_104

ST_61: a_1_addr_12 (374)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:53  %a_1_addr_12 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_104

ST_61: a_0_load_10 (406)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

ST_61: a_0_load_12 (415)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

ST_61: tmp_22_12 (522)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_12 = fmul float %w_1, %a_0_load_39

ST_61: tmp_22_13 (531)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_0_load_42

ST_61: tmp_22_14 (540)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_0_load_44

ST_61: tmp_22_15 (549)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_15 = fmul float %w_1, %a_1_load_14

ST_61: a_1_load_15 (550)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_15 = load float* %a_1_addr_10, align 4

ST_61: a_1_load_18 (559)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_18 = load float* %a_1_addr_12, align 4


 <State 62>: 8.26ns
ST_62: tmp_105 (330)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:9  %tmp_105 = or i10 %tmp_99, 2

ST_62: tmp_106 (331)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:10  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_105)

ST_62: a_0_addr_14 (332)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:11  %a_0_addr_14 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_106

ST_62: a_1_addr_14 (375)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:54  %a_1_addr_14 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_106

ST_62: tmp_26 (407)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_62: a_0_load_12 (415)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

ST_62: a_0_load_15 (424)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_15 = load float* %a_0_addr_14, align 4

ST_62: tmp_22_13 (531)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_13 = fmul float %w_1, %a_0_load_42

ST_62: tmp_22_14 (540)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_0_load_44

ST_62: tmp_22_15 (549)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_15 = fmul float %w_1, %a_1_load_14

ST_62: tmp_22_16 (558)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_16 = fmul float %w_1, %a_1_load_17

ST_62: a_1_load_18 (559)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_18 = load float* %a_1_addr_12, align 4

ST_62: a_1_load_20 (568)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_20 = load float* %a_1_addr_14, align 4


 <State 63>: 8.26ns
ST_63: tmp_107 (333)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:12  %tmp_107 = or i10 %tmp_99, 3

ST_63: tmp_108 (334)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:13  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_107)

ST_63: a_0_addr_16 (335)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:14  %a_0_addr_16 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_108

ST_63: a_1_addr_16 (376)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:55  %a_1_addr_16 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_108

ST_63: tmp_26 (407)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_63: tmp_23_1 (416)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_63: a_0_load_15 (424)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_15 = load float* %a_0_addr_14, align 4

ST_63: a_0_load_17 (433)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_17 = load float* %a_0_addr_16, align 4

ST_63: tmp_22_14 (540)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_14 = fmul float %w_1, %a_0_load_44

ST_63: tmp_22_15 (549)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_15 = fmul float %w_1, %a_1_load_14

ST_63: tmp_22_16 (558)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_16 = fmul float %w_1, %a_1_load_17

ST_63: tmp_22_17 (567)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_17 = fmul float %w_1, %a_1_load_19

ST_63: a_1_load_20 (568)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_20 = load float* %a_1_addr_14, align 4

ST_63: a_1_load_22 (577)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_22 = load float* %a_1_addr_16, align 4


 <State 64>: 8.26ns
ST_64: tmp_109 (336)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:15  %tmp_109 = or i10 %tmp_99, 4

ST_64: tmp_110 (337)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:16  %tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_109)

ST_64: a_0_addr_18 (338)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:17  %a_0_addr_18 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_110

ST_64: a_1_addr_18 (377)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:56  %a_1_addr_18 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_110

ST_64: tmp_26 (407)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_64: tmp_23_1 (416)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_64: tmp_23_2 (425)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_64: a_0_load_17 (433)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_17 = load float* %a_0_addr_16, align 4

ST_64: a_0_load_19 (442)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_19 = load float* %a_0_addr_18, align 4

ST_64: tmp_22_15 (549)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_15 = fmul float %w_1, %a_1_load_14

ST_64: tmp_22_16 (558)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_16 = fmul float %w_1, %a_1_load_17

ST_64: tmp_22_17 (567)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_17 = fmul float %w_1, %a_1_load_19

ST_64: tmp_22_18 (576)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_18 = fmul float %w_1, %a_1_load_21

ST_64: a_1_load_22 (577)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_22 = load float* %a_1_addr_16, align 4

ST_64: a_1_load_25 (586)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_25 = load float* %a_1_addr_18, align 4


 <State 65>: 8.26ns
ST_65: tmp_111 (339)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:18  %tmp_111 = or i10 %tmp_99, 5

ST_65: tmp_112 (340)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:19  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_111)

ST_65: a_0_addr_20 (341)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:20  %a_0_addr_20 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_112

ST_65: a_1_addr_20 (378)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:57  %a_1_addr_20 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_112

ST_65: tmp_26 (407)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_65: tmp_23_1 (416)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_65: tmp_23_2 (425)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_65: tmp_23_3 (434)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_65: a_0_load_19 (442)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_19 = load float* %a_0_addr_18, align 4

ST_65: a_0_load_22 (451)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_22 = load float* %a_0_addr_20, align 4

ST_65: tmp_23_15 (551)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_15 = fsub float %a_1_load_15, %tmp_22_15

ST_65: tmp_22_16 (558)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_16 = fmul float %w_1, %a_1_load_17

ST_65: tmp_22_17 (567)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_17 = fmul float %w_1, %a_1_load_19

ST_65: tmp_22_18 (576)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_18 = fmul float %w_1, %a_1_load_21

ST_65: tmp_22_19 (585)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_19 = fmul float %w_1, %a_1_load_24

ST_65: a_1_load_25 (586)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_25 = load float* %a_1_addr_18, align 4

ST_65: a_1_load_27 (595)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_27 = load float* %a_1_addr_20, align 4


 <State 66>: 8.26ns
ST_66: tmp_113 (342)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:21  %tmp_113 = or i10 %tmp_99, 6

ST_66: tmp_114 (343)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:22  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_113)

ST_66: a_0_addr_22 (344)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:23  %a_0_addr_22 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_114

ST_66: a_1_addr_22 (379)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:58  %a_1_addr_22 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_114

ST_66: tmp_26 (407)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

ST_66: tmp_23_1 (416)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_66: tmp_23_2 (425)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_66: tmp_23_3 (434)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_66: tmp_23_4 (443)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_66: a_0_load_22 (451)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_22 = load float* %a_0_addr_20, align 4

ST_66: a_0_load_24 (460)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_24 = load float* %a_0_addr_22, align 4

ST_66: tmp_23_15 (551)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_15 = fsub float %a_1_load_15, %tmp_22_15

ST_66: tmp_23_16 (560)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_16 = fsub float %a_1_load_18, %tmp_22_16

ST_66: tmp_22_17 (567)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_17 = fmul float %w_1, %a_1_load_19

ST_66: tmp_22_18 (576)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_18 = fmul float %w_1, %a_1_load_21

ST_66: tmp_22_19 (585)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_19 = fmul float %w_1, %a_1_load_24

ST_66: tmp_22_20 (594)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_20 = fmul float %w_1, %a_1_load_26

ST_66: a_1_load_27 (595)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_27 = load float* %a_1_addr_20, align 4

ST_66: a_1_load_29 (604)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_29 = load float* %a_1_addr_22, align 4


 <State 67>: 8.26ns
ST_67: tmp_115 (345)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:24  %tmp_115 = or i10 %tmp_99, 7

ST_67: tmp_116 (346)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:25  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_115)

ST_67: a_0_addr_24 (347)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:26  %a_0_addr_24 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_116

ST_67: a_1_addr_24 (380)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:59  %a_1_addr_24 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_116

ST_67: tmp_23_1 (416)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

ST_67: tmp_23_2 (425)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_67: tmp_23_3 (434)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_67: tmp_23_4 (443)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_67: tmp_23_5 (452)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_67: a_0_load_24 (460)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_24 = load float* %a_0_addr_22, align 4

ST_67: a_0_load_26 (469)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_26 = load float* %a_0_addr_24, align 4

ST_67: tmp_23_15 (551)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_15 = fsub float %a_1_load_15, %tmp_22_15

ST_67: tmp_23_16 (560)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_16 = fsub float %a_1_load_18, %tmp_22_16

ST_67: tmp_23_17 (569)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_17 = fsub float %a_1_load_20, %tmp_22_17

ST_67: tmp_22_18 (576)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_18 = fmul float %w_1, %a_1_load_21

ST_67: tmp_22_19 (585)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_19 = fmul float %w_1, %a_1_load_24

ST_67: tmp_22_20 (594)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_20 = fmul float %w_1, %a_1_load_26

ST_67: tmp_22_21 (603)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_21 = fmul float %w_1, %a_1_load_28

ST_67: a_1_load_29 (604)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_29 = load float* %a_1_addr_22, align 4

ST_67: a_1_load_32 (613)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_32 = load float* %a_1_addr_24, align 4


 <State 68>: 8.26ns
ST_68: tmp_117 (348)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:27  %tmp_117 = or i10 %tmp_99, 8

ST_68: tmp_118 (349)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:28  %tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_117)

ST_68: a_0_addr_26 (350)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:29  %a_0_addr_26 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_118

ST_68: a_1_addr_26 (381)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:60  %a_1_addr_26 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_118

ST_68: tmp_23_2 (425)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

ST_68: tmp_23_3 (434)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_68: tmp_23_4 (443)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_68: tmp_23_5 (452)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_68: tmp_23_6 (461)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_68: a_0_load_26 (469)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_26 = load float* %a_0_addr_24, align 4

ST_68: a_0_load_29 (478)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_29 = load float* %a_0_addr_26, align 4

ST_68: tmp_23_15 (551)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_15 = fsub float %a_1_load_15, %tmp_22_15

ST_68: tmp_23_16 (560)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_16 = fsub float %a_1_load_18, %tmp_22_16

ST_68: tmp_23_17 (569)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_17 = fsub float %a_1_load_20, %tmp_22_17

ST_68: tmp_23_18 (578)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_18 = fsub float %a_1_load_22, %tmp_22_18

ST_68: tmp_22_19 (585)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_19 = fmul float %w_1, %a_1_load_24

ST_68: tmp_22_20 (594)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_20 = fmul float %w_1, %a_1_load_26

ST_68: tmp_22_21 (603)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_21 = fmul float %w_1, %a_1_load_28

ST_68: tmp_22_22 (612)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_22 = fmul float %w_1, %a_1_load_31

ST_68: a_1_load_32 (613)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_32 = load float* %a_1_addr_24, align 4

ST_68: a_1_load_34 (622)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_34 = load float* %a_1_addr_26, align 4


 <State 69>: 8.26ns
ST_69: tmp_119 (351)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:30  %tmp_119 = or i10 %tmp_99, 9

ST_69: tmp_120 (352)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:31  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_119)

ST_69: a_0_addr_28 (353)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:32  %a_0_addr_28 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_120

ST_69: a_1_addr_28 (382)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:61  %a_1_addr_28 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_120

ST_69: tmp_23_3 (434)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

ST_69: tmp_23_4 (443)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_69: tmp_23_5 (452)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_69: tmp_23_6 (461)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_69: tmp_23_7 (470)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_69: a_0_load_29 (478)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_29 = load float* %a_0_addr_26, align 4

ST_69: a_0_load_31 (487)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_31 = load float* %a_0_addr_28, align 4

ST_69: tmp_23_15 (551)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_15 = fsub float %a_1_load_15, %tmp_22_15

ST_69: tmp_23_16 (560)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_16 = fsub float %a_1_load_18, %tmp_22_16

ST_69: tmp_23_17 (569)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_17 = fsub float %a_1_load_20, %tmp_22_17

ST_69: tmp_23_18 (578)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_18 = fsub float %a_1_load_22, %tmp_22_18

ST_69: tmp_23_19 (587)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_19 = fsub float %a_1_load_25, %tmp_22_19

ST_69: tmp_22_20 (594)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_20 = fmul float %w_1, %a_1_load_26

ST_69: tmp_22_21 (603)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_21 = fmul float %w_1, %a_1_load_28

ST_69: tmp_22_22 (612)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_22 = fmul float %w_1, %a_1_load_31

ST_69: tmp_22_23 (621)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_23 = fmul float %w_1, %a_1_load_33

ST_69: a_1_load_34 (622)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_34 = load float* %a_1_addr_26, align 4

ST_69: a_1_load_36 (631)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_36 = load float* %a_1_addr_28, align 4


 <State 70>: 8.26ns
ST_70: tmp_121 (354)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:33  %tmp_121 = or i10 %tmp_99, 10

ST_70: tmp_122 (355)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:34  %tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_121)

ST_70: a_0_addr_30 (356)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:35  %a_0_addr_30 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_122

ST_70: a_1_addr_30 (383)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:62  %a_1_addr_30 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_122

ST_70: tmp_23_4 (443)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

ST_70: tmp_23_5 (452)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_70: tmp_23_6 (461)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_70: tmp_23_7 (470)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_70: tmp_23_8 (479)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_0_load_29, %tmp_22_8

ST_70: a_0_load_31 (487)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_31 = load float* %a_0_addr_28, align 4

ST_70: a_0_load_33 (496)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_33 = load float* %a_0_addr_30, align 4

ST_70: tmp_23_16 (560)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_16 = fsub float %a_1_load_18, %tmp_22_16

ST_70: tmp_23_17 (569)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_17 = fsub float %a_1_load_20, %tmp_22_17

ST_70: tmp_23_18 (578)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_18 = fsub float %a_1_load_22, %tmp_22_18

ST_70: tmp_23_19 (587)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_19 = fsub float %a_1_load_25, %tmp_22_19

ST_70: tmp_23_20 (596)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_20 = fsub float %a_1_load_27, %tmp_22_20

ST_70: tmp_22_21 (603)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_21 = fmul float %w_1, %a_1_load_28

ST_70: tmp_22_22 (612)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_22 = fmul float %w_1, %a_1_load_31

ST_70: tmp_22_23 (621)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_23 = fmul float %w_1, %a_1_load_33

ST_70: tmp_22_24 (630)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_24 = fmul float %w_1, %a_1_load_35

ST_70: a_1_load_36 (631)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_36 = load float* %a_1_addr_28, align 4

ST_70: a_1_load_39 (640)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_39 = load float* %a_1_addr_30, align 4


 <State 71>: 8.26ns
ST_71: tmp_123 (357)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:36  %tmp_123 = or i10 %tmp_99, 11

ST_71: tmp_124 (358)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:37  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_123)

ST_71: a_0_addr_32 (359)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:38  %a_0_addr_32 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_124

ST_71: a_1_addr_32 (384)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:63  %a_1_addr_32 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_124

ST_71: tmp_23_5 (452)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

ST_71: tmp_23_6 (461)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_71: tmp_23_7 (470)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_71: tmp_23_8 (479)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_0_load_29, %tmp_22_8

ST_71: tmp_23_9 (488)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_0_load_31, %tmp_22_9

ST_71: a_0_load_33 (496)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_33 = load float* %a_0_addr_30, align 4

ST_71: a_0_load_36 (505)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_36 = load float* %a_0_addr_32, align 4

ST_71: tmp_23_17 (569)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_17 = fsub float %a_1_load_20, %tmp_22_17

ST_71: tmp_23_18 (578)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_18 = fsub float %a_1_load_22, %tmp_22_18

ST_71: tmp_23_19 (587)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_19 = fsub float %a_1_load_25, %tmp_22_19

ST_71: tmp_23_20 (596)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_20 = fsub float %a_1_load_27, %tmp_22_20

ST_71: tmp_23_21 (605)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_21 = fsub float %a_1_load_29, %tmp_22_21

ST_71: tmp_22_22 (612)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_22 = fmul float %w_1, %a_1_load_31

ST_71: tmp_22_23 (621)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_23 = fmul float %w_1, %a_1_load_33

ST_71: tmp_22_24 (630)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_24 = fmul float %w_1, %a_1_load_35

ST_71: tmp_22_25 (639)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_25 = fmul float %w_1, %a_1_load_38

ST_71: a_1_load_39 (640)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_39 = load float* %a_1_addr_30, align 4

ST_71: a_1_load_41 (649)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_41 = load float* %a_1_addr_32, align 4


 <State 72>: 8.26ns
ST_72: tmp_125 (360)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:39  %tmp_125 = or i10 %tmp_99, 12

ST_72: tmp_126 (361)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:40  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_125)

ST_72: a_0_addr_34 (362)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:41  %a_0_addr_34 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_126

ST_72: a_1_addr_34 (385)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:64  %a_1_addr_34 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_126

ST_72: tmp_23_6 (461)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

ST_72: tmp_23_7 (470)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_72: tmp_23_8 (479)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_0_load_29, %tmp_22_8

ST_72: tmp_23_9 (488)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_0_load_31, %tmp_22_9

ST_72: tmp_23_s (497)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_0_load_33, %tmp_22_s

ST_72: a_0_load_36 (505)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_36 = load float* %a_0_addr_32, align 4

ST_72: a_0_load_38 (514)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_38 = load float* %a_0_addr_34, align 4

ST_72: tmp_23_18 (578)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_18 = fsub float %a_1_load_22, %tmp_22_18

ST_72: tmp_23_19 (587)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_19 = fsub float %a_1_load_25, %tmp_22_19

ST_72: tmp_23_20 (596)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_20 = fsub float %a_1_load_27, %tmp_22_20

ST_72: tmp_23_21 (605)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_21 = fsub float %a_1_load_29, %tmp_22_21

ST_72: tmp_23_22 (614)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_22 = fsub float %a_1_load_32, %tmp_22_22

ST_72: tmp_22_23 (621)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_23 = fmul float %w_1, %a_1_load_33

ST_72: tmp_22_24 (630)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_24 = fmul float %w_1, %a_1_load_35

ST_72: tmp_22_25 (639)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_25 = fmul float %w_1, %a_1_load_38

ST_72: tmp_22_26 (648)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_26 = fmul float %w_1, %a_1_load_40

ST_72: a_1_load_41 (649)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_41 = load float* %a_1_addr_32, align 4

ST_72: a_1_load_43 (658)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_43 = load float* %a_1_addr_34, align 4


 <State 73>: 8.26ns
ST_73: tmp_127 (363)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:42  %tmp_127 = or i10 %tmp_99, 13

ST_73: tmp_128 (364)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:43  %tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_127)

ST_73: a_0_addr_36 (365)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:44  %a_0_addr_36 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_128

ST_73: a_1_addr_36 (386)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:65  %a_1_addr_36 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_128

ST_73: tmp_23_7 (470)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

ST_73: tmp_23_8 (479)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_0_load_29, %tmp_22_8

ST_73: tmp_23_9 (488)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_0_load_31, %tmp_22_9

ST_73: tmp_23_s (497)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_0_load_33, %tmp_22_s

ST_73: tmp_23_10 (506)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_0_load_36, %tmp_22_10

ST_73: a_0_load_38 (514)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_38 = load float* %a_0_addr_34, align 4

ST_73: a_0_load_40 (523)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_40 = load float* %a_0_addr_36, align 4

ST_73: tmp_23_19 (587)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_19 = fsub float %a_1_load_25, %tmp_22_19

ST_73: tmp_23_20 (596)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_20 = fsub float %a_1_load_27, %tmp_22_20

ST_73: tmp_23_21 (605)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_21 = fsub float %a_1_load_29, %tmp_22_21

ST_73: tmp_23_22 (614)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_22 = fsub float %a_1_load_32, %tmp_22_22

ST_73: tmp_23_23 (623)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_23 = fsub float %a_1_load_34, %tmp_22_23

ST_73: tmp_22_24 (630)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_24 = fmul float %w_1, %a_1_load_35

ST_73: tmp_22_25 (639)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_25 = fmul float %w_1, %a_1_load_38

ST_73: tmp_22_26 (648)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_26 = fmul float %w_1, %a_1_load_40

ST_73: tmp_22_27 (657)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_27 = fmul float %w_1, %a_1_load_42

ST_73: a_1_load_43 (658)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_43 = load float* %a_1_addr_34, align 4

ST_73: a_1_load_46 (667)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_46 = load float* %a_1_addr_36, align 4


 <State 74>: 8.26ns
ST_74: tmp_129 (366)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:45  %tmp_129 = or i10 %tmp_99, 14

ST_74: tmp_130 (367)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:46  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_129)

ST_74: a_0_addr_38 (368)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:47  %a_0_addr_38 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_130

ST_74: a_1_addr_38 (387)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:66  %a_1_addr_38 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_130

ST_74: tmp_23_8 (479)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_8 = fsub float %a_0_load_29, %tmp_22_8

ST_74: tmp_23_9 (488)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_0_load_31, %tmp_22_9

ST_74: tmp_23_s (497)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_0_load_33, %tmp_22_s

ST_74: tmp_23_10 (506)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_0_load_36, %tmp_22_10

ST_74: tmp_23_11 (515)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_0_load_38, %tmp_22_11

ST_74: a_0_load_40 (523)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_40 = load float* %a_0_addr_36, align 4

ST_74: a_0_load_43 (532)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_43 = load float* %a_0_addr_38, align 4

ST_74: tmp_23_20 (596)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_20 = fsub float %a_1_load_27, %tmp_22_20

ST_74: tmp_23_21 (605)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_21 = fsub float %a_1_load_29, %tmp_22_21

ST_74: tmp_23_22 (614)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_22 = fsub float %a_1_load_32, %tmp_22_22

ST_74: tmp_23_23 (623)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_23 = fsub float %a_1_load_34, %tmp_22_23

ST_74: tmp_23_24 (632)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_24 = fsub float %a_1_load_36, %tmp_22_24

ST_74: tmp_22_25 (639)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_25 = fmul float %w_1, %a_1_load_38

ST_74: tmp_22_26 (648)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_26 = fmul float %w_1, %a_1_load_40

ST_74: tmp_22_27 (657)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_27 = fmul float %w_1, %a_1_load_42

ST_74: tmp_22_28 (666)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_28 = fmul float %w_1, %a_1_load_45

ST_74: a_1_load_46 (667)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_46 = load float* %a_1_addr_36, align 4

ST_74: a_1_load_48 (676)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_48 = load float* %a_1_addr_38, align 4


 <State 75>: 8.26ns
ST_75: tmp_131 (369)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:48  %tmp_131 = or i10 %tmp_99, 15

ST_75: tmp_132 (370)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:49  %tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_131)

ST_75: a_0_addr_40 (371)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:50  %a_0_addr_40 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_132

ST_75: a_1_addr_40 (388)  [1/1] 0.00ns  loc: minver.c:93
_ifconv3:67  %a_1_addr_40 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_132

ST_75: tmp_23_9 (488)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_9 = fsub float %a_0_load_31, %tmp_22_9

ST_75: tmp_23_s (497)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_0_load_33, %tmp_22_s

ST_75: tmp_23_10 (506)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_0_load_36, %tmp_22_10

ST_75: tmp_23_11 (515)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_0_load_38, %tmp_22_11

ST_75: tmp_23_12 (524)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_0_load_40, %tmp_22_12

ST_75: a_0_load_43 (532)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_43 = load float* %a_0_addr_38, align 4

ST_75: a_0_load_45 (541)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_45 = load float* %a_0_addr_40, align 4

ST_75: tmp_23_21 (605)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_21 = fsub float %a_1_load_29, %tmp_22_21

ST_75: tmp_23_22 (614)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_22 = fsub float %a_1_load_32, %tmp_22_22

ST_75: tmp_23_23 (623)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_23 = fsub float %a_1_load_34, %tmp_22_23

ST_75: tmp_23_24 (632)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_24 = fsub float %a_1_load_36, %tmp_22_24

ST_75: tmp_23_25 (641)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_25 = fsub float %a_1_load_39, %tmp_22_25

ST_75: tmp_22_26 (648)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_26 = fmul float %w_1, %a_1_load_40

ST_75: tmp_22_27 (657)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_27 = fmul float %w_1, %a_1_load_42

ST_75: tmp_22_28 (666)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_28 = fmul float %w_1, %a_1_load_45

ST_75: tmp_22_29 (675)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_29 = fmul float %w_1, %a_1_load_47

ST_75: a_1_load_48 (676)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_48 = load float* %a_1_addr_38, align 4

ST_75: a_1_load_50 (685)  [2/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_50 = load float* %a_1_addr_40, align 4


 <State 76>: 8.26ns
ST_76: StgValue_1018 (408)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_26, float* %a_0_addr_10, align 4

ST_76: StgValue_1019 (409)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.1

ST_76: tmp_23_s (497)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_s = fsub float %a_0_load_33, %tmp_22_s

ST_76: tmp_23_10 (506)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_0_load_36, %tmp_22_10

ST_76: tmp_23_11 (515)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_0_load_38, %tmp_22_11

ST_76: tmp_23_12 (524)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_0_load_40, %tmp_22_12

ST_76: tmp_23_13 (533)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_0_load_43, %tmp_22_13

ST_76: a_0_load_45 (541)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_0_load_45 = load float* %a_0_addr_40, align 4

ST_76: StgValue_1026 (552)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_15, float* %a_1_addr_10, align 4

ST_76: StgValue_1027 (553)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.17

ST_76: tmp_23_22 (614)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_22 = fsub float %a_1_load_32, %tmp_22_22

ST_76: tmp_23_23 (623)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_23 = fsub float %a_1_load_34, %tmp_22_23

ST_76: tmp_23_24 (632)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_24 = fsub float %a_1_load_36, %tmp_22_24

ST_76: tmp_23_25 (641)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_25 = fsub float %a_1_load_39, %tmp_22_25

ST_76: tmp_23_26 (650)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_26 = fsub float %a_1_load_41, %tmp_22_26

ST_76: tmp_22_27 (657)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_27 = fmul float %w_1, %a_1_load_42

ST_76: tmp_22_28 (666)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_28 = fmul float %w_1, %a_1_load_45

ST_76: tmp_22_29 (675)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_29 = fmul float %w_1, %a_1_load_47

ST_76: tmp_22_30 (684)  [4/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_30 = fmul float %w_1, %a_1_load_49

ST_76: a_1_load_50 (685)  [1/2] 2.71ns  loc: minver.c:99
:2  %a_1_load_50 = load float* %a_1_addr_40, align 4


 <State 77>: 8.26ns
ST_77: StgValue_1038 (417)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_1, float* %a_0_addr_12, align 4

ST_77: StgValue_1039 (418)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.2

ST_77: tmp_23_10 (506)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_10 = fsub float %a_0_load_36, %tmp_22_10

ST_77: tmp_23_11 (515)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_0_load_38, %tmp_22_11

ST_77: tmp_23_12 (524)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_0_load_40, %tmp_22_12

ST_77: tmp_23_13 (533)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_0_load_43, %tmp_22_13

ST_77: tmp_23_14 (542)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_0_load_45, %tmp_22_14

ST_77: StgValue_1045 (561)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_16, float* %a_1_addr_12, align 4

ST_77: StgValue_1046 (562)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.18

ST_77: tmp_23_23 (623)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_23 = fsub float %a_1_load_34, %tmp_22_23

ST_77: tmp_23_24 (632)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_24 = fsub float %a_1_load_36, %tmp_22_24

ST_77: tmp_23_25 (641)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_25 = fsub float %a_1_load_39, %tmp_22_25

ST_77: tmp_23_26 (650)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_26 = fsub float %a_1_load_41, %tmp_22_26

ST_77: tmp_23_27 (659)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_27 = fsub float %a_1_load_43, %tmp_22_27

ST_77: tmp_22_28 (666)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_28 = fmul float %w_1, %a_1_load_45

ST_77: tmp_22_29 (675)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_29 = fmul float %w_1, %a_1_load_47

ST_77: tmp_22_30 (684)  [3/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_30 = fmul float %w_1, %a_1_load_49


 <State 78>: 8.26ns
ST_78: StgValue_1055 (426)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_2, float* %a_0_addr_14, align 4

ST_78: StgValue_1056 (427)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.3

ST_78: tmp_23_11 (515)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_11 = fsub float %a_0_load_38, %tmp_22_11

ST_78: tmp_23_12 (524)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_0_load_40, %tmp_22_12

ST_78: tmp_23_13 (533)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_0_load_43, %tmp_22_13

ST_78: tmp_23_14 (542)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_0_load_45, %tmp_22_14

ST_78: StgValue_1061 (570)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_17, float* %a_1_addr_14, align 4

ST_78: StgValue_1062 (571)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.19

ST_78: tmp_23_24 (632)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_24 = fsub float %a_1_load_36, %tmp_22_24

ST_78: tmp_23_25 (641)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_25 = fsub float %a_1_load_39, %tmp_22_25

ST_78: tmp_23_26 (650)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_26 = fsub float %a_1_load_41, %tmp_22_26

ST_78: tmp_23_27 (659)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_27 = fsub float %a_1_load_43, %tmp_22_27

ST_78: tmp_23_28 (668)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_28 = fsub float %a_1_load_46, %tmp_22_28

ST_78: tmp_22_29 (675)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_29 = fmul float %w_1, %a_1_load_47

ST_78: tmp_22_30 (684)  [2/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_30 = fmul float %w_1, %a_1_load_49


 <State 79>: 8.26ns
ST_79: StgValue_1070 (435)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_3, float* %a_0_addr_16, align 4

ST_79: StgValue_1071 (436)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.4

ST_79: tmp_23_12 (524)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_12 = fsub float %a_0_load_40, %tmp_22_12

ST_79: tmp_23_13 (533)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_0_load_43, %tmp_22_13

ST_79: tmp_23_14 (542)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_0_load_45, %tmp_22_14

ST_79: StgValue_1075 (579)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_18, float* %a_1_addr_16, align 4

ST_79: StgValue_1076 (580)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.20

ST_79: tmp_23_25 (641)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_25 = fsub float %a_1_load_39, %tmp_22_25

ST_79: tmp_23_26 (650)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_26 = fsub float %a_1_load_41, %tmp_22_26

ST_79: tmp_23_27 (659)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_27 = fsub float %a_1_load_43, %tmp_22_27

ST_79: tmp_23_28 (668)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_28 = fsub float %a_1_load_46, %tmp_22_28

ST_79: tmp_23_29 (677)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_29 = fsub float %a_1_load_48, %tmp_22_29

ST_79: tmp_22_30 (684)  [1/4] 5.78ns  loc: minver.c:99
:1  %tmp_22_30 = fmul float %w_1, %a_1_load_49


 <State 80>: 8.26ns
ST_80: StgValue_1083 (444)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_4, float* %a_0_addr_18, align 4

ST_80: StgValue_1084 (445)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.5

ST_80: tmp_23_13 (533)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_13 = fsub float %a_0_load_43, %tmp_22_13

ST_80: tmp_23_14 (542)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_0_load_45, %tmp_22_14

ST_80: StgValue_1087 (588)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_19, float* %a_1_addr_18, align 4

ST_80: StgValue_1088 (589)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.21

ST_80: tmp_23_26 (650)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_26 = fsub float %a_1_load_41, %tmp_22_26

ST_80: tmp_23_27 (659)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_27 = fsub float %a_1_load_43, %tmp_22_27

ST_80: tmp_23_28 (668)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_28 = fsub float %a_1_load_46, %tmp_22_28

ST_80: tmp_23_29 (677)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_29 = fsub float %a_1_load_48, %tmp_22_29

ST_80: tmp_23_30 (686)  [5/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_30 = fsub float %a_1_load_50, %tmp_22_30


 <State 81>: 8.26ns
ST_81: StgValue_1094 (453)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_5, float* %a_0_addr_20, align 4

ST_81: StgValue_1095 (454)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.6

ST_81: tmp_23_14 (542)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_14 = fsub float %a_0_load_45, %tmp_22_14

ST_81: StgValue_1097 (597)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_20, float* %a_1_addr_20, align 4

ST_81: StgValue_1098 (598)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.22

ST_81: tmp_23_27 (659)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_27 = fsub float %a_1_load_43, %tmp_22_27

ST_81: tmp_23_28 (668)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_28 = fsub float %a_1_load_46, %tmp_22_28

ST_81: tmp_23_29 (677)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_29 = fsub float %a_1_load_48, %tmp_22_29

ST_81: tmp_23_30 (686)  [4/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_30 = fsub float %a_1_load_50, %tmp_22_30


 <State 82>: 8.26ns
ST_82: StgValue_1103 (462)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_6, float* %a_0_addr_22, align 4

ST_82: StgValue_1104 (463)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.7

ST_82: StgValue_1105 (606)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_21, float* %a_1_addr_22, align 4

ST_82: StgValue_1106 (607)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.23

ST_82: tmp_23_28 (668)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_28 = fsub float %a_1_load_46, %tmp_22_28

ST_82: tmp_23_29 (677)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_29 = fsub float %a_1_load_48, %tmp_22_29

ST_82: tmp_23_30 (686)  [3/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_30 = fsub float %a_1_load_50, %tmp_22_30


 <State 83>: 8.26ns
ST_83: StgValue_1110 (471)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_7, float* %a_0_addr_24, align 4

ST_83: StgValue_1111 (472)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.8

ST_83: StgValue_1112 (615)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_22, float* %a_1_addr_24, align 4

ST_83: StgValue_1113 (616)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.24

ST_83: tmp_23_29 (677)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_29 = fsub float %a_1_load_48, %tmp_22_29

ST_83: tmp_23_30 (686)  [2/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_30 = fsub float %a_1_load_50, %tmp_22_30


 <State 84>: 8.26ns
ST_84: StgValue_1116 (480)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_8, float* %a_0_addr_26, align 4

ST_84: StgValue_1117 (481)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.9

ST_84: StgValue_1118 (624)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_23, float* %a_1_addr_26, align 4

ST_84: StgValue_1119 (625)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.25

ST_84: tmp_23_30 (686)  [1/5] 8.26ns  loc: minver.c:99
:3  %tmp_23_30 = fsub float %a_1_load_50, %tmp_22_30


 <State 85>: 2.71ns
ST_85: StgValue_1121 (489)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_9, float* %a_0_addr_28, align 4

ST_85: StgValue_1122 (490)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.10

ST_85: StgValue_1123 (633)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_24, float* %a_1_addr_28, align 4

ST_85: StgValue_1124 (634)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.26


 <State 86>: 2.71ns
ST_86: StgValue_1125 (498)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_s, float* %a_0_addr_30, align 4

ST_86: StgValue_1126 (499)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.11

ST_86: StgValue_1127 (642)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_25, float* %a_1_addr_30, align 4

ST_86: StgValue_1128 (643)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.27


 <State 87>: 2.71ns
ST_87: StgValue_1129 (507)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_10, float* %a_0_addr_32, align 4

ST_87: StgValue_1130 (508)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.12

ST_87: StgValue_1131 (651)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_26, float* %a_1_addr_32, align 4

ST_87: StgValue_1132 (652)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.28


 <State 88>: 2.71ns
ST_88: StgValue_1133 (516)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_11, float* %a_0_addr_34, align 4

ST_88: StgValue_1134 (517)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.13

ST_88: StgValue_1135 (660)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_27, float* %a_1_addr_34, align 4

ST_88: StgValue_1136 (661)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.29


 <State 89>: 2.71ns
ST_89: StgValue_1137 (525)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_12, float* %a_0_addr_36, align 4

ST_89: StgValue_1138 (526)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.14

ST_89: StgValue_1139 (669)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_28, float* %a_1_addr_36, align 4

ST_89: StgValue_1140 (670)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.30


 <State 90>: 2.71ns
ST_90: StgValue_1141 (534)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_13, float* %a_0_addr_38, align 4

ST_90: StgValue_1142 (535)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.15

ST_90: StgValue_1143 (678)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_29, float* %a_1_addr_38, align 4

ST_90: StgValue_1144 (679)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.31


 <State 91>: 2.71ns
ST_91: StgValue_1145 (543)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_14, float* %a_0_addr_40, align 4

ST_91: StgValue_1146 (544)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.16

ST_91: StgValue_1147 (687)  [1/1] 2.71ns  loc: minver.c:99
:4  store float %tmp_23_30, float* %a_1_addr_40, align 4

ST_91: StgValue_1148 (688)  [1/1] 0.00ns  loc: minver.c:99
:5  br label %.preheader9.32


 <State 92>: 2.71ns
ST_92: StgValue_1149 (695)  [1/1] 2.71ns  loc: minver.c:101
branch199:0  store float %tmp_19, float* %a_1_addr_8, align 4

ST_92: StgValue_1150 (696)  [1/1] 0.00ns  loc: minver.c:101
branch199:1  br label %.preheader9.32280

ST_92: StgValue_1151 (698)  [1/1] 2.71ns  loc: minver.c:101
branch198:0  store float %tmp_19, float* %a_0_addr_8, align 4

ST_92: StgValue_1152 (699)  [1/1] 0.00ns  loc: minver.c:101
branch198:1  br label %.preheader9.32280


 <State 93>: 6.30ns
ST_93: tmp_14 (708)  [16/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 94>: 6.30ns
ST_94: tmp_14 (708)  [15/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 95>: 6.30ns
ST_95: tmp_14 (708)  [14/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 96>: 6.30ns
ST_96: tmp_14 (708)  [13/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 97>: 6.30ns
ST_97: tmp_14 (708)  [12/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 98>: 6.30ns
ST_98: tmp_14 (708)  [11/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 99>: 6.30ns
ST_99: tmp_14 (708)  [10/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 100>: 6.30ns
ST_100: tmp_14 (708)  [9/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 101>: 6.30ns
ST_101: tmp_14 (708)  [8/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 102>: 6.30ns
ST_102: tmp_14 (708)  [7/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 103>: 6.30ns
ST_103: tmp_14 (708)  [6/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 104>: 6.30ns
ST_104: tmp_14 (708)  [5/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 105>: 6.30ns
ST_105: tmp_14 (708)  [4/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 106>: 6.30ns
ST_106: tmp_14 (708)  [3/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 107>: 6.30ns
ST_107: tmp_14 (708)  [2/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot


 <State 108>: 6.30ns
ST_108: tmp_14 (708)  [1/16] 6.30ns  loc: minver.c:105
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

ST_108: StgValue_1169 (709)  [1/1] 0.00ns  loc: minver.c:105
:1  br i1 %icmp, label %branch194, label %branch195


 <State 109>: 2.71ns
ST_109: StgValue_1170 (711)  [1/1] 2.71ns  loc: minver.c:105
branch195:0  store float %tmp_14, float* %a_1_addr_7, align 4

ST_109: StgValue_1171 (712)  [1/1] 0.00ns  loc: minver.c:105
branch195:1  br label %43

ST_109: StgValue_1172 (714)  [1/1] 2.71ns  loc: minver.c:105
branch194:0  store float %tmp_14, float* %a_0_addr_7, align 4

ST_109: StgValue_1173 (715)  [1/1] 0.00ns  loc: minver.c:105
branch194:1  br label %43

ST_109: StgValue_1174 (717)  [1/1] 0.00ns  loc: minver.c:56
:0  br label %.preheader13


 <State 110>: 2.40ns
ST_110: i_4 (723)  [1/1] 0.00ns
.preheader8:0  %i_4 = phi i6 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

ST_110: exitcond1 (724)  [1/1] 2.40ns  loc: minver.c:109
.preheader8:1  %exitcond1 = icmp eq i6 %i_4, -32

ST_110: i_7 (725)  [1/1] 1.67ns  loc: minver.c:129
.preheader8:2  %i_7 = add i6 %i_4, 1

ST_110: StgValue_1178 (726)  [1/1] 0.00ns  loc: minver.c:109
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_110: empty_19 (728)  [1/1] 0.00ns
.preheader.preheader:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_110: tmp_s (729)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:1  %tmp_s = zext i6 %i_4 to i64

ST_110: work_addr_1 (730)  [1/1] 0.00ns  loc: minver.c:114
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_s

ST_110: tmp_81 (731)  [1/1] 0.00ns  loc: minver.c:129
.preheader.preheader:3  %tmp_81 = trunc i6 %i_4 to i4

ST_110: tmp_82 (732)  [1/1] 0.00ns  loc: minver.c:123
.preheader.preheader:4  %tmp_82 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %i_4, i32 4, i32 5)

ST_110: icmp1 (733)  [1/1] 1.54ns  loc: minver.c:123
.preheader.preheader:5  %icmp1 = icmp eq i2 %tmp_82, 0

ST_110: StgValue_1185 (734)  [1/1] 0.00ns  loc: minver.c:111
.preheader.preheader:6  br label %.preheader

ST_110: StgValue_1186 (1374)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 111>: 2.71ns
ST_111: work_load (736)  [2/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i6* %work_addr_1, align 1


 <State 112>: 5.42ns
ST_112: work_load (736)  [1/2] 2.71ns  loc: minver.c:114
.preheader:0  %work_load = load i6* %work_addr_1, align 1

ST_112: tmp_8 (737)  [1/1] 2.40ns  loc: minver.c:116
.preheader:1  %tmp_8 = icmp eq i6 %work_load, %i_4

ST_112: StgValue_1190 (738)  [1/1] 0.00ns  loc: minver.c:116
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %_ifconv5

ST_112: tmp_20 (740)  [1/1] 0.00ns  loc: minver.c:111
_ifconv5:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_112: tmp_10 (742)  [1/1] 0.00ns  loc: minver.c:118
_ifconv5:2  %tmp_10 = zext i6 %work_load to i64

ST_112: tmp_134 (743)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:3  %tmp_134 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %work_load, i4 %tmp_81)

ST_112: tmp_90 (744)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:4  %tmp_90 = zext i10 %tmp_134 to i64

ST_112: a_0_addr_2 (745)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:5  %a_0_addr_2 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_90

ST_112: a_1_addr_2 (746)  [1/1] 0.00ns  loc: minver.c:123
_ifconv5:6  %a_1_addr_2 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_90

ST_112: work_addr_2 (747)  [1/1] 0.00ns  loc: minver.c:118
_ifconv5:7  %work_addr_2 = getelementptr [500 x i6]* %work, i64 0, i64 %tmp_10

ST_112: work_load_1 (748)  [2/2] 2.71ns  loc: minver.c:118
_ifconv5:8  %work_load_1 = load i6* %work_addr_2, align 1

ST_112: a_0_load_2 (756)  [2/2] 2.71ns  loc: minver.c:123
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

ST_112: a_1_load_2 (757)  [2/2] 2.71ns  loc: minver.c:123
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

ST_112: tmp_137 (759)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:19  %tmp_137 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %work_load, i32 4, i32 5)

ST_112: icmp2 (760)  [1/1] 1.54ns  loc: minver.c:124
_ifconv5:20  %icmp2 = icmp eq i2 %tmp_137, 0

ST_112: StgValue_1203 (772)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch62, label %branch63

ST_112: StgValue_1204 (791)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch60, label %branch61

ST_112: StgValue_1205 (810)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch58, label %branch59

ST_112: StgValue_1206 (829)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch56, label %branch57

ST_112: StgValue_1207 (848)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch54, label %branch55

ST_112: StgValue_1208 (867)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch52, label %branch53

ST_112: StgValue_1209 (886)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch50, label %branch51

ST_112: StgValue_1210 (905)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch48, label %branch49

ST_112: StgValue_1211 (924)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch46, label %branch47

ST_112: StgValue_1212 (943)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch44, label %branch45

ST_112: StgValue_1213 (962)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch42, label %branch43

ST_112: StgValue_1214 (981)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch40, label %branch41

ST_112: StgValue_1215 (1000)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch38, label %branch39

ST_112: StgValue_1216 (1019)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch36, label %branch37

ST_112: StgValue_1217 (1038)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch34, label %branch35

ST_112: StgValue_1218 (1057)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch32, label %branch33

ST_112: StgValue_1219 (1076)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch30, label %branch31

ST_112: StgValue_1220 (1095)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch28, label %branch29

ST_112: StgValue_1221 (1114)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch26, label %branch27

ST_112: StgValue_1222 (1133)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch24, label %branch25

ST_112: StgValue_1223 (1152)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch22, label %branch23

ST_112: StgValue_1224 (1171)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch20, label %branch21

ST_112: StgValue_1225 (1190)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch18, label %branch19

ST_112: StgValue_1226 (1209)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch16, label %branch17

ST_112: StgValue_1227 (1228)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch14, label %branch15

ST_112: StgValue_1228 (1247)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch12, label %branch13

ST_112: StgValue_1229 (1266)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch10, label %branch11

ST_112: StgValue_1230 (1285)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch8, label %branch9

ST_112: StgValue_1231 (1304)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch6, label %branch7

ST_112: StgValue_1232 (1323)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch4, label %branch5

ST_112: StgValue_1233 (1342)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch2, label %branch3

ST_112: StgValue_1234 (1361)  [1/1] 0.00ns  loc: minver.c:125
:0  br i1 %icmp2, label %branch0, label %branch1

ST_112: empty_20 (1369)  [1/1] 0.00ns  loc: minver.c:127
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_20) nounwind

ST_112: StgValue_1236 (1370)  [1/1] 0.00ns  loc: minver.c:127
:1  br label %.preheader


 <State 113>: 4.08ns
ST_113: work_load_1 (748)  [1/2] 2.71ns  loc: minver.c:118
_ifconv5:8  %work_load_1 = load i6* %work_addr_2, align 1

ST_113: StgValue_1238 (749)  [1/1] 2.71ns  loc: minver.c:119
_ifconv5:9  store i6 %work_load, i6* %work_addr_2, align 1

ST_113: tmp_135 (751)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:11  %tmp_135 = trunc i6 %work_load to i4

ST_113: tmp_136 (752)  [1/1] 0.00ns  loc: minver.c:114
_ifconv5:12  %tmp_136 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %work_load, i4 %tmp_135)

ST_113: tmp_92 (753)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:13  %tmp_92 = zext i10 %tmp_136 to i64

ST_113: a_0_addr_3 (754)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:14  %a_0_addr_3 = getelementptr [512 x float]* %a_0, i64 0, i64 %tmp_92

ST_113: a_1_addr_3 (755)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:15  %a_1_addr_3 = getelementptr [512 x float]* %a_1, i64 0, i64 %tmp_92

ST_113: a_0_load_2 (756)  [1/2] 2.71ns  loc: minver.c:123
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

ST_113: a_1_load_2 (757)  [1/2] 2.71ns  loc: minver.c:123
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

ST_113: w_4_0_phi (758)  [1/1] 1.37ns  loc: minver.c:123
_ifconv5:18  %w_4_0_phi = select i1 %icmp1, float %a_0_load_2, float %a_1_load_2

ST_113: a_0_load_3 (761)  [2/2] 2.71ns  loc: minver.c:124
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

ST_113: a_1_load_3 (762)  [2/2] 2.71ns  loc: minver.c:124
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4


 <State 114>: 6.79ns
ST_114: StgValue_1249 (741)  [1/1] 0.00ns  loc: minver.c:112
_ifconv5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_114: StgValue_1250 (750)  [1/1] 2.71ns  loc: minver.c:120
_ifconv5:10  store i6 %work_load_1, i6* %work_addr_1, align 1

ST_114: a_0_load_3 (761)  [1/2] 2.71ns  loc: minver.c:124
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

ST_114: a_1_load_3 (762)  [1/2] 2.71ns  loc: minver.c:124
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4

ST_114: a_load_4_0_phi (763)  [1/1] 1.37ns  loc: minver.c:124
_ifconv5:23  %a_load_4_0_phi = select i1 %icmp2, float %a_0_load_3, float %a_1_load_3

ST_114: StgValue_1254 (764)  [1/1] 0.00ns  loc: minver.c:124
_ifconv5:24  br i1 %icmp1, label %branch190, label %branch191

ST_114: StgValue_1255 (766)  [1/1] 2.71ns  loc: minver.c:124
branch191:0  store float %a_load_4_0_phi, float* %a_1_addr_2, align 4

ST_114: StgValue_1256 (767)  [1/1] 0.00ns  loc: minver.c:124
branch191:1  br label %44

ST_114: StgValue_1257 (769)  [1/1] 2.71ns  loc: minver.c:124
branch190:0  store float %a_load_4_0_phi, float* %a_0_addr_2, align 4

ST_114: StgValue_1258 (770)  [1/1] 0.00ns  loc: minver.c:124
branch190:1  br label %44


 <State 115>: 2.71ns
ST_115: StgValue_1259 (774)  [1/1] 2.71ns  loc: minver.c:125
branch63:0  store float %w_4_0_phi, float* %a_1_addr_3, align 4

ST_115: StgValue_1260 (775)  [1/1] 0.00ns  loc: minver.c:125
branch63:1  br label %_ifconv6

ST_115: StgValue_1261 (777)  [1/1] 2.71ns  loc: minver.c:125
branch62:0  store float %w_4_0_phi, float* %a_0_addr_3, align 4

ST_115: StgValue_1262 (778)  [1/1] 0.00ns  loc: minver.c:125
branch62:1  br label %_ifconv6


 <State 116>: 2.71ns
ST_116: a_0_load_7 (780)  [2/2] 2.71ns  loc: minver.c:123
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

ST_116: a_1_load_7 (781)  [2/2] 2.71ns  loc: minver.c:123
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4


 <State 117>: 4.08ns
ST_117: a_0_load_7 (780)  [1/2] 2.71ns  loc: minver.c:123
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

ST_117: a_1_load_7 (781)  [1/2] 2.71ns  loc: minver.c:123
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4

ST_117: w_4_1_phi (782)  [1/1] 1.37ns  loc: minver.c:123
_ifconv6:2  %w_4_1_phi = select i1 %icmp1, float %a_0_load_7, float %a_1_load_7

ST_117: StgValue_1268 (783)  [1/1] 0.00ns  loc: minver.c:124
_ifconv6:3  br i1 %icmp1, label %branch186, label %branch187

ST_117: StgValue_1269 (785)  [1/1] 2.71ns  loc: minver.c:124
branch187:0  store float %w_4_0_phi, float* %a_1_addr_2, align 4

ST_117: StgValue_1270 (786)  [1/1] 0.00ns  loc: minver.c:124
branch187:1  br label %45

ST_117: StgValue_1271 (788)  [1/1] 2.71ns  loc: minver.c:124
branch186:0  store float %w_4_0_phi, float* %a_0_addr_2, align 4

ST_117: StgValue_1272 (789)  [1/1] 0.00ns  loc: minver.c:124
branch186:1  br label %45


 <State 118>: 2.71ns
ST_118: StgValue_1273 (793)  [1/1] 2.71ns  loc: minver.c:125
branch61:0  store float %w_4_1_phi, float* %a_1_addr_3, align 4

ST_118: StgValue_1274 (794)  [1/1] 0.00ns  loc: minver.c:125
branch61:1  br label %_ifconv7

ST_118: StgValue_1275 (796)  [1/1] 2.71ns  loc: minver.c:125
branch60:0  store float %w_4_1_phi, float* %a_0_addr_3, align 4

ST_118: StgValue_1276 (797)  [1/1] 0.00ns  loc: minver.c:125
branch60:1  br label %_ifconv7


 <State 119>: 2.71ns
ST_119: a_0_load_13 (799)  [2/2] 2.71ns  loc: minver.c:123
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

ST_119: a_1_load_9 (800)  [2/2] 2.71ns  loc: minver.c:123
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4


 <State 120>: 4.08ns
ST_120: a_0_load_13 (799)  [1/2] 2.71ns  loc: minver.c:123
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

ST_120: a_1_load_9 (800)  [1/2] 2.71ns  loc: minver.c:123
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4

ST_120: w_4_2_phi (801)  [1/1] 1.37ns  loc: minver.c:123
_ifconv7:2  %w_4_2_phi = select i1 %icmp1, float %a_0_load_13, float %a_1_load_9

ST_120: StgValue_1282 (802)  [1/1] 0.00ns  loc: minver.c:124
_ifconv7:3  br i1 %icmp1, label %branch182, label %branch183

ST_120: StgValue_1283 (804)  [1/1] 2.71ns  loc: minver.c:124
branch183:0  store float %w_4_1_phi, float* %a_1_addr_2, align 4

ST_120: StgValue_1284 (805)  [1/1] 0.00ns  loc: minver.c:124
branch183:1  br label %46

ST_120: StgValue_1285 (807)  [1/1] 2.71ns  loc: minver.c:124
branch182:0  store float %w_4_1_phi, float* %a_0_addr_2, align 4

ST_120: StgValue_1286 (808)  [1/1] 0.00ns  loc: minver.c:124
branch182:1  br label %46


 <State 121>: 2.71ns
ST_121: StgValue_1287 (812)  [1/1] 2.71ns  loc: minver.c:125
branch59:0  store float %w_4_2_phi, float* %a_1_addr_3, align 4

ST_121: StgValue_1288 (813)  [1/1] 0.00ns  loc: minver.c:125
branch59:1  br label %_ifconv8

ST_121: StgValue_1289 (815)  [1/1] 2.71ns  loc: minver.c:125
branch58:0  store float %w_4_2_phi, float* %a_0_addr_3, align 4

ST_121: StgValue_1290 (816)  [1/1] 0.00ns  loc: minver.c:125
branch58:1  br label %_ifconv8


 <State 122>: 2.71ns
ST_122: a_0_load_20 (818)  [2/2] 2.71ns  loc: minver.c:123
_ifconv8:0  %a_0_load_20 = load float* %a_0_addr_2, align 4

ST_122: a_1_load_10 (819)  [2/2] 2.71ns  loc: minver.c:123
_ifconv8:1  %a_1_load_10 = load float* %a_1_addr_2, align 4


 <State 123>: 4.08ns
ST_123: a_0_load_20 (818)  [1/2] 2.71ns  loc: minver.c:123
_ifconv8:0  %a_0_load_20 = load float* %a_0_addr_2, align 4

ST_123: a_1_load_10 (819)  [1/2] 2.71ns  loc: minver.c:123
_ifconv8:1  %a_1_load_10 = load float* %a_1_addr_2, align 4

ST_123: w_4_3_phi (820)  [1/1] 1.37ns  loc: minver.c:123
_ifconv8:2  %w_4_3_phi = select i1 %icmp1, float %a_0_load_20, float %a_1_load_10

ST_123: StgValue_1296 (821)  [1/1] 0.00ns  loc: minver.c:124
_ifconv8:3  br i1 %icmp1, label %branch178, label %branch179

ST_123: StgValue_1297 (823)  [1/1] 2.71ns  loc: minver.c:124
branch179:0  store float %w_4_2_phi, float* %a_1_addr_2, align 4

ST_123: StgValue_1298 (824)  [1/1] 0.00ns  loc: minver.c:124
branch179:1  br label %47

ST_123: StgValue_1299 (826)  [1/1] 2.71ns  loc: minver.c:124
branch178:0  store float %w_4_2_phi, float* %a_0_addr_2, align 4

ST_123: StgValue_1300 (827)  [1/1] 0.00ns  loc: minver.c:124
branch178:1  br label %47


 <State 124>: 2.71ns
ST_124: StgValue_1301 (831)  [1/1] 2.71ns  loc: minver.c:125
branch57:0  store float %w_4_3_phi, float* %a_1_addr_3, align 4

ST_124: StgValue_1302 (832)  [1/1] 0.00ns  loc: minver.c:125
branch57:1  br label %_ifconv9

ST_124: StgValue_1303 (834)  [1/1] 2.71ns  loc: minver.c:125
branch56:0  store float %w_4_3_phi, float* %a_0_addr_3, align 4

ST_124: StgValue_1304 (835)  [1/1] 0.00ns  loc: minver.c:125
branch56:1  br label %_ifconv9


 <State 125>: 2.71ns
ST_125: a_0_load_27 (837)  [2/2] 2.71ns  loc: minver.c:123
_ifconv9:0  %a_0_load_27 = load float* %a_0_addr_2, align 4

ST_125: a_1_load_11 (838)  [2/2] 2.71ns  loc: minver.c:123
_ifconv9:1  %a_1_load_11 = load float* %a_1_addr_2, align 4


 <State 126>: 4.08ns
ST_126: a_0_load_27 (837)  [1/2] 2.71ns  loc: minver.c:123
_ifconv9:0  %a_0_load_27 = load float* %a_0_addr_2, align 4

ST_126: a_1_load_11 (838)  [1/2] 2.71ns  loc: minver.c:123
_ifconv9:1  %a_1_load_11 = load float* %a_1_addr_2, align 4

ST_126: w_4_4_phi (839)  [1/1] 1.37ns  loc: minver.c:123
_ifconv9:2  %w_4_4_phi = select i1 %icmp1, float %a_0_load_27, float %a_1_load_11

ST_126: StgValue_1310 (840)  [1/1] 0.00ns  loc: minver.c:124
_ifconv9:3  br i1 %icmp1, label %branch174, label %branch175

ST_126: StgValue_1311 (842)  [1/1] 2.71ns  loc: minver.c:124
branch175:0  store float %w_4_3_phi, float* %a_1_addr_2, align 4

ST_126: StgValue_1312 (843)  [1/1] 0.00ns  loc: minver.c:124
branch175:1  br label %48

ST_126: StgValue_1313 (845)  [1/1] 2.71ns  loc: minver.c:124
branch174:0  store float %w_4_3_phi, float* %a_0_addr_2, align 4

ST_126: StgValue_1314 (846)  [1/1] 0.00ns  loc: minver.c:124
branch174:1  br label %48


 <State 127>: 2.71ns
ST_127: StgValue_1315 (850)  [1/1] 2.71ns  loc: minver.c:125
branch55:0  store float %w_4_4_phi, float* %a_1_addr_3, align 4

ST_127: StgValue_1316 (851)  [1/1] 0.00ns  loc: minver.c:125
branch55:1  br label %_ifconv10

ST_127: StgValue_1317 (853)  [1/1] 2.71ns  loc: minver.c:125
branch54:0  store float %w_4_4_phi, float* %a_0_addr_3, align 4

ST_127: StgValue_1318 (854)  [1/1] 0.00ns  loc: minver.c:125
branch54:1  br label %_ifconv10


 <State 128>: 2.71ns
ST_128: a_0_load_34 (856)  [2/2] 2.71ns  loc: minver.c:123
_ifconv10:0  %a_0_load_34 = load float* %a_0_addr_2, align 4

ST_128: a_1_load_12 (857)  [2/2] 2.71ns  loc: minver.c:123
_ifconv10:1  %a_1_load_12 = load float* %a_1_addr_2, align 4


 <State 129>: 4.08ns
ST_129: a_0_load_34 (856)  [1/2] 2.71ns  loc: minver.c:123
_ifconv10:0  %a_0_load_34 = load float* %a_0_addr_2, align 4

ST_129: a_1_load_12 (857)  [1/2] 2.71ns  loc: minver.c:123
_ifconv10:1  %a_1_load_12 = load float* %a_1_addr_2, align 4

ST_129: w_4_5_phi (858)  [1/1] 1.37ns  loc: minver.c:123
_ifconv10:2  %w_4_5_phi = select i1 %icmp1, float %a_0_load_34, float %a_1_load_12

ST_129: StgValue_1324 (859)  [1/1] 0.00ns  loc: minver.c:124
_ifconv10:3  br i1 %icmp1, label %branch170, label %branch171

ST_129: StgValue_1325 (861)  [1/1] 2.71ns  loc: minver.c:124
branch171:0  store float %w_4_4_phi, float* %a_1_addr_2, align 4

ST_129: StgValue_1326 (862)  [1/1] 0.00ns  loc: minver.c:124
branch171:1  br label %49

ST_129: StgValue_1327 (864)  [1/1] 2.71ns  loc: minver.c:124
branch170:0  store float %w_4_4_phi, float* %a_0_addr_2, align 4

ST_129: StgValue_1328 (865)  [1/1] 0.00ns  loc: minver.c:124
branch170:1  br label %49


 <State 130>: 2.71ns
ST_130: StgValue_1329 (869)  [1/1] 2.71ns  loc: minver.c:125
branch53:0  store float %w_4_5_phi, float* %a_1_addr_3, align 4

ST_130: StgValue_1330 (870)  [1/1] 0.00ns  loc: minver.c:125
branch53:1  br label %_ifconv11

ST_130: StgValue_1331 (872)  [1/1] 2.71ns  loc: minver.c:125
branch52:0  store float %w_4_5_phi, float* %a_0_addr_3, align 4

ST_130: StgValue_1332 (873)  [1/1] 0.00ns  loc: minver.c:125
branch52:1  br label %_ifconv11


 <State 131>: 2.71ns
ST_131: a_0_load_41 (875)  [2/2] 2.71ns  loc: minver.c:123
_ifconv11:0  %a_0_load_41 = load float* %a_0_addr_2, align 4

ST_131: a_1_load_13 (876)  [2/2] 2.71ns  loc: minver.c:123
_ifconv11:1  %a_1_load_13 = load float* %a_1_addr_2, align 4


 <State 132>: 4.08ns
ST_132: a_0_load_41 (875)  [1/2] 2.71ns  loc: minver.c:123
_ifconv11:0  %a_0_load_41 = load float* %a_0_addr_2, align 4

ST_132: a_1_load_13 (876)  [1/2] 2.71ns  loc: minver.c:123
_ifconv11:1  %a_1_load_13 = load float* %a_1_addr_2, align 4

ST_132: w_4_6_phi (877)  [1/1] 1.37ns  loc: minver.c:123
_ifconv11:2  %w_4_6_phi = select i1 %icmp1, float %a_0_load_41, float %a_1_load_13

ST_132: StgValue_1338 (878)  [1/1] 0.00ns  loc: minver.c:124
_ifconv11:3  br i1 %icmp1, label %branch166, label %branch167

ST_132: StgValue_1339 (880)  [1/1] 2.71ns  loc: minver.c:124
branch167:0  store float %w_4_5_phi, float* %a_1_addr_2, align 4

ST_132: StgValue_1340 (881)  [1/1] 0.00ns  loc: minver.c:124
branch167:1  br label %50

ST_132: StgValue_1341 (883)  [1/1] 2.71ns  loc: minver.c:124
branch166:0  store float %w_4_5_phi, float* %a_0_addr_2, align 4

ST_132: StgValue_1342 (884)  [1/1] 0.00ns  loc: minver.c:124
branch166:1  br label %50


 <State 133>: 2.71ns
ST_133: StgValue_1343 (888)  [1/1] 2.71ns  loc: minver.c:125
branch51:0  store float %w_4_6_phi, float* %a_1_addr_3, align 4

ST_133: StgValue_1344 (889)  [1/1] 0.00ns  loc: minver.c:125
branch51:1  br label %_ifconv12

ST_133: StgValue_1345 (891)  [1/1] 2.71ns  loc: minver.c:125
branch50:0  store float %w_4_6_phi, float* %a_0_addr_3, align 4

ST_133: StgValue_1346 (892)  [1/1] 0.00ns  loc: minver.c:125
branch50:1  br label %_ifconv12


 <State 134>: 2.71ns
ST_134: a_0_load_46 (894)  [2/2] 2.71ns  loc: minver.c:123
_ifconv12:0  %a_0_load_46 = load float* %a_0_addr_2, align 4

ST_134: a_1_load_16 (895)  [2/2] 2.71ns  loc: minver.c:123
_ifconv12:1  %a_1_load_16 = load float* %a_1_addr_2, align 4


 <State 135>: 4.08ns
ST_135: a_0_load_46 (894)  [1/2] 2.71ns  loc: minver.c:123
_ifconv12:0  %a_0_load_46 = load float* %a_0_addr_2, align 4

ST_135: a_1_load_16 (895)  [1/2] 2.71ns  loc: minver.c:123
_ifconv12:1  %a_1_load_16 = load float* %a_1_addr_2, align 4

ST_135: w_4_7_phi (896)  [1/1] 1.37ns  loc: minver.c:123
_ifconv12:2  %w_4_7_phi = select i1 %icmp1, float %a_0_load_46, float %a_1_load_16

ST_135: StgValue_1352 (897)  [1/1] 0.00ns  loc: minver.c:124
_ifconv12:3  br i1 %icmp1, label %branch162, label %branch163

ST_135: StgValue_1353 (899)  [1/1] 2.71ns  loc: minver.c:124
branch163:0  store float %w_4_6_phi, float* %a_1_addr_2, align 4

ST_135: StgValue_1354 (900)  [1/1] 0.00ns  loc: minver.c:124
branch163:1  br label %51

ST_135: StgValue_1355 (902)  [1/1] 2.71ns  loc: minver.c:124
branch162:0  store float %w_4_6_phi, float* %a_0_addr_2, align 4

ST_135: StgValue_1356 (903)  [1/1] 0.00ns  loc: minver.c:124
branch162:1  br label %51


 <State 136>: 2.71ns
ST_136: StgValue_1357 (907)  [1/1] 2.71ns  loc: minver.c:125
branch49:0  store float %w_4_7_phi, float* %a_1_addr_3, align 4

ST_136: StgValue_1358 (908)  [1/1] 0.00ns  loc: minver.c:125
branch49:1  br label %_ifconv13

ST_136: StgValue_1359 (910)  [1/1] 2.71ns  loc: minver.c:125
branch48:0  store float %w_4_7_phi, float* %a_0_addr_3, align 4

ST_136: StgValue_1360 (911)  [1/1] 0.00ns  loc: minver.c:125
branch48:1  br label %_ifconv13


 <State 137>: 2.71ns
ST_137: a_0_load_47 (913)  [2/2] 2.71ns  loc: minver.c:123
_ifconv13:0  %a_0_load_47 = load float* %a_0_addr_2, align 4

ST_137: a_1_load_23 (914)  [2/2] 2.71ns  loc: minver.c:123
_ifconv13:1  %a_1_load_23 = load float* %a_1_addr_2, align 4


 <State 138>: 4.08ns
ST_138: a_0_load_47 (913)  [1/2] 2.71ns  loc: minver.c:123
_ifconv13:0  %a_0_load_47 = load float* %a_0_addr_2, align 4

ST_138: a_1_load_23 (914)  [1/2] 2.71ns  loc: minver.c:123
_ifconv13:1  %a_1_load_23 = load float* %a_1_addr_2, align 4

ST_138: w_4_8_phi (915)  [1/1] 1.37ns  loc: minver.c:123
_ifconv13:2  %w_4_8_phi = select i1 %icmp1, float %a_0_load_47, float %a_1_load_23

ST_138: StgValue_1366 (916)  [1/1] 0.00ns  loc: minver.c:124
_ifconv13:3  br i1 %icmp1, label %branch158, label %branch159

ST_138: StgValue_1367 (918)  [1/1] 2.71ns  loc: minver.c:124
branch159:0  store float %w_4_7_phi, float* %a_1_addr_2, align 4

ST_138: StgValue_1368 (919)  [1/1] 0.00ns  loc: minver.c:124
branch159:1  br label %52

ST_138: StgValue_1369 (921)  [1/1] 2.71ns  loc: minver.c:124
branch158:0  store float %w_4_7_phi, float* %a_0_addr_2, align 4

ST_138: StgValue_1370 (922)  [1/1] 0.00ns  loc: minver.c:124
branch158:1  br label %52


 <State 139>: 2.71ns
ST_139: StgValue_1371 (926)  [1/1] 2.71ns  loc: minver.c:125
branch47:0  store float %w_4_8_phi, float* %a_1_addr_3, align 4

ST_139: StgValue_1372 (927)  [1/1] 0.00ns  loc: minver.c:125
branch47:1  br label %_ifconv14

ST_139: StgValue_1373 (929)  [1/1] 2.71ns  loc: minver.c:125
branch46:0  store float %w_4_8_phi, float* %a_0_addr_3, align 4

ST_139: StgValue_1374 (930)  [1/1] 0.00ns  loc: minver.c:125
branch46:1  br label %_ifconv14


 <State 140>: 2.71ns
ST_140: a_0_load_48 (932)  [2/2] 2.71ns  loc: minver.c:123
_ifconv14:0  %a_0_load_48 = load float* %a_0_addr_2, align 4

ST_140: a_1_load_30 (933)  [2/2] 2.71ns  loc: minver.c:123
_ifconv14:1  %a_1_load_30 = load float* %a_1_addr_2, align 4


 <State 141>: 4.08ns
ST_141: a_0_load_48 (932)  [1/2] 2.71ns  loc: minver.c:123
_ifconv14:0  %a_0_load_48 = load float* %a_0_addr_2, align 4

ST_141: a_1_load_30 (933)  [1/2] 2.71ns  loc: minver.c:123
_ifconv14:1  %a_1_load_30 = load float* %a_1_addr_2, align 4

ST_141: w_4_9_phi (934)  [1/1] 1.37ns  loc: minver.c:123
_ifconv14:2  %w_4_9_phi = select i1 %icmp1, float %a_0_load_48, float %a_1_load_30

ST_141: StgValue_1380 (935)  [1/1] 0.00ns  loc: minver.c:124
_ifconv14:3  br i1 %icmp1, label %branch154, label %branch155

ST_141: StgValue_1381 (937)  [1/1] 2.71ns  loc: minver.c:124
branch155:0  store float %w_4_8_phi, float* %a_1_addr_2, align 4

ST_141: StgValue_1382 (938)  [1/1] 0.00ns  loc: minver.c:124
branch155:1  br label %53

ST_141: StgValue_1383 (940)  [1/1] 2.71ns  loc: minver.c:124
branch154:0  store float %w_4_8_phi, float* %a_0_addr_2, align 4

ST_141: StgValue_1384 (941)  [1/1] 0.00ns  loc: minver.c:124
branch154:1  br label %53


 <State 142>: 2.71ns
ST_142: StgValue_1385 (945)  [1/1] 2.71ns  loc: minver.c:125
branch45:0  store float %w_4_9_phi, float* %a_1_addr_3, align 4

ST_142: StgValue_1386 (946)  [1/1] 0.00ns  loc: minver.c:125
branch45:1  br label %_ifconv15

ST_142: StgValue_1387 (948)  [1/1] 2.71ns  loc: minver.c:125
branch44:0  store float %w_4_9_phi, float* %a_0_addr_3, align 4

ST_142: StgValue_1388 (949)  [1/1] 0.00ns  loc: minver.c:125
branch44:1  br label %_ifconv15


 <State 143>: 2.71ns
ST_143: a_0_load_49 (951)  [2/2] 2.71ns  loc: minver.c:123
_ifconv15:0  %a_0_load_49 = load float* %a_0_addr_2, align 4

ST_143: a_1_load_37 (952)  [2/2] 2.71ns  loc: minver.c:123
_ifconv15:1  %a_1_load_37 = load float* %a_1_addr_2, align 4


 <State 144>: 4.08ns
ST_144: a_0_load_49 (951)  [1/2] 2.71ns  loc: minver.c:123
_ifconv15:0  %a_0_load_49 = load float* %a_0_addr_2, align 4

ST_144: a_1_load_37 (952)  [1/2] 2.71ns  loc: minver.c:123
_ifconv15:1  %a_1_load_37 = load float* %a_1_addr_2, align 4

ST_144: w_4_10_phi (953)  [1/1] 1.37ns  loc: minver.c:123
_ifconv15:2  %w_4_10_phi = select i1 %icmp1, float %a_0_load_49, float %a_1_load_37

ST_144: StgValue_1394 (954)  [1/1] 0.00ns  loc: minver.c:124
_ifconv15:3  br i1 %icmp1, label %branch150, label %branch151

ST_144: StgValue_1395 (956)  [1/1] 2.71ns  loc: minver.c:124
branch151:0  store float %w_4_9_phi, float* %a_1_addr_2, align 4

ST_144: StgValue_1396 (957)  [1/1] 0.00ns  loc: minver.c:124
branch151:1  br label %54

ST_144: StgValue_1397 (959)  [1/1] 2.71ns  loc: minver.c:124
branch150:0  store float %w_4_9_phi, float* %a_0_addr_2, align 4

ST_144: StgValue_1398 (960)  [1/1] 0.00ns  loc: minver.c:124
branch150:1  br label %54


 <State 145>: 2.71ns
ST_145: StgValue_1399 (964)  [1/1] 2.71ns  loc: minver.c:125
branch43:0  store float %w_4_10_phi, float* %a_1_addr_3, align 4

ST_145: StgValue_1400 (965)  [1/1] 0.00ns  loc: minver.c:125
branch43:1  br label %_ifconv16

ST_145: StgValue_1401 (967)  [1/1] 2.71ns  loc: minver.c:125
branch42:0  store float %w_4_10_phi, float* %a_0_addr_3, align 4

ST_145: StgValue_1402 (968)  [1/1] 0.00ns  loc: minver.c:125
branch42:1  br label %_ifconv16


 <State 146>: 2.71ns
ST_146: a_0_load_50 (970)  [2/2] 2.71ns  loc: minver.c:123
_ifconv16:0  %a_0_load_50 = load float* %a_0_addr_2, align 4

ST_146: a_1_load_44 (971)  [2/2] 2.71ns  loc: minver.c:123
_ifconv16:1  %a_1_load_44 = load float* %a_1_addr_2, align 4


 <State 147>: 4.08ns
ST_147: a_0_load_50 (970)  [1/2] 2.71ns  loc: minver.c:123
_ifconv16:0  %a_0_load_50 = load float* %a_0_addr_2, align 4

ST_147: a_1_load_44 (971)  [1/2] 2.71ns  loc: minver.c:123
_ifconv16:1  %a_1_load_44 = load float* %a_1_addr_2, align 4

ST_147: w_4_11_phi (972)  [1/1] 1.37ns  loc: minver.c:123
_ifconv16:2  %w_4_11_phi = select i1 %icmp1, float %a_0_load_50, float %a_1_load_44

ST_147: StgValue_1408 (973)  [1/1] 0.00ns  loc: minver.c:124
_ifconv16:3  br i1 %icmp1, label %branch146, label %branch147

ST_147: StgValue_1409 (975)  [1/1] 2.71ns  loc: minver.c:124
branch147:0  store float %w_4_10_phi, float* %a_1_addr_2, align 4

ST_147: StgValue_1410 (976)  [1/1] 0.00ns  loc: minver.c:124
branch147:1  br label %55

ST_147: StgValue_1411 (978)  [1/1] 2.71ns  loc: minver.c:124
branch146:0  store float %w_4_10_phi, float* %a_0_addr_2, align 4

ST_147: StgValue_1412 (979)  [1/1] 0.00ns  loc: minver.c:124
branch146:1  br label %55


 <State 148>: 2.71ns
ST_148: StgValue_1413 (983)  [1/1] 2.71ns  loc: minver.c:125
branch41:0  store float %w_4_11_phi, float* %a_1_addr_3, align 4

ST_148: StgValue_1414 (984)  [1/1] 0.00ns  loc: minver.c:125
branch41:1  br label %_ifconv17

ST_148: StgValue_1415 (986)  [1/1] 2.71ns  loc: minver.c:125
branch40:0  store float %w_4_11_phi, float* %a_0_addr_3, align 4

ST_148: StgValue_1416 (987)  [1/1] 0.00ns  loc: minver.c:125
branch40:1  br label %_ifconv17


 <State 149>: 2.71ns
ST_149: a_0_load_51 (989)  [2/2] 2.71ns  loc: minver.c:123
_ifconv17:0  %a_0_load_51 = load float* %a_0_addr_2, align 4

ST_149: a_1_load_51 (990)  [2/2] 2.71ns  loc: minver.c:123
_ifconv17:1  %a_1_load_51 = load float* %a_1_addr_2, align 4


 <State 150>: 4.08ns
ST_150: a_0_load_51 (989)  [1/2] 2.71ns  loc: minver.c:123
_ifconv17:0  %a_0_load_51 = load float* %a_0_addr_2, align 4

ST_150: a_1_load_51 (990)  [1/2] 2.71ns  loc: minver.c:123
_ifconv17:1  %a_1_load_51 = load float* %a_1_addr_2, align 4

ST_150: w_4_12_phi (991)  [1/1] 1.37ns  loc: minver.c:123
_ifconv17:2  %w_4_12_phi = select i1 %icmp1, float %a_0_load_51, float %a_1_load_51

ST_150: StgValue_1422 (992)  [1/1] 0.00ns  loc: minver.c:124
_ifconv17:3  br i1 %icmp1, label %branch142, label %branch143

ST_150: StgValue_1423 (994)  [1/1] 2.71ns  loc: minver.c:124
branch143:0  store float %w_4_11_phi, float* %a_1_addr_2, align 4

ST_150: StgValue_1424 (995)  [1/1] 0.00ns  loc: minver.c:124
branch143:1  br label %56

ST_150: StgValue_1425 (997)  [1/1] 2.71ns  loc: minver.c:124
branch142:0  store float %w_4_11_phi, float* %a_0_addr_2, align 4

ST_150: StgValue_1426 (998)  [1/1] 0.00ns  loc: minver.c:124
branch142:1  br label %56


 <State 151>: 2.71ns
ST_151: StgValue_1427 (1002)  [1/1] 2.71ns  loc: minver.c:125
branch39:0  store float %w_4_12_phi, float* %a_1_addr_3, align 4

ST_151: StgValue_1428 (1003)  [1/1] 0.00ns  loc: minver.c:125
branch39:1  br label %_ifconv18

ST_151: StgValue_1429 (1005)  [1/1] 2.71ns  loc: minver.c:125
branch38:0  store float %w_4_12_phi, float* %a_0_addr_3, align 4

ST_151: StgValue_1430 (1006)  [1/1] 0.00ns  loc: minver.c:125
branch38:1  br label %_ifconv18


 <State 152>: 2.71ns
ST_152: a_0_load_52 (1008)  [2/2] 2.71ns  loc: minver.c:123
_ifconv18:0  %a_0_load_52 = load float* %a_0_addr_2, align 4

ST_152: a_1_load_52 (1009)  [2/2] 2.71ns  loc: minver.c:123
_ifconv18:1  %a_1_load_52 = load float* %a_1_addr_2, align 4


 <State 153>: 4.08ns
ST_153: a_0_load_52 (1008)  [1/2] 2.71ns  loc: minver.c:123
_ifconv18:0  %a_0_load_52 = load float* %a_0_addr_2, align 4

ST_153: a_1_load_52 (1009)  [1/2] 2.71ns  loc: minver.c:123
_ifconv18:1  %a_1_load_52 = load float* %a_1_addr_2, align 4

ST_153: w_4_13_phi (1010)  [1/1] 1.37ns  loc: minver.c:123
_ifconv18:2  %w_4_13_phi = select i1 %icmp1, float %a_0_load_52, float %a_1_load_52

ST_153: StgValue_1436 (1011)  [1/1] 0.00ns  loc: minver.c:124
_ifconv18:3  br i1 %icmp1, label %branch138, label %branch139

ST_153: StgValue_1437 (1013)  [1/1] 2.71ns  loc: minver.c:124
branch139:0  store float %w_4_12_phi, float* %a_1_addr_2, align 4

ST_153: StgValue_1438 (1014)  [1/1] 0.00ns  loc: minver.c:124
branch139:1  br label %57

ST_153: StgValue_1439 (1016)  [1/1] 2.71ns  loc: minver.c:124
branch138:0  store float %w_4_12_phi, float* %a_0_addr_2, align 4

ST_153: StgValue_1440 (1017)  [1/1] 0.00ns  loc: minver.c:124
branch138:1  br label %57


 <State 154>: 2.71ns
ST_154: StgValue_1441 (1021)  [1/1] 2.71ns  loc: minver.c:125
branch37:0  store float %w_4_13_phi, float* %a_1_addr_3, align 4

ST_154: StgValue_1442 (1022)  [1/1] 0.00ns  loc: minver.c:125
branch37:1  br label %_ifconv19

ST_154: StgValue_1443 (1024)  [1/1] 2.71ns  loc: minver.c:125
branch36:0  store float %w_4_13_phi, float* %a_0_addr_3, align 4

ST_154: StgValue_1444 (1025)  [1/1] 0.00ns  loc: minver.c:125
branch36:1  br label %_ifconv19


 <State 155>: 2.71ns
ST_155: a_0_load_53 (1027)  [2/2] 2.71ns  loc: minver.c:123
_ifconv19:0  %a_0_load_53 = load float* %a_0_addr_2, align 4

ST_155: a_1_load_53 (1028)  [2/2] 2.71ns  loc: minver.c:123
_ifconv19:1  %a_1_load_53 = load float* %a_1_addr_2, align 4


 <State 156>: 4.08ns
ST_156: a_0_load_53 (1027)  [1/2] 2.71ns  loc: minver.c:123
_ifconv19:0  %a_0_load_53 = load float* %a_0_addr_2, align 4

ST_156: a_1_load_53 (1028)  [1/2] 2.71ns  loc: minver.c:123
_ifconv19:1  %a_1_load_53 = load float* %a_1_addr_2, align 4

ST_156: w_4_14_phi (1029)  [1/1] 1.37ns  loc: minver.c:123
_ifconv19:2  %w_4_14_phi = select i1 %icmp1, float %a_0_load_53, float %a_1_load_53

ST_156: StgValue_1450 (1030)  [1/1] 0.00ns  loc: minver.c:124
_ifconv19:3  br i1 %icmp1, label %branch134, label %branch135

ST_156: StgValue_1451 (1032)  [1/1] 2.71ns  loc: minver.c:124
branch135:0  store float %w_4_13_phi, float* %a_1_addr_2, align 4

ST_156: StgValue_1452 (1033)  [1/1] 0.00ns  loc: minver.c:124
branch135:1  br label %58

ST_156: StgValue_1453 (1035)  [1/1] 2.71ns  loc: minver.c:124
branch134:0  store float %w_4_13_phi, float* %a_0_addr_2, align 4

ST_156: StgValue_1454 (1036)  [1/1] 0.00ns  loc: minver.c:124
branch134:1  br label %58


 <State 157>: 2.71ns
ST_157: StgValue_1455 (1040)  [1/1] 2.71ns  loc: minver.c:125
branch35:0  store float %w_4_14_phi, float* %a_1_addr_3, align 4

ST_157: StgValue_1456 (1041)  [1/1] 0.00ns  loc: minver.c:125
branch35:1  br label %_ifconv20

ST_157: StgValue_1457 (1043)  [1/1] 2.71ns  loc: minver.c:125
branch34:0  store float %w_4_14_phi, float* %a_0_addr_3, align 4

ST_157: StgValue_1458 (1044)  [1/1] 0.00ns  loc: minver.c:125
branch34:1  br label %_ifconv20


 <State 158>: 2.71ns
ST_158: a_0_load_54 (1046)  [2/2] 2.71ns  loc: minver.c:123
_ifconv20:0  %a_0_load_54 = load float* %a_0_addr_2, align 4

ST_158: a_1_load_54 (1047)  [2/2] 2.71ns  loc: minver.c:123
_ifconv20:1  %a_1_load_54 = load float* %a_1_addr_2, align 4


 <State 159>: 4.08ns
ST_159: a_0_load_54 (1046)  [1/2] 2.71ns  loc: minver.c:123
_ifconv20:0  %a_0_load_54 = load float* %a_0_addr_2, align 4

ST_159: a_1_load_54 (1047)  [1/2] 2.71ns  loc: minver.c:123
_ifconv20:1  %a_1_load_54 = load float* %a_1_addr_2, align 4

ST_159: w_4_15_phi (1048)  [1/1] 1.37ns  loc: minver.c:123
_ifconv20:2  %w_4_15_phi = select i1 %icmp1, float %a_0_load_54, float %a_1_load_54

ST_159: StgValue_1464 (1049)  [1/1] 0.00ns  loc: minver.c:124
_ifconv20:3  br i1 %icmp1, label %branch130, label %branch131

ST_159: StgValue_1465 (1051)  [1/1] 2.71ns  loc: minver.c:124
branch131:0  store float %w_4_14_phi, float* %a_1_addr_2, align 4

ST_159: StgValue_1466 (1052)  [1/1] 0.00ns  loc: minver.c:124
branch131:1  br label %59

ST_159: StgValue_1467 (1054)  [1/1] 2.71ns  loc: minver.c:124
branch130:0  store float %w_4_14_phi, float* %a_0_addr_2, align 4

ST_159: StgValue_1468 (1055)  [1/1] 0.00ns  loc: minver.c:124
branch130:1  br label %59


 <State 160>: 2.71ns
ST_160: StgValue_1469 (1059)  [1/1] 2.71ns  loc: minver.c:125
branch33:0  store float %w_4_15_phi, float* %a_1_addr_3, align 4

ST_160: StgValue_1470 (1060)  [1/1] 0.00ns  loc: minver.c:125
branch33:1  br label %_ifconv21

ST_160: StgValue_1471 (1062)  [1/1] 2.71ns  loc: minver.c:125
branch32:0  store float %w_4_15_phi, float* %a_0_addr_3, align 4

ST_160: StgValue_1472 (1063)  [1/1] 0.00ns  loc: minver.c:125
branch32:1  br label %_ifconv21


 <State 161>: 2.71ns
ST_161: a_0_load_55 (1065)  [2/2] 2.71ns  loc: minver.c:123
_ifconv21:0  %a_0_load_55 = load float* %a_0_addr_2, align 4

ST_161: a_1_load_55 (1066)  [2/2] 2.71ns  loc: minver.c:123
_ifconv21:1  %a_1_load_55 = load float* %a_1_addr_2, align 4


 <State 162>: 4.08ns
ST_162: a_0_load_55 (1065)  [1/2] 2.71ns  loc: minver.c:123
_ifconv21:0  %a_0_load_55 = load float* %a_0_addr_2, align 4

ST_162: a_1_load_55 (1066)  [1/2] 2.71ns  loc: minver.c:123
_ifconv21:1  %a_1_load_55 = load float* %a_1_addr_2, align 4

ST_162: w_4_16_phi (1067)  [1/1] 1.37ns  loc: minver.c:123
_ifconv21:2  %w_4_16_phi = select i1 %icmp1, float %a_0_load_55, float %a_1_load_55

ST_162: StgValue_1478 (1068)  [1/1] 0.00ns  loc: minver.c:124
_ifconv21:3  br i1 %icmp1, label %branch126, label %branch127

ST_162: StgValue_1479 (1070)  [1/1] 2.71ns  loc: minver.c:124
branch127:0  store float %w_4_15_phi, float* %a_1_addr_2, align 4

ST_162: StgValue_1480 (1071)  [1/1] 0.00ns  loc: minver.c:124
branch127:1  br label %60

ST_162: StgValue_1481 (1073)  [1/1] 2.71ns  loc: minver.c:124
branch126:0  store float %w_4_15_phi, float* %a_0_addr_2, align 4

ST_162: StgValue_1482 (1074)  [1/1] 0.00ns  loc: minver.c:124
branch126:1  br label %60


 <State 163>: 2.71ns
ST_163: StgValue_1483 (1078)  [1/1] 2.71ns  loc: minver.c:125
branch31:0  store float %w_4_16_phi, float* %a_1_addr_3, align 4

ST_163: StgValue_1484 (1079)  [1/1] 0.00ns  loc: minver.c:125
branch31:1  br label %_ifconv22

ST_163: StgValue_1485 (1081)  [1/1] 2.71ns  loc: minver.c:125
branch30:0  store float %w_4_16_phi, float* %a_0_addr_3, align 4

ST_163: StgValue_1486 (1082)  [1/1] 0.00ns  loc: minver.c:125
branch30:1  br label %_ifconv22


 <State 164>: 2.71ns
ST_164: a_0_load_56 (1084)  [2/2] 2.71ns  loc: minver.c:123
_ifconv22:0  %a_0_load_56 = load float* %a_0_addr_2, align 4

ST_164: a_1_load_56 (1085)  [2/2] 2.71ns  loc: minver.c:123
_ifconv22:1  %a_1_load_56 = load float* %a_1_addr_2, align 4


 <State 165>: 4.08ns
ST_165: a_0_load_56 (1084)  [1/2] 2.71ns  loc: minver.c:123
_ifconv22:0  %a_0_load_56 = load float* %a_0_addr_2, align 4

ST_165: a_1_load_56 (1085)  [1/2] 2.71ns  loc: minver.c:123
_ifconv22:1  %a_1_load_56 = load float* %a_1_addr_2, align 4

ST_165: w_4_17_phi (1086)  [1/1] 1.37ns  loc: minver.c:123
_ifconv22:2  %w_4_17_phi = select i1 %icmp1, float %a_0_load_56, float %a_1_load_56

ST_165: StgValue_1492 (1087)  [1/1] 0.00ns  loc: minver.c:124
_ifconv22:3  br i1 %icmp1, label %branch122, label %branch123

ST_165: StgValue_1493 (1089)  [1/1] 2.71ns  loc: minver.c:124
branch123:0  store float %w_4_16_phi, float* %a_1_addr_2, align 4

ST_165: StgValue_1494 (1090)  [1/1] 0.00ns  loc: minver.c:124
branch123:1  br label %61

ST_165: StgValue_1495 (1092)  [1/1] 2.71ns  loc: minver.c:124
branch122:0  store float %w_4_16_phi, float* %a_0_addr_2, align 4

ST_165: StgValue_1496 (1093)  [1/1] 0.00ns  loc: minver.c:124
branch122:1  br label %61


 <State 166>: 2.71ns
ST_166: StgValue_1497 (1097)  [1/1] 2.71ns  loc: minver.c:125
branch29:0  store float %w_4_17_phi, float* %a_1_addr_3, align 4

ST_166: StgValue_1498 (1098)  [1/1] 0.00ns  loc: minver.c:125
branch29:1  br label %_ifconv23

ST_166: StgValue_1499 (1100)  [1/1] 2.71ns  loc: minver.c:125
branch28:0  store float %w_4_17_phi, float* %a_0_addr_3, align 4

ST_166: StgValue_1500 (1101)  [1/1] 0.00ns  loc: minver.c:125
branch28:1  br label %_ifconv23


 <State 167>: 2.71ns
ST_167: a_0_load_57 (1103)  [2/2] 2.71ns  loc: minver.c:123
_ifconv23:0  %a_0_load_57 = load float* %a_0_addr_2, align 4

ST_167: a_1_load_57 (1104)  [2/2] 2.71ns  loc: minver.c:123
_ifconv23:1  %a_1_load_57 = load float* %a_1_addr_2, align 4


 <State 168>: 4.08ns
ST_168: a_0_load_57 (1103)  [1/2] 2.71ns  loc: minver.c:123
_ifconv23:0  %a_0_load_57 = load float* %a_0_addr_2, align 4

ST_168: a_1_load_57 (1104)  [1/2] 2.71ns  loc: minver.c:123
_ifconv23:1  %a_1_load_57 = load float* %a_1_addr_2, align 4

ST_168: w_4_18_phi (1105)  [1/1] 1.37ns  loc: minver.c:123
_ifconv23:2  %w_4_18_phi = select i1 %icmp1, float %a_0_load_57, float %a_1_load_57

ST_168: StgValue_1506 (1106)  [1/1] 0.00ns  loc: minver.c:124
_ifconv23:3  br i1 %icmp1, label %branch118, label %branch119

ST_168: StgValue_1507 (1108)  [1/1] 2.71ns  loc: minver.c:124
branch119:0  store float %w_4_17_phi, float* %a_1_addr_2, align 4

ST_168: StgValue_1508 (1109)  [1/1] 0.00ns  loc: minver.c:124
branch119:1  br label %62

ST_168: StgValue_1509 (1111)  [1/1] 2.71ns  loc: minver.c:124
branch118:0  store float %w_4_17_phi, float* %a_0_addr_2, align 4

ST_168: StgValue_1510 (1112)  [1/1] 0.00ns  loc: minver.c:124
branch118:1  br label %62


 <State 169>: 2.71ns
ST_169: StgValue_1511 (1116)  [1/1] 2.71ns  loc: minver.c:125
branch27:0  store float %w_4_18_phi, float* %a_1_addr_3, align 4

ST_169: StgValue_1512 (1117)  [1/1] 0.00ns  loc: minver.c:125
branch27:1  br label %_ifconv24

ST_169: StgValue_1513 (1119)  [1/1] 2.71ns  loc: minver.c:125
branch26:0  store float %w_4_18_phi, float* %a_0_addr_3, align 4

ST_169: StgValue_1514 (1120)  [1/1] 0.00ns  loc: minver.c:125
branch26:1  br label %_ifconv24


 <State 170>: 2.71ns
ST_170: a_0_load_58 (1122)  [2/2] 2.71ns  loc: minver.c:123
_ifconv24:0  %a_0_load_58 = load float* %a_0_addr_2, align 4

ST_170: a_1_load_58 (1123)  [2/2] 2.71ns  loc: minver.c:123
_ifconv24:1  %a_1_load_58 = load float* %a_1_addr_2, align 4


 <State 171>: 4.08ns
ST_171: a_0_load_58 (1122)  [1/2] 2.71ns  loc: minver.c:123
_ifconv24:0  %a_0_load_58 = load float* %a_0_addr_2, align 4

ST_171: a_1_load_58 (1123)  [1/2] 2.71ns  loc: minver.c:123
_ifconv24:1  %a_1_load_58 = load float* %a_1_addr_2, align 4

ST_171: w_4_19_phi (1124)  [1/1] 1.37ns  loc: minver.c:123
_ifconv24:2  %w_4_19_phi = select i1 %icmp1, float %a_0_load_58, float %a_1_load_58

ST_171: StgValue_1520 (1125)  [1/1] 0.00ns  loc: minver.c:124
_ifconv24:3  br i1 %icmp1, label %branch114, label %branch115

ST_171: StgValue_1521 (1127)  [1/1] 2.71ns  loc: minver.c:124
branch115:0  store float %w_4_18_phi, float* %a_1_addr_2, align 4

ST_171: StgValue_1522 (1128)  [1/1] 0.00ns  loc: minver.c:124
branch115:1  br label %63

ST_171: StgValue_1523 (1130)  [1/1] 2.71ns  loc: minver.c:124
branch114:0  store float %w_4_18_phi, float* %a_0_addr_2, align 4

ST_171: StgValue_1524 (1131)  [1/1] 0.00ns  loc: minver.c:124
branch114:1  br label %63


 <State 172>: 2.71ns
ST_172: StgValue_1525 (1135)  [1/1] 2.71ns  loc: minver.c:125
branch25:0  store float %w_4_19_phi, float* %a_1_addr_3, align 4

ST_172: StgValue_1526 (1136)  [1/1] 0.00ns  loc: minver.c:125
branch25:1  br label %_ifconv25

ST_172: StgValue_1527 (1138)  [1/1] 2.71ns  loc: minver.c:125
branch24:0  store float %w_4_19_phi, float* %a_0_addr_3, align 4

ST_172: StgValue_1528 (1139)  [1/1] 0.00ns  loc: minver.c:125
branch24:1  br label %_ifconv25


 <State 173>: 2.71ns
ST_173: a_0_load_59 (1141)  [2/2] 2.71ns  loc: minver.c:123
_ifconv25:0  %a_0_load_59 = load float* %a_0_addr_2, align 4

ST_173: a_1_load_59 (1142)  [2/2] 2.71ns  loc: minver.c:123
_ifconv25:1  %a_1_load_59 = load float* %a_1_addr_2, align 4


 <State 174>: 4.08ns
ST_174: a_0_load_59 (1141)  [1/2] 2.71ns  loc: minver.c:123
_ifconv25:0  %a_0_load_59 = load float* %a_0_addr_2, align 4

ST_174: a_1_load_59 (1142)  [1/2] 2.71ns  loc: minver.c:123
_ifconv25:1  %a_1_load_59 = load float* %a_1_addr_2, align 4

ST_174: w_4_20_phi (1143)  [1/1] 1.37ns  loc: minver.c:123
_ifconv25:2  %w_4_20_phi = select i1 %icmp1, float %a_0_load_59, float %a_1_load_59

ST_174: StgValue_1534 (1144)  [1/1] 0.00ns  loc: minver.c:124
_ifconv25:3  br i1 %icmp1, label %branch110, label %branch111

ST_174: StgValue_1535 (1146)  [1/1] 2.71ns  loc: minver.c:124
branch111:0  store float %w_4_19_phi, float* %a_1_addr_2, align 4

ST_174: StgValue_1536 (1147)  [1/1] 0.00ns  loc: minver.c:124
branch111:1  br label %64

ST_174: StgValue_1537 (1149)  [1/1] 2.71ns  loc: minver.c:124
branch110:0  store float %w_4_19_phi, float* %a_0_addr_2, align 4

ST_174: StgValue_1538 (1150)  [1/1] 0.00ns  loc: minver.c:124
branch110:1  br label %64


 <State 175>: 2.71ns
ST_175: StgValue_1539 (1154)  [1/1] 2.71ns  loc: minver.c:125
branch23:0  store float %w_4_20_phi, float* %a_1_addr_3, align 4

ST_175: StgValue_1540 (1155)  [1/1] 0.00ns  loc: minver.c:125
branch23:1  br label %_ifconv26

ST_175: StgValue_1541 (1157)  [1/1] 2.71ns  loc: minver.c:125
branch22:0  store float %w_4_20_phi, float* %a_0_addr_3, align 4

ST_175: StgValue_1542 (1158)  [1/1] 0.00ns  loc: minver.c:125
branch22:1  br label %_ifconv26


 <State 176>: 2.71ns
ST_176: a_0_load_60 (1160)  [2/2] 2.71ns  loc: minver.c:123
_ifconv26:0  %a_0_load_60 = load float* %a_0_addr_2, align 4

ST_176: a_1_load_60 (1161)  [2/2] 2.71ns  loc: minver.c:123
_ifconv26:1  %a_1_load_60 = load float* %a_1_addr_2, align 4


 <State 177>: 4.08ns
ST_177: a_0_load_60 (1160)  [1/2] 2.71ns  loc: minver.c:123
_ifconv26:0  %a_0_load_60 = load float* %a_0_addr_2, align 4

ST_177: a_1_load_60 (1161)  [1/2] 2.71ns  loc: minver.c:123
_ifconv26:1  %a_1_load_60 = load float* %a_1_addr_2, align 4

ST_177: w_4_21_phi (1162)  [1/1] 1.37ns  loc: minver.c:123
_ifconv26:2  %w_4_21_phi = select i1 %icmp1, float %a_0_load_60, float %a_1_load_60

ST_177: StgValue_1548 (1163)  [1/1] 0.00ns  loc: minver.c:124
_ifconv26:3  br i1 %icmp1, label %branch106, label %branch107

ST_177: StgValue_1549 (1165)  [1/1] 2.71ns  loc: minver.c:124
branch107:0  store float %w_4_20_phi, float* %a_1_addr_2, align 4

ST_177: StgValue_1550 (1166)  [1/1] 0.00ns  loc: minver.c:124
branch107:1  br label %65

ST_177: StgValue_1551 (1168)  [1/1] 2.71ns  loc: minver.c:124
branch106:0  store float %w_4_20_phi, float* %a_0_addr_2, align 4

ST_177: StgValue_1552 (1169)  [1/1] 0.00ns  loc: minver.c:124
branch106:1  br label %65


 <State 178>: 2.71ns
ST_178: StgValue_1553 (1173)  [1/1] 2.71ns  loc: minver.c:125
branch21:0  store float %w_4_21_phi, float* %a_1_addr_3, align 4

ST_178: StgValue_1554 (1174)  [1/1] 0.00ns  loc: minver.c:125
branch21:1  br label %_ifconv27

ST_178: StgValue_1555 (1176)  [1/1] 2.71ns  loc: minver.c:125
branch20:0  store float %w_4_21_phi, float* %a_0_addr_3, align 4

ST_178: StgValue_1556 (1177)  [1/1] 0.00ns  loc: minver.c:125
branch20:1  br label %_ifconv27


 <State 179>: 2.71ns
ST_179: a_0_load_61 (1179)  [2/2] 2.71ns  loc: minver.c:123
_ifconv27:0  %a_0_load_61 = load float* %a_0_addr_2, align 4

ST_179: a_1_load_61 (1180)  [2/2] 2.71ns  loc: minver.c:123
_ifconv27:1  %a_1_load_61 = load float* %a_1_addr_2, align 4


 <State 180>: 4.08ns
ST_180: a_0_load_61 (1179)  [1/2] 2.71ns  loc: minver.c:123
_ifconv27:0  %a_0_load_61 = load float* %a_0_addr_2, align 4

ST_180: a_1_load_61 (1180)  [1/2] 2.71ns  loc: minver.c:123
_ifconv27:1  %a_1_load_61 = load float* %a_1_addr_2, align 4

ST_180: w_4_22_phi (1181)  [1/1] 1.37ns  loc: minver.c:123
_ifconv27:2  %w_4_22_phi = select i1 %icmp1, float %a_0_load_61, float %a_1_load_61

ST_180: StgValue_1562 (1182)  [1/1] 0.00ns  loc: minver.c:124
_ifconv27:3  br i1 %icmp1, label %branch102, label %branch103

ST_180: StgValue_1563 (1184)  [1/1] 2.71ns  loc: minver.c:124
branch103:0  store float %w_4_21_phi, float* %a_1_addr_2, align 4

ST_180: StgValue_1564 (1185)  [1/1] 0.00ns  loc: minver.c:124
branch103:1  br label %66

ST_180: StgValue_1565 (1187)  [1/1] 2.71ns  loc: minver.c:124
branch102:0  store float %w_4_21_phi, float* %a_0_addr_2, align 4

ST_180: StgValue_1566 (1188)  [1/1] 0.00ns  loc: minver.c:124
branch102:1  br label %66


 <State 181>: 2.71ns
ST_181: StgValue_1567 (1192)  [1/1] 2.71ns  loc: minver.c:125
branch19:0  store float %w_4_22_phi, float* %a_1_addr_3, align 4

ST_181: StgValue_1568 (1193)  [1/1] 0.00ns  loc: minver.c:125
branch19:1  br label %_ifconv28

ST_181: StgValue_1569 (1195)  [1/1] 2.71ns  loc: minver.c:125
branch18:0  store float %w_4_22_phi, float* %a_0_addr_3, align 4

ST_181: StgValue_1570 (1196)  [1/1] 0.00ns  loc: minver.c:125
branch18:1  br label %_ifconv28


 <State 182>: 2.71ns
ST_182: a_0_load_62 (1198)  [2/2] 2.71ns  loc: minver.c:123
_ifconv28:0  %a_0_load_62 = load float* %a_0_addr_2, align 4

ST_182: a_1_load_62 (1199)  [2/2] 2.71ns  loc: minver.c:123
_ifconv28:1  %a_1_load_62 = load float* %a_1_addr_2, align 4


 <State 183>: 4.08ns
ST_183: a_0_load_62 (1198)  [1/2] 2.71ns  loc: minver.c:123
_ifconv28:0  %a_0_load_62 = load float* %a_0_addr_2, align 4

ST_183: a_1_load_62 (1199)  [1/2] 2.71ns  loc: minver.c:123
_ifconv28:1  %a_1_load_62 = load float* %a_1_addr_2, align 4

ST_183: w_4_23_phi (1200)  [1/1] 1.37ns  loc: minver.c:123
_ifconv28:2  %w_4_23_phi = select i1 %icmp1, float %a_0_load_62, float %a_1_load_62

ST_183: StgValue_1576 (1201)  [1/1] 0.00ns  loc: minver.c:124
_ifconv28:3  br i1 %icmp1, label %branch98, label %branch99

ST_183: StgValue_1577 (1203)  [1/1] 2.71ns  loc: minver.c:124
branch99:0  store float %w_4_22_phi, float* %a_1_addr_2, align 4

ST_183: StgValue_1578 (1204)  [1/1] 0.00ns  loc: minver.c:124
branch99:1  br label %67

ST_183: StgValue_1579 (1206)  [1/1] 2.71ns  loc: minver.c:124
branch98:0  store float %w_4_22_phi, float* %a_0_addr_2, align 4

ST_183: StgValue_1580 (1207)  [1/1] 0.00ns  loc: minver.c:124
branch98:1  br label %67


 <State 184>: 2.71ns
ST_184: StgValue_1581 (1211)  [1/1] 2.71ns  loc: minver.c:125
branch17:0  store float %w_4_23_phi, float* %a_1_addr_3, align 4

ST_184: StgValue_1582 (1212)  [1/1] 0.00ns  loc: minver.c:125
branch17:1  br label %_ifconv29

ST_184: StgValue_1583 (1214)  [1/1] 2.71ns  loc: minver.c:125
branch16:0  store float %w_4_23_phi, float* %a_0_addr_3, align 4

ST_184: StgValue_1584 (1215)  [1/1] 0.00ns  loc: minver.c:125
branch16:1  br label %_ifconv29


 <State 185>: 2.71ns
ST_185: a_0_load_63 (1217)  [2/2] 2.71ns  loc: minver.c:123
_ifconv29:0  %a_0_load_63 = load float* %a_0_addr_2, align 4

ST_185: a_1_load_63 (1218)  [2/2] 2.71ns  loc: minver.c:123
_ifconv29:1  %a_1_load_63 = load float* %a_1_addr_2, align 4


 <State 186>: 4.08ns
ST_186: a_0_load_63 (1217)  [1/2] 2.71ns  loc: minver.c:123
_ifconv29:0  %a_0_load_63 = load float* %a_0_addr_2, align 4

ST_186: a_1_load_63 (1218)  [1/2] 2.71ns  loc: minver.c:123
_ifconv29:1  %a_1_load_63 = load float* %a_1_addr_2, align 4

ST_186: w_4_24_phi (1219)  [1/1] 1.37ns  loc: minver.c:123
_ifconv29:2  %w_4_24_phi = select i1 %icmp1, float %a_0_load_63, float %a_1_load_63

ST_186: StgValue_1590 (1220)  [1/1] 0.00ns  loc: minver.c:124
_ifconv29:3  br i1 %icmp1, label %branch94, label %branch95

ST_186: StgValue_1591 (1222)  [1/1] 2.71ns  loc: minver.c:124
branch95:0  store float %w_4_23_phi, float* %a_1_addr_2, align 4

ST_186: StgValue_1592 (1223)  [1/1] 0.00ns  loc: minver.c:124
branch95:1  br label %68

ST_186: StgValue_1593 (1225)  [1/1] 2.71ns  loc: minver.c:124
branch94:0  store float %w_4_23_phi, float* %a_0_addr_2, align 4

ST_186: StgValue_1594 (1226)  [1/1] 0.00ns  loc: minver.c:124
branch94:1  br label %68


 <State 187>: 2.71ns
ST_187: StgValue_1595 (1230)  [1/1] 2.71ns  loc: minver.c:125
branch15:0  store float %w_4_24_phi, float* %a_1_addr_3, align 4

ST_187: StgValue_1596 (1231)  [1/1] 0.00ns  loc: minver.c:125
branch15:1  br label %_ifconv30

ST_187: StgValue_1597 (1233)  [1/1] 2.71ns  loc: minver.c:125
branch14:0  store float %w_4_24_phi, float* %a_0_addr_3, align 4

ST_187: StgValue_1598 (1234)  [1/1] 0.00ns  loc: minver.c:125
branch14:1  br label %_ifconv30


 <State 188>: 2.71ns
ST_188: a_0_load_64 (1236)  [2/2] 2.71ns  loc: minver.c:123
_ifconv30:0  %a_0_load_64 = load float* %a_0_addr_2, align 4

ST_188: a_1_load_64 (1237)  [2/2] 2.71ns  loc: minver.c:123
_ifconv30:1  %a_1_load_64 = load float* %a_1_addr_2, align 4


 <State 189>: 4.08ns
ST_189: a_0_load_64 (1236)  [1/2] 2.71ns  loc: minver.c:123
_ifconv30:0  %a_0_load_64 = load float* %a_0_addr_2, align 4

ST_189: a_1_load_64 (1237)  [1/2] 2.71ns  loc: minver.c:123
_ifconv30:1  %a_1_load_64 = load float* %a_1_addr_2, align 4

ST_189: w_4_25_phi (1238)  [1/1] 1.37ns  loc: minver.c:123
_ifconv30:2  %w_4_25_phi = select i1 %icmp1, float %a_0_load_64, float %a_1_load_64

ST_189: StgValue_1604 (1239)  [1/1] 0.00ns  loc: minver.c:124
_ifconv30:3  br i1 %icmp1, label %branch90, label %branch91

ST_189: StgValue_1605 (1241)  [1/1] 2.71ns  loc: minver.c:124
branch91:0  store float %w_4_24_phi, float* %a_1_addr_2, align 4

ST_189: StgValue_1606 (1242)  [1/1] 0.00ns  loc: minver.c:124
branch91:1  br label %69

ST_189: StgValue_1607 (1244)  [1/1] 2.71ns  loc: minver.c:124
branch90:0  store float %w_4_24_phi, float* %a_0_addr_2, align 4

ST_189: StgValue_1608 (1245)  [1/1] 0.00ns  loc: minver.c:124
branch90:1  br label %69


 <State 190>: 2.71ns
ST_190: StgValue_1609 (1249)  [1/1] 2.71ns  loc: minver.c:125
branch13:0  store float %w_4_25_phi, float* %a_1_addr_3, align 4

ST_190: StgValue_1610 (1250)  [1/1] 0.00ns  loc: minver.c:125
branch13:1  br label %_ifconv31

ST_190: StgValue_1611 (1252)  [1/1] 2.71ns  loc: minver.c:125
branch12:0  store float %w_4_25_phi, float* %a_0_addr_3, align 4

ST_190: StgValue_1612 (1253)  [1/1] 0.00ns  loc: minver.c:125
branch12:1  br label %_ifconv31


 <State 191>: 2.71ns
ST_191: a_0_load_65 (1255)  [2/2] 2.71ns  loc: minver.c:123
_ifconv31:0  %a_0_load_65 = load float* %a_0_addr_2, align 4

ST_191: a_1_load_65 (1256)  [2/2] 2.71ns  loc: minver.c:123
_ifconv31:1  %a_1_load_65 = load float* %a_1_addr_2, align 4


 <State 192>: 4.08ns
ST_192: a_0_load_65 (1255)  [1/2] 2.71ns  loc: minver.c:123
_ifconv31:0  %a_0_load_65 = load float* %a_0_addr_2, align 4

ST_192: a_1_load_65 (1256)  [1/2] 2.71ns  loc: minver.c:123
_ifconv31:1  %a_1_load_65 = load float* %a_1_addr_2, align 4

ST_192: w_4_26_phi (1257)  [1/1] 1.37ns  loc: minver.c:123
_ifconv31:2  %w_4_26_phi = select i1 %icmp1, float %a_0_load_65, float %a_1_load_65

ST_192: StgValue_1618 (1258)  [1/1] 0.00ns  loc: minver.c:124
_ifconv31:3  br i1 %icmp1, label %branch86, label %branch87

ST_192: StgValue_1619 (1260)  [1/1] 2.71ns  loc: minver.c:124
branch87:0  store float %w_4_25_phi, float* %a_1_addr_2, align 4

ST_192: StgValue_1620 (1261)  [1/1] 0.00ns  loc: minver.c:124
branch87:1  br label %70

ST_192: StgValue_1621 (1263)  [1/1] 2.71ns  loc: minver.c:124
branch86:0  store float %w_4_25_phi, float* %a_0_addr_2, align 4

ST_192: StgValue_1622 (1264)  [1/1] 0.00ns  loc: minver.c:124
branch86:1  br label %70


 <State 193>: 2.71ns
ST_193: StgValue_1623 (1268)  [1/1] 2.71ns  loc: minver.c:125
branch11:0  store float %w_4_26_phi, float* %a_1_addr_3, align 4

ST_193: StgValue_1624 (1269)  [1/1] 0.00ns  loc: minver.c:125
branch11:1  br label %_ifconv32

ST_193: StgValue_1625 (1271)  [1/1] 2.71ns  loc: minver.c:125
branch10:0  store float %w_4_26_phi, float* %a_0_addr_3, align 4

ST_193: StgValue_1626 (1272)  [1/1] 0.00ns  loc: minver.c:125
branch10:1  br label %_ifconv32


 <State 194>: 2.71ns
ST_194: a_0_load_66 (1274)  [2/2] 2.71ns  loc: minver.c:123
_ifconv32:0  %a_0_load_66 = load float* %a_0_addr_2, align 4

ST_194: a_1_load_66 (1275)  [2/2] 2.71ns  loc: minver.c:123
_ifconv32:1  %a_1_load_66 = load float* %a_1_addr_2, align 4


 <State 195>: 4.08ns
ST_195: a_0_load_66 (1274)  [1/2] 2.71ns  loc: minver.c:123
_ifconv32:0  %a_0_load_66 = load float* %a_0_addr_2, align 4

ST_195: a_1_load_66 (1275)  [1/2] 2.71ns  loc: minver.c:123
_ifconv32:1  %a_1_load_66 = load float* %a_1_addr_2, align 4

ST_195: w_4_27_phi (1276)  [1/1] 1.37ns  loc: minver.c:123
_ifconv32:2  %w_4_27_phi = select i1 %icmp1, float %a_0_load_66, float %a_1_load_66

ST_195: StgValue_1632 (1277)  [1/1] 0.00ns  loc: minver.c:124
_ifconv32:3  br i1 %icmp1, label %branch82, label %branch83

ST_195: StgValue_1633 (1279)  [1/1] 2.71ns  loc: minver.c:124
branch83:0  store float %w_4_26_phi, float* %a_1_addr_2, align 4

ST_195: StgValue_1634 (1280)  [1/1] 0.00ns  loc: minver.c:124
branch83:1  br label %71

ST_195: StgValue_1635 (1282)  [1/1] 2.71ns  loc: minver.c:124
branch82:0  store float %w_4_26_phi, float* %a_0_addr_2, align 4

ST_195: StgValue_1636 (1283)  [1/1] 0.00ns  loc: minver.c:124
branch82:1  br label %71


 <State 196>: 2.71ns
ST_196: StgValue_1637 (1287)  [1/1] 2.71ns  loc: minver.c:125
branch9:0  store float %w_4_27_phi, float* %a_1_addr_3, align 4

ST_196: StgValue_1638 (1288)  [1/1] 0.00ns  loc: minver.c:125
branch9:1  br label %_ifconv33

ST_196: StgValue_1639 (1290)  [1/1] 2.71ns  loc: minver.c:125
branch8:0  store float %w_4_27_phi, float* %a_0_addr_3, align 4

ST_196: StgValue_1640 (1291)  [1/1] 0.00ns  loc: minver.c:125
branch8:1  br label %_ifconv33


 <State 197>: 2.71ns
ST_197: a_0_load_67 (1293)  [2/2] 2.71ns  loc: minver.c:123
_ifconv33:0  %a_0_load_67 = load float* %a_0_addr_2, align 4

ST_197: a_1_load_67 (1294)  [2/2] 2.71ns  loc: minver.c:123
_ifconv33:1  %a_1_load_67 = load float* %a_1_addr_2, align 4


 <State 198>: 4.08ns
ST_198: a_0_load_67 (1293)  [1/2] 2.71ns  loc: minver.c:123
_ifconv33:0  %a_0_load_67 = load float* %a_0_addr_2, align 4

ST_198: a_1_load_67 (1294)  [1/2] 2.71ns  loc: minver.c:123
_ifconv33:1  %a_1_load_67 = load float* %a_1_addr_2, align 4

ST_198: w_4_28_phi (1295)  [1/1] 1.37ns  loc: minver.c:123
_ifconv33:2  %w_4_28_phi = select i1 %icmp1, float %a_0_load_67, float %a_1_load_67

ST_198: StgValue_1646 (1296)  [1/1] 0.00ns  loc: minver.c:124
_ifconv33:3  br i1 %icmp1, label %branch78, label %branch79

ST_198: StgValue_1647 (1298)  [1/1] 2.71ns  loc: minver.c:124
branch79:0  store float %w_4_27_phi, float* %a_1_addr_2, align 4

ST_198: StgValue_1648 (1299)  [1/1] 0.00ns  loc: minver.c:124
branch79:1  br label %72

ST_198: StgValue_1649 (1301)  [1/1] 2.71ns  loc: minver.c:124
branch78:0  store float %w_4_27_phi, float* %a_0_addr_2, align 4

ST_198: StgValue_1650 (1302)  [1/1] 0.00ns  loc: minver.c:124
branch78:1  br label %72


 <State 199>: 2.71ns
ST_199: StgValue_1651 (1306)  [1/1] 2.71ns  loc: minver.c:125
branch7:0  store float %w_4_28_phi, float* %a_1_addr_3, align 4

ST_199: StgValue_1652 (1307)  [1/1] 0.00ns  loc: minver.c:125
branch7:1  br label %_ifconv34

ST_199: StgValue_1653 (1309)  [1/1] 2.71ns  loc: minver.c:125
branch6:0  store float %w_4_28_phi, float* %a_0_addr_3, align 4

ST_199: StgValue_1654 (1310)  [1/1] 0.00ns  loc: minver.c:125
branch6:1  br label %_ifconv34


 <State 200>: 2.71ns
ST_200: a_0_load_68 (1312)  [2/2] 2.71ns  loc: minver.c:123
_ifconv34:0  %a_0_load_68 = load float* %a_0_addr_2, align 4

ST_200: a_1_load_68 (1313)  [2/2] 2.71ns  loc: minver.c:123
_ifconv34:1  %a_1_load_68 = load float* %a_1_addr_2, align 4


 <State 201>: 4.08ns
ST_201: a_0_load_68 (1312)  [1/2] 2.71ns  loc: minver.c:123
_ifconv34:0  %a_0_load_68 = load float* %a_0_addr_2, align 4

ST_201: a_1_load_68 (1313)  [1/2] 2.71ns  loc: minver.c:123
_ifconv34:1  %a_1_load_68 = load float* %a_1_addr_2, align 4

ST_201: w_4_29_phi (1314)  [1/1] 1.37ns  loc: minver.c:123
_ifconv34:2  %w_4_29_phi = select i1 %icmp1, float %a_0_load_68, float %a_1_load_68

ST_201: StgValue_1660 (1315)  [1/1] 0.00ns  loc: minver.c:124
_ifconv34:3  br i1 %icmp1, label %branch74, label %branch75

ST_201: StgValue_1661 (1317)  [1/1] 2.71ns  loc: minver.c:124
branch75:0  store float %w_4_28_phi, float* %a_1_addr_2, align 4

ST_201: StgValue_1662 (1318)  [1/1] 0.00ns  loc: minver.c:124
branch75:1  br label %73

ST_201: StgValue_1663 (1320)  [1/1] 2.71ns  loc: minver.c:124
branch74:0  store float %w_4_28_phi, float* %a_0_addr_2, align 4

ST_201: StgValue_1664 (1321)  [1/1] 0.00ns  loc: minver.c:124
branch74:1  br label %73


 <State 202>: 2.71ns
ST_202: StgValue_1665 (1325)  [1/1] 2.71ns  loc: minver.c:125
branch5:0  store float %w_4_29_phi, float* %a_1_addr_3, align 4

ST_202: StgValue_1666 (1326)  [1/1] 0.00ns  loc: minver.c:125
branch5:1  br label %_ifconv35

ST_202: StgValue_1667 (1328)  [1/1] 2.71ns  loc: minver.c:125
branch4:0  store float %w_4_29_phi, float* %a_0_addr_3, align 4

ST_202: StgValue_1668 (1329)  [1/1] 0.00ns  loc: minver.c:125
branch4:1  br label %_ifconv35


 <State 203>: 2.71ns
ST_203: a_0_load_69 (1331)  [2/2] 2.71ns  loc: minver.c:123
_ifconv35:0  %a_0_load_69 = load float* %a_0_addr_2, align 4

ST_203: a_1_load_69 (1332)  [2/2] 2.71ns  loc: minver.c:123
_ifconv35:1  %a_1_load_69 = load float* %a_1_addr_2, align 4


 <State 204>: 4.08ns
ST_204: a_0_load_69 (1331)  [1/2] 2.71ns  loc: minver.c:123
_ifconv35:0  %a_0_load_69 = load float* %a_0_addr_2, align 4

ST_204: a_1_load_69 (1332)  [1/2] 2.71ns  loc: minver.c:123
_ifconv35:1  %a_1_load_69 = load float* %a_1_addr_2, align 4

ST_204: w_4_30_phi (1333)  [1/1] 1.37ns  loc: minver.c:123
_ifconv35:2  %w_4_30_phi = select i1 %icmp1, float %a_0_load_69, float %a_1_load_69

ST_204: StgValue_1674 (1334)  [1/1] 0.00ns  loc: minver.c:124
_ifconv35:3  br i1 %icmp1, label %branch70, label %branch71

ST_204: StgValue_1675 (1336)  [1/1] 2.71ns  loc: minver.c:124
branch71:0  store float %w_4_29_phi, float* %a_1_addr_2, align 4

ST_204: StgValue_1676 (1337)  [1/1] 0.00ns  loc: minver.c:124
branch71:1  br label %74

ST_204: StgValue_1677 (1339)  [1/1] 2.71ns  loc: minver.c:124
branch70:0  store float %w_4_29_phi, float* %a_0_addr_2, align 4

ST_204: StgValue_1678 (1340)  [1/1] 0.00ns  loc: minver.c:124
branch70:1  br label %74


 <State 205>: 2.71ns
ST_205: StgValue_1679 (1344)  [1/1] 2.71ns  loc: minver.c:125
branch3:0  store float %w_4_30_phi, float* %a_1_addr_3, align 4

ST_205: StgValue_1680 (1345)  [1/1] 0.00ns  loc: minver.c:125
branch3:1  br label %_ifconv36

ST_205: StgValue_1681 (1347)  [1/1] 2.71ns  loc: minver.c:125
branch2:0  store float %w_4_30_phi, float* %a_0_addr_3, align 4

ST_205: StgValue_1682 (1348)  [1/1] 0.00ns  loc: minver.c:125
branch2:1  br label %_ifconv36


 <State 206>: 2.71ns
ST_206: a_0_load_70 (1350)  [2/2] 2.71ns  loc: minver.c:123
_ifconv36:0  %a_0_load_70 = load float* %a_0_addr_2, align 4

ST_206: a_1_load_70 (1351)  [2/2] 2.71ns  loc: minver.c:123
_ifconv36:1  %a_1_load_70 = load float* %a_1_addr_2, align 4


 <State 207>: 4.08ns
ST_207: a_0_load_70 (1350)  [1/2] 2.71ns  loc: minver.c:123
_ifconv36:0  %a_0_load_70 = load float* %a_0_addr_2, align 4

ST_207: a_1_load_70 (1351)  [1/2] 2.71ns  loc: minver.c:123
_ifconv36:1  %a_1_load_70 = load float* %a_1_addr_2, align 4

ST_207: w_4_31_phi (1352)  [1/1] 1.37ns  loc: minver.c:123
_ifconv36:2  %w_4_31_phi = select i1 %icmp1, float %a_0_load_70, float %a_1_load_70

ST_207: StgValue_1688 (1353)  [1/1] 0.00ns  loc: minver.c:124
_ifconv36:3  br i1 %icmp1, label %branch66, label %branch67

ST_207: StgValue_1689 (1355)  [1/1] 2.71ns  loc: minver.c:124
branch67:0  store float %w_4_30_phi, float* %a_1_addr_2, align 4

ST_207: StgValue_1690 (1356)  [1/1] 0.00ns  loc: minver.c:124
branch67:1  br label %75

ST_207: StgValue_1691 (1358)  [1/1] 2.71ns  loc: minver.c:124
branch66:0  store float %w_4_30_phi, float* %a_0_addr_2, align 4

ST_207: StgValue_1692 (1359)  [1/1] 0.00ns  loc: minver.c:124
branch66:1  br label %75


 <State 208>: 2.71ns
ST_208: StgValue_1693 (1363)  [1/1] 2.71ns  loc: minver.c:125
branch1:0  store float %w_4_31_phi, float* %a_1_addr_3, align 4

ST_208: StgValue_1694 (1364)  [1/1] 0.00ns  loc: minver.c:125
branch1:1  br label %76

ST_208: StgValue_1695 (1366)  [1/1] 2.71ns  loc: minver.c:125
branch0:0  store float %w_4_31_phi, float* %a_0_addr_3, align 4

ST_208: StgValue_1696 (1367)  [1/1] 0.00ns  loc: minver.c:125
branch0:1  br label %76


 <State 209>: 0.00ns
ST_209: StgValue_1697 (1372)  [1/1] 0.00ns
.preheader8.loopexit:0  br label %.preheader8


 <State 210>: 0.00ns

 <State 211>: 0.00ns


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:50) [13]  (1.57 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:50) [13]  (0 ns)
	'store' operation (minver.c:52) of variable 'i' on array 'work', minver.c:41 [23]  (2.71 ns)

 <State 3>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('r') [27]  (0 ns)
	'store' operation of constant 0 on local variable 'r' [28]  (1.57 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', minver.c:56) [31]  (0 ns)
	'add' operation ('k', minver.c:56) [33]  (1.67 ns)

 <State 5>: 2.93ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i_5_cast', minver.c:59) ('i', minver.c:59) [113]  (0 ns)
	'icmp' operation ('exitcond6', minver.c:59) [114]  (2.93 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_1', minver.c:61) on array 'a_0' [125]  (2.71 ns)
	'select' operation ('n', minver.c:61) [127]  (1.37 ns)

 <State 7>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', minver_lib.c:11->minver.c:61) [134]  (6.37 ns)
	'and' operation ('tmp_38', minver_lib.c:11->minver.c:61) [135]  (0 ns)
	'select' operation ('w', minver.c:63) [138]  (1.37 ns)

 <State 8>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', minver.c:62) [152]  (6.37 ns)
	'and' operation ('tmp_47', minver.c:62) [153]  (1.37 ns)

 <State 9>: 2.94ns
The critical path consists of the following:
	'load' operation ('r_load_2', minver.c:62) on local variable 'r' [117]  (0 ns)
	'select' operation ('r', minver.c:62) [155]  (1.37 ns)
	'store' operation (minver.c:62) of variable 'r', minver.c:62 on local variable 'r' [158]  (1.57 ns)

 <State 10>: 2.71ns
The critical path consists of the following:
	'load' operation ('r_load_1') on local variable 'r' [161]  (0 ns)
	'getelementptr' operation ('a_0_addr', minver.c:68) [165]  (0 ns)
	'load' operation ('a_0_load', minver.c:105) on array 'a_0' [167]  (2.71 ns)

 <State 11>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load', minver.c:105) on array 'a_0' [167]  (2.71 ns)
	'select' operation ('pivot', minver.c:105) [169]  (1.37 ns)

 <State 12>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', minver_lib.c:11->minver.c:69) [176]  (6.37 ns)
	'and' operation ('tmp_28', minver_lib.c:11->minver.c:69) [177]  (0 ns)
	'select' operation ('api', minver.c:69) [180]  (1.37 ns)

 <State 13>: 5.12ns
The critical path consists of the following:
	'fpext' operation ('tmp_5', minver.c:70) [181]  (5.12 ns)

 <State 14>: 8.27ns
The critical path consists of the following:
	'dcmp' operation ('tmp_32', minver.c:70) [188]  (6.9 ns)
	'and' operation ('tmp_33', minver.c:70) [189]  (1.37 ns)

 <State 15>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load_3', minver.c:78) on array 'work', minver.c:41 [198]  (2.71 ns)
	'store' operation (minver.c:78) of variable 'work_load_3', minver.c:78 on array 'work', minver.c:41 [199]  (2.71 ns)

 <State 16>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:79) of variable 'work_load_2', minver.c:77 on array 'work', minver.c:41 [200]  (2.71 ns)

 <State 17>: 2.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', minver.c:80) [203]  (0 ns)
	'getelementptr' operation ('a_0_addr_4', minver.c:82) [215]  (0 ns)
	'load' operation ('a_0_load_4', minver.c:82) on array 'a_0' [223]  (2.71 ns)

 <State 18>: 2.71ns
The critical path consists of the following:
	'load' operation ('r_load') on local variable 'r' [208]  (0 ns)
	'getelementptr' operation ('a_0_addr_6', minver.c:83) [218]  (0 ns)
	'load' operation ('a_0_load_6', minver.c:83) on array 'a_0' [226]  (2.71 ns)

 <State 19>: 6.79ns
The critical path consists of the following:
	'load' operation ('a_0_load_6', minver.c:83) on array 'a_0' [226]  (2.71 ns)
	'select' operation ('a_load_2_phi', minver.c:83) [228]  (1.37 ns)
	'store' operation (minver.c:83) of variable 'a_load_2_phi', minver.c:83 on array 'a_1' [231]  (2.71 ns)

 <State 20>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:84) of variable 'w', minver.c:82 on array 'a_1' [232]  (2.71 ns)

 <State 21>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', minver.c:88) [246]  (1.57 ns)

 <State 22>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:88) [246]  (0 ns)
	'getelementptr' operation ('a_0_addr_5', minver.c:90) [257]  (0 ns)
	'load' operation ('a_0_load_5', minver.c:90) on array 'a_0' [261]  (2.71 ns)

 <State 23>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_5', minver.c:90) on array 'a_0' [261]  (2.71 ns)
	'select' operation ('a_load_5_phi', minver.c:90) [263]  (1.37 ns)

 <State 24>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 25>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 26>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 27>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 28>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 29>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 30>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 31>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 32>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 33>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 34>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 35>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 36>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 37>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 38>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 39>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_13', minver.c:90) [264]  (6.3 ns)

 <State 40>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:90) of variable 'tmp_13', minver.c:90 on array 'a_1' [267]  (2.71 ns)

 <State 41>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('tmp_24', minver.c:99) [276]  (2.4 ns)

 <State 42>: 2.71ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:93) [310]  (0 ns)
	'getelementptr' operation ('a_0_addr_8', minver.c:96) [325]  (0 ns)
	'load' operation ('a_0_load_8', minver.c:96) on array 'a_0' [389]  (2.71 ns)

 <State 43>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_8', minver.c:96) on array 'a_0' [389]  (2.71 ns)
	'select' operation ('w', minver.c:96) [391]  (1.37 ns)

 <State 44>: 7.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', minver.c:97) [398]  (6.37 ns)
	'and' operation ('tmp_52', minver.c:97) [399]  (1.37 ns)

 <State 45>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_9', minver.c:99) on array 'a_0' [404]  (2.71 ns)
	'fmul' operation ('tmp_25', minver.c:99) [405]  (5.78 ns)

 <State 46>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_11', minver.c:99) on array 'a_0' [413]  (2.71 ns)
	'fmul' operation ('tmp_22_1', minver.c:99) [414]  (5.78 ns)

 <State 47>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_14', minver.c:99) on array 'a_0' [422]  (2.71 ns)
	'fmul' operation ('tmp_22_2', minver.c:99) [423]  (5.78 ns)

 <State 48>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_16', minver.c:99) on array 'a_0' [431]  (2.71 ns)
	'fmul' operation ('tmp_22_3', minver.c:99) [432]  (5.78 ns)

 <State 49>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_18', minver.c:99) on array 'a_0' [440]  (2.71 ns)
	'fmul' operation ('tmp_22_4', minver.c:99) [441]  (5.78 ns)

 <State 50>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_21', minver.c:99) on array 'a_0' [449]  (2.71 ns)
	'fmul' operation ('tmp_22_5', minver.c:99) [450]  (5.78 ns)

 <State 51>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_23', minver.c:99) on array 'a_0' [458]  (2.71 ns)
	'fmul' operation ('tmp_22_6', minver.c:99) [459]  (5.78 ns)

 <State 52>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_25', minver.c:99) on array 'a_0' [467]  (2.71 ns)
	'fmul' operation ('tmp_22_7', minver.c:99) [468]  (5.78 ns)

 <State 53>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_28', minver.c:99) on array 'a_0' [476]  (2.71 ns)
	'fmul' operation ('tmp_22_8', minver.c:99) [477]  (5.78 ns)

 <State 54>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_30', minver.c:99) on array 'a_0' [485]  (2.71 ns)
	'fmul' operation ('tmp_22_9', minver.c:99) [486]  (5.78 ns)

 <State 55>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_32', minver.c:99) on array 'a_0' [494]  (2.71 ns)
	'fmul' operation ('tmp_22_s', minver.c:99) [495]  (5.78 ns)

 <State 56>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_35', minver.c:99) on array 'a_0' [503]  (2.71 ns)
	'fmul' operation ('tmp_22_10', minver.c:99) [504]  (5.78 ns)

 <State 57>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_37', minver.c:99) on array 'a_0' [512]  (2.71 ns)
	'fmul' operation ('tmp_22_11', minver.c:99) [513]  (5.78 ns)

 <State 58>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_39', minver.c:99) on array 'a_0' [521]  (2.71 ns)
	'fmul' operation ('tmp_22_12', minver.c:99) [522]  (5.78 ns)

 <State 59>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_42', minver.c:99) on array 'a_0' [530]  (2.71 ns)
	'fmul' operation ('tmp_22_13', minver.c:99) [531]  (5.78 ns)

 <State 60>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_0_load_44', minver.c:99) on array 'a_0' [539]  (2.71 ns)
	'fmul' operation ('tmp_22_14', minver.c:99) [540]  (5.78 ns)

 <State 61>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp_22_12', minver.c:99) [522]  (5.78 ns)

 <State 62>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [407]  (8.26 ns)

 <State 63>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [407]  (8.26 ns)

 <State 64>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [407]  (8.26 ns)

 <State 65>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [407]  (8.26 ns)

 <State 66>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) [407]  (8.26 ns)

 <State 67>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_1', minver.c:99) [416]  (8.26 ns)

 <State 68>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_2', minver.c:99) [425]  (8.26 ns)

 <State 69>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_3', minver.c:99) [434]  (8.26 ns)

 <State 70>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_4', minver.c:99) [443]  (8.26 ns)

 <State 71>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_5', minver.c:99) [452]  (8.26 ns)

 <State 72>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_6', minver.c:99) [461]  (8.26 ns)

 <State 73>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_7', minver.c:99) [470]  (8.26 ns)

 <State 74>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_8', minver.c:99) [479]  (8.26 ns)

 <State 75>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_9', minver.c:99) [488]  (8.26 ns)

 <State 76>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_s', minver.c:99) [497]  (8.26 ns)

 <State 77>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_10', minver.c:99) [506]  (8.26 ns)

 <State 78>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_11', minver.c:99) [515]  (8.26 ns)

 <State 79>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_12', minver.c:99) [524]  (8.26 ns)

 <State 80>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_13', minver.c:99) [533]  (8.26 ns)

 <State 81>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_14', minver.c:99) [542]  (8.26 ns)

 <State 82>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_28', minver.c:99) [668]  (8.26 ns)

 <State 83>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_29', minver.c:99) [677]  (8.26 ns)

 <State 84>: 8.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_23_30', minver.c:99) [686]  (8.26 ns)

 <State 85>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_9', minver.c:99 on array 'a_0' [489]  (2.71 ns)

 <State 86>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_s', minver.c:99 on array 'a_0' [498]  (2.71 ns)

 <State 87>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_10', minver.c:99 on array 'a_0' [507]  (2.71 ns)

 <State 88>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_11', minver.c:99 on array 'a_0' [516]  (2.71 ns)

 <State 89>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_12', minver.c:99 on array 'a_0' [525]  (2.71 ns)

 <State 90>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_13', minver.c:99 on array 'a_0' [534]  (2.71 ns)

 <State 91>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:99) of variable 'tmp_23_14', minver.c:99 on array 'a_0' [543]  (2.71 ns)

 <State 92>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:101) of variable 'tmp_19', minver.c:101 on array 'a_1' [695]  (2.71 ns)

 <State 93>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 94>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 95>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 96>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 97>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 98>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 99>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 100>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 101>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 102>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 103>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 104>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 105>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 106>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 107>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 108>: 6.3ns
The critical path consists of the following:
	'fdiv' operation ('tmp_14', minver.c:105) [708]  (6.3 ns)

 <State 109>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:105) of variable 'tmp_14', minver.c:105 on array 'a_1' [711]  (2.71 ns)

 <State 110>: 2.4ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', minver.c:129) [723]  (0 ns)
	'icmp' operation ('exitcond1', minver.c:109) [724]  (2.4 ns)

 <State 111>: 2.71ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [736]  (2.71 ns)

 <State 112>: 5.42ns
The critical path consists of the following:
	'load' operation ('work_load', minver.c:114) on array 'work', minver.c:41 [736]  (2.71 ns)
	'getelementptr' operation ('work_addr_2', minver.c:118) [747]  (0 ns)
	'load' operation ('work_load_1', minver.c:118) on array 'work', minver.c:41 [748]  (2.71 ns)

 <State 113>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_2', minver.c:123) on array 'a_0' [756]  (2.71 ns)
	'select' operation ('w_4_0_phi', minver.c:123) [758]  (1.37 ns)

 <State 114>: 6.79ns
The critical path consists of the following:
	'load' operation ('a_0_load_3', minver.c:124) on array 'a_0' [761]  (2.71 ns)
	'select' operation ('a_load_4_0_phi', minver.c:124) [763]  (1.37 ns)
	'store' operation (minver.c:124) of variable 'a_load_4_0_phi', minver.c:124 on array 'a_1' [766]  (2.71 ns)

 <State 115>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_0_phi', minver.c:123 on array 'a_1' [774]  (2.71 ns)

 <State 116>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_7', minver.c:123) on array 'a_0' [780]  (2.71 ns)

 <State 117>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_7', minver.c:123) on array 'a_0' [780]  (2.71 ns)
	'select' operation ('w_4_1_phi', minver.c:123) [782]  (1.37 ns)

 <State 118>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_1_phi', minver.c:123 on array 'a_1' [793]  (2.71 ns)

 <State 119>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_13', minver.c:123) on array 'a_0' [799]  (2.71 ns)

 <State 120>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_13', minver.c:123) on array 'a_0' [799]  (2.71 ns)
	'select' operation ('w_4_2_phi', minver.c:123) [801]  (1.37 ns)

 <State 121>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_2_phi', minver.c:123 on array 'a_1' [812]  (2.71 ns)

 <State 122>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_20', minver.c:123) on array 'a_0' [818]  (2.71 ns)

 <State 123>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_20', minver.c:123) on array 'a_0' [818]  (2.71 ns)
	'select' operation ('w_4_3_phi', minver.c:123) [820]  (1.37 ns)

 <State 124>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_3_phi', minver.c:123 on array 'a_1' [831]  (2.71 ns)

 <State 125>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_27', minver.c:123) on array 'a_0' [837]  (2.71 ns)

 <State 126>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_27', minver.c:123) on array 'a_0' [837]  (2.71 ns)
	'select' operation ('w_4_4_phi', minver.c:123) [839]  (1.37 ns)

 <State 127>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_4_phi', minver.c:123 on array 'a_1' [850]  (2.71 ns)

 <State 128>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_34', minver.c:123) on array 'a_0' [856]  (2.71 ns)

 <State 129>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_34', minver.c:123) on array 'a_0' [856]  (2.71 ns)
	'select' operation ('w_4_5_phi', minver.c:123) [858]  (1.37 ns)

 <State 130>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_5_phi', minver.c:123 on array 'a_1' [869]  (2.71 ns)

 <State 131>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_41', minver.c:123) on array 'a_0' [875]  (2.71 ns)

 <State 132>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_41', minver.c:123) on array 'a_0' [875]  (2.71 ns)
	'select' operation ('w_4_6_phi', minver.c:123) [877]  (1.37 ns)

 <State 133>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_6_phi', minver.c:123 on array 'a_1' [888]  (2.71 ns)

 <State 134>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_46', minver.c:123) on array 'a_0' [894]  (2.71 ns)

 <State 135>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_46', minver.c:123) on array 'a_0' [894]  (2.71 ns)
	'select' operation ('w_4_7_phi', minver.c:123) [896]  (1.37 ns)

 <State 136>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_7_phi', minver.c:123 on array 'a_1' [907]  (2.71 ns)

 <State 137>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_47', minver.c:123) on array 'a_0' [913]  (2.71 ns)

 <State 138>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_47', minver.c:123) on array 'a_0' [913]  (2.71 ns)
	'select' operation ('w_4_8_phi', minver.c:123) [915]  (1.37 ns)

 <State 139>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_8_phi', minver.c:123 on array 'a_1' [926]  (2.71 ns)

 <State 140>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_48', minver.c:123) on array 'a_0' [932]  (2.71 ns)

 <State 141>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_48', minver.c:123) on array 'a_0' [932]  (2.71 ns)
	'select' operation ('w_4_9_phi', minver.c:123) [934]  (1.37 ns)

 <State 142>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_9_phi', minver.c:123 on array 'a_1' [945]  (2.71 ns)

 <State 143>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_49', minver.c:123) on array 'a_0' [951]  (2.71 ns)

 <State 144>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_49', minver.c:123) on array 'a_0' [951]  (2.71 ns)
	'select' operation ('w_4_10_phi', minver.c:123) [953]  (1.37 ns)

 <State 145>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_10_phi', minver.c:123 on array 'a_1' [964]  (2.71 ns)

 <State 146>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_50', minver.c:123) on array 'a_0' [970]  (2.71 ns)

 <State 147>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_50', minver.c:123) on array 'a_0' [970]  (2.71 ns)
	'select' operation ('w_4_11_phi', minver.c:123) [972]  (1.37 ns)

 <State 148>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_11_phi', minver.c:123 on array 'a_1' [983]  (2.71 ns)

 <State 149>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_51', minver.c:123) on array 'a_0' [989]  (2.71 ns)

 <State 150>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_51', minver.c:123) on array 'a_0' [989]  (2.71 ns)
	'select' operation ('w_4_12_phi', minver.c:123) [991]  (1.37 ns)

 <State 151>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_12_phi', minver.c:123 on array 'a_1' [1002]  (2.71 ns)

 <State 152>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_52', minver.c:123) on array 'a_0' [1008]  (2.71 ns)

 <State 153>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_52', minver.c:123) on array 'a_0' [1008]  (2.71 ns)
	'select' operation ('w_4_13_phi', minver.c:123) [1010]  (1.37 ns)

 <State 154>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_13_phi', minver.c:123 on array 'a_1' [1021]  (2.71 ns)

 <State 155>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_53', minver.c:123) on array 'a_0' [1027]  (2.71 ns)

 <State 156>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_53', minver.c:123) on array 'a_0' [1027]  (2.71 ns)
	'select' operation ('w_4_14_phi', minver.c:123) [1029]  (1.37 ns)

 <State 157>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_14_phi', minver.c:123 on array 'a_1' [1040]  (2.71 ns)

 <State 158>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_54', minver.c:123) on array 'a_0' [1046]  (2.71 ns)

 <State 159>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_54', minver.c:123) on array 'a_0' [1046]  (2.71 ns)
	'select' operation ('w_4_15_phi', minver.c:123) [1048]  (1.37 ns)

 <State 160>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_15_phi', minver.c:123 on array 'a_1' [1059]  (2.71 ns)

 <State 161>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_55', minver.c:123) on array 'a_0' [1065]  (2.71 ns)

 <State 162>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_55', minver.c:123) on array 'a_0' [1065]  (2.71 ns)
	'select' operation ('w_4_16_phi', minver.c:123) [1067]  (1.37 ns)

 <State 163>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_16_phi', minver.c:123 on array 'a_1' [1078]  (2.71 ns)

 <State 164>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_56', minver.c:123) on array 'a_0' [1084]  (2.71 ns)

 <State 165>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_56', minver.c:123) on array 'a_0' [1084]  (2.71 ns)
	'select' operation ('w_4_17_phi', minver.c:123) [1086]  (1.37 ns)

 <State 166>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_17_phi', minver.c:123 on array 'a_1' [1097]  (2.71 ns)

 <State 167>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_57', minver.c:123) on array 'a_0' [1103]  (2.71 ns)

 <State 168>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_57', minver.c:123) on array 'a_0' [1103]  (2.71 ns)
	'select' operation ('w_4_18_phi', minver.c:123) [1105]  (1.37 ns)

 <State 169>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_18_phi', minver.c:123 on array 'a_1' [1116]  (2.71 ns)

 <State 170>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_58', minver.c:123) on array 'a_0' [1122]  (2.71 ns)

 <State 171>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_58', minver.c:123) on array 'a_0' [1122]  (2.71 ns)
	'select' operation ('w_4_19_phi', minver.c:123) [1124]  (1.37 ns)

 <State 172>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_19_phi', minver.c:123 on array 'a_1' [1135]  (2.71 ns)

 <State 173>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_59', minver.c:123) on array 'a_0' [1141]  (2.71 ns)

 <State 174>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_59', minver.c:123) on array 'a_0' [1141]  (2.71 ns)
	'select' operation ('w_4_20_phi', minver.c:123) [1143]  (1.37 ns)

 <State 175>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_20_phi', minver.c:123 on array 'a_1' [1154]  (2.71 ns)

 <State 176>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_60', minver.c:123) on array 'a_0' [1160]  (2.71 ns)

 <State 177>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_60', minver.c:123) on array 'a_0' [1160]  (2.71 ns)
	'select' operation ('w_4_21_phi', minver.c:123) [1162]  (1.37 ns)

 <State 178>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_21_phi', minver.c:123 on array 'a_1' [1173]  (2.71 ns)

 <State 179>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_61', minver.c:123) on array 'a_0' [1179]  (2.71 ns)

 <State 180>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_61', minver.c:123) on array 'a_0' [1179]  (2.71 ns)
	'select' operation ('w_4_22_phi', minver.c:123) [1181]  (1.37 ns)

 <State 181>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_22_phi', minver.c:123 on array 'a_1' [1192]  (2.71 ns)

 <State 182>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_62', minver.c:123) on array 'a_0' [1198]  (2.71 ns)

 <State 183>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_62', minver.c:123) on array 'a_0' [1198]  (2.71 ns)
	'select' operation ('w_4_23_phi', minver.c:123) [1200]  (1.37 ns)

 <State 184>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_23_phi', minver.c:123 on array 'a_1' [1211]  (2.71 ns)

 <State 185>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_63', minver.c:123) on array 'a_0' [1217]  (2.71 ns)

 <State 186>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_63', minver.c:123) on array 'a_0' [1217]  (2.71 ns)
	'select' operation ('w_4_24_phi', minver.c:123) [1219]  (1.37 ns)

 <State 187>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_24_phi', minver.c:123 on array 'a_1' [1230]  (2.71 ns)

 <State 188>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_64', minver.c:123) on array 'a_0' [1236]  (2.71 ns)

 <State 189>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_64', minver.c:123) on array 'a_0' [1236]  (2.71 ns)
	'select' operation ('w_4_25_phi', minver.c:123) [1238]  (1.37 ns)

 <State 190>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_25_phi', minver.c:123 on array 'a_1' [1249]  (2.71 ns)

 <State 191>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_65', minver.c:123) on array 'a_0' [1255]  (2.71 ns)

 <State 192>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_65', minver.c:123) on array 'a_0' [1255]  (2.71 ns)
	'select' operation ('w_4_26_phi', minver.c:123) [1257]  (1.37 ns)

 <State 193>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_26_phi', minver.c:123 on array 'a_1' [1268]  (2.71 ns)

 <State 194>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_66', minver.c:123) on array 'a_0' [1274]  (2.71 ns)

 <State 195>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_66', minver.c:123) on array 'a_0' [1274]  (2.71 ns)
	'select' operation ('w_4_27_phi', minver.c:123) [1276]  (1.37 ns)

 <State 196>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_27_phi', minver.c:123 on array 'a_1' [1287]  (2.71 ns)

 <State 197>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_67', minver.c:123) on array 'a_0' [1293]  (2.71 ns)

 <State 198>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_67', minver.c:123) on array 'a_0' [1293]  (2.71 ns)
	'select' operation ('w_4_28_phi', minver.c:123) [1295]  (1.37 ns)

 <State 199>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_28_phi', minver.c:123 on array 'a_1' [1306]  (2.71 ns)

 <State 200>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_68', minver.c:123) on array 'a_0' [1312]  (2.71 ns)

 <State 201>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_68', minver.c:123) on array 'a_0' [1312]  (2.71 ns)
	'select' operation ('w_4_29_phi', minver.c:123) [1314]  (1.37 ns)

 <State 202>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_29_phi', minver.c:123 on array 'a_1' [1325]  (2.71 ns)

 <State 203>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_69', minver.c:123) on array 'a_0' [1331]  (2.71 ns)

 <State 204>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_69', minver.c:123) on array 'a_0' [1331]  (2.71 ns)
	'select' operation ('w_4_30_phi', minver.c:123) [1333]  (1.37 ns)

 <State 205>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_30_phi', minver.c:123 on array 'a_1' [1344]  (2.71 ns)

 <State 206>: 2.71ns
The critical path consists of the following:
	'load' operation ('a_0_load_70', minver.c:123) on array 'a_0' [1350]  (2.71 ns)

 <State 207>: 4.08ns
The critical path consists of the following:
	'load' operation ('a_0_load_70', minver.c:123) on array 'a_0' [1350]  (2.71 ns)
	'select' operation ('w_4_31_phi', minver.c:123) [1352]  (1.37 ns)

 <State 208>: 2.71ns
The critical path consists of the following:
	'store' operation (minver.c:125) of variable 'w_4_31_phi', minver.c:123 on array 'a_1' [1363]  (2.71 ns)

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
