<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1347' type='llvm::AtomicOrdering llvm::MemSDNode::getOrdering() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1344'>/// Return the atomic ordering requirements for this memory operation. For
  /// cmpxchg atomic operations, return the atomic ordering requirements when
  /// store occurs.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='682' u='c' c='_ZL20isWorthFoldingADDlowN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7893' u='c' c='_ZL20LowerAtomicLoadStoreN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='853' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel7tryLoadEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='1720' u='c' c='_ZN4llvm17NVPTXDAGToDAGISel8tryStoreEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2979' u='c' c='_ZL22LowerATOMIC_LOAD_STOREN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='26501' u='c' c='_ZL16lowerAtomicArithN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='26534' u='c' c='_ZL17LowerATOMIC_STOREN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='938' u='c' c='_ZNK4llvm19XCoreTargetLowering16LowerATOMIC_LOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='939' u='c' c='_ZNK4llvm19XCoreTargetLowering16LowerATOMIC_LOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='969' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerATOMIC_STOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='970' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerATOMIC_STOREENS_7SDValueERNS_12SelectionDAGE'/>
