<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>base_zynq_TARGETC_axi_int_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">base_zynq_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_RESET">M_AXIS_ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.CLK_DOMAIN">base_zynq_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axistream</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 01 04:19:12 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4362b655</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4362b655</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>base_zynq_TARGETC_axi_int_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 01 04:19:12 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4362b655</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axistream</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 01 04:19:12 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:018f19c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>base_zynq_TARGETC_axi_int_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 01 04:19:12 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:018f19c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 01 04:21:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4362b655</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SW_nRST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TestStream</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFOvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FIFOdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>StreamReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cnt_AXIS_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_Vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CNT_CLR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDEST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NBRWINDOW_MAX</spirit:name>
        <spirit:displayName>Nbrwindow Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NBRWINDOW_MAX">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIFO_NBR_MAX</spirit:name>
        <spirit:displayName>Fifo Nbr Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_NBR_MAX">518</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8913/hdl/TARGETC_axi_int_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/base_zynq_TARGETC_axi_int_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/8913/hdl/TARGETC_axi_int_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/base_zynq_TARGETC_axi_int_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>base_zynq_TARGETC_axi_int_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>base_zynq_TARGETC_axi_int_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>base_zynq_TARGETC_axi_int_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>base_zynq_TARGETC_axi_int_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>base_zynq_TARGETC_axi_int_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>TARGETC AXI INTERFACE</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">base_zynq_TARGETC_axi_int_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NBRWINDOW_MAX</spirit:name>
      <spirit:displayName>Nbrwindow Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NBRWINDOW_MAX">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_NBR_MAX</spirit:name>
      <spirit:displayName>Fifo Nbr Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_NBR_MAX">518</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>TARGETC_axi_int_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d545c86_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753a7bb1_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4168fab0_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afff076_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e28e9f_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72292bd8_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291a3e6a_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80595d9_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bda1bf_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f35937d_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cb66f9_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a61e0f5_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c10e3ed_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480a95ce_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cb291a_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343262e2_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464d6167_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ff77d4_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f1ba21_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e62c5e9_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cfce98_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b4d481_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0bd9f5_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc39223_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440ef0dd_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21799ec3_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7299dc3b_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4165af2b_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3245b9fa_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f71e6bb_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499e05d0_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb6c966_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab64071_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5396814c_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488e24ba_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbda52b_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8b3da4_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea625ad_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afb3458_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1726cbd1_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ce6bba_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0ca1bc_ARCHIVE_LOCATION">/home/salvador/salvador_fork/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac92866_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243d2058_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3c7024_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360d187b_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3103e19a_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256c6c3c_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf91ec6_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b4cadb_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90cb156_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d855142_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633ea2fe_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bdff0a_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cca9472_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272663e0_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523965a7_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bae6775_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6950aed9_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f0e18d_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29943a4f_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c02eb8a_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dbab5b_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566c89d7_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6a29a7_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4723d688_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6332b1c4_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1994134c_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7480e07f_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49abd1f0_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7495c2f2_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2130463e_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da25f5d_ARCHIVE_LOCATION">/home2/salvador/github/watchman-readout/FMC_TargetC_Prototype/ip_repo/TARGETC_axi_int_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ARESETN.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="04ace5fe"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3c3d174e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c6b39851"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9f628cfc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8f395907"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
