
---------- Begin Simulation Statistics ----------
final_tick                                86956169000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213404                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739208                       # Number of bytes of host memory used
host_op_rate                                   214012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   468.60                       # Real time elapsed on the host
host_tick_rate                              185567521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086956                       # Number of seconds simulated
sim_ticks                                 86956169000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595156                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673872                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684741                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209982                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233798                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.739123                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 52666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44933601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44933601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21739.161314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21739.161314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20715.230609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20715.230609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44469661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44469661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10085666500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10085666500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010325                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       463940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        463940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          623                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9597718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9597718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       463317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       463317                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84877.113654                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84877.113654                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    671377969                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    671377969                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44911.666754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44911.666754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47226.981415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47226.981415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11980692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11980692                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16368550977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16368550977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       364461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       364461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58947                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14428504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14428504000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       305514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       305514                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.678870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              3469                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       203557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57278754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57278754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31934.072360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31934.072360                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31250.330047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31250.330047                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56450353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56450353                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  26454217477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26454217477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014463                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       828401                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         828401                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        59570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24026222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24026222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       768831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       768831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287173                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287173                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31631.882098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31631.882098                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31796.442404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31796.442404                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56450858                       # number of overall hits
system.cpu.dcache.overall_hits::total        56450858                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  26454217477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26454217477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014599                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       836315                       # number of overall misses
system.cpu.dcache.overall_misses::total        836315                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        59570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24697600469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24697600469                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776741                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 775720                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             73.676366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        115351242                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.533491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            776744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         115351242                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1008.533491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57227675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       681596                       # number of writebacks
system.cpu.dcache.writebacks::total            681596                       # number of writebacks
system.cpu.discardedOps                        418444                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935795                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48107391                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501382                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11932528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11932528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72324.229692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72324.229692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71324.229692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71324.229692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11931814                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11931814                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51639500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51639500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           714                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11932528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11932528                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72324.229692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72324.229692                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71324.229692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71324.229692                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11931814                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11931814                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     51639500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51639500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11932528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11932528                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72324.229692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72324.229692                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71324.229692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71324.229692                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11931814                       # number of overall hits
system.cpu.icache.overall_hits::total        11931814                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     51639500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51639500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          714                       # number of overall misses
system.cpu.icache.overall_misses::total           714                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50925500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50925500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          714                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          714                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    296                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          16712.224090                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         23865770                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.045495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          23865770                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           360.045495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11932528                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu.icache.writebacks::total               296                       # number of writebacks
system.cpu.idleCycles                        38706708                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.575002                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        173912338                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON     86956169000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       135205630                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77171.653543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77171.653543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67171.653543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67171.653543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49004000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.889356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.889356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42654000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42654000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.889356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        305514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            305514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87171.334526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87171.334526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77171.334526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77171.334526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            165157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165157                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  12235107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12235107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.459413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          140357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140357                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10831537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10831537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.459413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       140357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140357                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       471230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        471230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80020.315279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80020.315279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70020.926903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70020.926903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        404876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            404876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   5309668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5309668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        66354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4645888500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4645888500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66350                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          287                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              287                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       681596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       681596                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       681596                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           681596                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               777458                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77171.653543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84875.865339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84852.271083                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67171.653543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74876.155621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74852.560022                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               570033                       # number of demand (read+write) hits
system.l2.demand_hits::total                   570112                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     49004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17544775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17593779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.889356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.266125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266697                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                635                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206711                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207346                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     42654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15477425500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15520079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.889356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.266120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207342                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              777458                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 77171.653543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84875.865339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84852.271083                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67171.653543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74876.155621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74852.560022                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              570033                       # number of overall hits
system.l2.overall_hits::total                  570112                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     49004000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17544775000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17593779000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.889356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.266125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266697                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               635                       # number of overall misses
system.l2.overall_misses::.cpu.data            206711                       # number of overall misses
system.l2.overall_misses::total                207346                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     42654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15477425500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15520079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.889356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.266120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207342                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         174697                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22904                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.486227                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12632537                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      40.019313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.668308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31812.279308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    207465                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12632537                       # Number of tag accesses
system.l2.tags.tagsinuse                 31932.966930                       # Cycle average of tags in use
system.l2.tags.total_refs                     1553130                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              117078                       # number of writebacks
system.l2.writebacks::total                    117078                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     268034.95                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                33625.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    117078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14875.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       152.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        86.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       467362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           467362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            467362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152136969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152604331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86169758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           467362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152136969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238774089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86169758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86169758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       113907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.246078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.327713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.916317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77458     68.00%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15313     13.44%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2598      2.28%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1381      1.21%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8777      7.71%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1656      1.45%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          469      0.41%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          496      0.44%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5759      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       113907                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13267456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                13269888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7491968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              7492992                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13229248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7492992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7492992                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26228.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33642.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13226816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 467361.895853530557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152109001.030162692070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16655251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6954102501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       117078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  17477873.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      7491968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 86157981.499851956964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 2046274448738                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         7000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              543014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110227                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         7000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117078                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    64.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             13129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7445                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002587984500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         7000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.614714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.405555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.215883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6831     97.59%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           40      0.57%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.80%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  144276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    207342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207342                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      207342                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 67.41                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   139748                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1036520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   86955898000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6970757752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3083807752                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         7000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.723143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.693427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4562     65.17%     65.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      0.79%     65.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2160     30.86%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              208      2.97%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   117078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117078                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     117078                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.39                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   70706                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          21922877730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                406337400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            521.884888                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  38587813250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2903420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   45464935750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          14929798560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                215962065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               737419200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6863684880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            45381110535                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              305030700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          21590013690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                406994280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            521.364704                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  39318290500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2903420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   44734458500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          15210105120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                216315000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               742731360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6863684880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            45335877270                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              306032940                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       588877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 588877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20762880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20762880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           887734424                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1117582998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207342                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              66985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117078                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57115                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140357                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2329208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2330932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93333760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93398400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86956169000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1458629000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1071000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1165117996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   7492992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           952155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 951310     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    845      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             952155                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       776017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1553474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            504                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          174697                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            471944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       798674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           305514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          305514                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       471230                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
