

================================================================
== Vivado HLS Report for 'selu_float_float_selu1_config_struct_s'
================================================================
* Date:           Sun Jul 18 16:04:25 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    5|    5| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 5, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_1_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 15 'read' 'data_1_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_0_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 16 'read' 'data_0_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.64ns)   --->   "%tmp_32 = fcmp oge float %data_0_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 17 'fcmp' 'tmp_32' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [2/2] (1.64ns)   --->   "%tmp_34 = fcmp oge float %data_1_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 18 'fcmp' 'tmp_34' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_3_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 19 'read' 'data_3_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_2_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 20 'read' 'data_2_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln776 = bitcast float %data_0_read_3 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 21 'bitcast' 'bitcast_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 22 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i32 %bitcast_ln776 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 23 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.58ns)   --->   "%icmp_ln776 = icmp ne i8 %tmp_31, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 24 'icmp' 'icmp_ln776' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%icmp_ln776_29 = icmp eq i23 %trunc_ln776, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 25 'icmp' 'icmp_ln776_29' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln776)   --->   "%or_ln776 = or i1 %icmp_ln776_29, %icmp_ln776" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 26 'or' 'or_ln776' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/2] (1.64ns)   --->   "%tmp_32 = fcmp oge float %data_0_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 27 'fcmp' 'tmp_32' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776 = and i1 %or_ln776, %tmp_32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 28 'and' 'and_ln776' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %and_ln776, label %0, label %1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (4.08ns)   --->   "%tmp_9 = fmul float %data_0_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 30 'fmul' 'tmp_9' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [3/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 31 'fmul' 'tmp_1' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln776_14 = bitcast float %data_1_read_3 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 32 'bitcast' 'bitcast_ln776_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_14, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 33 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln776_14 = trunc i32 %bitcast_ln776_14 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 34 'trunc' 'trunc_ln776_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln776_30 = icmp ne i8 %tmp_33, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 35 'icmp' 'icmp_ln776_30' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.75ns)   --->   "%icmp_ln776_31 = icmp eq i23 %trunc_ln776_14, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 36 'icmp' 'icmp_ln776_31' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_14)   --->   "%or_ln776_14 = or i1 %icmp_ln776_31, %icmp_ln776_30" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 37 'or' 'or_ln776_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (1.64ns)   --->   "%tmp_34 = fcmp oge float %data_1_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 38 'fcmp' 'tmp_34' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_14 = and i1 %or_ln776_14, %tmp_34" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 39 'and' 'and_ln776_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %and_ln776_14, label %2, label %4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [3/3] (4.08ns)   --->   "%tmp_9_1 = fmul float %data_1_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 41 'fmul' 'tmp_9_1' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [3/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 42 'fmul' 'tmp_1_1' <Predicate = (and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (1.64ns)   --->   "%tmp_36 = fcmp oge float %data_2_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 43 'fcmp' 'tmp_36' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (1.64ns)   --->   "%tmp_38 = fcmp oge float %data_3_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 44 'fcmp' 'tmp_38' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_5_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_5_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 45 'read' 'data_5_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_4_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 46 'read' 'data_4_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/3] (4.08ns)   --->   "%tmp_9 = fmul float %data_0_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 47 'fmul' 'tmp_9' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 48 'fmul' 'tmp_1' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/3] (4.08ns)   --->   "%tmp_9_1 = fmul float %data_1_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 49 'fmul' 'tmp_9_1' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 50 'fmul' 'tmp_1_1' <Predicate = (and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln776_15 = bitcast float %data_2_read_3 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 51 'bitcast' 'bitcast_ln776_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_15, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 52 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln776_15 = trunc i32 %bitcast_ln776_15 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 53 'trunc' 'trunc_ln776_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln776_32 = icmp ne i8 %tmp_35, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 54 'icmp' 'icmp_ln776_32' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.75ns)   --->   "%icmp_ln776_33 = icmp eq i23 %trunc_ln776_15, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 55 'icmp' 'icmp_ln776_33' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_15)   --->   "%or_ln776_15 = or i1 %icmp_ln776_33, %icmp_ln776_32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 56 'or' 'or_ln776_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/2] (1.64ns)   --->   "%tmp_36 = fcmp oge float %data_2_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 57 'fcmp' 'tmp_36' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_15 = and i1 %or_ln776_15, %tmp_36" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 58 'and' 'and_ln776_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %and_ln776_15, label %5, label %7" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [3/3] (4.08ns)   --->   "%tmp_9_2 = fmul float %data_2_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 60 'fmul' 'tmp_9_2' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [3/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 61 'fmul' 'tmp_1_2' <Predicate = (and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln776_16 = bitcast float %data_3_read_3 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 62 'bitcast' 'bitcast_ln776_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_16, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 63 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln776_16 = trunc i32 %bitcast_ln776_16 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 64 'trunc' 'trunc_ln776_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.58ns)   --->   "%icmp_ln776_34 = icmp ne i8 %tmp_37, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 65 'icmp' 'icmp_ln776_34' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.75ns)   --->   "%icmp_ln776_35 = icmp eq i23 %trunc_ln776_16, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 66 'icmp' 'icmp_ln776_35' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_16)   --->   "%or_ln776_16 = or i1 %icmp_ln776_35, %icmp_ln776_34" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 67 'or' 'or_ln776_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (1.64ns)   --->   "%tmp_38 = fcmp oge float %data_3_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 68 'fcmp' 'tmp_38' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_16 = and i1 %or_ln776_16, %tmp_38" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 69 'and' 'and_ln776_16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %and_ln776_16, label %8, label %10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [3/3] (4.08ns)   --->   "%tmp_9_3 = fmul float %data_3_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 71 'fmul' 'tmp_9_3' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [3/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 72 'fmul' 'tmp_1_3' <Predicate = (and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [2/2] (1.64ns)   --->   "%tmp_40 = fcmp oge float %data_4_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 73 'fcmp' 'tmp_40' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [2/2] (1.64ns)   --->   "%tmp_42 = fcmp oge float %data_5_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 74 'fcmp' 'tmp_42' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%data_7_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_7_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 75 'read' 'data_7_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%data_6_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_6_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 76 'read' 'data_6_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/3] (4.08ns)   --->   "%tmp_9 = fmul float %data_0_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 77 'fmul' 'tmp_9' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 78 'fmul' 'tmp_1' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/3] (4.08ns)   --->   "%tmp_9_1 = fmul float %data_1_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 79 'fmul' 'tmp_9_1' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 80 'fmul' 'tmp_1_1' <Predicate = (and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (4.08ns)   --->   "%tmp_9_2 = fmul float %data_2_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 81 'fmul' 'tmp_9_2' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 82 'fmul' 'tmp_1_2' <Predicate = (and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/3] (4.08ns)   --->   "%tmp_9_3 = fmul float %data_3_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 83 'fmul' 'tmp_9_3' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 84 'fmul' 'tmp_1_3' <Predicate = (and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln776_17 = bitcast float %data_4_read_3 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 85 'bitcast' 'bitcast_ln776_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_17, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 86 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln776_17 = trunc i32 %bitcast_ln776_17 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 87 'trunc' 'trunc_ln776_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.58ns)   --->   "%icmp_ln776_36 = icmp ne i8 %tmp_39, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 88 'icmp' 'icmp_ln776_36' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.75ns)   --->   "%icmp_ln776_37 = icmp eq i23 %trunc_ln776_17, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 89 'icmp' 'icmp_ln776_37' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_17)   --->   "%or_ln776_17 = or i1 %icmp_ln776_37, %icmp_ln776_36" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 90 'or' 'or_ln776_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (1.64ns)   --->   "%tmp_40 = fcmp oge float %data_4_read_3, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 91 'fcmp' 'tmp_40' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_17 = and i1 %or_ln776_17, %tmp_40" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 92 'and' 'and_ln776_17' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %and_ln776_17, label %11, label %13" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [3/3] (4.08ns)   --->   "%tmp_9_4 = fmul float %data_4_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 94 'fmul' 'tmp_9_4' <Predicate = (!and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [3/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 95 'fmul' 'tmp_1_4' <Predicate = (and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln776_18 = bitcast float %data_5_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 96 'bitcast' 'bitcast_ln776_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_18, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 97 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln776_18 = trunc i32 %bitcast_ln776_18 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 98 'trunc' 'trunc_ln776_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.58ns)   --->   "%icmp_ln776_38 = icmp ne i8 %tmp_41, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 99 'icmp' 'icmp_ln776_38' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.75ns)   --->   "%icmp_ln776_39 = icmp eq i23 %trunc_ln776_18, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 100 'icmp' 'icmp_ln776_39' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_18)   --->   "%or_ln776_18 = or i1 %icmp_ln776_39, %icmp_ln776_38" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 101 'or' 'or_ln776_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (1.64ns)   --->   "%tmp_42 = fcmp oge float %data_5_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 102 'fcmp' 'tmp_42' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_18 = and i1 %or_ln776_18, %tmp_42" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 103 'and' 'and_ln776_18' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %and_ln776_18, label %14, label %16" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [3/3] (4.08ns)   --->   "%tmp_9_5 = fmul float %data_5_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 105 'fmul' 'tmp_9_5' <Predicate = (!and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [3/3] (4.08ns)   --->   "%tmp_1_5 = fmul float %data_5_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 106 'fmul' 'tmp_1_5' <Predicate = (and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [2/2] (1.64ns)   --->   "%tmp_44 = fcmp oge float %data_6_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 107 'fcmp' 'tmp_44' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/2] (1.64ns)   --->   "%tmp_46 = fcmp oge float %data_7_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 108 'fcmp' 'tmp_46' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%data_9_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_9_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 109 'read' 'data_9_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%data_8_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_8_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 110 'read' 'data_8_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [3/3] (4.08ns)   --->   "%tmp_s = fmul float %tmp_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 111 'fmul' 'tmp_s' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [3/3] (4.08ns)   --->   "%tmp_1_7 = fmul float %tmp_9_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 112 'fmul' 'tmp_1_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/3] (4.08ns)   --->   "%tmp_9_2 = fmul float %data_2_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 113 'fmul' 'tmp_9_2' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 114 'fmul' 'tmp_1_2' <Predicate = (and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/3] (4.08ns)   --->   "%tmp_9_3 = fmul float %data_3_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 115 'fmul' 'tmp_9_3' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 116 'fmul' 'tmp_1_3' <Predicate = (and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/3] (4.08ns)   --->   "%tmp_9_4 = fmul float %data_4_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 117 'fmul' 'tmp_9_4' <Predicate = (!and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [2/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 118 'fmul' 'tmp_1_4' <Predicate = (and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [2/3] (4.08ns)   --->   "%tmp_9_5 = fmul float %data_5_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 119 'fmul' 'tmp_9_5' <Predicate = (!and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [2/3] (4.08ns)   --->   "%tmp_1_5 = fmul float %data_5_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 120 'fmul' 'tmp_1_5' <Predicate = (and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln776_19 = bitcast float %data_6_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 121 'bitcast' 'bitcast_ln776_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_19, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 122 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln776_19 = trunc i32 %bitcast_ln776_19 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 123 'trunc' 'trunc_ln776_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.58ns)   --->   "%icmp_ln776_40 = icmp ne i8 %tmp_43, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 124 'icmp' 'icmp_ln776_40' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.75ns)   --->   "%icmp_ln776_41 = icmp eq i23 %trunc_ln776_19, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 125 'icmp' 'icmp_ln776_41' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_19)   --->   "%or_ln776_19 = or i1 %icmp_ln776_41, %icmp_ln776_40" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 126 'or' 'or_ln776_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (1.64ns)   --->   "%tmp_44 = fcmp oge float %data_6_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 127 'fcmp' 'tmp_44' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_19 = and i1 %or_ln776_19, %tmp_44" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 128 'and' 'and_ln776_19' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %and_ln776_19, label %17, label %19" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [3/3] (4.08ns)   --->   "%tmp_9_6 = fmul float %data_6_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 130 'fmul' 'tmp_9_6' <Predicate = (!and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [3/3] (4.08ns)   --->   "%tmp_1_6 = fmul float %data_6_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 131 'fmul' 'tmp_1_6' <Predicate = (and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln776_20 = bitcast float %data_7_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 132 'bitcast' 'bitcast_ln776_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_20, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 133 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln776_20 = trunc i32 %bitcast_ln776_20 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 134 'trunc' 'trunc_ln776_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.58ns)   --->   "%icmp_ln776_42 = icmp ne i8 %tmp_45, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 135 'icmp' 'icmp_ln776_42' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.75ns)   --->   "%icmp_ln776_43 = icmp eq i23 %trunc_ln776_20, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 136 'icmp' 'icmp_ln776_43' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_20)   --->   "%or_ln776_20 = or i1 %icmp_ln776_43, %icmp_ln776_42" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 137 'or' 'or_ln776_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (1.64ns)   --->   "%tmp_46 = fcmp oge float %data_7_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 138 'fcmp' 'tmp_46' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_20 = and i1 %or_ln776_20, %tmp_46" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 139 'and' 'and_ln776_20' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %and_ln776_20, label %20, label %22" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [3/3] (4.08ns)   --->   "%tmp_9_7 = fmul float %data_7_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 141 'fmul' 'tmp_9_7' <Predicate = (!and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [3/3] (4.08ns)   --->   "%tmp_1_7_8 = fmul float %data_7_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 142 'fmul' 'tmp_1_7_8' <Predicate = (and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [2/2] (1.64ns)   --->   "%tmp_48 = fcmp oge float %data_8_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 143 'fcmp' 'tmp_48' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [2/2] (1.64ns)   --->   "%tmp_50 = fcmp oge float %data_9_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 144 'fcmp' 'tmp_50' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 145 [2/3] (4.08ns)   --->   "%tmp_s = fmul float %tmp_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 145 'fmul' 'tmp_s' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [2/3] (4.08ns)   --->   "%tmp_1_7 = fmul float %tmp_9_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 146 'fmul' 'tmp_1_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [3/3] (4.08ns)   --->   "%tmp_2 = fmul float %tmp_9_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 147 'fmul' 'tmp_2' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [3/3] (4.08ns)   --->   "%tmp_3 = fmul float %tmp_9_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 148 'fmul' 'tmp_3' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/3] (4.08ns)   --->   "%tmp_9_4 = fmul float %data_4_read_3, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 149 'fmul' 'tmp_9_4' <Predicate = (!and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_3, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 150 'fmul' 'tmp_1_4' <Predicate = (and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/3] (4.08ns)   --->   "%tmp_9_5 = fmul float %data_5_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 151 'fmul' 'tmp_9_5' <Predicate = (!and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/3] (4.08ns)   --->   "%tmp_1_5 = fmul float %data_5_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 152 'fmul' 'tmp_1_5' <Predicate = (and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [2/3] (4.08ns)   --->   "%tmp_9_6 = fmul float %data_6_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 153 'fmul' 'tmp_9_6' <Predicate = (!and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [2/3] (4.08ns)   --->   "%tmp_1_6 = fmul float %data_6_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 154 'fmul' 'tmp_1_6' <Predicate = (and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [2/3] (4.08ns)   --->   "%tmp_9_7 = fmul float %data_7_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 155 'fmul' 'tmp_9_7' <Predicate = (!and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [2/3] (4.08ns)   --->   "%tmp_1_7_8 = fmul float %data_7_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 156 'fmul' 'tmp_1_7_8' <Predicate = (and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln776_21 = bitcast float %data_8_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 157 'bitcast' 'bitcast_ln776_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_21, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 158 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln776_21 = trunc i32 %bitcast_ln776_21 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 159 'trunc' 'trunc_ln776_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.58ns)   --->   "%icmp_ln776_44 = icmp ne i8 %tmp_47, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 160 'icmp' 'icmp_ln776_44' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.75ns)   --->   "%icmp_ln776_45 = icmp eq i23 %trunc_ln776_21, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 161 'icmp' 'icmp_ln776_45' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_21)   --->   "%or_ln776_21 = or i1 %icmp_ln776_45, %icmp_ln776_44" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 162 'or' 'or_ln776_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/2] (1.64ns)   --->   "%tmp_48 = fcmp oge float %data_8_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 163 'fcmp' 'tmp_48' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_21 = and i1 %or_ln776_21, %tmp_48" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 164 'and' 'and_ln776_21' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %and_ln776_21, label %23, label %25" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [3/3] (4.08ns)   --->   "%tmp_9_8 = fmul float %data_8_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 166 'fmul' 'tmp_9_8' <Predicate = (!and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [3/3] (4.08ns)   --->   "%tmp_1_8 = fmul float %data_8_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 167 'fmul' 'tmp_1_8' <Predicate = (and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln776_22 = bitcast float %data_9_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 168 'bitcast' 'bitcast_ln776_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_22, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 169 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln776_22 = trunc i32 %bitcast_ln776_22 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 170 'trunc' 'trunc_ln776_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.58ns)   --->   "%icmp_ln776_46 = icmp ne i8 %tmp_49, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 171 'icmp' 'icmp_ln776_46' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.75ns)   --->   "%icmp_ln776_47 = icmp eq i23 %trunc_ln776_22, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 172 'icmp' 'icmp_ln776_47' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_22)   --->   "%or_ln776_22 = or i1 %icmp_ln776_47, %icmp_ln776_46" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 173 'or' 'or_ln776_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/2] (1.64ns)   --->   "%tmp_50 = fcmp oge float %data_9_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 174 'fcmp' 'tmp_50' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_22 = and i1 %or_ln776_22, %tmp_50" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 175 'and' 'and_ln776_22' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %and_ln776_22, label %26, label %28" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [3/3] (4.08ns)   --->   "%tmp_9_9 = fmul float %data_9_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 177 'fmul' 'tmp_9_9' <Predicate = (!and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [3/3] (4.08ns)   --->   "%tmp_1_9 = fmul float %data_9_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 178 'fmul' 'tmp_1_9' <Predicate = (and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 179 [1/3] (4.08ns)   --->   "%tmp_s = fmul float %tmp_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 179 'fmul' 'tmp_s' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/3] (4.08ns)   --->   "%tmp_1_7 = fmul float %tmp_9_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 180 'fmul' 'tmp_1_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [2/3] (4.08ns)   --->   "%tmp_2 = fmul float %tmp_9_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 181 'fmul' 'tmp_2' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [2/3] (4.08ns)   --->   "%tmp_3 = fmul float %tmp_9_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 182 'fmul' 'tmp_3' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [3/3] (4.08ns)   --->   "%tmp_4 = fmul float %tmp_9_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 183 'fmul' 'tmp_4' <Predicate = (!and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [3/3] (4.08ns)   --->   "%tmp_5 = fmul float %tmp_9_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 184 'fmul' 'tmp_5' <Predicate = (!and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/3] (4.08ns)   --->   "%tmp_9_6 = fmul float %data_6_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 185 'fmul' 'tmp_9_6' <Predicate = (!and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/3] (4.08ns)   --->   "%tmp_1_6 = fmul float %data_6_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 186 'fmul' 'tmp_1_6' <Predicate = (and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/3] (4.08ns)   --->   "%tmp_9_7 = fmul float %data_7_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 187 'fmul' 'tmp_9_7' <Predicate = (!and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/3] (4.08ns)   --->   "%tmp_1_7_8 = fmul float %data_7_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 188 'fmul' 'tmp_1_7_8' <Predicate = (and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [2/3] (4.08ns)   --->   "%tmp_9_8 = fmul float %data_8_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 189 'fmul' 'tmp_9_8' <Predicate = (!and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [2/3] (4.08ns)   --->   "%tmp_1_8 = fmul float %data_8_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 190 'fmul' 'tmp_1_8' <Predicate = (and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [2/3] (4.08ns)   --->   "%tmp_9_9 = fmul float %data_9_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 191 'fmul' 'tmp_9_9' <Predicate = (!and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [2/3] (4.08ns)   --->   "%tmp_1_9 = fmul float %data_9_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 192 'fmul' 'tmp_1_9' <Predicate = (and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 193 [1/1] (2.73ns)   --->   "%index = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_s)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 193 'call' 'index' <Predicate = (!and_ln776)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln780 = trunc i32 %index to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 194 'trunc' 'trunc_ln780' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_51 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 195 'partselect' 'tmp_51' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.74ns)   --->   "%icmp_ln780 = icmp ne i22 %tmp_51, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 196 'icmp' 'icmp_ln780' <Predicate = (!and_ln776)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.30ns)   --->   "%select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln780" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 197 'select' 'select_ln780' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (2.73ns)   --->   "%index_1 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_1_7)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 198 'call' 'index_1' <Predicate = (!and_ln776_14)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln780_10 = trunc i32 %index_1 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 199 'trunc' 'trunc_ln780_10' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_52 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_1, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 200 'partselect' 'tmp_52' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.74ns)   --->   "%icmp_ln780_14 = icmp ne i22 %tmp_52, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 201 'icmp' 'icmp_ln780_14' <Predicate = (!and_ln776_14)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.30ns)   --->   "%select_ln780_1 = select i1 %icmp_ln780_14, i10 -1, i10 %trunc_ln780_10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 202 'select' 'select_ln780_1' <Predicate = (!and_ln776_14)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 203 [1/3] (4.08ns)   --->   "%tmp_2 = fmul float %tmp_9_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 203 'fmul' 'tmp_2' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/3] (4.08ns)   --->   "%tmp_3 = fmul float %tmp_9_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 204 'fmul' 'tmp_3' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [2/3] (4.08ns)   --->   "%tmp_4 = fmul float %tmp_9_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 205 'fmul' 'tmp_4' <Predicate = (!and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [2/3] (4.08ns)   --->   "%tmp_5 = fmul float %tmp_9_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 206 'fmul' 'tmp_5' <Predicate = (!and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [3/3] (4.08ns)   --->   "%tmp_6 = fmul float %tmp_9_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 207 'fmul' 'tmp_6' <Predicate = (!and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [3/3] (4.08ns)   --->   "%tmp_7 = fmul float %tmp_9_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 208 'fmul' 'tmp_7' <Predicate = (!and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/3] (4.08ns)   --->   "%tmp_9_8 = fmul float %data_8_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 209 'fmul' 'tmp_9_8' <Predicate = (!and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/3] (4.08ns)   --->   "%tmp_1_8 = fmul float %data_8_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 210 'fmul' 'tmp_1_8' <Predicate = (and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/3] (4.08ns)   --->   "%tmp_9_9 = fmul float %data_9_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 211 'fmul' 'tmp_9_9' <Predicate = (!and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/3] (4.08ns)   --->   "%tmp_1_9 = fmul float %data_9_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 212 'fmul' 'tmp_1_9' <Predicate = (and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.08>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i10 %select_ln780 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 213 'zext' 'zext_ln781' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%selu_table26_addr = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 214 'getelementptr' 'selu_table26_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 215 [2/2] (1.15ns)   --->   "%selu_table26_load = load float* %selu_table26_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 215 'load' 'selu_table26_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln781_14 = zext i10 %select_ln780_1 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 216 'zext' 'zext_ln781_14' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%selu_table26_addr_1 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_14" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 217 'getelementptr' 'selu_table26_addr_1' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_9 : Operation 218 [2/2] (1.15ns)   --->   "%selu_table26_load_1 = load float* %selu_table26_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 218 'load' 'selu_table26_load_1' <Predicate = (!and_ln776_14)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 219 [1/1] (2.73ns)   --->   "%index_2 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 219 'call' 'index_2' <Predicate = (!and_ln776_15)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln780_11 = trunc i32 %index_2 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 220 'trunc' 'trunc_ln780_11' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_53 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_2, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 221 'partselect' 'tmp_53' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.74ns)   --->   "%icmp_ln780_15 = icmp ne i22 %tmp_53, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 222 'icmp' 'icmp_ln780_15' <Predicate = (!and_ln776_15)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.30ns)   --->   "%select_ln780_2 = select i1 %icmp_ln780_15, i10 -1, i10 %trunc_ln780_11" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 223 'select' 'select_ln780_2' <Predicate = (!and_ln776_15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (2.73ns)   --->   "%index_3 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_3)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 224 'call' 'index_3' <Predicate = (!and_ln776_16)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln780_12 = trunc i32 %index_3 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 225 'trunc' 'trunc_ln780_12' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_54 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_3, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 226 'partselect' 'tmp_54' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.74ns)   --->   "%icmp_ln780_16 = icmp ne i22 %tmp_54, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 227 'icmp' 'icmp_ln780_16' <Predicate = (!and_ln776_16)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.30ns)   --->   "%select_ln780_3 = select i1 %icmp_ln780_16, i10 -1, i10 %trunc_ln780_12" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 228 'select' 'select_ln780_3' <Predicate = (!and_ln776_16)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 229 [1/3] (4.08ns)   --->   "%tmp_4 = fmul float %tmp_9_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 229 'fmul' 'tmp_4' <Predicate = (!and_ln776_17)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/3] (4.08ns)   --->   "%tmp_5 = fmul float %tmp_9_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 230 'fmul' 'tmp_5' <Predicate = (!and_ln776_18)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [2/3] (4.08ns)   --->   "%tmp_6 = fmul float %tmp_9_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 231 'fmul' 'tmp_6' <Predicate = (!and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [2/3] (4.08ns)   --->   "%tmp_7 = fmul float %tmp_9_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 232 'fmul' 'tmp_7' <Predicate = (!and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [3/3] (4.08ns)   --->   "%tmp_8 = fmul float %tmp_9_8, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 233 'fmul' 'tmp_8' <Predicate = (!and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [3/3] (4.08ns)   --->   "%tmp_9_10 = fmul float %tmp_9_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 234 'fmul' 'tmp_9_10' <Predicate = (!and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.08>
ST_10 : Operation 235 [1/2] (1.15ns)   --->   "%selu_table26_load = load float* %selu_table26_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 235 'load' 'selu_table26_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [10 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 236 'getelementptr' 'res_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.59ns)   --->   "store float %selu_table26_load, float* %res_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 237 'store' <Predicate = (!and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%res_addr_29 = getelementptr [10 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 238 'getelementptr' 'res_addr_29' <Predicate = (and_ln776)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.59ns)   --->   "store float %tmp_1, float* %res_addr_29, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 239 'store' <Predicate = (and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 240 [1/2] (1.15ns)   --->   "%selu_table26_load_1 = load float* %selu_table26_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 240 'load' 'selu_table26_load_1' <Predicate = (!and_ln776_14)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%res_addr_30 = getelementptr [10 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 241 'getelementptr' 'res_addr_30' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.59ns)   --->   "store float %selu_table26_load_1, float* %res_addr_30, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 242 'store' <Predicate = (!and_ln776_14)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%res_addr_31 = getelementptr [10 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 243 'getelementptr' 'res_addr_31' <Predicate = (and_ln776_14)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.59ns)   --->   "store float %tmp_1_1, float* %res_addr_31, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 244 'store' <Predicate = (and_ln776_14)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln781_15 = zext i10 %select_ln780_2 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 245 'zext' 'zext_ln781_15' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%selu_table26_addr_2 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_15" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 246 'getelementptr' 'selu_table26_addr_2' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_10 : Operation 247 [2/2] (1.15ns)   --->   "%selu_table26_load_2 = load float* %selu_table26_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 247 'load' 'selu_table26_load_2' <Predicate = (!and_ln776_15)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln781_16 = zext i10 %select_ln780_3 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 248 'zext' 'zext_ln781_16' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%selu_table26_addr_3 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_16" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 249 'getelementptr' 'selu_table26_addr_3' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_10 : Operation 250 [2/2] (1.15ns)   --->   "%selu_table26_load_3 = load float* %selu_table26_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 250 'load' 'selu_table26_load_3' <Predicate = (!and_ln776_16)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 251 [1/1] (2.73ns)   --->   "%index_4 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 251 'call' 'index_4' <Predicate = (!and_ln776_17)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln780_13 = trunc i32 %index_4 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 252 'trunc' 'trunc_ln780_13' <Predicate = (!and_ln776_17)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_55 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_4, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 253 'partselect' 'tmp_55' <Predicate = (!and_ln776_17)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.74ns)   --->   "%icmp_ln780_17 = icmp ne i22 %tmp_55, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 254 'icmp' 'icmp_ln780_17' <Predicate = (!and_ln776_17)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.30ns)   --->   "%select_ln780_4 = select i1 %icmp_ln780_17, i10 -1, i10 %trunc_ln780_13" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 255 'select' 'select_ln780_4' <Predicate = (!and_ln776_17)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (2.73ns)   --->   "%index_5 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_5)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 256 'call' 'index_5' <Predicate = (!and_ln776_18)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln780_14 = trunc i32 %index_5 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 257 'trunc' 'trunc_ln780_14' <Predicate = (!and_ln776_18)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_56 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_5, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 258 'partselect' 'tmp_56' <Predicate = (!and_ln776_18)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.74ns)   --->   "%icmp_ln780_18 = icmp ne i22 %tmp_56, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 259 'icmp' 'icmp_ln780_18' <Predicate = (!and_ln776_18)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.30ns)   --->   "%select_ln780_5 = select i1 %icmp_ln780_18, i10 -1, i10 %trunc_ln780_14" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 260 'select' 'select_ln780_5' <Predicate = (!and_ln776_18)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 261 [1/3] (4.08ns)   --->   "%tmp_6 = fmul float %tmp_9_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 261 'fmul' 'tmp_6' <Predicate = (!and_ln776_19)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/3] (4.08ns)   --->   "%tmp_7 = fmul float %tmp_9_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 262 'fmul' 'tmp_7' <Predicate = (!and_ln776_20)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [2/3] (4.08ns)   --->   "%tmp_8 = fmul float %tmp_9_8, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 263 'fmul' 'tmp_8' <Predicate = (!and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [2/3] (4.08ns)   --->   "%tmp_9_10 = fmul float %tmp_9_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 264 'fmul' 'tmp_9_10' <Predicate = (!and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.08>
ST_11 : Operation 265 [1/2] (1.15ns)   --->   "%selu_table26_load_2 = load float* %selu_table26_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 265 'load' 'selu_table26_load_2' <Predicate = (!and_ln776_15)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%res_addr_32 = getelementptr [10 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 266 'getelementptr' 'res_addr_32' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.59ns)   --->   "store float %selu_table26_load_2, float* %res_addr_32, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 267 'store' <Predicate = (!and_ln776_15)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%res_addr_33 = getelementptr [10 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 268 'getelementptr' 'res_addr_33' <Predicate = (and_ln776_15)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.59ns)   --->   "store float %tmp_1_2, float* %res_addr_33, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 269 'store' <Predicate = (and_ln776_15)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 270 [1/2] (1.15ns)   --->   "%selu_table26_load_3 = load float* %selu_table26_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 270 'load' 'selu_table26_load_3' <Predicate = (!and_ln776_16)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%res_addr_34 = getelementptr [10 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 271 'getelementptr' 'res_addr_34' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.59ns)   --->   "store float %selu_table26_load_3, float* %res_addr_34, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 272 'store' <Predicate = (!and_ln776_16)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%res_addr_35 = getelementptr [10 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 273 'getelementptr' 'res_addr_35' <Predicate = (and_ln776_16)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.59ns)   --->   "store float %tmp_1_3, float* %res_addr_35, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 274 'store' <Predicate = (and_ln776_16)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln781_17 = zext i10 %select_ln780_4 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 275 'zext' 'zext_ln781_17' <Predicate = (!and_ln776_17)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%selu_table26_addr_4 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_17" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 276 'getelementptr' 'selu_table26_addr_4' <Predicate = (!and_ln776_17)> <Delay = 0.00>
ST_11 : Operation 277 [2/2] (1.15ns)   --->   "%selu_table26_load_4 = load float* %selu_table26_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 277 'load' 'selu_table26_load_4' <Predicate = (!and_ln776_17)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln781_18 = zext i10 %select_ln780_5 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 278 'zext' 'zext_ln781_18' <Predicate = (!and_ln776_18)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%selu_table26_addr_5 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_18" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 279 'getelementptr' 'selu_table26_addr_5' <Predicate = (!and_ln776_18)> <Delay = 0.00>
ST_11 : Operation 280 [2/2] (1.15ns)   --->   "%selu_table26_load_5 = load float* %selu_table26_addr_5, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 280 'load' 'selu_table26_load_5' <Predicate = (!and_ln776_18)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 281 [1/1] (2.73ns)   --->   "%index_6 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 281 'call' 'index_6' <Predicate = (!and_ln776_19)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln780_15 = trunc i32 %index_6 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 282 'trunc' 'trunc_ln780_15' <Predicate = (!and_ln776_19)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_57 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_6, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 283 'partselect' 'tmp_57' <Predicate = (!and_ln776_19)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.74ns)   --->   "%icmp_ln780_19 = icmp ne i22 %tmp_57, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 284 'icmp' 'icmp_ln780_19' <Predicate = (!and_ln776_19)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.30ns)   --->   "%select_ln780_6 = select i1 %icmp_ln780_19, i10 -1, i10 %trunc_ln780_15" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 285 'select' 'select_ln780_6' <Predicate = (!and_ln776_19)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (2.73ns)   --->   "%index_7 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_7)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 286 'call' 'index_7' <Predicate = (!and_ln776_20)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln780_16 = trunc i32 %index_7 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 287 'trunc' 'trunc_ln780_16' <Predicate = (!and_ln776_20)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_58 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_7, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 288 'partselect' 'tmp_58' <Predicate = (!and_ln776_20)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.74ns)   --->   "%icmp_ln780_20 = icmp ne i22 %tmp_58, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 289 'icmp' 'icmp_ln780_20' <Predicate = (!and_ln776_20)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.30ns)   --->   "%select_ln780_7 = select i1 %icmp_ln780_20, i10 -1, i10 %trunc_ln780_16" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 290 'select' 'select_ln780_7' <Predicate = (!and_ln776_20)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 291 [1/3] (4.08ns)   --->   "%tmp_8 = fmul float %tmp_9_8, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 291 'fmul' 'tmp_8' <Predicate = (!and_ln776_21)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/3] (4.08ns)   --->   "%tmp_9_10 = fmul float %tmp_9_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 292 'fmul' 'tmp_9_10' <Predicate = (!and_ln776_22)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.78>
ST_12 : Operation 293 [1/2] (1.15ns)   --->   "%selu_table26_load_4 = load float* %selu_table26_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 293 'load' 'selu_table26_load_4' <Predicate = (!and_ln776_17)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%res_addr_36 = getelementptr [10 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 294 'getelementptr' 'res_addr_36' <Predicate = (!and_ln776_17)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.59ns)   --->   "store float %selu_table26_load_4, float* %res_addr_36, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 295 'store' <Predicate = (!and_ln776_17)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%res_addr_37 = getelementptr [10 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 296 'getelementptr' 'res_addr_37' <Predicate = (and_ln776_17)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.59ns)   --->   "store float %tmp_1_4, float* %res_addr_37, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 297 'store' <Predicate = (and_ln776_17)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 298 [1/2] (1.15ns)   --->   "%selu_table26_load_5 = load float* %selu_table26_addr_5, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 298 'load' 'selu_table26_load_5' <Predicate = (!and_ln776_18)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%res_addr_38 = getelementptr [10 x float]* %res, i64 0, i64 5" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 299 'getelementptr' 'res_addr_38' <Predicate = (!and_ln776_18)> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.59ns)   --->   "store float %selu_table26_load_5, float* %res_addr_38, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 300 'store' <Predicate = (!and_ln776_18)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%res_addr_39 = getelementptr [10 x float]* %res, i64 0, i64 5" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 301 'getelementptr' 'res_addr_39' <Predicate = (and_ln776_18)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.59ns)   --->   "store float %tmp_1_5, float* %res_addr_39, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 302 'store' <Predicate = (and_ln776_18)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln781_19 = zext i10 %select_ln780_6 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 303 'zext' 'zext_ln781_19' <Predicate = (!and_ln776_19)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%selu_table26_addr_6 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_19" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 304 'getelementptr' 'selu_table26_addr_6' <Predicate = (!and_ln776_19)> <Delay = 0.00>
ST_12 : Operation 305 [2/2] (1.15ns)   --->   "%selu_table26_load_6 = load float* %selu_table26_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 305 'load' 'selu_table26_load_6' <Predicate = (!and_ln776_19)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln781_20 = zext i10 %select_ln780_7 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 306 'zext' 'zext_ln781_20' <Predicate = (!and_ln776_20)> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%selu_table26_addr_7 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_20" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 307 'getelementptr' 'selu_table26_addr_7' <Predicate = (!and_ln776_20)> <Delay = 0.00>
ST_12 : Operation 308 [2/2] (1.15ns)   --->   "%selu_table26_load_7 = load float* %selu_table26_addr_7, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 308 'load' 'selu_table26_load_7' <Predicate = (!and_ln776_20)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 309 [1/1] (2.73ns)   --->   "%index_8 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_8)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 309 'call' 'index_8' <Predicate = (!and_ln776_21)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln780_17 = trunc i32 %index_8 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 310 'trunc' 'trunc_ln780_17' <Predicate = (!and_ln776_21)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_59 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_8, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 311 'partselect' 'tmp_59' <Predicate = (!and_ln776_21)> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.74ns)   --->   "%icmp_ln780_21 = icmp ne i22 %tmp_59, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 312 'icmp' 'icmp_ln780_21' <Predicate = (!and_ln776_21)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.30ns)   --->   "%select_ln780_8 = select i1 %icmp_ln780_21, i10 -1, i10 %trunc_ln780_17" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 313 'select' 'select_ln780_8' <Predicate = (!and_ln776_21)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (2.73ns)   --->   "%index_9 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_9_10)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 314 'call' 'index_9' <Predicate = (!and_ln776_22)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln780_18 = trunc i32 %index_9 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 315 'trunc' 'trunc_ln780_18' <Predicate = (!and_ln776_22)> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_60 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_9, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 316 'partselect' 'tmp_60' <Predicate = (!and_ln776_22)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.74ns)   --->   "%icmp_ln780_22 = icmp ne i22 %tmp_60, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 317 'icmp' 'icmp_ln780_22' <Predicate = (!and_ln776_22)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.30ns)   --->   "%select_ln780_9 = select i1 %icmp_ln780_22, i10 -1, i10 %trunc_ln780_18" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 318 'select' 'select_ln780_9' <Predicate = (!and_ln776_22)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 319 [1/2] (1.15ns)   --->   "%selu_table26_load_6 = load float* %selu_table26_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 319 'load' 'selu_table26_load_6' <Predicate = (!and_ln776_19)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 320 [1/1] (0.00ns)   --->   "%res_addr_40 = getelementptr [10 x float]* %res, i64 0, i64 6" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 320 'getelementptr' 'res_addr_40' <Predicate = (!and_ln776_19)> <Delay = 0.00>
ST_13 : Operation 321 [1/1] (0.59ns)   --->   "store float %selu_table26_load_6, float* %res_addr_40, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 321 'store' <Predicate = (!and_ln776_19)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%res_addr_41 = getelementptr [10 x float]* %res, i64 0, i64 6" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 322 'getelementptr' 'res_addr_41' <Predicate = (and_ln776_19)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.59ns)   --->   "store float %tmp_1_6, float* %res_addr_41, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 323 'store' <Predicate = (and_ln776_19)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 324 [1/2] (1.15ns)   --->   "%selu_table26_load_7 = load float* %selu_table26_addr_7, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 324 'load' 'selu_table26_load_7' <Predicate = (!and_ln776_20)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%res_addr_42 = getelementptr [10 x float]* %res, i64 0, i64 7" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 325 'getelementptr' 'res_addr_42' <Predicate = (!and_ln776_20)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.59ns)   --->   "store float %selu_table26_load_7, float* %res_addr_42, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 326 'store' <Predicate = (!and_ln776_20)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%res_addr_43 = getelementptr [10 x float]* %res, i64 0, i64 7" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 327 'getelementptr' 'res_addr_43' <Predicate = (and_ln776_20)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.59ns)   --->   "store float %tmp_1_7_8, float* %res_addr_43, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 328 'store' <Predicate = (and_ln776_20)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln781_21 = zext i10 %select_ln780_8 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 329 'zext' 'zext_ln781_21' <Predicate = (!and_ln776_21)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%selu_table26_addr_8 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_21" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 330 'getelementptr' 'selu_table26_addr_8' <Predicate = (!and_ln776_21)> <Delay = 0.00>
ST_13 : Operation 331 [2/2] (1.15ns)   --->   "%selu_table26_load_8 = load float* %selu_table26_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 331 'load' 'selu_table26_load_8' <Predicate = (!and_ln776_21)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln781_22 = zext i10 %select_ln780_9 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 332 'zext' 'zext_ln781_22' <Predicate = (!and_ln776_22)> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%selu_table26_addr_9 = getelementptr inbounds [1024 x float]* @selu_table26, i64 0, i64 %zext_ln781_22" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 333 'getelementptr' 'selu_table26_addr_9' <Predicate = (!and_ln776_22)> <Delay = 0.00>
ST_13 : Operation 334 [2/2] (1.15ns)   --->   "%selu_table26_load_9 = load float* %selu_table26_addr_9, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 334 'load' 'selu_table26_load_9' <Predicate = (!and_ln776_22)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 14 <SV = 13> <Delay = 1.75>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [../../nnet_utils/nnet_activation.h:764]   --->   Operation 335 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../nnet_utils/nnet_activation.h:765]   --->   Operation 336 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp)" [../../nnet_utils/nnet_activation.h:766]   --->   Operation 337 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 338 'br' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 339 'br' <Predicate = (and_ln776)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 340 'br' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "br label %6" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 341 'br' <Predicate = (and_ln776_14)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 342 'br' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "br label %9" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 343 'br' <Predicate = (and_ln776_15)> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 344 'br' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "br label %12" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 345 'br' <Predicate = (and_ln776_16)> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 346 'br' <Predicate = (!and_ln776_17)> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "br label %15" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 347 'br' <Predicate = (and_ln776_17)> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 348 'br' <Predicate = (!and_ln776_18)> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "br label %18" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 349 'br' <Predicate = (and_ln776_18)> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 350 'br' <Predicate = (!and_ln776_19)> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "br label %21" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 351 'br' <Predicate = (and_ln776_19)> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "br label %24"   --->   Operation 352 'br' <Predicate = (!and_ln776_20)> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "br label %24" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 353 'br' <Predicate = (and_ln776_20)> <Delay = 0.00>
ST_14 : Operation 354 [1/2] (1.15ns)   --->   "%selu_table26_load_8 = load float* %selu_table26_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 354 'load' 'selu_table26_load_8' <Predicate = (!and_ln776_21)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%res_addr_44 = getelementptr [10 x float]* %res, i64 0, i64 8" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 355 'getelementptr' 'res_addr_44' <Predicate = (!and_ln776_21)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.59ns)   --->   "store float %selu_table26_load_8, float* %res_addr_44, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 356 'store' <Predicate = (!and_ln776_21)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "br label %27"   --->   Operation 357 'br' <Predicate = (!and_ln776_21)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%res_addr_45 = getelementptr [10 x float]* %res, i64 0, i64 8" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 358 'getelementptr' 'res_addr_45' <Predicate = (and_ln776_21)> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.59ns)   --->   "store float %tmp_1_8, float* %res_addr_45, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 359 'store' <Predicate = (and_ln776_21)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "br label %27" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 360 'br' <Predicate = (and_ln776_21)> <Delay = 0.00>
ST_14 : Operation 361 [1/2] (1.15ns)   --->   "%selu_table26_load_9 = load float* %selu_table26_addr_9, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 361 'load' 'selu_table26_load_9' <Predicate = (!and_ln776_22)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%res_addr_46 = getelementptr [10 x float]* %res, i64 0, i64 9" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 362 'getelementptr' 'res_addr_46' <Predicate = (!and_ln776_22)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.59ns)   --->   "store float %selu_table26_load_9, float* %res_addr_46, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 363 'store' <Predicate = (!and_ln776_22)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "br label %29"   --->   Operation 364 'br' <Predicate = (!and_ln776_22)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%res_addr_47 = getelementptr [10 x float]* %res, i64 0, i64 9" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 365 'getelementptr' 'res_addr_47' <Predicate = (and_ln776_22)> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.59ns)   --->   "store float %tmp_1_9, float* %res_addr_47, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 366 'store' <Predicate = (and_ln776_22)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "br label %29" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 367 'br' <Predicate = (and_ln776_22)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 368 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	wire read on port 'data_1_read' (../../nnet_utils/nnet_activation.h:749) [22]  (0 ns)
	'fcmp' operation ('tmp_34', ../../nnet_utils/nnet_activation.h:776) [62]  (1.65 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', ../../nnet_utils/nnet_activation.h:779) [37]  (4.08 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', ../../nnet_utils/nnet_activation.h:779) [37]  (4.08 ns)

 <State 4>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_9', ../../nnet_utils/nnet_activation.h:779) [37]  (4.08 ns)

 <State 5>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', ../../nnet_utils/nnet_activation.h:779) [38]  (4.08 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', ../../nnet_utils/nnet_activation.h:779) [38]  (4.08 ns)

 <State 7>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', ../../nnet_utils/nnet_activation.h:779) [38]  (4.08 ns)

 <State 8>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', ../../nnet_utils/nnet_activation.h:779) [96]  (4.08 ns)

 <State 9>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', ../../nnet_utils/nnet_activation.h:779) [154]  (4.08 ns)

 <State 10>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', ../../nnet_utils/nnet_activation.h:779) [212]  (4.08 ns)

 <State 11>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', ../../nnet_utils/nnet_activation.h:779) [270]  (4.08 ns)

 <State 12>: 3.78ns
The critical path consists of the following:
	'call' operation ('index_8', ../../nnet_utils/nnet_activation.h:779) to '__hls_fptosi_float_i32' [271]  (2.73 ns)
	'icmp' operation ('icmp_ln780_21', ../../nnet_utils/nnet_activation.h:780) [274]  (0.745 ns)
	'select' operation ('select_ln780_8', ../../nnet_utils/nnet_activation.h:780) [275]  (0.303 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'load' operation ('selu_table26_load_6', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table26' [220]  (1.16 ns)
	'store' operation ('store_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table26_load_6', ../../nnet_utils/nnet_activation.h:781 on array 'res' [222]  (0.594 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'load' operation ('selu_table26_load_8', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table26' [278]  (1.16 ns)
	'store' operation ('store_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table26_load_8', ../../nnet_utils/nnet_activation.h:781 on array 'res' [280]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
