;buildInfoPackage: chisel3, version: 3.3.2, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit dpath : 
  module InstructionMemory : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : UInt<32>, out : UInt<32>}
    
    cmem memory : UInt<32>[256] @[InstructionMemory.scala 10:19]
    write mport _T = memory[UInt<1>("h00")], clock
    _T <= UInt<32>("h093")
    write mport _T_1 = memory[UInt<3>("h04")], clock
    _T_1 <= UInt<32>("h0100113")
    write mport _T_2 = memory[UInt<4>("h08")], clock
    _T_2 <= UInt<32>("h0100213")
    write mport _T_3 = memory[UInt<4>("h0c")], clock
    _T_3 <= UInt<32>("h01400313")
    write mport _T_4 = memory[UInt<5>("h010")], clock
    _T_4 <= UInt<32>("h02081b3")
    write mport _T_5 = memory[UInt<5>("h014")], clock
    _T_5 <= UInt<32>("h0102023")
    write mport _T_6 = memory[UInt<5>("h018")], clock
    _T_6 <= UInt<32>("h0202223")
    write mport _T_7 = memory[UInt<5>("h01c")], clock
    _T_7 <= UInt<32>("h0322423")
    write mport _T_8 = memory[UInt<6>("h020")], clock
    _T_8 <= UInt<32>("h0128293")
    write mport _T_9 = memory[UInt<6>("h024")], clock
    _T_9 <= UInt<32>("h040125213")
    write mport _T_10 = memory[UInt<6>("h028")], clock
    _T_10 <= UInt<32>("h0fe629ee3")
    node _T_11 = bits(io.in, 7, 0) @[InstructionMemory.scala 49:19]
    infer mport _T_12 = memory[_T_11], clock @[InstructionMemory.scala 49:19]
    io.out <= _T_12 @[InstructionMemory.scala 49:10]
    
  module Reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<32>, flip rs2 : UInt<32>, flip rd : UInt<32>, flip RegWEn : UInt<32>, flip WriteData : UInt<32>, out_data1 : UInt<32>, out_data2 : UInt<32>}
    
    cmem regfile : UInt<32>[32] @[Reg.scala 15:20]
    node _T = bits(io.rs1, 4, 0) @[Reg.scala 22:26]
    infer mport _T_1 = regfile[_T], clock @[Reg.scala 22:26]
    io.out_data1 <= _T_1 @[Reg.scala 22:16]
    node _T_2 = bits(io.rs2, 4, 0) @[Reg.scala 23:26]
    infer mport _T_3 = regfile[_T_2], clock @[Reg.scala 23:26]
    io.out_data2 <= _T_3 @[Reg.scala 23:16]
    node _T_4 = eq(io.RegWEn, UInt<1>("h01")) @[Reg.scala 25:17]
    node _T_5 = neq(io.WriteData, UInt<1>("h00")) @[Reg.scala 25:42]
    node _T_6 = and(_T_4, _T_5) @[Reg.scala 25:27]
    when _T_6 : @[Reg.scala 25:49]
      node _T_7 = bits(io.rd, 4, 0) @[Reg.scala 26:12]
      infer mport _T_8 = regfile[_T_7], clock @[Reg.scala 26:12]
      _T_8 <= io.WriteData @[Reg.scala 26:20]
      skip @[Reg.scala 25:49]
    
  module Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip inst : UInt<32>, flip BrEq : UInt<1>, flip BrLt : UInt<1>, PCSel : UInt<2>, ImmSel : UInt<3>, RegWEn : UInt<1>, BrUn : UInt<1>, Asel : UInt<1>, Bsel : UInt<1>, ALUSel : UInt<4>, MemRW : UInt<1>, WBSel : UInt<3>}
    
    io.WBSel is invalid @[Control.scala 53:6]
    io.MemRW is invalid @[Control.scala 53:6]
    io.ALUSel is invalid @[Control.scala 53:6]
    io.Bsel is invalid @[Control.scala 53:6]
    io.Asel is invalid @[Control.scala 53:6]
    io.BrUn is invalid @[Control.scala 53:6]
    io.RegWEn is invalid @[Control.scala 53:6]
    io.ImmSel is invalid @[Control.scala 53:6]
    io.PCSel is invalid @[Control.scala 53:6]
    io.BrLt is invalid @[Control.scala 53:6]
    io.BrEq is invalid @[Control.scala 53:6]
    io.inst is invalid @[Control.scala 53:6]
    node opcode = bits(io.inst, 6, 0) @[Control.scala 56:23]
    node rs1 = bits(io.inst, 19, 15) @[Control.scala 57:20]
    node rs2 = bits(io.inst, 24, 20) @[Control.scala 58:20]
    node rd = bits(io.inst, 11, 7) @[Control.scala 59:19]
    node funct3 = bits(io.inst, 14, 12) @[Control.scala 60:23]
    node funct7 = bits(io.inst, 31, 25) @[Control.scala 61:23]
    node imm31_12 = bits(io.inst, 31, 12) @[Control.scala 62:25]
    node _T = mux(io.BrEq, UInt<2>("h01"), UInt<2>("h00")) @[Control.scala 72:20]
    node _T_1 = mux(io.BrEq, UInt<2>("h00"), UInt<2>("h01")) @[Control.scala 73:20]
    node _T_2 = mux(io.BrLt, UInt<2>("h01"), UInt<2>("h00")) @[Control.scala 74:20]
    node _T_3 = eq(io.BrLt, UInt<1>("h00")) @[Control.scala 75:33]
    node _T_4 = or(io.BrEq, _T_3) @[Control.scala 75:30]
    node _T_5 = mux(_T_4, UInt<2>("h01"), UInt<2>("h00")) @[Control.scala 75:20]
    node _T_6 = and(io.inst, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<7>("h06f"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<7>("h063"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<13>("h01063"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<15>("h04063"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<15>("h05063"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<5>("h013"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<14>("h02013"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>("h03013"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h04013"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h06013"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.inst, UInt<15>("h0707f")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h07013"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<6>("h033"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<31>("h040000033"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<13>("h01033"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<14>("h02033"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<14>("h03033"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<15>("h04033"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<15>("h05033"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<31>("h040005033"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<15>("h06033"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.inst, UInt<32>("h0fe00707f")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<15>("h07033"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = mux(_T_47, UInt<2>("h00"), UInt<2>("h00")) @[Lookup.scala 33:37]
    node _T_49 = mux(_T_45, UInt<2>("h00"), _T_48) @[Lookup.scala 33:37]
    node _T_50 = mux(_T_43, UInt<2>("h00"), _T_49) @[Lookup.scala 33:37]
    node _T_51 = mux(_T_41, UInt<2>("h00"), _T_50) @[Lookup.scala 33:37]
    node _T_52 = mux(_T_39, UInt<2>("h00"), _T_51) @[Lookup.scala 33:37]
    node _T_53 = mux(_T_37, UInt<2>("h00"), _T_52) @[Lookup.scala 33:37]
    node _T_54 = mux(_T_35, UInt<2>("h00"), _T_53) @[Lookup.scala 33:37]
    node _T_55 = mux(_T_33, UInt<2>("h00"), _T_54) @[Lookup.scala 33:37]
    node _T_56 = mux(_T_31, UInt<2>("h00"), _T_55) @[Lookup.scala 33:37]
    node _T_57 = mux(_T_29, UInt<2>("h00"), _T_56) @[Lookup.scala 33:37]
    node _T_58 = mux(_T_27, UInt<2>("h00"), _T_57) @[Lookup.scala 33:37]
    node _T_59 = mux(_T_25, UInt<2>("h00"), _T_58) @[Lookup.scala 33:37]
    node _T_60 = mux(_T_23, UInt<2>("h00"), _T_59) @[Lookup.scala 33:37]
    node _T_61 = mux(_T_21, UInt<2>("h00"), _T_60) @[Lookup.scala 33:37]
    node _T_62 = mux(_T_19, UInt<2>("h00"), _T_61) @[Lookup.scala 33:37]
    node _T_63 = mux(_T_17, UInt<2>("h00"), _T_62) @[Lookup.scala 33:37]
    node _T_64 = mux(_T_15, _T_5, _T_63) @[Lookup.scala 33:37]
    node _T_65 = mux(_T_13, _T_2, _T_64) @[Lookup.scala 33:37]
    node _T_66 = mux(_T_11, _T_1, _T_65) @[Lookup.scala 33:37]
    node _T_67 = mux(_T_9, _T, _T_66) @[Lookup.scala 33:37]
    node ctrlSingals_0 = mux(_T_7, UInt<2>("h01"), _T_67) @[Lookup.scala 33:37]
    node _T_68 = mux(_T_47, UInt<3>("h00"), UInt<3>("h00")) @[Lookup.scala 33:37]
    node _T_69 = mux(_T_45, UInt<3>("h00"), _T_68) @[Lookup.scala 33:37]
    node _T_70 = mux(_T_43, UInt<3>("h00"), _T_69) @[Lookup.scala 33:37]
    node _T_71 = mux(_T_41, UInt<3>("h00"), _T_70) @[Lookup.scala 33:37]
    node _T_72 = mux(_T_39, UInt<3>("h00"), _T_71) @[Lookup.scala 33:37]
    node _T_73 = mux(_T_37, UInt<3>("h00"), _T_72) @[Lookup.scala 33:37]
    node _T_74 = mux(_T_35, UInt<3>("h00"), _T_73) @[Lookup.scala 33:37]
    node _T_75 = mux(_T_33, UInt<3>("h00"), _T_74) @[Lookup.scala 33:37]
    node _T_76 = mux(_T_31, UInt<3>("h00"), _T_75) @[Lookup.scala 33:37]
    node _T_77 = mux(_T_29, UInt<3>("h00"), _T_76) @[Lookup.scala 33:37]
    node _T_78 = mux(_T_27, UInt<3>("h01"), _T_77) @[Lookup.scala 33:37]
    node _T_79 = mux(_T_25, UInt<3>("h01"), _T_78) @[Lookup.scala 33:37]
    node _T_80 = mux(_T_23, UInt<3>("h01"), _T_79) @[Lookup.scala 33:37]
    node _T_81 = mux(_T_21, UInt<3>("h01"), _T_80) @[Lookup.scala 33:37]
    node _T_82 = mux(_T_19, UInt<3>("h01"), _T_81) @[Lookup.scala 33:37]
    node _T_83 = mux(_T_17, UInt<3>("h01"), _T_82) @[Lookup.scala 33:37]
    node _T_84 = mux(_T_15, UInt<3>("h05"), _T_83) @[Lookup.scala 33:37]
    node _T_85 = mux(_T_13, UInt<3>("h05"), _T_84) @[Lookup.scala 33:37]
    node _T_86 = mux(_T_11, UInt<3>("h05"), _T_85) @[Lookup.scala 33:37]
    node _T_87 = mux(_T_9, UInt<3>("h05"), _T_86) @[Lookup.scala 33:37]
    node ctrlSingals_1 = mux(_T_7, UInt<3>("h04"), _T_87) @[Lookup.scala 33:37]
    node _T_88 = mux(_T_47, UInt<1>("h01"), UInt<1>("h01")) @[Lookup.scala 33:37]
    node _T_89 = mux(_T_45, UInt<1>("h01"), _T_88) @[Lookup.scala 33:37]
    node _T_90 = mux(_T_43, UInt<1>("h01"), _T_89) @[Lookup.scala 33:37]
    node _T_91 = mux(_T_41, UInt<1>("h01"), _T_90) @[Lookup.scala 33:37]
    node _T_92 = mux(_T_39, UInt<1>("h01"), _T_91) @[Lookup.scala 33:37]
    node _T_93 = mux(_T_37, UInt<1>("h01"), _T_92) @[Lookup.scala 33:37]
    node _T_94 = mux(_T_35, UInt<1>("h01"), _T_93) @[Lookup.scala 33:37]
    node _T_95 = mux(_T_33, UInt<1>("h01"), _T_94) @[Lookup.scala 33:37]
    node _T_96 = mux(_T_31, UInt<1>("h01"), _T_95) @[Lookup.scala 33:37]
    node _T_97 = mux(_T_29, UInt<1>("h01"), _T_96) @[Lookup.scala 33:37]
    node _T_98 = mux(_T_27, UInt<1>("h01"), _T_97) @[Lookup.scala 33:37]
    node _T_99 = mux(_T_25, UInt<1>("h01"), _T_98) @[Lookup.scala 33:37]
    node _T_100 = mux(_T_23, UInt<1>("h01"), _T_99) @[Lookup.scala 33:37]
    node _T_101 = mux(_T_21, UInt<1>("h01"), _T_100) @[Lookup.scala 33:37]
    node _T_102 = mux(_T_19, UInt<1>("h01"), _T_101) @[Lookup.scala 33:37]
    node _T_103 = mux(_T_17, UInt<1>("h01"), _T_102) @[Lookup.scala 33:37]
    node _T_104 = mux(_T_15, UInt<1>("h00"), _T_103) @[Lookup.scala 33:37]
    node _T_105 = mux(_T_13, UInt<1>("h00"), _T_104) @[Lookup.scala 33:37]
    node _T_106 = mux(_T_11, UInt<1>("h00"), _T_105) @[Lookup.scala 33:37]
    node _T_107 = mux(_T_9, UInt<1>("h00"), _T_106) @[Lookup.scala 33:37]
    node ctrlSingals_2 = mux(_T_7, UInt<1>("h01"), _T_107) @[Lookup.scala 33:37]
    node _T_108 = mux(_T_47, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_109 = mux(_T_45, UInt<1>("h00"), _T_108) @[Lookup.scala 33:37]
    node _T_110 = mux(_T_43, UInt<1>("h00"), _T_109) @[Lookup.scala 33:37]
    node _T_111 = mux(_T_41, UInt<1>("h00"), _T_110) @[Lookup.scala 33:37]
    node _T_112 = mux(_T_39, UInt<1>("h00"), _T_111) @[Lookup.scala 33:37]
    node _T_113 = mux(_T_37, UInt<1>("h00"), _T_112) @[Lookup.scala 33:37]
    node _T_114 = mux(_T_35, UInt<1>("h00"), _T_113) @[Lookup.scala 33:37]
    node _T_115 = mux(_T_33, UInt<1>("h00"), _T_114) @[Lookup.scala 33:37]
    node _T_116 = mux(_T_31, UInt<1>("h00"), _T_115) @[Lookup.scala 33:37]
    node _T_117 = mux(_T_29, UInt<1>("h00"), _T_116) @[Lookup.scala 33:37]
    node _T_118 = mux(_T_27, UInt<1>("h00"), _T_117) @[Lookup.scala 33:37]
    node _T_119 = mux(_T_25, UInt<1>("h00"), _T_118) @[Lookup.scala 33:37]
    node _T_120 = mux(_T_23, UInt<1>("h00"), _T_119) @[Lookup.scala 33:37]
    node _T_121 = mux(_T_21, UInt<1>("h00"), _T_120) @[Lookup.scala 33:37]
    node _T_122 = mux(_T_19, UInt<1>("h00"), _T_121) @[Lookup.scala 33:37]
    node _T_123 = mux(_T_17, UInt<1>("h00"), _T_122) @[Lookup.scala 33:37]
    node _T_124 = mux(_T_15, UInt<1>("h00"), _T_123) @[Lookup.scala 33:37]
    node _T_125 = mux(_T_13, UInt<1>("h00"), _T_124) @[Lookup.scala 33:37]
    node _T_126 = mux(_T_11, UInt<1>("h00"), _T_125) @[Lookup.scala 33:37]
    node _T_127 = mux(_T_9, UInt<1>("h00"), _T_126) @[Lookup.scala 33:37]
    node ctrlSingals_3 = mux(_T_7, UInt<1>("h00"), _T_127) @[Lookup.scala 33:37]
    node _T_128 = mux(_T_47, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_129 = mux(_T_45, UInt<1>("h00"), _T_128) @[Lookup.scala 33:37]
    node _T_130 = mux(_T_43, UInt<1>("h00"), _T_129) @[Lookup.scala 33:37]
    node _T_131 = mux(_T_41, UInt<1>("h00"), _T_130) @[Lookup.scala 33:37]
    node _T_132 = mux(_T_39, UInt<1>("h00"), _T_131) @[Lookup.scala 33:37]
    node _T_133 = mux(_T_37, UInt<1>("h00"), _T_132) @[Lookup.scala 33:37]
    node _T_134 = mux(_T_35, UInt<1>("h00"), _T_133) @[Lookup.scala 33:37]
    node _T_135 = mux(_T_33, UInt<1>("h00"), _T_134) @[Lookup.scala 33:37]
    node _T_136 = mux(_T_31, UInt<1>("h00"), _T_135) @[Lookup.scala 33:37]
    node _T_137 = mux(_T_29, UInt<1>("h00"), _T_136) @[Lookup.scala 33:37]
    node _T_138 = mux(_T_27, UInt<1>("h00"), _T_137) @[Lookup.scala 33:37]
    node _T_139 = mux(_T_25, UInt<1>("h00"), _T_138) @[Lookup.scala 33:37]
    node _T_140 = mux(_T_23, UInt<1>("h00"), _T_139) @[Lookup.scala 33:37]
    node _T_141 = mux(_T_21, UInt<1>("h00"), _T_140) @[Lookup.scala 33:37]
    node _T_142 = mux(_T_19, UInt<1>("h00"), _T_141) @[Lookup.scala 33:37]
    node _T_143 = mux(_T_17, UInt<1>("h00"), _T_142) @[Lookup.scala 33:37]
    node _T_144 = mux(_T_15, UInt<1>("h01"), _T_143) @[Lookup.scala 33:37]
    node _T_145 = mux(_T_13, UInt<1>("h01"), _T_144) @[Lookup.scala 33:37]
    node _T_146 = mux(_T_11, UInt<1>("h01"), _T_145) @[Lookup.scala 33:37]
    node _T_147 = mux(_T_9, UInt<1>("h01"), _T_146) @[Lookup.scala 33:37]
    node ctrlSingals_4 = mux(_T_7, UInt<1>("h01"), _T_147) @[Lookup.scala 33:37]
    node _T_148 = mux(_T_47, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_149 = mux(_T_45, UInt<1>("h00"), _T_148) @[Lookup.scala 33:37]
    node _T_150 = mux(_T_43, UInt<1>("h00"), _T_149) @[Lookup.scala 33:37]
    node _T_151 = mux(_T_41, UInt<1>("h00"), _T_150) @[Lookup.scala 33:37]
    node _T_152 = mux(_T_39, UInt<1>("h00"), _T_151) @[Lookup.scala 33:37]
    node _T_153 = mux(_T_37, UInt<1>("h00"), _T_152) @[Lookup.scala 33:37]
    node _T_154 = mux(_T_35, UInt<1>("h00"), _T_153) @[Lookup.scala 33:37]
    node _T_155 = mux(_T_33, UInt<1>("h00"), _T_154) @[Lookup.scala 33:37]
    node _T_156 = mux(_T_31, UInt<1>("h00"), _T_155) @[Lookup.scala 33:37]
    node _T_157 = mux(_T_29, UInt<1>("h00"), _T_156) @[Lookup.scala 33:37]
    node _T_158 = mux(_T_27, UInt<1>("h01"), _T_157) @[Lookup.scala 33:37]
    node _T_159 = mux(_T_25, UInt<1>("h01"), _T_158) @[Lookup.scala 33:37]
    node _T_160 = mux(_T_23, UInt<1>("h01"), _T_159) @[Lookup.scala 33:37]
    node _T_161 = mux(_T_21, UInt<1>("h01"), _T_160) @[Lookup.scala 33:37]
    node _T_162 = mux(_T_19, UInt<1>("h01"), _T_161) @[Lookup.scala 33:37]
    node _T_163 = mux(_T_17, UInt<1>("h01"), _T_162) @[Lookup.scala 33:37]
    node _T_164 = mux(_T_15, UInt<1>("h01"), _T_163) @[Lookup.scala 33:37]
    node _T_165 = mux(_T_13, UInt<1>("h01"), _T_164) @[Lookup.scala 33:37]
    node _T_166 = mux(_T_11, UInt<1>("h01"), _T_165) @[Lookup.scala 33:37]
    node _T_167 = mux(_T_9, UInt<1>("h01"), _T_166) @[Lookup.scala 33:37]
    node ctrlSingals_5 = mux(_T_7, UInt<1>("h01"), _T_167) @[Lookup.scala 33:37]
    node _T_168 = mux(_T_47, UInt<4>("h02"), UInt<4>("h00")) @[Lookup.scala 33:37]
    node _T_169 = mux(_T_45, UInt<4>("h03"), _T_168) @[Lookup.scala 33:37]
    node _T_170 = mux(_T_43, UInt<4>("h09"), _T_169) @[Lookup.scala 33:37]
    node _T_171 = mux(_T_41, UInt<4>("h08"), _T_170) @[Lookup.scala 33:37]
    node _T_172 = mux(_T_39, UInt<4>("h04"), _T_171) @[Lookup.scala 33:37]
    node _T_173 = mux(_T_37, UInt<4>("h07"), _T_172) @[Lookup.scala 33:37]
    node _T_174 = mux(_T_35, UInt<4>("h05"), _T_173) @[Lookup.scala 33:37]
    node _T_175 = mux(_T_33, UInt<4>("h06"), _T_174) @[Lookup.scala 33:37]
    node _T_176 = mux(_T_31, UInt<4>("h01"), _T_175) @[Lookup.scala 33:37]
    node _T_177 = mux(_T_29, UInt<4>("h00"), _T_176) @[Lookup.scala 33:37]
    node _T_178 = mux(_T_27, UInt<4>("h02"), _T_177) @[Lookup.scala 33:37]
    node _T_179 = mux(_T_25, UInt<4>("h03"), _T_178) @[Lookup.scala 33:37]
    node _T_180 = mux(_T_23, UInt<4>("h04"), _T_179) @[Lookup.scala 33:37]
    node _T_181 = mux(_T_21, UInt<4>("h07"), _T_180) @[Lookup.scala 33:37]
    node _T_182 = mux(_T_19, UInt<4>("h05"), _T_181) @[Lookup.scala 33:37]
    node _T_183 = mux(_T_17, UInt<4>("h00"), _T_182) @[Lookup.scala 33:37]
    node _T_184 = mux(_T_15, UInt<4>("h00"), _T_183) @[Lookup.scala 33:37]
    node _T_185 = mux(_T_13, UInt<4>("h00"), _T_184) @[Lookup.scala 33:37]
    node _T_186 = mux(_T_11, UInt<4>("h00"), _T_185) @[Lookup.scala 33:37]
    node _T_187 = mux(_T_9, UInt<4>("h00"), _T_186) @[Lookup.scala 33:37]
    node ctrlSingals_6 = mux(_T_7, UInt<4>("h00"), _T_187) @[Lookup.scala 33:37]
    node _T_188 = mux(_T_47, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_189 = mux(_T_45, UInt<1>("h00"), _T_188) @[Lookup.scala 33:37]
    node _T_190 = mux(_T_43, UInt<1>("h00"), _T_189) @[Lookup.scala 33:37]
    node _T_191 = mux(_T_41, UInt<1>("h00"), _T_190) @[Lookup.scala 33:37]
    node _T_192 = mux(_T_39, UInt<1>("h00"), _T_191) @[Lookup.scala 33:37]
    node _T_193 = mux(_T_37, UInt<1>("h00"), _T_192) @[Lookup.scala 33:37]
    node _T_194 = mux(_T_35, UInt<1>("h00"), _T_193) @[Lookup.scala 33:37]
    node _T_195 = mux(_T_33, UInt<1>("h00"), _T_194) @[Lookup.scala 33:37]
    node _T_196 = mux(_T_31, UInt<1>("h00"), _T_195) @[Lookup.scala 33:37]
    node _T_197 = mux(_T_29, UInt<1>("h00"), _T_196) @[Lookup.scala 33:37]
    node _T_198 = mux(_T_27, UInt<1>("h00"), _T_197) @[Lookup.scala 33:37]
    node _T_199 = mux(_T_25, UInt<1>("h00"), _T_198) @[Lookup.scala 33:37]
    node _T_200 = mux(_T_23, UInt<1>("h00"), _T_199) @[Lookup.scala 33:37]
    node _T_201 = mux(_T_21, UInt<1>("h00"), _T_200) @[Lookup.scala 33:37]
    node _T_202 = mux(_T_19, UInt<1>("h00"), _T_201) @[Lookup.scala 33:37]
    node _T_203 = mux(_T_17, UInt<1>("h00"), _T_202) @[Lookup.scala 33:37]
    node _T_204 = mux(_T_15, UInt<1>("h00"), _T_203) @[Lookup.scala 33:37]
    node _T_205 = mux(_T_13, UInt<1>("h00"), _T_204) @[Lookup.scala 33:37]
    node _T_206 = mux(_T_11, UInt<1>("h00"), _T_205) @[Lookup.scala 33:37]
    node _T_207 = mux(_T_9, UInt<1>("h00"), _T_206) @[Lookup.scala 33:37]
    node ctrlSingals_7 = mux(_T_7, UInt<1>("h00"), _T_207) @[Lookup.scala 33:37]
    node _T_208 = mux(_T_47, UInt<2>("h01"), UInt<2>("h01")) @[Lookup.scala 33:37]
    node _T_209 = mux(_T_45, UInt<2>("h01"), _T_208) @[Lookup.scala 33:37]
    node _T_210 = mux(_T_43, UInt<2>("h01"), _T_209) @[Lookup.scala 33:37]
    node _T_211 = mux(_T_41, UInt<2>("h01"), _T_210) @[Lookup.scala 33:37]
    node _T_212 = mux(_T_39, UInt<2>("h01"), _T_211) @[Lookup.scala 33:37]
    node _T_213 = mux(_T_37, UInt<2>("h01"), _T_212) @[Lookup.scala 33:37]
    node _T_214 = mux(_T_35, UInt<2>("h01"), _T_213) @[Lookup.scala 33:37]
    node _T_215 = mux(_T_33, UInt<2>("h01"), _T_214) @[Lookup.scala 33:37]
    node _T_216 = mux(_T_31, UInt<2>("h01"), _T_215) @[Lookup.scala 33:37]
    node _T_217 = mux(_T_29, UInt<2>("h01"), _T_216) @[Lookup.scala 33:37]
    node _T_218 = mux(_T_27, UInt<2>("h01"), _T_217) @[Lookup.scala 33:37]
    node _T_219 = mux(_T_25, UInt<2>("h01"), _T_218) @[Lookup.scala 33:37]
    node _T_220 = mux(_T_23, UInt<2>("h01"), _T_219) @[Lookup.scala 33:37]
    node _T_221 = mux(_T_21, UInt<2>("h01"), _T_220) @[Lookup.scala 33:37]
    node _T_222 = mux(_T_19, UInt<2>("h01"), _T_221) @[Lookup.scala 33:37]
    node _T_223 = mux(_T_17, UInt<2>("h01"), _T_222) @[Lookup.scala 33:37]
    node _T_224 = mux(_T_15, UInt<2>("h01"), _T_223) @[Lookup.scala 33:37]
    node _T_225 = mux(_T_13, UInt<2>("h01"), _T_224) @[Lookup.scala 33:37]
    node _T_226 = mux(_T_11, UInt<2>("h01"), _T_225) @[Lookup.scala 33:37]
    node _T_227 = mux(_T_9, UInt<2>("h01"), _T_226) @[Lookup.scala 33:37]
    node ctrlSingals_8 = mux(_T_7, UInt<2>("h02"), _T_227) @[Lookup.scala 33:37]
    io.PCSel <= ctrlSingals_0 @[Control.scala 102:12]
    io.ImmSel <= ctrlSingals_1 @[Control.scala 103:13]
    io.RegWEn <= ctrlSingals_2 @[Control.scala 104:13]
    io.BrUn <= ctrlSingals_3 @[Control.scala 105:11]
    io.Asel <= ctrlSingals_4 @[Control.scala 106:11]
    io.Bsel <= ctrlSingals_5 @[Control.scala 107:11]
    io.ALUSel <= ctrlSingals_6 @[Control.scala 108:13]
    io.MemRW <= ctrlSingals_7 @[Control.scala 109:12]
    io.WBSel <= ctrlSingals_8 @[Control.scala 110:12]
    
  module BranchComp : 
    input clock : Clock
    input reset : Reset
    output io : {flip DataA : UInt<32>, flip DataB : UInt<32>, flip BrUn : UInt<1>, BrEq : UInt<1>, BrLt : UInt<1>}
    
    io.BrLt is invalid @[BranchComp.scala 12:6]
    io.BrEq is invalid @[BranchComp.scala 12:6]
    io.BrUn is invalid @[BranchComp.scala 12:6]
    io.DataB is invalid @[BranchComp.scala 12:6]
    io.DataA is invalid @[BranchComp.scala 12:6]
    when io.BrUn : @[BranchComp.scala 13:16]
      node _T = eq(io.DataA, io.DataB) @[BranchComp.scala 14:29]
      node _T_1 = mux(_T, UInt<1>("h01"), UInt<1>("h00")) @[BranchComp.scala 14:19]
      io.BrEq <= _T_1 @[BranchComp.scala 14:13]
      node _T_2 = lt(io.DataA, io.DataB) @[BranchComp.scala 15:29]
      node _T_3 = mux(_T_2, UInt<1>("h01"), UInt<1>("h00")) @[BranchComp.scala 15:19]
      io.BrLt <= _T_3 @[BranchComp.scala 15:13]
      skip @[BranchComp.scala 13:16]
    else : @[BranchComp.scala 16:14]
      node _T_4 = asSInt(io.DataA) @[BranchComp.scala 17:35]
      node _T_5 = asSInt(io.DataB) @[BranchComp.scala 17:57]
      node _T_6 = eq(_T_4, _T_5) @[BranchComp.scala 17:38]
      node _T_7 = mux(_T_6, UInt<1>("h01"), UInt<1>("h00")) @[BranchComp.scala 17:19]
      io.BrEq <= _T_7 @[BranchComp.scala 17:13]
      node _T_8 = asSInt(io.DataA) @[BranchComp.scala 18:35]
      node _T_9 = asSInt(io.DataB) @[BranchComp.scala 18:55]
      node _T_10 = lt(_T_8, _T_9) @[BranchComp.scala 18:38]
      node _T_11 = mux(_T_10, UInt<1>("h01"), UInt<1>("h00")) @[BranchComp.scala 18:19]
      io.BrLt <= _T_11 @[BranchComp.scala 18:13]
      skip @[BranchComp.scala 16:14]
    
  module ImmGen : 
    input clock : Clock
    input reset : Reset
    output io : {flip inst : UInt<32>, flip ImmSel : UInt<3>, imm31 : UInt<32>}
    
    node _T = bits(io.inst, 31, 31) @[ImmGen.scala 27:33]
    node _T_1 = bits(_T, 0, 0) @[Bitwise.scala 72:15]
    node _T_2 = mux(_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_3 = bits(io.inst, 31, 20) @[ImmGen.scala 27:46]
    node Iimm = cat(_T_2, _T_3) @[Cat.scala 29:58]
    node _T_4 = bits(io.inst, 31, 31) @[ImmGen.scala 28:33]
    node _T_5 = bits(_T_4, 0, 0) @[Bitwise.scala 72:15]
    node _T_6 = mux(_T_5, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_7 = bits(io.inst, 31, 25) @[ImmGen.scala 28:46]
    node _T_8 = bits(io.inst, 11, 8) @[ImmGen.scala 28:61]
    node _T_9 = cat(_T_6, _T_7) @[Cat.scala 29:58]
    node Simm = cat(_T_9, _T_8) @[Cat.scala 29:58]
    node _T_10 = bits(io.inst, 31, 31) @[ImmGen.scala 29:33]
    node _T_11 = bits(_T_10, 0, 0) @[Bitwise.scala 72:15]
    node _T_12 = mux(_T_11, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_13 = bits(io.inst, 7, 7) @[ImmGen.scala 29:46]
    node _T_14 = bits(io.inst, 31, 25) @[ImmGen.scala 29:57]
    node _T_15 = bits(io.inst, 11, 8) @[ImmGen.scala 29:72]
    node _T_16 = cat(_T_15, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_17 = cat(_T_12, _T_13) @[Cat.scala 29:58]
    node _T_18 = cat(_T_17, _T_14) @[Cat.scala 29:58]
    node Bimm = cat(_T_18, _T_16) @[Cat.scala 29:58]
    node _T_19 = bits(io.inst, 31, 12) @[ImmGen.scala 30:25]
    node _T_20 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node Uimm = cat(_T_19, _T_20) @[Cat.scala 29:58]
    node _T_21 = bits(io.inst, 31, 31) @[ImmGen.scala 31:33]
    node _T_22 = bits(_T_21, 0, 0) @[Bitwise.scala 72:15]
    node _T_23 = mux(_T_22, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_24 = bits(io.inst, 19, 12) @[ImmGen.scala 31:46]
    node _T_25 = bits(io.inst, 20, 20) @[ImmGen.scala 31:62]
    node _T_26 = bits(io.inst, 31, 25) @[ImmGen.scala 31:75]
    node _T_27 = bits(io.inst, 24, 21) @[ImmGen.scala 31:91]
    node _T_28 = cat(_T_26, _T_27) @[Cat.scala 29:58]
    node _T_29 = cat(_T_28, UInt<1>("h00")) @[Cat.scala 29:58]
    node _T_30 = cat(_T_23, _T_24) @[Cat.scala 29:58]
    node _T_31 = cat(_T_30, _T_25) @[Cat.scala 29:58]
    node Jimm = cat(_T_31, _T_29) @[Cat.scala 29:58]
    node _T_32 = eq(UInt<3>("h00"), io.ImmSel) @[Mux.scala 80:60]
    node _T_33 = mux(_T_32, UInt<32>("h00"), UInt<32>("h00")) @[Mux.scala 80:57]
    node _T_34 = eq(UInt<3>("h01"), io.ImmSel) @[Mux.scala 80:60]
    node _T_35 = mux(_T_34, Iimm, _T_33) @[Mux.scala 80:57]
    node _T_36 = eq(UInt<3>("h02"), io.ImmSel) @[Mux.scala 80:60]
    node _T_37 = mux(_T_36, Simm, _T_35) @[Mux.scala 80:57]
    node _T_38 = eq(UInt<3>("h05"), io.ImmSel) @[Mux.scala 80:60]
    node _T_39 = mux(_T_38, Bimm, _T_37) @[Mux.scala 80:57]
    node _T_40 = eq(UInt<3>("h03"), io.ImmSel) @[Mux.scala 80:60]
    node _T_41 = mux(_T_40, Uimm, _T_39) @[Mux.scala 80:57]
    node _T_42 = eq(UInt<3>("h04"), io.ImmSel) @[Mux.scala 80:60]
    node _T_43 = mux(_T_42, Jimm, _T_41) @[Mux.scala 80:57]
    io.imm31 <= _T_43 @[ImmGen.scala 33:12]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip inA : UInt<32>, flip inB : UInt<32>, flip ALUSel : UInt<4>, ALUout : UInt<32>}
    
    node _T = asSInt(io.inA) @[ALU.scala 33:30]
    node _T_1 = asSInt(io.inB) @[ALU.scala 33:48]
    node _T_2 = add(_T, _T_1) @[ALU.scala 33:33]
    node _T_3 = tail(_T_2, 1) @[ALU.scala 33:33]
    node _T_4 = asSInt(_T_3) @[ALU.scala 33:33]
    node _T_5 = asUInt(_T_4) @[ALU.scala 33:58]
    node _T_6 = asSInt(io.inA) @[ALU.scala 34:30]
    node _T_7 = asSInt(io.inB) @[ALU.scala 34:48]
    node _T_8 = sub(_T_6, _T_7) @[ALU.scala 34:33]
    node _T_9 = tail(_T_8, 1) @[ALU.scala 34:33]
    node _T_10 = asSInt(_T_9) @[ALU.scala 34:33]
    node _T_11 = asUInt(_T_10) @[ALU.scala 34:58]
    node _T_12 = and(io.inA, io.inB) @[ALU.scala 35:24]
    node _T_13 = or(io.inA, io.inB) @[ALU.scala 36:23]
    node _T_14 = xor(io.inA, io.inB) @[ALU.scala 37:24]
    node _T_15 = asSInt(io.inA) @[ALU.scala 38:33]
    node _T_16 = asSInt(io.inB) @[ALU.scala 38:49]
    node _T_17 = lt(_T_15, _T_16) @[ALU.scala 38:35]
    node _T_18 = mux(_T_17, UInt<1>("h01"), UInt<1>("h00")) @[ALU.scala 38:19]
    node _T_19 = bits(io.inB, 4, 0) @[ALU.scala 39:33]
    node _T_20 = dshl(io.inA, _T_19) @[ALU.scala 39:24]
    node _T_21 = lt(io.inA, io.inB) @[ALU.scala 40:27]
    node _T_22 = mux(_T_21, UInt<1>("h01"), UInt<1>("h00")) @[ALU.scala 40:20]
    node _T_23 = bits(io.inB, 4, 0) @[ALU.scala 41:33]
    node _T_24 = dshr(io.inA, _T_23) @[ALU.scala 41:24]
    node _T_25 = asSInt(io.inA) @[ALU.scala 42:31]
    node _T_26 = dshr(_T_25, io.inB) @[ALU.scala 42:34]
    node _T_27 = asUInt(_T_26) @[ALU.scala 42:51]
    node _T_28 = eq(UInt<4>("h00"), io.ALUSel) @[Mux.scala 80:60]
    node _T_29 = mux(_T_28, _T_5, UInt<1>("h00")) @[Mux.scala 80:57]
    node _T_30 = eq(UInt<4>("h01"), io.ALUSel) @[Mux.scala 80:60]
    node _T_31 = mux(_T_30, _T_11, _T_29) @[Mux.scala 80:57]
    node _T_32 = eq(UInt<4>("h02"), io.ALUSel) @[Mux.scala 80:60]
    node _T_33 = mux(_T_32, _T_12, _T_31) @[Mux.scala 80:57]
    node _T_34 = eq(UInt<4>("h03"), io.ALUSel) @[Mux.scala 80:60]
    node _T_35 = mux(_T_34, _T_13, _T_33) @[Mux.scala 80:57]
    node _T_36 = eq(UInt<4>("h04"), io.ALUSel) @[Mux.scala 80:60]
    node _T_37 = mux(_T_36, _T_14, _T_35) @[Mux.scala 80:57]
    node _T_38 = eq(UInt<4>("h05"), io.ALUSel) @[Mux.scala 80:60]
    node _T_39 = mux(_T_38, _T_18, _T_37) @[Mux.scala 80:57]
    node _T_40 = eq(UInt<4>("h06"), io.ALUSel) @[Mux.scala 80:60]
    node _T_41 = mux(_T_40, _T_20, _T_39) @[Mux.scala 80:57]
    node _T_42 = eq(UInt<4>("h07"), io.ALUSel) @[Mux.scala 80:60]
    node _T_43 = mux(_T_42, _T_22, _T_41) @[Mux.scala 80:57]
    node _T_44 = eq(UInt<4>("h08"), io.ALUSel) @[Mux.scala 80:60]
    node _T_45 = mux(_T_44, _T_24, _T_43) @[Mux.scala 80:57]
    node _T_46 = eq(UInt<4>("h09"), io.ALUSel) @[Mux.scala 80:60]
    node _T_47 = mux(_T_46, _T_27, _T_45) @[Mux.scala 80:57]
    io.ALUout <= _T_47 @[ALU.scala 32:13]
    
  module DataMemory : 
    input clock : Clock
    input reset : Reset
    output io : {flip Addr : UInt<32>, flip DataW : UInt<32>, flip MemRW : UInt<1>, DataR : UInt<32>}
    
    cmem DMEM : UInt<32>[256] @[DataMemory.scala 17:17]
    when io.MemRW : @[DataMemory.scala 19:17]
      node _T = bits(io.Addr, 7, 0)
      write mport _T_1 = DMEM[_T], clock
      _T_1 <= io.DataW
      skip @[DataMemory.scala 19:17]
    node _T_2 = bits(io.Addr, 7, 0) @[DataMemory.scala 22:19]
    infer mport _T_3 = DMEM[_T_2], clock @[DataMemory.scala 22:19]
    io.DataR <= _T_3 @[DataMemory.scala 22:12]
    
  module dpath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {path_aluout : UInt<32>, path_pcout : UInt<32>}
    
    reg pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[dpath.scala 17:19]
    inst IMEM of InstructionMemory @[dpath.scala 18:20]
    IMEM.clock <= clock
    IMEM.reset <= reset
    inst Reg of Reg @[dpath.scala 19:19]
    Reg.clock <= clock
    Reg.reset <= reset
    inst Control of Control @[dpath.scala 20:23]
    Control.clock <= clock
    Control.reset <= reset
    inst BranchComp of BranchComp @[dpath.scala 21:26]
    BranchComp.clock <= clock
    BranchComp.reset <= reset
    inst ImmGen of ImmGen @[dpath.scala 22:22]
    ImmGen.clock <= clock
    ImmGen.reset <= reset
    inst ALU of ALU @[dpath.scala 23:19]
    ALU.clock <= clock
    ALU.reset <= reset
    inst DMEM of DataMemory @[dpath.scala 24:20]
    DMEM.clock <= clock
    DMEM.reset <= reset
    IMEM.io.in <= pc @[dpath.scala 28:14]
    node _T = bits(IMEM.io.out, 19, 15) @[dpath.scala 29:28]
    Reg.io.rs1 <= _T @[dpath.scala 29:14]
    node _T_1 = bits(IMEM.io.out, 24, 20) @[dpath.scala 30:28]
    Reg.io.rs2 <= _T_1 @[dpath.scala 30:14]
    node _T_2 = bits(IMEM.io.out, 11, 7) @[dpath.scala 31:27]
    Reg.io.rd <= _T_2 @[dpath.scala 31:13]
    Reg.io.RegWEn <= Control.io.RegWEn @[dpath.scala 32:17]
    Control.io.inst <= IMEM.io.out @[dpath.scala 33:19]
    Control.io.BrEq <= BranchComp.io.BrEq @[dpath.scala 34:19]
    Control.io.BrLt <= BranchComp.io.BrLt @[dpath.scala 35:19]
    BranchComp.io.BrUn <= Control.io.BrUn @[dpath.scala 38:22]
    BranchComp.io.DataA <= Reg.io.out_data1 @[dpath.scala 39:23]
    BranchComp.io.DataB <= Reg.io.out_data2 @[dpath.scala 40:23]
    ImmGen.io.inst <= IMEM.io.out @[dpath.scala 43:18]
    ImmGen.io.ImmSel <= Control.io.ImmSel @[dpath.scala 44:20]
    node _T_3 = eq(Control.io.Asel, UInt<1>("h01")) @[dpath.scala 47:36]
    node _T_4 = mux(_T_3, pc, Reg.io.out_data1) @[dpath.scala 47:20]
    ALU.io.inA <= _T_4 @[dpath.scala 47:14]
    node _T_5 = eq(Control.io.Bsel, UInt<1>("h01")) @[dpath.scala 48:36]
    node _T_6 = mux(_T_5, ImmGen.io.imm31, Reg.io.out_data2) @[dpath.scala 48:20]
    ALU.io.inB <= _T_6 @[dpath.scala 48:14]
    ALU.io.ALUSel <= Control.io.ALUSel @[dpath.scala 49:17]
    DMEM.io.Addr <= ALU.io.ALUout @[dpath.scala 52:16]
    DMEM.io.DataW <= Reg.io.out_data2 @[dpath.scala 53:17]
    DMEM.io.MemRW <= Control.io.MemRW @[dpath.scala 54:17]
    node _T_7 = add(pc, UInt<3>("h04")) @[dpath.scala 60:18]
    node _T_8 = tail(_T_7, 1) @[dpath.scala 60:18]
    node _T_9 = eq(UInt<2>("h00"), Control.io.WBSel) @[Mux.scala 80:60]
    node _T_10 = mux(_T_9, DMEM.io.DataR, UInt<1>("h00")) @[Mux.scala 80:57]
    node _T_11 = eq(UInt<2>("h01"), Control.io.WBSel) @[Mux.scala 80:60]
    node _T_12 = mux(_T_11, ALU.io.ALUout, _T_10) @[Mux.scala 80:57]
    node _T_13 = eq(UInt<2>("h02"), Control.io.WBSel) @[Mux.scala 80:60]
    node _T_14 = mux(_T_13, _T_8, _T_12) @[Mux.scala 80:57]
    Reg.io.WriteData <= _T_14 @[dpath.scala 57:20]
    node _T_15 = eq(Control.io.PCSel, UInt<2>("h01")) @[dpath.scala 64:29]
    node _T_16 = add(pc, UInt<3>("h04")) @[dpath.scala 64:57]
    node _T_17 = tail(_T_16, 1) @[dpath.scala 64:57]
    node _T_18 = mux(_T_15, ALU.io.ALUout, _T_17) @[dpath.scala 64:12]
    pc <= _T_18 @[dpath.scala 64:6]
    io.path_pcout <= pc @[dpath.scala 67:17]
    io.path_aluout <= ALU.io.ALUout @[dpath.scala 68:18]
    
