{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557501253025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557501253025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 18:14:12 2019 " "Processing started: Fri May 10 18:14:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557501253025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557501253025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_8 -c Lab_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_8 -c Lab_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557501253025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557501253701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticUnit-ArithmeticUnit_architecture " "Found design unit 1: ArithmeticUnit-ArithmeticUnit_architecture" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557501254403 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557501254403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557501254403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_N-ALU_N_architecture " "Found design unit 1: ALU_N-ALU_N_architecture" {  } { { "ALU_N.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557501254403 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_N " "Found entity 1: ALU_N" {  } { { "ALU_N.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557501254403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557501254403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_n_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_N_tb-ALU_N_tb_arch " "Found design unit 1: ALU_N_tb-ALU_N_tb_arch" {  } { { "ALU_N_tb.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557501254419 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_N_tb " "Found entity 1: ALU_N_tb" {  } { { "ALU_N_tb.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557501254419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557501254419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_N " "Elaborating entity \"ALU_N\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557501254486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit ArithmeticUnit:inst_ALU " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"ArithmeticUnit:inst_ALU\"" {  } { { "ALU_N.vhd" "inst_ALU" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557501254486 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_output ArithmeticUnit.vhd(19) " "VHDL Process Statement warning at ArithmeticUnit.vhd(19): inferring latch(es) for signal or variable \"data_output\", which holds its previous value in one or more paths through the process" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557501254486 "|ALU_N|ArithmeticUnit:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_output\[0\] ArithmeticUnit.vhd(19) " "Inferred latch for \"data_output\[0\]\" at ArithmeticUnit.vhd(19)" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557501254486 "|ALU_N|ArithmeticUnit:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_output\[1\] ArithmeticUnit.vhd(19) " "Inferred latch for \"data_output\[1\]\" at ArithmeticUnit.vhd(19)" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557501254486 "|ALU_N|ArithmeticUnit:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_output\[2\] ArithmeticUnit.vhd(19) " "Inferred latch for \"data_output\[2\]\" at ArithmeticUnit.vhd(19)" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557501254486 "|ALU_N|ArithmeticUnit:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_output\[3\] ArithmeticUnit.vhd(19) " "Inferred latch for \"data_output\[3\]\" at ArithmeticUnit.vhd(19)" {  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557501254486 "|ALU_N|ArithmeticUnit:inst_ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ArithmeticUnit:inst_ALU\|data_output\[0\] " "Latch ArithmeticUnit:inst_ALU\|data_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[2\] " "Ports D and ENA on the latch are fed by the same signal opCode\[2\]" {  } { { "ALU_N.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557501254924 ""}  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557501254924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ArithmeticUnit:inst_ALU\|data_output\[1\] " "Latch ArithmeticUnit:inst_ALU\|data_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[2\] " "Ports D and ENA on the latch are fed by the same signal opCode\[2\]" {  } { { "ALU_N.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557501254924 ""}  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557501254924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ArithmeticUnit:inst_ALU\|data_output\[2\] " "Latch ArithmeticUnit:inst_ALU\|data_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[2\] " "Ports D and ENA on the latch are fed by the same signal opCode\[2\]" {  } { { "ALU_N.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557501254924 ""}  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557501254924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ArithmeticUnit:inst_ALU\|data_output\[3\] " "Latch ArithmeticUnit:inst_ALU\|data_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[2\] " "Ports D and ENA on the latch are fed by the same signal opCode\[2\]" {  } { { "ALU_N.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ALU_N.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557501254924 ""}  } { { "ArithmeticUnit.vhd" "" { Text "E:/Studing/2 course/2 semester/TPKS/8 lab/ArithmeticUnit.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557501254924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557501255252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557501255252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557501255299 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557501255299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557501255299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557501255299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557501255330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 18:14:15 2019 " "Processing ended: Fri May 10 18:14:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557501255330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557501255330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557501255330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557501255330 ""}
