{
  "module_name": "fsl_xcvr.h",
  "hash_id": "a2ec40ee8ed4338e6a5f1362e8f23d1aa39c9ca082963d5f0efd13257fa0303d",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_xcvr.h",
  "human_readable_source": " \n \n\n#ifndef __FSL_XCVR_H\n#define __FSL_XCVR_H\n\n#define FSL_XCVR_MODE_SPDIF\t0\n#define FSL_XCVR_MODE_ARC\t1\n#define FSL_XCVR_MODE_EARC\t2\n\n \n#define FSL_XCVR_REG_OFFSET\t\t0x800  \n#define FSL_XCVR_FIFO_SIZE\t\t0x80   \n#define FSL_XCVR_FIFO_WMK_RX\t\t(FSL_XCVR_FIFO_SIZE >> 1)    \n#define FSL_XCVR_FIFO_WMK_TX\t\t(FSL_XCVR_FIFO_SIZE >> 1)    \n#define FSL_XCVR_MAXBURST_RX\t\t(FSL_XCVR_FIFO_WMK_RX >> 2)  \n#define FSL_XCVR_MAXBURST_TX\t\t(FSL_XCVR_FIFO_WMK_TX >> 2)  \n\n#define FSL_XCVR_RX_FIFO_ADDR\t\t0x0C00\n#define FSL_XCVR_TX_FIFO_ADDR\t\t0x0E00\n\n#define FSL_XCVR_VERSION\t\t0x00   \n#define FSL_XCVR_EXT_CTRL\t\t0x10   \n#define FSL_XCVR_EXT_STATUS\t\t0x20   \n#define FSL_XCVR_EXT_IER0\t\t0x30   \n#define FSL_XCVR_EXT_IER1\t\t0x40   \n#define FSL_XCVR_EXT_ISR\t\t0x50   \n#define FSL_XCVR_EXT_ISR_SET\t\t0x54   \n#define FSL_XCVR_EXT_ISR_CLR\t\t0x58   \n#define FSL_XCVR_EXT_ISR_TOG\t\t0x5C   \n#define FSL_XCVR_IER\t\t\t0x70   \n#define FSL_XCVR_ISR\t\t\t0x80   \n#define FSL_XCVR_ISR_SET\t\t0x84   \n#define FSL_XCVR_ISR_CLR\t\t0x88   \n#define FSL_XCVR_ISR_TOG\t\t0x8C   \n#define FSL_XCVR_PHY_AI_CTRL\t\t0x90\n#define FSL_XCVR_PHY_AI_CTRL_SET\t0x94\n#define FSL_XCVR_PHY_AI_CTRL_CLR\t0x98\n#define FSL_XCVR_PHY_AI_CTRL_TOG\t0x9C\n#define FSL_XCVR_PHY_AI_WDATA\t\t0xA0\n#define FSL_XCVR_PHY_AI_RDATA\t\t0xA4\n#define FSL_XCVR_CLK_CTRL\t\t0xB0\n#define FSL_XCVR_RX_DPTH_CTRL\t\t0x180  \n#define FSL_XCVR_RX_DPTH_CTRL_SET\t0x184\n#define FSL_XCVR_RX_DPTH_CTRL_CLR\t0x188\n#define FSL_XCVR_RX_DPTH_CTRL_TOG\t0x18c\n\n#define FSL_XCVR_RX_CS_DATA_0\t\t0x190\n#define FSL_XCVR_RX_CS_DATA_1\t\t0x194\n#define FSL_XCVR_RX_CS_DATA_2\t\t0x198\n#define FSL_XCVR_RX_CS_DATA_3\t\t0x19C\n#define FSL_XCVR_RX_CS_DATA_4\t\t0x1A0\n#define FSL_XCVR_RX_CS_DATA_5\t\t0x1A4\n\n#define FSL_XCVR_RX_DPTH_CNTR_CTRL\t0x1C0\n#define FSL_XCVR_RX_DPTH_CNTR_CTRL_SET\t0x1C4\n#define FSL_XCVR_RX_DPTH_CNTR_CTRL_CLR\t0x1C8\n#define FSL_XCVR_RX_DPTH_CNTR_CTRL_TOG\t0x1CC\n\n#define FSL_XCVR_RX_DPTH_TSCR\t\t0x1D0\n#define FSL_XCVR_RX_DPTH_BCR\t\t0x1D4\n#define FSL_XCVR_RX_DPTH_BCTR\t\t0x1D8\n#define FSL_XCVR_RX_DPTH_BCRR\t\t0x1DC\n\n#define FSL_XCVR_TX_DPTH_CTRL\t\t0x220  \n#define FSL_XCVR_TX_DPTH_CTRL_SET\t0x224\n#define FSL_XCVR_TX_DPTH_CTRL_CLR\t0x228\n#define FSL_XCVR_TX_DPTH_CTRL_TOG\t0x22C\n#define FSL_XCVR_TX_CS_DATA_0\t\t0x230  \n#define FSL_XCVR_TX_CS_DATA_1\t\t0x234\n#define FSL_XCVR_TX_CS_DATA_2\t\t0x238\n#define FSL_XCVR_TX_CS_DATA_3\t\t0x23C\n#define FSL_XCVR_TX_CS_DATA_4\t\t0x240\n#define FSL_XCVR_TX_CS_DATA_5\t\t0x244\n\n#define FSL_XCVR_TX_DPTH_CNTR_CTRL\t0x260\n#define FSL_XCVR_TX_DPTH_CNTR_CTRL_SET\t0x264\n#define FSL_XCVR_TX_DPTH_CNTR_CTRL_CLR\t0x268\n#define FSL_XCVR_TX_DPTH_CNTR_CTRL_TOG\t0x26C\n\n#define FSL_XCVR_TX_DPTH_TSCR\t\t0x270\n#define FSL_XCVR_TX_DPTH_BCR\t\t0x274\n#define FSL_XCVR_TX_DPTH_BCTR\t\t0x278\n#define FSL_XCVR_TX_DPTH_BCRR\t\t0x27C\n\n#define FSL_XCVR_DEBUG_REG_0\t\t0x2E0\n#define FSL_XCVR_DEBUG_REG_1\t\t0x2F0\n\n#define FSL_XCVR_MAX_REG\t\tFSL_XCVR_DEBUG_REG_1\n\n#define FSL_XCVR_EXT_CTRL_CORE_RESET\tBIT(31)\n\n#define FSL_XCVR_EXT_CTRL_RX_CMDC_RESET\tBIT(30)\n#define FSL_XCVR_EXT_CTRL_TX_CMDC_RESET\tBIT(29)\n#define FSL_XCVR_EXT_CTRL_CMDC_RESET(t) (t ? BIT(29) : BIT(30))\n\n#define FSL_XCVR_EXT_CTRL_RX_DPTH_RESET\tBIT(28)\n#define FSL_XCVR_EXT_CTRL_TX_DPTH_RESET\tBIT(27)\n#define FSL_XCVR_EXT_CTRL_DPTH_RESET(t) (t ? BIT(27) : BIT(28))\n\n#define FSL_XCVR_EXT_CTRL_TX_RX_MODE\tBIT(26)\n#define FSL_XCVR_EXT_CTRL_DMA_RD_DIS\tBIT(25)\n#define FSL_XCVR_EXT_CTRL_DMA_WR_DIS\tBIT(24)\n#define FSL_XCVR_EXT_CTRL_DMA_DIS(t)\t(t ? BIT(24) : BIT(25))\n#define FSL_XCVR_EXT_CTRL_SPDIF_MODE\tBIT(23)\n#define FSL_XCVR_EXT_CTRL_SLEEP_MODE\tBIT(21)\n\n#define FSL_XCVR_EXT_CTRL_TX_FWM_SHFT\t0\n#define FSL_XCVR_EXT_CTRL_TX_FWM_MASK\tGENMASK(6, 0)\n#define FSL_XCVR_EXT_CTRL_TX_FWM(i)\t(((i) << FSL_XCVR_EXT_CTRL_TX_FWM_SHFT) \\\n\t\t\t\t\t  & FSL_XCVR_EXT_CTRL_TX_FWM_MASK)\n#define FSL_XCVR_EXT_CTRL_RX_FWM_SHFT\t8\n#define FSL_XCVR_EXT_CTRL_RX_FWM_MASK\tGENMASK(14, 8)\n#define FSL_XCVR_EXT_CTRL_RX_FWM(i)\t(((i) << FSL_XCVR_EXT_CTRL_RX_FWM_SHFT) \\\n\t\t\t\t\t  & FSL_XCVR_EXT_CTRL_RX_FWM_MASK)\n#define FSL_XCVR_EXT_CTRL_PAGE_SHFT\t16\n#define FSL_XCVR_EXT_CTRL_PAGE_MASK\tGENMASK(19, 16)\n#define FSL_XCVR_EXT_CTRL_PAGE(i)\t(((i) << FSL_XCVR_EXT_CTRL_PAGE_SHFT) \\\n\t\t\t\t\t  & FSL_XCVR_EXT_CTRL_PAGE_MASK)\n\n#define FSL_XCVR_EXT_STUS_NT_FIFO_ENTR\tGENMASK(7, 0)\n#define FSL_XCVR_EXT_STUS_NR_FIFO_ENTR\tGENMASK(15, 8)\n#define FSL_XCVR_EXT_STUS_CM0_SLEEPING\tBIT(16)\n#define FSL_XCVR_EXT_STUS_CM0_DEEP_SLP\tBIT(17)\n#define FSL_XCVR_EXT_STUS_CM0_SLP_HACK\tBIT(18)\n#define FSL_XCVR_EXT_STUS_RX_CMDC_RSTO\tBIT(23)\n#define FSL_XCVR_EXT_STUS_TX_CMDC_RSTO\tBIT(24)\n#define FSL_XCVR_EXT_STUS_RX_CMDC_COTO\tBIT(25)\n#define FSL_XCVR_EXT_STUS_TX_CMDC_COTO\tBIT(26)\n#define FSL_XCVR_EXT_STUS_HB_STATUS\tBIT(27)\n#define FSL_XCVR_EXT_STUS_NEW_UD4_REC\tBIT(28)\n#define FSL_XCVR_EXT_STUS_NEW_UD5_REC\tBIT(29)\n#define FSL_XCVR_EXT_STUS_NEW_UD6_REC\tBIT(30)\n#define FSL_XCVR_EXT_STUS_HPD_INPUT\tBIT(31)\n\n#define FSL_XCVR_IRQ_NEW_CS\t\tBIT(0)\n#define FSL_XCVR_IRQ_NEW_UD\t\tBIT(1)\n#define FSL_XCVR_IRQ_MUTE\t\tBIT(2)\n#define FSL_XCVR_IRQ_CMDC_RESP_TO\tBIT(3)\n#define FSL_XCVR_IRQ_ECC_ERR\t\tBIT(4)\n#define FSL_XCVR_IRQ_PREAMBLE_MISMATCH\tBIT(5)\n#define FSL_XCVR_IRQ_FIFO_UOFL_ERR\tBIT(6)\n#define FSL_XCVR_IRQ_HOST_WAKEUP\tBIT(7)\n#define FSL_XCVR_IRQ_HOST_OHPD\t\tBIT(8)\n#define FSL_XCVR_IRQ_DMAC_NO_DATA_REC\tBIT(9)\n#define FSL_XCVR_IRQ_DMAC_FMT_CHG_DET\tBIT(10)\n#define FSL_XCVR_IRQ_HB_STATE_CHG\tBIT(11)\n#define FSL_XCVR_IRQ_CMDC_STATUS_UPD\tBIT(12)\n#define FSL_XCVR_IRQ_TEMP_UPD\t\tBIT(13)\n#define FSL_XCVR_IRQ_DMA_RD_REQ\t\tBIT(14)\n#define FSL_XCVR_IRQ_DMA_WR_REQ\t\tBIT(15)\n#define FSL_XCVR_IRQ_DMAC_BME_BIT_ERR\tBIT(16)\n#define FSL_XCVR_IRQ_PREAMBLE_MATCH\tBIT(17)\n#define FSL_XCVR_IRQ_M_W_PRE_MISMATCH\tBIT(18)\n#define FSL_XCVR_IRQ_B_PRE_MISMATCH\tBIT(19)\n#define FSL_XCVR_IRQ_UNEXP_PRE_REC\tBIT(20)\n#define FSL_XCVR_IRQ_ARC_MODE\t\tBIT(21)\n#define FSL_XCVR_IRQ_CH_UD_OFLOW\tBIT(22)\n#define FSL_XCVR_IRQ_EARC_ALL\t\t(FSL_XCVR_IRQ_NEW_CS | \\\n\t\t\t\t\t FSL_XCVR_IRQ_NEW_UD | \\\n\t\t\t\t\t FSL_XCVR_IRQ_MUTE | \\\n\t\t\t\t\t FSL_XCVR_IRQ_FIFO_UOFL_ERR | \\\n\t\t\t\t\t FSL_XCVR_IRQ_HOST_WAKEUP | \\\n\t\t\t\t\t FSL_XCVR_IRQ_ARC_MODE)\n\n#define FSL_XCVR_ISR_CMDC_TX_EN\t\tBIT(3)\n#define FSL_XCVR_ISR_HPD_TGL\t\tBIT(15)\n#define FSL_XCVR_ISR_DMAC_SPARE_INT\tBIT(19)\n#define FSL_XCVR_ISR_SET_SPDIF_RX_INT\tBIT(20)\n#define FSL_XCVR_ISR_SET_SPDIF_TX_INT\tBIT(21)\n#define FSL_XCVR_ISR_SET_SPDIF_MODE(t)\t(t ? BIT(21) : BIT(20))\n#define FSL_XCVR_ISR_SET_ARC_CM_INT\tBIT(22)\n#define FSL_XCVR_ISR_SET_ARC_SE_INT\tBIT(23)\n\n#define FSL_XCVR_PHY_AI_ADDR_MASK\tGENMASK(7, 0)\n#define FSL_XCVR_PHY_AI_RESETN\t\tBIT(15)\n#define FSL_XCVR_PHY_AI_TOG_PLL\t\tBIT(24)\n#define FSL_XCVR_PHY_AI_TOG_DONE_PLL\tBIT(25)\n#define FSL_XCVR_PHY_AI_TOG_PHY\t\tBIT(26)\n#define FSL_XCVR_PHY_AI_TOG_DONE_PHY\tBIT(27)\n#define FSL_XCVR_PHY_AI_RW_MASK\t\tBIT(31)\n\n#define FSL_XCVR_RX_DPTH_CTRL_PAPB_FIFO_STATUS\tBIT(0)\n#define FSL_XCVR_RX_DPTH_CTRL_DIS_PRE_ERR_CHK\tBIT(1)\n#define FSL_XCVR_RX_DPTH_CTRL_DIS_NOD_REC_CHK\tBIT(2)\n#define FSL_XCVR_RX_DPTH_CTRL_ECC_VUC_BIT_CHK\tBIT(3)\n#define FSL_XCVR_RX_DPTH_CTRL_EN_CMP_PAR_CALC\tBIT(4)\n#define FSL_XCVR_RX_DPTH_CTRL_RST_PKT_CNT_FIFO\tBIT(5)\n#define FSL_XCVR_RX_DPTH_CTRL_STORE_FMT\t\tBIT(6)\n#define FSL_XCVR_RX_DPTH_CTRL_EN_PAR_CALC\tBIT(7)\n#define FSL_XCVR_RX_DPTH_CTRL_UDR\t\tBIT(8)\n#define FSL_XCVR_RX_DPTH_CTRL_CSR\t\tBIT(9)\n#define FSL_XCVR_RX_DPTH_CTRL_UDA\t\tBIT(10)\n#define FSL_XCVR_RX_DPTH_CTRL_CSA\t\tBIT(11)\n#define FSL_XCVR_RX_DPTH_CTRL_CLR_RX_FIFO\tBIT(12)\n#define FSL_XCVR_RX_DPTH_CTRL_DIS_B_PRE_ERR_CHK\tBIT(13)\n#define FSL_XCVR_RX_DPTH_CTRL_PABS\t\tBIT(19)\n#define FSL_XCVR_RX_DPTH_CTRL_DTS_CDS\t\tBIT(20)\n#define FSL_XCVR_RX_DPTH_CTRL_BLKC\t\tBIT(21)\n#define FSL_XCVR_RX_DPTH_CTRL_MUTE_CTRL\t\tBIT(22)\n#define FSL_XCVR_RX_DPTH_CTRL_MUTE_MODE\t\tBIT(23)\n#define FSL_XCVR_RX_DPTH_CTRL_FMT_CHG_CTRL\tBIT(24)\n#define FSL_XCVR_RX_DPTH_CTRL_FMT_CHG_MODE\tBIT(25)\n#define FSL_XCVR_RX_DPTH_CTRL_LAYB_CTRL\t\tBIT(26)\n#define FSL_XCVR_RX_DPTH_CTRL_LAYB_MODE\t\tBIT(27)\n#define FSL_XCVR_RX_DPTH_CTRL_PRC\t\tBIT(28)\n#define FSL_XCVR_RX_DPTH_CTRL_COMP\t\tBIT(29)\n#define FSL_XCVR_RX_DPTH_CTRL_FSM\t\tGENMASK(31, 30)\n\n#define FSL_XCVR_TX_DPTH_CTRL_CS_ACK\t\tBIT(0)\n#define FSL_XCVR_TX_DPTH_CTRL_UD_ACK\t\tBIT(1)\n#define FSL_XCVR_TX_DPTH_CTRL_CS_MOD\t\tBIT(2)\n#define FSL_XCVR_TX_DPTH_CTRL_UD_MOD\t\tBIT(3)\n#define FSL_XCVR_TX_DPTH_CTRL_VLD_MOD\t\tBIT(4)\n#define FSL_XCVR_TX_DPTH_CTRL_FRM_VLD\t\tBIT(5)\n#define FSL_XCVR_TX_DPTH_CTRL_EN_PARITY\t\tBIT(6)\n#define FSL_XCVR_TX_DPTH_CTRL_EN_PREAMBLE\tBIT(7)\n#define FSL_XCVR_TX_DPTH_CTRL_EN_ECC_INTER\tBIT(8)\n#define FSL_XCVR_TX_DPTH_CTRL_BYPASS_FEM\tBIT(10)\n#define FSL_XCVR_TX_DPTH_CTRL_FRM_FMT\t\tBIT(11)\n#define FSL_XCVR_TX_DPTH_CTRL_STRT_DATA_TX\tBIT(14)\n#define FSL_XCVR_TX_DPTH_CTRL_ADD_CYC_TX_OE_STR\tBIT(15)\n#define FSL_XCVR_TX_DPTH_CTRL_ADD_CYC_TX_OE_END\tBIT(16)\n#define FSL_XCVR_TX_DPTH_CTRL_CLK_RATIO\t\tBIT(29)\n#define FSL_XCVR_TX_DPTH_CTRL_TM_NO_PRE_BME\tGENMASK(31, 30)\n\n#define FSL_XCVR_PHY_AI_CTRL_AI_RESETN\t\tBIT(15)\n\n#define FSL_XCVR_PLL_CTRL0\t\t\t0x00\n#define FSL_XCVR_PLL_CTRL0_SET\t\t\t0x04\n#define FSL_XCVR_PLL_CTRL0_CLR\t\t\t0x08\n#define FSL_XCVR_PLL_NUM\t\t\t0x20\n#define FSL_XCVR_PLL_DEN\t\t\t0x30\n#define FSL_XCVR_PLL_PDIV\t\t\t0x40\n#define FSL_XCVR_PLL_BANDGAP_SET\t\t0x54\n#define FSL_XCVR_PHY_CTRL\t\t\t0x00\n#define FSL_XCVR_PHY_CTRL_SET\t\t\t0x04\n#define FSL_XCVR_PHY_CTRL_CLR\t\t\t0x08\n#define FSL_XCVR_PHY_CTRL2\t\t\t0x70\n#define FSL_XCVR_PHY_CTRL2_SET\t\t\t0x74\n#define FSL_XCVR_PHY_CTRL2_CLR\t\t\t0x78\n\n#define FSL_XCVR_PLL_BANDGAP_EN_VBG\t\tBIT(0)\n#define FSL_XCVR_PLL_CTRL0_HROFF\t\tBIT(13)\n#define FSL_XCVR_PLL_CTRL0_PWP\t\t\tBIT(14)\n#define FSL_XCVR_PLL_CTRL0_CM0_EN\t\tBIT(24)\n#define FSL_XCVR_PLL_CTRL0_CM1_EN\t\tBIT(25)\n#define FSL_XCVR_PLL_CTRL0_CM2_EN\t\tBIT(26)\n#define FSL_XCVR_PLL_PDIVx(v, i)\t\t((v & 0x7) << (4 * i))\n\n#define FSL_XCVR_PHY_CTRL_PHY_EN\t\tBIT(0)\n#define FSL_XCVR_PHY_CTRL_RX_CM_EN\t\tBIT(1)\n#define FSL_XCVR_PHY_CTRL_TSDIFF_OE\t\tBIT(5)\n#define FSL_XCVR_PHY_CTRL_SPDIF_EN\t\tBIT(8)\n#define FSL_XCVR_PHY_CTRL_ARC_MODE_SE_EN\tBIT(9)\n#define FSL_XCVR_PHY_CTRL_ARC_MODE_CM_EN\tBIT(10)\n#define FSL_XCVR_PHY_CTRL_TX_CLK_MASK\t\tGENMASK(26, 25)\n#define FSL_XCVR_PHY_CTRL_TX_CLK_HDMI_SS\tBIT(25)\n#define FSL_XCVR_PHY_CTRL_TX_CLK_AUD_SS\t\tBIT(26)\n#define FSL_XCVR_PHY_CTRL2_EARC_TXMS\t\tBIT(14)\n\n#define FSL_XCVR_CS_DATA_0_FS_MASK\t\tGENMASK(31, 24)\n#define FSL_XCVR_CS_DATA_0_FS_32000\t\t0x3000000\n#define FSL_XCVR_CS_DATA_0_FS_44100\t\t0x0000000\n#define FSL_XCVR_CS_DATA_0_FS_48000\t\t0x2000000\n#define FSL_XCVR_CS_DATA_0_FS_64000\t\t0xB000000\n#define FSL_XCVR_CS_DATA_0_FS_88200\t\t0x8000000\n#define FSL_XCVR_CS_DATA_0_FS_96000\t\t0xA000000\n#define FSL_XCVR_CS_DATA_0_FS_176400\t\t0xC000000\n#define FSL_XCVR_CS_DATA_0_FS_192000\t\t0xE000000\n\n#define FSL_XCVR_CS_DATA_0_CH_MASK\t\t0x3A\n#define FSL_XCVR_CS_DATA_0_CH_U2LPCM\t\t0x00\n#define FSL_XCVR_CS_DATA_0_CH_UMLPCM\t\t0x20\n#define FSL_XCVR_CS_DATA_0_CH_U1BAUD\t\t0x30\n\n#define FSL_XCVR_CS_DATA_1_CH_MASK\t\t0xF000\n#define FSL_XCVR_CS_DATA_1_CH_2\t\t\t0x0000\n#define FSL_XCVR_CS_DATA_1_CH_8\t\t\t0x7000\n#define FSL_XCVR_CS_DATA_1_CH_16\t\t0xB000\n#define FSL_XCVR_CS_DATA_1_CH_32\t\t0x3000\n\n \n#define FSL_XCVR_RX_CS_CTRL_0\t\t0x20  \n#define FSL_XCVR_RX_CS_CTRL_1\t\t0x24  \n#define FSL_XCVR_RX_CS_BUFF_0\t\t0x80  \n#define FSL_XCVR_RX_CS_BUFF_1\t\t0xA0  \n#define FSL_XCVR_CAP_DATA_STR\t\t0x300  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}