// Seed: 1035595463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign id_3 = (1);
  wire id_8 = 1;
  assign id_3 = 1 * id_7;
  id_9(
      .id_0(id_2), .sum(id_5), .id_1(1), .id_2({id_1{&id_7}})
  );
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri id_0
    , id_25,
    input tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    output wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    output tri id_15,
    input tri id_16,
    input supply0 id_17,
    output tri0 id_18,
    input tri id_19,
    input tri1 id_20,
    output tri1 id_21,
    output wire id_22,
    input wor id_23
);
  assign id_18 = 1'b0;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
  wire id_26;
endmodule
