module S1154007_q07(clk, rst, sw, seg3);
	input clk, rst;
	input [1:0] sw;
	output reg [7:0] seg3;
	wire clk_out;
	freq_div #(24) f1(clk, ~rst, clk_out);
	wire clk_cnt;
	assign clk_cnt = (sw == 2'b00) ? clk_slow :
	                 (sw == 2'b10) ? clk_fast : clk_vfast;
	wire count;
	updn_count #(2) u1(clk_cnt, ~rst, 1, count);
	always@(count) begin
	case(count)
	2'b00 : {led4, led3, led2, led1} = {1'b0, 1'b0, 1'b0 ,1'b0};
	2'b01 : {led4, led3, led2, led1} = {1'b0, 1'b0, 1'b1 ,1'b1};
	2'b10 : {led4, led3, led2, led1} = {1'b1, 1'b0, 1'b0 ,1'b1};
	2'b11 : {led4, led3, led2, led1} = {1'b0, 1'b1, 1'b1 ,1'b0};
	endcase
	end
endmodule
