Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 17:15:18 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc1_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc1_1_reg/CK (SDFFR_X1)                             0.00 #     0.00 r
  ALUsrc1_1_reg/Q (SDFFR_X1)                              0.10       0.10 r
  EX_STAGE/ALUsrc1_1 (EXECUTE_abs)                        0.00       0.10 r
  EX_STAGE/U3/Z (BUF_X1)                                  0.06       0.16 r
  EX_STAGE/U30/ZN (INV_X1)                                0.03       0.19 f
  EX_STAGE/U27/ZN (NAND2_X1)                              0.03       0.22 r
  EX_STAGE/U29/ZN (NAND2_X2)                              0.05       0.28 f
  EX_STAGE/ALU_DP/A[11] (ALU_abs)                         0.00       0.28 f
  EX_STAGE/ALU_DP/U345/Z (XOR2_X1)                        0.09       0.37 f
  EX_STAGE/ALU_DP/SUB_ABS/A[11] (SUBTRACTOR_N64_0)        0.00       0.37 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/A[11] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       0.37 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U787/ZN (NOR2_X1)        0.04       0.42 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U936/ZN (OAI21_X1)       0.03       0.45 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U902/ZN (AOI21_X1)       0.06       0.50 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U956/ZN (OAI21_X1)       0.03       0.54 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U932/ZN (AOI21_X1)       0.06       0.59 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U962/ZN (OAI21_X1)       0.03       0.62 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U629/ZN (AOI21_X1)       0.04       0.67 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U964/ZN (OAI21_X1)       0.03       0.70 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U625/ZN (AOI21_X1)       0.04       0.74 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U963/ZN (OAI21_X1)       0.03       0.77 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U620/ZN (AOI21_X1)       0.04       0.81 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1002/ZN (OAI21_X1)      0.03       0.85 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U581/ZN (AOI21_X1)       0.04       0.89 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U991/ZN (OAI21_X1)       0.03       0.92 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U660/ZN (AOI21_X1)       0.04       0.96 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U981/ZN (OAI21_X1)       0.03       1.00 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U658/ZN (AOI21_X1)       0.04       1.04 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U975/ZN (OAI21_X1)       0.03       1.07 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U656/ZN (AOI21_X1)       0.04       1.11 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U974/ZN (OAI21_X1)       0.03       1.14 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U621/ZN (AOI21_X1)       0.04       1.19 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1001/ZN (OAI21_X1)      0.03       1.22 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U985/ZN (AOI21_X1)       0.04       1.26 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U990/ZN (OAI21_X1)       0.03       1.29 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U626/ZN (AOI21_X1)       0.04       1.34 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1000/ZN (OAI21_X1)      0.03       1.37 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U630/ZN (AOI21_X1)       0.04       1.41 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U999/ZN (OAI21_X1)       0.03       1.44 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U11/CO (FA_X1)           0.09       1.53 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U10/CO (FA_X1)           0.10       1.63 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U552/ZN (NAND2_X1)       0.04       1.67 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U549/ZN (NAND3_X1)       0.04       1.71 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U570/ZN (NAND2_X1)       0.04       1.74 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U573/ZN (NAND3_X1)       0.04       1.79 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U516/ZN (NAND2_X1)       0.04       1.82 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U579/ZN (NAND3_X1)       0.03       1.86 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U561/ZN (NAND2_X1)       0.03       1.89 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U564/ZN (NAND3_X1)       0.04       1.93 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U607/ZN (NAND2_X1)       0.04       1.96 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U610/ZN (NAND3_X1)       0.04       2.00 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U614/ZN (NAND2_X1)       0.03       2.03 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U616/ZN (NAND3_X1)       0.03       2.07 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U3/CO (FA_X1)            0.09       2.16 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U619/ZN (XNOR2_X1)       0.06       2.21 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/DIFF[63] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       2.21 f
  EX_STAGE/ALU_DP/SUB_ABS/S[63] (SUBTRACTOR_N64_0)        0.00       2.21 f
  EX_STAGE/ALU_DP/U686/ZN (AOI22_X1)                      0.05       2.27 r
  EX_STAGE/ALU_DP/U693/ZN (NAND2_X1)                      0.03       2.29 f
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       2.29 f
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       2.29 f
  ALU_RESULT_1_reg[63]/D (DFFR_X1)                        0.01       2.30 f
  data arrival time                                                  2.30

  clock MY_CLK (rise edge)                                2.37       2.37
  clock network delay (ideal)                             0.00       2.37
  clock uncertainty                                      -0.07       2.30
  ALU_RESULT_1_reg[63]/CK (DFFR_X1)                       0.00       2.30 r
  library setup time                                     -0.04       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
