/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_GICRSGI1
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_NOC_GICRSGI1.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for NOC_GICRSGI1
 *
 * CMSIS Peripheral Access Layer for NOC_GICRSGI1
 */

#if !defined(PERI_NOC_GICRSGI1_H_)
#define PERI_NOC_GICRSGI1_H_                     /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_GICRSGI1 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICRSGI1_Peripheral_Access_Layer NOC_GICRSGI1 Peripheral Access Layer
 * @{
 */

/** NOC_GICRSGI1 - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[128];
  __IO uint32_t GICR1_IGROUPR0;                    /**< GICR1_IGROUPR0, offset: 0x80 */
       uint8_t RESERVED_1[124];
  __IO uint32_t GICR1_ISENABLER0;                  /**< GICR1_ISENABLER0, offset: 0x100 */
       uint8_t RESERVED_2[124];
  __IO uint32_t GICR1_ICENABLER0;                  /**< GICR1_ICENABLER0, offset: 0x180 */
       uint8_t RESERVED_3[124];
  __IO uint32_t GICR1_ISPENDR0;                    /**< GICR1_ISPENDR0, offset: 0x200 */
       uint8_t RESERVED_4[124];
  __IO uint32_t GICR1_ICPENDR0;                    /**< GICR1_ICPENDR0, offset: 0x280 */
       uint8_t RESERVED_5[124];
  __IO uint32_t GICR1_ISACTIVER0;                  /**< GICR1_ISACTIVER0, offset: 0x300 */
       uint8_t RESERVED_6[124];
  __IO uint32_t GICR1_ICACTIVER0;                  /**< GICR1_ICACTIVER0, offset: 0x380 */
       uint8_t RESERVED_7[124];
  __IO uint32_t GICR1_IPRIORITYR0;                 /**< GICR1_IPRIORITYR0, offset: 0x400 */
  __IO uint32_t GICR1_IPRIORITYR1;                 /**< GICR1_IPRIORITYR1, offset: 0x404 */
  __IO uint32_t GICR1_IPRIORITYR2;                 /**< GICR1_IPRIORITYR2, offset: 0x408 */
  __IO uint32_t GICR1_IPRIORITYR3;                 /**< GICR1_IPRIORITYR3, offset: 0x40C */
  __IO uint32_t GICR1_IPRIORITYR4;                 /**< GICR1_IPRIORITYR4, offset: 0x410 */
  __IO uint32_t GICR1_IPRIORITYR5;                 /**< GICR1_IPRIORITYR5, offset: 0x414 */
  __IO uint32_t GICR1_IPRIORITYR6;                 /**< GICR1_IPRIORITYR6, offset: 0x418 */
  __IO uint32_t GICR1_IPRIORITYR7;                 /**< GICR1_IPRIORITYR7, offset: 0x41C */
       uint8_t RESERVED_8[2016];
  __I  uint32_t GICR1_ICFGR0;                      /**< GICR1_ICFGR0, offset: 0xC00 */
  __IO uint32_t GICR1_ICFGR1;                      /**< GICR1_ICFGR1, offset: 0xC04 */
       uint8_t RESERVED_9[248];
  __IO uint32_t GICR1_IGRPMODR0;                   /**< GICR1_IGRPMODR0, offset: 0xD00 */
       uint8_t RESERVED_10[252];
  __IO uint32_t GICR1_NSACR;                       /**< GICR1_NSACR, offset: 0xE00 */
       uint8_t RESERVED_11[45564];
  __I  uint32_t GICR1_MISCSTATUSR;                 /**< GICR1_MISCSTATUSR, offset: 0xC000 */
       uint8_t RESERVED_12[4];
  __IO uint32_t GICR1_IERRVR;                      /**< GICR1_IERRVR, offset: 0xC008 */
       uint8_t RESERVED_13[4];
  __IO uint64_t GICR1_SGIDR;                       /**< GICR1_SGIDR, offset: 0xC010 */
  __IO uint32_t GICR1_DPRIR;                       /**< GICR1_DPRIR, offset: 0xC018 */
       uint8_t RESERVED_14[228];
  __IO uint32_t GICR1_ICERRR0;                     /**< GICR1_ICERRR0, offset: 0xC100 */
       uint8_t RESERVED_15[124];
  __IO uint32_t GICR1_ISERRR0;                     /**< GICR1_ISERRR0, offset: 0xC180 */
       uint8_t RESERVED_16[11900];
  __I  uint32_t GICR1_CFGID0;                      /**< GICR1_CFGID0, offset: 0xF000 */
  __I  uint32_t GICR1_CFGID1;                      /**< GICR1_CFGID1, offset: 0xF004 */
} NOC_GICRSGI1_Type;

/* ----------------------------------------------------------------------------
   -- NOC_GICRSGI1 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_GICRSGI1_Register_Masks NOC_GICRSGI1 Register Masks
 * @{
 */

/*! @name GICR1_IGROUPR0 - GICR1_IGROUPR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit0_SHIFT (0U)
/*! group_status_bit0 - group_status_bit0 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit0_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit1_SHIFT (1U)
/*! group_status_bit1 - group_status_bit1 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit1_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit2_SHIFT (2U)
/*! group_status_bit2 - group_status_bit2 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit2_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit3_SHIFT (3U)
/*! group_status_bit3 - group_status_bit3 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit3_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit4_SHIFT (4U)
/*! group_status_bit4 - group_status_bit4 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit4_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit5_SHIFT (5U)
/*! group_status_bit5 - group_status_bit5 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit5_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit6_SHIFT (6U)
/*! group_status_bit6 - group_status_bit6 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit6_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit7_SHIFT (7U)
/*! group_status_bit7 - group_status_bit7 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit7_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit8_SHIFT (8U)
/*! group_status_bit8 - group_status_bit8 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit8_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit9_SHIFT (9U)
/*! group_status_bit9 - group_status_bit9 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit9_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit10_SHIFT (10U)
/*! group_status_bit10 - group_status_bit10 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit10_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit11_SHIFT (11U)
/*! group_status_bit11 - group_status_bit11 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit11_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit12_SHIFT (12U)
/*! group_status_bit12 - group_status_bit12 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit12_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit13_SHIFT (13U)
/*! group_status_bit13 - group_status_bit13 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit13_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit14_SHIFT (14U)
/*! group_status_bit14 - group_status_bit14 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit14_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit15_SHIFT (15U)
/*! group_status_bit15 - group_status_bit15 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit15_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit16_SHIFT (16U)
/*! group_status_bit16 - group_status_bit16 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit16_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit17_SHIFT (17U)
/*! group_status_bit17 - group_status_bit17 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit17_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit18_SHIFT (18U)
/*! group_status_bit18 - group_status_bit18 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit18_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit19_SHIFT (19U)
/*! group_status_bit19 - group_status_bit19 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit19_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit20_SHIFT (20U)
/*! group_status_bit20 - group_status_bit20 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit20_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit21_SHIFT (21U)
/*! group_status_bit21 - group_status_bit21 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit21_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit22_SHIFT (22U)
/*! group_status_bit22 - group_status_bit22 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit22_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit23_SHIFT (23U)
/*! group_status_bit23 - group_status_bit23 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit23_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit24_SHIFT (24U)
/*! group_status_bit24 - group_status_bit24 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit24_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit25_SHIFT (25U)
/*! group_status_bit25 - group_status_bit25 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit25_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit26_SHIFT (26U)
/*! group_status_bit26 - group_status_bit26 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit26_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit27_SHIFT (27U)
/*! group_status_bit27 - group_status_bit27 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit27_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit28_SHIFT (28U)
/*! group_status_bit28 - group_status_bit28 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit28_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit29_SHIFT (29U)
/*! group_status_bit29 - group_status_bit29 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit29_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit30_SHIFT (30U)
/*! group_status_bit30 - group_status_bit30 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit30_MASK)

#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit31_SHIFT (31U)
/*! group_status_bit31 - group_status_bit31 */
#define NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_IGROUPR0_group_status_bit31_MASK)
/*! @} */

/*! @name GICR1_ISENABLER0 - GICR1_ISENABLER0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit0_SHIFT (0U)
/*! set_enable_bit0 - set_enable_bit0 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit1_SHIFT (1U)
/*! set_enable_bit1 - set_enable_bit1 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit2_SHIFT (2U)
/*! set_enable_bit2 - set_enable_bit2 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit3_SHIFT (3U)
/*! set_enable_bit3 - set_enable_bit3 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit4_SHIFT (4U)
/*! set_enable_bit4 - set_enable_bit4 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit5_SHIFT (5U)
/*! set_enable_bit5 - set_enable_bit5 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit6_SHIFT (6U)
/*! set_enable_bit6 - set_enable_bit6 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit7_SHIFT (7U)
/*! set_enable_bit7 - set_enable_bit7 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit8_SHIFT (8U)
/*! set_enable_bit8 - set_enable_bit8 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit9_SHIFT (9U)
/*! set_enable_bit9 - set_enable_bit9 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit10_SHIFT (10U)
/*! set_enable_bit10 - set_enable_bit10 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit11_SHIFT (11U)
/*! set_enable_bit11 - set_enable_bit11 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit12_SHIFT (12U)
/*! set_enable_bit12 - set_enable_bit12 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit13_SHIFT (13U)
/*! set_enable_bit13 - set_enable_bit13 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit14_SHIFT (14U)
/*! set_enable_bit14 - set_enable_bit14 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit15_SHIFT (15U)
/*! set_enable_bit15 - set_enable_bit15 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit16_SHIFT (16U)
/*! set_enable_bit16 - set_enable_bit16 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit17_SHIFT (17U)
/*! set_enable_bit17 - set_enable_bit17 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit18_SHIFT (18U)
/*! set_enable_bit18 - set_enable_bit18 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit19_SHIFT (19U)
/*! set_enable_bit19 - set_enable_bit19 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit20_SHIFT (20U)
/*! set_enable_bit20 - set_enable_bit20 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit21_SHIFT (21U)
/*! set_enable_bit21 - set_enable_bit21 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit22_SHIFT (22U)
/*! set_enable_bit22 - set_enable_bit22 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit23_SHIFT (23U)
/*! set_enable_bit23 - set_enable_bit23 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit24_SHIFT (24U)
/*! set_enable_bit24 - set_enable_bit24 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit25_SHIFT (25U)
/*! set_enable_bit25 - set_enable_bit25 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit26_SHIFT (26U)
/*! set_enable_bit26 - set_enable_bit26 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit27_SHIFT (27U)
/*! set_enable_bit27 - set_enable_bit27 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit28_SHIFT (28U)
/*! set_enable_bit28 - set_enable_bit28 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit29_SHIFT (29U)
/*! set_enable_bit29 - set_enable_bit29 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit30_SHIFT (30U)
/*! set_enable_bit30 - set_enable_bit30 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit31_SHIFT (31U)
/*! set_enable_bit31 - set_enable_bit31 */
#define NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ISENABLER0_set_enable_bit31_MASK)
/*! @} */

/*! @name GICR1_ICENABLER0 - GICR1_ICENABLER0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit0_SHIFT (0U)
/*! clear_enable_bit0 - clear_enable_bit0 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit1_SHIFT (1U)
/*! clear_enable_bit1 - clear_enable_bit1 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit2_SHIFT (2U)
/*! clear_enable_bit2 - clear_enable_bit2 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit3_SHIFT (3U)
/*! clear_enable_bit3 - clear_enable_bit3 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit4_SHIFT (4U)
/*! clear_enable_bit4 - clear_enable_bit4 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit5_SHIFT (5U)
/*! clear_enable_bit5 - clear_enable_bit5 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit6_SHIFT (6U)
/*! clear_enable_bit6 - clear_enable_bit6 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit7_SHIFT (7U)
/*! clear_enable_bit7 - clear_enable_bit7 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit8_SHIFT (8U)
/*! clear_enable_bit8 - clear_enable_bit8 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit9_SHIFT (9U)
/*! clear_enable_bit9 - clear_enable_bit9 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit10_SHIFT (10U)
/*! clear_enable_bit10 - clear_enable_bit10 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit11_SHIFT (11U)
/*! clear_enable_bit11 - clear_enable_bit11 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit12_SHIFT (12U)
/*! clear_enable_bit12 - clear_enable_bit12 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit13_SHIFT (13U)
/*! clear_enable_bit13 - clear_enable_bit13 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit14_SHIFT (14U)
/*! clear_enable_bit14 - clear_enable_bit14 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit15_SHIFT (15U)
/*! clear_enable_bit15 - clear_enable_bit15 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit16_SHIFT (16U)
/*! clear_enable_bit16 - clear_enable_bit16 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit17_SHIFT (17U)
/*! clear_enable_bit17 - clear_enable_bit17 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit18_SHIFT (18U)
/*! clear_enable_bit18 - clear_enable_bit18 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit19_SHIFT (19U)
/*! clear_enable_bit19 - clear_enable_bit19 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit20_SHIFT (20U)
/*! clear_enable_bit20 - clear_enable_bit20 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit21_SHIFT (21U)
/*! clear_enable_bit21 - clear_enable_bit21 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit22_SHIFT (22U)
/*! clear_enable_bit22 - clear_enable_bit22 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit23_SHIFT (23U)
/*! clear_enable_bit23 - clear_enable_bit23 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit24_SHIFT (24U)
/*! clear_enable_bit24 - clear_enable_bit24 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit25_SHIFT (25U)
/*! clear_enable_bit25 - clear_enable_bit25 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit26_SHIFT (26U)
/*! clear_enable_bit26 - clear_enable_bit26 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit27_SHIFT (27U)
/*! clear_enable_bit27 - clear_enable_bit27 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit28_SHIFT (28U)
/*! clear_enable_bit28 - clear_enable_bit28 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit29_SHIFT (29U)
/*! clear_enable_bit29 - clear_enable_bit29 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit30_SHIFT (30U)
/*! clear_enable_bit30 - clear_enable_bit30 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit31_SHIFT (31U)
/*! clear_enable_bit31 - clear_enable_bit31 */
#define NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ICENABLER0_clear_enable_bit31_MASK)
/*! @} */

/*! @name GICR1_ISPENDR0 - GICR1_ISPENDR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit0_SHIFT (0U)
/*! set_pending_bit0 - set_pending_bit0 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit1_SHIFT (1U)
/*! set_pending_bit1 - set_pending_bit1 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit2_SHIFT (2U)
/*! set_pending_bit2 - set_pending_bit2 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit3_SHIFT (3U)
/*! set_pending_bit3 - set_pending_bit3 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit4_SHIFT (4U)
/*! set_pending_bit4 - set_pending_bit4 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit5_SHIFT (5U)
/*! set_pending_bit5 - set_pending_bit5 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit6_SHIFT (6U)
/*! set_pending_bit6 - set_pending_bit6 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit7_SHIFT (7U)
/*! set_pending_bit7 - set_pending_bit7 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit8_SHIFT (8U)
/*! set_pending_bit8 - set_pending_bit8 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit9_SHIFT (9U)
/*! set_pending_bit9 - set_pending_bit9 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit10_SHIFT (10U)
/*! set_pending_bit10 - set_pending_bit10 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit11_SHIFT (11U)
/*! set_pending_bit11 - set_pending_bit11 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit12_SHIFT (12U)
/*! set_pending_bit12 - set_pending_bit12 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit13_SHIFT (13U)
/*! set_pending_bit13 - set_pending_bit13 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit14_SHIFT (14U)
/*! set_pending_bit14 - set_pending_bit14 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit15_SHIFT (15U)
/*! set_pending_bit15 - set_pending_bit15 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit16_SHIFT (16U)
/*! set_pending_bit16 - set_pending_bit16 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit17_SHIFT (17U)
/*! set_pending_bit17 - set_pending_bit17 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit18_SHIFT (18U)
/*! set_pending_bit18 - set_pending_bit18 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit19_SHIFT (19U)
/*! set_pending_bit19 - set_pending_bit19 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit20_SHIFT (20U)
/*! set_pending_bit20 - set_pending_bit20 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit21_SHIFT (21U)
/*! set_pending_bit21 - set_pending_bit21 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit22_SHIFT (22U)
/*! set_pending_bit22 - set_pending_bit22 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit23_SHIFT (23U)
/*! set_pending_bit23 - set_pending_bit23 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit24_SHIFT (24U)
/*! set_pending_bit24 - set_pending_bit24 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit25_SHIFT (25U)
/*! set_pending_bit25 - set_pending_bit25 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit26_SHIFT (26U)
/*! set_pending_bit26 - set_pending_bit26 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit27_SHIFT (27U)
/*! set_pending_bit27 - set_pending_bit27 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit28_SHIFT (28U)
/*! set_pending_bit28 - set_pending_bit28 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit29_SHIFT (29U)
/*! set_pending_bit29 - set_pending_bit29 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit30_SHIFT (30U)
/*! set_pending_bit30 - set_pending_bit30 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit31_SHIFT (31U)
/*! set_pending_bit31 - set_pending_bit31 */
#define NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ISPENDR0_set_pending_bit31_MASK)
/*! @} */

/*! @name GICR1_ICPENDR0 - GICR1_ICPENDR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit0_SHIFT (0U)
/*! clear_pending_bit0 - clear_pending_bit0 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit1_SHIFT (1U)
/*! clear_pending_bit1 - clear_pending_bit1 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit2_SHIFT (2U)
/*! clear_pending_bit2 - clear_pending_bit2 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit3_SHIFT (3U)
/*! clear_pending_bit3 - clear_pending_bit3 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit4_SHIFT (4U)
/*! clear_pending_bit4 - clear_pending_bit4 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit5_SHIFT (5U)
/*! clear_pending_bit5 - clear_pending_bit5 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit6_SHIFT (6U)
/*! clear_pending_bit6 - clear_pending_bit6 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit7_SHIFT (7U)
/*! clear_pending_bit7 - clear_pending_bit7 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit8_SHIFT (8U)
/*! clear_pending_bit8 - clear_pending_bit8 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit9_SHIFT (9U)
/*! clear_pending_bit9 - clear_pending_bit9 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit10_SHIFT (10U)
/*! clear_pending_bit10 - clear_pending_bit10 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit11_SHIFT (11U)
/*! clear_pending_bit11 - clear_pending_bit11 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit12_SHIFT (12U)
/*! clear_pending_bit12 - clear_pending_bit12 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit13_SHIFT (13U)
/*! clear_pending_bit13 - clear_pending_bit13 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit14_SHIFT (14U)
/*! clear_pending_bit14 - clear_pending_bit14 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit15_SHIFT (15U)
/*! clear_pending_bit15 - clear_pending_bit15 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit16_SHIFT (16U)
/*! clear_pending_bit16 - clear_pending_bit16 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit17_SHIFT (17U)
/*! clear_pending_bit17 - clear_pending_bit17 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit18_SHIFT (18U)
/*! clear_pending_bit18 - clear_pending_bit18 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit19_SHIFT (19U)
/*! clear_pending_bit19 - clear_pending_bit19 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit20_SHIFT (20U)
/*! clear_pending_bit20 - clear_pending_bit20 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit21_SHIFT (21U)
/*! clear_pending_bit21 - clear_pending_bit21 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit22_SHIFT (22U)
/*! clear_pending_bit22 - clear_pending_bit22 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit23_SHIFT (23U)
/*! clear_pending_bit23 - clear_pending_bit23 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit24_SHIFT (24U)
/*! clear_pending_bit24 - clear_pending_bit24 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit25_SHIFT (25U)
/*! clear_pending_bit25 - clear_pending_bit25 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit26_SHIFT (26U)
/*! clear_pending_bit26 - clear_pending_bit26 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit27_SHIFT (27U)
/*! clear_pending_bit27 - clear_pending_bit27 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit28_SHIFT (28U)
/*! clear_pending_bit28 - clear_pending_bit28 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit29_SHIFT (29U)
/*! clear_pending_bit29 - clear_pending_bit29 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit30_SHIFT (30U)
/*! clear_pending_bit30 - clear_pending_bit30 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit31_SHIFT (31U)
/*! clear_pending_bit31 - clear_pending_bit31 */
#define NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ICPENDR0_clear_pending_bit31_MASK)
/*! @} */

/*! @name GICR1_ISACTIVER0 - GICR1_ISACTIVER0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit0_SHIFT (0U)
/*! set_active_bit0 - set_active_bit0 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit1_SHIFT (1U)
/*! set_active_bit1 - set_active_bit1 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit2_SHIFT (2U)
/*! set_active_bit2 - set_active_bit2 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit3_SHIFT (3U)
/*! set_active_bit3 - set_active_bit3 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit4_SHIFT (4U)
/*! set_active_bit4 - set_active_bit4 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit5_SHIFT (5U)
/*! set_active_bit5 - set_active_bit5 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit6_SHIFT (6U)
/*! set_active_bit6 - set_active_bit6 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit7_SHIFT (7U)
/*! set_active_bit7 - set_active_bit7 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit8_SHIFT (8U)
/*! set_active_bit8 - set_active_bit8 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit9_SHIFT (9U)
/*! set_active_bit9 - set_active_bit9 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit10_SHIFT (10U)
/*! set_active_bit10 - set_active_bit10 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit11_SHIFT (11U)
/*! set_active_bit11 - set_active_bit11 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit12_SHIFT (12U)
/*! set_active_bit12 - set_active_bit12 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit13_SHIFT (13U)
/*! set_active_bit13 - set_active_bit13 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit14_SHIFT (14U)
/*! set_active_bit14 - set_active_bit14 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit15_SHIFT (15U)
/*! set_active_bit15 - set_active_bit15 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit16_SHIFT (16U)
/*! set_active_bit16 - set_active_bit16 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit17_SHIFT (17U)
/*! set_active_bit17 - set_active_bit17 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit18_SHIFT (18U)
/*! set_active_bit18 - set_active_bit18 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit19_SHIFT (19U)
/*! set_active_bit19 - set_active_bit19 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit20_SHIFT (20U)
/*! set_active_bit20 - set_active_bit20 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit21_SHIFT (21U)
/*! set_active_bit21 - set_active_bit21 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit22_SHIFT (22U)
/*! set_active_bit22 - set_active_bit22 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit23_SHIFT (23U)
/*! set_active_bit23 - set_active_bit23 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit24_SHIFT (24U)
/*! set_active_bit24 - set_active_bit24 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit25_SHIFT (25U)
/*! set_active_bit25 - set_active_bit25 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit26_SHIFT (26U)
/*! set_active_bit26 - set_active_bit26 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit27_SHIFT (27U)
/*! set_active_bit27 - set_active_bit27 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit28_SHIFT (28U)
/*! set_active_bit28 - set_active_bit28 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit29_SHIFT (29U)
/*! set_active_bit29 - set_active_bit29 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit30_SHIFT (30U)
/*! set_active_bit30 - set_active_bit30 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit31_SHIFT (31U)
/*! set_active_bit31 - set_active_bit31 */
#define NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ISACTIVER0_set_active_bit31_MASK)
/*! @} */

/*! @name GICR1_ICACTIVER0 - GICR1_ICACTIVER0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit0_SHIFT (0U)
/*! clear_active_bit0 - clear_active_bit0 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit1_SHIFT (1U)
/*! clear_active_bit1 - clear_active_bit1 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit2_SHIFT (2U)
/*! clear_active_bit2 - clear_active_bit2 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit3_SHIFT (3U)
/*! clear_active_bit3 - clear_active_bit3 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit4_SHIFT (4U)
/*! clear_active_bit4 - clear_active_bit4 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit5_SHIFT (5U)
/*! clear_active_bit5 - clear_active_bit5 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit6_SHIFT (6U)
/*! clear_active_bit6 - clear_active_bit6 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit7_SHIFT (7U)
/*! clear_active_bit7 - clear_active_bit7 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit8_SHIFT (8U)
/*! clear_active_bit8 - clear_active_bit8 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit9_SHIFT (9U)
/*! clear_active_bit9 - clear_active_bit9 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit10_SHIFT (10U)
/*! clear_active_bit10 - clear_active_bit10 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit11_SHIFT (11U)
/*! clear_active_bit11 - clear_active_bit11 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit12_SHIFT (12U)
/*! clear_active_bit12 - clear_active_bit12 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit13_SHIFT (13U)
/*! clear_active_bit13 - clear_active_bit13 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit14_SHIFT (14U)
/*! clear_active_bit14 - clear_active_bit14 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit15_SHIFT (15U)
/*! clear_active_bit15 - clear_active_bit15 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit16_SHIFT (16U)
/*! clear_active_bit16 - clear_active_bit16 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit17_SHIFT (17U)
/*! clear_active_bit17 - clear_active_bit17 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit18_SHIFT (18U)
/*! clear_active_bit18 - clear_active_bit18 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit19_SHIFT (19U)
/*! clear_active_bit19 - clear_active_bit19 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit20_SHIFT (20U)
/*! clear_active_bit20 - clear_active_bit20 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit21_SHIFT (21U)
/*! clear_active_bit21 - clear_active_bit21 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit22_SHIFT (22U)
/*! clear_active_bit22 - clear_active_bit22 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit23_SHIFT (23U)
/*! clear_active_bit23 - clear_active_bit23 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit24_SHIFT (24U)
/*! clear_active_bit24 - clear_active_bit24 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit25_SHIFT (25U)
/*! clear_active_bit25 - clear_active_bit25 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit26_SHIFT (26U)
/*! clear_active_bit26 - clear_active_bit26 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit27_SHIFT (27U)
/*! clear_active_bit27 - clear_active_bit27 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit28_SHIFT (28U)
/*! clear_active_bit28 - clear_active_bit28 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit29_SHIFT (29U)
/*! clear_active_bit29 - clear_active_bit29 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit30_SHIFT (30U)
/*! clear_active_bit30 - clear_active_bit30 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit31_SHIFT (31U)
/*! clear_active_bit31 - clear_active_bit31 */
#define NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ICACTIVER0_clear_active_bit31_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR0 - GICR1_IPRIORITYR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR0_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR0_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR0_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR0_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR0_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR0_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR0_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR0_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR0_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR1 - GICR1_IPRIORITYR1 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR1_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR1_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR1_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR1_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR1_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR1_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR1_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR1_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR1_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR2 - GICR1_IPRIORITYR2 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR2_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR2_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR2_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR2_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR2_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR2_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR2_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR2_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR2_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR3 - GICR1_IPRIORITYR3 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR3_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR3_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR3_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR3_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR3_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR3_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR3_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR3_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR3_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR4 - GICR1_IPRIORITYR4 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR4_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR4_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR4_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR4_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR4_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR4_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR4_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR4_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR4_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR5 - GICR1_IPRIORITYR5 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR5_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR5_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR5_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR5_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR5_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR5_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR5_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR5_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR5_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR6 - GICR1_IPRIORITYR6 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR6_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR6_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR6_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR6_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR6_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR6_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR6_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR6_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR6_offset3_MASK)
/*! @} */

/*! @name GICR1_IPRIORITYR7 - GICR1_IPRIORITYR7 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset0_MASK (0xFFU)
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset0_SHIFT (0U)
/*! offset0 - offset0
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR7_offset0_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR7_offset0_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset1_MASK (0xFF00U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset1_SHIFT (8U)
/*! offset1 - offset1
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR7_offset1_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR7_offset1_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset2_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset2_SHIFT (16U)
/*! offset2 - offset2
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR7_offset2_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR7_offset2_MASK)

#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset3_MASK (0xFF000000U)
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset3_SHIFT (24U)
/*! offset3 - offset3
 *  0b00000000..
 *  0b00001000..
 *  0b00010000..
 *  0b00011000..
 *  0b00100000..
 *  0b00101000..
 *  0b00110000..
 *  0b00111000..
 *  0b01000000..
 *  0b01001000..
 *  0b01010000..
 *  0b01011000..
 *  0b01100000..
 *  0b01101000..
 *  0b01110000..
 *  0b01111000..
 *  0b10000000..
 *  0b10001000..
 *  0b10010000..
 *  0b10011000..
 *  0b10100000..
 *  0b10101000..
 *  0b10110000..
 *  0b10111000..
 *  0b11000000..
 *  0b11001000..
 *  0b11010000..
 *  0b11011000..
 *  0b11100000..
 *  0b11101000..
 *  0b11110000..
 *  0b11111000..
 */
#define NOC_GICRSGI1_GICR1_IPRIORITYR7_offset3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IPRIORITYR7_offset3_SHIFT)) & NOC_GICRSGI1_GICR1_IPRIORITYR7_offset3_MASK)
/*! @} */

/*! @name GICR1_ICFGR0 - GICR1_ICFGR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config0_MASK (0x3U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config0_SHIFT (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config0_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config0_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config1_MASK (0xCU)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config1_SHIFT (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config1_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config1_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config2_MASK (0x30U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config2_SHIFT (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config2_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config2_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config3_MASK (0xC0U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config3_SHIFT (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config3_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config3_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config4_MASK (0x300U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config4_SHIFT (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config4_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config4_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config5_MASK (0xC00U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config5_SHIFT (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config5_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config5_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config6_MASK (0x3000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config6_SHIFT (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config6_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config6_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config7_MASK (0xC000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config7_SHIFT (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config7_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config7_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config8_MASK (0x30000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config8_SHIFT (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config8_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config8_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config9_MASK (0xC0000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config9_SHIFT (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config9_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config9_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config10_MASK (0x300000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config10_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config10_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config11_MASK (0xC00000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config11_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config11_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config12_MASK (0x3000000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config12_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config12_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config13_MASK (0xC000000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config13_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config13_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config14_MASK (0x30000000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config14_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config14_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR0_int_config15_MASK (0xC0000000U)
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR0_int_config15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR0_int_config15_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR0_int_config15_MASK)
/*! @} */

/*! @name GICR1_ICFGR1 - GICR1_ICFGR1 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config0_MASK (0x3U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config0_SHIFT (0U)
/*! int_config0 - int_config0
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config0_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config0_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config1_MASK (0xCU)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config1_SHIFT (2U)
/*! int_config1 - int_config1
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config1_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config1_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config2_MASK (0x30U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config2_SHIFT (4U)
/*! int_config2 - int_config2
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config2_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config2_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config3_MASK (0xC0U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config3_SHIFT (6U)
/*! int_config3 - int_config3
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config3_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config3_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config4_MASK (0x300U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config4_SHIFT (8U)
/*! int_config4 - int_config4
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config4_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config4_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config5_MASK (0xC00U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config5_SHIFT (10U)
/*! int_config5 - int_config5
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config5_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config5_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config6_MASK (0x3000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config6_SHIFT (12U)
/*! int_config6 - int_config6
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config6_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config6_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config7_MASK (0xC000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config7_SHIFT (14U)
/*! int_config7 - int_config7
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config7_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config7_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config8_MASK (0x30000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config8_SHIFT (16U)
/*! int_config8 - int_config8
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config8_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config8_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config9_MASK (0xC0000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config9_SHIFT (18U)
/*! int_config9 - int_config9
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config9_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config9_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config10_MASK (0x300000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config10_SHIFT (20U)
/*! int_config10 - int_config10
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config10_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config10_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config11_MASK (0xC00000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config11_SHIFT (22U)
/*! int_config11 - int_config11
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config11_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config11_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config12_MASK (0x3000000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config12_SHIFT (24U)
/*! int_config12 - int_config12
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config12_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config12_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config13_MASK (0xC000000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config13_SHIFT (26U)
/*! int_config13 - int_config13
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config13_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config13_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config14_MASK (0x30000000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config14_SHIFT (28U)
/*! int_config14 - int_config14
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config14_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config14_MASK)

#define NOC_GICRSGI1_GICR1_ICFGR1_int_config15_MASK (0xC0000000U)
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config15_SHIFT (30U)
/*! int_config15 - int_config15
 *  0b00..
 *  0b10..
 */
#define NOC_GICRSGI1_GICR1_ICFGR1_int_config15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICFGR1_int_config15_SHIFT)) & NOC_GICRSGI1_GICR1_ICFGR1_int_config15_MASK)
/*! @} */

/*! @name GICR1_IGRPMODR0 - GICR1_IGRPMODR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit0_SHIFT (0U)
/*! group_modifier_bit0 - group_modifier_bit0 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit0_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit1_SHIFT (1U)
/*! group_modifier_bit1 - group_modifier_bit1 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit1_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit2_SHIFT (2U)
/*! group_modifier_bit2 - group_modifier_bit2 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit2_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit3_SHIFT (3U)
/*! group_modifier_bit3 - group_modifier_bit3 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit3_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit4_SHIFT (4U)
/*! group_modifier_bit4 - group_modifier_bit4 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit4_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit5_SHIFT (5U)
/*! group_modifier_bit5 - group_modifier_bit5 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit5_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit6_SHIFT (6U)
/*! group_modifier_bit6 - group_modifier_bit6 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit6_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit7_SHIFT (7U)
/*! group_modifier_bit7 - group_modifier_bit7 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit7_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit8_SHIFT (8U)
/*! group_modifier_bit8 - group_modifier_bit8 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit8_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit9_SHIFT (9U)
/*! group_modifier_bit9 - group_modifier_bit9 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit9_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit10_SHIFT (10U)
/*! group_modifier_bit10 - group_modifier_bit10 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit10_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit11_SHIFT (11U)
/*! group_modifier_bit11 - group_modifier_bit11 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit11_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit12_SHIFT (12U)
/*! group_modifier_bit12 - group_modifier_bit12 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit12_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit13_SHIFT (13U)
/*! group_modifier_bit13 - group_modifier_bit13 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit13_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit14_SHIFT (14U)
/*! group_modifier_bit14 - group_modifier_bit14 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit14_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit15_SHIFT (15U)
/*! group_modifier_bit15 - group_modifier_bit15 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit15_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit16_SHIFT (16U)
/*! group_modifier_bit16 - group_modifier_bit16 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit16_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit17_SHIFT (17U)
/*! group_modifier_bit17 - group_modifier_bit17 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit17_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit18_SHIFT (18U)
/*! group_modifier_bit18 - group_modifier_bit18 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit18_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit19_SHIFT (19U)
/*! group_modifier_bit19 - group_modifier_bit19 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit19_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit20_SHIFT (20U)
/*! group_modifier_bit20 - group_modifier_bit20 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit20_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit21_SHIFT (21U)
/*! group_modifier_bit21 - group_modifier_bit21 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit21_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit22_SHIFT (22U)
/*! group_modifier_bit22 - group_modifier_bit22 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit22_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit23_SHIFT (23U)
/*! group_modifier_bit23 - group_modifier_bit23 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit23_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit24_SHIFT (24U)
/*! group_modifier_bit24 - group_modifier_bit24 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit24_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit25_SHIFT (25U)
/*! group_modifier_bit25 - group_modifier_bit25 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit25_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit26_SHIFT (26U)
/*! group_modifier_bit26 - group_modifier_bit26 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit26_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit27_SHIFT (27U)
/*! group_modifier_bit27 - group_modifier_bit27 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit27_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit28_SHIFT (28U)
/*! group_modifier_bit28 - group_modifier_bit28 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit28_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit29_SHIFT (29U)
/*! group_modifier_bit29 - group_modifier_bit29 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit29_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit30_SHIFT (30U)
/*! group_modifier_bit30 - group_modifier_bit30 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit30_MASK)

#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit31_SHIFT (31U)
/*! group_modifier_bit31 - group_modifier_bit31 */
#define NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_IGRPMODR0_group_modifier_bit31_MASK)
/*! @} */

/*! @name GICR1_NSACR - GICR1_NSACR */
/*! @{ */

#define NOC_GICRSGI1_GICR1_NSACR_ns_access0_MASK (0x3U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access0_SHIFT (0U)
/*! ns_access0 - ns_access0 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access0_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access0_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access1_MASK (0xCU)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access1_SHIFT (2U)
/*! ns_access1 - ns_access1 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access1(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access1_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access1_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access2_MASK (0x30U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access2_SHIFT (4U)
/*! ns_access2 - ns_access2 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access2(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access2_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access2_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access3_MASK (0xC0U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access3_SHIFT (6U)
/*! ns_access3 - ns_access3 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access3(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access3_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access3_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access4_MASK (0x300U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access4_SHIFT (8U)
/*! ns_access4 - ns_access4 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access4(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access4_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access4_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access5_MASK (0xC00U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access5_SHIFT (10U)
/*! ns_access5 - ns_access5 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access5(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access5_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access5_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access6_MASK (0x3000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access6_SHIFT (12U)
/*! ns_access6 - ns_access6 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access6(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access6_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access6_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access7_MASK (0xC000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access7_SHIFT (14U)
/*! ns_access7 - ns_access7 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access7(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access7_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access7_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access8_MASK (0x30000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access8_SHIFT (16U)
/*! ns_access8 - ns_access8 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access8(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access8_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access8_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access9_MASK (0xC0000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access9_SHIFT (18U)
/*! ns_access9 - ns_access9 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access9(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access9_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access9_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access10_MASK (0x300000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access10_SHIFT (20U)
/*! ns_access10 - ns_access10 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access10(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access10_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access10_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access11_MASK (0xC00000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access11_SHIFT (22U)
/*! ns_access11 - ns_access11 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access11(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access11_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access11_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access12_MASK (0x3000000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access12_SHIFT (24U)
/*! ns_access12 - ns_access12 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access12(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access12_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access12_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access13_MASK (0xC000000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access13_SHIFT (26U)
/*! ns_access13 - ns_access13 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access13(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access13_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access13_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access14_MASK (0x30000000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access14_SHIFT (28U)
/*! ns_access14 - ns_access14 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access14(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access14_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access14_MASK)

#define NOC_GICRSGI1_GICR1_NSACR_ns_access15_MASK (0xC0000000U)
#define NOC_GICRSGI1_GICR1_NSACR_ns_access15_SHIFT (30U)
/*! ns_access15 - ns_access15 */
#define NOC_GICRSGI1_GICR1_NSACR_ns_access15(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_NSACR_ns_access15_SHIFT)) & NOC_GICRSGI1_GICR1_NSACR_ns_access15_MASK)
/*! @} */

/*! @name GICR1_MISCSTATUSR - GICR1_MISCSTATUSR */
/*! @{ */

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp0_SHIFT (0U)
/*! EnableGrp0 - EnableGrp0 */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp0_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp0_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_ns_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_ns_SHIFT (1U)
/*! EnableGrp1_ns - EnableGrp1_ns */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_ns(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_ns_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_ns_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_s_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_s_SHIFT (2U)
/*! EnableGrp1_s - EnableGrp1_s */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_s(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_s_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_EnableGrp1_s_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED0_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED0_SHIFT (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED0_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED0_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_access_type_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_access_type_SHIFT (4U)
/*! access_type - access_type */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_access_type(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_access_type_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_access_type_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED1_MASK (0x3FFFFFE0U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED1_SHIFT (5U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED1_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_RESERVED1_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_wake_request_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_wake_request_SHIFT (30U)
/*! wake_request - wake_request */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_wake_request(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_wake_request_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_wake_request_MASK)

#define NOC_GICRSGI1_GICR1_MISCSTATUSR_cpu_active_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_cpu_active_SHIFT (31U)
/*! cpu_active - cpu_active */
#define NOC_GICRSGI1_GICR1_MISCSTATUSR_cpu_active(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_MISCSTATUSR_cpu_active_SHIFT)) & NOC_GICRSGI1_GICR1_MISCSTATUSR_cpu_active_MASK)
/*! @} */

/*! @name GICR1_IERRVR - GICR1_IERRVR */
/*! @{ */

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit0_SHIFT (0U)
/*! valid_bit0 - valid_bit0 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit0(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit0_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit1_SHIFT (1U)
/*! valid_bit1 - valid_bit1 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit1(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit1_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit2_SHIFT (2U)
/*! valid_bit2 - valid_bit2 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit2(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit2_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit3_SHIFT (3U)
/*! valid_bit3 - valid_bit3 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit3(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit3_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit4_SHIFT (4U)
/*! valid_bit4 - valid_bit4 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit4(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit4_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit5_SHIFT (5U)
/*! valid_bit5 - valid_bit5 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit5(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit5_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit6_SHIFT (6U)
/*! valid_bit6 - valid_bit6 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit6(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit6_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit7_SHIFT (7U)
/*! valid_bit7 - valid_bit7 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit7(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit7_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit8_SHIFT (8U)
/*! valid_bit8 - valid_bit8 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit8(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit8_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit9_SHIFT (9U)
/*! valid_bit9 - valid_bit9 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit9(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit9_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit10_SHIFT (10U)
/*! valid_bit10 - valid_bit10 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit10_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit11_SHIFT (11U)
/*! valid_bit11 - valid_bit11 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit11_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit12_SHIFT (12U)
/*! valid_bit12 - valid_bit12 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit12_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit13_SHIFT (13U)
/*! valid_bit13 - valid_bit13 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit13_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit14_SHIFT (14U)
/*! valid_bit14 - valid_bit14 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit14_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit15_SHIFT (15U)
/*! valid_bit15 - valid_bit15 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit15_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit16_SHIFT (16U)
/*! valid_bit16 - valid_bit16 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit16_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit17_SHIFT (17U)
/*! valid_bit17 - valid_bit17 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit17_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit18_SHIFT (18U)
/*! valid_bit18 - valid_bit18 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit18_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit19_SHIFT (19U)
/*! valid_bit19 - valid_bit19 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit19_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit20_SHIFT (20U)
/*! valid_bit20 - valid_bit20 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit20_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit21_SHIFT (21U)
/*! valid_bit21 - valid_bit21 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit21_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit22_SHIFT (22U)
/*! valid_bit22 - valid_bit22 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit22_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit23_SHIFT (23U)
/*! valid_bit23 - valid_bit23 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit23_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit24_SHIFT (24U)
/*! valid_bit24 - valid_bit24 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit24_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit25_SHIFT (25U)
/*! valid_bit25 - valid_bit25 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit25_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit26_SHIFT (26U)
/*! valid_bit26 - valid_bit26 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit26_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit27_SHIFT (27U)
/*! valid_bit27 - valid_bit27 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit27_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit28_SHIFT (28U)
/*! valid_bit28 - valid_bit28 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit28_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit29_SHIFT (29U)
/*! valid_bit29 - valid_bit29 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit29_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit30_SHIFT (30U)
/*! valid_bit30 - valid_bit30 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit30_MASK)

#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit31_SHIFT (31U)
/*! valid_bit31 - valid_bit31 */
#define NOC_GICRSGI1_GICR1_IERRVR_valid_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_IERRVR_valid_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_IERRVR_valid_bit31_MASK)
/*! @} */

/*! @name GICR1_SGIDR - GICR1_SGIDR */
/*! @{ */

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr0_MASK     (0x1U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr0_SHIFT    (0U)
/*! nsacr0 - nsacr0 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr0(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr0_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr0_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp0_MASK       (0x2U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp0_SHIFT      (1U)
/*! grp0 - grp0 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp0(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp0_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp0_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod0_MASK    (0x4U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod0_SHIFT   (2U)
/*! grpmod0 - grpmod0 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod0(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod0_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod0_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED0_MASK  (0x8U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED0_SHIFT (3U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED0(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED0_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED0_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr1_MASK     (0x10U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr1_SHIFT    (4U)
/*! nsacr1 - nsacr1 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr1(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr1_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr1_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp1_MASK       (0x20U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp1_SHIFT      (5U)
/*! grp1 - grp1 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp1(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp1_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp1_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod1_MASK    (0x40U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod1_SHIFT   (6U)
/*! grpmod1 - grpmod1 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod1(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod1_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod1_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED1_MASK  (0x80U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED1_SHIFT (7U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED1(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED1_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED1_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr2_MASK     (0x100U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr2_SHIFT    (8U)
/*! nsacr2 - nsacr2 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr2(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr2_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr2_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp2_MASK       (0x200U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp2_SHIFT      (9U)
/*! grp2 - grp2 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp2(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp2_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp2_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod2_MASK    (0x400U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod2_SHIFT   (10U)
/*! grpmod2 - grpmod2 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod2(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod2_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod2_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED2_MASK  (0x800U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED2_SHIFT (11U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED2(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED2_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED2_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr3_MASK     (0x1000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr3_SHIFT    (12U)
/*! nsacr3 - nsacr3 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr3(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr3_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr3_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp3_MASK       (0x2000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp3_SHIFT      (13U)
/*! grp3 - grp3 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp3(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp3_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp3_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod3_MASK    (0x4000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod3_SHIFT   (14U)
/*! grpmod3 - grpmod3 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod3(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod3_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod3_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED3_MASK  (0x8000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED3_SHIFT (15U)
/*! RESERVED3 - RESERVED3 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED3(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED3_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED3_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr4_MASK     (0x10000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr4_SHIFT    (16U)
/*! nsacr4 - nsacr4 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr4(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr4_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr4_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp4_MASK       (0x20000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp4_SHIFT      (17U)
/*! grp4 - grp4 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp4(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp4_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp4_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod4_MASK    (0x40000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod4_SHIFT   (18U)
/*! grpmod4 - grpmod4 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod4(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod4_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod4_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED4_MASK  (0x80000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED4_SHIFT (19U)
/*! RESERVED4 - RESERVED4 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED4(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED4_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED4_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr5_MASK     (0x100000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr5_SHIFT    (20U)
/*! nsacr5 - nsacr5 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr5(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr5_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr5_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp5_MASK       (0x200000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp5_SHIFT      (21U)
/*! grp5 - grp5 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp5(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp5_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp5_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod5_MASK    (0x400000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod5_SHIFT   (22U)
/*! grpmod5 - grpmod5 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod5(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod5_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod5_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED5_MASK  (0x800000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED5_SHIFT (23U)
/*! RESERVED5 - RESERVED5 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED5(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED5_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED5_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr6_MASK     (0x1000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr6_SHIFT    (24U)
/*! nsacr6 - nsacr6 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr6(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr6_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr6_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp6_MASK       (0x2000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp6_SHIFT      (25U)
/*! grp6 - grp6 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp6(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp6_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp6_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod6_MASK    (0x4000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod6_SHIFT   (26U)
/*! grpmod6 - grpmod6 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod6(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod6_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod6_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED6_MASK  (0x8000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED6_SHIFT (27U)
/*! RESERVED6 - RESERVED6 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED6(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED6_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED6_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr7_MASK     (0x10000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr7_SHIFT    (28U)
/*! nsacr7 - nsacr7 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr7(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr7_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr7_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp7_MASK       (0x20000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp7_SHIFT      (29U)
/*! grp7 - grp7 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp7(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp7_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp7_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod7_MASK    (0x40000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod7_SHIFT   (30U)
/*! grpmod7 - grpmod7 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod7(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod7_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod7_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED7_MASK  (0x80000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED7_SHIFT (31U)
/*! RESERVED7 - RESERVED7 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED7(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED7_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED7_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr8_MASK     (0x100000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr8_SHIFT    (32U)
/*! nsacr8 - nsacr8 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr8(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr8_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr8_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp8_MASK       (0x200000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp8_SHIFT      (33U)
/*! grp8 - grp8 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp8(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp8_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp8_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod8_MASK    (0x400000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod8_SHIFT   (34U)
/*! grpmod8 - grpmod8 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod8(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod8_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod8_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED8_MASK  (0x800000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED8_SHIFT (35U)
/*! RESERVED8 - RESERVED8 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED8(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED8_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED8_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr9_MASK     (0x1000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr9_SHIFT    (36U)
/*! nsacr9 - nsacr9 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr9(x)       (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr9_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr9_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp9_MASK       (0x2000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp9_SHIFT      (37U)
/*! grp9 - grp9 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp9(x)         (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp9_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp9_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod9_MASK    (0x4000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod9_SHIFT   (38U)
/*! grpmod9 - grpmod9 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod9(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod9_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod9_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED9_MASK  (0x8000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED9_SHIFT (39U)
/*! RESERVED9 - RESERVED9 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED9(x)    (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED9_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED9_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr10_MASK    (0x10000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr10_SHIFT   (40U)
/*! nsacr10 - nsacr10 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr10(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr10_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr10_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp10_MASK      (0x20000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp10_SHIFT     (41U)
/*! grp10 - grp10 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp10(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp10_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp10_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod10_MASK   (0x40000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod10_SHIFT  (42U)
/*! grpmod10 - grpmod10 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod10(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod10_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod10_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED10_MASK (0x80000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED10_SHIFT (43U)
/*! RESERVED10 - RESERVED10 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED10(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED10_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED10_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr11_MASK    (0x100000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr11_SHIFT   (44U)
/*! nsacr11 - nsacr11 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr11(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr11_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr11_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp11_MASK      (0x200000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp11_SHIFT     (45U)
/*! grp11 - grp11 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp11(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp11_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp11_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod11_MASK   (0x400000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod11_SHIFT  (46U)
/*! grpmod11 - grpmod11 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod11(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod11_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod11_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED11_MASK (0x800000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED11_SHIFT (47U)
/*! RESERVED11 - RESERVED11 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED11(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED11_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED11_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr12_MASK    (0x1000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr12_SHIFT   (48U)
/*! nsacr12 - nsacr12 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr12(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr12_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr12_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp12_MASK      (0x2000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp12_SHIFT     (49U)
/*! grp12 - grp12 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp12(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp12_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp12_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod12_MASK   (0x4000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod12_SHIFT  (50U)
/*! grpmod12 - grpmod12 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod12(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod12_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod12_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED12_MASK (0x8000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED12_SHIFT (51U)
/*! RESERVED12 - RESERVED12 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED12(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED12_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED12_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr13_MASK    (0x10000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr13_SHIFT   (52U)
/*! nsacr13 - nsacr13 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr13(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr13_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr13_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp13_MASK      (0x20000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp13_SHIFT     (53U)
/*! grp13 - grp13 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp13(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp13_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp13_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod13_MASK   (0x40000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod13_SHIFT  (54U)
/*! grpmod13 - grpmod13 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod13(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod13_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod13_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED13_MASK (0x80000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED13_SHIFT (55U)
/*! RESERVED13 - RESERVED13 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED13(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED13_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED13_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr14_MASK    (0x100000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr14_SHIFT   (56U)
/*! nsacr14 - nsacr14 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr14(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr14_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr14_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp14_MASK      (0x200000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp14_SHIFT     (57U)
/*! grp14 - grp14 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp14(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp14_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp14_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod14_MASK   (0x400000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod14_SHIFT  (58U)
/*! grpmod14 - grpmod14 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod14(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod14_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod14_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED15_MASK (0x800000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED15_SHIFT (59U)
/*! RESERVED15 - RESERVED15 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED15(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED15_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED15_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_nsacr15_MASK    (0x1000000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr15_SHIFT   (60U)
/*! nsacr15 - nsacr15 */
#define NOC_GICRSGI1_GICR1_SGIDR_nsacr15(x)      (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_nsacr15_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_nsacr15_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grp15_MASK      (0x2000000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grp15_SHIFT     (61U)
/*! grp15 - grp15 */
#define NOC_GICRSGI1_GICR1_SGIDR_grp15(x)        (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grp15_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grp15_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_grpmod15_MASK   (0x4000000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod15_SHIFT  (62U)
/*! grpmod15 - grpmod15 */
#define NOC_GICRSGI1_GICR1_SGIDR_grpmod15(x)     (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_grpmod15_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_grpmod15_MASK)

#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED16_MASK (0x8000000000000000U)
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED16_SHIFT (63U)
/*! RESERVED16 - RESERVED16 */
#define NOC_GICRSGI1_GICR1_SGIDR_RESERVED16(x)   (((uint64_t)(((uint64_t)(x)) << NOC_GICRSGI1_GICR1_SGIDR_RESERVED16_SHIFT)) & NOC_GICRSGI1_GICR1_SGIDR_RESERVED16_MASK)
/*! @} */

/*! @name GICR1_DPRIR - GICR1_DPRIR */
/*! @{ */

#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED3_MASK  (0x7U)
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED3_SHIFT (0U)
/*! RESERVED3 - RESERVED3 */
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED3(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_RESERVED3_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_RESERVED3_MASK)

#define NOC_GICRSGI1_GICR1_DPRIR_gpr0_pri_MASK   (0xF8U)
#define NOC_GICRSGI1_GICR1_DPRIR_gpr0_pri_SHIFT  (3U)
/*! gpr0_pri - gpr0_pri */
#define NOC_GICRSGI1_GICR1_DPRIR_gpr0_pri(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_gpr0_pri_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_gpr0_pri_MASK)

#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED2_MASK  (0x700U)
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED2_SHIFT (8U)
/*! RESERVED2 - RESERVED2 */
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED2(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_RESERVED2_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_RESERVED2_MASK)

#define NOC_GICRSGI1_GICR1_DPRIR_gpr1ns_pri_MASK (0xF800U)
#define NOC_GICRSGI1_GICR1_DPRIR_gpr1ns_pri_SHIFT (11U)
/*! gpr1ns_pri - gpr1ns_pri */
#define NOC_GICRSGI1_GICR1_DPRIR_gpr1ns_pri(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_gpr1ns_pri_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_gpr1ns_pri_MASK)

#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED1_MASK  (0x70000U)
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED1_SHIFT (16U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED1(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_RESERVED1_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_RESERVED1_MASK)

#define NOC_GICRSGI1_GICR1_DPRIR_gpr1sec_pri_MASK (0xF80000U)
#define NOC_GICRSGI1_GICR1_DPRIR_gpr1sec_pri_SHIFT (19U)
/*! gpr1sec_pri - gpr1sec_pri */
#define NOC_GICRSGI1_GICR1_DPRIR_gpr1sec_pri(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_gpr1sec_pri_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_gpr1sec_pri_MASK)

#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED0_MASK  (0xFF000000U)
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED0_SHIFT (24U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRSGI1_GICR1_DPRIR_RESERVED0(x)    (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_DPRIR_RESERVED0_SHIFT)) & NOC_GICRSGI1_GICR1_DPRIR_RESERVED0_MASK)
/*! @} */

/*! @name GICR1_ICERRR0 - GICR1_ICERRR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit0_SHIFT (0U)
/*! valid_bit0 - valid_bit0 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit1_SHIFT (1U)
/*! valid_bit1 - valid_bit1 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit2_SHIFT (2U)
/*! valid_bit2 - valid_bit2 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit3_SHIFT (3U)
/*! valid_bit3 - valid_bit3 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit4_SHIFT (4U)
/*! valid_bit4 - valid_bit4 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit5_SHIFT (5U)
/*! valid_bit5 - valid_bit5 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit6_SHIFT (6U)
/*! valid_bit6 - valid_bit6 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit7_SHIFT (7U)
/*! valid_bit7 - valid_bit7 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit8_SHIFT (8U)
/*! valid_bit8 - valid_bit8 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit9_SHIFT (9U)
/*! valid_bit9 - valid_bit9 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit10_SHIFT (10U)
/*! valid_bit10 - valid_bit10 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit11_SHIFT (11U)
/*! valid_bit11 - valid_bit11 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit12_SHIFT (12U)
/*! valid_bit12 - valid_bit12 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit13_SHIFT (13U)
/*! valid_bit13 - valid_bit13 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit14_SHIFT (14U)
/*! valid_bit14 - valid_bit14 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit15_SHIFT (15U)
/*! valid_bit15 - valid_bit15 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit16_SHIFT (16U)
/*! valid_bit16 - valid_bit16 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit17_SHIFT (17U)
/*! valid_bit17 - valid_bit17 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit18_SHIFT (18U)
/*! valid_bit18 - valid_bit18 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit19_SHIFT (19U)
/*! valid_bit19 - valid_bit19 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit20_SHIFT (20U)
/*! valid_bit20 - valid_bit20 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit21_SHIFT (21U)
/*! valid_bit21 - valid_bit21 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit22_SHIFT (22U)
/*! valid_bit22 - valid_bit22 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit23_SHIFT (23U)
/*! valid_bit23 - valid_bit23 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit24_SHIFT (24U)
/*! valid_bit24 - valid_bit24 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit25_SHIFT (25U)
/*! valid_bit25 - valid_bit25 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit26_SHIFT (26U)
/*! valid_bit26 - valid_bit26 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit27_SHIFT (27U)
/*! valid_bit27 - valid_bit27 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit28_SHIFT (28U)
/*! valid_bit28 - valid_bit28 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit29_SHIFT (29U)
/*! valid_bit29 - valid_bit29 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit30_SHIFT (30U)
/*! valid_bit30 - valid_bit30 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit31_SHIFT (31U)
/*! valid_bit31 - valid_bit31 */
#define NOC_GICRSGI1_GICR1_ICERRR0_valid_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ICERRR0_valid_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ICERRR0_valid_bit31_MASK)
/*! @} */

/*! @name GICR1_ISERRR0 - GICR1_ISERRR0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit0_MASK (0x1U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit0_SHIFT (0U)
/*! valid_bit0 - valid_bit0 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit0(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit0_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit0_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit1_MASK (0x2U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit1_SHIFT (1U)
/*! valid_bit1 - valid_bit1 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit1(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit1_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit1_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit2_MASK (0x4U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit2_SHIFT (2U)
/*! valid_bit2 - valid_bit2 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit2(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit2_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit2_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit3_MASK (0x8U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit3_SHIFT (3U)
/*! valid_bit3 - valid_bit3 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit3(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit3_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit3_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit4_MASK (0x10U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit4_SHIFT (4U)
/*! valid_bit4 - valid_bit4 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit4(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit4_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit4_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit5_MASK (0x20U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit5_SHIFT (5U)
/*! valid_bit5 - valid_bit5 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit5(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit5_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit5_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit6_MASK (0x40U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit6_SHIFT (6U)
/*! valid_bit6 - valid_bit6 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit6(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit6_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit6_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit7_MASK (0x80U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit7_SHIFT (7U)
/*! valid_bit7 - valid_bit7 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit7(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit7_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit7_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit8_MASK (0x100U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit8_SHIFT (8U)
/*! valid_bit8 - valid_bit8 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit8(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit8_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit8_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit9_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit9_SHIFT (9U)
/*! valid_bit9 - valid_bit9 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit9(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit9_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit9_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit10_MASK (0x400U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit10_SHIFT (10U)
/*! valid_bit10 - valid_bit10 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit10(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit10_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit10_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit11_MASK (0x800U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit11_SHIFT (11U)
/*! valid_bit11 - valid_bit11 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit11(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit11_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit11_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit12_MASK (0x1000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit12_SHIFT (12U)
/*! valid_bit12 - valid_bit12 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit12(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit12_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit12_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit13_MASK (0x2000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit13_SHIFT (13U)
/*! valid_bit13 - valid_bit13 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit13(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit13_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit13_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit14_MASK (0x4000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit14_SHIFT (14U)
/*! valid_bit14 - valid_bit14 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit14(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit14_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit14_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit15_MASK (0x8000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit15_SHIFT (15U)
/*! valid_bit15 - valid_bit15 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit15(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit15_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit15_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit16_MASK (0x10000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit16_SHIFT (16U)
/*! valid_bit16 - valid_bit16 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit16(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit16_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit16_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit17_MASK (0x20000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit17_SHIFT (17U)
/*! valid_bit17 - valid_bit17 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit17(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit17_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit17_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit18_MASK (0x40000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit18_SHIFT (18U)
/*! valid_bit18 - valid_bit18 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit18(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit18_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit18_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit19_MASK (0x80000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit19_SHIFT (19U)
/*! valid_bit19 - valid_bit19 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit19(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit19_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit19_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit20_MASK (0x100000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit20_SHIFT (20U)
/*! valid_bit20 - valid_bit20 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit20(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit20_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit20_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit21_MASK (0x200000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit21_SHIFT (21U)
/*! valid_bit21 - valid_bit21 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit21(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit21_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit21_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit22_MASK (0x400000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit22_SHIFT (22U)
/*! valid_bit22 - valid_bit22 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit22(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit22_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit22_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit23_MASK (0x800000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit23_SHIFT (23U)
/*! valid_bit23 - valid_bit23 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit23(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit23_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit23_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit24_MASK (0x1000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit24_SHIFT (24U)
/*! valid_bit24 - valid_bit24 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit24(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit24_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit24_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit25_MASK (0x2000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit25_SHIFT (25U)
/*! valid_bit25 - valid_bit25 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit25(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit25_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit25_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit26_MASK (0x4000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit26_SHIFT (26U)
/*! valid_bit26 - valid_bit26 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit26(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit26_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit26_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit27_MASK (0x8000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit27_SHIFT (27U)
/*! valid_bit27 - valid_bit27 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit27(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit27_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit27_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit28_MASK (0x10000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit28_SHIFT (28U)
/*! valid_bit28 - valid_bit28 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit28(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit28_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit28_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit29_MASK (0x20000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit29_SHIFT (29U)
/*! valid_bit29 - valid_bit29 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit29(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit29_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit29_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit30_MASK (0x40000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit30_SHIFT (30U)
/*! valid_bit30 - valid_bit30 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit30(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit30_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit30_MASK)

#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit31_MASK (0x80000000U)
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit31_SHIFT (31U)
/*! valid_bit31 - valid_bit31 */
#define NOC_GICRSGI1_GICR1_ISERRR0_valid_bit31(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_ISERRR0_valid_bit31_SHIFT)) & NOC_GICRSGI1_GICR1_ISERRR0_valid_bit31_MASK)
/*! @} */

/*! @name GICR1_CFGID0 - GICR1_CFGID0 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_CFGID0_PPINumber_MASK (0x1FFU)
#define NOC_GICRSGI1_GICR1_CFGID0_PPINumber_SHIFT (0U)
/*! PPINumber - PPINumber */
#define NOC_GICRSGI1_GICR1_CFGID0_PPINumber(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID0_PPINumber_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID0_PPINumber_MASK)

#define NOC_GICRSGI1_GICR1_CFGID0_ECCSupport_MASK (0x200U)
#define NOC_GICRSGI1_GICR1_CFGID0_ECCSupport_SHIFT (9U)
/*! ECCSupport - ECCSupport */
#define NOC_GICRSGI1_GICR1_CFGID0_ECCSupport(x)  (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID0_ECCSupport_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID0_ECCSupport_MASK)

#define NOC_GICRSGI1_GICR1_CFGID0_RESERVED0_MASK (0xFFFFFC00U)
#define NOC_GICRSGI1_GICR1_CFGID0_RESERVED0_SHIFT (10U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRSGI1_GICR1_CFGID0_RESERVED0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID0_RESERVED0_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID0_RESERVED0_MASK)
/*! @} */

/*! @name GICR1_CFGID1 - GICR1_CFGID1 */
/*! @{ */

#define NOC_GICRSGI1_GICR1_CFGID1_RESERVED0_MASK (0xFU)
#define NOC_GICRSGI1_GICR1_CFGID1_RESERVED0_SHIFT (0U)
/*! RESERVED0 - RESERVED0 */
#define NOC_GICRSGI1_GICR1_CFGID1_RESERVED0(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID1_RESERVED0_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID1_RESERVED0_MASK)

#define NOC_GICRSGI1_GICR1_CFGID1_NumCPUs_MASK   (0xFF0U)
#define NOC_GICRSGI1_GICR1_CFGID1_NumCPUs_SHIFT  (4U)
/*! NumCPUs - NumCPUs */
#define NOC_GICRSGI1_GICR1_CFGID1_NumCPUs(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID1_NumCPUs_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID1_NumCPUs_MASK)

#define NOC_GICRSGI1_GICR1_CFGID1_RESERVED1_MASK (0xF000U)
#define NOC_GICRSGI1_GICR1_CFGID1_RESERVED1_SHIFT (12U)
/*! RESERVED1 - RESERVED1 */
#define NOC_GICRSGI1_GICR1_CFGID1_RESERVED1(x)   (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID1_RESERVED1_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID1_RESERVED1_MASK)

#define NOC_GICRSGI1_GICR1_CFGID1_PPIsPerProcessor_MASK (0xFF0000U)
#define NOC_GICRSGI1_GICR1_CFGID1_PPIsPerProcessor_SHIFT (16U)
/*! PPIsPerProcessor - PPIsPerProcessor */
#define NOC_GICRSGI1_GICR1_CFGID1_PPIsPerProcessor(x) (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID1_PPIsPerProcessor_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID1_PPIsPerProcessor_MASK)

#define NOC_GICRSGI1_GICR1_CFGID1_REVAND_MASK    (0xF000000U)
#define NOC_GICRSGI1_GICR1_CFGID1_REVAND_SHIFT   (24U)
/*! REVAND - REVAND */
#define NOC_GICRSGI1_GICR1_CFGID1_REVAND(x)      (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID1_REVAND_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID1_REVAND_MASK)

#define NOC_GICRSGI1_GICR1_CFGID1_Version_MASK   (0xF0000000U)
#define NOC_GICRSGI1_GICR1_CFGID1_Version_SHIFT  (28U)
/*! Version - Version */
#define NOC_GICRSGI1_GICR1_CFGID1_Version(x)     (((uint32_t)(((uint32_t)(x)) << NOC_GICRSGI1_GICR1_CFGID1_Version_SHIFT)) & NOC_GICRSGI1_GICR1_CFGID1_Version_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_GICRSGI1_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_GICRSGI1_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_NOC_GICRSGI1_H_ */

