Fitter Finalize Stage Report for Example-Project
Fri Sep 20 15:29:57 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Top Non-routable Hold-failing Connections
  3. Top Ignored Large Hold-failing Connections
  4. Routing Usage Summary
  5. Finalize Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top Non-routable Hold-failing Connections                                                                                                                                                          ;
+------------------+------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------+
; Worst hold slack ; Oterm name                                                                               ; Oterm TLP             ; To Node                                 ; Iterm TLP          ;
+------------------+------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------+
; -3731            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_top|i_dm_mem|rdata_q[20]           ; LAB_RE:X66Y58Z0I86 ;
; -3730            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_top|i_dm_mem|fwd_rom_q             ; LAB_RE:X66Y59Z0I86 ;
; -3728            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_top|i_dm_mem|rdata_q[34]           ; LAB_RE:X66Y58Z0I86 ;
; -3727            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_axi2mem|ax_req_q.addr[5]           ; LAB_RE:X66Y63Z0I86 ;
; -3727            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_axi2mem|ax_req_q.addr[0]           ; LAB_RE:X67Y64Z0I86 ;
; -3725            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_axi2mem|ax_req_q.len[7]            ; LAB_RE:X67Y66Z0I86 ;
; -3725            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_top|i_dm_mem|rdata_q[0]            ; LAB_RE:X66Y59Z0I86 ;
; -3725            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_top|i_dm_mem|rdata_q[32]           ; LAB_RE:X66Y59Z0I86 ;
; -3725            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_axi2mem|ax_req_q.addr[11]          ; LAB_RE:X67Y64Z0I86 ;
; -3725            ; inst_ddr4|emif_fm_0|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor ; LAB_RE:X172Y206Z0I103 ; i_dm_top|i_dm_mem|rdata_q[32]~DUPLICATE ; LAB_RE:X66Y59Z0I86 ;
+------------------+------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top Ignored Large Hold-failing Connections                                                                                                                                                                                            ;
+------------------+------------------------------------------------------------------------------+-----------------------+--------------------------------------------------------------------------------------+----------------------+
; Worst hold slack ; Oterm name                                                                   ; Oterm TLP             ; To Node                                                                              ; Iterm TLP            ;
+------------------+------------------------------------------------------------------------------+-----------------------+--------------------------------------------------------------------------------------+----------------------+
; -5700            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|rptr_q[7]           ; LAB_RE:X180Y85Z0I90   ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|gen_sync[7].i_sync|reg_q[0] ; LAB_RE:X178Y85Z0I56  ;
; -5693            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|wptr_q[6]            ; LAB_RE:X158Y185Z0I122 ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|gen_sync[6].i_sync|reg_q[0]  ; LAB_RE:X158Y184Z0I23 ;
; -5690            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|wptr_q[3]~DUPLICATE  ; LAB_RE:X157Y185Z0I125 ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|gen_sync[3].i_sync|reg_q[0]  ; LAB_RE:X158Y184Z0I59 ;
; -5671            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_aw|rptr_q[4]           ; LAB_RE:X179Y85Z0I125  ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_aw|gen_sync[4].i_sync|reg_q[0] ; LAB_RE:X173Y84Z0I64  ;
; -5640            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[7]~DUPLICATE ; LAB_RE:X183Y123Z0I101 ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_ar|gen_sync[7].i_sync|reg_q[0] ; LAB_RE:X179Y123Z0I52 ;
; -5637            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|wptr_q[2]            ; LAB_RE:X157Y185Z0I102 ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|gen_sync[2].i_sync|reg_q[0]  ; LAB_RE:X158Y184Z0I74 ;
; -5621            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|wptr_q[1]~DUPLICATE  ; LAB_RE:X157Y185Z0I89  ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|gen_sync[1].i_sync|reg_q[0]  ; LAB_RE:X158Y184Z0I39 ;
; -5613            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_src_r|wptr_q[8]~DUPLICATE  ; LAB_RE:X159Y185Z0I121 ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_dst_r|gen_sync[8].i_sync|reg_q[0]  ; LAB_RE:X158Y184Z0I29 ;
; -5611            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[8]           ; LAB_RE:X183Y123Z0I123 ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_ar|gen_sync[8].i_sync|reg_q[0] ; LAB_RE:X180Y119Z0I57 ;
; -5587            ; axi_clock_converter|i_axi_cdc_dst|i_cdc_fifo_gray_dst_ar|rptr_q[0]           ; LAB_RE:X183Y121Z0I98  ; axi_clock_converter|i_axi_cdc_src|i_cdc_fifo_gray_src_ar|gen_sync[0].i_sync|reg_q[0] ; LAB_RE:X180Y119Z0I32 ;
+------------------+------------------------------------------------------------------------------+-----------------------+--------------------------------------------------------------------------------------+----------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------+------------------------------+
; Routing Resource Type       ; Usage                        ;
+-----------------------------+------------------------------+
; Block Input Mux Wrapbacks   ; 167 / 516,600 ( < 1 % )      ;
; Block Input Muxes           ; 405,343 / 5,658,000 ( 7 % )  ;
; Block interconnects         ; 312,468 / 6,625,600 ( 5 % )  ;
; C1 interconnects            ; 181,581 / 2,769,200 ( 7 % )  ;
; C4 interconnects            ; 111,602 / 2,640,400 ( 4 % )  ;
; C8 interconnects            ; 12,814 / 264,040 ( 5 % )     ;
; DCM_muxes                   ; 3 / 824 ( < 1 % )            ;
; DELAY_CHAINs                ; 39 / 17,290 ( < 1 % )        ;
; Direct links                ; 34,559 / 6,625,600 ( < 1 % ) ;
; HIO Buffers                 ; 0 / 45,920 ( 0 % )           ;
; Programmable Invert Buffers ; 39 / 480 ( 8 % )             ;
; Programmable Invert Inputs  ; 23,272 / 513,810 ( 5 % )     ;
; Programmable Inverts        ; 23,272 / 513,810 ( 5 % )     ;
; R0 interconnects            ; 195,058 / 4,620,700 ( 4 % )  ;
; R1 interconnects            ; 126,253 / 2,640,400 ( 5 % )  ;
; R12 interconnects           ; 12,502 / 396,060 ( 3 % )     ;
; R2 interconnects            ; 57,993 / 1,324,300 ( 4 % )   ;
; R4 interconnects            ; 52,680 / 1,332,500 ( 4 % )   ;
; R6 interconnects            ; 83,934 / 1,336,600 ( 6 % )   ;
; Redundancy Muxes            ; 5 / 90,920 ( < 1 % )         ;
; Row Clock Tap-Offs          ; 22,286 / 396,060 ( 6 % )     ;
; Switchbox_clock_muxes       ; 129 / 13,440 ( < 1 % )       ;
; VIO Buffers                 ; 605 / 19,200 ( 3 % )         ;
; Vertical_seam_tap_muxes     ; 135 / 6,720 ( 2 % )          ;
+-----------------------------+------------------------------+


+-------------------+
; Finalize Messages ;
+-------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the Intel FPGA Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Fri Sep 20 15:13:53 2024
    Info: System process ID: 1637847
Info: Command: quartus_fit Example-Project
Info: qfit2_default_script.tcl version: #1
Info: Project  = Example-Project
Info: Revision = Example-Project
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (23166): During hold fix-up, 70 non-routable connections are found and ignored.
Warning (23167): During hold fix-up, 23510 connections with hold failures larger than 3000 ps are found and ignored.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:05
Critical Warning (19527): There are 44 unused RX channels and 44 unused TX channels in the design.
    Info (19528): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19529): The above QSF assignment will preserve the performance of specified channels over time.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:01:11


