vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_0_0/sim/design_2_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_1_0/sim/design_2_axi_bram_ctrl_1_0.vhd" \

# Do not sort compile order
nosort
