
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000283    0.296249 ^ fanout73/A (sg13g2_buf_4)
     8    0.030636    0.046710    0.113830    0.410079 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.046710    0.000184    0.410263 ^ _137_/B (sg13g2_nand3_1)
     5    0.020651    0.190805    0.184068    0.594332 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.190805    0.000005    0.594336 v _244_/B (sg13g2_nand3_1)
     1    0.003733    0.064623    0.086844    0.681180 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.064623    0.000006    0.681186 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003302    0.052796    0.053681    0.734867 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.052796    0.000005    0.734872 v _248_/C (sg13g2_nor3_1)
     1    0.003447    0.087689    0.088076    0.822948 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.087689    0.000005    0.822954 ^ _255_/B (sg13g2_nor4_1)
     1    0.003103    0.040807    0.065350    0.888304 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.040807    0.000002    0.888306 v _256_/B2 (sg13g2_a22oi_1)
     1    0.086142    0.730615    0.551537    1.439843 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.730622    0.001863    1.441706 ^ sine_out[0] (out)
                                              1.441706   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.441706   data arrival time
---------------------------------------------------------------------------------------------
                                              2.408294   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000283    0.296249 ^ fanout73/A (sg13g2_buf_4)
     8    0.030636    0.046710    0.113830    0.410079 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.046710    0.000211    0.410290 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.020265    0.133530    0.140303    0.550592 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133530    0.000060    0.550653 v _234_/A2 (sg13g2_a21oi_1)
     2    0.007712    0.099391    0.133696    0.684349 ^ _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.099391    0.000002    0.684351 ^ _267_/A1 (sg13g2_o21ai_1)
     1    0.003849    0.050703    0.087016    0.771367 v _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.050703    0.000010    0.771378 v _270_/A1 (sg13g2_a21oi_1)
     1    0.003255    0.063815    0.071049    0.842427 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.063815    0.000003    0.842430 ^ _273_/A (sg13g2_nor2_1)
     1    0.003491    0.030136    0.047421    0.889851 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.030136    0.000007    0.889858 v _274_/B1 (sg13g2_a22oi_1)
     1    0.083820    0.711569    0.542732    1.432590 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.711571    0.001123    1.433713 ^ sine_out[1] (out)
                                              1.433713   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.433713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.416287   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000205    0.359884 v _140_/A (sg13g2_nor2_2)
     5    0.025547    0.120218    0.119614    0.479499 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.120218    0.000040    0.479539 ^ _152_/B (sg13g2_nor2_2)
     4    0.022741    0.064115    0.093328    0.572867 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.064115    0.000004    0.572871 v _155_/B1 (sg13g2_a221oi_1)
     1    0.082914    1.066600    0.837780    1.410651 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      1.066600    0.000850    1.411501 ^ sine_out[17] (out)
                                              1.411501   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.411501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438499   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000206    0.359885 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021213    0.241191    0.215832    0.575717 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241191    0.000041    0.575758 ^ _185_/B (sg13g2_nor2_2)
     5    0.024158    0.088548    0.130599    0.706356 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.088548    0.000150    0.706506 v _189_/A2 (sg13g2_o21ai_1)
     1    0.083650    0.830177    0.662169    1.368675 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.830179    0.001071    1.369745 ^ sine_out[32] (out)
                                              1.369745   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.369745   data arrival time
---------------------------------------------------------------------------------------------
                                              2.480255   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000180    0.359860 v _137_/B (sg13g2_nand3_1)
     5    0.021265    0.107567    0.096844    0.456703 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.107567    0.000009    0.456712 ^ _156_/B (sg13g2_nand2b_2)
     2    0.009645    0.056192    0.073847    0.530559 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.056192    0.000017    0.530576 v _176_/A2 (sg13g2_o21ai_1)
     1    0.084304    0.836403    0.651413    1.181989 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.836406    0.001268    1.183257 ^ sine_out[27] (out)
                                              1.183257   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.183257   data arrival time
---------------------------------------------------------------------------------------------
                                              2.666743   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000438    0.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008523    0.034968    0.164130    0.164568 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034968    0.000010    0.164578 v fanout68/A (sg13g2_buf_4)
     6    0.025980    0.033797    0.087594    0.252172 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.033797    0.000172    0.252344 v _142_/A (sg13g2_or2_1)
     7    0.031586    0.108881    0.182048    0.434392 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.108881    0.000128    0.434520 v _187_/A2 (sg13g2_o21ai_1)
     1    0.083541    0.829195    0.670792    1.105312 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.829197    0.001040    1.106352 ^ sine_out[31] (out)
                                              1.106352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.106352   data arrival time
---------------------------------------------------------------------------------------------
                                              2.743648   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000206    0.359885 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021213    0.241191    0.215832    0.575717 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241191    0.000041    0.575758 ^ _185_/B (sg13g2_nor2_2)
     5    0.024158    0.088548    0.130599    0.706356 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.088548    0.000159    0.706515 v _186_/A2 (sg13g2_a21oi_2)
     1    0.082931    0.358108    0.319547    1.026062 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.358110    0.000848    1.026910 ^ sine_out[30] (out)
                                              1.026910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.026910   data arrival time
---------------------------------------------------------------------------------------------
                                              2.823090   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000206    0.359885 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021213    0.241191    0.215832    0.575717 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241191    0.000041    0.575758 ^ _185_/B (sg13g2_nor2_2)
     5    0.024158    0.088548    0.130599    0.706356 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.088548    0.000139    0.706495 v _278_/B (sg13g2_nor2_2)
     1    0.085600    0.362099    0.310584    1.017080 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.362111    0.001714    1.018793 ^ sine_out[6] (out)
                                              1.018793   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.018793   data arrival time
---------------------------------------------------------------------------------------------
                                              2.831207   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002804    0.019673    0.150240    0.150768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019673    0.000002    0.150770 v fanout70/A (sg13g2_buf_2)
     5    0.021696    0.044845    0.089272    0.240043 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044845    0.000157    0.240200 v fanout69/A (sg13g2_buf_4)
     8    0.033207    0.039310    0.097325    0.337525 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039311    0.000230    0.337755 v _125_/A (sg13g2_inv_2)
     3    0.016126    0.042071    0.046334    0.384089 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042071    0.000014    0.384103 ^ fanout53/A (sg13g2_buf_4)
     8    0.031561    0.047194    0.108446    0.492548 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.047194    0.000100    0.492648 ^ _163_/B1 (sg13g2_o21ai_1)
     4    0.028391    0.177275    0.160380    0.653028 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177276    0.000329    0.653357 v _164_/A2 (sg13g2_a21oi_2)
     1    0.083627    0.363145    0.354774    1.008132 ^ _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.363149    0.001079    1.009211 ^ sine_out[21] (out)
                                              1.009211   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.009211   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840789   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002804    0.019673    0.150240    0.150768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019673    0.000002    0.150770 v fanout70/A (sg13g2_buf_2)
     5    0.021696    0.044845    0.089272    0.240043 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044845    0.000157    0.240200 v fanout69/A (sg13g2_buf_4)
     8    0.033207    0.039310    0.097325    0.337525 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039311    0.000230    0.337755 v _125_/A (sg13g2_inv_2)
     3    0.016126    0.042071    0.046334    0.384089 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042071    0.000014    0.384103 ^ fanout53/A (sg13g2_buf_4)
     8    0.031561    0.047194    0.108446    0.492548 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.047194    0.000100    0.492648 ^ _163_/B1 (sg13g2_o21ai_1)
     4    0.028391    0.177275    0.160380    0.653028 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177276    0.000301    0.653330 v _276_/B (sg13g2_nor2_2)
     1    0.085857    0.367585    0.351149    1.004479 ^ _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.367598    0.001803    1.006282 ^ sine_out[4] (out)
                                              1.006282   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006282   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843718   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002804    0.019673    0.150240    0.150768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019673    0.000002    0.150770 v fanout70/A (sg13g2_buf_2)
     5    0.021696    0.044845    0.089272    0.240043 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044845    0.000157    0.240200 v fanout69/A (sg13g2_buf_4)
     8    0.033207    0.039310    0.097325    0.337525 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039311    0.000230    0.337755 v _125_/A (sg13g2_inv_2)
     3    0.016126    0.042071    0.046334    0.384089 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042071    0.000014    0.384103 ^ fanout53/A (sg13g2_buf_4)
     8    0.031561    0.047194    0.108446    0.492548 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.047194    0.000100    0.492648 ^ _163_/B1 (sg13g2_o21ai_1)
     4    0.028391    0.177275    0.160380    0.653028 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177275    0.000083    0.653112 v _282_/A2 (sg13g2_a21oi_2)
     1    0.082656    0.359179    0.352173    1.005284 ^ _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.359182    0.000773    1.006058 ^ sine_out[10] (out)
                                              1.006058   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006058   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843942   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002804    0.019673    0.150240    0.150768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019673    0.000002    0.150770 v fanout70/A (sg13g2_buf_2)
     5    0.021696    0.044845    0.089272    0.240043 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044845    0.000157    0.240200 v fanout69/A (sg13g2_buf_4)
     8    0.033207    0.039310    0.097325    0.337525 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039311    0.000230    0.337755 v _125_/A (sg13g2_inv_2)
     3    0.016126    0.042071    0.046334    0.384089 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042071    0.000014    0.384103 ^ fanout53/A (sg13g2_buf_4)
     8    0.031561    0.047194    0.108446    0.492548 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.047194    0.000100    0.492648 ^ _163_/B1 (sg13g2_o21ai_1)
     4    0.028391    0.177275    0.160380    0.653028 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177276    0.000340    0.653368 v _184_/A1 (sg13g2_a21oi_2)
     1    0.082694    0.356912    0.344344    0.997712 ^ _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.356914    0.000773    0.998486 ^ sine_out[29] (out)
                                              0.998486   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.998486   data arrival time
---------------------------------------------------------------------------------------------
                                              2.851514   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000206    0.359885 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021213    0.241191    0.215832    0.575717 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241191    0.000090    0.575807 ^ _147_/B (sg13g2_nand2_2)
     2    0.011640    0.071784    0.111903    0.687711 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.071784    0.000026    0.687736 v _275_/B (sg13g2_nor2_2)
     1    0.082715    0.349836    0.295231    0.982967 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.349838    0.000792    0.983760 ^ sine_out[3] (out)
                                              0.983760   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.983760   data arrival time
---------------------------------------------------------------------------------------------
                                              2.866241   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000438    0.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008523    0.034968    0.164130    0.164568 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034968    0.000010    0.164578 v fanout68/A (sg13g2_buf_4)
     6    0.025980    0.033797    0.087594    0.252172 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.033797    0.000172    0.252344 v _142_/A (sg13g2_or2_1)
     7    0.031586    0.108881    0.182048    0.434392 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.108881    0.000226    0.434619 v _143_/B (sg13g2_nor2_1)
     2    0.012237    0.128951    0.134617    0.569236 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.128951    0.000007    0.569243 ^ _144_/B (sg13g2_nand2_2)
     2    0.011432    0.062525    0.090367    0.659610 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062525    0.000014    0.659624 v _212_/B (sg13g2_nor2_2)
     2    0.089449    0.376987    0.310457    0.970081 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.376990    0.000893    0.970975 ^ sine_out[2] (out)
                                              0.970975   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.970975   data arrival time
---------------------------------------------------------------------------------------------
                                              2.879025   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000283    0.296249 ^ fanout73/A (sg13g2_buf_4)
     8    0.030636    0.046710    0.113830    0.410079 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.046710    0.000184    0.410263 ^ _137_/B (sg13g2_nand3_1)
     5    0.020651    0.190805    0.184068    0.594332 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.190805    0.000004    0.594336 v _138_/B (sg13g2_nor2_2)
     2    0.013679    0.099465    0.121748    0.716084 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.099465    0.000075    0.716159 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.082581    0.246835    0.250103    0.966262 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.246838    0.000750    0.967012 v sine_out[13] (out)
                                              0.967012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967012   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882988   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006688    0.029708    0.159578    0.159944 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029708    0.000015    0.159960 v fanout61/A (sg13g2_buf_1)
     5    0.023522    0.079107    0.112798    0.272757 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079108    0.000420    0.273177 v fanout60/A (sg13g2_buf_4)
     8    0.033923    0.040621    0.114541    0.387718 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040621    0.000007    0.387725 v _130_/A (sg13g2_nor2_1)
     2    0.010931    0.106670    0.107616    0.495341 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106670    0.000006    0.495347 ^ _136_/B (sg13g2_nand2b_2)
     4    0.027094    0.103061    0.121063    0.616410 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.103061    0.000290    0.616700 v _277_/A (sg13g2_nor2_2)
     1    0.085537    0.361842    0.319380    0.936080 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.361853    0.001700    0.937780 ^ sine_out[5] (out)
                                              0.937780   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.937780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.912220   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006688    0.029708    0.159578    0.159944 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029708    0.000015    0.159960 v fanout61/A (sg13g2_buf_1)
     5    0.023522    0.079107    0.112798    0.272757 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079108    0.000420    0.273177 v fanout60/A (sg13g2_buf_4)
     8    0.033923    0.040621    0.114541    0.387718 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040621    0.000007    0.387725 v _130_/A (sg13g2_nor2_1)
     2    0.010931    0.106670    0.107616    0.495341 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106670    0.000006    0.495347 ^ _136_/B (sg13g2_nand2b_2)
     4    0.027094    0.103061    0.121063    0.616410 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.103061    0.000186    0.616596 v _279_/A (sg13g2_nor2_2)
     1    0.083747    0.354463    0.314602    0.931198 ^ _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.354468    0.001121    0.932319 ^ sine_out[7] (out)
                                              0.932319   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.932319   data arrival time
---------------------------------------------------------------------------------------------
                                              2.917681   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006688    0.029708    0.159578    0.159944 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029708    0.000015    0.159960 v fanout61/A (sg13g2_buf_1)
     5    0.023522    0.079107    0.112798    0.272757 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079108    0.000420    0.273177 v fanout60/A (sg13g2_buf_4)
     8    0.033923    0.040621    0.114541    0.387718 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040621    0.000031    0.387749 v _131_/A (sg13g2_or2_1)
     6    0.034994    0.118961    0.192612    0.580361 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.118961    0.000137    0.580498 v _280_/B1 (sg13g2_a21oi_2)
     1    0.083144    0.360114    0.327562    0.908060 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.360117    0.000928    0.908989 ^ sine_out[9] (out)
                                              0.908989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.908989   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941011   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006688    0.029708    0.159578    0.159944 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029708    0.000015    0.159960 v fanout61/A (sg13g2_buf_1)
     5    0.023522    0.079107    0.112798    0.272757 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079108    0.000420    0.273177 v fanout60/A (sg13g2_buf_4)
     8    0.033923    0.040621    0.114541    0.387718 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040621    0.000031    0.387749 v _131_/A (sg13g2_or2_1)
     6    0.034994    0.118961    0.192612    0.580361 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.118961    0.000146    0.580507 v _283_/B1 (sg13g2_a21oi_2)
     1    0.083088    0.359886    0.327413    0.907920 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.359889    0.000910    0.908831 ^ sine_out[11] (out)
                                              0.908831   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.908831   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941170   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000283    0.296249 ^ fanout73/A (sg13g2_buf_4)
     8    0.030636    0.046710    0.113830    0.410079 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.046710    0.000184    0.410263 ^ _137_/B (sg13g2_nand3_1)
     5    0.020651    0.190805    0.184068    0.594332 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.190805    0.000009    0.594340 v _156_/B (sg13g2_nand2b_2)
     2    0.010201    0.060401    0.072824    0.667165 ^ _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.060401    0.000018    0.667183 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.084245    0.250787    0.234261    0.901444 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.250796    0.001248    0.902692 v sine_out[18] (out)
                                              0.902692   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.902692   data arrival time
---------------------------------------------------------------------------------------------
                                              2.947308   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007060    0.038983    0.165315    0.165681 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.038983    0.000016    0.165697 ^ fanout61/A (sg13g2_buf_1)
     5    0.024040    0.104127    0.125726    0.291423 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.104161    0.000432    0.291855 ^ fanout60/A (sg13g2_buf_4)
     8    0.034023    0.051401    0.142897    0.434752 ^ fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.051401    0.000031    0.434782 ^ _131_/A (sg13g2_or2_1)
     6    0.036497    0.153308    0.174604    0.609386 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.153308    0.000020    0.609406 ^ _145_/A (sg13g2_nand2_2)
     1    0.083515    0.259149    0.277665    0.887071 v _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.259150    0.001048    0.888119 v sine_out[14] (out)
                                              0.888119   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.888119   data arrival time
---------------------------------------------------------------------------------------------
                                              2.961881   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007060    0.038983    0.165315    0.165681 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.038983    0.000016    0.165697 ^ fanout61/A (sg13g2_buf_1)
     5    0.024040    0.104127    0.125726    0.291423 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.104161    0.000432    0.291855 ^ fanout60/A (sg13g2_buf_4)
     8    0.034023    0.051401    0.142897    0.434752 ^ fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.051401    0.000031    0.434782 ^ _131_/A (sg13g2_or2_1)
     6    0.036497    0.153308    0.174604    0.609386 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.153308    0.000057    0.609443 ^ _149_/A (sg13g2_nand2_2)
     1    0.083370    0.258727    0.277385    0.886828 v _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.258728    0.001001    0.887830 v sine_out[15] (out)
                                              0.887830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.887830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.962170   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002804    0.019673    0.150240    0.150768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019673    0.000002    0.150770 v fanout70/A (sg13g2_buf_2)
     5    0.021696    0.044845    0.089272    0.240043 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044845    0.000157    0.240200 v fanout69/A (sg13g2_buf_4)
     8    0.033207    0.039310    0.097325    0.337525 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039311    0.000230    0.337755 v _125_/A (sg13g2_inv_2)
     3    0.016126    0.042071    0.046334    0.384089 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042071    0.000015    0.384104 ^ _161_/A (sg13g2_nand2_2)
     3    0.020519    0.073433    0.079558    0.463661 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.073434    0.000104    0.463766 v _177_/B (sg13g2_nand2_2)
     3    0.013223    0.048060    0.062684    0.526450 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.048060    0.000050    0.526500 ^ _179_/A (sg13g2_nand2_2)
     2    0.011419    0.051824    0.060330    0.586831 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.051824    0.000016    0.586847 v _281_/B (sg13g2_nor2_2)
     1    0.087330    0.368653    0.298433    0.885280 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.368672    0.002252    0.887533 ^ sine_out[8] (out)
                                              0.887533   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.887533   data arrival time
---------------------------------------------------------------------------------------------
                                              2.962467   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000205    0.359884 v _140_/A (sg13g2_nor2_2)
     5    0.025547    0.120218    0.119614    0.479499 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.120218    0.000040    0.479539 ^ _152_/B (sg13g2_nor2_2)
     4    0.022741    0.064115    0.093328    0.572867 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.064115    0.000050    0.572917 v _165_/A2 (sg13g2_a21oi_2)
     1    0.083184    0.358977    0.309793    0.882710 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.358981    0.000940    0.883650 ^ sine_out[22] (out)
                                              0.883650   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.883650   data arrival time
---------------------------------------------------------------------------------------------
                                              2.966350   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000283    0.296249 ^ fanout73/A (sg13g2_buf_4)
     8    0.030636    0.046710    0.113830    0.410079 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.046710    0.000146    0.410225 ^ _141_/A (sg13g2_or2_1)
     3    0.011970    0.057499    0.102140    0.512365 ^ _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.057499    0.000004    0.512369 ^ _173_/A2 (sg13g2_o21ai_1)
     2    0.007619    0.064479    0.080517    0.592886 v _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.064479    0.000039    0.592924 v _174_/B (sg13g2_nand2_1)
     1    0.006300    0.047393    0.059148    0.652073 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.047393    0.000008    0.652081 ^ _175_/B (sg13g2_nand2_2)
     1    0.084013    0.253077    0.225482    0.877563 v _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.253084    0.001169    0.878733 v sine_out[26] (out)
                                              0.878733   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.878733   data arrival time
---------------------------------------------------------------------------------------------
                                              2.971267   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000283    0.296249 ^ fanout73/A (sg13g2_buf_4)
     8    0.030636    0.046710    0.113830    0.410079 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.046710    0.000184    0.410263 ^ _137_/B (sg13g2_nand3_1)
     5    0.020651    0.190805    0.184068    0.594332 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.190805    0.000001    0.594333 v _166_/A (sg13g2_nor2_1)
     1    0.006166    0.087506    0.116189    0.710522 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.087506    0.000009    0.710531 ^ _167_/B (sg13g2_nor2_2)
     1    0.084231    0.139430    0.157652    0.868183 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.139481    0.001238    0.869422 v sine_out[23] (out)
                                              0.869422   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.869422   data arrival time
---------------------------------------------------------------------------------------------
                                              2.980578   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000173    0.359853 v _158_/B (sg13g2_nor2_1)
     3    0.011724    0.115709    0.105611    0.465464 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.115709    0.000005    0.465469 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.006007    0.070506    0.100975    0.566445 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.070506    0.000012    0.566457 v _160_/B (sg13g2_nor2_2)
     1    0.083746    0.354059    0.297422    0.863878 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.354064    0.001083    0.864961 ^ sine_out[19] (out)
                                              0.864961   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.864961   data arrival time
---------------------------------------------------------------------------------------------
                                              2.985039   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.009982    0.040245    0.167616    0.167951 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.040245    0.000008    0.167959 v fanout74/A (sg13g2_buf_4)
     7    0.036917    0.041940    0.097679    0.265638 v fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.041941    0.000274    0.265912 v fanout73/A (sg13g2_buf_4)
     8    0.030020    0.036890    0.093768    0.359680 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.036891    0.000206    0.359885 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021213    0.241191    0.215832    0.575717 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241191    0.000025    0.575742 ^ _171_/A (sg13g2_nand2_1)
     1    0.005903    0.082167    0.106644    0.682386 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.082167    0.000009    0.682395 v _172_/B (sg13g2_nand2_2)
     1    0.082592    0.178726    0.175950    0.858345 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.178730    0.000755    0.859100 ^ sine_out[25] (out)
                                              0.859100   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.859100   data arrival time
---------------------------------------------------------------------------------------------
                                              2.990900   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002892    0.024418    0.153360    0.153888 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.024418    0.000002    0.153891 ^ fanout70/A (sg13g2_buf_2)
     5    0.022444    0.055357    0.091656    0.245546 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.055357    0.000164    0.245710 ^ fanout69/A (sg13g2_buf_4)
     8    0.034032    0.049906    0.117538    0.363248 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.049906    0.000237    0.363485 ^ _125_/A (sg13g2_inv_2)
     3    0.015719    0.034358    0.045248    0.408733 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.034358    0.000014    0.408748 v _161_/A (sg13g2_nand2_2)
     3    0.021362    0.056590    0.055762    0.464509 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.056590    0.000110    0.464619 ^ _177_/B (sg13g2_nand2_2)
     3    0.012743    0.052248    0.072308    0.536927 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.052248    0.000049    0.536976 v _179_/A (sg13g2_nand2_2)
     2    0.012191    0.043813    0.047160    0.584136 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.043813    0.000018    0.584154 ^ _180_/B (sg13g2_nand2_2)
     1    0.083742    0.252274    0.223240    0.807394 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.252280    0.001084    0.808477 v sine_out[28] (out)
                                              0.808477   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.808477   data arrival time
---------------------------------------------------------------------------------------------
                                              3.041523   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000438    0.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008895    0.045850    0.170712    0.171150 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.045850    0.000010    0.171160 ^ fanout68/A (sg13g2_buf_4)
     6    0.026545    0.042736    0.106330    0.277490 ^ fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.042736    0.000177    0.277667 ^ _142_/A (sg13g2_or2_1)
     7    0.032867    0.138869    0.160253    0.437920 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.138869    0.000162    0.438081 ^ _168_/B (sg13g2_nor2_1)
     2    0.005947    0.047834    0.069083    0.507165 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.047834    0.000002    0.507167 v _169_/B (sg13g2_nand2_1)
     1    0.006250    0.044046    0.052612    0.559779 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.044046    0.000007    0.559786 ^ _170_/B (sg13g2_nand2_2)
     1    0.082404    0.248318    0.220802    0.780588 v _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.248320    0.000696    0.781283 v sine_out[24] (out)
                                              0.781283   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.781283   data arrival time
---------------------------------------------------------------------------------------------
                                              3.068717   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    0.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002804    0.019673    0.150240    0.150768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019673    0.000002    0.150770 v fanout70/A (sg13g2_buf_2)
     5    0.021696    0.044845    0.089272    0.240043 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044845    0.000157    0.240200 v fanout69/A (sg13g2_buf_4)
     8    0.033207    0.039310    0.097325    0.337525 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039311    0.000230    0.337755 v _125_/A (sg13g2_inv_2)
     3    0.016126    0.042071    0.046334    0.384089 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042071    0.000015    0.384104 ^ _161_/A (sg13g2_nand2_2)
     3    0.020519    0.073433    0.079558    0.463661 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.073434    0.000105    0.463767 v _162_/A2 (sg13g2_a21oi_2)
     1    0.083623    0.360844    0.314943    0.778710 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.360849    0.001076    0.779786 ^ sine_out[20] (out)
                                              0.779786   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.779786   data arrival time
---------------------------------------------------------------------------------------------
                                              3.070215   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000438    0.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008523    0.034968    0.164130    0.164568 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034968    0.000010    0.164578 v fanout68/A (sg13g2_buf_4)
     6    0.025980    0.033797    0.087594    0.252172 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.033797    0.000172    0.252344 v _142_/A (sg13g2_or2_1)
     7    0.031586    0.108881    0.182048    0.434392 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.108881    0.000150    0.434542 v _148_/A2 (sg13g2_a21oi_2)
     1    0.084641    0.365471    0.332113    0.766655 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.365478    0.001402    0.768056 ^ sine_out[16] (out)
                                              0.768056   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.768056   data arrival time
---------------------------------------------------------------------------------------------
                                              3.081944   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    0.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006688    0.029708    0.159578    0.159944 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.029708    0.000015    0.159960 v fanout61/A (sg13g2_buf_1)
     5    0.023522    0.079107    0.112798    0.272757 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079108    0.000420    0.273177 v fanout60/A (sg13g2_buf_4)
     8    0.033923    0.040621    0.114541    0.387718 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.040621    0.000007    0.387725 v _130_/A (sg13g2_nor2_1)
     2    0.010931    0.106670    0.107616    0.495341 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.106670    0.000032    0.495373 ^ _284_/A (sg13g2_and2_2)
     1    0.085902    0.183237    0.254628    0.750001 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.183251    0.001757    0.751758 ^ sine_out[12] (out)
                                              0.751758   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.751758   data arrival time
---------------------------------------------------------------------------------------------
                                              3.098242   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001184    0.000592    0.000592 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.111469    0.230590    0.320296    0.320888 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.230590    0.000289    0.321177 ^ _127_/A (sg13g2_inv_8)
     1    0.086836    0.078459    0.099420    0.420597 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.078527    0.002058    0.422654 v signB (out)
                                              0.422654   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.422654   data arrival time
---------------------------------------------------------------------------------------------
                                              3.427346   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000438    0.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008523    0.034968    0.164130    0.164568 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034968    0.000010    0.164578 v fanout68/A (sg13g2_buf_4)
     6    0.025980    0.033797    0.087594    0.252172 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.033797    0.000172    0.252344 v _142_/A (sg13g2_or2_1)
     7    0.031586    0.108881    0.182048    0.434392 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.108881    0.000226    0.434619 v _143_/B (sg13g2_nor2_1)
     2    0.012237    0.128951    0.134617    0.569236 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.128951    0.000007    0.569243 ^ _144_/B (sg13g2_nand2_2)
     2    0.011432    0.062525    0.090367    0.659610 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062525    0.000014    0.659624 v _212_/B (sg13g2_nor2_2)
     2    0.089449    0.376987    0.310457    0.970081 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.376987    0.000056    0.970137 ^ _213_/C (sg13g2_nand3_1)
     2    0.009436    0.133312    0.195309    1.165446 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.133312    0.000029    1.165476 v _214_/B (sg13g2_xnor2_1)
     1    0.001765    0.053419    0.117035    1.282511 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.053419    0.000002    1.282513 v _300_/D (sg13g2_dfrbpq_2)
                                              1.282513   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001184    0.000592    5.000592 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850592   clock uncertainty
                                  0.000000    4.850592   clock reconvergence pessimism
                                 -0.129463    4.721129   library setup time
                                              4.721129   data required time
---------------------------------------------------------------------------------------------
                                              4.721129   data required time
                                             -1.282513   data arrival time
---------------------------------------------------------------------------------------------
                                              3.438616   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000438    0.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008523    0.034968    0.164130    0.164568 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034968    0.000010    0.164578 v fanout68/A (sg13g2_buf_4)
     6    0.025980    0.033797    0.087594    0.252172 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.033797    0.000172    0.252344 v _142_/A (sg13g2_or2_1)
     7    0.031586    0.108881    0.182048    0.434392 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.108881    0.000226    0.434619 v _143_/B (sg13g2_nor2_1)
     2    0.012237    0.128951    0.134617    0.569236 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.128951    0.000007    0.569243 ^ _144_/B (sg13g2_nand2_2)
     2    0.011432    0.062525    0.090367    0.659610 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062525    0.000014    0.659624 v _212_/B (sg13g2_nor2_2)
     2    0.089449    0.376987    0.310457    0.970081 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.376987    0.000056    0.970137 ^ _213_/C (sg13g2_nand3_1)
     2    0.009436    0.133312    0.195309    1.165446 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.133312    0.000013    1.165459 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003568    0.073732    0.068369    1.233828 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.073732    0.000008    1.233835 ^ _219_/A (sg13g2_inv_1)
     1    0.002111    0.023671    0.037378    1.271213 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023671    0.000004    1.271218 v _301_/D (sg13g2_dfrbpq_1)
                                              1.271218   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850588   clock uncertainty
                                  0.000000    4.850588   clock reconvergence pessimism
                                 -0.118757    4.731832   library setup time
                                              4.731832   data required time
---------------------------------------------------------------------------------------------
                                              4.731832   data required time
                                             -1.271218   data arrival time
---------------------------------------------------------------------------------------------
                                              3.460614   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001184    0.000592    0.000592 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.111469    0.230590    0.320296    0.320888 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.230591    0.000965    0.321853 ^ sign (out)
                                              0.321853   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.321853   data arrival time
---------------------------------------------------------------------------------------------
                                              3.528147   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000188    0.296154 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008766    0.073153    0.095595    0.391749 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073153    0.000003    0.391752 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009607    0.135044    0.141393    0.533145 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135044    0.000020    0.533165 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009999    0.094363    0.124673    0.657838 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094363    0.000023    0.657861 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009308    0.132196    0.154086    0.811947 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132196    0.000029    0.811976 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009036    0.083798    0.120413    0.932390 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083798    0.000022    0.932412 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005874    0.101918    0.118554    1.050966 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.101918    0.000005    1.050970 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002032    0.058065    0.108548    1.159518 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058065    0.000004    1.159522 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.159522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000688    0.000344    5.000344 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850344   clock uncertainty
                                  0.000000    4.850344   clock reconvergence pessimism
                                 -0.127956    4.722388   library setup time
                                              4.722388   data required time
---------------------------------------------------------------------------------------------
                                              4.722388   data required time
                                             -1.159522   data arrival time
---------------------------------------------------------------------------------------------
                                              3.562866   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000188    0.296154 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008766    0.073153    0.095595    0.391749 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073153    0.000003    0.391752 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009607    0.135044    0.141393    0.533145 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135044    0.000020    0.533165 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009999    0.094363    0.124673    0.657838 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094363    0.000023    0.657861 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009308    0.132196    0.154086    0.811947 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132196    0.000029    0.811976 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009036    0.083798    0.120413    0.932390 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083798    0.000024    0.932414 v _208_/B (sg13g2_xor2_1)
     1    0.001876    0.048998    0.109485    1.041899 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048998    0.000003    1.041902 v _298_/D (sg13g2_dfrbpq_1)
                                              1.041902   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000732    0.000366    5.000366 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850366   clock uncertainty
                                  0.000000    4.850366   clock reconvergence pessimism
                                 -0.127986    4.722380   library setup time
                                              4.722380   data required time
---------------------------------------------------------------------------------------------
                                              4.722380   data required time
                                             -1.041902   data arrival time
---------------------------------------------------------------------------------------------
                                              3.680478   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000188    0.296154 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008766    0.073153    0.095595    0.391749 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073153    0.000003    0.391752 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009607    0.135044    0.141393    0.533145 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135044    0.000020    0.533165 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009999    0.094363    0.124673    0.657838 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094363    0.000023    0.657861 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009308    0.132196    0.154086    0.811947 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132196    0.000028    0.811975 ^ _204_/B (sg13g2_xor2_1)
     1    0.001555    0.047731    0.119209    0.931183 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047731    0.000000    0.931184 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.931184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000875    0.000437    5.000438 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850438   clock uncertainty
                                  0.000000    4.850438   clock reconvergence pessimism
                                 -0.124557    4.725880   library setup time
                                              4.725880   data required time
---------------------------------------------------------------------------------------------
                                              4.725880   data required time
                                             -0.931184   data arrival time
---------------------------------------------------------------------------------------------
                                              3.794696   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000188    0.296154 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008766    0.073153    0.095595    0.391749 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073153    0.000003    0.391752 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009607    0.135044    0.141393    0.533145 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135044    0.000020    0.533165 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009999    0.094363    0.124673    0.657838 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094363    0.000024    0.657862 v _200_/A (sg13g2_xor2_1)
     1    0.001897    0.048793    0.118255    0.776118 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048793    0.000003    0.776121 v _296_/D (sg13g2_dfrbpq_1)
                                              0.776121   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001056    0.000528    5.000528 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850528   clock uncertainty
                                  0.000000    4.850528   clock reconvergence pessimism
                                 -0.127830    4.722698   library setup time
                                              4.722698   data required time
---------------------------------------------------------------------------------------------
                                              4.722698   data required time
                                             -0.776121   data arrival time
---------------------------------------------------------------------------------------------
                                              3.946577   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000188    0.296154 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008766    0.073153    0.095595    0.391749 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.073153    0.000003    0.391752 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009607    0.135044    0.141393    0.533145 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135044    0.000019    0.533164 ^ _196_/A (sg13g2_xor2_1)
     1    0.002839    0.060252    0.131978    0.665142 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.060252    0.000012    0.665154 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.665154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001199    0.000600    5.000600 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850600   clock uncertainty
                                  0.000000    4.850600   clock reconvergence pessimism
                                 -0.128594    4.722005   library setup time
                                              4.722005   data required time
---------------------------------------------------------------------------------------------
                                              4.722005   data required time
                                             -0.665154   data arrival time
---------------------------------------------------------------------------------------------
                                              4.056852   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    0.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
     3    0.010600    0.054001    0.175580    0.175915 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.054001    0.000008    0.175923 ^ fanout74/A (sg13g2_buf_4)
     7    0.037972    0.053540    0.120043    0.295966 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.053540    0.000188    0.296154 ^ _191_/A (sg13g2_xnor2_1)
     2    0.009183    0.108849    0.115718    0.411872 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.108849    0.000006    0.411878 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001896    0.061507    0.106450    0.518328 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.061507    0.000003    0.518331 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.518331   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000671    0.000335    5.000335 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850336   clock uncertainty
                                  0.000000    4.850336   clock reconvergence pessimism
                                 -0.129082    4.721254   library setup time
                                              4.721254   data required time
---------------------------------------------------------------------------------------------
                                              4.721254   data required time
                                             -0.518331   data arrival time
---------------------------------------------------------------------------------------------
                                              4.202923   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039130    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001218    0.000609    0.000609 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004091    0.029022    0.156925    0.157534 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029022    0.000003    0.157537 ^ fanout76/A (sg13g2_buf_4)
     7    0.039407    0.054180    0.107813    0.265350 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.054180    0.000101    0.265451 ^ _128_/A (sg13g2_inv_4)
     5    0.023544    0.029066    0.040301    0.305752 v _128_/Y (sg13g2_inv_4)
                                                         DPATH.SUM.ha_0.S (net)
                      0.029066    0.000001    0.305753 v _293_/D (sg13g2_dfrbpq_1)
                                              0.305753   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039130    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001218    0.000609    5.000609 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850609   clock uncertainty
                                  0.000000    4.850609   clock reconvergence pessimism
                                 -0.120688    4.729920   library setup time
                                              4.729920   data required time
---------------------------------------------------------------------------------------------
                                              4.729920   data required time
                                             -0.305753   data arrival time
---------------------------------------------------------------------------------------------
                                              4.424167   slack (MET)



