#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Dec 12 16:00:57 2017
# Process ID: 19696
# Log file: /home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/planAhead_run_4/planAhead.log
# Journal file: /home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/developer/Proyectos/xilinx/ProcesadorESCOMpis/ProcesadorESCOMips/pa.fromNetlist.tcl
set_property iostandard LVCMOS33 [get_ports [list {DATA[7]} {DATA[6]} {DATA[5]} {DATA[4]} {DATA[3]} {DATA[2]} {DATA[1]} {DATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {PC[7]} {PC[6]} {PC[5]} {PC[4]} {PC[3]} {PC[2]} {PC[1]} {PC[0]}]]
startgroup
set_property package_pin H17 [get_ports {DATA[7]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {DATA[6]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {DATA[5]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {DATA[4]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {DATA[3]}]
endgroup
startgroup
set_property package_pin V17 [get_ports {DATA[2]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {DATA[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {DATA[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {PC[7]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {PC[6]}]
endgroup
startgroup
set_property package_pin U14 [get_ports {PC[5]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {PC[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {PC[3]}]
endgroup
startgroup
set_property package_pin V14 [get_ports {PC[2]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {PC[1]}]
endgroup
startgroup
set_property package_pin V11 [get_ports {PC[0]}]
endgroup
save_constraints
