-- VHDL test case input
target := expression;
