module register (d, q, wr_en, reset, clk);
	output logic [63:0] d;
	input logic [63:0] q;
	input logic wr_en, reset, clk;
	genvar i;

	// I want to change d in the dff to be q when wr_en is 0,
	generate
	 for(i=0; i<64; i++) begin : eachDff
		D_FF dff (.q(q[i]),  .d(d[i]), .reset, .clk);
	 end
	endgenerate

	
endmodule