
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//newgidmap_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401760 <.init>:
  401760:	stp	x29, x30, [sp, #-16]!
  401764:	mov	x29, sp
  401768:	bl	401cb0 <ferror@plt+0x60>
  40176c:	ldp	x29, x30, [sp], #16
  401770:	ret

Disassembly of section .plt:

0000000000401780 <getpwnam_r@plt-0x20>:
  401780:	stp	x16, x30, [sp, #-16]!
  401784:	adrp	x16, 418000 <ferror@plt+0x163b0>
  401788:	ldr	x17, [x16, #4088]
  40178c:	add	x16, x16, #0xff8
  401790:	br	x17
  401794:	nop
  401798:	nop
  40179c:	nop

00000000004017a0 <getpwnam_r@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017a4:	ldr	x17, [x16]
  4017a8:	add	x16, x16, #0x0
  4017ac:	br	x17

00000000004017b0 <strtoul@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017b4:	ldr	x17, [x16, #8]
  4017b8:	add	x16, x16, #0x8
  4017bc:	br	x17

00000000004017c0 <strlen@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017c4:	ldr	x17, [x16, #16]
  4017c8:	add	x16, x16, #0x10
  4017cc:	br	x17

00000000004017d0 <fputs@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017d4:	ldr	x17, [x16, #24]
  4017d8:	add	x16, x16, #0x18
  4017dc:	br	x17

00000000004017e0 <syslog@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017e4:	ldr	x17, [x16, #32]
  4017e8:	add	x16, x16, #0x20
  4017ec:	br	x17

00000000004017f0 <exit@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4017f4:	ldr	x17, [x16, #40]
  4017f8:	add	x16, x16, #0x28
  4017fc:	br	x17

0000000000401800 <perror@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401804:	ldr	x17, [x16, #48]
  401808:	add	x16, x16, #0x30
  40180c:	br	x17

0000000000401810 <ulckpwdf@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401814:	ldr	x17, [x16, #56]
  401818:	add	x16, x16, #0x38
  40181c:	br	x17

0000000000401820 <strtoll@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401824:	ldr	x17, [x16, #64]
  401828:	add	x16, x16, #0x40
  40182c:	br	x17

0000000000401830 <geteuid@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401834:	ldr	x17, [x16, #72]
  401838:	add	x16, x16, #0x48
  40183c:	br	x17

0000000000401840 <sprintf@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401844:	ldr	x17, [x16, #80]
  401848:	add	x16, x16, #0x50
  40184c:	br	x17

0000000000401850 <getuid@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401854:	ldr	x17, [x16, #88]
  401858:	add	x16, x16, #0x58
  40185c:	br	x17

0000000000401860 <putc@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401864:	ldr	x17, [x16, #96]
  401868:	add	x16, x16, #0x60
  40186c:	br	x17

0000000000401870 <qsort@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401874:	ldr	x17, [x16, #104]
  401878:	add	x16, x16, #0x68
  40187c:	br	x17

0000000000401880 <kill@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401884:	ldr	x17, [x16, #112]
  401888:	add	x16, x16, #0x70
  40188c:	br	x17

0000000000401890 <getpwuid_r@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401894:	ldr	x17, [x16, #120]
  401898:	add	x16, x16, #0x78
  40189c:	br	x17

00000000004018a0 <fork@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4018a4:	ldr	x17, [x16, #128]
  4018a8:	add	x16, x16, #0x80
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4018b4:	ldr	x17, [x16, #136]
  4018b8:	add	x16, x16, #0x88
  4018bc:	br	x17

00000000004018c0 <snprintf@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4018c4:	ldr	x17, [x16, #144]
  4018c8:	add	x16, x16, #0x90
  4018cc:	br	x17

00000000004018d0 <fileno@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4018d4:	ldr	x17, [x16, #152]
  4018d8:	add	x16, x16, #0x98
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4018e4:	ldr	x17, [x16, #160]
  4018e8:	add	x16, x16, #0xa0
  4018ec:	br	x17

00000000004018f0 <fsync@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4018f4:	ldr	x17, [x16, #168]
  4018f8:	add	x16, x16, #0xa8
  4018fc:	br	x17

0000000000401900 <getpid@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401904:	ldr	x17, [x16, #176]
  401908:	add	x16, x16, #0xb0
  40190c:	br	x17

0000000000401910 <fopen@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401914:	ldr	x17, [x16, #184]
  401918:	add	x16, x16, #0xb8
  40191c:	br	x17

0000000000401920 <malloc@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401924:	ldr	x17, [x16, #192]
  401928:	add	x16, x16, #0xc0
  40192c:	br	x17

0000000000401930 <open@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401934:	ldr	x17, [x16, #200]
  401938:	add	x16, x16, #0xc8
  40193c:	br	x17

0000000000401940 <strncmp@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401944:	ldr	x17, [x16, #208]
  401948:	add	x16, x16, #0xd0
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401954:	ldr	x17, [x16, #216]
  401958:	add	x16, x16, #0xd8
  40195c:	br	x17

0000000000401960 <memset@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401964:	ldr	x17, [x16, #224]
  401968:	add	x16, x16, #0xe0
  40196c:	br	x17

0000000000401970 <fdopen@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401974:	ldr	x17, [x16, #232]
  401978:	add	x16, x16, #0xe8
  40197c:	br	x17

0000000000401980 <getpwnam@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401984:	ldr	x17, [x16, #240]
  401988:	add	x16, x16, #0xf0
  40198c:	br	x17

0000000000401990 <sleep@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401994:	ldr	x17, [x16, #248]
  401998:	add	x16, x16, #0xf8
  40199c:	br	x17

00000000004019a0 <fchmod@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4019a4:	ldr	x17, [x16, #256]
  4019a8:	add	x16, x16, #0x100
  4019ac:	br	x17

00000000004019b0 <calloc@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4019b4:	ldr	x17, [x16, #264]
  4019b8:	add	x16, x16, #0x108
  4019bc:	br	x17

00000000004019c0 <dprintf@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4019c4:	ldr	x17, [x16, #272]
  4019c8:	add	x16, x16, #0x110
  4019cc:	br	x17

00000000004019d0 <realloc@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4019d4:	ldr	x17, [x16, #280]
  4019d8:	add	x16, x16, #0x118
  4019dc:	br	x17

00000000004019e0 <getc@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4019e4:	ldr	x17, [x16, #288]
  4019e8:	add	x16, x16, #0x120
  4019ec:	br	x17

00000000004019f0 <lckpwdf@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  4019f4:	ldr	x17, [x16, #296]
  4019f8:	add	x16, x16, #0x128
  4019fc:	br	x17

0000000000401a00 <strdup@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a04:	ldr	x17, [x16, #304]
  401a08:	add	x16, x16, #0x130
  401a0c:	br	x17

0000000000401a10 <strerror@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a14:	ldr	x17, [x16, #312]
  401a18:	add	x16, x16, #0x138
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a24:	ldr	x17, [x16, #320]
  401a28:	add	x16, x16, #0x140
  401a2c:	br	x17

0000000000401a30 <strrchr@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a34:	ldr	x17, [x16, #328]
  401a38:	add	x16, x16, #0x148
  401a3c:	br	x17

0000000000401a40 <__gmon_start__@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a44:	ldr	x17, [x16, #336]
  401a48:	add	x16, x16, #0x150
  401a4c:	br	x17

0000000000401a50 <write@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a54:	ldr	x17, [x16, #344]
  401a58:	add	x16, x16, #0x158
  401a5c:	br	x17

0000000000401a60 <fseek@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a64:	ldr	x17, [x16, #352]
  401a68:	add	x16, x16, #0x160
  401a6c:	br	x17

0000000000401a70 <abort@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a74:	ldr	x17, [x16, #360]
  401a78:	add	x16, x16, #0x168
  401a7c:	br	x17

0000000000401a80 <access@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a84:	ldr	x17, [x16, #368]
  401a88:	add	x16, x16, #0x170
  401a8c:	br	x17

0000000000401a90 <feof@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401a94:	ldr	x17, [x16, #376]
  401a98:	add	x16, x16, #0x178
  401a9c:	br	x17

0000000000401aa0 <strcmp@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401aa4:	ldr	x17, [x16, #384]
  401aa8:	add	x16, x16, #0x180
  401aac:	br	x17

0000000000401ab0 <free@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401ab4:	ldr	x17, [x16, #392]
  401ab8:	add	x16, x16, #0x188
  401abc:	br	x17

0000000000401ac0 <getgid@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401ac4:	ldr	x17, [x16, #400]
  401ac8:	add	x16, x16, #0x190
  401acc:	br	x17

0000000000401ad0 <execve@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401ad4:	ldr	x17, [x16, #408]
  401ad8:	add	x16, x16, #0x198
  401adc:	br	x17

0000000000401ae0 <rename@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401ae4:	ldr	x17, [x16, #416]
  401ae8:	add	x16, x16, #0x1a0
  401aec:	br	x17

0000000000401af0 <utime@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401af4:	ldr	x17, [x16, #424]
  401af8:	add	x16, x16, #0x1a8
  401afc:	br	x17

0000000000401b00 <fcntl@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b04:	ldr	x17, [x16, #432]
  401b08:	add	x16, x16, #0x1b0
  401b0c:	br	x17

0000000000401b10 <fflush@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b14:	ldr	x17, [x16, #440]
  401b18:	add	x16, x16, #0x1b8
  401b1c:	br	x17

0000000000401b20 <strcpy@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b24:	ldr	x17, [x16, #448]
  401b28:	add	x16, x16, #0x1c0
  401b2c:	br	x17

0000000000401b30 <__lxstat@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b34:	ldr	x17, [x16, #456]
  401b38:	add	x16, x16, #0x1c8
  401b3c:	br	x17

0000000000401b40 <read@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b44:	ldr	x17, [x16, #464]
  401b48:	add	x16, x16, #0x1d0
  401b4c:	br	x17

0000000000401b50 <__fxstat@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b54:	ldr	x17, [x16, #472]
  401b58:	add	x16, x16, #0x1d8
  401b5c:	br	x17

0000000000401b60 <link@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b64:	ldr	x17, [x16, #480]
  401b68:	add	x16, x16, #0x1e0
  401b6c:	br	x17

0000000000401b70 <realpath@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b74:	ldr	x17, [x16, #488]
  401b78:	add	x16, x16, #0x1e8
  401b7c:	br	x17

0000000000401b80 <umask@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b84:	ldr	x17, [x16, #496]
  401b88:	add	x16, x16, #0x1f0
  401b8c:	br	x17

0000000000401b90 <openat@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401b94:	ldr	x17, [x16, #504]
  401b98:	add	x16, x16, #0x1f8
  401b9c:	br	x17

0000000000401ba0 <__assert_fail@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401ba4:	ldr	x17, [x16, #512]
  401ba8:	add	x16, x16, #0x200
  401bac:	br	x17

0000000000401bb0 <__errno_location@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401bb4:	ldr	x17, [x16, #520]
  401bb8:	add	x16, x16, #0x208
  401bbc:	br	x17

0000000000401bc0 <__xstat@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401bc4:	ldr	x17, [x16, #528]
  401bc8:	add	x16, x16, #0x210
  401bcc:	br	x17

0000000000401bd0 <waitpid@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401bd4:	ldr	x17, [x16, #536]
  401bd8:	add	x16, x16, #0x218
  401bdc:	br	x17

0000000000401be0 <unlink@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401be4:	ldr	x17, [x16, #544]
  401be8:	add	x16, x16, #0x220
  401bec:	br	x17

0000000000401bf0 <gettext@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401bf4:	ldr	x17, [x16, #552]
  401bf8:	add	x16, x16, #0x228
  401bfc:	br	x17

0000000000401c00 <getlogin@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401c04:	ldr	x17, [x16, #560]
  401c08:	add	x16, x16, #0x230
  401c0c:	br	x17

0000000000401c10 <fchown@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401c14:	ldr	x17, [x16, #568]
  401c18:	add	x16, x16, #0x238
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401c24:	ldr	x17, [x16, #576]
  401c28:	add	x16, x16, #0x240
  401c2c:	br	x17

0000000000401c30 <fgets@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401c34:	ldr	x17, [x16, #584]
  401c38:	add	x16, x16, #0x248
  401c3c:	br	x17

0000000000401c40 <setlocale@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401c44:	ldr	x17, [x16, #592]
  401c48:	add	x16, x16, #0x250
  401c4c:	br	x17

0000000000401c50 <ferror@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x173b0>
  401c54:	ldr	x17, [x16, #600]
  401c58:	add	x16, x16, #0x258
  401c5c:	br	x17

Disassembly of section .text:

0000000000401c60 <.text>:
  401c60:	mov	x29, #0x0                   	// #0
  401c64:	mov	x30, #0x0                   	// #0
  401c68:	mov	x5, x0
  401c6c:	ldr	x1, [sp]
  401c70:	add	x2, sp, #0x8
  401c74:	mov	x6, sp
  401c78:	movz	x0, #0x0, lsl #48
  401c7c:	movk	x0, #0x0, lsl #32
  401c80:	movk	x0, #0x40, lsl #16
  401c84:	movk	x0, #0x2200
  401c88:	movz	x3, #0x0, lsl #48
  401c8c:	movk	x3, #0x0, lsl #32
  401c90:	movk	x3, #0x40, lsl #16
  401c94:	movk	x3, #0x70b0
  401c98:	movz	x4, #0x0, lsl #48
  401c9c:	movk	x4, #0x0, lsl #32
  401ca0:	movk	x4, #0x40, lsl #16
  401ca4:	movk	x4, #0x7130
  401ca8:	bl	401950 <__libc_start_main@plt>
  401cac:	bl	401a70 <abort@plt>
  401cb0:	adrp	x0, 418000 <ferror@plt+0x163b0>
  401cb4:	ldr	x0, [x0, #4064]
  401cb8:	cbz	x0, 401cc0 <ferror@plt+0x70>
  401cbc:	b	401a40 <__gmon_start__@plt>
  401cc0:	ret
  401cc4:	nop
  401cc8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401ccc:	add	x0, x0, #0xb38
  401cd0:	adrp	x1, 419000 <ferror@plt+0x173b0>
  401cd4:	add	x1, x1, #0xb38
  401cd8:	cmp	x1, x0
  401cdc:	b.eq	401cf4 <ferror@plt+0xa4>  // b.none
  401ce0:	adrp	x1, 407000 <ferror@plt+0x53b0>
  401ce4:	ldr	x1, [x1, #384]
  401ce8:	cbz	x1, 401cf4 <ferror@plt+0xa4>
  401cec:	mov	x16, x1
  401cf0:	br	x16
  401cf4:	ret
  401cf8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401cfc:	add	x0, x0, #0xb38
  401d00:	adrp	x1, 419000 <ferror@plt+0x173b0>
  401d04:	add	x1, x1, #0xb38
  401d08:	sub	x1, x1, x0
  401d0c:	lsr	x2, x1, #63
  401d10:	add	x1, x2, x1, asr #3
  401d14:	cmp	xzr, x1, asr #1
  401d18:	asr	x1, x1, #1
  401d1c:	b.eq	401d34 <ferror@plt+0xe4>  // b.none
  401d20:	adrp	x2, 407000 <ferror@plt+0x53b0>
  401d24:	ldr	x2, [x2, #392]
  401d28:	cbz	x2, 401d34 <ferror@plt+0xe4>
  401d2c:	mov	x16, x2
  401d30:	br	x16
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-32]!
  401d3c:	mov	x29, sp
  401d40:	str	x19, [sp, #16]
  401d44:	adrp	x19, 419000 <ferror@plt+0x173b0>
  401d48:	ldrb	w0, [x19, #2896]
  401d4c:	cbnz	w0, 401d5c <ferror@plt+0x10c>
  401d50:	bl	401cc8 <ferror@plt+0x78>
  401d54:	mov	w0, #0x1                   	// #1
  401d58:	strb	w0, [x19, #2896]
  401d5c:	ldr	x19, [sp, #16]
  401d60:	ldp	x29, x30, [sp], #32
  401d64:	ret
  401d68:	b	401cf8 <ferror@plt+0xa8>
  401d6c:	stp	x29, x30, [sp, #-48]!
  401d70:	mov	x29, sp
  401d74:	str	x0, [sp, #40]
  401d78:	str	x1, [sp, #32]
  401d7c:	str	x2, [sp, #24]
  401d80:	ldr	x0, [sp, #32]
  401d84:	ldr	x0, [x0, #16]
  401d88:	cmp	x0, #0x0
  401d8c:	b.ne	401d98 <ferror@plt+0x148>  // b.any
  401d90:	mov	w0, #0x0                   	// #0
  401d94:	b	401e18 <ferror@plt+0x1c8>
  401d98:	ldr	x0, [sp, #40]
  401d9c:	ldr	x3, [x0]
  401da0:	ldr	x0, [sp, #32]
  401da4:	ldr	x0, [x0, #8]
  401da8:	mov	w1, w0
  401dac:	ldr	x0, [sp, #32]
  401db0:	ldr	x0, [x0, #16]
  401db4:	mov	x2, x0
  401db8:	mov	x0, x3
  401dbc:	bl	404314 <ferror@plt+0x26c4>
  401dc0:	and	w0, w0, #0xff
  401dc4:	cmp	w0, #0x0
  401dc8:	b.eq	401de0 <ferror@plt+0x190>  // b.none
  401dcc:	ldr	x0, [sp, #24]
  401dd0:	mov	w1, #0x1                   	// #1
  401dd4:	strb	w1, [x0]
  401dd8:	mov	w0, #0x1                   	// #1
  401ddc:	b	401e18 <ferror@plt+0x1c8>
  401de0:	ldr	x0, [sp, #32]
  401de4:	ldr	x0, [x0, #16]
  401de8:	cmp	x0, #0x1
  401dec:	b.ne	401e14 <ferror@plt+0x1c4>  // b.any
  401df0:	ldr	x0, [sp, #40]
  401df4:	ldr	w0, [x0, #20]
  401df8:	mov	w1, w0
  401dfc:	ldr	x0, [sp, #32]
  401e00:	ldr	x0, [x0, #8]
  401e04:	cmp	x1, x0
  401e08:	b.ne	401e14 <ferror@plt+0x1c4>  // b.any
  401e0c:	mov	w0, #0x1                   	// #1
  401e10:	b	401e18 <ferror@plt+0x1c8>
  401e14:	mov	w0, #0x0                   	// #0
  401e18:	ldp	x29, x30, [sp], #48
  401e1c:	ret
  401e20:	stp	x29, x30, [sp, #-80]!
  401e24:	mov	x29, sp
  401e28:	str	x19, [sp, #16]
  401e2c:	str	x0, [sp, #56]
  401e30:	str	w1, [sp, #52]
  401e34:	str	x2, [sp, #40]
  401e38:	str	x3, [sp, #32]
  401e3c:	ldr	x0, [sp, #40]
  401e40:	str	x0, [sp, #72]
  401e44:	str	wzr, [sp, #68]
  401e48:	b	401f00 <ferror@plt+0x2b0>
  401e4c:	ldr	x2, [sp, #32]
  401e50:	ldr	x1, [sp, #72]
  401e54:	ldr	x0, [sp, #56]
  401e58:	bl	401d6c <ferror@plt+0x11c>
  401e5c:	and	w0, w0, #0xff
  401e60:	eor	w0, w0, #0x1
  401e64:	and	w0, w0, #0xff
  401e68:	cmp	w0, #0x0
  401e6c:	b.eq	401ee8 <ferror@plt+0x298>  // b.none
  401e70:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401e74:	add	x0, x0, #0xb38
  401e78:	ldr	x19, [x0]
  401e7c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  401e80:	add	x0, x0, #0x190
  401e84:	bl	401bf0 <gettext@plt>
  401e88:	mov	x7, x0
  401e8c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401e90:	add	x0, x0, #0xf78
  401e94:	ldr	x2, [x0]
  401e98:	ldr	x0, [sp, #72]
  401e9c:	ldr	x3, [x0]
  401ea0:	ldr	x0, [sp, #72]
  401ea4:	ldr	x1, [x0]
  401ea8:	ldr	x0, [sp, #72]
  401eac:	ldr	x0, [x0, #16]
  401eb0:	add	x4, x1, x0
  401eb4:	ldr	x0, [sp, #72]
  401eb8:	ldr	x5, [x0, #8]
  401ebc:	ldr	x0, [sp, #72]
  401ec0:	ldr	x1, [x0, #8]
  401ec4:	ldr	x0, [sp, #72]
  401ec8:	ldr	x0, [x0, #16]
  401ecc:	add	x0, x1, x0
  401ed0:	mov	x6, x0
  401ed4:	mov	x1, x7
  401ed8:	mov	x0, x19
  401edc:	bl	401c20 <fprintf@plt>
  401ee0:	mov	w0, #0x1                   	// #1
  401ee4:	bl	4017f0 <exit@plt>
  401ee8:	ldr	w0, [sp, #68]
  401eec:	add	w0, w0, #0x1
  401ef0:	str	w0, [sp, #68]
  401ef4:	ldr	x0, [sp, #72]
  401ef8:	add	x0, x0, #0x18
  401efc:	str	x0, [sp, #72]
  401f00:	ldr	w1, [sp, #68]
  401f04:	ldr	w0, [sp, #52]
  401f08:	cmp	w1, w0
  401f0c:	b.lt	401e4c <ferror@plt+0x1fc>  // b.tstop
  401f10:	nop
  401f14:	nop
  401f18:	ldr	x19, [sp, #16]
  401f1c:	ldp	x29, x30, [sp], #80
  401f20:	ret
  401f24:	stp	x29, x30, [sp, #-32]!
  401f28:	mov	x29, sp
  401f2c:	str	x19, [sp, #16]
  401f30:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401f34:	add	x0, x0, #0xb38
  401f38:	ldr	x19, [x0]
  401f3c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  401f40:	add	x0, x0, #0x1c8
  401f44:	bl	401bf0 <gettext@plt>
  401f48:	mov	x1, x0
  401f4c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401f50:	add	x0, x0, #0xf78
  401f54:	ldr	x0, [x0]
  401f58:	mov	x2, x0
  401f5c:	mov	x0, x19
  401f60:	bl	401c20 <fprintf@plt>
  401f64:	mov	w0, #0x1                   	// #1
  401f68:	bl	4017f0 <exit@plt>
  401f6c:	mov	x12, #0x1050                	// #4176
  401f70:	sub	sp, sp, x12
  401f74:	stp	x29, x30, [sp]
  401f78:	mov	x29, sp
  401f7c:	stp	x19, x20, [sp, #16]
  401f80:	str	x21, [sp, #32]
  401f84:	str	w0, [sp, #60]
  401f88:	strb	w1, [sp, #59]
  401f8c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  401f90:	add	x0, x0, #0x218
  401f94:	str	x0, [sp, #4168]
  401f98:	ldrb	w0, [sp, #59]
  401f9c:	cmp	w0, #0x0
  401fa0:	b.ne	4021e4 <ferror@plt+0x594>  // b.any
  401fa4:	mov	w2, #0x2                   	// #2
  401fa8:	movk	w2, #0x8, lsl #16
  401fac:	adrp	x0, 407000 <ferror@plt+0x53b0>
  401fb0:	add	x1, x0, #0x220
  401fb4:	ldr	w0, [sp, #60]
  401fb8:	bl	401b90 <openat@plt>
  401fbc:	str	w0, [sp, #4164]
  401fc0:	ldr	w0, [sp, #4164]
  401fc4:	cmp	w0, #0x0
  401fc8:	b.ge	402064 <ferror@plt+0x414>  // b.tcont
  401fcc:	bl	401bb0 <__errno_location@plt>
  401fd0:	ldr	w0, [x0]
  401fd4:	cmp	w0, #0x2
  401fd8:	b.ne	402014 <ferror@plt+0x3c4>  // b.any
  401fdc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401fe0:	add	x0, x0, #0xb38
  401fe4:	ldr	x19, [x0]
  401fe8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  401fec:	add	x0, x0, #0x230
  401ff0:	bl	401bf0 <gettext@plt>
  401ff4:	mov	x1, x0
  401ff8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  401ffc:	add	x0, x0, #0xf78
  402000:	ldr	x0, [x0]
  402004:	mov	x2, x0
  402008:	mov	x0, x19
  40200c:	bl	401c20 <fprintf@plt>
  402010:	b	4021d8 <ferror@plt+0x588>
  402014:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402018:	add	x0, x0, #0xb38
  40201c:	ldr	x19, [x0]
  402020:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402024:	add	x0, x0, #0x268
  402028:	bl	401bf0 <gettext@plt>
  40202c:	mov	x21, x0
  402030:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402034:	add	x0, x0, #0xf78
  402038:	ldr	x20, [x0]
  40203c:	bl	401bb0 <__errno_location@plt>
  402040:	ldr	w0, [x0]
  402044:	bl	401a10 <strerror@plt>
  402048:	mov	x3, x0
  40204c:	mov	x2, x20
  402050:	mov	x1, x21
  402054:	mov	x0, x19
  402058:	bl	401c20 <fprintf@plt>
  40205c:	mov	w0, #0x1                   	// #1
  402060:	bl	4017f0 <exit@plt>
  402064:	add	x0, sp, #0x40
  402068:	mov	x2, #0x1000                	// #4096
  40206c:	mov	x1, x0
  402070:	ldr	w0, [sp, #4164]
  402074:	bl	401b40 <read@plt>
  402078:	cmp	x0, #0x0
  40207c:	b.ge	4020d0 <ferror@plt+0x480>  // b.tcont
  402080:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402084:	add	x0, x0, #0xb38
  402088:	ldr	x19, [x0]
  40208c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402090:	add	x0, x0, #0x298
  402094:	bl	401bf0 <gettext@plt>
  402098:	mov	x21, x0
  40209c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4020a0:	add	x0, x0, #0xf78
  4020a4:	ldr	x20, [x0]
  4020a8:	bl	401bb0 <__errno_location@plt>
  4020ac:	ldr	w0, [x0]
  4020b0:	bl	401a10 <strerror@plt>
  4020b4:	mov	x3, x0
  4020b8:	mov	x2, x20
  4020bc:	mov	x1, x21
  4020c0:	mov	x0, x19
  4020c4:	bl	401c20 <fprintf@plt>
  4020c8:	mov	w0, #0x1                   	// #1
  4020cc:	bl	4017f0 <exit@plt>
  4020d0:	ldr	x0, [sp, #4168]
  4020d4:	bl	4017c0 <strlen@plt>
  4020d8:	mov	x1, x0
  4020dc:	add	x0, sp, #0x40
  4020e0:	mov	x2, x1
  4020e4:	ldr	x1, [sp, #4168]
  4020e8:	bl	401940 <strncmp@plt>
  4020ec:	cmp	w0, #0x0
  4020f0:	b.eq	4021cc <ferror@plt+0x57c>  // b.none
  4020f4:	mov	w2, #0x0                   	// #0
  4020f8:	mov	x1, #0x0                   	// #0
  4020fc:	ldr	w0, [sp, #4164]
  402100:	bl	4018b0 <lseek@plt>
  402104:	cmp	x0, #0x0
  402108:	b.ge	40215c <ferror@plt+0x50c>  // b.tcont
  40210c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402110:	add	x0, x0, #0xb38
  402114:	ldr	x19, [x0]
  402118:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40211c:	add	x0, x0, #0x2c0
  402120:	bl	401bf0 <gettext@plt>
  402124:	mov	x21, x0
  402128:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40212c:	add	x0, x0, #0xf78
  402130:	ldr	x20, [x0]
  402134:	bl	401bb0 <__errno_location@plt>
  402138:	ldr	w0, [x0]
  40213c:	bl	401a10 <strerror@plt>
  402140:	mov	x3, x0
  402144:	mov	x2, x20
  402148:	mov	x1, x21
  40214c:	mov	x0, x19
  402150:	bl	401c20 <fprintf@plt>
  402154:	mov	w0, #0x1                   	// #1
  402158:	bl	4017f0 <exit@plt>
  40215c:	ldr	x2, [sp, #4168]
  402160:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402164:	add	x1, x0, #0x2e8
  402168:	ldr	w0, [sp, #4164]
  40216c:	bl	4019c0 <dprintf@plt>
  402170:	cmp	w0, #0x0
  402174:	b.ge	4021d4 <ferror@plt+0x584>  // b.tcont
  402178:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40217c:	add	x0, x0, #0xb38
  402180:	ldr	x19, [x0]
  402184:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402188:	add	x0, x0, #0x2f0
  40218c:	bl	401bf0 <gettext@plt>
  402190:	mov	x21, x0
  402194:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402198:	add	x0, x0, #0xf78
  40219c:	ldr	x20, [x0]
  4021a0:	bl	401bb0 <__errno_location@plt>
  4021a4:	ldr	w0, [x0]
  4021a8:	bl	401a10 <strerror@plt>
  4021ac:	mov	x4, x0
  4021b0:	ldr	x3, [sp, #4168]
  4021b4:	mov	x2, x20
  4021b8:	mov	x1, x21
  4021bc:	mov	x0, x19
  4021c0:	bl	401c20 <fprintf@plt>
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	bl	4017f0 <exit@plt>
  4021cc:	nop
  4021d0:	b	4021d8 <ferror@plt+0x588>
  4021d4:	nop
  4021d8:	ldr	w0, [sp, #4164]
  4021dc:	bl	401a20 <close@plt>
  4021e0:	b	4021e8 <ferror@plt+0x598>
  4021e4:	nop
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	ldr	x21, [sp, #32]
  4021f0:	ldp	x29, x30, [sp]
  4021f4:	mov	x12, #0x1050                	// #4176
  4021f8:	add	sp, sp, x12
  4021fc:	ret
  402200:	sub	sp, sp, #0x160
  402204:	stp	x29, x30, [sp, #16]
  402208:	add	x29, sp, #0x10
  40220c:	stp	x19, x20, [sp, #32]
  402210:	stp	x21, x22, [sp, #48]
  402214:	stp	x23, x24, [sp, #64]
  402218:	str	x25, [sp, #80]
  40221c:	str	w0, [sp, #108]
  402220:	str	x1, [sp, #96]
  402224:	strb	wzr, [sp, #127]
  402228:	ldr	x0, [sp, #96]
  40222c:	ldr	x0, [x0]
  402230:	bl	402654 <ferror@plt+0xa04>
  402234:	mov	x1, x0
  402238:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40223c:	add	x0, x0, #0xf78
  402240:	str	x1, [x0]
  402244:	ldr	w0, [sp, #108]
  402248:	cmp	w0, #0x1
  40224c:	b.gt	402254 <ferror@plt+0x604>
  402250:	bl	401f24 <ferror@plt+0x2d4>
  402254:	ldr	x0, [sp, #96]
  402258:	ldr	x0, [x0, #8]
  40225c:	str	x0, [sp, #336]
  402260:	add	x0, sp, #0x104
  402264:	mov	x1, x0
  402268:	ldr	x0, [sp, #336]
  40226c:	bl	403230 <ferror@plt+0x15e0>
  402270:	cmp	w0, #0x0
  402274:	b.ne	40227c <ferror@plt+0x62c>  // b.any
  402278:	bl	401f24 <ferror@plt+0x2d4>
  40227c:	ldr	w0, [sp, #260]
  402280:	add	x4, sp, #0x108
  402284:	mov	w3, w0
  402288:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40228c:	add	x2, x0, #0x318
  402290:	mov	x1, #0x20                  	// #32
  402294:	mov	x0, x4
  402298:	bl	4018c0 <snprintf@plt>
  40229c:	str	w0, [sp, #332]
  4022a0:	ldr	w0, [sp, #332]
  4022a4:	cmp	w0, #0x0
  4022a8:	b.le	4022b8 <ferror@plt+0x668>
  4022ac:	ldr	w0, [sp, #332]
  4022b0:	cmp	w0, #0x1f
  4022b4:	b.ls	4022f4 <ferror@plt+0x6a4>  // b.plast
  4022b8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4022bc:	add	x0, x0, #0xb38
  4022c0:	ldr	x19, [x0]
  4022c4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4022c8:	add	x0, x0, #0xf78
  4022cc:	ldr	x20, [x0]
  4022d0:	bl	401bb0 <__errno_location@plt>
  4022d4:	ldr	w0, [x0]
  4022d8:	bl	401a10 <strerror@plt>
  4022dc:	mov	x3, x0
  4022e0:	mov	x2, x20
  4022e4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4022e8:	add	x1, x0, #0x328
  4022ec:	mov	x0, x19
  4022f0:	bl	401c20 <fprintf@plt>
  4022f4:	add	x0, sp, #0x108
  4022f8:	mov	w1, #0x4000                	// #16384
  4022fc:	bl	401930 <open@plt>
  402300:	str	w0, [sp, #328]
  402304:	ldr	w0, [sp, #328]
  402308:	cmp	w0, #0x0
  40230c:	b.ge	402358 <ferror@plt+0x708>  // b.tcont
  402310:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402314:	add	x0, x0, #0xb38
  402318:	ldr	x19, [x0]
  40231c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402320:	add	x0, x0, #0x350
  402324:	bl	401bf0 <gettext@plt>
  402328:	mov	x4, x0
  40232c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402330:	add	x0, x0, #0xf78
  402334:	ldr	x0, [x0]
  402338:	ldr	w1, [sp, #260]
  40233c:	mov	w3, w1
  402340:	mov	x2, x0
  402344:	mov	x1, x4
  402348:	mov	x0, x19
  40234c:	bl	401c20 <fprintf@plt>
  402350:	mov	w0, #0x1                   	// #1
  402354:	b	402638 <ferror@plt+0x9e8>
  402358:	bl	402da4 <ferror@plt+0x1154>
  40235c:	str	x0, [sp, #320]
  402360:	ldr	x0, [sp, #320]
  402364:	cmp	x0, #0x0
  402368:	b.ne	40242c <ferror@plt+0x7dc>  // b.any
  40236c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402370:	add	x0, x0, #0xb38
  402374:	ldr	x19, [x0]
  402378:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40237c:	add	x0, x0, #0x388
  402380:	bl	401bf0 <gettext@plt>
  402384:	mov	x1, x0
  402388:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40238c:	add	x0, x0, #0xf78
  402390:	ldr	x0, [x0]
  402394:	mov	x2, x0
  402398:	mov	x0, x19
  40239c:	bl	401c20 <fprintf@plt>
  4023a0:	mov	x1, #0x0                   	// #0
  4023a4:	mov	w0, #0x6                   	// #6
  4023a8:	bl	401c40 <setlocale@plt>
  4023ac:	str	x0, [sp, #296]
  4023b0:	str	xzr, [sp, #344]
  4023b4:	ldr	x0, [sp, #296]
  4023b8:	cmp	x0, #0x0
  4023bc:	b.eq	4023cc <ferror@plt+0x77c>  // b.none
  4023c0:	ldr	x0, [sp, #296]
  4023c4:	bl	401a00 <strdup@plt>
  4023c8:	str	x0, [sp, #344]
  4023cc:	ldr	x0, [sp, #344]
  4023d0:	cmp	x0, #0x0
  4023d4:	b.eq	4023e8 <ferror@plt+0x798>  // b.none
  4023d8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4023dc:	add	x1, x0, #0x3b0
  4023e0:	mov	w0, #0x6                   	// #6
  4023e4:	bl	401c40 <setlocale@plt>
  4023e8:	bl	401850 <getuid@plt>
  4023ec:	mov	w0, w0
  4023f0:	mov	x2, x0
  4023f4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4023f8:	add	x1, x0, #0x3b8
  4023fc:	mov	w0, #0x4                   	// #4
  402400:	bl	4017e0 <syslog@plt>
  402404:	ldr	x0, [sp, #344]
  402408:	cmp	x0, #0x0
  40240c:	b.eq	402424 <ferror@plt+0x7d4>  // b.none
  402410:	ldr	x1, [sp, #344]
  402414:	mov	w0, #0x6                   	// #6
  402418:	bl	401c40 <setlocale@plt>
  40241c:	ldr	x0, [sp, #344]
  402420:	bl	401ab0 <free@plt>
  402424:	mov	w0, #0x1                   	// #1
  402428:	b	402638 <ferror@plt+0x9e8>
  40242c:	add	x0, sp, #0x80
  402430:	mov	x1, x0
  402434:	ldr	w0, [sp, #328]
  402438:	bl	407148 <ferror@plt+0x54f8>
  40243c:	cmp	w0, #0x0
  402440:	b.ge	40248c <ferror@plt+0x83c>  // b.tcont
  402444:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402448:	add	x0, x0, #0xb38
  40244c:	ldr	x19, [x0]
  402450:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402454:	add	x0, x0, #0x3f0
  402458:	bl	401bf0 <gettext@plt>
  40245c:	mov	x4, x0
  402460:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402464:	add	x0, x0, #0xf78
  402468:	ldr	x0, [x0]
  40246c:	ldr	w1, [sp, #260]
  402470:	mov	w3, w1
  402474:	mov	x2, x0
  402478:	mov	x1, x4
  40247c:	mov	x0, x19
  402480:	bl	401c20 <fprintf@plt>
  402484:	mov	w0, #0x1                   	// #1
  402488:	b	402638 <ferror@plt+0x9e8>
  40248c:	bl	401850 <getuid@plt>
  402490:	mov	w1, w0
  402494:	ldr	x0, [sp, #320]
  402498:	ldr	w0, [x0, #16]
  40249c:	cmp	w1, w0
  4024a0:	b.ne	4024e4 <ferror@plt+0x894>  // b.any
  4024a4:	bl	401ac0 <getgid@plt>
  4024a8:	mov	w1, w0
  4024ac:	ldr	x0, [sp, #320]
  4024b0:	ldr	w0, [x0, #20]
  4024b4:	cmp	w1, w0
  4024b8:	b.ne	4024e4 <ferror@plt+0x894>  // b.any
  4024bc:	ldr	x0, [sp, #320]
  4024c0:	ldr	w1, [x0, #16]
  4024c4:	ldr	w0, [sp, #152]
  4024c8:	cmp	w1, w0
  4024cc:	b.ne	4024e4 <ferror@plt+0x894>  // b.any
  4024d0:	ldr	x0, [sp, #320]
  4024d4:	ldr	w1, [x0, #20]
  4024d8:	ldr	w0, [sp, #156]
  4024dc:	cmp	w1, w0
  4024e0:	b.eq	40257c <ferror@plt+0x92c>  // b.none
  4024e4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4024e8:	add	x0, x0, #0xb38
  4024ec:	ldr	x19, [x0]
  4024f0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4024f4:	add	x0, x0, #0x420
  4024f8:	bl	401bf0 <gettext@plt>
  4024fc:	mov	x25, x0
  402500:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402504:	add	x0, x0, #0xf78
  402508:	ldr	x20, [x0]
  40250c:	ldr	w21, [sp, #260]
  402510:	bl	401850 <getuid@plt>
  402514:	mov	w22, w0
  402518:	ldr	x0, [sp, #320]
  40251c:	ldr	w0, [x0, #16]
  402520:	mov	w23, w0
  402524:	ldr	w0, [sp, #152]
  402528:	mov	w24, w0
  40252c:	bl	401ac0 <getgid@plt>
  402530:	mov	w2, w0
  402534:	ldr	x0, [sp, #320]
  402538:	ldr	w0, [x0, #20]
  40253c:	mov	w0, w0
  402540:	ldr	w1, [sp, #156]
  402544:	mov	w1, w1
  402548:	str	x1, [sp, #8]
  40254c:	str	x0, [sp]
  402550:	mov	x7, x2
  402554:	mov	x6, x24
  402558:	mov	x5, x23
  40255c:	mov	x4, x22
  402560:	mov	w3, w21
  402564:	mov	x2, x20
  402568:	mov	x1, x25
  40256c:	mov	x0, x19
  402570:	bl	401c20 <fprintf@plt>
  402574:	mov	w0, #0x1                   	// #1
  402578:	b	402638 <ferror@plt+0x9e8>
  40257c:	mov	w0, #0x0                   	// #0
  402580:	bl	4042f0 <ferror@plt+0x26a0>
  402584:	cmp	w0, #0x0
  402588:	b.ne	402594 <ferror@plt+0x944>  // b.any
  40258c:	mov	w0, #0x1                   	// #1
  402590:	b	402638 <ferror@plt+0x9e8>
  402594:	ldr	w0, [sp, #108]
  402598:	mov	w1, #0x5556                	// #21846
  40259c:	movk	w1, #0x5555, lsl #16
  4025a0:	smull	x1, w0, w1
  4025a4:	lsr	x1, x1, #32
  4025a8:	asr	w0, w0, #31
  4025ac:	sub	w0, w1, w0
  4025b0:	str	w0, [sp, #316]
  4025b4:	ldr	w0, [sp, #108]
  4025b8:	sub	w1, w0, #0x2
  4025bc:	ldr	x0, [sp, #96]
  4025c0:	add	x0, x0, #0x10
  4025c4:	mov	x2, x0
  4025c8:	ldr	w0, [sp, #316]
  4025cc:	bl	402694 <ferror@plt+0xa44>
  4025d0:	str	x0, [sp, #304]
  4025d4:	ldr	x0, [sp, #304]
  4025d8:	cmp	x0, #0x0
  4025dc:	b.ne	4025e4 <ferror@plt+0x994>  // b.any
  4025e0:	bl	401f24 <ferror@plt+0x2d4>
  4025e4:	add	x0, sp, #0x7f
  4025e8:	mov	x3, x0
  4025ec:	ldr	x2, [sp, #304]
  4025f0:	ldr	w1, [sp, #316]
  4025f4:	ldr	x0, [sp, #320]
  4025f8:	bl	401e20 <ferror@plt+0x1d0>
  4025fc:	ldrb	w0, [sp, #127]
  402600:	mov	w1, w0
  402604:	ldr	w0, [sp, #328]
  402608:	bl	401f6c <ferror@plt+0x31c>
  40260c:	ldr	x0, [sp, #320]
  402610:	ldr	w0, [x0, #16]
  402614:	mov	w4, w0
  402618:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40261c:	add	x3, x0, #0x490
  402620:	ldr	x2, [sp, #304]
  402624:	ldr	w1, [sp, #316]
  402628:	ldr	w0, [sp, #328]
  40262c:	bl	402b38 <ferror@plt+0xee8>
  402630:	bl	4043e8 <ferror@plt+0x2798>
  402634:	mov	w0, #0x0                   	// #0
  402638:	ldp	x19, x20, [sp, #32]
  40263c:	ldp	x21, x22, [sp, #48]
  402640:	ldp	x23, x24, [sp, #64]
  402644:	ldr	x25, [sp, #80]
  402648:	ldp	x29, x30, [sp, #16]
  40264c:	add	sp, sp, #0x160
  402650:	ret
  402654:	stp	x29, x30, [sp, #-48]!
  402658:	mov	x29, sp
  40265c:	str	x0, [sp, #24]
  402660:	mov	w1, #0x2f                  	// #47
  402664:	ldr	x0, [sp, #24]
  402668:	bl	401a30 <strrchr@plt>
  40266c:	str	x0, [sp, #40]
  402670:	ldr	x0, [sp, #40]
  402674:	cmp	x0, #0x0
  402678:	b.eq	402688 <ferror@plt+0xa38>  // b.none
  40267c:	ldr	x0, [sp, #40]
  402680:	add	x0, x0, #0x1
  402684:	b	40268c <ferror@plt+0xa3c>
  402688:	ldr	x0, [sp, #24]
  40268c:	ldp	x29, x30, [sp], #48
  402690:	ret
  402694:	stp	x29, x30, [sp, #-80]!
  402698:	mov	x29, sp
  40269c:	str	x19, [sp, #16]
  4026a0:	str	w0, [sp, #44]
  4026a4:	str	w1, [sp, #40]
  4026a8:	str	x2, [sp, #32]
  4026ac:	ldr	w0, [sp, #44]
  4026b0:	cmp	w0, #0x0
  4026b4:	b.lt	4026c4 <ferror@plt+0xa74>  // b.tstop
  4026b8:	ldr	w0, [sp, #40]
  4026bc:	cmp	w0, #0x0
  4026c0:	b.ge	4026f8 <ferror@plt+0xaa8>  // b.tcont
  4026c4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4026c8:	add	x0, x0, #0xb38
  4026cc:	ldr	x3, [x0]
  4026d0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4026d4:	add	x0, x0, #0xf78
  4026d8:	ldr	x0, [x0]
  4026dc:	mov	x2, x0
  4026e0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4026e4:	add	x1, x0, #0x498
  4026e8:	mov	x0, x3
  4026ec:	bl	401c20 <fprintf@plt>
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	b	402b2c <ferror@plt+0xedc>
  4026f8:	ldr	w0, [sp, #40]
  4026fc:	add	w0, w0, #0x2
  402700:	mov	w1, #0x5556                	// #21846
  402704:	movk	w1, #0x5555, lsl #16
  402708:	smull	x1, w0, w1
  40270c:	lsr	x1, x1, #32
  402710:	asr	w0, w0, #31
  402714:	sub	w0, w1, w0
  402718:	ldr	w1, [sp, #44]
  40271c:	cmp	w1, w0
  402720:	b.eq	402760 <ferror@plt+0xb10>  // b.none
  402724:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402728:	add	x0, x0, #0xb38
  40272c:	ldr	x5, [x0]
  402730:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402734:	add	x0, x0, #0xf78
  402738:	ldr	x0, [x0]
  40273c:	ldr	w4, [sp, #40]
  402740:	ldr	w3, [sp, #44]
  402744:	mov	x2, x0
  402748:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40274c:	add	x1, x0, #0x4c8
  402750:	mov	x0, x5
  402754:	bl	401c20 <fprintf@plt>
  402758:	mov	x0, #0x0                   	// #0
  40275c:	b	402b2c <ferror@plt+0xedc>
  402760:	ldr	w1, [sp, #44]
  402764:	mov	w0, w1
  402768:	lsl	w0, w0, #1
  40276c:	add	w0, w0, w1
  402770:	ldr	w1, [sp, #40]
  402774:	cmp	w1, w0
  402778:	b.ge	4027e0 <ferror@plt+0xb90>  // b.tcont
  40277c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402780:	add	x0, x0, #0xb38
  402784:	ldr	x4, [x0]
  402788:	ldr	w3, [sp, #40]
  40278c:	ldr	w2, [sp, #44]
  402790:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402794:	add	x1, x0, #0x4f0
  402798:	mov	x0, x4
  40279c:	bl	401c20 <fprintf@plt>
  4027a0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4027a4:	add	x0, x0, #0xb38
  4027a8:	ldr	x19, [x0]
  4027ac:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4027b0:	add	x0, x0, #0x508
  4027b4:	bl	401bf0 <gettext@plt>
  4027b8:	mov	x1, x0
  4027bc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4027c0:	add	x0, x0, #0xf78
  4027c4:	ldr	x0, [x0]
  4027c8:	ldr	w3, [sp, #44]
  4027cc:	mov	x2, x0
  4027d0:	mov	x0, x19
  4027d4:	bl	401c20 <fprintf@plt>
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	b	402b2c <ferror@plt+0xedc>
  4027e0:	ldrsw	x0, [sp, #44]
  4027e4:	mov	x1, #0x18                  	// #24
  4027e8:	bl	4019b0 <calloc@plt>
  4027ec:	str	x0, [sp, #56]
  4027f0:	ldr	x0, [sp, #56]
  4027f4:	cmp	x0, #0x0
  4027f8:	b.ne	402838 <ferror@plt+0xbe8>  // b.any
  4027fc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402800:	add	x0, x0, #0xb38
  402804:	ldr	x19, [x0]
  402808:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40280c:	add	x0, x0, #0x538
  402810:	bl	401bf0 <gettext@plt>
  402814:	mov	x1, x0
  402818:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40281c:	add	x0, x0, #0xf78
  402820:	ldr	x0, [x0]
  402824:	mov	x2, x0
  402828:	mov	x0, x19
  40282c:	bl	401c20 <fprintf@plt>
  402830:	mov	w0, #0x1                   	// #1
  402834:	bl	4017f0 <exit@plt>
  402838:	ldr	x0, [sp, #56]
  40283c:	str	x0, [sp, #72]
  402840:	str	wzr, [sp, #68]
  402844:	str	wzr, [sp, #64]
  402848:	b	402b18 <ferror@plt+0xec8>
  40284c:	ldrsw	x0, [sp, #64]
  402850:	lsl	x0, x0, #3
  402854:	ldr	x1, [sp, #32]
  402858:	add	x0, x1, x0
  40285c:	ldr	x0, [x0]
  402860:	ldr	x1, [sp, #72]
  402864:	bl	4032c8 <ferror@plt+0x1678>
  402868:	cmp	w0, #0x0
  40286c:	b.ne	402880 <ferror@plt+0xc30>  // b.any
  402870:	ldr	x0, [sp, #56]
  402874:	bl	401ab0 <free@plt>
  402878:	mov	x0, #0x0                   	// #0
  40287c:	b	402b2c <ferror@plt+0xedc>
  402880:	ldrsw	x0, [sp, #64]
  402884:	add	x0, x0, #0x1
  402888:	lsl	x0, x0, #3
  40288c:	ldr	x1, [sp, #32]
  402890:	add	x0, x1, x0
  402894:	ldr	x2, [x0]
  402898:	ldr	x0, [sp, #72]
  40289c:	add	x0, x0, #0x8
  4028a0:	mov	x1, x0
  4028a4:	mov	x0, x2
  4028a8:	bl	4032c8 <ferror@plt+0x1678>
  4028ac:	cmp	w0, #0x0
  4028b0:	b.ne	4028c4 <ferror@plt+0xc74>  // b.any
  4028b4:	ldr	x0, [sp, #56]
  4028b8:	bl	401ab0 <free@plt>
  4028bc:	mov	x0, #0x0                   	// #0
  4028c0:	b	402b2c <ferror@plt+0xedc>
  4028c4:	ldrsw	x0, [sp, #64]
  4028c8:	add	x0, x0, #0x2
  4028cc:	lsl	x0, x0, #3
  4028d0:	ldr	x1, [sp, #32]
  4028d4:	add	x0, x1, x0
  4028d8:	ldr	x2, [x0]
  4028dc:	ldr	x0, [sp, #72]
  4028e0:	add	x0, x0, #0x10
  4028e4:	mov	x1, x0
  4028e8:	mov	x0, x2
  4028ec:	bl	4032c8 <ferror@plt+0x1678>
  4028f0:	cmp	w0, #0x0
  4028f4:	b.ne	402908 <ferror@plt+0xcb8>  // b.any
  4028f8:	ldr	x0, [sp, #56]
  4028fc:	bl	401ab0 <free@plt>
  402900:	mov	x0, #0x0                   	// #0
  402904:	b	402b2c <ferror@plt+0xedc>
  402908:	ldr	x0, [sp, #72]
  40290c:	ldr	x0, [x0]
  402910:	mvn	x1, x0
  402914:	ldr	x0, [sp, #72]
  402918:	ldr	x0, [x0, #16]
  40291c:	cmp	x1, x0
  402920:	b.ls	402940 <ferror@plt+0xcf0>  // b.plast
  402924:	ldr	x0, [sp, #72]
  402928:	ldr	x0, [x0, #8]
  40292c:	mvn	x1, x0
  402930:	ldr	x0, [sp, #72]
  402934:	ldr	x0, [x0, #16]
  402938:	cmp	x1, x0
  40293c:	b.hi	40297c <ferror@plt+0xd2c>  // b.pmore
  402940:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402944:	add	x0, x0, #0xb38
  402948:	ldr	x19, [x0]
  40294c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402950:	add	x0, x0, #0x558
  402954:	bl	401bf0 <gettext@plt>
  402958:	mov	x1, x0
  40295c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402960:	add	x0, x0, #0xf78
  402964:	ldr	x0, [x0]
  402968:	mov	x2, x0
  40296c:	mov	x0, x19
  402970:	bl	401c20 <fprintf@plt>
  402974:	mov	w0, #0x1                   	// #1
  402978:	bl	4017f0 <exit@plt>
  40297c:	ldr	x0, [sp, #72]
  402980:	ldr	x1, [x0]
  402984:	mov	x0, #0xffffffff            	// #4294967295
  402988:	cmp	x1, x0
  40298c:	b.hi	4029b8 <ferror@plt+0xd68>  // b.pmore
  402990:	ldr	x0, [sp, #72]
  402994:	ldr	x1, [x0, #8]
  402998:	mov	x0, #0xffffffff            	// #4294967295
  40299c:	cmp	x1, x0
  4029a0:	b.hi	4029b8 <ferror@plt+0xd68>  // b.pmore
  4029a4:	ldr	x0, [sp, #72]
  4029a8:	ldr	x1, [x0, #16]
  4029ac:	mov	x0, #0xffffffff            	// #4294967295
  4029b0:	cmp	x1, x0
  4029b4:	b.ls	4029f4 <ferror@plt+0xda4>  // b.plast
  4029b8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4029bc:	add	x0, x0, #0xb38
  4029c0:	ldr	x19, [x0]
  4029c4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4029c8:	add	x0, x0, #0x558
  4029cc:	bl	401bf0 <gettext@plt>
  4029d0:	mov	x1, x0
  4029d4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4029d8:	add	x0, x0, #0xf78
  4029dc:	ldr	x0, [x0]
  4029e0:	mov	x2, x0
  4029e4:	mov	x0, x19
  4029e8:	bl	401c20 <fprintf@plt>
  4029ec:	mov	w0, #0x1                   	// #1
  4029f0:	bl	4017f0 <exit@plt>
  4029f4:	ldr	x0, [sp, #72]
  4029f8:	ldr	x1, [x0, #8]
  4029fc:	ldr	x0, [sp, #72]
  402a00:	ldr	x0, [x0, #16]
  402a04:	add	x1, x1, x0
  402a08:	mov	x0, #0xffffffff            	// #4294967295
  402a0c:	cmp	x1, x0
  402a10:	b.hi	402a34 <ferror@plt+0xde4>  // b.pmore
  402a14:	ldr	x0, [sp, #72]
  402a18:	ldr	x1, [x0]
  402a1c:	ldr	x0, [sp, #72]
  402a20:	ldr	x0, [x0, #16]
  402a24:	add	x1, x1, x0
  402a28:	mov	x0, #0xffffffff            	// #4294967295
  402a2c:	cmp	x1, x0
  402a30:	b.ls	402a70 <ferror@plt+0xe20>  // b.plast
  402a34:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402a38:	add	x0, x0, #0xb38
  402a3c:	ldr	x19, [x0]
  402a40:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402a44:	add	x0, x0, #0x558
  402a48:	bl	401bf0 <gettext@plt>
  402a4c:	mov	x1, x0
  402a50:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402a54:	add	x0, x0, #0xf78
  402a58:	ldr	x0, [x0]
  402a5c:	mov	x2, x0
  402a60:	mov	x0, x19
  402a64:	bl	401c20 <fprintf@plt>
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	bl	4017f0 <exit@plt>
  402a70:	ldr	x0, [sp, #72]
  402a74:	ldr	x1, [x0, #8]
  402a78:	ldr	x0, [sp, #72]
  402a7c:	ldr	x0, [x0, #16]
  402a80:	add	x1, x1, x0
  402a84:	ldr	x0, [sp, #72]
  402a88:	ldr	x0, [x0, #8]
  402a8c:	cmp	x1, x0
  402a90:	b.cc	402ab8 <ferror@plt+0xe68>  // b.lo, b.ul, b.last
  402a94:	ldr	x0, [sp, #72]
  402a98:	ldr	x1, [x0]
  402a9c:	ldr	x0, [sp, #72]
  402aa0:	ldr	x0, [x0, #16]
  402aa4:	add	x1, x1, x0
  402aa8:	ldr	x0, [sp, #72]
  402aac:	ldr	x0, [x0]
  402ab0:	cmp	x1, x0
  402ab4:	b.cs	402af4 <ferror@plt+0xea4>  // b.hs, b.nlast
  402ab8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402abc:	add	x0, x0, #0xb38
  402ac0:	ldr	x19, [x0]
  402ac4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402ac8:	add	x0, x0, #0x558
  402acc:	bl	401bf0 <gettext@plt>
  402ad0:	mov	x1, x0
  402ad4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402ad8:	add	x0, x0, #0xf78
  402adc:	ldr	x0, [x0]
  402ae0:	mov	x2, x0
  402ae4:	mov	x0, x19
  402ae8:	bl	401c20 <fprintf@plt>
  402aec:	mov	w0, #0x1                   	// #1
  402af0:	bl	4017f0 <exit@plt>
  402af4:	ldr	w0, [sp, #68]
  402af8:	add	w0, w0, #0x1
  402afc:	str	w0, [sp, #68]
  402b00:	ldr	w0, [sp, #64]
  402b04:	add	w0, w0, #0x3
  402b08:	str	w0, [sp, #64]
  402b0c:	ldr	x0, [sp, #72]
  402b10:	add	x0, x0, #0x18
  402b14:	str	x0, [sp, #72]
  402b18:	ldr	w1, [sp, #68]
  402b1c:	ldr	w0, [sp, #44]
  402b20:	cmp	w1, w0
  402b24:	b.lt	40284c <ferror@plt+0xbfc>  // b.tstop
  402b28:	ldr	x0, [sp, #56]
  402b2c:	ldr	x19, [sp, #16]
  402b30:	ldp	x29, x30, [sp], #80
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-128]!
  402b3c:	mov	x29, sp
  402b40:	stp	x19, x20, [sp, #16]
  402b44:	str	x21, [sp, #32]
  402b48:	str	w0, [sp, #76]
  402b4c:	str	w1, [sp, #72]
  402b50:	str	x2, [sp, #64]
  402b54:	str	x3, [sp, #56]
  402b58:	str	w4, [sp, #52]
  402b5c:	ldrsw	x1, [sp, #72]
  402b60:	mov	x0, x1
  402b64:	lsl	x0, x0, #5
  402b68:	add	x0, x0, x1
  402b6c:	lsl	x0, x0, #1
  402b70:	str	x0, [sp, #96]
  402b74:	ldr	x0, [sp, #96]
  402b78:	bl	403174 <ferror@plt+0x1524>
  402b7c:	str	x0, [sp, #88]
  402b80:	ldr	x0, [sp, #88]
  402b84:	str	x0, [sp, #104]
  402b88:	ldr	x0, [sp, #64]
  402b8c:	str	x0, [sp, #112]
  402b90:	str	wzr, [sp, #124]
  402b94:	b	402c7c <ferror@plt+0x102c>
  402b98:	ldr	x1, [sp, #104]
  402b9c:	ldr	x0, [sp, #88]
  402ba0:	sub	x0, x1, x0
  402ba4:	mov	x1, x0
  402ba8:	ldr	x0, [sp, #96]
  402bac:	sub	x1, x0, x1
  402bb0:	ldr	x0, [sp, #112]
  402bb4:	ldr	x2, [x0]
  402bb8:	ldr	x0, [sp, #112]
  402bbc:	ldr	x3, [x0, #8]
  402bc0:	ldr	x0, [sp, #112]
  402bc4:	ldr	x0, [x0, #16]
  402bc8:	mov	x5, x0
  402bcc:	mov	x4, x3
  402bd0:	mov	x3, x2
  402bd4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402bd8:	add	x2, x0, #0x578
  402bdc:	ldr	x0, [sp, #104]
  402be0:	bl	4018c0 <snprintf@plt>
  402be4:	str	w0, [sp, #80]
  402be8:	ldr	w0, [sp, #80]
  402bec:	cmp	w0, #0x0
  402bf0:	b.le	402c18 <ferror@plt+0xfc8>
  402bf4:	ldrsw	x1, [sp, #80]
  402bf8:	ldr	x2, [sp, #104]
  402bfc:	ldr	x0, [sp, #88]
  402c00:	sub	x0, x2, x0
  402c04:	mov	x2, x0
  402c08:	ldr	x0, [sp, #96]
  402c0c:	sub	x0, x0, x2
  402c10:	cmp	x1, x0
  402c14:	b.cc	402c54 <ferror@plt+0x1004>  // b.lo, b.ul, b.last
  402c18:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402c1c:	add	x0, x0, #0xb38
  402c20:	ldr	x19, [x0]
  402c24:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402c28:	add	x0, x0, #0x588
  402c2c:	bl	401bf0 <gettext@plt>
  402c30:	mov	x1, x0
  402c34:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402c38:	add	x0, x0, #0xf78
  402c3c:	ldr	x0, [x0]
  402c40:	mov	x2, x0
  402c44:	mov	x0, x19
  402c48:	bl	401c20 <fprintf@plt>
  402c4c:	mov	w0, #0x1                   	// #1
  402c50:	bl	4017f0 <exit@plt>
  402c54:	ldrsw	x0, [sp, #80]
  402c58:	ldr	x1, [sp, #104]
  402c5c:	add	x0, x1, x0
  402c60:	str	x0, [sp, #104]
  402c64:	ldr	w0, [sp, #124]
  402c68:	add	w0, w0, #0x1
  402c6c:	str	w0, [sp, #124]
  402c70:	ldr	x0, [sp, #112]
  402c74:	add	x0, x0, #0x18
  402c78:	str	x0, [sp, #112]
  402c7c:	ldr	w1, [sp, #124]
  402c80:	ldr	w0, [sp, #72]
  402c84:	cmp	w1, w0
  402c88:	b.lt	402b98 <ferror@plt+0xf48>  // b.tstop
  402c8c:	mov	w2, #0x1                   	// #1
  402c90:	ldr	x1, [sp, #56]
  402c94:	ldr	w0, [sp, #76]
  402c98:	bl	401b90 <openat@plt>
  402c9c:	str	w0, [sp, #84]
  402ca0:	ldr	w0, [sp, #84]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.ge	402d00 <ferror@plt+0x10b0>  // b.tcont
  402cac:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402cb0:	add	x0, x0, #0xb38
  402cb4:	ldr	x19, [x0]
  402cb8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402cbc:	add	x0, x0, #0x5a0
  402cc0:	bl	401bf0 <gettext@plt>
  402cc4:	mov	x21, x0
  402cc8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402ccc:	add	x0, x0, #0xf78
  402cd0:	ldr	x20, [x0]
  402cd4:	bl	401bb0 <__errno_location@plt>
  402cd8:	ldr	w0, [x0]
  402cdc:	bl	401a10 <strerror@plt>
  402ce0:	mov	x4, x0
  402ce4:	ldr	x3, [sp, #56]
  402ce8:	mov	x2, x20
  402cec:	mov	x1, x21
  402cf0:	mov	x0, x19
  402cf4:	bl	401c20 <fprintf@plt>
  402cf8:	mov	w0, #0x1                   	// #1
  402cfc:	bl	4017f0 <exit@plt>
  402d00:	ldr	x1, [sp, #104]
  402d04:	ldr	x0, [sp, #88]
  402d08:	sub	x0, x1, x0
  402d0c:	mov	x2, x0
  402d10:	ldr	x1, [sp, #88]
  402d14:	ldr	w0, [sp, #84]
  402d18:	bl	401a50 <write@plt>
  402d1c:	mov	x2, x0
  402d20:	ldr	x1, [sp, #104]
  402d24:	ldr	x0, [sp, #88]
  402d28:	sub	x0, x1, x0
  402d2c:	cmp	x2, x0
  402d30:	b.eq	402d88 <ferror@plt+0x1138>  // b.none
  402d34:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402d38:	add	x0, x0, #0xb38
  402d3c:	ldr	x19, [x0]
  402d40:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402d44:	add	x0, x0, #0x5c0
  402d48:	bl	401bf0 <gettext@plt>
  402d4c:	mov	x21, x0
  402d50:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402d54:	add	x0, x0, #0xf78
  402d58:	ldr	x20, [x0]
  402d5c:	bl	401bb0 <__errno_location@plt>
  402d60:	ldr	w0, [x0]
  402d64:	bl	401a10 <strerror@plt>
  402d68:	mov	x4, x0
  402d6c:	ldr	x3, [sp, #56]
  402d70:	mov	x2, x20
  402d74:	mov	x1, x21
  402d78:	mov	x0, x19
  402d7c:	bl	401c20 <fprintf@plt>
  402d80:	mov	w0, #0x1                   	// #1
  402d84:	bl	4017f0 <exit@plt>
  402d88:	ldr	w0, [sp, #84]
  402d8c:	bl	401a20 <close@plt>
  402d90:	nop
  402d94:	ldp	x19, x20, [sp, #16]
  402d98:	ldr	x21, [sp, #32]
  402d9c:	ldp	x29, x30, [sp], #128
  402da0:	ret
  402da4:	stp	x29, x30, [sp, #-48]!
  402da8:	mov	x29, sp
  402dac:	bl	401c00 <getlogin@plt>
  402db0:	str	x0, [sp, #40]
  402db4:	bl	401850 <getuid@plt>
  402db8:	str	w0, [sp, #36]
  402dbc:	ldr	x0, [sp, #40]
  402dc0:	cmp	x0, #0x0
  402dc4:	b.eq	402e0c <ferror@plt+0x11bc>  // b.none
  402dc8:	ldr	x0, [sp, #40]
  402dcc:	ldrb	w0, [x0]
  402dd0:	cmp	w0, #0x0
  402dd4:	b.eq	402e0c <ferror@plt+0x11bc>  // b.none
  402dd8:	ldr	x0, [sp, #40]
  402ddc:	bl	402e1c <ferror@plt+0x11cc>
  402de0:	str	x0, [sp, #24]
  402de4:	ldr	x0, [sp, #24]
  402de8:	cmp	x0, #0x0
  402dec:	b.eq	402e0c <ferror@plt+0x11bc>  // b.none
  402df0:	ldr	x0, [sp, #24]
  402df4:	ldr	w0, [x0, #16]
  402df8:	ldr	w1, [sp, #36]
  402dfc:	cmp	w1, w0
  402e00:	b.ne	402e0c <ferror@plt+0x11bc>  // b.any
  402e04:	ldr	x0, [sp, #24]
  402e08:	b	402e14 <ferror@plt+0x11c4>
  402e0c:	ldr	w0, [sp, #36]
  402e10:	bl	402fc8 <ferror@plt+0x1378>
  402e14:	ldp	x29, x30, [sp], #48
  402e18:	ret
  402e1c:	stp	x29, x30, [sp, #-96]!
  402e20:	mov	x29, sp
  402e24:	str	x19, [sp, #16]
  402e28:	str	x0, [sp, #40]
  402e2c:	str	xzr, [sp, #72]
  402e30:	str	xzr, [sp, #88]
  402e34:	mov	x0, #0x100                 	// #256
  402e38:	str	x0, [sp, #80]
  402e3c:	mov	x0, #0x30                  	// #48
  402e40:	bl	401920 <malloc@plt>
  402e44:	str	x0, [sp, #72]
  402e48:	ldr	x0, [sp, #72]
  402e4c:	cmp	x0, #0x0
  402e50:	b.ne	402e88 <ferror@plt+0x1238>  // b.any
  402e54:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402e58:	add	x0, x0, #0xb38
  402e5c:	ldr	x19, [x0]
  402e60:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402e64:	add	x0, x0, #0x5e0
  402e68:	bl	401bf0 <gettext@plt>
  402e6c:	mov	x1, x0
  402e70:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402e74:	add	x2, x0, #0x5f8
  402e78:	mov	x0, x19
  402e7c:	bl	401c20 <fprintf@plt>
  402e80:	mov	w0, #0xd                   	// #13
  402e84:	bl	4017f0 <exit@plt>
  402e88:	str	xzr, [sp, #48]
  402e8c:	ldr	x1, [sp, #80]
  402e90:	ldr	x0, [sp, #88]
  402e94:	bl	4019d0 <realloc@plt>
  402e98:	str	x0, [sp, #88]
  402e9c:	ldr	x0, [sp, #88]
  402ea0:	cmp	x0, #0x0
  402ea4:	b.ne	402edc <ferror@plt+0x128c>  // b.any
  402ea8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  402eac:	add	x0, x0, #0xb38
  402eb0:	ldr	x19, [x0]
  402eb4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402eb8:	add	x0, x0, #0x5e0
  402ebc:	bl	401bf0 <gettext@plt>
  402ec0:	mov	x1, x0
  402ec4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  402ec8:	add	x2, x0, #0x5f8
  402ecc:	mov	x0, x19
  402ed0:	bl	401c20 <fprintf@plt>
  402ed4:	mov	w0, #0xd                   	// #13
  402ed8:	bl	4017f0 <exit@plt>
  402edc:	bl	401bb0 <__errno_location@plt>
  402ee0:	str	wzr, [x0]
  402ee4:	add	x0, sp, #0x30
  402ee8:	mov	x4, x0
  402eec:	ldr	x3, [sp, #80]
  402ef0:	ldr	x2, [sp, #88]
  402ef4:	ldr	x1, [sp, #72]
  402ef8:	ldr	x0, [sp, #40]
  402efc:	bl	4017a0 <getpwnam_r@plt>
  402f00:	str	w0, [sp, #68]
  402f04:	ldr	w0, [sp, #68]
  402f08:	cmp	w0, #0x0
  402f0c:	b.ne	402f44 <ferror@plt+0x12f4>  // b.any
  402f10:	ldr	x0, [sp, #48]
  402f14:	ldr	x1, [sp, #72]
  402f18:	cmp	x1, x0
  402f1c:	b.ne	402f44 <ferror@plt+0x12f4>  // b.any
  402f20:	ldr	x0, [sp, #72]
  402f24:	bl	403348 <ferror@plt+0x16f8>
  402f28:	str	x0, [sp, #56]
  402f2c:	ldr	x0, [sp, #88]
  402f30:	bl	401ab0 <free@plt>
  402f34:	ldr	x0, [sp, #72]
  402f38:	bl	401ab0 <free@plt>
  402f3c:	ldr	x0, [sp, #56]
  402f40:	b	402fbc <ferror@plt+0x136c>
  402f44:	bl	401bb0 <__errno_location@plt>
  402f48:	ldr	w0, [x0]
  402f4c:	cmp	w0, #0x22
  402f50:	b.eq	402f6c <ferror@plt+0x131c>  // b.none
  402f54:	ldr	x0, [sp, #88]
  402f58:	bl	401ab0 <free@plt>
  402f5c:	ldr	x0, [sp, #72]
  402f60:	bl	401ab0 <free@plt>
  402f64:	mov	x0, #0x0                   	// #0
  402f68:	b	402fbc <ferror@plt+0x136c>
  402f6c:	ldr	x1, [sp, #80]
  402f70:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  402f74:	cmp	x1, x0
  402f78:	b.hi	402f8c <ferror@plt+0x133c>  // b.pmore
  402f7c:	ldr	x0, [sp, #80]
  402f80:	lsl	x0, x0, #2
  402f84:	str	x0, [sp, #80]
  402f88:	b	402e88 <ferror@plt+0x1238>
  402f8c:	ldr	x0, [sp, #80]
  402f90:	cmn	x0, #0x1
  402f94:	b.ne	402fb0 <ferror@plt+0x1360>  // b.any
  402f98:	ldr	x0, [sp, #88]
  402f9c:	bl	401ab0 <free@plt>
  402fa0:	ldr	x0, [sp, #72]
  402fa4:	bl	401ab0 <free@plt>
  402fa8:	mov	x0, #0x0                   	// #0
  402fac:	b	402fbc <ferror@plt+0x136c>
  402fb0:	mov	x0, #0xffffffffffffffff    	// #-1
  402fb4:	str	x0, [sp, #80]
  402fb8:	b	402e88 <ferror@plt+0x1238>
  402fbc:	ldr	x19, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #96
  402fc4:	ret
  402fc8:	stp	x29, x30, [sp, #-96]!
  402fcc:	mov	x29, sp
  402fd0:	str	x19, [sp, #16]
  402fd4:	str	w0, [sp, #44]
  402fd8:	str	xzr, [sp, #72]
  402fdc:	str	xzr, [sp, #88]
  402fe0:	mov	x0, #0x100                 	// #256
  402fe4:	str	x0, [sp, #80]
  402fe8:	mov	x0, #0x30                  	// #48
  402fec:	bl	401920 <malloc@plt>
  402ff0:	str	x0, [sp, #72]
  402ff4:	ldr	x0, [sp, #72]
  402ff8:	cmp	x0, #0x0
  402ffc:	b.ne	403034 <ferror@plt+0x13e4>  // b.any
  403000:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403004:	add	x0, x0, #0xb38
  403008:	ldr	x19, [x0]
  40300c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  403010:	add	x0, x0, #0x608
  403014:	bl	401bf0 <gettext@plt>
  403018:	mov	x1, x0
  40301c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  403020:	add	x2, x0, #0x620
  403024:	mov	x0, x19
  403028:	bl	401c20 <fprintf@plt>
  40302c:	mov	w0, #0xd                   	// #13
  403030:	bl	4017f0 <exit@plt>
  403034:	str	xzr, [sp, #48]
  403038:	ldr	x1, [sp, #80]
  40303c:	ldr	x0, [sp, #88]
  403040:	bl	4019d0 <realloc@plt>
  403044:	str	x0, [sp, #88]
  403048:	ldr	x0, [sp, #88]
  40304c:	cmp	x0, #0x0
  403050:	b.ne	403088 <ferror@plt+0x1438>  // b.any
  403054:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403058:	add	x0, x0, #0xb38
  40305c:	ldr	x19, [x0]
  403060:	adrp	x0, 407000 <ferror@plt+0x53b0>
  403064:	add	x0, x0, #0x608
  403068:	bl	401bf0 <gettext@plt>
  40306c:	mov	x1, x0
  403070:	adrp	x0, 407000 <ferror@plt+0x53b0>
  403074:	add	x2, x0, #0x620
  403078:	mov	x0, x19
  40307c:	bl	401c20 <fprintf@plt>
  403080:	mov	w0, #0xd                   	// #13
  403084:	bl	4017f0 <exit@plt>
  403088:	bl	401bb0 <__errno_location@plt>
  40308c:	str	wzr, [x0]
  403090:	add	x0, sp, #0x30
  403094:	mov	x4, x0
  403098:	ldr	x3, [sp, #80]
  40309c:	ldr	x2, [sp, #88]
  4030a0:	ldr	x1, [sp, #72]
  4030a4:	ldr	w0, [sp, #44]
  4030a8:	bl	401890 <getpwuid_r@plt>
  4030ac:	str	w0, [sp, #68]
  4030b0:	ldr	w0, [sp, #68]
  4030b4:	cmp	w0, #0x0
  4030b8:	b.ne	4030f0 <ferror@plt+0x14a0>  // b.any
  4030bc:	ldr	x0, [sp, #48]
  4030c0:	ldr	x1, [sp, #72]
  4030c4:	cmp	x1, x0
  4030c8:	b.ne	4030f0 <ferror@plt+0x14a0>  // b.any
  4030cc:	ldr	x0, [sp, #72]
  4030d0:	bl	403348 <ferror@plt+0x16f8>
  4030d4:	str	x0, [sp, #56]
  4030d8:	ldr	x0, [sp, #88]
  4030dc:	bl	401ab0 <free@plt>
  4030e0:	ldr	x0, [sp, #72]
  4030e4:	bl	401ab0 <free@plt>
  4030e8:	ldr	x0, [sp, #56]
  4030ec:	b	403168 <ferror@plt+0x1518>
  4030f0:	bl	401bb0 <__errno_location@plt>
  4030f4:	ldr	w0, [x0]
  4030f8:	cmp	w0, #0x22
  4030fc:	b.eq	403118 <ferror@plt+0x14c8>  // b.none
  403100:	ldr	x0, [sp, #88]
  403104:	bl	401ab0 <free@plt>
  403108:	ldr	x0, [sp, #72]
  40310c:	bl	401ab0 <free@plt>
  403110:	mov	x0, #0x0                   	// #0
  403114:	b	403168 <ferror@plt+0x1518>
  403118:	ldr	x1, [sp, #80]
  40311c:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  403120:	cmp	x1, x0
  403124:	b.hi	403138 <ferror@plt+0x14e8>  // b.pmore
  403128:	ldr	x0, [sp, #80]
  40312c:	lsl	x0, x0, #2
  403130:	str	x0, [sp, #80]
  403134:	b	403034 <ferror@plt+0x13e4>
  403138:	ldr	x0, [sp, #80]
  40313c:	cmn	x0, #0x1
  403140:	b.ne	40315c <ferror@plt+0x150c>  // b.any
  403144:	ldr	x0, [sp, #88]
  403148:	bl	401ab0 <free@plt>
  40314c:	ldr	x0, [sp, #72]
  403150:	bl	401ab0 <free@plt>
  403154:	mov	x0, #0x0                   	// #0
  403158:	b	403168 <ferror@plt+0x1518>
  40315c:	mov	x0, #0xffffffffffffffff    	// #-1
  403160:	str	x0, [sp, #80]
  403164:	b	403034 <ferror@plt+0x13e4>
  403168:	ldr	x19, [sp, #16]
  40316c:	ldp	x29, x30, [sp], #96
  403170:	ret
  403174:	stp	x29, x30, [sp, #-80]!
  403178:	mov	x29, sp
  40317c:	stp	x19, x20, [sp, #16]
  403180:	str	x21, [sp, #32]
  403184:	str	x0, [sp, #56]
  403188:	ldr	x0, [sp, #56]
  40318c:	bl	401920 <malloc@plt>
  403190:	str	x0, [sp, #72]
  403194:	ldr	x0, [sp, #72]
  403198:	cmp	x0, #0x0
  40319c:	b.ne	4031f0 <ferror@plt+0x15a0>  // b.any
  4031a0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4031a4:	add	x0, x0, #0xb38
  4031a8:	ldr	x19, [x0]
  4031ac:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4031b0:	add	x0, x0, #0x630
  4031b4:	bl	401bf0 <gettext@plt>
  4031b8:	mov	x21, x0
  4031bc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4031c0:	add	x0, x0, #0xf78
  4031c4:	ldr	x20, [x0]
  4031c8:	bl	401bb0 <__errno_location@plt>
  4031cc:	ldr	w0, [x0]
  4031d0:	bl	401a10 <strerror@plt>
  4031d4:	mov	x3, x0
  4031d8:	mov	x2, x20
  4031dc:	mov	x1, x21
  4031e0:	mov	x0, x19
  4031e4:	bl	401c20 <fprintf@plt>
  4031e8:	mov	w0, #0xd                   	// #13
  4031ec:	bl	4017f0 <exit@plt>
  4031f0:	ldr	x0, [sp, #72]
  4031f4:	ldp	x19, x20, [sp, #16]
  4031f8:	ldr	x21, [sp, #32]
  4031fc:	ldp	x29, x30, [sp], #80
  403200:	ret
  403204:	stp	x29, x30, [sp, #-32]!
  403208:	mov	x29, sp
  40320c:	str	x0, [sp, #24]
  403210:	ldr	x0, [sp, #24]
  403214:	bl	4017c0 <strlen@plt>
  403218:	add	x0, x0, #0x1
  40321c:	bl	403174 <ferror@plt+0x1524>
  403220:	ldr	x1, [sp, #24]
  403224:	bl	401b20 <strcpy@plt>
  403228:	ldp	x29, x30, [sp], #32
  40322c:	ret
  403230:	stp	x29, x30, [sp, #-48]!
  403234:	mov	x29, sp
  403238:	str	x0, [sp, #24]
  40323c:	str	x1, [sp, #16]
  403240:	bl	401bb0 <__errno_location@plt>
  403244:	str	wzr, [x0]
  403248:	add	x0, sp, #0x20
  40324c:	mov	w2, #0xa                   	// #10
  403250:	mov	x1, x0
  403254:	ldr	x0, [sp, #24]
  403258:	bl	401820 <strtoll@plt>
  40325c:	str	x0, [sp, #40]
  403260:	ldr	x0, [sp, #24]
  403264:	ldrb	w0, [x0]
  403268:	cmp	w0, #0x0
  40326c:	b.eq	4032a4 <ferror@plt+0x1654>  // b.none
  403270:	ldr	x0, [sp, #32]
  403274:	ldrb	w0, [x0]
  403278:	cmp	w0, #0x0
  40327c:	b.ne	4032a4 <ferror@plt+0x1654>  // b.any
  403280:	bl	401bb0 <__errno_location@plt>
  403284:	ldr	w0, [x0]
  403288:	cmp	w0, #0x22
  40328c:	b.eq	4032a4 <ferror@plt+0x1654>  // b.none
  403290:	ldr	x0, [sp, #40]
  403294:	sxtw	x0, w0
  403298:	ldr	x1, [sp, #40]
  40329c:	cmp	x1, x0
  4032a0:	b.eq	4032ac <ferror@plt+0x165c>  // b.none
  4032a4:	mov	w0, #0x0                   	// #0
  4032a8:	b	4032c0 <ferror@plt+0x1670>
  4032ac:	ldr	x0, [sp, #40]
  4032b0:	mov	w1, w0
  4032b4:	ldr	x0, [sp, #16]
  4032b8:	str	w1, [x0]
  4032bc:	mov	w0, #0x1                   	// #1
  4032c0:	ldp	x29, x30, [sp], #48
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-48]!
  4032cc:	mov	x29, sp
  4032d0:	str	x0, [sp, #24]
  4032d4:	str	x1, [sp, #16]
  4032d8:	bl	401bb0 <__errno_location@plt>
  4032dc:	str	wzr, [x0]
  4032e0:	add	x0, sp, #0x20
  4032e4:	mov	w2, #0x0                   	// #0
  4032e8:	mov	x1, x0
  4032ec:	ldr	x0, [sp, #24]
  4032f0:	bl	4017b0 <strtoul@plt>
  4032f4:	str	x0, [sp, #40]
  4032f8:	ldr	x0, [sp, #24]
  4032fc:	ldrb	w0, [x0]
  403300:	cmp	w0, #0x0
  403304:	b.eq	403328 <ferror@plt+0x16d8>  // b.none
  403308:	ldr	x0, [sp, #32]
  40330c:	ldrb	w0, [x0]
  403310:	cmp	w0, #0x0
  403314:	b.ne	403328 <ferror@plt+0x16d8>  // b.any
  403318:	bl	401bb0 <__errno_location@plt>
  40331c:	ldr	w0, [x0]
  403320:	cmp	w0, #0x22
  403324:	b.ne	403330 <ferror@plt+0x16e0>  // b.any
  403328:	mov	w0, #0x0                   	// #0
  40332c:	b	403340 <ferror@plt+0x16f0>
  403330:	ldr	x0, [sp, #16]
  403334:	ldr	x1, [sp, #40]
  403338:	str	x1, [x0]
  40333c:	mov	w0, #0x1                   	// #1
  403340:	ldp	x29, x30, [sp], #48
  403344:	ret
  403348:	stp	x29, x30, [sp, #-48]!
  40334c:	mov	x29, sp
  403350:	str	x0, [sp, #24]
  403354:	mov	x0, #0x30                  	// #48
  403358:	bl	401920 <malloc@plt>
  40335c:	str	x0, [sp, #40]
  403360:	ldr	x0, [sp, #40]
  403364:	cmp	x0, #0x0
  403368:	b.ne	403374 <ferror@plt+0x1724>  // b.any
  40336c:	mov	x0, #0x0                   	// #0
  403370:	b	4034c0 <ferror@plt+0x1870>
  403374:	mov	x2, #0x30                  	// #48
  403378:	mov	w1, #0x0                   	// #0
  40337c:	ldr	x0, [sp, #40]
  403380:	bl	401960 <memset@plt>
  403384:	ldr	x0, [sp, #24]
  403388:	ldr	w1, [x0, #16]
  40338c:	ldr	x0, [sp, #40]
  403390:	str	w1, [x0, #16]
  403394:	ldr	x0, [sp, #24]
  403398:	ldr	w1, [x0, #20]
  40339c:	ldr	x0, [sp, #40]
  4033a0:	str	w1, [x0, #20]
  4033a4:	ldr	x0, [sp, #24]
  4033a8:	ldr	x0, [x0]
  4033ac:	bl	401a00 <strdup@plt>
  4033b0:	mov	x1, x0
  4033b4:	ldr	x0, [sp, #40]
  4033b8:	str	x1, [x0]
  4033bc:	ldr	x0, [sp, #40]
  4033c0:	ldr	x0, [x0]
  4033c4:	cmp	x0, #0x0
  4033c8:	b.ne	4033dc <ferror@plt+0x178c>  // b.any
  4033cc:	ldr	x0, [sp, #40]
  4033d0:	bl	4034c8 <ferror@plt+0x1878>
  4033d4:	mov	x0, #0x0                   	// #0
  4033d8:	b	4034c0 <ferror@plt+0x1870>
  4033dc:	ldr	x0, [sp, #24]
  4033e0:	ldr	x0, [x0, #8]
  4033e4:	bl	401a00 <strdup@plt>
  4033e8:	mov	x1, x0
  4033ec:	ldr	x0, [sp, #40]
  4033f0:	str	x1, [x0, #8]
  4033f4:	ldr	x0, [sp, #40]
  4033f8:	ldr	x0, [x0, #8]
  4033fc:	cmp	x0, #0x0
  403400:	b.ne	403414 <ferror@plt+0x17c4>  // b.any
  403404:	ldr	x0, [sp, #40]
  403408:	bl	4034c8 <ferror@plt+0x1878>
  40340c:	mov	x0, #0x0                   	// #0
  403410:	b	4034c0 <ferror@plt+0x1870>
  403414:	ldr	x0, [sp, #24]
  403418:	ldr	x0, [x0, #24]
  40341c:	bl	401a00 <strdup@plt>
  403420:	mov	x1, x0
  403424:	ldr	x0, [sp, #40]
  403428:	str	x1, [x0, #24]
  40342c:	ldr	x0, [sp, #40]
  403430:	ldr	x0, [x0, #24]
  403434:	cmp	x0, #0x0
  403438:	b.ne	40344c <ferror@plt+0x17fc>  // b.any
  40343c:	ldr	x0, [sp, #40]
  403440:	bl	4034c8 <ferror@plt+0x1878>
  403444:	mov	x0, #0x0                   	// #0
  403448:	b	4034c0 <ferror@plt+0x1870>
  40344c:	ldr	x0, [sp, #24]
  403450:	ldr	x0, [x0, #32]
  403454:	bl	401a00 <strdup@plt>
  403458:	mov	x1, x0
  40345c:	ldr	x0, [sp, #40]
  403460:	str	x1, [x0, #32]
  403464:	ldr	x0, [sp, #40]
  403468:	ldr	x0, [x0, #32]
  40346c:	cmp	x0, #0x0
  403470:	b.ne	403484 <ferror@plt+0x1834>  // b.any
  403474:	ldr	x0, [sp, #40]
  403478:	bl	4034c8 <ferror@plt+0x1878>
  40347c:	mov	x0, #0x0                   	// #0
  403480:	b	4034c0 <ferror@plt+0x1870>
  403484:	ldr	x0, [sp, #24]
  403488:	ldr	x0, [x0, #40]
  40348c:	bl	401a00 <strdup@plt>
  403490:	mov	x1, x0
  403494:	ldr	x0, [sp, #40]
  403498:	str	x1, [x0, #40]
  40349c:	ldr	x0, [sp, #40]
  4034a0:	ldr	x0, [x0, #40]
  4034a4:	cmp	x0, #0x0
  4034a8:	b.ne	4034bc <ferror@plt+0x186c>  // b.any
  4034ac:	ldr	x0, [sp, #40]
  4034b0:	bl	4034c8 <ferror@plt+0x1878>
  4034b4:	mov	x0, #0x0                   	// #0
  4034b8:	b	4034c0 <ferror@plt+0x1870>
  4034bc:	ldr	x0, [sp, #40]
  4034c0:	ldp	x29, x30, [sp], #48
  4034c4:	ret
  4034c8:	stp	x29, x30, [sp, #-48]!
  4034cc:	mov	x29, sp
  4034d0:	str	x19, [sp, #16]
  4034d4:	str	x0, [sp, #40]
  4034d8:	ldr	x0, [sp, #40]
  4034dc:	ldr	x0, [x0]
  4034e0:	bl	401ab0 <free@plt>
  4034e4:	ldr	x0, [sp, #40]
  4034e8:	ldr	x0, [x0, #8]
  4034ec:	cmp	x0, #0x0
  4034f0:	b.eq	403524 <ferror@plt+0x18d4>  // b.none
  4034f4:	ldr	x0, [sp, #40]
  4034f8:	ldr	x19, [x0, #8]
  4034fc:	ldr	x0, [sp, #40]
  403500:	ldr	x0, [x0, #8]
  403504:	bl	4017c0 <strlen@plt>
  403508:	mov	x2, x0
  40350c:	mov	w1, #0x0                   	// #0
  403510:	mov	x0, x19
  403514:	bl	401960 <memset@plt>
  403518:	ldr	x0, [sp, #40]
  40351c:	ldr	x0, [x0, #8]
  403520:	bl	401ab0 <free@plt>
  403524:	ldr	x0, [sp, #40]
  403528:	ldr	x0, [x0, #24]
  40352c:	bl	401ab0 <free@plt>
  403530:	ldr	x0, [sp, #40]
  403534:	ldr	x0, [x0, #32]
  403538:	bl	401ab0 <free@plt>
  40353c:	ldr	x0, [sp, #40]
  403540:	ldr	x0, [x0, #40]
  403544:	bl	401ab0 <free@plt>
  403548:	ldr	x0, [sp, #40]
  40354c:	bl	401ab0 <free@plt>
  403550:	nop
  403554:	ldr	x19, [sp, #16]
  403558:	ldp	x29, x30, [sp], #48
  40355c:	ret
  403560:	stp	x29, x30, [sp, #-48]!
  403564:	mov	x29, sp
  403568:	str	x0, [sp, #24]
  40356c:	ldr	x0, [sp, #24]
  403570:	str	x0, [sp, #40]
  403574:	mov	x0, #0x18                  	// #24
  403578:	bl	401920 <malloc@plt>
  40357c:	str	x0, [sp, #32]
  403580:	ldr	x0, [sp, #32]
  403584:	cmp	x0, #0x0
  403588:	b.ne	403594 <ferror@plt+0x1944>  // b.any
  40358c:	mov	x0, #0x0                   	// #0
  403590:	b	4035f0 <ferror@plt+0x19a0>
  403594:	ldr	x0, [sp, #40]
  403598:	ldr	x0, [x0]
  40359c:	bl	401a00 <strdup@plt>
  4035a0:	mov	x1, x0
  4035a4:	ldr	x0, [sp, #32]
  4035a8:	str	x1, [x0]
  4035ac:	ldr	x0, [sp, #32]
  4035b0:	ldr	x0, [x0]
  4035b4:	cmp	x0, #0x0
  4035b8:	b.ne	4035cc <ferror@plt+0x197c>  // b.any
  4035bc:	ldr	x0, [sp, #32]
  4035c0:	bl	401ab0 <free@plt>
  4035c4:	mov	x0, #0x0                   	// #0
  4035c8:	b	4035f0 <ferror@plt+0x19a0>
  4035cc:	ldr	x0, [sp, #40]
  4035d0:	ldr	x1, [x0, #8]
  4035d4:	ldr	x0, [sp, #32]
  4035d8:	str	x1, [x0, #8]
  4035dc:	ldr	x0, [sp, #40]
  4035e0:	ldr	x1, [x0, #16]
  4035e4:	ldr	x0, [sp, #32]
  4035e8:	str	x1, [x0, #16]
  4035ec:	ldr	x0, [sp, #32]
  4035f0:	ldp	x29, x30, [sp], #48
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-48]!
  4035fc:	mov	x29, sp
  403600:	str	x0, [sp, #24]
  403604:	ldr	x0, [sp, #24]
  403608:	str	x0, [sp, #40]
  40360c:	ldr	x0, [sp, #40]
  403610:	ldr	x0, [x0]
  403614:	bl	401ab0 <free@plt>
  403618:	ldr	x0, [sp, #40]
  40361c:	bl	401ab0 <free@plt>
  403620:	nop
  403624:	ldp	x29, x30, [sp], #48
  403628:	ret
  40362c:	stp	x29, x30, [sp, #-80]!
  403630:	mov	x29, sp
  403634:	str	x0, [sp, #24]
  403638:	ldr	x0, [sp, #24]
  40363c:	bl	4017c0 <strlen@plt>
  403640:	cmp	x0, #0x3ff
  403644:	b.ls	403650 <ferror@plt+0x1a00>  // b.plast
  403648:	mov	x0, #0x0                   	// #0
  40364c:	b	4037ac <ferror@plt+0x1b5c>
  403650:	ldr	x1, [sp, #24]
  403654:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403658:	add	x0, x0, #0xb58
  40365c:	bl	401b20 <strcpy@plt>
  403660:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403664:	add	x0, x0, #0xb58
  403668:	str	x0, [sp, #64]
  40366c:	str	wzr, [sp, #76]
  403670:	b	4036f0 <ferror@plt+0x1aa0>
  403674:	ldrsw	x0, [sp, #76]
  403678:	lsl	x0, x0, #3
  40367c:	add	x1, sp, #0x28
  403680:	ldr	x2, [sp, #64]
  403684:	str	x2, [x1, x0]
  403688:	b	403698 <ferror@plt+0x1a48>
  40368c:	ldr	x0, [sp, #64]
  403690:	add	x0, x0, #0x1
  403694:	str	x0, [sp, #64]
  403698:	ldr	x0, [sp, #64]
  40369c:	ldrb	w0, [x0]
  4036a0:	cmp	w0, #0x0
  4036a4:	b.eq	4036b8 <ferror@plt+0x1a68>  // b.none
  4036a8:	ldr	x0, [sp, #64]
  4036ac:	ldrb	w0, [x0]
  4036b0:	cmp	w0, #0x3a
  4036b4:	b.ne	40368c <ferror@plt+0x1a3c>  // b.any
  4036b8:	ldr	x0, [sp, #64]
  4036bc:	ldrb	w0, [x0]
  4036c0:	cmp	w0, #0x0
  4036c4:	b.eq	4036e0 <ferror@plt+0x1a90>  // b.none
  4036c8:	ldr	x0, [sp, #64]
  4036cc:	strb	wzr, [x0]
  4036d0:	ldr	x0, [sp, #64]
  4036d4:	add	x0, x0, #0x1
  4036d8:	str	x0, [sp, #64]
  4036dc:	b	4036e4 <ferror@plt+0x1a94>
  4036e0:	str	xzr, [sp, #64]
  4036e4:	ldr	w0, [sp, #76]
  4036e8:	add	w0, w0, #0x1
  4036ec:	str	w0, [sp, #76]
  4036f0:	ldr	w0, [sp, #76]
  4036f4:	cmp	w0, #0x2
  4036f8:	b.gt	403708 <ferror@plt+0x1ab8>
  4036fc:	ldr	x0, [sp, #64]
  403700:	cmp	x0, #0x0
  403704:	b.ne	403674 <ferror@plt+0x1a24>  // b.any
  403708:	ldr	w0, [sp, #76]
  40370c:	cmp	w0, #0x3
  403710:	b.ne	403744 <ferror@plt+0x1af4>  // b.any
  403714:	ldr	x0, [sp, #40]
  403718:	ldrb	w0, [x0]
  40371c:	cmp	w0, #0x0
  403720:	b.eq	403744 <ferror@plt+0x1af4>  // b.none
  403724:	ldr	x0, [sp, #48]
  403728:	ldrb	w0, [x0]
  40372c:	cmp	w0, #0x0
  403730:	b.eq	403744 <ferror@plt+0x1af4>  // b.none
  403734:	ldr	x0, [sp, #56]
  403738:	ldrb	w0, [x0]
  40373c:	cmp	w0, #0x0
  403740:	b.ne	40374c <ferror@plt+0x1afc>  // b.any
  403744:	mov	x0, #0x0                   	// #0
  403748:	b	4037ac <ferror@plt+0x1b5c>
  40374c:	ldr	x1, [sp, #40]
  403750:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403754:	add	x0, x0, #0xf58
  403758:	str	x1, [x0]
  40375c:	ldr	x2, [sp, #48]
  403760:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403764:	add	x1, x0, #0xf60
  403768:	mov	x0, x2
  40376c:	bl	4032c8 <ferror@plt+0x1678>
  403770:	cmp	w0, #0x0
  403774:	b.ne	403780 <ferror@plt+0x1b30>  // b.any
  403778:	mov	x0, #0x0                   	// #0
  40377c:	b	4037ac <ferror@plt+0x1b5c>
  403780:	ldr	x2, [sp, #56]
  403784:	adrp	x0, 419000 <ferror@plt+0x173b0>
  403788:	add	x1, x0, #0xf68
  40378c:	mov	x0, x2
  403790:	bl	4032c8 <ferror@plt+0x1678>
  403794:	cmp	w0, #0x0
  403798:	b.ne	4037a4 <ferror@plt+0x1b54>  // b.any
  40379c:	mov	x0, #0x0                   	// #0
  4037a0:	b	4037ac <ferror@plt+0x1b5c>
  4037a4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4037a8:	add	x0, x0, #0xf58
  4037ac:	ldp	x29, x30, [sp], #80
  4037b0:	ret
  4037b4:	stp	x29, x30, [sp, #-48]!
  4037b8:	mov	x29, sp
  4037bc:	str	x0, [sp, #24]
  4037c0:	str	x1, [sp, #16]
  4037c4:	ldr	x0, [sp, #24]
  4037c8:	str	x0, [sp, #40]
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	ldr	x1, [x0]
  4037d4:	ldr	x0, [sp, #40]
  4037d8:	ldr	x2, [x0, #8]
  4037dc:	ldr	x0, [sp, #40]
  4037e0:	ldr	x0, [x0, #16]
  4037e4:	mov	x4, x0
  4037e8:	mov	x3, x2
  4037ec:	mov	x2, x1
  4037f0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4037f4:	add	x1, x0, #0x658
  4037f8:	ldr	x0, [sp, #16]
  4037fc:	bl	401c20 <fprintf@plt>
  403800:	cmp	w0, #0x0
  403804:	b.ge	403810 <ferror@plt+0x1bc0>  // b.tcont
  403808:	mov	w0, #0xffffffff            	// #-1
  40380c:	b	403814 <ferror@plt+0x1bc4>
  403810:	mov	w0, #0x0                   	// #0
  403814:	ldp	x29, x30, [sp], #48
  403818:	ret
  40381c:	stp	x29, x30, [sp, #-48]!
  403820:	mov	x29, sp
  403824:	str	x0, [sp, #24]
  403828:	str	x1, [sp, #16]
  40382c:	ldr	x0, [sp, #24]
  403830:	bl	4068f4 <ferror@plt+0x4ca4>
  403834:	b	403858 <ferror@plt+0x1c08>
  403838:	ldr	x0, [sp, #40]
  40383c:	ldr	x0, [x0]
  403840:	ldr	x1, [sp, #16]
  403844:	bl	401aa0 <strcmp@plt>
  403848:	cmp	w0, #0x0
  40384c:	b.ne	403858 <ferror@plt+0x1c08>  // b.any
  403850:	mov	w0, #0x1                   	// #1
  403854:	b	403874 <ferror@plt+0x1c24>
  403858:	ldr	x0, [sp, #24]
  40385c:	bl	40694c <ferror@plt+0x4cfc>
  403860:	str	x0, [sp, #40]
  403864:	ldr	x0, [sp, #40]
  403868:	cmp	x0, #0x0
  40386c:	b.ne	403838 <ferror@plt+0x1be8>  // b.any
  403870:	mov	w0, #0x0                   	// #0
  403874:	ldp	x29, x30, [sp], #48
  403878:	ret
  40387c:	stp	x29, x30, [sp, #-160]!
  403880:	mov	x29, sp
  403884:	str	x0, [sp, #40]
  403888:	str	x1, [sp, #32]
  40388c:	str	x2, [sp, #24]
  403890:	ldr	x0, [sp, #40]
  403894:	bl	4068f4 <ferror@plt+0x4ca4>
  403898:	b	403904 <ferror@plt+0x1cb4>
  40389c:	ldr	x0, [sp, #152]
  4038a0:	ldr	x0, [x0, #8]
  4038a4:	str	x0, [sp, #104]
  4038a8:	ldr	x0, [sp, #152]
  4038ac:	ldr	x1, [x0, #16]
  4038b0:	ldr	x0, [sp, #104]
  4038b4:	add	x0, x1, x0
  4038b8:	sub	x0, x0, #0x1
  4038bc:	str	x0, [sp, #96]
  4038c0:	ldr	x0, [sp, #152]
  4038c4:	ldr	x0, [x0]
  4038c8:	ldr	x1, [sp, #32]
  4038cc:	bl	401aa0 <strcmp@plt>
  4038d0:	cmp	w0, #0x0
  4038d4:	b.eq	4038dc <ferror@plt+0x1c8c>  // b.none
  4038d8:	b	403904 <ferror@plt+0x1cb4>
  4038dc:	ldr	x1, [sp, #24]
  4038e0:	ldr	x0, [sp, #104]
  4038e4:	cmp	x1, x0
  4038e8:	b.cc	403904 <ferror@plt+0x1cb4>  // b.lo, b.ul, b.last
  4038ec:	ldr	x1, [sp, #24]
  4038f0:	ldr	x0, [sp, #96]
  4038f4:	cmp	x1, x0
  4038f8:	b.hi	403904 <ferror@plt+0x1cb4>  // b.pmore
  4038fc:	ldr	x0, [sp, #152]
  403900:	b	403a7c <ferror@plt+0x1e2c>
  403904:	ldr	x0, [sp, #40]
  403908:	bl	40694c <ferror@plt+0x4cfc>
  40390c:	str	x0, [sp, #152]
  403910:	ldr	x0, [sp, #152]
  403914:	cmp	x0, #0x0
  403918:	b.ne	40389c <ferror@plt+0x1c4c>  // b.any
  40391c:	ldr	x2, [sp, #40]
  403920:	adrp	x0, 407000 <ferror@plt+0x53b0>
  403924:	add	x1, x0, #0x668
  403928:	mov	x0, x2
  40392c:	bl	401aa0 <strcmp@plt>
  403930:	cmp	w0, #0x0
  403934:	b.eq	40395c <ferror@plt+0x1d0c>  // b.none
  403938:	ldr	x2, [sp, #40]
  40393c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  403940:	add	x1, x0, #0x678
  403944:	mov	x0, x2
  403948:	bl	401aa0 <strcmp@plt>
  40394c:	cmp	w0, #0x0
  403950:	b.eq	40395c <ferror@plt+0x1d0c>  // b.none
  403954:	mov	x0, #0x0                   	// #0
  403958:	b	403a7c <ferror@plt+0x1e2c>
  40395c:	stp	xzr, xzr, [sp, #56]
  403960:	stp	xzr, xzr, [sp, #72]
  403964:	strb	wzr, [sp, #88]
  403968:	ldr	x0, [sp, #32]
  40396c:	bl	401980 <getpwnam@plt>
  403970:	str	x0, [sp, #144]
  403974:	ldr	x0, [sp, #144]
  403978:	cmp	x0, #0x0
  40397c:	b.ne	403988 <ferror@plt+0x1d38>  // b.any
  403980:	mov	x0, #0x0                   	// #0
  403984:	b	403a7c <ferror@plt+0x1e2c>
  403988:	ldr	x0, [sp, #144]
  40398c:	ldr	w0, [x0, #16]
  403990:	str	w0, [sp, #140]
  403994:	ldr	w0, [sp, #140]
  403998:	add	x3, sp, #0x38
  40399c:	mov	x2, x0
  4039a0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4039a4:	add	x1, x0, #0x688
  4039a8:	mov	x0, x3
  4039ac:	bl	401840 <sprintf@plt>
  4039b0:	ldr	x0, [sp, #40]
  4039b4:	bl	4068f4 <ferror@plt+0x4ca4>
  4039b8:	b	403a60 <ferror@plt+0x1e10>
  4039bc:	ldr	x0, [sp, #152]
  4039c0:	ldr	x0, [x0, #8]
  4039c4:	str	x0, [sp, #128]
  4039c8:	ldr	x0, [sp, #152]
  4039cc:	ldr	x1, [x0, #16]
  4039d0:	ldr	x0, [sp, #128]
  4039d4:	add	x0, x1, x0
  4039d8:	sub	x0, x0, #0x1
  4039dc:	str	x0, [sp, #120]
  4039e0:	ldr	x1, [sp, #24]
  4039e4:	ldr	x0, [sp, #128]
  4039e8:	cmp	x1, x0
  4039ec:	b.cc	403a60 <ferror@plt+0x1e10>  // b.lo, b.ul, b.last
  4039f0:	ldr	x1, [sp, #24]
  4039f4:	ldr	x0, [sp, #120]
  4039f8:	cmp	x1, x0
  4039fc:	b.ls	403a04 <ferror@plt+0x1db4>  // b.plast
  403a00:	b	403a60 <ferror@plt+0x1e10>
  403a04:	ldr	x0, [sp, #152]
  403a08:	ldr	x0, [x0]
  403a0c:	add	x1, sp, #0x38
  403a10:	bl	401aa0 <strcmp@plt>
  403a14:	cmp	w0, #0x0
  403a18:	b.ne	403a24 <ferror@plt+0x1dd4>  // b.any
  403a1c:	ldr	x0, [sp, #152]
  403a20:	b	403a7c <ferror@plt+0x1e2c>
  403a24:	ldr	x0, [sp, #152]
  403a28:	ldr	x0, [x0]
  403a2c:	bl	401980 <getpwnam@plt>
  403a30:	str	x0, [sp, #112]
  403a34:	ldr	x0, [sp, #112]
  403a38:	cmp	x0, #0x0
  403a3c:	b.ne	403a44 <ferror@plt+0x1df4>  // b.any
  403a40:	b	403a60 <ferror@plt+0x1e10>
  403a44:	ldr	x0, [sp, #112]
  403a48:	ldr	w0, [x0, #16]
  403a4c:	ldr	w1, [sp, #140]
  403a50:	cmp	w1, w0
  403a54:	b.ne	403a60 <ferror@plt+0x1e10>  // b.any
  403a58:	ldr	x0, [sp, #152]
  403a5c:	b	403a7c <ferror@plt+0x1e2c>
  403a60:	ldr	x0, [sp, #40]
  403a64:	bl	40694c <ferror@plt+0x4cfc>
  403a68:	str	x0, [sp, #152]
  403a6c:	ldr	x0, [sp, #152]
  403a70:	cmp	x0, #0x0
  403a74:	b.ne	4039bc <ferror@plt+0x1d6c>  // b.any
  403a78:	mov	x0, #0x0                   	// #0
  403a7c:	ldp	x29, x30, [sp], #160
  403a80:	ret
  403a84:	stp	x29, x30, [sp, #-80]!
  403a88:	mov	x29, sp
  403a8c:	str	x0, [sp, #40]
  403a90:	str	x1, [sp, #32]
  403a94:	str	x2, [sp, #24]
  403a98:	str	x3, [sp, #16]
  403a9c:	ldr	x0, [sp, #16]
  403aa0:	cmp	x0, #0x0
  403aa4:	b.ne	403ab0 <ferror@plt+0x1e60>  // b.any
  403aa8:	mov	w0, #0x0                   	// #0
  403aac:	b	403b5c <ferror@plt+0x1f0c>
  403ab0:	ldr	x1, [sp, #24]
  403ab4:	ldr	x0, [sp, #16]
  403ab8:	add	x0, x1, x0
  403abc:	sub	x0, x0, #0x1
  403ac0:	str	x0, [sp, #64]
  403ac4:	ldr	x2, [sp, #24]
  403ac8:	ldr	x1, [sp, #32]
  403acc:	ldr	x0, [sp, #40]
  403ad0:	bl	40387c <ferror@plt+0x1c2c>
  403ad4:	str	x0, [sp, #72]
  403ad8:	b	403b4c <ferror@plt+0x1efc>
  403adc:	ldr	x0, [sp, #72]
  403ae0:	ldr	x1, [x0, #8]
  403ae4:	ldr	x0, [sp, #72]
  403ae8:	ldr	x0, [x0, #16]
  403aec:	add	x0, x1, x0
  403af0:	sub	x0, x0, #0x1
  403af4:	str	x0, [sp, #56]
  403af8:	ldr	x1, [sp, #24]
  403afc:	ldr	x0, [sp, #16]
  403b00:	add	x0, x1, x0
  403b04:	sub	x0, x0, #0x1
  403b08:	ldr	x1, [sp, #56]
  403b0c:	cmp	x1, x0
  403b10:	b.cc	403b1c <ferror@plt+0x1ecc>  // b.lo, b.ul, b.last
  403b14:	mov	w0, #0x1                   	// #1
  403b18:	b	403b5c <ferror@plt+0x1f0c>
  403b1c:	ldr	x1, [sp, #64]
  403b20:	ldr	x0, [sp, #56]
  403b24:	sub	x0, x1, x0
  403b28:	str	x0, [sp, #16]
  403b2c:	ldr	x0, [sp, #56]
  403b30:	add	x0, x0, #0x1
  403b34:	str	x0, [sp, #24]
  403b38:	ldr	x2, [sp, #24]
  403b3c:	ldr	x1, [sp, #32]
  403b40:	ldr	x0, [sp, #40]
  403b44:	bl	40387c <ferror@plt+0x1c2c>
  403b48:	str	x0, [sp, #72]
  403b4c:	ldr	x0, [sp, #72]
  403b50:	cmp	x0, #0x0
  403b54:	b.ne	403adc <ferror@plt+0x1e8c>  // b.any
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	ldp	x29, x30, [sp], #80
  403b60:	ret
  403b64:	stp	x29, x30, [sp, #-48]!
  403b68:	mov	x29, sp
  403b6c:	str	x0, [sp, #24]
  403b70:	str	x1, [sp, #16]
  403b74:	ldr	x0, [sp, #24]
  403b78:	ldr	x0, [x0]
  403b7c:	ldr	x0, [x0, #8]
  403b80:	cmp	x0, #0x0
  403b84:	b.ne	403b90 <ferror@plt+0x1f40>  // b.any
  403b88:	mov	w0, #0x1                   	// #1
  403b8c:	b	403c68 <ferror@plt+0x2018>
  403b90:	ldr	x0, [sp, #16]
  403b94:	ldr	x0, [x0]
  403b98:	ldr	x0, [x0, #8]
  403b9c:	cmp	x0, #0x0
  403ba0:	b.ne	403bac <ferror@plt+0x1f5c>  // b.any
  403ba4:	mov	w0, #0xffffffff            	// #-1
  403ba8:	b	403c68 <ferror@plt+0x2018>
  403bac:	ldr	x0, [sp, #24]
  403bb0:	ldr	x0, [x0]
  403bb4:	ldr	x0, [x0, #8]
  403bb8:	str	x0, [sp, #40]
  403bbc:	ldr	x0, [sp, #16]
  403bc0:	ldr	x0, [x0]
  403bc4:	ldr	x0, [x0, #8]
  403bc8:	str	x0, [sp, #32]
  403bcc:	ldr	x0, [sp, #40]
  403bd0:	ldr	x1, [x0, #8]
  403bd4:	ldr	x0, [sp, #32]
  403bd8:	ldr	x0, [x0, #8]
  403bdc:	cmp	x1, x0
  403be0:	b.cs	403bec <ferror@plt+0x1f9c>  // b.hs, b.nlast
  403be4:	mov	w0, #0xffffffff            	// #-1
  403be8:	b	403c68 <ferror@plt+0x2018>
  403bec:	ldr	x0, [sp, #40]
  403bf0:	ldr	x1, [x0, #8]
  403bf4:	ldr	x0, [sp, #32]
  403bf8:	ldr	x0, [x0, #8]
  403bfc:	cmp	x1, x0
  403c00:	b.ls	403c0c <ferror@plt+0x1fbc>  // b.plast
  403c04:	mov	w0, #0x1                   	// #1
  403c08:	b	403c68 <ferror@plt+0x2018>
  403c0c:	ldr	x0, [sp, #40]
  403c10:	ldr	x1, [x0, #16]
  403c14:	ldr	x0, [sp, #32]
  403c18:	ldr	x0, [x0, #16]
  403c1c:	cmp	x1, x0
  403c20:	b.cs	403c2c <ferror@plt+0x1fdc>  // b.hs, b.nlast
  403c24:	mov	w0, #0xffffffff            	// #-1
  403c28:	b	403c68 <ferror@plt+0x2018>
  403c2c:	ldr	x0, [sp, #40]
  403c30:	ldr	x1, [x0, #16]
  403c34:	ldr	x0, [sp, #32]
  403c38:	ldr	x0, [x0, #16]
  403c3c:	cmp	x1, x0
  403c40:	b.ls	403c4c <ferror@plt+0x1ffc>  // b.plast
  403c44:	mov	w0, #0x1                   	// #1
  403c48:	b	403c68 <ferror@plt+0x2018>
  403c4c:	ldr	x0, [sp, #40]
  403c50:	ldr	x2, [x0]
  403c54:	ldr	x0, [sp, #32]
  403c58:	ldr	x0, [x0]
  403c5c:	mov	x1, x0
  403c60:	mov	x0, x2
  403c64:	bl	401aa0 <strcmp@plt>
  403c68:	ldp	x29, x30, [sp], #48
  403c6c:	ret
  403c70:	stp	x29, x30, [sp, #-96]!
  403c74:	mov	x29, sp
  403c78:	str	x0, [sp, #40]
  403c7c:	str	x1, [sp, #32]
  403c80:	str	x2, [sp, #24]
  403c84:	str	x3, [sp, #16]
  403c88:	ldr	x0, [sp, #16]
  403c8c:	cmp	x0, #0x0
  403c90:	b.eq	403db0 <ferror@plt+0x2160>  // b.none
  403c94:	ldr	x1, [sp, #24]
  403c98:	ldr	x0, [sp, #32]
  403c9c:	cmp	x1, x0
  403ca0:	b.cc	403db0 <ferror@plt+0x2160>  // b.lo, b.ul, b.last
  403ca4:	adrp	x0, 403000 <ferror@plt+0x13b0>
  403ca8:	add	x1, x0, #0xb64
  403cac:	ldr	x0, [sp, #40]
  403cb0:	bl	405920 <ferror@plt+0x3cd0>
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	bl	4068f4 <ferror@plt+0x4ca4>
  403cbc:	ldr	x0, [sp, #32]
  403cc0:	str	x0, [sp, #88]
  403cc4:	b	403d74 <ferror@plt+0x2124>
  403cc8:	ldr	x0, [sp, #72]
  403ccc:	ldr	x0, [x0, #8]
  403cd0:	str	x0, [sp, #64]
  403cd4:	ldr	x0, [sp, #72]
  403cd8:	ldr	x1, [x0, #16]
  403cdc:	ldr	x0, [sp, #64]
  403ce0:	add	x0, x1, x0
  403ce4:	sub	x0, x0, #0x1
  403ce8:	str	x0, [sp, #56]
  403cec:	ldr	x0, [sp, #64]
  403cf0:	str	x0, [sp, #80]
  403cf4:	ldr	x0, [sp, #24]
  403cf8:	add	x0, x0, #0x1
  403cfc:	ldr	x1, [sp, #80]
  403d00:	cmp	x1, x0
  403d04:	b.ls	403d14 <ferror@plt+0x20c4>  // b.plast
  403d08:	ldr	x0, [sp, #24]
  403d0c:	add	x0, x0, #0x1
  403d10:	str	x0, [sp, #80]
  403d14:	ldr	x1, [sp, #80]
  403d18:	ldr	x0, [sp, #88]
  403d1c:	cmp	x1, x0
  403d20:	b.ls	403d44 <ferror@plt+0x20f4>  // b.plast
  403d24:	ldr	x1, [sp, #80]
  403d28:	ldr	x0, [sp, #88]
  403d2c:	sub	x0, x1, x0
  403d30:	ldr	x1, [sp, #16]
  403d34:	cmp	x1, x0
  403d38:	b.hi	403d44 <ferror@plt+0x20f4>  // b.pmore
  403d3c:	ldr	x0, [sp, #88]
  403d40:	b	403dc8 <ferror@plt+0x2178>
  403d44:	ldr	x0, [sp, #56]
  403d48:	add	x0, x0, #0x1
  403d4c:	ldr	x1, [sp, #88]
  403d50:	cmp	x1, x0
  403d54:	b.cs	403d64 <ferror@plt+0x2114>  // b.hs, b.nlast
  403d58:	ldr	x0, [sp, #56]
  403d5c:	add	x0, x0, #0x1
  403d60:	str	x0, [sp, #88]
  403d64:	ldr	x1, [sp, #88]
  403d68:	ldr	x0, [sp, #24]
  403d6c:	cmp	x1, x0
  403d70:	b.hi	403db8 <ferror@plt+0x2168>  // b.pmore
  403d74:	ldr	x0, [sp, #40]
  403d78:	bl	40694c <ferror@plt+0x4cfc>
  403d7c:	str	x0, [sp, #72]
  403d80:	ldr	x0, [sp, #72]
  403d84:	cmp	x0, #0x0
  403d88:	b.ne	403cc8 <ferror@plt+0x2078>  // b.any
  403d8c:	ldr	x1, [sp, #24]
  403d90:	ldr	x0, [sp, #88]
  403d94:	sub	x0, x1, x0
  403d98:	add	x0, x0, #0x1
  403d9c:	ldr	x1, [sp, #16]
  403da0:	cmp	x1, x0
  403da4:	b.hi	403dc0 <ferror@plt+0x2170>  // b.pmore
  403da8:	ldr	x0, [sp, #88]
  403dac:	b	403dc8 <ferror@plt+0x2178>
  403db0:	nop
  403db4:	b	403dc4 <ferror@plt+0x2174>
  403db8:	nop
  403dbc:	b	403dc4 <ferror@plt+0x2174>
  403dc0:	nop
  403dc4:	mov	x0, #0xffffffffffffffff    	// #-1
  403dc8:	ldp	x29, x30, [sp], #96
  403dcc:	ret
  403dd0:	stp	x29, x30, [sp, #-80]!
  403dd4:	mov	x29, sp
  403dd8:	str	x0, [sp, #40]
  403ddc:	str	x1, [sp, #32]
  403de0:	str	x2, [sp, #24]
  403de4:	str	x3, [sp, #16]
  403de8:	ldr	x0, [sp, #32]
  403dec:	str	x0, [sp, #56]
  403df0:	ldr	x0, [sp, #24]
  403df4:	str	x0, [sp, #64]
  403df8:	ldr	x0, [sp, #16]
  403dfc:	str	x0, [sp, #72]
  403e00:	ldr	x3, [sp, #16]
  403e04:	ldr	x2, [sp, #24]
  403e08:	ldr	x1, [sp, #32]
  403e0c:	ldr	x0, [sp, #40]
  403e10:	bl	403a84 <ferror@plt+0x1e34>
  403e14:	and	w0, w0, #0xff
  403e18:	cmp	w0, #0x0
  403e1c:	b.eq	403e28 <ferror@plt+0x21d8>  // b.none
  403e20:	mov	w0, #0x1                   	// #1
  403e24:	b	403e38 <ferror@plt+0x21e8>
  403e28:	add	x0, sp, #0x38
  403e2c:	mov	x1, x0
  403e30:	ldr	x0, [sp, #40]
  403e34:	bl	406524 <ferror@plt+0x48d4>
  403e38:	ldp	x29, x30, [sp], #80
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-112]!
  403e44:	mov	x29, sp
  403e48:	str	x0, [sp, #40]
  403e4c:	str	x1, [sp, #32]
  403e50:	str	x2, [sp, #24]
  403e54:	str	x3, [sp, #16]
  403e58:	ldr	x0, [sp, #16]
  403e5c:	cmp	x0, #0x0
  403e60:	b.ne	403e6c <ferror@plt+0x221c>  // b.any
  403e64:	mov	w0, #0x1                   	// #1
  403e68:	b	404088 <ferror@plt+0x2438>
  403e6c:	ldr	x1, [sp, #24]
  403e70:	ldr	x0, [sp, #16]
  403e74:	add	x0, x1, x0
  403e78:	sub	x0, x0, #0x1
  403e7c:	str	x0, [sp, #96]
  403e80:	ldr	x0, [sp, #40]
  403e84:	ldr	x0, [x0, #1056]
  403e88:	str	x0, [sp, #104]
  403e8c:	b	404078 <ferror@plt+0x2428>
  403e90:	ldr	x0, [sp, #104]
  403e94:	ldr	x0, [x0, #8]
  403e98:	str	x0, [sp, #88]
  403e9c:	ldr	x0, [sp, #88]
  403ea0:	cmp	x0, #0x0
  403ea4:	b.eq	404058 <ferror@plt+0x2408>  // b.none
  403ea8:	ldr	x0, [sp, #88]
  403eac:	ldr	x0, [x0, #8]
  403eb0:	str	x0, [sp, #80]
  403eb4:	ldr	x0, [sp, #88]
  403eb8:	ldr	x1, [x0, #16]
  403ebc:	ldr	x0, [sp, #80]
  403ec0:	add	x0, x1, x0
  403ec4:	sub	x0, x0, #0x1
  403ec8:	str	x0, [sp, #72]
  403ecc:	ldr	x0, [sp, #88]
  403ed0:	ldr	x0, [x0]
  403ed4:	ldr	x1, [sp, #32]
  403ed8:	bl	401aa0 <strcmp@plt>
  403edc:	cmp	w0, #0x0
  403ee0:	b.ne	404060 <ferror@plt+0x2410>  // b.any
  403ee4:	ldr	x1, [sp, #96]
  403ee8:	ldr	x0, [sp, #80]
  403eec:	cmp	x1, x0
  403ef0:	b.cc	404068 <ferror@plt+0x2418>  // b.lo, b.ul, b.last
  403ef4:	ldr	x1, [sp, #24]
  403ef8:	ldr	x0, [sp, #72]
  403efc:	cmp	x1, x0
  403f00:	b.hi	404068 <ferror@plt+0x2418>  // b.pmore
  403f04:	ldr	x1, [sp, #24]
  403f08:	ldr	x0, [sp, #80]
  403f0c:	cmp	x1, x0
  403f10:	b.hi	403f84 <ferror@plt+0x2334>  // b.pmore
  403f14:	ldr	x1, [sp, #96]
  403f18:	ldr	x0, [sp, #72]
  403f1c:	cmp	x1, x0
  403f20:	b.cc	403f34 <ferror@plt+0x22e4>  // b.lo, b.ul, b.last
  403f24:	ldr	x1, [sp, #104]
  403f28:	ldr	x0, [sp, #40]
  403f2c:	bl	406650 <ferror@plt+0x4a00>
  403f30:	b	40406c <ferror@plt+0x241c>
  403f34:	ldr	x0, [sp, #96]
  403f38:	add	x1, x0, #0x1
  403f3c:	ldr	x0, [sp, #88]
  403f40:	str	x1, [x0, #8]
  403f44:	ldr	x0, [sp, #88]
  403f48:	ldr	x0, [x0, #8]
  403f4c:	ldr	x1, [sp, #72]
  403f50:	sub	x0, x1, x0
  403f54:	add	x1, x0, #0x1
  403f58:	ldr	x0, [sp, #88]
  403f5c:	str	x1, [x0, #16]
  403f60:	ldr	x0, [sp, #104]
  403f64:	ldrb	w1, [x0, #32]
  403f68:	orr	w1, w1, #0x1
  403f6c:	strb	w1, [x0, #32]
  403f70:	ldr	x0, [sp, #40]
  403f74:	ldrb	w1, [x0, #1080]
  403f78:	orr	w1, w1, #0x1
  403f7c:	strb	w1, [x0, #1080]
  403f80:	b	40406c <ferror@plt+0x241c>
  403f84:	ldr	x1, [sp, #96]
  403f88:	ldr	x0, [sp, #72]
  403f8c:	cmp	x1, x0
  403f90:	b.cc	403fd0 <ferror@plt+0x2380>  // b.lo, b.ul, b.last
  403f94:	ldr	x0, [sp, #88]
  403f98:	ldr	x0, [x0, #8]
  403f9c:	ldr	x1, [sp, #24]
  403fa0:	sub	x1, x1, x0
  403fa4:	ldr	x0, [sp, #88]
  403fa8:	str	x1, [x0, #16]
  403fac:	ldr	x0, [sp, #104]
  403fb0:	ldrb	w1, [x0, #32]
  403fb4:	orr	w1, w1, #0x1
  403fb8:	strb	w1, [x0, #32]
  403fbc:	ldr	x0, [sp, #40]
  403fc0:	ldrb	w1, [x0, #1080]
  403fc4:	orr	w1, w1, #0x1
  403fc8:	strb	w1, [x0, #1080]
  403fcc:	b	40406c <ferror@plt+0x241c>
  403fd0:	ldr	x0, [sp, #88]
  403fd4:	ldr	x0, [x0]
  403fd8:	str	x0, [sp, #48]
  403fdc:	ldr	x0, [sp, #96]
  403fe0:	add	x0, x0, #0x1
  403fe4:	str	x0, [sp, #56]
  403fe8:	ldr	x0, [sp, #56]
  403fec:	ldr	x1, [sp, #72]
  403ff0:	sub	x0, x1, x0
  403ff4:	add	x0, x0, #0x1
  403ff8:	str	x0, [sp, #64]
  403ffc:	add	x0, sp, #0x30
  404000:	mov	x1, x0
  404004:	ldr	x0, [sp, #40]
  404008:	bl	406524 <ferror@plt+0x48d4>
  40400c:	cmp	w0, #0x0
  404010:	b.ne	40401c <ferror@plt+0x23cc>  // b.any
  404014:	mov	w0, #0x0                   	// #0
  404018:	b	404088 <ferror@plt+0x2438>
  40401c:	ldr	x0, [sp, #88]
  404020:	ldr	x0, [x0, #8]
  404024:	ldr	x1, [sp, #24]
  404028:	sub	x1, x1, x0
  40402c:	ldr	x0, [sp, #88]
  404030:	str	x1, [x0, #16]
  404034:	ldr	x0, [sp, #104]
  404038:	ldrb	w1, [x0, #32]
  40403c:	orr	w1, w1, #0x1
  404040:	strb	w1, [x0, #32]
  404044:	ldr	x0, [sp, #40]
  404048:	ldrb	w1, [x0, #1080]
  40404c:	orr	w1, w1, #0x1
  404050:	strb	w1, [x0, #1080]
  404054:	b	40406c <ferror@plt+0x241c>
  404058:	nop
  40405c:	b	40406c <ferror@plt+0x241c>
  404060:	nop
  404064:	b	40406c <ferror@plt+0x241c>
  404068:	nop
  40406c:	ldr	x0, [sp, #104]
  404070:	ldr	x0, [x0, #24]
  404074:	str	x0, [sp, #104]
  404078:	ldr	x0, [sp, #104]
  40407c:	cmp	x0, #0x0
  404080:	b.ne	403e90 <ferror@plt+0x2240>  // b.any
  404084:	mov	w0, #0x1                   	// #1
  404088:	ldp	x29, x30, [sp], #112
  40408c:	ret
  404090:	stp	x29, x30, [sp, #-32]!
  404094:	mov	x29, sp
  404098:	str	x0, [sp, #24]
  40409c:	ldr	x1, [sp, #24]
  4040a0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4040a4:	add	x0, x0, #0x2b8
  4040a8:	bl	404d54 <ferror@plt+0x3104>
  4040ac:	ldp	x29, x30, [sp], #32
  4040b0:	ret
  4040b4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4040b8:	add	x0, x0, #0x2b8
  4040bc:	ret
  4040c0:	stp	x29, x30, [sp, #-16]!
  4040c4:	mov	x29, sp
  4040c8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4040cc:	add	x0, x0, #0x2b8
  4040d0:	bl	404d9c <ferror@plt+0x314c>
  4040d4:	and	w0, w0, #0xff
  4040d8:	ldp	x29, x30, [sp], #16
  4040dc:	ret
  4040e0:	stp	x29, x30, [sp, #-16]!
  4040e4:	mov	x29, sp
  4040e8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4040ec:	add	x0, x0, #0x2b8
  4040f0:	bl	404f38 <ferror@plt+0x32e8>
  4040f4:	ldp	x29, x30, [sp], #16
  4040f8:	ret
  4040fc:	stp	x29, x30, [sp, #-32]!
  404100:	mov	x29, sp
  404104:	str	w0, [sp, #28]
  404108:	ldr	w1, [sp, #28]
  40410c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404110:	add	x0, x0, #0x2b8
  404114:	bl	4053b4 <ferror@plt+0x3764>
  404118:	ldp	x29, x30, [sp], #32
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-32]!
  404124:	mov	x29, sp
  404128:	str	x0, [sp, #24]
  40412c:	ldr	x1, [sp, #24]
  404130:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404134:	add	x0, x0, #0x2b8
  404138:	bl	40381c <ferror@plt+0x1bcc>
  40413c:	and	w0, w0, #0xff
  404140:	ldp	x29, x30, [sp], #32
  404144:	ret
  404148:	stp	x29, x30, [sp, #-48]!
  40414c:	mov	x29, sp
  404150:	str	x0, [sp, #40]
  404154:	str	w1, [sp, #36]
  404158:	str	x2, [sp, #24]
  40415c:	ldr	w0, [sp, #36]
  404160:	ldr	x3, [sp, #24]
  404164:	mov	x2, x0
  404168:	ldr	x1, [sp, #40]
  40416c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404170:	add	x0, x0, #0x2b8
  404174:	bl	403a84 <ferror@plt+0x1e34>
  404178:	and	w0, w0, #0xff
  40417c:	ldp	x29, x30, [sp], #48
  404180:	ret
  404184:	stp	x29, x30, [sp, #-48]!
  404188:	mov	x29, sp
  40418c:	str	x0, [sp, #40]
  404190:	str	w1, [sp, #36]
  404194:	str	x2, [sp, #24]
  404198:	ldr	w0, [sp, #36]
  40419c:	ldr	x3, [sp, #24]
  4041a0:	mov	x2, x0
  4041a4:	ldr	x1, [sp, #40]
  4041a8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4041ac:	add	x0, x0, #0x2b8
  4041b0:	bl	403dd0 <ferror@plt+0x2180>
  4041b4:	ldp	x29, x30, [sp], #48
  4041b8:	ret
  4041bc:	stp	x29, x30, [sp, #-48]!
  4041c0:	mov	x29, sp
  4041c4:	str	x0, [sp, #40]
  4041c8:	str	w1, [sp, #36]
  4041cc:	str	x2, [sp, #24]
  4041d0:	ldr	w0, [sp, #36]
  4041d4:	ldr	x3, [sp, #24]
  4041d8:	mov	x2, x0
  4041dc:	ldr	x1, [sp, #40]
  4041e0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4041e4:	add	x0, x0, #0x2b8
  4041e8:	bl	403e40 <ferror@plt+0x21f0>
  4041ec:	ldp	x29, x30, [sp], #48
  4041f0:	ret
  4041f4:	stp	x29, x30, [sp, #-16]!
  4041f8:	mov	x29, sp
  4041fc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404200:	add	x0, x0, #0x2b8
  404204:	bl	405eac <ferror@plt+0x425c>
  404208:	ldp	x29, x30, [sp], #16
  40420c:	ret
  404210:	stp	x29, x30, [sp, #-16]!
  404214:	mov	x29, sp
  404218:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40421c:	add	x0, x0, #0x2b8
  404220:	bl	405134 <ferror@plt+0x34e4>
  404224:	ldp	x29, x30, [sp], #16
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-48]!
  404230:	mov	x29, sp
  404234:	str	w0, [sp, #28]
  404238:	str	w1, [sp, #24]
  40423c:	str	x2, [sp, #16]
  404240:	ldr	w0, [sp, #28]
  404244:	ldr	w1, [sp, #24]
  404248:	ldr	x3, [sp, #16]
  40424c:	mov	x2, x1
  404250:	mov	x1, x0
  404254:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404258:	add	x0, x0, #0x2b8
  40425c:	bl	403c70 <ferror@plt+0x2020>
  404260:	str	x0, [sp, #40]
  404264:	ldr	x0, [sp, #40]
  404268:	cmn	x0, #0x1
  40426c:	b.eq	404278 <ferror@plt+0x2628>  // b.none
  404270:	ldr	x0, [sp, #40]
  404274:	b	40427c <ferror@plt+0x262c>
  404278:	mov	w0, #0xffffffff            	// #-1
  40427c:	ldp	x29, x30, [sp], #48
  404280:	ret
  404284:	stp	x29, x30, [sp, #-32]!
  404288:	mov	x29, sp
  40428c:	str	x0, [sp, #24]
  404290:	ldr	x1, [sp, #24]
  404294:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404298:	add	x0, x0, #0x6f8
  40429c:	bl	404d54 <ferror@plt+0x3104>
  4042a0:	ldp	x29, x30, [sp], #32
  4042a4:	ret
  4042a8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4042ac:	add	x0, x0, #0x6f8
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-16]!
  4042b8:	mov	x29, sp
  4042bc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4042c0:	add	x0, x0, #0x6f8
  4042c4:	bl	404d9c <ferror@plt+0x314c>
  4042c8:	and	w0, w0, #0xff
  4042cc:	ldp	x29, x30, [sp], #16
  4042d0:	ret
  4042d4:	stp	x29, x30, [sp, #-16]!
  4042d8:	mov	x29, sp
  4042dc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4042e0:	add	x0, x0, #0x6f8
  4042e4:	bl	404f38 <ferror@plt+0x32e8>
  4042e8:	ldp	x29, x30, [sp], #16
  4042ec:	ret
  4042f0:	stp	x29, x30, [sp, #-32]!
  4042f4:	mov	x29, sp
  4042f8:	str	w0, [sp, #28]
  4042fc:	ldr	w1, [sp, #28]
  404300:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404304:	add	x0, x0, #0x6f8
  404308:	bl	4053b4 <ferror@plt+0x3764>
  40430c:	ldp	x29, x30, [sp], #32
  404310:	ret
  404314:	stp	x29, x30, [sp, #-48]!
  404318:	mov	x29, sp
  40431c:	str	x0, [sp, #40]
  404320:	str	w1, [sp, #36]
  404324:	str	x2, [sp, #24]
  404328:	ldr	w0, [sp, #36]
  40432c:	ldr	x3, [sp, #24]
  404330:	mov	x2, x0
  404334:	ldr	x1, [sp, #40]
  404338:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40433c:	add	x0, x0, #0x6f8
  404340:	bl	403a84 <ferror@plt+0x1e34>
  404344:	and	w0, w0, #0xff
  404348:	ldp	x29, x30, [sp], #48
  40434c:	ret
  404350:	stp	x29, x30, [sp, #-32]!
  404354:	mov	x29, sp
  404358:	str	x0, [sp, #24]
  40435c:	ldr	x1, [sp, #24]
  404360:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404364:	add	x0, x0, #0x6f8
  404368:	bl	40381c <ferror@plt+0x1bcc>
  40436c:	and	w0, w0, #0xff
  404370:	ldp	x29, x30, [sp], #32
  404374:	ret
  404378:	stp	x29, x30, [sp, #-48]!
  40437c:	mov	x29, sp
  404380:	str	x0, [sp, #40]
  404384:	str	w1, [sp, #36]
  404388:	str	x2, [sp, #24]
  40438c:	ldr	w0, [sp, #36]
  404390:	ldr	x3, [sp, #24]
  404394:	mov	x2, x0
  404398:	ldr	x1, [sp, #40]
  40439c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4043a0:	add	x0, x0, #0x6f8
  4043a4:	bl	403dd0 <ferror@plt+0x2180>
  4043a8:	ldp	x29, x30, [sp], #48
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-48]!
  4043b4:	mov	x29, sp
  4043b8:	str	x0, [sp, #40]
  4043bc:	str	w1, [sp, #36]
  4043c0:	str	x2, [sp, #24]
  4043c4:	ldr	w0, [sp, #36]
  4043c8:	ldr	x3, [sp, #24]
  4043cc:	mov	x2, x0
  4043d0:	ldr	x1, [sp, #40]
  4043d4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4043d8:	add	x0, x0, #0x6f8
  4043dc:	bl	403e40 <ferror@plt+0x21f0>
  4043e0:	ldp	x29, x30, [sp], #48
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-16]!
  4043ec:	mov	x29, sp
  4043f0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4043f4:	add	x0, x0, #0x6f8
  4043f8:	bl	405eac <ferror@plt+0x425c>
  4043fc:	ldp	x29, x30, [sp], #16
  404400:	ret
  404404:	stp	x29, x30, [sp, #-16]!
  404408:	mov	x29, sp
  40440c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404410:	add	x0, x0, #0x6f8
  404414:	bl	405134 <ferror@plt+0x34e4>
  404418:	ldp	x29, x30, [sp], #16
  40441c:	ret
  404420:	stp	x29, x30, [sp, #-48]!
  404424:	mov	x29, sp
  404428:	str	w0, [sp, #28]
  40442c:	str	w1, [sp, #24]
  404430:	str	x2, [sp, #16]
  404434:	ldr	w0, [sp, #28]
  404438:	ldr	w1, [sp, #24]
  40443c:	ldr	x3, [sp, #16]
  404440:	mov	x2, x1
  404444:	mov	x1, x0
  404448:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40444c:	add	x0, x0, #0x6f8
  404450:	bl	403c70 <ferror@plt+0x2020>
  404454:	str	x0, [sp, #40]
  404458:	ldr	x0, [sp, #40]
  40445c:	cmn	x0, #0x1
  404460:	b.eq	40446c <ferror@plt+0x281c>  // b.none
  404464:	ldr	x0, [sp, #40]
  404468:	b	404470 <ferror@plt+0x2820>
  40446c:	mov	w0, #0xffffffff            	// #-1
  404470:	ldp	x29, x30, [sp], #48
  404474:	ret
  404478:	stp	x29, x30, [sp, #-176]!
  40447c:	mov	x29, sp
  404480:	str	x0, [sp, #24]
  404484:	str	x1, [sp, #16]
  404488:	str	xzr, [sp, #168]
  40448c:	add	x0, sp, #0x20
  404490:	mov	x1, x0
  404494:	ldr	x0, [sp, #16]
  404498:	bl	407158 <ferror@plt+0x5508>
  40449c:	cmp	w0, #0x0
  4044a0:	b.ne	4044e8 <ferror@plt+0x2898>  // b.any
  4044a4:	ldr	w0, [sp, #48]
  4044a8:	and	w0, w0, #0xf000
  4044ac:	cmp	w0, #0xa, lsl #12
  4044b0:	b.ne	4044e8 <ferror@plt+0x2898>  // b.any
  4044b4:	mov	x1, #0x0                   	// #0
  4044b8:	ldr	x0, [sp, #16]
  4044bc:	bl	401b70 <realpath@plt>
  4044c0:	str	x0, [sp, #168]
  4044c4:	ldr	x0, [sp, #168]
  4044c8:	cmp	x0, #0x0
  4044cc:	b.ne	4044e0 <ferror@plt+0x2890>  // b.any
  4044d0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4044d4:	add	x0, x0, #0x690
  4044d8:	bl	401800 <perror@plt>
  4044dc:	b	4044e8 <ferror@plt+0x2898>
  4044e0:	ldr	x0, [sp, #168]
  4044e4:	str	x0, [sp, #16]
  4044e8:	ldr	x1, [sp, #16]
  4044ec:	ldr	x0, [sp, #24]
  4044f0:	bl	401ae0 <rename@plt>
  4044f4:	str	w0, [sp, #164]
  4044f8:	ldr	x0, [sp, #168]
  4044fc:	cmp	x0, #0x0
  404500:	b.eq	40450c <ferror@plt+0x28bc>  // b.none
  404504:	ldr	x0, [sp, #168]
  404508:	bl	401ab0 <free@plt>
  40450c:	ldr	w0, [sp, #164]
  404510:	ldp	x29, x30, [sp], #176
  404514:	ret
  404518:	stp	x29, x30, [sp, #-160]!
  40451c:	mov	x29, sp
  404520:	str	x0, [sp, #24]
  404524:	add	x0, sp, #0x20
  404528:	mov	x1, x0
  40452c:	ldr	x0, [sp, #24]
  404530:	bl	407138 <ferror@plt+0x54e8>
  404534:	cmp	w0, #0x0
  404538:	b.eq	404544 <ferror@plt+0x28f4>  // b.none
  40453c:	mov	w0, #0x0                   	// #0
  404540:	b	40455c <ferror@plt+0x290c>
  404544:	ldr	w0, [sp, #52]
  404548:	cmp	w0, #0x2
  40454c:	b.eq	404558 <ferror@plt+0x2908>  // b.none
  404550:	mov	w0, #0x0                   	// #0
  404554:	b	40455c <ferror@plt+0x290c>
  404558:	mov	w0, #0x1                   	// #1
  40455c:	ldp	x29, x30, [sp], #160
  404560:	ret
  404564:	stp	x29, x30, [sp, #-128]!
  404568:	mov	x29, sp
  40456c:	stp	x19, x20, [sp, #16]
  404570:	str	x0, [sp, #56]
  404574:	str	x1, [sp, #48]
  404578:	strb	w2, [sp, #47]
  40457c:	mov	w2, #0x180                 	// #384
  404580:	mov	w1, #0x241                 	// #577
  404584:	ldr	x0, [sp, #56]
  404588:	bl	401930 <open@plt>
  40458c:	str	w0, [sp, #120]
  404590:	ldr	w0, [sp, #120]
  404594:	cmn	w0, #0x1
  404598:	b.ne	4045f0 <ferror@plt+0x29a0>  // b.any
  40459c:	ldrb	w0, [sp, #47]
  4045a0:	cmp	w0, #0x0
  4045a4:	b.eq	4045e8 <ferror@plt+0x2998>  // b.none
  4045a8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4045ac:	add	x0, x0, #0xb38
  4045b0:	ldr	x19, [x0]
  4045b4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4045b8:	add	x0, x0, #0xf78
  4045bc:	ldr	x20, [x0]
  4045c0:	bl	401bb0 <__errno_location@plt>
  4045c4:	ldr	w0, [x0]
  4045c8:	bl	401a10 <strerror@plt>
  4045cc:	mov	x4, x0
  4045d0:	ldr	x3, [sp, #56]
  4045d4:	mov	x2, x20
  4045d8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4045dc:	add	x1, x0, #0x6a8
  4045e0:	mov	x0, x19
  4045e4:	bl	401c20 <fprintf@plt>
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	b	404a7c <ferror@plt+0x2e2c>
  4045f0:	bl	401900 <getpid@plt>
  4045f4:	str	w0, [sp, #108]
  4045f8:	ldr	w0, [sp, #108]
  4045fc:	sxtw	x0, w0
  404600:	add	x4, sp, #0x48
  404604:	mov	x3, x0
  404608:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40460c:	add	x2, x0, #0x6b8
  404610:	mov	x1, #0x20                  	// #32
  404614:	mov	x0, x4
  404618:	bl	4018c0 <snprintf@plt>
  40461c:	add	x0, sp, #0x48
  404620:	bl	4017c0 <strlen@plt>
  404624:	add	x0, x0, #0x1
  404628:	str	x0, [sp, #112]
  40462c:	ldr	x1, [sp, #112]
  404630:	add	x0, sp, #0x48
  404634:	mov	x2, x1
  404638:	mov	x1, x0
  40463c:	ldr	w0, [sp, #120]
  404640:	bl	401a50 <write@plt>
  404644:	mov	x1, x0
  404648:	ldr	x0, [sp, #112]
  40464c:	cmp	x0, x1
  404650:	b.eq	4046b8 <ferror@plt+0x2a68>  // b.none
  404654:	ldrb	w0, [sp, #47]
  404658:	cmp	w0, #0x0
  40465c:	b.eq	4046a0 <ferror@plt+0x2a50>  // b.none
  404660:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404664:	add	x0, x0, #0xb38
  404668:	ldr	x19, [x0]
  40466c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404670:	add	x0, x0, #0xf78
  404674:	ldr	x20, [x0]
  404678:	bl	401bb0 <__errno_location@plt>
  40467c:	ldr	w0, [x0]
  404680:	bl	401a10 <strerror@plt>
  404684:	mov	x4, x0
  404688:	ldr	x3, [sp, #56]
  40468c:	mov	x2, x20
  404690:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404694:	add	x1, x0, #0x6a8
  404698:	mov	x0, x19
  40469c:	bl	401c20 <fprintf@plt>
  4046a0:	ldr	w0, [sp, #120]
  4046a4:	bl	401a20 <close@plt>
  4046a8:	ldr	x0, [sp, #56]
  4046ac:	bl	401be0 <unlink@plt>
  4046b0:	mov	w0, #0x0                   	// #0
  4046b4:	b	404a7c <ferror@plt+0x2e2c>
  4046b8:	ldr	w0, [sp, #120]
  4046bc:	bl	401a20 <close@plt>
  4046c0:	ldr	x1, [sp, #48]
  4046c4:	ldr	x0, [sp, #56]
  4046c8:	bl	401b60 <link@plt>
  4046cc:	cmp	w0, #0x0
  4046d0:	b.ne	404738 <ferror@plt+0x2ae8>  // b.any
  4046d4:	ldr	x0, [sp, #56]
  4046d8:	bl	404518 <ferror@plt+0x28c8>
  4046dc:	str	w0, [sp, #124]
  4046e0:	ldr	w0, [sp, #124]
  4046e4:	cmp	w0, #0x0
  4046e8:	b.ne	404728 <ferror@plt+0x2ad8>  // b.any
  4046ec:	ldrb	w0, [sp, #47]
  4046f0:	cmp	w0, #0x0
  4046f4:	b.eq	404728 <ferror@plt+0x2ad8>  // b.none
  4046f8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4046fc:	add	x0, x0, #0xb38
  404700:	ldr	x4, [x0]
  404704:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404708:	add	x0, x0, #0xf78
  40470c:	ldr	x0, [x0]
  404710:	ldr	x3, [sp, #56]
  404714:	mov	x2, x0
  404718:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40471c:	add	x1, x0, #0x6c0
  404720:	mov	x0, x4
  404724:	bl	401c20 <fprintf@plt>
  404728:	ldr	x0, [sp, #56]
  40472c:	bl	401be0 <unlink@plt>
  404730:	ldr	w0, [sp, #124]
  404734:	b	404a7c <ferror@plt+0x2e2c>
  404738:	mov	w1, #0x2                   	// #2
  40473c:	ldr	x0, [sp, #48]
  404740:	bl	401930 <open@plt>
  404744:	str	w0, [sp, #120]
  404748:	ldr	w0, [sp, #120]
  40474c:	cmn	w0, #0x1
  404750:	b.ne	4047c0 <ferror@plt+0x2b70>  // b.any
  404754:	ldrb	w0, [sp, #47]
  404758:	cmp	w0, #0x0
  40475c:	b.eq	4047a0 <ferror@plt+0x2b50>  // b.none
  404760:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404764:	add	x0, x0, #0xb38
  404768:	ldr	x19, [x0]
  40476c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404770:	add	x0, x0, #0xf78
  404774:	ldr	x20, [x0]
  404778:	bl	401bb0 <__errno_location@plt>
  40477c:	ldr	w0, [x0]
  404780:	bl	401a10 <strerror@plt>
  404784:	mov	x4, x0
  404788:	ldr	x3, [sp, #48]
  40478c:	mov	x2, x20
  404790:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404794:	add	x1, x0, #0x6a8
  404798:	mov	x0, x19
  40479c:	bl	401c20 <fprintf@plt>
  4047a0:	ldr	x0, [sp, #56]
  4047a4:	bl	401be0 <unlink@plt>
  4047a8:	bl	401bb0 <__errno_location@plt>
  4047ac:	mov	x1, x0
  4047b0:	mov	w0, #0x16                  	// #22
  4047b4:	str	w0, [x1]
  4047b8:	mov	w0, #0x0                   	// #0
  4047bc:	b	404a7c <ferror@plt+0x2e2c>
  4047c0:	add	x0, sp, #0x48
  4047c4:	mov	x2, #0x1f                  	// #31
  4047c8:	mov	x1, x0
  4047cc:	ldr	w0, [sp, #120]
  4047d0:	bl	401b40 <read@plt>
  4047d4:	str	x0, [sp, #112]
  4047d8:	ldr	w0, [sp, #120]
  4047dc:	bl	401a20 <close@plt>
  4047e0:	ldr	x0, [sp, #112]
  4047e4:	cmp	x0, #0x0
  4047e8:	b.gt	404848 <ferror@plt+0x2bf8>
  4047ec:	ldrb	w0, [sp, #47]
  4047f0:	cmp	w0, #0x0
  4047f4:	b.eq	404828 <ferror@plt+0x2bd8>  // b.none
  4047f8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4047fc:	add	x0, x0, #0xb38
  404800:	ldr	x4, [x0]
  404804:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404808:	add	x0, x0, #0xf78
  40480c:	ldr	x0, [x0]
  404810:	ldr	x3, [sp, #48]
  404814:	mov	x2, x0
  404818:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40481c:	add	x1, x0, #0x6e0
  404820:	mov	x0, x4
  404824:	bl	401c20 <fprintf@plt>
  404828:	ldr	x0, [sp, #56]
  40482c:	bl	401be0 <unlink@plt>
  404830:	bl	401bb0 <__errno_location@plt>
  404834:	mov	x1, x0
  404838:	mov	w0, #0x16                  	// #22
  40483c:	str	w0, [x1]
  404840:	mov	w0, #0x0                   	// #0
  404844:	b	404a7c <ferror@plt+0x2e2c>
  404848:	ldr	x0, [sp, #112]
  40484c:	add	x1, sp, #0x48
  404850:	strb	wzr, [x1, x0]
  404854:	add	x1, sp, #0x6c
  404858:	add	x0, sp, #0x48
  40485c:	bl	403230 <ferror@plt+0x15e0>
  404860:	cmp	w0, #0x0
  404864:	b.ne	4048cc <ferror@plt+0x2c7c>  // b.any
  404868:	ldrb	w0, [sp, #47]
  40486c:	cmp	w0, #0x0
  404870:	b.eq	4048ac <ferror@plt+0x2c5c>  // b.none
  404874:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404878:	add	x0, x0, #0xb38
  40487c:	ldr	x5, [x0]
  404880:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404884:	add	x0, x0, #0xf78
  404888:	ldr	x0, [x0]
  40488c:	add	x1, sp, #0x48
  404890:	mov	x4, x1
  404894:	ldr	x3, [sp, #48]
  404898:	mov	x2, x0
  40489c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4048a0:	add	x1, x0, #0x710
  4048a4:	mov	x0, x5
  4048a8:	bl	401c20 <fprintf@plt>
  4048ac:	ldr	x0, [sp, #56]
  4048b0:	bl	401be0 <unlink@plt>
  4048b4:	bl	401bb0 <__errno_location@plt>
  4048b8:	mov	x1, x0
  4048bc:	mov	w0, #0x16                  	// #22
  4048c0:	str	w0, [x1]
  4048c4:	mov	w0, #0x0                   	// #0
  4048c8:	b	404a7c <ferror@plt+0x2e2c>
  4048cc:	ldr	w0, [sp, #108]
  4048d0:	mov	w1, #0x0                   	// #0
  4048d4:	bl	401880 <kill@plt>
  4048d8:	cmp	w0, #0x0
  4048dc:	b.ne	404948 <ferror@plt+0x2cf8>  // b.any
  4048e0:	ldrb	w0, [sp, #47]
  4048e4:	cmp	w0, #0x0
  4048e8:	b.eq	404928 <ferror@plt+0x2cd8>  // b.none
  4048ec:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4048f0:	add	x0, x0, #0xb38
  4048f4:	ldr	x5, [x0]
  4048f8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4048fc:	add	x0, x0, #0xf78
  404900:	ldr	x0, [x0]
  404904:	ldr	w1, [sp, #108]
  404908:	sxtw	x1, w1
  40490c:	mov	x4, x1
  404910:	ldr	x3, [sp, #48]
  404914:	mov	x2, x0
  404918:	adrp	x0, 407000 <ferror@plt+0x53b0>
  40491c:	add	x1, x0, #0x748
  404920:	mov	x0, x5
  404924:	bl	401c20 <fprintf@plt>
  404928:	ldr	x0, [sp, #56]
  40492c:	bl	401be0 <unlink@plt>
  404930:	bl	401bb0 <__errno_location@plt>
  404934:	mov	x1, x0
  404938:	mov	w0, #0x11                  	// #17
  40493c:	str	w0, [x1]
  404940:	mov	w0, #0x0                   	// #0
  404944:	b	404a7c <ferror@plt+0x2e2c>
  404948:	ldr	x0, [sp, #48]
  40494c:	bl	401be0 <unlink@plt>
  404950:	cmp	w0, #0x0
  404954:	b.eq	4049b4 <ferror@plt+0x2d64>  // b.none
  404958:	ldrb	w0, [sp, #47]
  40495c:	cmp	w0, #0x0
  404960:	b.eq	4049a4 <ferror@plt+0x2d54>  // b.none
  404964:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404968:	add	x0, x0, #0xb38
  40496c:	ldr	x19, [x0]
  404970:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404974:	add	x0, x0, #0xf78
  404978:	ldr	x20, [x0]
  40497c:	bl	401bb0 <__errno_location@plt>
  404980:	ldr	w0, [x0]
  404984:	bl	401a10 <strerror@plt>
  404988:	mov	x4, x0
  40498c:	ldr	x3, [sp, #48]
  404990:	mov	x2, x20
  404994:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404998:	add	x1, x0, #0x770
  40499c:	mov	x0, x19
  4049a0:	bl	401c20 <fprintf@plt>
  4049a4:	ldr	x0, [sp, #56]
  4049a8:	bl	401be0 <unlink@plt>
  4049ac:	mov	w0, #0x0                   	// #0
  4049b0:	b	404a7c <ferror@plt+0x2e2c>
  4049b4:	str	wzr, [sp, #124]
  4049b8:	ldr	x1, [sp, #48]
  4049bc:	ldr	x0, [sp, #56]
  4049c0:	bl	401b60 <link@plt>
  4049c4:	cmp	w0, #0x0
  4049c8:	b.ne	404a24 <ferror@plt+0x2dd4>  // b.any
  4049cc:	ldr	x0, [sp, #56]
  4049d0:	bl	404518 <ferror@plt+0x28c8>
  4049d4:	str	w0, [sp, #124]
  4049d8:	ldr	w0, [sp, #124]
  4049dc:	cmp	w0, #0x0
  4049e0:	b.ne	404a70 <ferror@plt+0x2e20>  // b.any
  4049e4:	ldrb	w0, [sp, #47]
  4049e8:	cmp	w0, #0x0
  4049ec:	b.eq	404a70 <ferror@plt+0x2e20>  // b.none
  4049f0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4049f4:	add	x0, x0, #0xb38
  4049f8:	ldr	x4, [x0]
  4049fc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404a00:	add	x0, x0, #0xf78
  404a04:	ldr	x0, [x0]
  404a08:	ldr	x3, [sp, #56]
  404a0c:	mov	x2, x0
  404a10:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404a14:	add	x1, x0, #0x6c0
  404a18:	mov	x0, x4
  404a1c:	bl	401c20 <fprintf@plt>
  404a20:	b	404a70 <ferror@plt+0x2e20>
  404a24:	ldrb	w0, [sp, #47]
  404a28:	cmp	w0, #0x0
  404a2c:	b.eq	404a70 <ferror@plt+0x2e20>  // b.none
  404a30:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404a34:	add	x0, x0, #0xb38
  404a38:	ldr	x19, [x0]
  404a3c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404a40:	add	x0, x0, #0xf78
  404a44:	ldr	x20, [x0]
  404a48:	bl	401bb0 <__errno_location@plt>
  404a4c:	ldr	w0, [x0]
  404a50:	bl	401a10 <strerror@plt>
  404a54:	mov	x4, x0
  404a58:	ldr	x3, [sp, #48]
  404a5c:	mov	x2, x20
  404a60:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404a64:	add	x1, x0, #0x770
  404a68:	mov	x0, x19
  404a6c:	bl	401c20 <fprintf@plt>
  404a70:	ldr	x0, [sp, #56]
  404a74:	bl	401be0 <unlink@plt>
  404a78:	ldr	w0, [sp, #124]
  404a7c:	ldp	x19, x20, [sp, #16]
  404a80:	ldp	x29, x30, [sp], #128
  404a84:	ret
  404a88:	stp	x29, x30, [sp, #-64]!
  404a8c:	mov	x29, sp
  404a90:	str	x0, [sp, #40]
  404a94:	str	x1, [sp, #32]
  404a98:	str	x2, [sp, #24]
  404a9c:	mov	w0, #0x1ff                 	// #511
  404aa0:	bl	401b80 <umask@plt>
  404aa4:	str	w0, [sp, #60]
  404aa8:	ldr	x1, [sp, #32]
  404aac:	ldr	x0, [sp, #40]
  404ab0:	bl	401910 <fopen@plt>
  404ab4:	str	x0, [sp, #48]
  404ab8:	ldr	w0, [sp, #60]
  404abc:	bl	401b80 <umask@plt>
  404ac0:	ldr	x0, [sp, #48]
  404ac4:	cmp	x0, #0x0
  404ac8:	b.ne	404ad4 <ferror@plt+0x2e84>  // b.any
  404acc:	mov	x0, #0x0                   	// #0
  404ad0:	b	404b5c <ferror@plt+0x2f0c>
  404ad4:	ldr	x0, [sp, #48]
  404ad8:	bl	4018d0 <fileno@plt>
  404adc:	mov	w3, w0
  404ae0:	ldr	x0, [sp, #24]
  404ae4:	ldr	w1, [x0, #24]
  404ae8:	ldr	x0, [sp, #24]
  404aec:	ldr	w0, [x0, #28]
  404af0:	mov	w2, w0
  404af4:	mov	w0, w3
  404af8:	bl	401c10 <fchown@plt>
  404afc:	cmp	w0, #0x0
  404b00:	b.ne	404b3c <ferror@plt+0x2eec>  // b.any
  404b04:	ldr	x0, [sp, #48]
  404b08:	bl	4018d0 <fileno@plt>
  404b0c:	mov	w2, w0
  404b10:	ldr	x0, [sp, #24]
  404b14:	ldr	w1, [x0, #16]
  404b18:	mov	w0, #0x1b4                 	// #436
  404b1c:	and	w0, w1, w0
  404b20:	mov	w1, w0
  404b24:	mov	w0, w2
  404b28:	bl	4019a0 <fchmod@plt>
  404b2c:	cmp	w0, #0x0
  404b30:	b.ne	404b44 <ferror@plt+0x2ef4>  // b.any
  404b34:	ldr	x0, [sp, #48]
  404b38:	b	404b5c <ferror@plt+0x2f0c>
  404b3c:	nop
  404b40:	b	404b48 <ferror@plt+0x2ef8>
  404b44:	nop
  404b48:	ldr	x0, [sp, #48]
  404b4c:	bl	4018e0 <fclose@plt>
  404b50:	ldr	x0, [sp, #40]
  404b54:	bl	401be0 <unlink@plt>
  404b58:	mov	x0, #0x0                   	// #0
  404b5c:	ldp	x29, x30, [sp], #64
  404b60:	ret
  404b64:	stp	x29, x30, [sp, #-192]!
  404b68:	mov	x29, sp
  404b6c:	str	x0, [sp, #24]
  404b70:	str	x1, [sp, #16]
  404b74:	ldr	x0, [sp, #16]
  404b78:	bl	4018d0 <fileno@plt>
  404b7c:	mov	w2, w0
  404b80:	add	x0, sp, #0x30
  404b84:	mov	x1, x0
  404b88:	mov	w0, w2
  404b8c:	bl	407148 <ferror@plt+0x54f8>
  404b90:	cmp	w0, #0x0
  404b94:	b.eq	404ba0 <ferror@plt+0x2f50>  // b.none
  404b98:	mov	w0, #0xffffffff            	// #-1
  404b9c:	b	404cb0 <ferror@plt+0x3060>
  404ba0:	add	x0, sp, #0x30
  404ba4:	mov	x2, x0
  404ba8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404bac:	add	x1, x0, #0x790
  404bb0:	ldr	x0, [sp, #24]
  404bb4:	bl	404a88 <ferror@plt+0x2e38>
  404bb8:	str	x0, [sp, #176]
  404bbc:	ldr	x0, [sp, #176]
  404bc0:	cmp	x0, #0x0
  404bc4:	b.ne	404bd0 <ferror@plt+0x2f80>  // b.any
  404bc8:	mov	w0, #0xffffffff            	// #-1
  404bcc:	b	404cb0 <ferror@plt+0x3060>
  404bd0:	str	wzr, [sp, #188]
  404bd4:	mov	w2, #0x0                   	// #0
  404bd8:	mov	x1, #0x0                   	// #0
  404bdc:	ldr	x0, [sp, #16]
  404be0:	bl	401a60 <fseek@plt>
  404be4:	cmp	w0, #0x0
  404be8:	b.ne	404c24 <ferror@plt+0x2fd4>  // b.any
  404bec:	b	404c04 <ferror@plt+0x2fb4>
  404bf0:	ldr	x1, [sp, #176]
  404bf4:	ldr	w0, [sp, #188]
  404bf8:	bl	401860 <putc@plt>
  404bfc:	cmn	w0, #0x1
  404c00:	b.eq	404c20 <ferror@plt+0x2fd0>  // b.none
  404c04:	ldr	x0, [sp, #16]
  404c08:	bl	4019e0 <getc@plt>
  404c0c:	str	w0, [sp, #188]
  404c10:	ldr	w0, [sp, #188]
  404c14:	cmn	w0, #0x1
  404c18:	b.ne	404bf0 <ferror@plt+0x2fa0>  // b.any
  404c1c:	b	404c24 <ferror@plt+0x2fd4>
  404c20:	nop
  404c24:	ldr	w0, [sp, #188]
  404c28:	cmn	w0, #0x1
  404c2c:	b.ne	404c50 <ferror@plt+0x3000>  // b.any
  404c30:	ldr	x0, [sp, #16]
  404c34:	bl	401c50 <ferror@plt>
  404c38:	cmp	w0, #0x0
  404c3c:	b.ne	404c50 <ferror@plt+0x3000>  // b.any
  404c40:	ldr	x0, [sp, #176]
  404c44:	bl	401b10 <fflush@plt>
  404c48:	cmp	w0, #0x0
  404c4c:	b.eq	404c60 <ferror@plt+0x3010>  // b.none
  404c50:	ldr	x0, [sp, #176]
  404c54:	bl	4018e0 <fclose@plt>
  404c58:	mov	w0, #0xffffffff            	// #-1
  404c5c:	b	404cb0 <ferror@plt+0x3060>
  404c60:	ldr	x0, [sp, #176]
  404c64:	bl	4018d0 <fileno@plt>
  404c68:	bl	4018f0 <fsync@plt>
  404c6c:	cmp	w0, #0x0
  404c70:	b.ne	404c84 <ferror@plt+0x3034>  // b.any
  404c74:	ldr	x0, [sp, #176]
  404c78:	bl	4018e0 <fclose@plt>
  404c7c:	cmp	w0, #0x0
  404c80:	b.eq	404c8c <ferror@plt+0x303c>  // b.none
  404c84:	mov	w0, #0xffffffff            	// #-1
  404c88:	b	404cb0 <ferror@plt+0x3060>
  404c8c:	ldr	x0, [sp, #120]
  404c90:	str	x0, [sp, #32]
  404c94:	ldr	x0, [sp, #136]
  404c98:	str	x0, [sp, #40]
  404c9c:	add	x0, sp, #0x20
  404ca0:	mov	x1, x0
  404ca4:	ldr	x0, [sp, #24]
  404ca8:	bl	401af0 <utime@plt>
  404cac:	mov	w0, #0x0                   	// #0
  404cb0:	ldp	x29, x30, [sp], #192
  404cb4:	ret
  404cb8:	stp	x29, x30, [sp, #-48]!
  404cbc:	mov	x29, sp
  404cc0:	str	x0, [sp, #24]
  404cc4:	b	404d30 <ferror@plt+0x30e0>
  404cc8:	ldr	x0, [sp, #24]
  404ccc:	ldr	x0, [x0, #1056]
  404cd0:	str	x0, [sp, #40]
  404cd4:	ldr	x0, [sp, #40]
  404cd8:	ldr	x1, [x0, #24]
  404cdc:	ldr	x0, [sp, #24]
  404ce0:	str	x1, [x0, #1056]
  404ce4:	ldr	x0, [sp, #40]
  404ce8:	ldr	x0, [x0]
  404cec:	cmp	x0, #0x0
  404cf0:	b.eq	404d00 <ferror@plt+0x30b0>  // b.none
  404cf4:	ldr	x0, [sp, #40]
  404cf8:	ldr	x0, [x0]
  404cfc:	bl	401ab0 <free@plt>
  404d00:	ldr	x0, [sp, #40]
  404d04:	ldr	x0, [x0, #8]
  404d08:	cmp	x0, #0x0
  404d0c:	b.eq	404d28 <ferror@plt+0x30d8>  // b.none
  404d10:	ldr	x0, [sp, #24]
  404d14:	ldr	x0, [x0, #1024]
  404d18:	ldr	x1, [x0, #8]
  404d1c:	ldr	x0, [sp, #40]
  404d20:	ldr	x0, [x0, #8]
  404d24:	blr	x1
  404d28:	ldr	x0, [sp, #40]
  404d2c:	bl	401ab0 <free@plt>
  404d30:	ldr	x0, [sp, #24]
  404d34:	ldr	x0, [x0, #1056]
  404d38:	cmp	x0, #0x0
  404d3c:	b.ne	404cc8 <ferror@plt+0x3078>  // b.any
  404d40:	ldr	x0, [sp, #24]
  404d44:	str	xzr, [x0, #1064]
  404d48:	nop
  404d4c:	ldp	x29, x30, [sp], #48
  404d50:	ret
  404d54:	stp	x29, x30, [sp, #-32]!
  404d58:	mov	x29, sp
  404d5c:	str	x0, [sp, #24]
  404d60:	str	x1, [sp, #16]
  404d64:	ldr	x4, [sp, #24]
  404d68:	ldr	x3, [sp, #16]
  404d6c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404d70:	add	x2, x0, #0x798
  404d74:	mov	x1, #0x400                 	// #1024
  404d78:	mov	x0, x4
  404d7c:	bl	4018c0 <snprintf@plt>
  404d80:	ldr	x0, [sp, #24]
  404d84:	ldrb	w1, [x0, #1080]
  404d88:	orr	w1, w1, #0x10
  404d8c:	strb	w1, [x0, #1080]
  404d90:	mov	w0, #0x1                   	// #1
  404d94:	ldp	x29, x30, [sp], #32
  404d98:	ret
  404d9c:	stp	x29, x30, [sp, #-32]!
  404da0:	mov	x29, sp
  404da4:	str	x0, [sp, #24]
  404da8:	ldr	x0, [sp, #24]
  404dac:	mov	w1, #0x0                   	// #0
  404db0:	bl	401a80 <access@plt>
  404db4:	cmp	w0, #0x0
  404db8:	cset	w0, eq  // eq = none
  404dbc:	and	w0, w0, #0xff
  404dc0:	ldp	x29, x30, [sp], #32
  404dc4:	ret
  404dc8:	stp	x29, x30, [sp, #-96]!
  404dcc:	mov	x29, sp
  404dd0:	str	x19, [sp, #16]
  404dd4:	str	x0, [sp, #40]
  404dd8:	strb	w1, [sp, #39]
  404ddc:	str	xzr, [sp, #72]
  404de0:	str	xzr, [sp, #88]
  404de4:	str	wzr, [sp, #84]
  404de8:	ldr	x0, [sp, #40]
  404dec:	ldrb	w0, [x0, #1080]
  404df0:	and	w0, w0, #0x4
  404df4:	and	w0, w0, #0xff
  404df8:	cmp	w0, #0x0
  404dfc:	b.eq	404e08 <ferror@plt+0x31b8>  // b.none
  404e00:	mov	w0, #0x1                   	// #1
  404e04:	b	404f2c <ferror@plt+0x32dc>
  404e08:	ldr	x0, [sp, #40]
  404e0c:	bl	4017c0 <strlen@plt>
  404e10:	add	x0, x0, #0xb
  404e14:	str	x0, [sp, #64]
  404e18:	ldr	x0, [sp, #40]
  404e1c:	bl	4017c0 <strlen@plt>
  404e20:	add	x0, x0, #0x6
  404e24:	str	x0, [sp, #56]
  404e28:	ldr	x0, [sp, #64]
  404e2c:	bl	401920 <malloc@plt>
  404e30:	str	x0, [sp, #72]
  404e34:	ldr	x0, [sp, #72]
  404e38:	cmp	x0, #0x0
  404e3c:	b.eq	404eec <ferror@plt+0x329c>  // b.none
  404e40:	ldr	x0, [sp, #56]
  404e44:	bl	401920 <malloc@plt>
  404e48:	str	x0, [sp, #88]
  404e4c:	ldr	x0, [sp, #88]
  404e50:	cmp	x0, #0x0
  404e54:	b.eq	404ef4 <ferror@plt+0x32a4>  // b.none
  404e58:	ldr	x19, [sp, #40]
  404e5c:	bl	401900 <getpid@plt>
  404e60:	sxtw	x0, w0
  404e64:	mov	x4, x0
  404e68:	mov	x3, x19
  404e6c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404e70:	add	x2, x0, #0x7a0
  404e74:	ldr	x1, [sp, #64]
  404e78:	ldr	x0, [sp, #72]
  404e7c:	bl	4018c0 <snprintf@plt>
  404e80:	ldr	x0, [sp, #40]
  404e84:	mov	x3, x0
  404e88:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404e8c:	add	x2, x0, #0x7a8
  404e90:	ldr	x1, [sp, #56]
  404e94:	ldr	x0, [sp, #88]
  404e98:	bl	4018c0 <snprintf@plt>
  404e9c:	ldrb	w2, [sp, #39]
  404ea0:	ldr	x1, [sp, #88]
  404ea4:	ldr	x0, [sp, #72]
  404ea8:	bl	404564 <ferror@plt+0x2914>
  404eac:	cmp	w0, #0x0
  404eb0:	b.eq	404efc <ferror@plt+0x32ac>  // b.none
  404eb4:	ldr	x0, [sp, #40]
  404eb8:	ldrb	w1, [x0, #1080]
  404ebc:	orr	w1, w1, #0x4
  404ec0:	strb	w1, [x0, #1080]
  404ec4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404ec8:	add	x0, x0, #0xf70
  404ecc:	ldr	w0, [x0]
  404ed0:	add	w1, w0, #0x1
  404ed4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404ed8:	add	x0, x0, #0xf70
  404edc:	str	w1, [x0]
  404ee0:	mov	w0, #0x1                   	// #1
  404ee4:	str	w0, [sp, #84]
  404ee8:	b	404f00 <ferror@plt+0x32b0>
  404eec:	nop
  404ef0:	b	404f00 <ferror@plt+0x32b0>
  404ef4:	nop
  404ef8:	b	404f00 <ferror@plt+0x32b0>
  404efc:	nop
  404f00:	ldr	x0, [sp, #72]
  404f04:	cmp	x0, #0x0
  404f08:	b.eq	404f14 <ferror@plt+0x32c4>  // b.none
  404f0c:	ldr	x0, [sp, #72]
  404f10:	bl	401ab0 <free@plt>
  404f14:	ldr	x0, [sp, #88]
  404f18:	cmp	x0, #0x0
  404f1c:	b.eq	404f28 <ferror@plt+0x32d8>  // b.none
  404f20:	ldr	x0, [sp, #88]
  404f24:	bl	401ab0 <free@plt>
  404f28:	ldr	w0, [sp, #84]
  404f2c:	ldr	x19, [sp, #16]
  404f30:	ldp	x29, x30, [sp], #96
  404f34:	ret
  404f38:	stp	x29, x30, [sp, #-48]!
  404f3c:	mov	x29, sp
  404f40:	str	x0, [sp, #24]
  404f44:	ldr	x0, [sp, #24]
  404f48:	ldrb	w0, [x0, #1080]
  404f4c:	ubfx	x0, x0, #4, #1
  404f50:	and	w0, w0, #0xff
  404f54:	eor	w0, w0, #0x1
  404f58:	and	w0, w0, #0xff
  404f5c:	cmp	w0, #0x0
  404f60:	b.eq	404fec <ferror@plt+0x339c>  // b.none
  404f64:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404f68:	add	x0, x0, #0xf70
  404f6c:	ldr	w0, [x0]
  404f70:	cmp	w0, #0x0
  404f74:	b.ne	404fc4 <ferror@plt+0x3374>  // b.any
  404f78:	bl	4019f0 <lckpwdf@plt>
  404f7c:	cmn	w0, #0x1
  404f80:	b.ne	404fc4 <ferror@plt+0x3374>  // b.any
  404f84:	bl	401830 <geteuid@plt>
  404f88:	cmp	w0, #0x0
  404f8c:	b.eq	404fbc <ferror@plt+0x336c>  // b.none
  404f90:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404f94:	add	x0, x0, #0xb38
  404f98:	ldr	x3, [x0]
  404f9c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  404fa0:	add	x0, x0, #0xf78
  404fa4:	ldr	x0, [x0]
  404fa8:	mov	x2, x0
  404fac:	adrp	x0, 407000 <ferror@plt+0x53b0>
  404fb0:	add	x1, x0, #0x7b0
  404fb4:	mov	x0, x3
  404fb8:	bl	401c20 <fprintf@plt>
  404fbc:	mov	w0, #0x0                   	// #0
  404fc0:	b	405090 <ferror@plt+0x3440>
  404fc4:	mov	w1, #0x1                   	// #1
  404fc8:	ldr	x0, [sp, #24]
  404fcc:	bl	404dc8 <ferror@plt+0x3178>
  404fd0:	cmp	w0, #0x0
  404fd4:	b.eq	404fe0 <ferror@plt+0x3390>  // b.none
  404fd8:	mov	w0, #0x1                   	// #1
  404fdc:	b	405090 <ferror@plt+0x3440>
  404fe0:	bl	401810 <ulckpwdf@plt>
  404fe4:	mov	w0, #0x0                   	// #0
  404fe8:	b	405090 <ferror@plt+0x3440>
  404fec:	str	wzr, [sp, #44]
  404ff0:	b	405080 <ferror@plt+0x3430>
  404ff4:	ldr	w0, [sp, #44]
  404ff8:	cmp	w0, #0x0
  404ffc:	b.le	405008 <ferror@plt+0x33b8>
  405000:	mov	w0, #0x1                   	// #1
  405004:	bl	401990 <sleep@plt>
  405008:	ldr	w0, [sp, #44]
  40500c:	cmp	w0, #0xe
  405010:	cset	w0, eq  // eq = none
  405014:	and	w0, w0, #0xff
  405018:	mov	w1, w0
  40501c:	ldr	x0, [sp, #24]
  405020:	bl	404dc8 <ferror@plt+0x3178>
  405024:	cmp	w0, #0x0
  405028:	b.eq	405034 <ferror@plt+0x33e4>  // b.none
  40502c:	mov	w0, #0x1                   	// #1
  405030:	b	405090 <ferror@plt+0x3440>
  405034:	bl	401830 <geteuid@plt>
  405038:	cmp	w0, #0x0
  40503c:	b.eq	405074 <ferror@plt+0x3424>  // b.none
  405040:	adrp	x0, 419000 <ferror@plt+0x173b0>
  405044:	add	x0, x0, #0xb38
  405048:	ldr	x3, [x0]
  40504c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  405050:	add	x0, x0, #0xf78
  405054:	ldr	x0, [x0]
  405058:	mov	x2, x0
  40505c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405060:	add	x1, x0, #0x7b0
  405064:	mov	x0, x3
  405068:	bl	401c20 <fprintf@plt>
  40506c:	mov	w0, #0x0                   	// #0
  405070:	b	405090 <ferror@plt+0x3440>
  405074:	ldr	w0, [sp, #44]
  405078:	add	w0, w0, #0x1
  40507c:	str	w0, [sp, #44]
  405080:	ldr	w0, [sp, #44]
  405084:	cmp	w0, #0xe
  405088:	b.le	404ff4 <ferror@plt+0x33a4>
  40508c:	mov	w0, #0x0                   	// #0
  405090:	ldp	x29, x30, [sp], #48
  405094:	ret
  405098:	stp	x29, x30, [sp, #-16]!
  40509c:	mov	x29, sp
  4050a0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4050a4:	add	x0, x0, #0xf70
  4050a8:	ldr	w0, [x0]
  4050ac:	cmp	w0, #0x0
  4050b0:	b.le	405128 <ferror@plt+0x34d8>
  4050b4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4050b8:	add	x0, x0, #0xf70
  4050bc:	ldr	w0, [x0]
  4050c0:	sub	w1, w0, #0x1
  4050c4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4050c8:	add	x0, x0, #0xf70
  4050cc:	str	w1, [x0]
  4050d0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4050d4:	add	x0, x0, #0xf70
  4050d8:	ldr	w0, [x0]
  4050dc:	cmp	w0, #0x0
  4050e0:	b.ne	405128 <ferror@plt+0x34d8>  // b.any
  4050e4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4050e8:	add	x0, x0, #0xf74
  4050ec:	ldrb	w0, [x0]
  4050f0:	cmp	w0, #0x0
  4050f4:	b.eq	405124 <ferror@plt+0x34d4>  // b.none
  4050f8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4050fc:	add	x0, x0, #0x7c8
  405100:	bl	406a20 <ferror@plt+0x4dd0>
  405104:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405108:	add	x0, x0, #0x7d0
  40510c:	bl	406a20 <ferror@plt+0x4dd0>
  405110:	mov	w0, #0x3                   	// #3
  405114:	bl	406bfc <ferror@plt+0x4fac>
  405118:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40511c:	add	x0, x0, #0xf74
  405120:	strb	wzr, [x0]
  405124:	bl	401810 <ulckpwdf@plt>
  405128:	nop
  40512c:	ldp	x29, x30, [sp], #16
  405130:	ret
  405134:	sub	sp, sp, #0x420
  405138:	stp	x29, x30, [sp]
  40513c:	mov	x29, sp
  405140:	str	x0, [sp, #24]
  405144:	ldr	x0, [sp, #24]
  405148:	ldrb	w0, [x0, #1080]
  40514c:	and	w0, w0, #0x2
  405150:	and	w0, w0, #0xff
  405154:	cmp	w0, #0x0
  405158:	b.eq	4051a0 <ferror@plt+0x3550>  // b.none
  40515c:	ldr	x0, [sp, #24]
  405160:	ldrb	w1, [x0, #1080]
  405164:	orr	w1, w1, #0x8
  405168:	strb	w1, [x0, #1080]
  40516c:	ldr	x0, [sp, #24]
  405170:	bl	405eac <ferror@plt+0x425c>
  405174:	cmp	w0, #0x0
  405178:	b.ne	4051a0 <ferror@plt+0x3550>  // b.any
  40517c:	ldr	x0, [sp, #24]
  405180:	ldrb	w0, [x0, #1080]
  405184:	and	w0, w0, #0x4
  405188:	and	w0, w0, #0xff
  40518c:	cmp	w0, #0x0
  405190:	b.eq	405198 <ferror@plt+0x3548>  // b.none
  405194:	bl	405098 <ferror@plt+0x3448>
  405198:	mov	w0, #0x0                   	// #0
  40519c:	b	405200 <ferror@plt+0x35b0>
  4051a0:	ldr	x0, [sp, #24]
  4051a4:	ldrb	w0, [x0, #1080]
  4051a8:	and	w0, w0, #0x4
  4051ac:	and	w0, w0, #0xff
  4051b0:	cmp	w0, #0x0
  4051b4:	b.eq	4051fc <ferror@plt+0x35ac>  // b.none
  4051b8:	ldr	x0, [sp, #24]
  4051bc:	ldrb	w1, [x0, #1080]
  4051c0:	and	w1, w1, #0xfffffffb
  4051c4:	strb	w1, [x0, #1080]
  4051c8:	ldr	x0, [sp, #24]
  4051cc:	add	x4, sp, #0x20
  4051d0:	mov	x3, x0
  4051d4:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4051d8:	add	x2, x0, #0x7a8
  4051dc:	mov	x1, #0x400                 	// #1024
  4051e0:	mov	x0, x4
  4051e4:	bl	4018c0 <snprintf@plt>
  4051e8:	add	x0, sp, #0x20
  4051ec:	bl	401be0 <unlink@plt>
  4051f0:	bl	405098 <ferror@plt+0x3448>
  4051f4:	mov	w0, #0x1                   	// #1
  4051f8:	b	405200 <ferror@plt+0x35b0>
  4051fc:	mov	w0, #0x0                   	// #0
  405200:	ldp	x29, x30, [sp]
  405204:	add	sp, sp, #0x420
  405208:	ret
  40520c:	sub	sp, sp, #0x10
  405210:	str	x0, [sp, #8]
  405214:	str	x1, [sp]
  405218:	ldr	x0, [sp]
  40521c:	str	xzr, [x0, #24]
  405220:	ldr	x0, [sp, #8]
  405224:	ldr	x1, [x0, #1064]
  405228:	ldr	x0, [sp]
  40522c:	str	x1, [x0, #16]
  405230:	ldr	x0, [sp, #8]
  405234:	ldr	x0, [x0, #1056]
  405238:	cmp	x0, #0x0
  40523c:	b.ne	40524c <ferror@plt+0x35fc>  // b.any
  405240:	ldr	x0, [sp, #8]
  405244:	ldr	x1, [sp]
  405248:	str	x1, [x0, #1056]
  40524c:	ldr	x0, [sp, #8]
  405250:	ldr	x0, [x0, #1064]
  405254:	cmp	x0, #0x0
  405258:	b.eq	40526c <ferror@plt+0x361c>  // b.none
  40525c:	ldr	x0, [sp, #8]
  405260:	ldr	x0, [x0, #1064]
  405264:	ldr	x1, [sp]
  405268:	str	x1, [x0, #24]
  40526c:	ldr	x0, [sp, #8]
  405270:	ldr	x1, [sp]
  405274:	str	x1, [x0, #1064]
  405278:	nop
  40527c:	add	sp, sp, #0x10
  405280:	ret
  405284:	sub	sp, sp, #0x10
  405288:	str	x0, [sp, #8]
  40528c:	ldr	x0, [sp, #8]
  405290:	ldrb	w0, [x0]
  405294:	cmp	w0, #0x2b
  405298:	b.eq	4052ac <ferror@plt+0x365c>  // b.none
  40529c:	ldr	x0, [sp, #8]
  4052a0:	ldrb	w0, [x0]
  4052a4:	cmp	w0, #0x2d
  4052a8:	b.ne	4052b4 <ferror@plt+0x3664>  // b.any
  4052ac:	mov	w0, #0x1                   	// #1
  4052b0:	b	4052b8 <ferror@plt+0x3668>
  4052b4:	mov	w0, #0x0                   	// #0
  4052b8:	and	w0, w0, #0x1
  4052bc:	and	w0, w0, #0xff
  4052c0:	add	sp, sp, #0x10
  4052c4:	ret
  4052c8:	stp	x29, x30, [sp, #-48]!
  4052cc:	mov	x29, sp
  4052d0:	str	x0, [sp, #24]
  4052d4:	str	x1, [sp, #16]
  4052d8:	ldr	x0, [sp, #24]
  4052dc:	ldr	x0, [x0, #1056]
  4052e0:	str	x0, [sp, #40]
  4052e4:	b	405394 <ferror@plt+0x3744>
  4052e8:	ldr	x0, [sp, #40]
  4052ec:	ldr	x0, [x0, #8]
  4052f0:	cmp	x0, #0x0
  4052f4:	b.eq	405314 <ferror@plt+0x36c4>  // b.none
  4052f8:	ldr	x0, [sp, #24]
  4052fc:	ldr	x0, [x0, #1024]
  405300:	ldr	x1, [x0, #16]
  405304:	ldr	x0, [sp, #40]
  405308:	ldr	x0, [x0, #8]
  40530c:	blr	x1
  405310:	b	40531c <ferror@plt+0x36cc>
  405314:	ldr	x0, [sp, #40]
  405318:	ldr	x0, [x0]
  40531c:	bl	405284 <ferror@plt+0x3634>
  405320:	and	w0, w0, #0xff
  405324:	cmp	w0, #0x0
  405328:	b.eq	405388 <ferror@plt+0x3738>  // b.none
  40532c:	ldr	x0, [sp, #16]
  405330:	ldr	x1, [sp, #40]
  405334:	str	x1, [x0, #24]
  405338:	ldr	x0, [sp, #40]
  40533c:	ldr	x1, [x0, #16]
  405340:	ldr	x0, [sp, #16]
  405344:	str	x1, [x0, #16]
  405348:	ldr	x0, [sp, #40]
  40534c:	ldr	x0, [x0, #16]
  405350:	cmp	x0, #0x0
  405354:	b.eq	40536c <ferror@plt+0x371c>  // b.none
  405358:	ldr	x0, [sp, #40]
  40535c:	ldr	x0, [x0, #16]
  405360:	ldr	x1, [sp, #16]
  405364:	str	x1, [x0, #24]
  405368:	b	405378 <ferror@plt+0x3728>
  40536c:	ldr	x0, [sp, #24]
  405370:	ldr	x1, [sp, #16]
  405374:	str	x1, [x0, #1056]
  405378:	ldr	x0, [sp, #40]
  40537c:	ldr	x1, [sp, #16]
  405380:	str	x1, [x0, #16]
  405384:	b	4053ac <ferror@plt+0x375c>
  405388:	ldr	x0, [sp, #40]
  40538c:	ldr	x0, [x0, #24]
  405390:	str	x0, [sp, #40]
  405394:	ldr	x0, [sp, #40]
  405398:	cmp	x0, #0x0
  40539c:	b.ne	4052e8 <ferror@plt+0x3698>  // b.any
  4053a0:	ldr	x1, [sp, #16]
  4053a4:	ldr	x0, [sp, #24]
  4053a8:	bl	40520c <ferror@plt+0x35bc>
  4053ac:	ldp	x29, x30, [sp], #48
  4053b0:	ret
  4053b4:	stp	x29, x30, [sp, #-112]!
  4053b8:	mov	x29, sp
  4053bc:	str	x0, [sp, #24]
  4053c0:	str	w1, [sp, #20]
  4053c4:	str	xzr, [sp, #96]
  4053c8:	ldr	w0, [sp, #20]
  4053cc:	str	w0, [sp, #80]
  4053d0:	ldr	w0, [sp, #20]
  4053d4:	and	w0, w0, #0xffffffbf
  4053d8:	str	w0, [sp, #20]
  4053dc:	ldr	x0, [sp, #24]
  4053e0:	ldrb	w0, [x0, #1080]
  4053e4:	and	w0, w0, #0x2
  4053e8:	and	w0, w0, #0xff
  4053ec:	cmp	w0, #0x0
  4053f0:	b.ne	40540c <ferror@plt+0x37bc>  // b.any
  4053f4:	ldr	w0, [sp, #20]
  4053f8:	cmp	w0, #0x0
  4053fc:	b.eq	405424 <ferror@plt+0x37d4>  // b.none
  405400:	ldr	w0, [sp, #20]
  405404:	cmp	w0, #0x2
  405408:	b.eq	405424 <ferror@plt+0x37d4>  // b.none
  40540c:	bl	401bb0 <__errno_location@plt>
  405410:	mov	x1, x0
  405414:	mov	w0, #0x16                  	// #22
  405418:	str	w0, [x1]
  40541c:	mov	w0, #0x0                   	// #0
  405420:	b	405918 <ferror@plt+0x3cc8>
  405424:	ldr	w0, [sp, #20]
  405428:	cmp	w0, #0x0
  40542c:	cset	w0, eq  // eq = none
  405430:	and	w2, w0, #0xff
  405434:	ldr	x1, [sp, #24]
  405438:	ldrb	w0, [x1, #1080]
  40543c:	bfi	w0, w2, #3, #1
  405440:	strb	w0, [x1, #1080]
  405444:	ldr	x0, [sp, #24]
  405448:	ldrb	w0, [x0, #1080]
  40544c:	ubfx	x0, x0, #3, #1
  405450:	and	w0, w0, #0xff
  405454:	eor	w0, w0, #0x1
  405458:	and	w0, w0, #0xff
  40545c:	cmp	w0, #0x0
  405460:	b.eq	40549c <ferror@plt+0x384c>  // b.none
  405464:	ldr	x0, [sp, #24]
  405468:	ldrb	w0, [x0, #1080]
  40546c:	ubfx	x0, x0, #2, #1
  405470:	and	w0, w0, #0xff
  405474:	eor	w0, w0, #0x1
  405478:	and	w0, w0, #0xff
  40547c:	cmp	w0, #0x0
  405480:	b.eq	40549c <ferror@plt+0x384c>  // b.none
  405484:	bl	401bb0 <__errno_location@plt>
  405488:	mov	x1, x0
  40548c:	mov	w0, #0xd                   	// #13
  405490:	str	w0, [x1]
  405494:	mov	w0, #0x0                   	// #0
  405498:	b	405918 <ferror@plt+0x3cc8>
  40549c:	ldr	x0, [sp, #24]
  4054a0:	str	xzr, [x0, #1056]
  4054a4:	ldr	x0, [sp, #24]
  4054a8:	str	xzr, [x0, #1064]
  4054ac:	ldr	x0, [sp, #24]
  4054b0:	str	xzr, [x0, #1072]
  4054b4:	ldr	x0, [sp, #24]
  4054b8:	ldrb	w1, [x0, #1080]
  4054bc:	and	w1, w1, #0xfffffffe
  4054c0:	strb	w1, [x0, #1080]
  4054c4:	ldr	x2, [sp, #24]
  4054c8:	ldr	x0, [sp, #24]
  4054cc:	ldrb	w0, [x0, #1080]
  4054d0:	and	w0, w0, #0x8
  4054d4:	and	w0, w0, #0xff
  4054d8:	cmp	w0, #0x0
  4054dc:	b.eq	4054e8 <ferror@plt+0x3898>  // b.none
  4054e0:	mov	w0, #0x8900                	// #35072
  4054e4:	b	4054ec <ferror@plt+0x389c>
  4054e8:	mov	w0, #0x8902                	// #35074
  4054ec:	mov	w1, w0
  4054f0:	mov	x0, x2
  4054f4:	bl	401930 <open@plt>
  4054f8:	str	w0, [sp, #76]
  4054fc:	bl	401bb0 <__errno_location@plt>
  405500:	ldr	w0, [x0]
  405504:	str	w0, [sp, #84]
  405508:	ldr	x0, [sp, #24]
  40550c:	str	xzr, [x0, #1032]
  405510:	ldr	w0, [sp, #76]
  405514:	cmp	w0, #0x0
  405518:	b.lt	405584 <ferror@plt+0x3934>  // b.tstop
  40551c:	ldr	x0, [sp, #24]
  405520:	ldrb	w0, [x0, #1080]
  405524:	and	w0, w0, #0x8
  405528:	and	w0, w0, #0xff
  40552c:	cmp	w0, #0x0
  405530:	b.eq	405540 <ferror@plt+0x38f0>  // b.none
  405534:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405538:	add	x0, x0, #0x7d8
  40553c:	b	405548 <ferror@plt+0x38f8>
  405540:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405544:	add	x0, x0, #0x7e0
  405548:	mov	x1, x0
  40554c:	ldr	w0, [sp, #76]
  405550:	bl	401970 <fdopen@plt>
  405554:	mov	x1, x0
  405558:	ldr	x0, [sp, #24]
  40555c:	str	x1, [x0, #1032]
  405560:	bl	401bb0 <__errno_location@plt>
  405564:	ldr	w0, [x0]
  405568:	str	w0, [sp, #84]
  40556c:	ldr	x0, [sp, #24]
  405570:	ldr	x0, [x0, #1032]
  405574:	cmp	x0, #0x0
  405578:	b.ne	405584 <ferror@plt+0x3934>  // b.any
  40557c:	ldr	w0, [sp, #76]
  405580:	bl	401a20 <close@plt>
  405584:	bl	401bb0 <__errno_location@plt>
  405588:	mov	x1, x0
  40558c:	ldr	w0, [sp, #84]
  405590:	str	w0, [x1]
  405594:	ldr	x0, [sp, #24]
  405598:	ldr	x0, [x0, #1032]
  40559c:	cmp	x0, #0x0
  4055a0:	b.ne	4055e4 <ferror@plt+0x3994>  // b.any
  4055a4:	ldr	w0, [sp, #80]
  4055a8:	and	w0, w0, #0x40
  4055ac:	cmp	w0, #0x0
  4055b0:	b.eq	4055dc <ferror@plt+0x398c>  // b.none
  4055b4:	bl	401bb0 <__errno_location@plt>
  4055b8:	ldr	w0, [x0]
  4055bc:	cmp	w0, #0x2
  4055c0:	b.ne	4055dc <ferror@plt+0x398c>  // b.any
  4055c4:	ldr	x0, [sp, #24]
  4055c8:	ldrb	w1, [x0, #1080]
  4055cc:	orr	w1, w1, #0x2
  4055d0:	strb	w1, [x0, #1080]
  4055d4:	mov	w0, #0x1                   	// #1
  4055d8:	b	405918 <ferror@plt+0x3cc8>
  4055dc:	mov	w0, #0x0                   	// #0
  4055e0:	b	405918 <ferror@plt+0x3cc8>
  4055e4:	ldr	x0, [sp, #24]
  4055e8:	ldr	x0, [x0, #1032]
  4055ec:	bl	4018d0 <fileno@plt>
  4055f0:	mov	w2, #0x1                   	// #1
  4055f4:	mov	w1, #0x2                   	// #2
  4055f8:	bl	401b00 <fcntl@plt>
  4055fc:	mov	x0, #0x1000                	// #4096
  405600:	str	x0, [sp, #88]
  405604:	ldr	x0, [sp, #88]
  405608:	bl	401920 <malloc@plt>
  40560c:	str	x0, [sp, #104]
  405610:	ldr	x0, [sp, #104]
  405614:	cmp	x0, #0x0
  405618:	b.eq	4058b8 <ferror@plt+0x3c68>  // b.none
  40561c:	b	4057c0 <ferror@plt+0x3b70>
  405620:	ldr	x0, [sp, #88]
  405624:	add	x0, x0, #0x1, lsl #12
  405628:	str	x0, [sp, #88]
  40562c:	ldr	x1, [sp, #88]
  405630:	ldr	x0, [sp, #104]
  405634:	bl	4019d0 <realloc@plt>
  405638:	str	x0, [sp, #64]
  40563c:	ldr	x0, [sp, #64]
  405640:	cmp	x0, #0x0
  405644:	b.eq	405898 <ferror@plt+0x3c48>  // b.none
  405648:	ldr	x0, [sp, #64]
  40564c:	str	x0, [sp, #104]
  405650:	ldr	x0, [sp, #104]
  405654:	bl	4017c0 <strlen@plt>
  405658:	str	x0, [sp, #56]
  40565c:	ldr	x0, [sp, #24]
  405660:	ldr	x0, [x0, #1024]
  405664:	ldr	x3, [x0, #40]
  405668:	ldr	x1, [sp, #104]
  40566c:	ldr	x0, [sp, #56]
  405670:	add	x4, x1, x0
  405674:	ldr	x0, [sp, #88]
  405678:	mov	w1, w0
  40567c:	ldr	x0, [sp, #56]
  405680:	sub	w0, w1, w0
  405684:	mov	w1, w0
  405688:	ldr	x0, [sp, #24]
  40568c:	ldr	x0, [x0, #1032]
  405690:	mov	x2, x0
  405694:	mov	x0, x4
  405698:	blr	x3
  40569c:	cmp	x0, #0x0
  4056a0:	b.eq	4058a0 <ferror@plt+0x3c50>  // b.none
  4056a4:	mov	w1, #0xa                   	// #10
  4056a8:	ldr	x0, [sp, #104]
  4056ac:	bl	401a30 <strrchr@plt>
  4056b0:	str	x0, [sp, #64]
  4056b4:	ldr	x0, [sp, #64]
  4056b8:	cmp	x0, #0x0
  4056bc:	b.ne	4056d4 <ferror@plt+0x3a84>  // b.any
  4056c0:	ldr	x0, [sp, #24]
  4056c4:	ldr	x0, [x0, #1032]
  4056c8:	bl	401a90 <feof@plt>
  4056cc:	cmp	w0, #0x0
  4056d0:	b.eq	405620 <ferror@plt+0x39d0>  // b.none
  4056d4:	mov	w1, #0xa                   	// #10
  4056d8:	ldr	x0, [sp, #104]
  4056dc:	bl	401a30 <strrchr@plt>
  4056e0:	str	x0, [sp, #64]
  4056e4:	ldr	x0, [sp, #64]
  4056e8:	cmp	x0, #0x0
  4056ec:	b.eq	4056f8 <ferror@plt+0x3aa8>  // b.none
  4056f0:	ldr	x0, [sp, #64]
  4056f4:	strb	wzr, [x0]
  4056f8:	ldr	x0, [sp, #104]
  4056fc:	bl	401a00 <strdup@plt>
  405700:	str	x0, [sp, #48]
  405704:	ldr	x0, [sp, #48]
  405708:	cmp	x0, #0x0
  40570c:	b.eq	4058a8 <ferror@plt+0x3c58>  // b.none
  405710:	ldr	x0, [sp, #48]
  405714:	bl	405284 <ferror@plt+0x3634>
  405718:	and	w0, w0, #0xff
  40571c:	cmp	w0, #0x0
  405720:	b.eq	40572c <ferror@plt+0x3adc>  // b.none
  405724:	str	xzr, [sp, #96]
  405728:	b	405774 <ferror@plt+0x3b24>
  40572c:	ldr	x0, [sp, #24]
  405730:	ldr	x0, [x0, #1024]
  405734:	ldr	x1, [x0, #24]
  405738:	ldr	x0, [sp, #48]
  40573c:	blr	x1
  405740:	str	x0, [sp, #96]
  405744:	ldr	x0, [sp, #96]
  405748:	cmp	x0, #0x0
  40574c:	b.eq	405774 <ferror@plt+0x3b24>  // b.none
  405750:	ldr	x0, [sp, #24]
  405754:	ldr	x0, [x0, #1024]
  405758:	ldr	x1, [x0]
  40575c:	ldr	x0, [sp, #96]
  405760:	blr	x1
  405764:	str	x0, [sp, #96]
  405768:	ldr	x0, [sp, #96]
  40576c:	cmp	x0, #0x0
  405770:	b.eq	405880 <ferror@plt+0x3c30>  // b.none
  405774:	mov	x0, #0x28                  	// #40
  405778:	bl	401920 <malloc@plt>
  40577c:	str	x0, [sp, #40]
  405780:	ldr	x0, [sp, #40]
  405784:	cmp	x0, #0x0
  405788:	b.eq	405858 <ferror@plt+0x3c08>  // b.none
  40578c:	ldr	x0, [sp, #40]
  405790:	ldr	x1, [sp, #96]
  405794:	str	x1, [x0, #8]
  405798:	ldr	x0, [sp, #40]
  40579c:	ldr	x1, [sp, #48]
  4057a0:	str	x1, [x0]
  4057a4:	ldr	x0, [sp, #40]
  4057a8:	ldrb	w1, [x0, #32]
  4057ac:	and	w1, w1, #0xfffffffe
  4057b0:	strb	w1, [x0, #32]
  4057b4:	ldr	x1, [sp, #40]
  4057b8:	ldr	x0, [sp, #24]
  4057bc:	bl	40520c <ferror@plt+0x35bc>
  4057c0:	ldr	x0, [sp, #24]
  4057c4:	ldr	x0, [x0, #1024]
  4057c8:	ldr	x3, [x0, #40]
  4057cc:	ldr	x0, [sp, #88]
  4057d0:	mov	w1, w0
  4057d4:	ldr	x0, [sp, #24]
  4057d8:	ldr	x0, [x0, #1032]
  4057dc:	mov	x2, x0
  4057e0:	ldr	x0, [sp, #104]
  4057e4:	blr	x3
  4057e8:	mov	x1, x0
  4057ec:	ldr	x0, [sp, #104]
  4057f0:	cmp	x0, x1
  4057f4:	b.eq	4056a4 <ferror@plt+0x3a54>  // b.none
  4057f8:	ldr	x0, [sp, #104]
  4057fc:	bl	401ab0 <free@plt>
  405800:	ldr	x0, [sp, #24]
  405804:	ldr	x0, [x0, #1032]
  405808:	bl	401c50 <ferror@plt>
  40580c:	cmp	w0, #0x0
  405810:	b.ne	4058d0 <ferror@plt+0x3c80>  // b.any
  405814:	ldr	x0, [sp, #24]
  405818:	ldr	x0, [x0, #1024]
  40581c:	ldr	x0, [x0, #56]
  405820:	cmp	x0, #0x0
  405824:	b.eq	405840 <ferror@plt+0x3bf0>  // b.none
  405828:	ldr	x0, [sp, #24]
  40582c:	ldr	x0, [x0, #1024]
  405830:	ldr	x0, [x0, #56]
  405834:	blr	x0
  405838:	cmp	w0, #0x0
  40583c:	b.eq	4058d8 <ferror@plt+0x3c88>  // b.none
  405840:	ldr	x0, [sp, #24]
  405844:	ldrb	w1, [x0, #1080]
  405848:	orr	w1, w1, #0x2
  40584c:	strb	w1, [x0, #1080]
  405850:	mov	w0, #0x1                   	// #1
  405854:	b	405918 <ferror@plt+0x3cc8>
  405858:	nop
  40585c:	ldr	x0, [sp, #96]
  405860:	cmp	x0, #0x0
  405864:	b.eq	405888 <ferror@plt+0x3c38>  // b.none
  405868:	ldr	x0, [sp, #24]
  40586c:	ldr	x0, [x0, #1024]
  405870:	ldr	x1, [x0, #8]
  405874:	ldr	x0, [sp, #96]
  405878:	blr	x1
  40587c:	b	40588c <ferror@plt+0x3c3c>
  405880:	nop
  405884:	b	40588c <ferror@plt+0x3c3c>
  405888:	nop
  40588c:	ldr	x0, [sp, #48]
  405890:	bl	401ab0 <free@plt>
  405894:	b	4058ac <ferror@plt+0x3c5c>
  405898:	nop
  40589c:	b	4058ac <ferror@plt+0x3c5c>
  4058a0:	nop
  4058a4:	b	4058ac <ferror@plt+0x3c5c>
  4058a8:	nop
  4058ac:	ldr	x0, [sp, #104]
  4058b0:	bl	401ab0 <free@plt>
  4058b4:	b	4058bc <ferror@plt+0x3c6c>
  4058b8:	nop
  4058bc:	bl	401bb0 <__errno_location@plt>
  4058c0:	mov	x1, x0
  4058c4:	mov	w0, #0xc                   	// #12
  4058c8:	str	w0, [x1]
  4058cc:	b	4058dc <ferror@plt+0x3c8c>
  4058d0:	nop
  4058d4:	b	4058dc <ferror@plt+0x3c8c>
  4058d8:	nop
  4058dc:	bl	401bb0 <__errno_location@plt>
  4058e0:	ldr	w0, [x0]
  4058e4:	str	w0, [sp, #84]
  4058e8:	ldr	x0, [sp, #24]
  4058ec:	bl	404cb8 <ferror@plt+0x3068>
  4058f0:	ldr	x0, [sp, #24]
  4058f4:	ldr	x0, [x0, #1032]
  4058f8:	bl	4018e0 <fclose@plt>
  4058fc:	ldr	x0, [sp, #24]
  405900:	str	xzr, [x0, #1032]
  405904:	bl	401bb0 <__errno_location@plt>
  405908:	mov	x1, x0
  40590c:	ldr	w0, [sp, #84]
  405910:	str	w0, [x1]
  405914:	mov	w0, #0x0                   	// #0
  405918:	ldp	x29, x30, [sp], #112
  40591c:	ret
  405920:	stp	x29, x30, [sp, #-80]!
  405924:	mov	x29, sp
  405928:	str	x0, [sp, #24]
  40592c:	str	x1, [sp, #16]
  405930:	str	xzr, [sp, #64]
  405934:	str	xzr, [sp, #48]
  405938:	ldr	x0, [sp, #24]
  40593c:	ldr	x0, [x0, #1056]
  405940:	str	x0, [sp, #72]
  405944:	b	405960 <ferror@plt+0x3d10>
  405948:	ldr	x0, [sp, #64]
  40594c:	add	x0, x0, #0x1
  405950:	str	x0, [sp, #64]
  405954:	ldr	x0, [sp, #72]
  405958:	ldr	x0, [x0, #24]
  40595c:	str	x0, [sp, #72]
  405960:	ldr	x0, [sp, #72]
  405964:	cmp	x0, #0x0
  405968:	b.eq	4059a4 <ferror@plt+0x3d54>  // b.none
  40596c:	ldr	x0, [sp, #72]
  405970:	ldr	x0, [x0]
  405974:	cmp	x0, #0x0
  405978:	b.eq	405948 <ferror@plt+0x3cf8>  // b.none
  40597c:	ldr	x0, [sp, #72]
  405980:	ldr	x0, [x0]
  405984:	ldrb	w0, [x0]
  405988:	cmp	w0, #0x2b
  40598c:	b.eq	4059a4 <ferror@plt+0x3d54>  // b.none
  405990:	ldr	x0, [sp, #72]
  405994:	ldr	x0, [x0]
  405998:	ldrb	w0, [x0]
  40599c:	cmp	w0, #0x2d
  4059a0:	b.ne	405948 <ferror@plt+0x3cf8>  // b.any
  4059a4:	ldr	x0, [sp, #72]
  4059a8:	cmp	x0, #0x0
  4059ac:	b.eq	4059b8 <ferror@plt+0x3d68>  // b.none
  4059b0:	ldr	x0, [sp, #72]
  4059b4:	str	x0, [sp, #48]
  4059b8:	ldr	x0, [sp, #64]
  4059bc:	cmp	x0, #0x1
  4059c0:	b.hi	4059cc <ferror@plt+0x3d7c>  // b.pmore
  4059c4:	mov	w0, #0x0                   	// #0
  4059c8:	b	405bac <ferror@plt+0x3f5c>
  4059cc:	ldr	x0, [sp, #64]
  4059d0:	lsl	x0, x0, #3
  4059d4:	bl	401920 <malloc@plt>
  4059d8:	str	x0, [sp, #40]
  4059dc:	ldr	x0, [sp, #40]
  4059e0:	cmp	x0, #0x0
  4059e4:	b.ne	4059f0 <ferror@plt+0x3da0>  // b.any
  4059e8:	mov	w0, #0xffffffff            	// #-1
  4059ec:	b	405bac <ferror@plt+0x3f5c>
  4059f0:	str	xzr, [sp, #64]
  4059f4:	ldr	x0, [sp, #24]
  4059f8:	ldr	x0, [x0, #1056]
  4059fc:	str	x0, [sp, #72]
  405a00:	b	405a34 <ferror@plt+0x3de4>
  405a04:	ldr	x0, [sp, #64]
  405a08:	lsl	x0, x0, #3
  405a0c:	ldr	x1, [sp, #40]
  405a10:	add	x0, x1, x0
  405a14:	ldr	x1, [sp, #72]
  405a18:	str	x1, [x0]
  405a1c:	ldr	x0, [sp, #64]
  405a20:	add	x0, x0, #0x1
  405a24:	str	x0, [sp, #64]
  405a28:	ldr	x0, [sp, #72]
  405a2c:	ldr	x0, [x0, #24]
  405a30:	str	x0, [sp, #72]
  405a34:	ldr	x1, [sp, #48]
  405a38:	ldr	x0, [sp, #72]
  405a3c:	cmp	x1, x0
  405a40:	b.ne	405a04 <ferror@plt+0x3db4>  // b.any
  405a44:	ldr	x3, [sp, #16]
  405a48:	mov	x2, #0x8                   	// #8
  405a4c:	ldr	x1, [sp, #64]
  405a50:	ldr	x0, [sp, #40]
  405a54:	bl	401870 <qsort@plt>
  405a58:	ldr	x0, [sp, #40]
  405a5c:	ldr	x1, [x0]
  405a60:	ldr	x0, [sp, #24]
  405a64:	str	x1, [x0, #1056]
  405a68:	ldr	x0, [sp, #64]
  405a6c:	sub	x0, x0, #0x1
  405a70:	str	x0, [sp, #64]
  405a74:	ldr	x0, [sp, #48]
  405a78:	cmp	x0, #0x0
  405a7c:	b.ne	405a9c <ferror@plt+0x3e4c>  // b.any
  405a80:	ldr	x0, [sp, #64]
  405a84:	lsl	x0, x0, #3
  405a88:	ldr	x1, [sp, #40]
  405a8c:	add	x0, x1, x0
  405a90:	ldr	x1, [x0]
  405a94:	ldr	x0, [sp, #24]
  405a98:	str	x1, [x0, #1064]
  405a9c:	ldr	x0, [sp, #24]
  405aa0:	ldr	x0, [x0, #1056]
  405aa4:	str	xzr, [x0, #16]
  405aa8:	ldr	x0, [sp, #24]
  405aac:	ldr	x0, [x0, #1056]
  405ab0:	ldr	x1, [sp, #40]
  405ab4:	ldr	x1, [x1, #8]
  405ab8:	str	x1, [x0, #24]
  405abc:	ldr	x0, [sp, #64]
  405ac0:	lsl	x0, x0, #3
  405ac4:	sub	x0, x0, #0x8
  405ac8:	ldr	x1, [sp, #40]
  405acc:	add	x1, x1, x0
  405ad0:	ldr	x0, [sp, #64]
  405ad4:	lsl	x0, x0, #3
  405ad8:	ldr	x2, [sp, #40]
  405adc:	add	x0, x2, x0
  405ae0:	ldr	x0, [x0]
  405ae4:	ldr	x1, [x1]
  405ae8:	str	x1, [x0, #16]
  405aec:	ldr	x0, [sp, #64]
  405af0:	lsl	x0, x0, #3
  405af4:	ldr	x1, [sp, #40]
  405af8:	add	x0, x1, x0
  405afc:	ldr	x0, [x0]
  405b00:	ldr	x1, [sp, #48]
  405b04:	str	x1, [x0, #24]
  405b08:	mov	x0, #0x1                   	// #1
  405b0c:	str	x0, [sp, #56]
  405b10:	b	405b80 <ferror@plt+0x3f30>
  405b14:	ldr	x0, [sp, #56]
  405b18:	lsl	x0, x0, #3
  405b1c:	sub	x0, x0, #0x8
  405b20:	ldr	x1, [sp, #40]
  405b24:	add	x1, x1, x0
  405b28:	ldr	x0, [sp, #56]
  405b2c:	lsl	x0, x0, #3
  405b30:	ldr	x2, [sp, #40]
  405b34:	add	x0, x2, x0
  405b38:	ldr	x0, [x0]
  405b3c:	ldr	x1, [x1]
  405b40:	str	x1, [x0, #16]
  405b44:	ldr	x0, [sp, #56]
  405b48:	add	x0, x0, #0x1
  405b4c:	lsl	x0, x0, #3
  405b50:	ldr	x1, [sp, #40]
  405b54:	add	x1, x1, x0
  405b58:	ldr	x0, [sp, #56]
  405b5c:	lsl	x0, x0, #3
  405b60:	ldr	x2, [sp, #40]
  405b64:	add	x0, x2, x0
  405b68:	ldr	x0, [x0]
  405b6c:	ldr	x1, [x1]
  405b70:	str	x1, [x0, #24]
  405b74:	ldr	x0, [sp, #56]
  405b78:	add	x0, x0, #0x1
  405b7c:	str	x0, [sp, #56]
  405b80:	ldr	x1, [sp, #56]
  405b84:	ldr	x0, [sp, #64]
  405b88:	cmp	x1, x0
  405b8c:	b.cc	405b14 <ferror@plt+0x3ec4>  // b.lo, b.ul, b.last
  405b90:	ldr	x0, [sp, #40]
  405b94:	bl	401ab0 <free@plt>
  405b98:	ldr	x0, [sp, #24]
  405b9c:	ldrb	w1, [x0, #1080]
  405ba0:	orr	w1, w1, #0x1
  405ba4:	strb	w1, [x0, #1080]
  405ba8:	mov	w0, #0x0                   	// #0
  405bac:	ldp	x29, x30, [sp], #80
  405bb0:	ret
  405bb4:	stp	x29, x30, [sp, #-64]!
  405bb8:	mov	x29, sp
  405bbc:	str	x0, [sp, #24]
  405bc0:	str	x1, [sp, #16]
  405bc4:	str	xzr, [sp, #56]
  405bc8:	ldr	x0, [sp, #24]
  405bcc:	cmp	x0, #0x0
  405bd0:	b.eq	405be4 <ferror@plt+0x3f94>  // b.none
  405bd4:	ldr	x0, [sp, #24]
  405bd8:	ldr	x0, [x0, #1056]
  405bdc:	cmp	x0, #0x0
  405be0:	b.ne	405bec <ferror@plt+0x3f9c>  // b.any
  405be4:	mov	w0, #0x0                   	// #0
  405be8:	b	405d78 <ferror@plt+0x4128>
  405bec:	ldr	x0, [sp, #16]
  405bf0:	ldr	x0, [x0, #1056]
  405bf4:	str	x0, [sp, #48]
  405bf8:	b	405ce4 <ferror@plt+0x4094>
  405bfc:	ldr	x0, [sp, #48]
  405c00:	ldr	x0, [x0, #8]
  405c04:	cmp	x0, #0x0
  405c08:	b.eq	405ccc <ferror@plt+0x407c>  // b.none
  405c0c:	ldr	x0, [sp, #16]
  405c10:	ldr	x0, [x0, #1024]
  405c14:	ldr	x1, [x0, #16]
  405c18:	ldr	x0, [sp, #48]
  405c1c:	ldr	x0, [x0, #8]
  405c20:	blr	x1
  405c24:	str	x0, [sp, #32]
  405c28:	ldr	x0, [sp, #24]
  405c2c:	ldr	x0, [x0, #1056]
  405c30:	str	x0, [sp, #40]
  405c34:	b	405c88 <ferror@plt+0x4038>
  405c38:	ldr	x0, [sp, #40]
  405c3c:	ldr	x0, [x0, #8]
  405c40:	cmp	x0, #0x0
  405c44:	b.eq	405c78 <ferror@plt+0x4028>  // b.none
  405c48:	ldr	x0, [sp, #24]
  405c4c:	ldr	x0, [x0, #1024]
  405c50:	ldr	x1, [x0, #16]
  405c54:	ldr	x0, [sp, #40]
  405c58:	ldr	x0, [x0, #8]
  405c5c:	blr	x1
  405c60:	mov	x1, x0
  405c64:	ldr	x0, [sp, #32]
  405c68:	bl	401aa0 <strcmp@plt>
  405c6c:	cmp	w0, #0x0
  405c70:	b.eq	405c98 <ferror@plt+0x4048>  // b.none
  405c74:	b	405c7c <ferror@plt+0x402c>
  405c78:	nop
  405c7c:	ldr	x0, [sp, #40]
  405c80:	ldr	x0, [x0, #24]
  405c84:	str	x0, [sp, #40]
  405c88:	ldr	x0, [sp, #40]
  405c8c:	cmp	x0, #0x0
  405c90:	b.ne	405c38 <ferror@plt+0x3fe8>  // b.any
  405c94:	b	405c9c <ferror@plt+0x404c>
  405c98:	nop
  405c9c:	ldr	x0, [sp, #40]
  405ca0:	cmp	x0, #0x0
  405ca4:	b.eq	405cd4 <ferror@plt+0x4084>  // b.none
  405ca8:	ldr	x1, [sp, #40]
  405cac:	ldr	x0, [sp, #24]
  405cb0:	bl	406650 <ferror@plt+0x4a00>
  405cb4:	ldr	x0, [sp, #40]
  405cb8:	ldr	x1, [sp, #56]
  405cbc:	str	x1, [x0, #24]
  405cc0:	ldr	x0, [sp, #40]
  405cc4:	str	x0, [sp, #56]
  405cc8:	b	405cd8 <ferror@plt+0x4088>
  405ccc:	nop
  405cd0:	b	405cd8 <ferror@plt+0x4088>
  405cd4:	nop
  405cd8:	ldr	x0, [sp, #48]
  405cdc:	ldr	x0, [x0, #24]
  405ce0:	str	x0, [sp, #48]
  405ce4:	ldr	x0, [sp, #48]
  405ce8:	cmp	x0, #0x0
  405cec:	b.ne	405bfc <ferror@plt+0x3fac>  // b.any
  405cf0:	ldr	x0, [sp, #56]
  405cf4:	str	x0, [sp, #40]
  405cf8:	b	405d4c <ferror@plt+0x40fc>
  405cfc:	ldr	x0, [sp, #56]
  405d00:	ldr	x0, [x0, #24]
  405d04:	str	x0, [sp, #56]
  405d08:	ldr	x0, [sp, #24]
  405d0c:	ldr	x0, [x0, #1056]
  405d10:	cmp	x0, #0x0
  405d14:	b.eq	405d28 <ferror@plt+0x40d8>  // b.none
  405d18:	ldr	x0, [sp, #24]
  405d1c:	ldr	x0, [x0, #1056]
  405d20:	ldr	x1, [sp, #40]
  405d24:	str	x1, [x0, #16]
  405d28:	ldr	x0, [sp, #24]
  405d2c:	ldr	x1, [x0, #1056]
  405d30:	ldr	x0, [sp, #40]
  405d34:	str	x1, [x0, #24]
  405d38:	ldr	x0, [sp, #24]
  405d3c:	ldr	x1, [sp, #40]
  405d40:	str	x1, [x0, #1056]
  405d44:	ldr	x0, [sp, #56]
  405d48:	str	x0, [sp, #40]
  405d4c:	ldr	x0, [sp, #40]
  405d50:	cmp	x0, #0x0
  405d54:	b.ne	405cfc <ferror@plt+0x40ac>  // b.any
  405d58:	ldr	x0, [sp, #24]
  405d5c:	ldr	x0, [x0, #1056]
  405d60:	str	xzr, [x0, #16]
  405d64:	ldr	x0, [sp, #24]
  405d68:	ldrb	w1, [x0, #1080]
  405d6c:	orr	w1, w1, #0x1
  405d70:	strb	w1, [x0, #1080]
  405d74:	mov	w0, #0x0                   	// #0
  405d78:	ldp	x29, x30, [sp], #64
  405d7c:	ret
  405d80:	stp	x29, x30, [sp, #-48]!
  405d84:	mov	x29, sp
  405d88:	str	x0, [sp, #24]
  405d8c:	ldr	x0, [sp, #24]
  405d90:	ldr	x0, [x0, #1056]
  405d94:	str	x0, [sp, #40]
  405d98:	b	405e94 <ferror@plt+0x4244>
  405d9c:	ldr	x0, [sp, #40]
  405da0:	ldrb	w0, [x0, #32]
  405da4:	and	w0, w0, #0x1
  405da8:	and	w0, w0, #0xff
  405dac:	cmp	w0, #0x0
  405db0:	b.eq	405e1c <ferror@plt+0x41cc>  // b.none
  405db4:	ldr	x0, [sp, #40]
  405db8:	ldr	x0, [x0, #8]
  405dbc:	str	x0, [sp, #32]
  405dc0:	ldr	x0, [sp, #32]
  405dc4:	cmp	x0, #0x0
  405dc8:	b.ne	405dec <ferror@plt+0x419c>  // b.any
  405dcc:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405dd0:	add	x3, x0, #0x860
  405dd4:	mov	w2, #0x390                 	// #912
  405dd8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405ddc:	add	x1, x0, #0x7e8
  405de0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  405de4:	add	x0, x0, #0x7f8
  405de8:	bl	401ba0 <__assert_fail@plt>
  405dec:	ldr	x0, [sp, #24]
  405df0:	ldr	x0, [x0, #1024]
  405df4:	ldr	x2, [x0, #32]
  405df8:	ldr	x0, [sp, #24]
  405dfc:	ldr	x0, [x0, #1032]
  405e00:	mov	x1, x0
  405e04:	ldr	x0, [sp, #32]
  405e08:	blr	x2
  405e0c:	cmp	w0, #0x0
  405e10:	b.eq	405e88 <ferror@plt+0x4238>  // b.none
  405e14:	mov	w0, #0xffffffff            	// #-1
  405e18:	b	405ea4 <ferror@plt+0x4254>
  405e1c:	ldr	x0, [sp, #40]
  405e20:	ldr	x0, [x0]
  405e24:	cmp	x0, #0x0
  405e28:	b.eq	405e88 <ferror@plt+0x4238>  // b.none
  405e2c:	ldr	x0, [sp, #24]
  405e30:	ldr	x0, [x0, #1024]
  405e34:	ldr	x2, [x0, #48]
  405e38:	ldr	x0, [sp, #40]
  405e3c:	ldr	x3, [x0]
  405e40:	ldr	x0, [sp, #24]
  405e44:	ldr	x0, [x0, #1032]
  405e48:	mov	x1, x0
  405e4c:	mov	x0, x3
  405e50:	blr	x2
  405e54:	cmn	w0, #0x1
  405e58:	b.ne	405e64 <ferror@plt+0x4214>  // b.any
  405e5c:	mov	w0, #0xffffffff            	// #-1
  405e60:	b	405ea4 <ferror@plt+0x4254>
  405e64:	ldr	x0, [sp, #24]
  405e68:	ldr	x0, [x0, #1032]
  405e6c:	mov	x1, x0
  405e70:	mov	w0, #0xa                   	// #10
  405e74:	bl	401860 <putc@plt>
  405e78:	cmn	w0, #0x1
  405e7c:	b.ne	405e88 <ferror@plt+0x4238>  // b.any
  405e80:	mov	w0, #0xffffffff            	// #-1
  405e84:	b	405ea4 <ferror@plt+0x4254>
  405e88:	ldr	x0, [sp, #40]
  405e8c:	ldr	x0, [x0, #24]
  405e90:	str	x0, [sp, #40]
  405e94:	ldr	x0, [sp, #40]
  405e98:	cmp	x0, #0x0
  405e9c:	b.ne	405d9c <ferror@plt+0x414c>  // b.any
  405ea0:	mov	w0, #0x0                   	// #0
  405ea4:	ldp	x29, x30, [sp], #48
  405ea8:	ret
  405eac:	sub	sp, sp, #0x4b0
  405eb0:	stp	x29, x30, [sp]
  405eb4:	mov	x29, sp
  405eb8:	str	x0, [sp, #24]
  405ebc:	str	wzr, [sp, #1196]
  405ec0:	ldr	x0, [sp, #24]
  405ec4:	ldrb	w0, [x0, #1080]
  405ec8:	ubfx	x0, x0, #1, #1
  405ecc:	and	w0, w0, #0xff
  405ed0:	eor	w0, w0, #0x1
  405ed4:	and	w0, w0, #0xff
  405ed8:	cmp	w0, #0x0
  405edc:	b.eq	405ef8 <ferror@plt+0x42a8>  // b.none
  405ee0:	bl	401bb0 <__errno_location@plt>
  405ee4:	mov	x1, x0
  405ee8:	mov	w0, #0x16                  	// #22
  405eec:	str	w0, [x1]
  405ef0:	mov	w0, #0x0                   	// #0
  405ef4:	b	4061f4 <ferror@plt+0x45a4>
  405ef8:	ldr	x0, [sp, #24]
  405efc:	ldrb	w1, [x0, #1080]
  405f00:	and	w1, w1, #0xfffffffd
  405f04:	strb	w1, [x0, #1080]
  405f08:	ldr	x0, [sp, #24]
  405f0c:	ldrb	w0, [x0, #1080]
  405f10:	ubfx	x0, x0, #0, #1
  405f14:	and	w0, w0, #0xff
  405f18:	eor	w0, w0, #0x1
  405f1c:	and	w0, w0, #0xff
  405f20:	cmp	w0, #0x0
  405f24:	b.ne	405f40 <ferror@plt+0x42f0>  // b.any
  405f28:	ldr	x0, [sp, #24]
  405f2c:	ldrb	w0, [x0, #1080]
  405f30:	and	w0, w0, #0x8
  405f34:	and	w0, w0, #0xff
  405f38:	cmp	w0, #0x0
  405f3c:	b.eq	405f68 <ferror@plt+0x4318>  // b.none
  405f40:	ldr	x0, [sp, #24]
  405f44:	ldr	x0, [x0, #1032]
  405f48:	cmp	x0, #0x0
  405f4c:	b.eq	4061d8 <ferror@plt+0x4588>  // b.none
  405f50:	ldr	x0, [sp, #24]
  405f54:	ldr	x0, [x0, #1032]
  405f58:	bl	4018e0 <fclose@plt>
  405f5c:	ldr	x0, [sp, #24]
  405f60:	str	xzr, [x0, #1032]
  405f64:	b	4061d8 <ferror@plt+0x4588>
  405f68:	ldr	x0, [sp, #24]
  405f6c:	ldr	x0, [x0, #1024]
  405f70:	ldr	x0, [x0, #64]
  405f74:	cmp	x0, #0x0
  405f78:	b.eq	405f94 <ferror@plt+0x4344>  // b.none
  405f7c:	ldr	x0, [sp, #24]
  405f80:	ldr	x0, [x0, #1024]
  405f84:	ldr	x0, [x0, #64]
  405f88:	blr	x0
  405f8c:	cmp	w0, #0x0
  405f90:	b.eq	4061b4 <ferror@plt+0x4564>  // b.none
  405f94:	add	x0, sp, #0x28
  405f98:	mov	x2, #0x80                  	// #128
  405f9c:	mov	w1, #0x0                   	// #0
  405fa0:	bl	401960 <memset@plt>
  405fa4:	ldr	x0, [sp, #24]
  405fa8:	ldr	x0, [x0, #1032]
  405fac:	cmp	x0, #0x0
  405fb0:	b.eq	406070 <ferror@plt+0x4420>  // b.none
  405fb4:	ldr	x0, [sp, #24]
  405fb8:	ldr	x0, [x0, #1032]
  405fbc:	bl	4018d0 <fileno@plt>
  405fc0:	mov	w2, w0
  405fc4:	add	x0, sp, #0x28
  405fc8:	mov	x1, x0
  405fcc:	mov	w0, w2
  405fd0:	bl	407148 <ferror@plt+0x54f8>
  405fd4:	cmp	w0, #0x0
  405fd8:	b.eq	405ff4 <ferror@plt+0x43a4>  // b.none
  405fdc:	ldr	x0, [sp, #24]
  405fe0:	ldr	x0, [x0, #1032]
  405fe4:	bl	4018e0 <fclose@plt>
  405fe8:	ldr	x0, [sp, #24]
  405fec:	str	xzr, [x0, #1032]
  405ff0:	b	4061c8 <ferror@plt+0x4578>
  405ff4:	ldr	x0, [sp, #24]
  405ff8:	add	x4, sp, #0xa8
  405ffc:	mov	x3, x0
  406000:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406004:	add	x2, x0, #0x808
  406008:	mov	x1, #0x400                 	// #1024
  40600c:	mov	x0, x4
  406010:	bl	4018c0 <snprintf@plt>
  406014:	ldr	x0, [sp, #24]
  406018:	ldr	x1, [x0, #1032]
  40601c:	add	x0, sp, #0xa8
  406020:	bl	404b64 <ferror@plt+0x2f14>
  406024:	cmp	w0, #0x0
  406028:	b.eq	406038 <ferror@plt+0x43e8>  // b.none
  40602c:	ldr	w0, [sp, #1196]
  406030:	add	w0, w0, #0x1
  406034:	str	w0, [sp, #1196]
  406038:	ldr	x0, [sp, #24]
  40603c:	ldr	x0, [x0, #1032]
  406040:	bl	4018e0 <fclose@plt>
  406044:	cmp	w0, #0x0
  406048:	b.eq	406058 <ferror@plt+0x4408>  // b.none
  40604c:	ldr	w0, [sp, #1196]
  406050:	add	w0, w0, #0x1
  406054:	str	w0, [sp, #1196]
  406058:	ldr	w0, [sp, #1196]
  40605c:	cmp	w0, #0x0
  406060:	b.eq	406094 <ferror@plt+0x4444>  // b.none
  406064:	ldr	x0, [sp, #24]
  406068:	str	xzr, [x0, #1032]
  40606c:	b	4061c8 <ferror@plt+0x4578>
  406070:	ldr	x0, [sp, #24]
  406074:	ldr	w0, [x0, #1040]
  406078:	str	w0, [sp, #56]
  40607c:	ldr	x0, [sp, #24]
  406080:	ldr	w0, [x0, #1044]
  406084:	str	w0, [sp, #64]
  406088:	ldr	x0, [sp, #24]
  40608c:	ldr	w0, [x0, #1048]
  406090:	str	w0, [sp, #68]
  406094:	ldr	x0, [sp, #24]
  406098:	add	x4, sp, #0xa8
  40609c:	mov	x3, x0
  4060a0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4060a4:	add	x2, x0, #0x810
  4060a8:	mov	x1, #0x400                 	// #1024
  4060ac:	mov	x0, x4
  4060b0:	bl	4018c0 <snprintf@plt>
  4060b4:	add	x0, sp, #0x28
  4060b8:	add	x3, sp, #0xa8
  4060bc:	mov	x2, x0
  4060c0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4060c4:	add	x1, x0, #0x790
  4060c8:	mov	x0, x3
  4060cc:	bl	404a88 <ferror@plt+0x2e38>
  4060d0:	mov	x1, x0
  4060d4:	ldr	x0, [sp, #24]
  4060d8:	str	x1, [x0, #1032]
  4060dc:	ldr	x0, [sp, #24]
  4060e0:	ldr	x0, [x0, #1032]
  4060e4:	cmp	x0, #0x0
  4060e8:	b.eq	4061bc <ferror@plt+0x456c>  // b.none
  4060ec:	ldr	x0, [sp, #24]
  4060f0:	bl	405d80 <ferror@plt+0x4130>
  4060f4:	cmp	w0, #0x0
  4060f8:	b.eq	406108 <ferror@plt+0x44b8>  // b.none
  4060fc:	ldr	w0, [sp, #1196]
  406100:	add	w0, w0, #0x1
  406104:	str	w0, [sp, #1196]
  406108:	ldr	x0, [sp, #24]
  40610c:	ldr	x0, [x0, #1032]
  406110:	bl	401b10 <fflush@plt>
  406114:	cmp	w0, #0x0
  406118:	b.eq	406128 <ferror@plt+0x44d8>  // b.none
  40611c:	ldr	w0, [sp, #1196]
  406120:	add	w0, w0, #0x1
  406124:	str	w0, [sp, #1196]
  406128:	ldr	x0, [sp, #24]
  40612c:	ldr	x0, [x0, #1032]
  406130:	bl	4018d0 <fileno@plt>
  406134:	bl	4018f0 <fsync@plt>
  406138:	cmp	w0, #0x0
  40613c:	b.eq	40614c <ferror@plt+0x44fc>  // b.none
  406140:	ldr	w0, [sp, #1196]
  406144:	add	w0, w0, #0x1
  406148:	str	w0, [sp, #1196]
  40614c:	ldr	x0, [sp, #24]
  406150:	ldr	x0, [x0, #1032]
  406154:	bl	4018e0 <fclose@plt>
  406158:	cmp	w0, #0x0
  40615c:	b.eq	40616c <ferror@plt+0x451c>  // b.none
  406160:	ldr	w0, [sp, #1196]
  406164:	add	w0, w0, #0x1
  406168:	str	w0, [sp, #1196]
  40616c:	ldr	x0, [sp, #24]
  406170:	str	xzr, [x0, #1032]
  406174:	ldr	w0, [sp, #1196]
  406178:	cmp	w0, #0x0
  40617c:	b.eq	40618c <ferror@plt+0x453c>  // b.none
  406180:	add	x0, sp, #0xa8
  406184:	bl	401be0 <unlink@plt>
  406188:	b	4061c8 <ferror@plt+0x4578>
  40618c:	ldr	x1, [sp, #24]
  406190:	add	x0, sp, #0xa8
  406194:	bl	404478 <ferror@plt+0x2828>
  406198:	cmp	w0, #0x0
  40619c:	b.ne	4061c4 <ferror@plt+0x4574>  // b.any
  4061a0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4061a4:	add	x0, x0, #0xf74
  4061a8:	mov	w1, #0x1                   	// #1
  4061ac:	strb	w1, [x0]
  4061b0:	b	4061dc <ferror@plt+0x458c>
  4061b4:	nop
  4061b8:	b	4061c8 <ferror@plt+0x4578>
  4061bc:	nop
  4061c0:	b	4061c8 <ferror@plt+0x4578>
  4061c4:	nop
  4061c8:	ldr	w0, [sp, #1196]
  4061cc:	add	w0, w0, #0x1
  4061d0:	str	w0, [sp, #1196]
  4061d4:	b	4061dc <ferror@plt+0x458c>
  4061d8:	nop
  4061dc:	ldr	x0, [sp, #24]
  4061e0:	bl	404cb8 <ferror@plt+0x3068>
  4061e4:	ldr	w0, [sp, #1196]
  4061e8:	cmp	w0, #0x0
  4061ec:	cset	w0, eq  // eq = none
  4061f0:	and	w0, w0, #0xff
  4061f4:	ldp	x29, x30, [sp]
  4061f8:	add	sp, sp, #0x4b0
  4061fc:	ret
  406200:	stp	x29, x30, [sp, #-64]!
  406204:	mov	x29, sp
  406208:	str	x0, [sp, #40]
  40620c:	str	x1, [sp, #32]
  406210:	str	x2, [sp, #24]
  406214:	ldr	x0, [sp, #32]
  406218:	cmp	x0, #0x0
  40621c:	b.ne	406228 <ferror@plt+0x45d8>  // b.any
  406220:	mov	x0, #0x0                   	// #0
  406224:	b	406294 <ferror@plt+0x4644>
  406228:	ldr	x0, [sp, #32]
  40622c:	str	x0, [sp, #56]
  406230:	b	40627c <ferror@plt+0x462c>
  406234:	ldr	x0, [sp, #56]
  406238:	ldr	x0, [x0, #8]
  40623c:	str	x0, [sp, #48]
  406240:	ldr	x0, [sp, #48]
  406244:	cmp	x0, #0x0
  406248:	b.eq	406270 <ferror@plt+0x4620>  // b.none
  40624c:	ldr	x0, [sp, #40]
  406250:	ldr	x0, [x0, #1024]
  406254:	ldr	x1, [x0, #16]
  406258:	ldr	x0, [sp, #48]
  40625c:	blr	x1
  406260:	ldr	x1, [sp, #24]
  406264:	bl	401aa0 <strcmp@plt>
  406268:	cmp	w0, #0x0
  40626c:	b.eq	40628c <ferror@plt+0x463c>  // b.none
  406270:	ldr	x0, [sp, #56]
  406274:	ldr	x0, [x0, #24]
  406278:	str	x0, [sp, #56]
  40627c:	ldr	x0, [sp, #56]
  406280:	cmp	x0, #0x0
  406284:	b.ne	406234 <ferror@plt+0x45e4>  // b.any
  406288:	b	406290 <ferror@plt+0x4640>
  40628c:	nop
  406290:	ldr	x0, [sp, #56]
  406294:	ldp	x29, x30, [sp], #64
  406298:	ret
  40629c:	stp	x29, x30, [sp, #-32]!
  4062a0:	mov	x29, sp
  4062a4:	str	x0, [sp, #24]
  4062a8:	str	x1, [sp, #16]
  4062ac:	ldr	x0, [sp, #24]
  4062b0:	ldr	x0, [x0, #1056]
  4062b4:	ldr	x2, [sp, #16]
  4062b8:	mov	x1, x0
  4062bc:	ldr	x0, [sp, #24]
  4062c0:	bl	406200 <ferror@plt+0x45b0>
  4062c4:	ldp	x29, x30, [sp], #32
  4062c8:	ret
  4062cc:	stp	x29, x30, [sp, #-64]!
  4062d0:	mov	x29, sp
  4062d4:	stp	x19, x20, [sp, #16]
  4062d8:	str	x0, [sp, #40]
  4062dc:	str	x1, [sp, #32]
  4062e0:	ldr	x0, [sp, #40]
  4062e4:	ldrb	w0, [x0, #1080]
  4062e8:	ubfx	x0, x0, #1, #1
  4062ec:	and	w0, w0, #0xff
  4062f0:	eor	w0, w0, #0x1
  4062f4:	and	w0, w0, #0xff
  4062f8:	cmp	w0, #0x0
  4062fc:	b.ne	406318 <ferror@plt+0x46c8>  // b.any
  406300:	ldr	x0, [sp, #40]
  406304:	ldrb	w0, [x0, #1080]
  406308:	and	w0, w0, #0x8
  40630c:	and	w0, w0, #0xff
  406310:	cmp	w0, #0x0
  406314:	b.eq	406330 <ferror@plt+0x46e0>  // b.none
  406318:	bl	401bb0 <__errno_location@plt>
  40631c:	mov	x1, x0
  406320:	mov	w0, #0x16                  	// #22
  406324:	str	w0, [x1]
  406328:	mov	w0, #0x0                   	// #0
  40632c:	b	406518 <ferror@plt+0x48c8>
  406330:	ldr	x0, [sp, #40]
  406334:	ldr	x0, [x0, #1024]
  406338:	ldr	x1, [x0]
  40633c:	ldr	x0, [sp, #32]
  406340:	blr	x1
  406344:	str	x0, [sp, #56]
  406348:	ldr	x0, [sp, #56]
  40634c:	cmp	x0, #0x0
  406350:	b.ne	40636c <ferror@plt+0x471c>  // b.any
  406354:	bl	401bb0 <__errno_location@plt>
  406358:	mov	x1, x0
  40635c:	mov	w0, #0xc                   	// #12
  406360:	str	w0, [x1]
  406364:	mov	w0, #0x0                   	// #0
  406368:	b	406518 <ferror@plt+0x48c8>
  40636c:	ldr	x0, [sp, #40]
  406370:	ldr	x0, [x0, #1024]
  406374:	ldr	x1, [x0, #16]
  406378:	ldr	x0, [sp, #32]
  40637c:	blr	x1
  406380:	mov	x1, x0
  406384:	ldr	x0, [sp, #40]
  406388:	bl	40629c <ferror@plt+0x464c>
  40638c:	str	x0, [sp, #48]
  406390:	ldr	x0, [sp, #48]
  406394:	cmp	x0, #0x0
  406398:	b.eq	406490 <ferror@plt+0x4840>  // b.none
  40639c:	ldr	x0, [sp, #48]
  4063a0:	ldr	x19, [x0, #24]
  4063a4:	ldr	x0, [sp, #40]
  4063a8:	ldr	x0, [x0, #1024]
  4063ac:	ldr	x1, [x0, #16]
  4063b0:	ldr	x0, [sp, #32]
  4063b4:	blr	x1
  4063b8:	mov	x2, x0
  4063bc:	mov	x1, x19
  4063c0:	ldr	x0, [sp, #40]
  4063c4:	bl	406200 <ferror@plt+0x45b0>
  4063c8:	cmp	x0, #0x0
  4063cc:	b.eq	406438 <ferror@plt+0x47e8>  // b.none
  4063d0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4063d4:	add	x0, x0, #0xb38
  4063d8:	ldr	x19, [x0]
  4063dc:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4063e0:	add	x0, x0, #0x818
  4063e4:	bl	401bf0 <gettext@plt>
  4063e8:	mov	x20, x0
  4063ec:	ldr	x0, [sp, #40]
  4063f0:	ldr	x0, [x0, #1024]
  4063f4:	ldr	x1, [x0, #16]
  4063f8:	ldr	x0, [sp, #32]
  4063fc:	blr	x1
  406400:	mov	x1, x0
  406404:	ldr	x0, [sp, #40]
  406408:	mov	x3, x0
  40640c:	mov	x2, x1
  406410:	mov	x1, x20
  406414:	mov	x0, x19
  406418:	bl	401c20 <fprintf@plt>
  40641c:	ldr	x0, [sp, #40]
  406420:	ldr	x0, [x0, #1024]
  406424:	ldr	x1, [x0, #8]
  406428:	ldr	x0, [sp, #56]
  40642c:	blr	x1
  406430:	mov	w0, #0x0                   	// #0
  406434:	b	406518 <ferror@plt+0x48c8>
  406438:	ldr	x0, [sp, #40]
  40643c:	ldr	x0, [x0, #1024]
  406440:	ldr	x1, [x0, #8]
  406444:	ldr	x0, [sp, #48]
  406448:	ldr	x0, [x0, #8]
  40644c:	blr	x1
  406450:	ldr	x0, [sp, #48]
  406454:	ldr	x1, [sp, #56]
  406458:	str	x1, [x0, #8]
  40645c:	ldr	x0, [sp, #48]
  406460:	ldrb	w1, [x0, #32]
  406464:	orr	w1, w1, #0x1
  406468:	strb	w1, [x0, #32]
  40646c:	ldr	x0, [sp, #40]
  406470:	ldr	x1, [sp, #48]
  406474:	str	x1, [x0, #1072]
  406478:	ldr	x0, [sp, #40]
  40647c:	ldrb	w1, [x0, #1080]
  406480:	orr	w1, w1, #0x1
  406484:	strb	w1, [x0, #1080]
  406488:	mov	w0, #0x1                   	// #1
  40648c:	b	406518 <ferror@plt+0x48c8>
  406490:	mov	x0, #0x28                  	// #40
  406494:	bl	401920 <malloc@plt>
  406498:	str	x0, [sp, #48]
  40649c:	ldr	x0, [sp, #48]
  4064a0:	cmp	x0, #0x0
  4064a4:	b.ne	4064d4 <ferror@plt+0x4884>  // b.any
  4064a8:	ldr	x0, [sp, #40]
  4064ac:	ldr	x0, [x0, #1024]
  4064b0:	ldr	x1, [x0, #8]
  4064b4:	ldr	x0, [sp, #56]
  4064b8:	blr	x1
  4064bc:	bl	401bb0 <__errno_location@plt>
  4064c0:	mov	x1, x0
  4064c4:	mov	w0, #0xc                   	// #12
  4064c8:	str	w0, [x1]
  4064cc:	mov	w0, #0x0                   	// #0
  4064d0:	b	406518 <ferror@plt+0x48c8>
  4064d4:	ldr	x0, [sp, #48]
  4064d8:	ldr	x1, [sp, #56]
  4064dc:	str	x1, [x0, #8]
  4064e0:	ldr	x0, [sp, #48]
  4064e4:	str	xzr, [x0]
  4064e8:	ldr	x0, [sp, #48]
  4064ec:	ldrb	w1, [x0, #32]
  4064f0:	orr	w1, w1, #0x1
  4064f4:	strb	w1, [x0, #32]
  4064f8:	ldr	x1, [sp, #48]
  4064fc:	ldr	x0, [sp, #40]
  406500:	bl	4052c8 <ferror@plt+0x3678>
  406504:	ldr	x0, [sp, #40]
  406508:	ldrb	w1, [x0, #1080]
  40650c:	orr	w1, w1, #0x1
  406510:	strb	w1, [x0, #1080]
  406514:	mov	w0, #0x1                   	// #1
  406518:	ldp	x19, x20, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #64
  406520:	ret
  406524:	stp	x29, x30, [sp, #-48]!
  406528:	mov	x29, sp
  40652c:	str	x0, [sp, #24]
  406530:	str	x1, [sp, #16]
  406534:	ldr	x0, [sp, #24]
  406538:	ldrb	w0, [x0, #1080]
  40653c:	ubfx	x0, x0, #1, #1
  406540:	and	w0, w0, #0xff
  406544:	eor	w0, w0, #0x1
  406548:	and	w0, w0, #0xff
  40654c:	cmp	w0, #0x0
  406550:	b.ne	40656c <ferror@plt+0x491c>  // b.any
  406554:	ldr	x0, [sp, #24]
  406558:	ldrb	w0, [x0, #1080]
  40655c:	and	w0, w0, #0x8
  406560:	and	w0, w0, #0xff
  406564:	cmp	w0, #0x0
  406568:	b.eq	406584 <ferror@plt+0x4934>  // b.none
  40656c:	bl	401bb0 <__errno_location@plt>
  406570:	mov	x1, x0
  406574:	mov	w0, #0x16                  	// #22
  406578:	str	w0, [x1]
  40657c:	mov	w0, #0x0                   	// #0
  406580:	b	406648 <ferror@plt+0x49f8>
  406584:	ldr	x0, [sp, #24]
  406588:	ldr	x0, [x0, #1024]
  40658c:	ldr	x1, [x0]
  406590:	ldr	x0, [sp, #16]
  406594:	blr	x1
  406598:	str	x0, [sp, #40]
  40659c:	ldr	x0, [sp, #40]
  4065a0:	cmp	x0, #0x0
  4065a4:	b.ne	4065c0 <ferror@plt+0x4970>  // b.any
  4065a8:	bl	401bb0 <__errno_location@plt>
  4065ac:	mov	x1, x0
  4065b0:	mov	w0, #0xc                   	// #12
  4065b4:	str	w0, [x1]
  4065b8:	mov	w0, #0x0                   	// #0
  4065bc:	b	406648 <ferror@plt+0x49f8>
  4065c0:	mov	x0, #0x28                  	// #40
  4065c4:	bl	401920 <malloc@plt>
  4065c8:	str	x0, [sp, #32]
  4065cc:	ldr	x0, [sp, #32]
  4065d0:	cmp	x0, #0x0
  4065d4:	b.ne	406604 <ferror@plt+0x49b4>  // b.any
  4065d8:	ldr	x0, [sp, #24]
  4065dc:	ldr	x0, [x0, #1024]
  4065e0:	ldr	x1, [x0, #8]
  4065e4:	ldr	x0, [sp, #40]
  4065e8:	blr	x1
  4065ec:	bl	401bb0 <__errno_location@plt>
  4065f0:	mov	x1, x0
  4065f4:	mov	w0, #0xc                   	// #12
  4065f8:	str	w0, [x1]
  4065fc:	mov	w0, #0x0                   	// #0
  406600:	b	406648 <ferror@plt+0x49f8>
  406604:	ldr	x0, [sp, #32]
  406608:	ldr	x1, [sp, #40]
  40660c:	str	x1, [x0, #8]
  406610:	ldr	x0, [sp, #32]
  406614:	str	xzr, [x0]
  406618:	ldr	x0, [sp, #32]
  40661c:	ldrb	w1, [x0, #32]
  406620:	orr	w1, w1, #0x1
  406624:	strb	w1, [x0, #32]
  406628:	ldr	x1, [sp, #32]
  40662c:	ldr	x0, [sp, #24]
  406630:	bl	40520c <ferror@plt+0x35bc>
  406634:	ldr	x0, [sp, #24]
  406638:	ldrb	w1, [x0, #1080]
  40663c:	orr	w1, w1, #0x1
  406640:	strb	w1, [x0, #1080]
  406644:	mov	w0, #0x1                   	// #1
  406648:	ldp	x29, x30, [sp], #48
  40664c:	ret
  406650:	sub	sp, sp, #0x10
  406654:	str	x0, [sp, #8]
  406658:	str	x1, [sp]
  40665c:	ldr	x0, [sp, #8]
  406660:	ldr	x0, [x0, #1072]
  406664:	ldr	x1, [sp]
  406668:	cmp	x1, x0
  40666c:	b.ne	406680 <ferror@plt+0x4a30>  // b.any
  406670:	ldr	x0, [sp]
  406674:	ldr	x1, [x0, #24]
  406678:	ldr	x0, [sp, #8]
  40667c:	str	x1, [x0, #1072]
  406680:	ldr	x0, [sp]
  406684:	ldr	x0, [x0, #16]
  406688:	cmp	x0, #0x0
  40668c:	b.eq	4066a8 <ferror@plt+0x4a58>  // b.none
  406690:	ldr	x0, [sp]
  406694:	ldr	x0, [x0, #16]
  406698:	ldr	x1, [sp]
  40669c:	ldr	x1, [x1, #24]
  4066a0:	str	x1, [x0, #24]
  4066a4:	b	4066b8 <ferror@plt+0x4a68>
  4066a8:	ldr	x0, [sp]
  4066ac:	ldr	x1, [x0, #24]
  4066b0:	ldr	x0, [sp, #8]
  4066b4:	str	x1, [x0, #1056]
  4066b8:	ldr	x0, [sp]
  4066bc:	ldr	x0, [x0, #24]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.eq	4066e0 <ferror@plt+0x4a90>  // b.none
  4066c8:	ldr	x0, [sp]
  4066cc:	ldr	x0, [x0, #24]
  4066d0:	ldr	x1, [sp]
  4066d4:	ldr	x1, [x1, #16]
  4066d8:	str	x1, [x0, #16]
  4066dc:	b	4066f0 <ferror@plt+0x4aa0>
  4066e0:	ldr	x0, [sp]
  4066e4:	ldr	x1, [x0, #16]
  4066e8:	ldr	x0, [sp, #8]
  4066ec:	str	x1, [x0, #1064]
  4066f0:	ldr	x0, [sp, #8]
  4066f4:	ldrb	w1, [x0, #1080]
  4066f8:	orr	w1, w1, #0x1
  4066fc:	strb	w1, [x0, #1080]
  406700:	nop
  406704:	add	sp, sp, #0x10
  406708:	ret
  40670c:	stp	x29, x30, [sp, #-64]!
  406710:	mov	x29, sp
  406714:	str	x19, [sp, #16]
  406718:	str	x0, [sp, #40]
  40671c:	str	x1, [sp, #32]
  406720:	ldr	x0, [sp, #40]
  406724:	ldrb	w0, [x0, #1080]
  406728:	ubfx	x0, x0, #1, #1
  40672c:	and	w0, w0, #0xff
  406730:	eor	w0, w0, #0x1
  406734:	and	w0, w0, #0xff
  406738:	cmp	w0, #0x0
  40673c:	b.ne	406758 <ferror@plt+0x4b08>  // b.any
  406740:	ldr	x0, [sp, #40]
  406744:	ldrb	w0, [x0, #1080]
  406748:	and	w0, w0, #0x8
  40674c:	and	w0, w0, #0xff
  406750:	cmp	w0, #0x0
  406754:	b.eq	406770 <ferror@plt+0x4b20>  // b.none
  406758:	bl	401bb0 <__errno_location@plt>
  40675c:	mov	x1, x0
  406760:	mov	w0, #0x16                  	// #22
  406764:	str	w0, [x1]
  406768:	mov	w0, #0x0                   	// #0
  40676c:	b	406850 <ferror@plt+0x4c00>
  406770:	ldr	x1, [sp, #32]
  406774:	ldr	x0, [sp, #40]
  406778:	bl	40629c <ferror@plt+0x464c>
  40677c:	str	x0, [sp, #56]
  406780:	ldr	x0, [sp, #56]
  406784:	cmp	x0, #0x0
  406788:	b.ne	4067a4 <ferror@plt+0x4b54>  // b.any
  40678c:	bl	401bb0 <__errno_location@plt>
  406790:	mov	x1, x0
  406794:	mov	w0, #0x2                   	// #2
  406798:	str	w0, [x1]
  40679c:	mov	w0, #0x0                   	// #0
  4067a0:	b	406850 <ferror@plt+0x4c00>
  4067a4:	ldr	x0, [sp, #56]
  4067a8:	ldr	x0, [x0, #24]
  4067ac:	ldr	x2, [sp, #32]
  4067b0:	mov	x1, x0
  4067b4:	ldr	x0, [sp, #40]
  4067b8:	bl	406200 <ferror@plt+0x45b0>
  4067bc:	cmp	x0, #0x0
  4067c0:	b.eq	4067fc <ferror@plt+0x4bac>  // b.none
  4067c4:	adrp	x0, 419000 <ferror@plt+0x173b0>
  4067c8:	add	x0, x0, #0xb38
  4067cc:	ldr	x19, [x0]
  4067d0:	adrp	x0, 407000 <ferror@plt+0x53b0>
  4067d4:	add	x0, x0, #0x818
  4067d8:	bl	401bf0 <gettext@plt>
  4067dc:	mov	x1, x0
  4067e0:	ldr	x0, [sp, #40]
  4067e4:	mov	x3, x0
  4067e8:	ldr	x2, [sp, #32]
  4067ec:	mov	x0, x19
  4067f0:	bl	401c20 <fprintf@plt>
  4067f4:	mov	w0, #0x0                   	// #0
  4067f8:	b	406850 <ferror@plt+0x4c00>
  4067fc:	ldr	x1, [sp, #56]
  406800:	ldr	x0, [sp, #40]
  406804:	bl	406650 <ferror@plt+0x4a00>
  406808:	ldr	x0, [sp, #56]
  40680c:	ldr	x0, [x0]
  406810:	cmp	x0, #0x0
  406814:	b.eq	406824 <ferror@plt+0x4bd4>  // b.none
  406818:	ldr	x0, [sp, #56]
  40681c:	ldr	x0, [x0]
  406820:	bl	401ab0 <free@plt>
  406824:	ldr	x0, [sp, #56]
  406828:	ldr	x0, [x0, #8]
  40682c:	cmp	x0, #0x0
  406830:	b.eq	40684c <ferror@plt+0x4bfc>  // b.none
  406834:	ldr	x0, [sp, #40]
  406838:	ldr	x0, [x0, #1024]
  40683c:	ldr	x1, [x0, #8]
  406840:	ldr	x0, [sp, #56]
  406844:	ldr	x0, [x0, #8]
  406848:	blr	x1
  40684c:	mov	w0, #0x1                   	// #1
  406850:	ldr	x19, [sp, #16]
  406854:	ldp	x29, x30, [sp], #64
  406858:	ret
  40685c:	stp	x29, x30, [sp, #-48]!
  406860:	mov	x29, sp
  406864:	str	x0, [sp, #24]
  406868:	str	x1, [sp, #16]
  40686c:	ldr	x0, [sp, #24]
  406870:	ldrb	w0, [x0, #1080]
  406874:	ubfx	x0, x0, #1, #1
  406878:	and	w0, w0, #0xff
  40687c:	eor	w0, w0, #0x1
  406880:	and	w0, w0, #0xff
  406884:	cmp	w0, #0x0
  406888:	b.eq	4068a4 <ferror@plt+0x4c54>  // b.none
  40688c:	bl	401bb0 <__errno_location@plt>
  406890:	mov	x1, x0
  406894:	mov	w0, #0x16                  	// #22
  406898:	str	w0, [x1]
  40689c:	mov	x0, #0x0                   	// #0
  4068a0:	b	4068ec <ferror@plt+0x4c9c>
  4068a4:	ldr	x1, [sp, #16]
  4068a8:	ldr	x0, [sp, #24]
  4068ac:	bl	40629c <ferror@plt+0x464c>
  4068b0:	str	x0, [sp, #40]
  4068b4:	ldr	x0, [sp, #40]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.ne	4068d8 <ferror@plt+0x4c88>  // b.any
  4068c0:	bl	401bb0 <__errno_location@plt>
  4068c4:	mov	x1, x0
  4068c8:	mov	w0, #0x2                   	// #2
  4068cc:	str	w0, [x1]
  4068d0:	mov	x0, #0x0                   	// #0
  4068d4:	b	4068ec <ferror@plt+0x4c9c>
  4068d8:	ldr	x0, [sp, #24]
  4068dc:	ldr	x1, [sp, #40]
  4068e0:	str	x1, [x0, #1072]
  4068e4:	ldr	x0, [sp, #40]
  4068e8:	ldr	x0, [x0, #8]
  4068ec:	ldp	x29, x30, [sp], #48
  4068f0:	ret
  4068f4:	stp	x29, x30, [sp, #-32]!
  4068f8:	mov	x29, sp
  4068fc:	str	x0, [sp, #24]
  406900:	ldr	x0, [sp, #24]
  406904:	ldrb	w0, [x0, #1080]
  406908:	ubfx	x0, x0, #1, #1
  40690c:	and	w0, w0, #0xff
  406910:	eor	w0, w0, #0x1
  406914:	and	w0, w0, #0xff
  406918:	cmp	w0, #0x0
  40691c:	b.eq	406938 <ferror@plt+0x4ce8>  // b.none
  406920:	bl	401bb0 <__errno_location@plt>
  406924:	mov	x1, x0
  406928:	mov	w0, #0x16                  	// #22
  40692c:	str	w0, [x1]
  406930:	mov	w0, #0x0                   	// #0
  406934:	b	406944 <ferror@plt+0x4cf4>
  406938:	ldr	x0, [sp, #24]
  40693c:	str	xzr, [x0, #1072]
  406940:	mov	w0, #0x1                   	// #1
  406944:	ldp	x29, x30, [sp], #32
  406948:	ret
  40694c:	stp	x29, x30, [sp, #-48]!
  406950:	mov	x29, sp
  406954:	str	x0, [sp, #24]
  406958:	ldr	x0, [sp, #24]
  40695c:	ldrb	w0, [x0, #1080]
  406960:	ubfx	x0, x0, #1, #1
  406964:	and	w0, w0, #0xff
  406968:	eor	w0, w0, #0x1
  40696c:	and	w0, w0, #0xff
  406970:	cmp	w0, #0x0
  406974:	b.eq	406990 <ferror@plt+0x4d40>  // b.none
  406978:	bl	401bb0 <__errno_location@plt>
  40697c:	mov	x1, x0
  406980:	mov	w0, #0x16                  	// #22
  406984:	str	w0, [x1]
  406988:	mov	x0, #0x0                   	// #0
  40698c:	b	406a18 <ferror@plt+0x4dc8>
  406990:	ldr	x0, [sp, #24]
  406994:	ldr	x0, [x0, #1072]
  406998:	cmp	x0, #0x0
  40699c:	b.ne	4069b4 <ferror@plt+0x4d64>  // b.any
  4069a0:	ldr	x0, [sp, #24]
  4069a4:	ldr	x1, [x0, #1056]
  4069a8:	ldr	x0, [sp, #24]
  4069ac:	str	x1, [x0, #1072]
  4069b0:	b	406a04 <ferror@plt+0x4db4>
  4069b4:	ldr	x0, [sp, #24]
  4069b8:	ldr	x0, [x0, #1072]
  4069bc:	ldr	x1, [x0, #24]
  4069c0:	ldr	x0, [sp, #24]
  4069c4:	str	x1, [x0, #1072]
  4069c8:	b	406a04 <ferror@plt+0x4db4>
  4069cc:	ldr	x0, [sp, #24]
  4069d0:	ldr	x0, [x0, #1072]
  4069d4:	ldr	x0, [x0, #8]
  4069d8:	str	x0, [sp, #40]
  4069dc:	ldr	x0, [sp, #40]
  4069e0:	cmp	x0, #0x0
  4069e4:	b.eq	4069f0 <ferror@plt+0x4da0>  // b.none
  4069e8:	ldr	x0, [sp, #40]
  4069ec:	b	406a18 <ferror@plt+0x4dc8>
  4069f0:	ldr	x0, [sp, #24]
  4069f4:	ldr	x0, [x0, #1072]
  4069f8:	ldr	x1, [x0, #24]
  4069fc:	ldr	x0, [sp, #24]
  406a00:	str	x1, [x0, #1072]
  406a04:	ldr	x0, [sp, #24]
  406a08:	ldr	x0, [x0, #1072]
  406a0c:	cmp	x0, #0x0
  406a10:	b.ne	4069cc <ferror@plt+0x4d7c>  // b.any
  406a14:	mov	x0, #0x0                   	// #0
  406a18:	ldp	x29, x30, [sp], #48
  406a1c:	ret
  406a20:	stp	x29, x30, [sp, #-112]!
  406a24:	mov	x29, sp
  406a28:	str	x19, [sp, #16]
  406a2c:	str	x0, [sp, #40]
  406a30:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406a34:	add	x0, x0, #0x870
  406a38:	str	x0, [sp, #104]
  406a3c:	add	x0, sp, #0x40
  406a40:	adrp	x1, 407000 <ferror@plt+0x53b0>
  406a44:	add	x1, x1, #0x880
  406a48:	str	x1, [x0]
  406a4c:	add	x0, sp, #0x40
  406a50:	adrp	x1, 407000 <ferror@plt+0x53b0>
  406a54:	add	x1, x1, #0x888
  406a58:	str	x1, [x0, #8]
  406a5c:	add	x0, sp, #0x40
  406a60:	ldr	x1, [sp, #40]
  406a64:	str	x1, [x0, #16]
  406a68:	add	x0, sp, #0x40
  406a6c:	str	xzr, [x0, #24]
  406a70:	str	xzr, [sp, #56]
  406a74:	add	x2, sp, #0x60
  406a78:	add	x1, sp, #0x38
  406a7c:	add	x0, sp, #0x40
  406a80:	mov	x3, x2
  406a84:	mov	x2, x1
  406a88:	mov	x1, x0
  406a8c:	ldr	x0, [sp, #104]
  406a90:	bl	406e9c <ferror@plt+0x524c>
  406a94:	cmp	w0, #0x0
  406a98:	b.eq	406ad8 <ferror@plt+0x4e88>  // b.none
  406a9c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406aa0:	add	x0, x0, #0xb38
  406aa4:	ldr	x19, [x0]
  406aa8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406aac:	add	x0, x0, #0x890
  406ab0:	bl	401bf0 <gettext@plt>
  406ab4:	mov	x1, x0
  406ab8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406abc:	add	x0, x0, #0xf78
  406ac0:	ldr	x0, [x0]
  406ac4:	mov	x2, x0
  406ac8:	mov	x0, x19
  406acc:	bl	401c20 <fprintf@plt>
  406ad0:	mov	w0, #0xffffffff            	// #-1
  406ad4:	b	406bf0 <ferror@plt+0x4fa0>
  406ad8:	ldr	w0, [sp, #96]
  406adc:	asr	w0, w0, #8
  406ae0:	and	w0, w0, #0xff
  406ae4:	str	w0, [sp, #100]
  406ae8:	ldr	w0, [sp, #96]
  406aec:	and	w0, w0, #0x7f
  406af0:	cmp	w0, #0x0
  406af4:	b.eq	406b44 <ferror@plt+0x4ef4>  // b.none
  406af8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406afc:	add	x0, x0, #0xb38
  406b00:	ldr	x19, [x0]
  406b04:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406b08:	add	x0, x0, #0x8b8
  406b0c:	bl	401bf0 <gettext@plt>
  406b10:	mov	x4, x0
  406b14:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406b18:	add	x0, x0, #0xf78
  406b1c:	ldr	x1, [x0]
  406b20:	ldr	w0, [sp, #96]
  406b24:	and	w0, w0, #0x7f
  406b28:	mov	w3, w0
  406b2c:	mov	x2, x1
  406b30:	mov	x1, x4
  406b34:	mov	x0, x19
  406b38:	bl	401c20 <fprintf@plt>
  406b3c:	mov	w0, #0xffffffff            	// #-1
  406b40:	b	406bf0 <ferror@plt+0x4fa0>
  406b44:	ldr	w0, [sp, #100]
  406b48:	cmp	w0, #0x7f
  406b4c:	b.ne	406b58 <ferror@plt+0x4f08>  // b.any
  406b50:	mov	w0, #0x0                   	// #0
  406b54:	b	406bf0 <ferror@plt+0x4fa0>
  406b58:	ldr	w0, [sp, #100]
  406b5c:	cmp	w0, #0x1
  406b60:	b.ne	406b6c <ferror@plt+0x4f1c>  // b.any
  406b64:	mov	w0, #0x0                   	// #0
  406b68:	b	406bf0 <ferror@plt+0x4fa0>
  406b6c:	ldr	w0, [sp, #100]
  406b70:	cmp	w0, #0x0
  406b74:	b.eq	406bec <ferror@plt+0x4f9c>  // b.none
  406b78:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406b7c:	add	x0, x0, #0xb38
  406b80:	ldr	x19, [x0]
  406b84:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406b88:	add	x0, x0, #0x8f0
  406b8c:	bl	401bf0 <gettext@plt>
  406b90:	mov	x1, x0
  406b94:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406b98:	add	x0, x0, #0xf78
  406b9c:	ldr	x0, [x0]
  406ba0:	ldr	w3, [sp, #100]
  406ba4:	mov	x2, x0
  406ba8:	mov	x0, x19
  406bac:	bl	401c20 <fprintf@plt>
  406bb0:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406bb4:	add	x0, x0, #0xb38
  406bb8:	ldr	x19, [x0]
  406bbc:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406bc0:	add	x0, x0, #0x890
  406bc4:	bl	401bf0 <gettext@plt>
  406bc8:	mov	x1, x0
  406bcc:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406bd0:	add	x0, x0, #0xf78
  406bd4:	ldr	x0, [x0]
  406bd8:	mov	x2, x0
  406bdc:	mov	x0, x19
  406be0:	bl	401c20 <fprintf@plt>
  406be4:	mov	w0, #0xffffffff            	// #-1
  406be8:	b	406bf0 <ferror@plt+0x4fa0>
  406bec:	mov	w0, #0x0                   	// #0
  406bf0:	ldr	x19, [sp, #16]
  406bf4:	ldp	x29, x30, [sp], #112
  406bf8:	ret
  406bfc:	stp	x29, x30, [sp, #-128]!
  406c00:	mov	x29, sp
  406c04:	str	x19, [sp, #16]
  406c08:	str	w0, [sp, #44]
  406c0c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406c10:	add	x0, x0, #0x910
  406c14:	str	x0, [sp, #112]
  406c18:	str	xzr, [sp, #104]
  406c1c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406c20:	add	x0, x0, #0x928
  406c24:	str	x0, [sp, #64]
  406c28:	str	xzr, [sp, #72]
  406c2c:	str	xzr, [sp, #80]
  406c30:	str	xzr, [sp, #56]
  406c34:	str	wzr, [sp, #124]
  406c38:	mov	x0, #0x4                   	// #4
  406c3c:	bl	401920 <malloc@plt>
  406c40:	str	x0, [sp, #104]
  406c44:	ldr	x0, [sp, #104]
  406c48:	cmp	x0, #0x0
  406c4c:	b.ne	406c58 <ferror@plt+0x5008>  // b.any
  406c50:	mov	w0, #0xffffffff            	// #-1
  406c54:	b	406e90 <ferror@plt+0x5240>
  406c58:	ldr	w0, [sp, #124]
  406c5c:	add	w1, w0, #0x1
  406c60:	str	w1, [sp, #124]
  406c64:	sxtw	x0, w0
  406c68:	ldr	x1, [sp, #104]
  406c6c:	add	x0, x1, x0
  406c70:	mov	w1, #0x2d                  	// #45
  406c74:	strb	w1, [x0]
  406c78:	ldr	w0, [sp, #44]
  406c7c:	and	w0, w0, #0x1
  406c80:	cmp	w0, #0x0
  406c84:	b.eq	406ca8 <ferror@plt+0x5058>  // b.none
  406c88:	ldr	w0, [sp, #124]
  406c8c:	add	w1, w0, #0x1
  406c90:	str	w1, [sp, #124]
  406c94:	sxtw	x0, w0
  406c98:	ldr	x1, [sp, #104]
  406c9c:	add	x0, x1, x0
  406ca0:	mov	w1, #0x55                  	// #85
  406ca4:	strb	w1, [x0]
  406ca8:	ldr	w0, [sp, #44]
  406cac:	and	w0, w0, #0x2
  406cb0:	cmp	w0, #0x0
  406cb4:	b.eq	406cd8 <ferror@plt+0x5088>  // b.none
  406cb8:	ldr	w0, [sp, #124]
  406cbc:	add	w1, w0, #0x1
  406cc0:	str	w1, [sp, #124]
  406cc4:	sxtw	x0, w0
  406cc8:	ldr	x1, [sp, #104]
  406ccc:	add	x0, x1, x0
  406cd0:	mov	w1, #0x47                  	// #71
  406cd4:	strb	w1, [x0]
  406cd8:	ldr	w0, [sp, #124]
  406cdc:	add	w1, w0, #0x1
  406ce0:	str	w1, [sp, #124]
  406ce4:	sxtw	x0, w0
  406ce8:	ldr	x1, [sp, #104]
  406cec:	add	x0, x1, x0
  406cf0:	strb	wzr, [x0]
  406cf4:	ldr	w0, [sp, #124]
  406cf8:	cmp	w0, #0x2
  406cfc:	b.ne	406d10 <ferror@plt+0x50c0>  // b.any
  406d00:	ldr	x0, [sp, #104]
  406d04:	bl	401ab0 <free@plt>
  406d08:	mov	w0, #0x0                   	// #0
  406d0c:	b	406e90 <ferror@plt+0x5240>
  406d10:	ldr	x0, [sp, #104]
  406d14:	str	x0, [sp, #72]
  406d18:	add	x2, sp, #0x5c
  406d1c:	add	x1, sp, #0x38
  406d20:	add	x0, sp, #0x40
  406d24:	mov	x3, x2
  406d28:	mov	x2, x1
  406d2c:	mov	x1, x0
  406d30:	ldr	x0, [sp, #112]
  406d34:	bl	406e9c <ferror@plt+0x524c>
  406d38:	str	w0, [sp, #100]
  406d3c:	ldr	x0, [sp, #104]
  406d40:	bl	401ab0 <free@plt>
  406d44:	ldr	w0, [sp, #100]
  406d48:	cmp	w0, #0x0
  406d4c:	b.eq	406d8c <ferror@plt+0x513c>  // b.none
  406d50:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406d54:	add	x0, x0, #0xb38
  406d58:	ldr	x19, [x0]
  406d5c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406d60:	add	x0, x0, #0x938
  406d64:	bl	401bf0 <gettext@plt>
  406d68:	mov	x1, x0
  406d6c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406d70:	add	x0, x0, #0xf78
  406d74:	ldr	x0, [x0]
  406d78:	mov	x2, x0
  406d7c:	mov	x0, x19
  406d80:	bl	401c20 <fprintf@plt>
  406d84:	mov	w0, #0xffffffff            	// #-1
  406d88:	b	406e90 <ferror@plt+0x5240>
  406d8c:	ldr	w0, [sp, #92]
  406d90:	asr	w0, w0, #8
  406d94:	and	w0, w0, #0xff
  406d98:	str	w0, [sp, #96]
  406d9c:	ldr	w0, [sp, #92]
  406da0:	and	w0, w0, #0x7f
  406da4:	cmp	w0, #0x0
  406da8:	b.eq	406df8 <ferror@plt+0x51a8>  // b.none
  406dac:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406db0:	add	x0, x0, #0xb38
  406db4:	ldr	x19, [x0]
  406db8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406dbc:	add	x0, x0, #0x960
  406dc0:	bl	401bf0 <gettext@plt>
  406dc4:	mov	x4, x0
  406dc8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406dcc:	add	x0, x0, #0xf78
  406dd0:	ldr	x1, [x0]
  406dd4:	ldr	w0, [sp, #92]
  406dd8:	and	w0, w0, #0x7f
  406ddc:	mov	w3, w0
  406de0:	mov	x2, x1
  406de4:	mov	x1, x4
  406de8:	mov	x0, x19
  406dec:	bl	401c20 <fprintf@plt>
  406df0:	mov	w0, #0xffffffff            	// #-1
  406df4:	b	406e90 <ferror@plt+0x5240>
  406df8:	ldr	w0, [sp, #96]
  406dfc:	cmp	w0, #0x7f
  406e00:	b.ne	406e0c <ferror@plt+0x51bc>  // b.any
  406e04:	mov	w0, #0x0                   	// #0
  406e08:	b	406e90 <ferror@plt+0x5240>
  406e0c:	ldr	w0, [sp, #96]
  406e10:	cmp	w0, #0x0
  406e14:	b.eq	406e8c <ferror@plt+0x523c>  // b.none
  406e18:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406e1c:	add	x0, x0, #0xb38
  406e20:	ldr	x19, [x0]
  406e24:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406e28:	add	x0, x0, #0x998
  406e2c:	bl	401bf0 <gettext@plt>
  406e30:	mov	x1, x0
  406e34:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406e38:	add	x0, x0, #0xf78
  406e3c:	ldr	x0, [x0]
  406e40:	ldr	w3, [sp, #96]
  406e44:	mov	x2, x0
  406e48:	mov	x0, x19
  406e4c:	bl	401c20 <fprintf@plt>
  406e50:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406e54:	add	x0, x0, #0xb38
  406e58:	ldr	x19, [x0]
  406e5c:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406e60:	add	x0, x0, #0x938
  406e64:	bl	401bf0 <gettext@plt>
  406e68:	mov	x1, x0
  406e6c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406e70:	add	x0, x0, #0xf78
  406e74:	ldr	x0, [x0]
  406e78:	mov	x2, x0
  406e7c:	mov	x0, x19
  406e80:	bl	401c20 <fprintf@plt>
  406e84:	mov	w0, #0xffffffff            	// #-1
  406e88:	b	406e90 <ferror@plt+0x5240>
  406e8c:	mov	w0, #0x0                   	// #0
  406e90:	ldr	x19, [sp, #16]
  406e94:	ldp	x29, x30, [sp], #128
  406e98:	ret
  406e9c:	stp	x29, x30, [sp, #-96]!
  406ea0:	mov	x29, sp
  406ea4:	stp	x19, x20, [sp, #16]
  406ea8:	str	x21, [sp, #32]
  406eac:	str	x0, [sp, #72]
  406eb0:	str	x1, [sp, #64]
  406eb4:	str	x2, [sp, #56]
  406eb8:	str	x3, [sp, #48]
  406ebc:	ldr	x0, [sp, #56]
  406ec0:	cmp	x0, #0x0
  406ec4:	b.ne	406ed8 <ferror@plt+0x5288>  // b.any
  406ec8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406ecc:	add	x0, x0, #0xb48
  406ed0:	ldr	x0, [x0]
  406ed4:	str	x0, [sp, #56]
  406ed8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406edc:	add	x0, x0, #0xb40
  406ee0:	ldr	x0, [x0]
  406ee4:	bl	401b10 <fflush@plt>
  406ee8:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406eec:	add	x0, x0, #0xb38
  406ef0:	ldr	x0, [x0]
  406ef4:	bl	401b10 <fflush@plt>
  406ef8:	bl	4018a0 <fork@plt>
  406efc:	str	w0, [sp, #92]
  406f00:	ldr	w0, [sp, #92]
  406f04:	cmp	w0, #0x0
  406f08:	b.ne	406f7c <ferror@plt+0x532c>  // b.any
  406f0c:	ldr	x2, [sp, #56]
  406f10:	ldr	x1, [sp, #64]
  406f14:	ldr	x0, [sp, #72]
  406f18:	bl	401ad0 <execve@plt>
  406f1c:	bl	401bb0 <__errno_location@plt>
  406f20:	ldr	w0, [x0]
  406f24:	cmp	w0, #0x2
  406f28:	b.ne	406f34 <ferror@plt+0x52e4>  // b.any
  406f2c:	mov	w0, #0x7f                  	// #127
  406f30:	bl	4017f0 <exit@plt>
  406f34:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406f38:	add	x0, x0, #0xb38
  406f3c:	ldr	x19, [x0]
  406f40:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406f44:	add	x0, x0, #0xf78
  406f48:	ldr	x20, [x0]
  406f4c:	bl	401bb0 <__errno_location@plt>
  406f50:	ldr	w0, [x0]
  406f54:	bl	401a10 <strerror@plt>
  406f58:	mov	x4, x0
  406f5c:	ldr	x3, [sp, #72]
  406f60:	mov	x2, x20
  406f64:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406f68:	add	x1, x0, #0x9c0
  406f6c:	mov	x0, x19
  406f70:	bl	401c20 <fprintf@plt>
  406f74:	mov	w0, #0x7e                  	// #126
  406f78:	bl	4017f0 <exit@plt>
  406f7c:	ldr	w0, [sp, #92]
  406f80:	cmn	w0, #0x1
  406f84:	b.ne	406fd0 <ferror@plt+0x5380>  // b.any
  406f88:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406f8c:	add	x0, x0, #0xb38
  406f90:	ldr	x19, [x0]
  406f94:	adrp	x0, 419000 <ferror@plt+0x173b0>
  406f98:	add	x0, x0, #0xf78
  406f9c:	ldr	x20, [x0]
  406fa0:	bl	401bb0 <__errno_location@plt>
  406fa4:	ldr	w0, [x0]
  406fa8:	bl	401a10 <strerror@plt>
  406fac:	mov	x4, x0
  406fb0:	ldr	x3, [sp, #72]
  406fb4:	mov	x2, x20
  406fb8:	adrp	x0, 407000 <ferror@plt+0x53b0>
  406fbc:	add	x1, x0, #0x9c0
  406fc0:	mov	x0, x19
  406fc4:	bl	401c20 <fprintf@plt>
  406fc8:	mov	w0, #0xffffffff            	// #-1
  406fcc:	b	4070a0 <ferror@plt+0x5450>
  406fd0:	mov	w2, #0x0                   	// #0
  406fd4:	ldr	x1, [sp, #48]
  406fd8:	ldr	w0, [sp, #92]
  406fdc:	bl	401bd0 <waitpid@plt>
  406fe0:	str	w0, [sp, #88]
  406fe4:	ldr	w0, [sp, #88]
  406fe8:	cmn	w0, #0x1
  406fec:	b.ne	407000 <ferror@plt+0x53b0>  // b.any
  406ff0:	bl	401bb0 <__errno_location@plt>
  406ff4:	ldr	w0, [x0]
  406ff8:	cmp	w0, #0xa
  406ffc:	b.eq	40703c <ferror@plt+0x53ec>  // b.none
  407000:	ldr	w0, [sp, #88]
  407004:	cmn	w0, #0x1
  407008:	b.ne	40701c <ferror@plt+0x53cc>  // b.any
  40700c:	bl	401bb0 <__errno_location@plt>
  407010:	ldr	w0, [x0]
  407014:	cmp	w0, #0x4
  407018:	b.eq	406fd0 <ferror@plt+0x5380>  // b.none
  40701c:	ldr	w0, [sp, #88]
  407020:	cmn	w0, #0x1
  407024:	b.eq	407040 <ferror@plt+0x53f0>  // b.none
  407028:	ldr	w1, [sp, #88]
  40702c:	ldr	w0, [sp, #92]
  407030:	cmp	w1, w0
  407034:	b.ne	406fd0 <ferror@plt+0x5380>  // b.any
  407038:	b	407040 <ferror@plt+0x53f0>
  40703c:	nop
  407040:	ldr	w0, [sp, #88]
  407044:	cmn	w0, #0x1
  407048:	b.ne	40709c <ferror@plt+0x544c>  // b.any
  40704c:	adrp	x0, 419000 <ferror@plt+0x173b0>
  407050:	add	x0, x0, #0xb38
  407054:	ldr	x19, [x0]
  407058:	adrp	x0, 419000 <ferror@plt+0x173b0>
  40705c:	add	x0, x0, #0xf78
  407060:	ldr	x20, [x0]
  407064:	ldr	x0, [sp, #48]
  407068:	ldr	w21, [x0]
  40706c:	bl	401bb0 <__errno_location@plt>
  407070:	ldr	w0, [x0]
  407074:	bl	401a10 <strerror@plt>
  407078:	mov	x4, x0
  40707c:	mov	w3, w21
  407080:	mov	x2, x20
  407084:	adrp	x0, 407000 <ferror@plt+0x53b0>
  407088:	add	x1, x0, #0x9e0
  40708c:	mov	x0, x19
  407090:	bl	401c20 <fprintf@plt>
  407094:	mov	w0, #0xffffffff            	// #-1
  407098:	b	4070a0 <ferror@plt+0x5450>
  40709c:	mov	w0, #0x0                   	// #0
  4070a0:	ldp	x19, x20, [sp, #16]
  4070a4:	ldr	x21, [sp, #32]
  4070a8:	ldp	x29, x30, [sp], #96
  4070ac:	ret
  4070b0:	stp	x29, x30, [sp, #-64]!
  4070b4:	mov	x29, sp
  4070b8:	stp	x19, x20, [sp, #16]
  4070bc:	adrp	x20, 418000 <ferror@plt+0x163b0>
  4070c0:	add	x20, x20, #0xdf0
  4070c4:	stp	x21, x22, [sp, #32]
  4070c8:	adrp	x21, 418000 <ferror@plt+0x163b0>
  4070cc:	add	x21, x21, #0xde8
  4070d0:	sub	x20, x20, x21
  4070d4:	mov	w22, w0
  4070d8:	stp	x23, x24, [sp, #48]
  4070dc:	mov	x23, x1
  4070e0:	mov	x24, x2
  4070e4:	bl	401760 <getpwnam_r@plt-0x40>
  4070e8:	cmp	xzr, x20, asr #3
  4070ec:	b.eq	407118 <ferror@plt+0x54c8>  // b.none
  4070f0:	asr	x20, x20, #3
  4070f4:	mov	x19, #0x0                   	// #0
  4070f8:	ldr	x3, [x21, x19, lsl #3]
  4070fc:	mov	x2, x24
  407100:	add	x19, x19, #0x1
  407104:	mov	x1, x23
  407108:	mov	w0, w22
  40710c:	blr	x3
  407110:	cmp	x20, x19
  407114:	b.ne	4070f8 <ferror@plt+0x54a8>  // b.any
  407118:	ldp	x19, x20, [sp, #16]
  40711c:	ldp	x21, x22, [sp, #32]
  407120:	ldp	x23, x24, [sp, #48]
  407124:	ldp	x29, x30, [sp], #64
  407128:	ret
  40712c:	nop
  407130:	ret
  407134:	nop
  407138:	mov	x2, x1
  40713c:	mov	x1, x0
  407140:	mov	w0, #0x0                   	// #0
  407144:	b	401bc0 <__xstat@plt>
  407148:	mov	x2, x1
  40714c:	mov	w1, w0
  407150:	mov	w0, #0x0                   	// #0
  407154:	b	401b50 <__fxstat@plt>
  407158:	mov	x2, x1
  40715c:	mov	x1, x0
  407160:	mov	w0, #0x0                   	// #0
  407164:	b	401b30 <__lxstat@plt>

Disassembly of section .fini:

0000000000407168 <.fini>:
  407168:	stp	x29, x30, [sp, #-16]!
  40716c:	mov	x29, sp
  407170:	ldp	x29, x30, [sp], #16
  407174:	ret
