$date
	Sun Oct 23 08:02:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#787297
b10001 !
1"
#787298
b10001 &
b10001 %
1$
#787299
0"
#787302
b110100 &
b110100 %
#787306
b11010 &
b11010 %
#787310
b1101 &
b1101 %
#787314
b101000 &
b101000 %
#787318
b10100 &
b10100 %
#787322
b1010 &
b1010 %
#787326
b101 &
b101 %
#787330
b10000 &
b10000 %
#787334
b1000 &
b1000 %
#787338
b100 &
b100 %
#787342
b10 &
b10 %
#787346
b1 &
b1 %
1#
#787350
b0 &
0#
b0 %
0$
#1775372
b10101 !
1"
#1775374
b10101 &
b10101 %
1$
#1775375
0"
#1775378
b1000000 &
b1000000 %
#1775382
b100000 &
b100000 %
#1775386
b10000 &
b10000 %
#1775390
b1000 &
b1000 %
#1775394
b100 &
b100 %
#1775398
b10 &
b10 %
#1775402
b1 &
b1 %
1#
#1775406
b0 &
0#
b0 %
0$
#2781600
b10001 !
1"
#2781602
b10001 &
b10001 %
1$
#2781603
0"
#2781606
b110100 &
b110100 %
#2781610
b11010 &
b11010 %
#2781614
b1101 &
b1101 %
#2781618
b101000 &
b101000 %
#2781622
b10100 &
b10100 %
#2781626
b1010 &
b1010 %
#2781630
b101 &
b101 %
#2781634
b10000 &
b10000 %
#2781638
b1000 &
b1000 %
#2781642
b100 &
b100 %
#2781646
b10 &
b10 %
#2781650
b1 &
b1 %
1#
#2781654
b0 &
0#
b0 %
0$
#4500012
