

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Wed Feb  5 16:21:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.327 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   216925|   216925|  4.338 ms|  4.338 ms|  216926|  216926|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                    |                                                                          |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_54  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26455|    26455|  0.529 ms|  0.529 ms|   26455|   26455|       no|
        |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_66                 |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |   190467|   190467|  3.809 ms|  3.809 ms|  190467|  190467|       no|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       24|   19|   16305|  15810|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    183|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       26|   19|   16311|  15993|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        9|    8|      15|     30|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |CTRL_bus_s_axi_U                                                                    |CTRL_bus_s_axi                                                            |        0|   0|     36|     40|    0|
    |Layer_Neurons_s_axi_U                                                               |Layer_Neurons_s_axi                                                       |        6|   0|    190|    180|    0|
    |grp_SIGMOID_fu_77                                                                   |SIGMOID                                                                   |        1|  11|    778|   2001|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_54  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |        1|   2|   2081|   2327|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_66                 |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |       16|   1|  12865|  10539|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U34                                                  |fadd_32ns_32ns_32_4_full_dsp_1                                            |        0|   2|    227|    403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U35                                                   |fmul_32ns_32ns_32_2_max_dsp_1                                             |        0|   3|    128|    320|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                               |                                                                          |       24|  19|  16305|  15810|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Neurons_CPU_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1014|   32|     1|        32448|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                       |        2|  0|   0|    0|  1014|   32|     1|        32448|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |Layer2_Neurons_CPU_address0  |  14|          3|   10|         30|
    |Layer2_Neurons_CPU_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0       |   9|          2|    1|          2|
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |grp_SIGMOID_fu_77_ap_start   |  14|          3|    1|          3|
    |grp_SIGMOID_fu_77_x          |  14|          3|   32|         96|
    |grp_fu_82_ce                 |  14|          3|    1|          3|
    |grp_fu_82_p0                 |  14|          3|   32|         96|
    |grp_fu_82_p1                 |  14|          3|   32|         96|
    |grp_fu_86_ce                 |  14|          3|    1|          3|
    |grp_fu_86_p0                 |  14|          3|   32|         96|
    |grp_fu_86_p1                 |  14|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 183|         39|  177|        531|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  4|   0|    4|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_66_ap_start_reg                 |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_bus_AWVALID       |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWREADY       |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWADDR        |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WVALID        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WREADY        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WDATA         |   in|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WSTRB         |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARVALID       |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARREADY       |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARADDR        |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RVALID        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RREADY        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RDATA         |  out|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RRESP         |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BVALID        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BREADY        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BRESP         |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_Layer_Neurons_AWVALID  |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_AWREADY  |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_AWADDR   |   in|   14|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WVALID   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WREADY   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WDATA    |   in|   32|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WSTRB    |   in|    4|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARVALID  |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARREADY  |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARADDR   |   in|   14|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RVALID   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RREADY   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RDATA    |  out|   32|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RRESP    |  out|    2|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BVALID   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BREADY   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BRESP    |  out|    2|       s_axi|  Layer_Neurons|         array|
|ap_clk                       |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|ap_rst_n                     |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|interrupt                    |  out|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 5 'alloca' 'Layer2_Neurons_CPU' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer1_Neurons_CPU, i32 %Layer2_Neurons_CPU, i32 %Layer1_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer1_Neurons_CPU, i32 %Layer2_Neurons_CPU, i32 %Layer1_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer2_Neurons_CPU, i32 %Layer3_Neurons_CPU, i32 %Layer2_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [cnn_lenet.cpp:7]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer1_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer1_Neurons_CPU"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer3_Neurons_CPU"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer2_Neurons_CPU, i32 %Layer3_Neurons_CPU, i32 %Layer2_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [cnn_lenet.cpp:73]   --->   Operation 20 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer1_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ Layer1_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sigmoidLUT_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Layer2_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Layer2_Neurons_CPU (alloca       ) [ 00111]
call_ln0           (call         ) [ 00000]
spectopmodule_ln7  (spectopmodule) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specmemcore_ln0    (specmemcore  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specmemcore_ln0    (specmemcore  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
call_ln0           (call         ) [ 00000]
ret_ln73           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer1_Neurons_CPU">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Neurons_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer1_Weights_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Weights_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sigmoidLUT_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoidLUT_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="Layer2_Neurons_CPU_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="32" slack="0"/>
<pin id="59" dir="0" index="4" bw="32" slack="0"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_SIGMOID_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/107 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_1/6 somme_2/10 somme_3/14 somme_4/18 somme_5/22 somme_6/26 somme_7/30 somme_8/34 somme_9/38 somme_151/42 somme_152/46 somme_153/50 somme_154/54 somme_155/59 somme_156/63 somme_157/67 somme_158/71 somme_159/75 somme_160/79 somme_161/83 somme_162/87 somme_163/91 somme_164/95 somme_165/99 somme_166/103 somme_1/6 somme_2/10 somme_3/14 somme_4/18 somme_5/22 somme_6/26 somme_7/30 somme_8/34 somme_9/38 somme_10/42 somme_11/46 somme_12/50 somme_13/54 somme_14/58 somme_15/62 somme_16/66 somme_17/70 somme_18/74 somme_19/78 somme_20/82 somme_21/86 somme_22/90 somme_23/94 somme_24/98 somme_25/102 somme_26/106 somme_27/110 somme_28/114 somme_29/118 somme_30/122 somme_31/126 somme_32/130 somme_33/134 somme_34/138 somme_35/142 somme_36/146 somme_37/150 somme_38/154 somme_39/159 somme_40/163 somme_41/167 somme_42/171 somme_43/175 somme_44/179 somme_45/183 somme_46/187 somme_47/191 somme_48/195 somme_49/199 somme_50/203 somme_51/207 somme_52/211 somme_53/215 somme_54/219 somme_55/223 somme_56/227 somme_57/231 somme_58/235 somme_59/239 somme_60/243 somme_61/247 somme_62/251 somme_63/255 somme_64/259 somme_65/263 somme_66/267 somme_67/271 somme_68/275 somme_69/279 somme_70/283 somme_71/287 somme_72/291 somme_73/295 somme_74/299 somme_75/303 somme_76/307 somme_77/312 somme_78/316 somme_79/320 somme_80/324 somme_81/328 somme_82/332 somme_83/336 somme_84/340 somme_85/344 somme_86/348 somme_87/352 somme_88/356 somme_89/360 somme_90/364 somme_91/368 somme_92/372 somme_93/376 somme_94/380 somme_95/384 somme_96/388 somme_97/392 somme_98/396 somme_99/400 somme_100/404 somme_101/408 somme_102/412 somme_103/416 somme_104/420 somme_105/424 somme_106/428 somme_107/432 somme_108/436 somme_109/440 somme_110/444 somme_111/448 somme_112/452 somme_113/456 somme_114/460 somme_115/465 somme_116/469 somme_117/473 somme_118/477 somme_119/481 somme_120/485 somme_121/489 somme_122/493 somme_123/497 somme_124/501 somme_125/505 somme_126/509 somme_127/513 somme_128/517 somme_129/521 somme_130/525 somme_131/529 somme_132/533 somme_133/537 somme_134/541 somme_135/545 somme_136/549 somme_137/553 somme_138/557 somme_139/561 somme_140/565 somme_141/569 somme_142/573 somme_143/577 somme_144/581 somme_145/585 somme_146/589 somme_147/593 somme_148/597 somme_149/601 somme_150/605 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul27_s/5 mul27_5/6 mul27_6/7 mul27_7/8 mul27_1/9 mul27_1_1/10 mul27_1_2/11 mul27_1_3/12 mul27_1_4/13 mul27_2/14 mul27_2_1/15 mul27_2_2/16 mul27_2_3/17 mul27_2_4/18 mul27_3/19 mul27_3_1/20 mul27_3_2/21 mul27_3_3/22 mul27_3_4/23 mul27_4/24 mul27_4_1/25 mul27_4_2/26 mul27_4_3/27 mul27_4_4/28 mul1/4 mul2/5 mul3/6 mul4/7 mul5/8 mul6/9 mul82_s/10 mul102_s/11 mul122_s/12 mul142_s/13 mul162_s/14 mul182_s/15 mul82_5/16 mul102_5/17 mul122_5/18 mul142_5/19 mul162_5/20 mul182_5/21 mul82_6/22 mul102_6/23 mul122_6/24 mul142_6/25 mul162_6/26 mul182_6/27 mul82_7/28 mul102_7/29 mul122_7/30 mul142_7/31 mul162_7/32 mul182_7/33 mul82_1/34 mul102_1/35 mul122_1/36 mul142_1/37 mul162_1/38 mul182_1/39 mul82_1_1/40 mul102_1_1/41 mul122_1_1/42 mul142_1_1/43 mul162_1_1/44 mul182_1_1/45 mul82_1_2/46 mul102_1_2/47 mul122_1_2/48 mul142_1_2/49 mul162_1_2/50 mul182_1_2/51 mul82_1_3/52 mul102_1_3/53 mul122_1_3/54 mul142_1_3/55 mul162_1_3/56 mul182_1_3/57 mul82_1_4/58 mul102_1_4/59 mul122_1_4/60 mul142_1_4/61 mul162_1_4/62 mul182_1_4/63 mul82_2/64 mul102_2/65 mul122_2/66 mul142_2/67 mul162_2/68 mul182_2/69 mul82_2_1/70 mul102_2_1/71 mul122_2_1/72 mul142_2_1/73 mul162_2_1/74 mul182_2_1/75 mul82_2_2/76 mul102_2_2/77 mul122_2_2/78 mul142_2_2/79 mul162_2_2/80 mul182_2_2/81 mul82_2_3/82 mul102_2_3/83 mul122_2_3/84 mul142_2_3/85 mul162_2_3/86 mul182_2_3/87 mul82_2_4/88 mul102_2_4/89 mul122_2_4/90 mul142_2_4/91 mul162_2_4/92 mul182_2_4/93 mul82_3/94 mul102_3/95 mul122_3/96 mul142_3/97 mul162_3/98 mul182_3/99 mul82_3_1/100 mul102_3_1/101 mul122_3_1/102 mul142_3_1/103 mul162_3_1/104 mul182_3_1/105 mul82_3_2/106 mul102_3_2/107 mul122_3_2/108 mul142_3_2/109 mul162_3_2/110 mul182_3_2/111 mul82_3_3/112 mul102_3_3/113 mul122_3_3/114 mul142_3_3/115 mul162_3_3/116 mul182_3_3/117 mul82_3_4/118 mul102_3_4/119 mul122_3_4/120 mul142_3_4/121 mul162_3_4/122 mul182_3_4/123 mul82_4/124 mul102_4/125 mul122_4/126 mul142_4/127 mul162_4/128 mul182_4/129 mul82_4_1/130 mul102_4_1/131 mul122_4_1/132 mul142_4_1/133 mul162_4_1/134 mul182_4_1/135 mul82_4_2/136 mul102_4_2/137 mul122_4_2/138 mul142_4_2/139 mul162_4_2/140 mul182_4_2/141 mul82_4_3/142 mul102_4_3/143 mul122_4_3/144 mul142_4_3/145 mul162_4_3/146 mul182_4_3/147 mul82_4_4/148 mul102_4_4/149 mul122_4_4/150 mul142_4_4/151 mul162_4_4/152 mul182_4_4/153 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="50" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer3_Neurons_CPU | {3 4 }
 - Input state : 
	Port: cnn_lenet : Layer1_Neurons_CPU | {1 2 }
	Port: cnn_lenet : Layer1_Weights_CPU | {1 2 }
	Port: cnn_lenet : sigmoidLUT_1 | {1 2 3 4 }
	Port: cnn_lenet : Layer2_Weights_CPU | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_54 |    18   | 27.6145 |   3272  |   4016  |
|   call   |         grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_66        |    17   | 92.0429 |  12242  |  11519  |
|          |                                  grp_SIGMOID_fu_77                                 |    11   |  6.352  |   488   |   1275  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                      grp_fu_82                                     |    2    |    0    |   227   |   403   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                      grp_fu_86                                     |    3    |    0    |   128   |   320   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |    51   | 126.009 |  16357  |  17533  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|Layer1_Weights_CPU|    1   |    0   |    0   |    -   |
|Layer2_Neurons_CPU|    2   |    0   |    0   |    0   |
|Layer2_Weights_CPU|   16   |    0   |    0   |    -   |
|   sigmoidLUT_1   |    1   |    0   |    0   |    -   |
+------------------+--------+--------+--------+--------+
|       Total      |   20   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   51   |   126  |  16357 |  17533 |    -   |
|   Memory  |   20   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   20   |   51   |   126  |  16357 |  17533 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
