{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:51:13 2007 " "Info: Processing started: Tue Apr 10 22:51:13 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPmul -c Fpmul " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPmul -c Fpmul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fpmul.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Fpmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPmul-structure " "Info: Found design unit 1: FPmul-structure" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 FPmul " "Info: Found entity 1: FPmul" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SAmul1/SAMul1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SAmul1/SAMul1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAMul1-beh " "Info: Found design unit 1: SAMul1-beh" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SAMul1 " "Info: Found entity 1: SAMul1" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Round/Round.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Round/Round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Round-beh " "Info: Found design unit 1: Round-beh" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Round " "Info: Found entity 1: Round" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fpmul " "Info: Elaborating entity \"Fpmul\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp Fpmul.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at Fpmul.vhd(16): object \"temp\" assigned a value but never read" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAMul1 SAMul1:s1 " "Info: Elaborating entity \"SAMul1\" for hierarchy \"SAMul1:s1\"" {  } { { "Fpmul.vhd" "s1" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Round Round:rnd " "Info: Elaborating entity \"Round\" for hierarchy \"Round:rnd\"" {  } { { "Fpmul.vhd" "rnd" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Round:rnd\|aexpt\[7\] data_in GND " "Warning: Reduced register \"Round:rnd\|aexpt\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Round:rnd\|aexpt\[6\] data_in GND " "Warning: Reduced register \"Round:rnd\|aexpt\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Round:rnd\|aexpt\[5\] data_in GND " "Warning: Reduced register \"Round:rnd\|aexpt\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1738 " "Info: Implemented 1738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1641 " "Info: Implemented 1641 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:51:37 2007 " "Info: Processing ended: Tue Apr 10 22:51:37 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Info: Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:51:45 2007 " "Info: Processing started: Tue Apr 10 22:51:45 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPmul -c Fpmul " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPmul -c Fpmul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Fpmul EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"Fpmul\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "Warning: No exact pin location assignment(s) for 97 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[0\] " "Info: Pin mulout\[0\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[1\] " "Info: Pin mulout\[1\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[2\] " "Info: Pin mulout\[2\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[3\] " "Info: Pin mulout\[3\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[4\] " "Info: Pin mulout\[4\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[5\] " "Info: Pin mulout\[5\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[6\] " "Info: Pin mulout\[6\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[7\] " "Info: Pin mulout\[7\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[8\] " "Info: Pin mulout\[8\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[9\] " "Info: Pin mulout\[9\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[10\] " "Info: Pin mulout\[10\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[11\] " "Info: Pin mulout\[11\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[12\] " "Info: Pin mulout\[12\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[13\] " "Info: Pin mulout\[13\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[14\] " "Info: Pin mulout\[14\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[15\] " "Info: Pin mulout\[15\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[16\] " "Info: Pin mulout\[16\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[17\] " "Info: Pin mulout\[17\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[18\] " "Info: Pin mulout\[18\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[19\] " "Info: Pin mulout\[19\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[20\] " "Info: Pin mulout\[20\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[21\] " "Info: Pin mulout\[21\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[22\] " "Info: Pin mulout\[22\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[23\] " "Info: Pin mulout\[23\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[24\] " "Info: Pin mulout\[24\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[25\] " "Info: Pin mulout\[25\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[26\] " "Info: Pin mulout\[26\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[27\] " "Info: Pin mulout\[27\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[28\] " "Info: Pin mulout\[28\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[29\] " "Info: Pin mulout\[29\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[30\] " "Info: Pin mulout\[30\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mulout\[31\] " "Info: Pin mulout\[31\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 37 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mulout[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Info: Pin b\[0\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Info: Pin b\[1\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Info: Pin b\[2\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Info: Pin b\[3\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Info: Pin b\[4\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[5\] " "Info: Pin b\[5\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[6\] " "Info: Pin b\[6\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[7\] " "Info: Pin b\[7\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[8\] " "Info: Pin b\[8\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[9\] " "Info: Pin b\[9\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[10\] " "Info: Pin b\[10\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[11\] " "Info: Pin b\[11\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[12\] " "Info: Pin b\[12\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[13\] " "Info: Pin b\[13\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[14\] " "Info: Pin b\[14\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[15\] " "Info: Pin b\[15\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[16\] " "Info: Pin b\[16\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[17\] " "Info: Pin b\[17\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[18\] " "Info: Pin b\[18\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[19\] " "Info: Pin b\[19\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[20\] " "Info: Pin b\[20\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[21\] " "Info: Pin b\[21\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[22\] " "Info: Pin b\[22\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Info: Pin a\[8\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[9\] " "Info: Pin a\[9\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[10\] " "Info: Pin a\[10\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[11\] " "Info: Pin a\[11\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[12\] " "Info: Pin a\[12\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[13\] " "Info: Pin a\[13\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[14\] " "Info: Pin a\[14\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[15\] " "Info: Pin a\[15\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[16\] " "Info: Pin a\[16\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[17\] " "Info: Pin a\[17\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[18\] " "Info: Pin a\[18\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[19\] " "Info: Pin a\[19\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[20\] " "Info: Pin a\[20\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[21\] " "Info: Pin a\[21\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[22\] " "Info: Pin a\[22\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[31\] " "Info: Pin a\[31\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[31\] " "Info: Pin b\[31\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[23\] " "Info: Pin b\[23\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[23\] " "Info: Pin a\[23\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[24\] " "Info: Pin b\[24\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[24\] " "Info: Pin a\[24\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[25\] " "Info: Pin b\[25\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[25\] " "Info: Pin a\[25\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[26\] " "Info: Pin b\[26\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[26\] " "Info: Pin a\[26\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[27\] " "Info: Pin b\[27\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[27\] " "Info: Pin a\[27\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[28\] " "Info: Pin b\[28\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[28\] " "Info: Pin a\[28\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[29\] " "Info: Pin b\[29\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[29\] " "Info: Pin a\[29\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[30\] " "Info: Pin b\[30\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[30\] " "Info: Pin a\[30\] not assigned to an exact location on the device" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "en Global clock in PIN 29 " "Info: Automatically promoted signal \"en\" to use Global clock in PIN 29" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "SAMul1:s1\|dt Global clock " "Info: Automatically promoted signal \"SAMul1:s1\|dt\" to use Global clock" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "96 unused 3.30 64 32 0 " "Info: Number of I/O pins in group: 96 (unused VREF, 3.30 VCCIO, 64 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 3 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 48 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 45 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 48 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "106.834 ns register register " "Info: Estimated most critical path is register to register delay of 106.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SAMul1:s1\|acc\[3\] 1 REG LAB_X13_Y16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y16; Fanout = 4; REG Node = 'SAMul1:s1\|acc\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SAMul1:s1|acc[3] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.575 ns) 2.400 ns SAMul1:s1\|Add0~772COUT1 2 COMB LAB_X19_Y14 2 " "Info: 2: + IC(1.825 ns) + CELL(0.575 ns) = 2.400 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~772COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { SAMul1:s1|acc[3] SAMul1:s1|Add0~772COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.480 ns SAMul1:s1\|Add0~770COUT1 3 COMB LAB_X19_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.480 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~770COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.560 ns SAMul1:s1\|Add0~768COUT1 4 COMB LAB_X19_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.560 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~768COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.640 ns SAMul1:s1\|Add0~766COUT1 5 COMB LAB_X19_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.640 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~766COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.898 ns SAMul1:s1\|Add0~764 6 COMB LAB_X19_Y14 6 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 2.898 ns; Loc. = LAB_X19_Y14; Fanout = 6; COMB Node = 'SAMul1:s1\|Add0~764'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 3.577 ns SAMul1:s1\|Add0~753 7 COMB LAB_X19_Y13 1 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 3.577 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'SAMul1:s1\|Add0~753'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.590 ns) 5.610 ns SAMul1:s1\|acc~6178 8 COMB LAB_X11_Y15 3 " "Info: 8: + IC(1.443 ns) + CELL(0.590 ns) = 5.610 ns; Loc. = LAB_X11_Y15; Fanout = 3; COMB Node = 'SAMul1:s1\|acc~6178'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.838 ns) 7.848 ns SAMul1:s1\|Add1~3271 9 COMB LAB_X15_Y14 6 " "Info: 9: + IC(1.400 ns) + CELL(0.838 ns) = 7.848 ns; Loc. = LAB_X15_Y14; Fanout = 6; COMB Node = 'SAMul1:s1\|Add1~3271'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 8.527 ns SAMul1:s1\|Add1~3267 10 COMB LAB_X15_Y14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.679 ns) = 8.527 ns; Loc. = LAB_X15_Y14; Fanout = 1; COMB Node = 'SAMul1:s1\|Add1~3267'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.590 ns) 10.199 ns SAMul1:s1\|Add1~3269 11 COMB LAB_X20_Y13 3 " "Info: 11: + IC(1.082 ns) + CELL(0.590 ns) = 10.199 ns; Loc. = LAB_X20_Y13; Fanout = 3; COMB Node = 'SAMul1:s1\|Add1~3269'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.838 ns) 12.790 ns SAMul1:s1\|Add2~3846 12 COMB LAB_X13_Y15 6 " "Info: 12: + IC(1.753 ns) + CELL(0.838 ns) = 12.790 ns; Loc. = LAB_X13_Y15; Fanout = 6; COMB Node = 'SAMul1:s1\|Add2~3846'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 13.469 ns SAMul1:s1\|Add2~3839 13 COMB LAB_X13_Y15 1 " "Info: 13: + IC(0.000 ns) + CELL(0.679 ns) = 13.469 ns; Loc. = LAB_X13_Y15; Fanout = 1; COMB Node = 'SAMul1:s1\|Add2~3839'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3839 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.590 ns) 15.170 ns SAMul1:s1\|Add2~3841 14 COMB LAB_X10_Y11 4 " "Info: 14: + IC(1.111 ns) + CELL(0.590 ns) = 15.170 ns; Loc. = LAB_X10_Y11; Fanout = 4; COMB Node = 'SAMul1:s1\|Add2~3841'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { SAMul1:s1|Add2~3839 SAMul1:s1|Add2~3841 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.575 ns) 17.165 ns SAMul1:s1\|Add3~4387COUT1 15 COMB LAB_X12_Y14 2 " "Info: 15: + IC(1.420 ns) + CELL(0.575 ns) = 17.165 ns; Loc. = LAB_X12_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add3~4387COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { SAMul1:s1|Add2~3841 SAMul1:s1|Add3~4387COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.245 ns SAMul1:s1\|Add3~4384COUT1 16 COMB LAB_X12_Y14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 17.245 ns; Loc. = LAB_X12_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add3~4384COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add3~4387COUT1 SAMul1:s1|Add3~4384COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.325 ns SAMul1:s1\|Add3~4381COUT1 17 COMB LAB_X12_Y14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 17.325 ns; Loc. = LAB_X12_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add3~4381COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add3~4384COUT1 SAMul1:s1|Add3~4381COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 17.583 ns SAMul1:s1\|Add3~4378 18 COMB LAB_X12_Y14 6 " "Info: 18: + IC(0.000 ns) + CELL(0.258 ns) = 17.583 ns; Loc. = LAB_X12_Y14; Fanout = 6; COMB Node = 'SAMul1:s1\|Add3~4378'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { SAMul1:s1|Add3~4381COUT1 SAMul1:s1|Add3~4378 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 18.262 ns SAMul1:s1\|Add3~4368 19 COMB LAB_X12_Y13 1 " "Info: 19: + IC(0.000 ns) + CELL(0.679 ns) = 18.262 ns; Loc. = LAB_X12_Y13; Fanout = 1; COMB Node = 'SAMul1:s1\|Add3~4368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add3~4378 SAMul1:s1|Add3~4368 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.590 ns) 20.270 ns SAMul1:s1\|Add3~4370 20 COMB LAB_X20_Y12 4 " "Info: 20: + IC(1.418 ns) + CELL(0.590 ns) = 20.270 ns; Loc. = LAB_X20_Y12; Fanout = 4; COMB Node = 'SAMul1:s1\|Add3~4370'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.590 ns) 22.631 ns SAMul1:s1\|Add4~4884 21 COMB LAB_X11_Y9 1 " "Info: 21: + IC(1.771 ns) + CELL(0.590 ns) = 22.631 ns; Loc. = LAB_X11_Y9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add4~4884'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.590 ns) 24.972 ns SAMul1:s1\|Add4~4886 22 COMB LAB_X21_Y8 4 " "Info: 22: + IC(1.751 ns) + CELL(0.590 ns) = 24.972 ns; Loc. = LAB_X21_Y8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add4~4886'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.575 ns) 27.285 ns SAMul1:s1\|Add5~5370COUT1 23 COMB LAB_X13_Y9 2 " "Info: 23: + IC(1.738 ns) + CELL(0.575 ns) = 27.285 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'SAMul1:s1\|Add5~5370COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 27.893 ns SAMul1:s1\|Add5~5366 24 COMB LAB_X13_Y9 1 " "Info: 24: + IC(0.000 ns) + CELL(0.608 ns) = 27.893 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add5~5366'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.590 ns) 29.894 ns SAMul1:s1\|Add5~5368 25 COMB LAB_X19_Y8 4 " "Info: 25: + IC(1.411 ns) + CELL(0.590 ns) = 29.894 ns; Loc. = LAB_X19_Y8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add5~5368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.575 ns) 31.802 ns SAMul1:s1\|Add6~5821COUT1 26 COMB LAB_X14_Y8 2 " "Info: 26: + IC(1.333 ns) + CELL(0.575 ns) = 31.802 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add6~5821COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 32.410 ns SAMul1:s1\|Add6~5751 27 COMB LAB_X14_Y8 1 " "Info: 27: + IC(0.000 ns) + CELL(0.608 ns) = 32.410 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add6~5751'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.590 ns) 34.193 ns SAMul1:s1\|Add6~5753 28 COMB LAB_X14_Y13 4 " "Info: 28: + IC(1.193 ns) + CELL(0.590 ns) = 34.193 ns; Loc. = LAB_X14_Y13; Fanout = 4; COMB Node = 'SAMul1:s1\|Add6~5753'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.575 ns) 36.188 ns SAMul1:s1\|Add7~6175COUT1 29 COMB LAB_X16_Y10 2 " "Info: 29: + IC(1.420 ns) + CELL(0.575 ns) = 36.188 ns; Loc. = LAB_X16_Y10; Fanout = 2; COMB Node = 'SAMul1:s1\|Add7~6175COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 36.796 ns SAMul1:s1\|Add7~6177 30 COMB LAB_X16_Y10 1 " "Info: 30: + IC(0.000 ns) + CELL(0.608 ns) = 36.796 ns; Loc. = LAB_X16_Y10; Fanout = 1; COMB Node = 'SAMul1:s1\|Add7~6177'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.590 ns) 38.523 ns SAMul1:s1\|Add7~6179 31 COMB LAB_X12_Y8 4 " "Info: 31: + IC(1.137 ns) + CELL(0.590 ns) = 38.523 ns; Loc. = LAB_X12_Y8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add7~6179'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.575 ns) 40.854 ns SAMul1:s1\|Add8~6570COUT1 32 COMB LAB_X20_Y10 2 " "Info: 32: + IC(1.756 ns) + CELL(0.575 ns) = 40.854 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'SAMul1:s1\|Add8~6570COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 41.462 ns SAMul1:s1\|Add8~6572 33 COMB LAB_X20_Y10 1 " "Info: 33: + IC(0.000 ns) + CELL(0.608 ns) = 41.462 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'SAMul1:s1\|Add8~6572'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.590 ns) 42.732 ns SAMul1:s1\|Add8~6574 34 COMB LAB_X24_Y10 4 " "Info: 34: + IC(0.680 ns) + CELL(0.590 ns) = 42.732 ns; Loc. = LAB_X24_Y10; Fanout = 4; COMB Node = 'SAMul1:s1\|Add8~6574'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.575 ns) 45.066 ns SAMul1:s1\|Add9~6934COUT1 35 COMB LAB_X15_Y8 2 " "Info: 35: + IC(1.759 ns) + CELL(0.575 ns) = 45.066 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add9~6934COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 45.674 ns SAMul1:s1\|Add9~6936 36 COMB LAB_X15_Y8 1 " "Info: 36: + IC(0.000 ns) + CELL(0.608 ns) = 45.674 ns; Loc. = LAB_X15_Y8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add9~6936'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.590 ns) 47.715 ns SAMul1:s1\|Add9~6938 37 COMB LAB_X24_Y11 4 " "Info: 37: + IC(1.451 ns) + CELL(0.590 ns) = 47.715 ns; Loc. = LAB_X24_Y11; Fanout = 4; COMB Node = 'SAMul1:s1\|Add9~6938'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.575 ns) 49.710 ns SAMul1:s1\|Add10~7267COUT1 38 COMB LAB_X22_Y8 2 " "Info: 38: + IC(1.420 ns) + CELL(0.575 ns) = 49.710 ns; Loc. = LAB_X22_Y8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add10~7267COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 50.318 ns SAMul1:s1\|Add10~7269 39 COMB LAB_X22_Y8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.608 ns) = 50.318 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add10~7269'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.590 ns) 52.356 ns SAMul1:s1\|Add10~7271 40 COMB LAB_X14_Y5 3 " "Info: 40: + IC(1.448 ns) + CELL(0.590 ns) = 52.356 ns; Loc. = LAB_X14_Y5; Fanout = 3; COMB Node = 'SAMul1:s1\|Add10~7271'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.838 ns) 54.965 ns SAMul1:s1\|Add11~7569 41 COMB LAB_X23_Y8 6 " "Info: 41: + IC(1.771 ns) + CELL(0.838 ns) = 54.965 ns; Loc. = LAB_X23_Y8; Fanout = 6; COMB Node = 'SAMul1:s1\|Add11~7569'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 55.644 ns SAMul1:s1\|Add11~7571 42 COMB LAB_X23_Y7 1 " "Info: 42: + IC(0.000 ns) + CELL(0.679 ns) = 55.644 ns; Loc. = LAB_X23_Y7; Fanout = 1; COMB Node = 'SAMul1:s1\|Add11~7571'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.590 ns) 57.588 ns SAMul1:s1\|Add11~7573 43 COMB LAB_X12_Y7 3 " "Info: 43: + IC(1.354 ns) + CELL(0.590 ns) = 57.588 ns; Loc. = LAB_X12_Y7; Fanout = 3; COMB Node = 'SAMul1:s1\|Add11~7573'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.590 ns) 60.255 ns SAMul1:s1\|Add12~7839 44 COMB LAB_X24_Y8 1 " "Info: 44: + IC(2.077 ns) + CELL(0.590 ns) = 60.255 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add12~7839'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.590 ns) 62.394 ns SAMul1:s1\|Add12~7841 45 COMB LAB_X27_Y15 3 " "Info: 45: + IC(1.549 ns) + CELL(0.590 ns) = 62.394 ns; Loc. = LAB_X27_Y15; Fanout = 3; COMB Node = 'SAMul1:s1\|Add12~7841'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.838 ns) 64.665 ns SAMul1:s1\|Add13~4605 46 COMB LAB_X22_Y12 6 " "Info: 46: + IC(1.433 ns) + CELL(0.838 ns) = 64.665 ns; Loc. = LAB_X22_Y12; Fanout = 6; COMB Node = 'SAMul1:s1\|Add13~4605'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 65.344 ns SAMul1:s1\|Add13~4607 47 COMB LAB_X22_Y11 1 " "Info: 47: + IC(0.000 ns) + CELL(0.679 ns) = 65.344 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'SAMul1:s1\|Add13~4607'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.590 ns) 67.488 ns SAMul1:s1\|Add13~4609 48 COMB LAB_X25_Y19 3 " "Info: 48: + IC(1.554 ns) + CELL(0.590 ns) = 67.488 ns; Loc. = LAB_X25_Y19; Fanout = 3; COMB Node = 'SAMul1:s1\|Add13~4609'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.838 ns) 69.840 ns SAMul1:s1\|Add14~1146 49 COMB LAB_X25_Y14 6 " "Info: 49: + IC(1.514 ns) + CELL(0.838 ns) = 69.840 ns; Loc. = LAB_X25_Y14; Fanout = 6; COMB Node = 'SAMul1:s1\|Add14~1146'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 70.519 ns SAMul1:s1\|Add14~1151 50 COMB LAB_X25_Y13 1 " "Info: 50: + IC(0.000 ns) + CELL(0.679 ns) = 70.519 ns; Loc. = LAB_X25_Y13; Fanout = 1; COMB Node = 'SAMul1:s1\|Add14~1151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.590 ns) 72.209 ns SAMul1:s1\|Add14~1153 51 COMB LAB_X20_Y15 4 " "Info: 51: + IC(1.100 ns) + CELL(0.590 ns) = 72.209 ns; Loc. = LAB_X20_Y15; Fanout = 4; COMB Node = 'SAMul1:s1\|Add14~1153'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.575 ns) 74.201 ns SAMul1:s1\|Add15~1101COUT1 52 COMB LAB_X24_Y13 2 " "Info: 52: + IC(1.417 ns) + CELL(0.575 ns) = 74.201 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1101COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.992 ns" { SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 74.281 ns SAMul1:s1\|Add15~1104COUT1 53 COMB LAB_X24_Y13 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 74.281 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1104COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add15~1101COUT1 SAMul1:s1|Add15~1104COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 74.361 ns SAMul1:s1\|Add15~1107COUT1 54 COMB LAB_X24_Y13 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 74.361 ns; Loc. = LAB_X24_Y13; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1107COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add15~1104COUT1 SAMul1:s1|Add15~1107COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 74.619 ns SAMul1:s1\|Add15~1110 55 COMB LAB_X24_Y13 6 " "Info: 55: + IC(0.000 ns) + CELL(0.258 ns) = 74.619 ns; Loc. = LAB_X24_Y13; Fanout = 6; COMB Node = 'SAMul1:s1\|Add15~1110'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { SAMul1:s1|Add15~1107COUT1 SAMul1:s1|Add15~1110 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 75.298 ns SAMul1:s1\|Add15~1112 56 COMB LAB_X24_Y13 1 " "Info: 56: + IC(0.000 ns) + CELL(0.679 ns) = 75.298 ns; Loc. = LAB_X24_Y13; Fanout = 1; COMB Node = 'SAMul1:s1\|Add15~1112'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.590 ns) 77.099 ns SAMul1:s1\|Add15~1114 57 COMB LAB_X23_Y19 3 " "Info: 57: + IC(1.211 ns) + CELL(0.590 ns) = 77.099 ns; Loc. = LAB_X23_Y19; Fanout = 3; COMB Node = 'SAMul1:s1\|Add15~1114'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.801 ns" { SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.838 ns) 79.368 ns SAMul1:s1\|Add16~1063 58 COMB LAB_X26_Y15 6 " "Info: 58: + IC(1.431 ns) + CELL(0.838 ns) = 79.368 ns; Loc. = LAB_X26_Y15; Fanout = 6; COMB Node = 'SAMul1:s1\|Add16~1063'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 80.047 ns SAMul1:s1\|Add16~1065 59 COMB LAB_X26_Y14 1 " "Info: 59: + IC(0.000 ns) + CELL(0.679 ns) = 80.047 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'SAMul1:s1\|Add16~1065'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.590 ns) 81.719 ns SAMul1:s1\|Add16~1067 60 COMB LAB_X21_Y15 4 " "Info: 60: + IC(1.082 ns) + CELL(0.590 ns) = 81.719 ns; Loc. = LAB_X21_Y15; Fanout = 4; COMB Node = 'SAMul1:s1\|Add16~1067'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.575 ns) 83.690 ns SAMul1:s1\|Add17~1017COUT1 61 COMB LAB_X24_Y16 2 " "Info: 61: + IC(1.396 ns) + CELL(0.575 ns) = 83.690 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'SAMul1:s1\|Add17~1017COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 84.298 ns SAMul1:s1\|Add17~1019 62 COMB LAB_X24_Y16 1 " "Info: 62: + IC(0.000 ns) + CELL(0.608 ns) = 84.298 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'SAMul1:s1\|Add17~1019'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.590 ns) 85.964 ns SAMul1:s1\|Add17~1021 63 COMB LAB_X21_Y17 4 " "Info: 63: + IC(1.076 ns) + CELL(0.590 ns) = 85.964 ns; Loc. = LAB_X21_Y17; Fanout = 4; COMB Node = 'SAMul1:s1\|Add17~1021'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.575 ns) 87.959 ns SAMul1:s1\|Add18~972COUT1 64 COMB LAB_X23_Y14 2 " "Info: 64: + IC(1.420 ns) + CELL(0.575 ns) = 87.959 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add18~972COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 88.039 ns SAMul1:s1\|Add18~975COUT1 65 COMB LAB_X23_Y14 2 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 88.039 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'SAMul1:s1\|Add18~975COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 88.647 ns SAMul1:s1\|Add18~977 66 COMB LAB_X23_Y14 1 " "Info: 66: + IC(0.000 ns) + CELL(0.608 ns) = 88.647 ns; Loc. = LAB_X23_Y14; Fanout = 1; COMB Node = 'SAMul1:s1\|Add18~977'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.590 ns) 90.313 ns SAMul1:s1\|Add18~979 67 COMB LAB_X26_Y13 4 " "Info: 67: + IC(1.076 ns) + CELL(0.590 ns) = 90.313 ns; Loc. = LAB_X26_Y13; Fanout = 4; COMB Node = 'SAMul1:s1\|Add18~979'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.590 ns) 92.320 ns SAMul1:s1\|Add19~930 68 COMB LAB_X22_Y15 1 " "Info: 68: + IC(1.417 ns) + CELL(0.590 ns) = 92.320 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'SAMul1:s1\|Add19~930'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.590 ns) 94.007 ns SAMul1:s1\|Add19~932 69 COMB LAB_X26_Y13 4 " "Info: 69: + IC(1.097 ns) + CELL(0.590 ns) = 94.007 ns; Loc. = LAB_X26_Y13; Fanout = 4; COMB Node = 'SAMul1:s1\|Add19~932'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.590 ns) 96.439 ns SAMul1:s1\|Add20~884 70 COMB LAB_X22_Y18 1 " "Info: 70: + IC(1.842 ns) + CELL(0.590 ns) = 96.439 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'SAMul1:s1\|Add20~884'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.590 ns) 98.551 ns SAMul1:s1\|Add20~886 71 COMB LAB_X26_Y13 4 " "Info: 71: + IC(1.522 ns) + CELL(0.590 ns) = 98.551 ns; Loc. = LAB_X26_Y13; Fanout = 4; COMB Node = 'SAMul1:s1\|Add20~886'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.590 ns) 100.986 ns SAMul1:s1\|Add21~842 72 COMB LAB_X21_Y18 1 " "Info: 72: + IC(1.845 ns) + CELL(0.590 ns) = 100.986 ns; Loc. = LAB_X21_Y18; Fanout = 1; COMB Node = 'SAMul1:s1\|Add21~842'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.590 ns) 103.101 ns SAMul1:s1\|Add21~844 73 COMB LAB_X26_Y13 4 " "Info: 73: + IC(1.525 ns) + CELL(0.590 ns) = 103.101 ns; Loc. = LAB_X26_Y13; Fanout = 4; COMB Node = 'SAMul1:s1\|Add21~844'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.575 ns) 105.438 ns SAMul1:s1\|acc\[39\]~6137COUT1 74 COMB LAB_X20_Y16 2 " "Info: 74: + IC(1.762 ns) + CELL(0.575 ns) = 105.438 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[39\]~6137COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137COUT1 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.518 ns SAMul1:s1\|acc\[40\]~6138COUT1 75 COMB LAB_X20_Y16 2 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 105.518 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[40\]~6138COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|acc[39]~6137COUT1 SAMul1:s1|acc[40]~6138COUT1 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.598 ns SAMul1:s1\|acc\[41\]~6139COUT1 76 COMB LAB_X20_Y16 2 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 105.598 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[41\]~6139COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|acc[40]~6138COUT1 SAMul1:s1|acc[41]~6139COUT1 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.678 ns SAMul1:s1\|acc\[42\]~6140COUT1 77 COMB LAB_X20_Y16 2 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 105.678 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[42\]~6140COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|acc[41]~6139COUT1 SAMul1:s1|acc[42]~6140COUT1 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 105.936 ns SAMul1:s1\|acc\[43\]~6141 78 COMB LAB_X20_Y16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.258 ns) = 105.936 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[43\]~6141'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { SAMul1:s1|acc[42]~6140COUT1 SAMul1:s1|acc[43]~6141 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 106.834 ns SAMul1:s1\|acc\[44\] 79 REG LAB_X20_Y16 8 " "Info: 79: + IC(0.000 ns) + CELL(0.898 ns) = 106.834 ns; Loc. = LAB_X20_Y16; Fanout = 8; REG Node = 'SAMul1:s1\|acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "41.643 ns ( 38.98 % ) " "Info: Total cell delay = 41.643 ns ( 38.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "65.191 ns ( 61.02 % ) " "Info: Total interconnect delay = 65.191 ns ( 61.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "106.834 ns" { SAMul1:s1|acc[3] SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3839 SAMul1:s1|Add2~3841 SAMul1:s1|Add3~4387COUT1 SAMul1:s1|Add3~4384COUT1 SAMul1:s1|Add3~4381COUT1 SAMul1:s1|Add3~4378 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101COUT1 SAMul1:s1|Add15~1104COUT1 SAMul1:s1|Add15~1107COUT1 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137COUT1 SAMul1:s1|acc[40]~6138COUT1 SAMul1:s1|acc[41]~6139COUT1 SAMul1:s1|acc[42]~6140COUT1 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 40 " "Info: Average interconnect usage is 17% of the available device resources. Peak interconnect usage is 40%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X12_Y11 X23_Y21 " "Info: The peak interconnect region extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Allocated 176 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:52:08 2007 " "Info: Processing ended: Tue Apr 10 22:52:08 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:52:17 2007 " "Info: Processing started: Tue Apr 10 22:52:17 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPmul -c Fpmul " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPmul -c Fpmul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "119 " "Info: Allocated 119 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:52:19 2007 " "Info: Processing ended: Tue Apr 10 22:52:19 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:52:21 2007 " "Info: Processing started: Tue Apr 10 22:52:21 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPmul -c Fpmul --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPmul -c Fpmul --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "en " "Info: Assuming node \"en\" is an undefined clock" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SAMul1:s1\|dt " "Info: Detected ripple clock \"SAMul1:s1\|dt\" as buffer" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SAMul1:s1\|dt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "en register SAMul1:s1\|acc\[5\] register SAMul1:s1\|acc\[44\] 8.97 MHz 111.445 ns Internal " "Info: Clock \"en\" has Internal fmax of 8.97 MHz between source register \"SAMul1:s1\|acc\[5\]\" and destination register \"SAMul1:s1\|acc\[44\]\" (period= 111.445 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "111.221 ns + Longest register register " "Info: + Longest register to register delay is 111.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SAMul1:s1\|acc\[5\] 1 REG LC_X11_Y11_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y11_N2; Fanout = 4; REG Node = 'SAMul1:s1\|acc\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SAMul1:s1|acc[5] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(0.423 ns) 2.917 ns SAMul1:s1\|Add0~768 2 COMB LC_X19_Y14_N7 2 " "Info: 2: + IC(2.494 ns) + CELL(0.423 ns) = 2.917 ns; Loc. = LC_X19_Y14_N7; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~768'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { SAMul1:s1|acc[5] SAMul1:s1|Add0~768 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.995 ns SAMul1:s1\|Add0~766 3 COMB LC_X19_Y14_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 2.995 ns; Loc. = LC_X19_Y14_N8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~766'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|Add0~768 SAMul1:s1|Add0~766 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 3.266 ns SAMul1:s1\|Add0~764 4 COMB LC_X19_Y14_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.271 ns) = 3.266 ns; Loc. = LC_X19_Y14_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add0~764'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { SAMul1:s1|Add0~766 SAMul1:s1|Add0~764 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 3.945 ns SAMul1:s1\|Add0~753 5 COMB LC_X19_Y13_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.679 ns) = 3.945 ns; Loc. = LC_X19_Y13_N4; Fanout = 1; COMB Node = 'SAMul1:s1\|Add0~753'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.292 ns) 6.324 ns SAMul1:s1\|acc~6178 6 COMB LC_X11_Y15_N6 3 " "Info: 6: + IC(2.087 ns) + CELL(0.292 ns) = 6.324 ns; Loc. = LC_X11_Y15_N6; Fanout = 3; COMB Node = 'SAMul1:s1\|acc~6178'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.583 ns) 8.464 ns SAMul1:s1\|Add1~3271 7 COMB LC_X15_Y14_N4 6 " "Info: 7: + IC(1.557 ns) + CELL(0.583 ns) = 8.464 ns; Loc. = LC_X15_Y14_N4; Fanout = 6; COMB Node = 'SAMul1:s1\|Add1~3271'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 9.085 ns SAMul1:s1\|Add1~3267 8 COMB LC_X15_Y14_N5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.621 ns) = 9.085 ns; Loc. = LC_X15_Y14_N5; Fanout = 1; COMB Node = 'SAMul1:s1\|Add1~3267'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.114 ns) 10.892 ns SAMul1:s1\|Add1~3269 9 COMB LC_X20_Y13_N3 3 " "Info: 9: + IC(1.693 ns) + CELL(0.114 ns) = 10.892 ns; Loc. = LC_X20_Y13_N3; Fanout = 3; COMB Node = 'SAMul1:s1\|Add1~3269'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.583 ns) 13.479 ns SAMul1:s1\|Add2~3846 10 COMB LC_X13_Y15_N4 6 " "Info: 10: + IC(2.004 ns) + CELL(0.583 ns) = 13.479 ns; Loc. = LC_X13_Y15_N4; Fanout = 6; COMB Node = 'SAMul1:s1\|Add2~3846'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.687 ns SAMul1:s1\|Add2~3831 11 COMB LC_X13_Y15_N9 6 " "Info: 11: + IC(0.000 ns) + CELL(0.208 ns) = 13.687 ns; Loc. = LC_X13_Y15_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add2~3831'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 14.366 ns SAMul1:s1\|Add2~3821 12 COMB LC_X13_Y14_N2 1 " "Info: 12: + IC(0.000 ns) + CELL(0.679 ns) = 14.366 ns; Loc. = LC_X13_Y14_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add2~3821'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.292 ns) 16.755 ns SAMul1:s1\|Add2~3823 13 COMB LC_X20_Y12_N1 4 " "Info: 13: + IC(2.097 ns) + CELL(0.292 ns) = 16.755 ns; Loc. = LC_X20_Y12_N1; Fanout = 4; COMB Node = 'SAMul1:s1\|Add2~3823'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.442 ns) 19.232 ns SAMul1:s1\|Add3~4368 14 COMB LC_X12_Y13_N2 1 " "Info: 14: + IC(2.035 ns) + CELL(0.442 ns) = 19.232 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add3~4368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.114 ns) 21.363 ns SAMul1:s1\|Add3~4370 15 COMB LC_X20_Y12_N5 4 " "Info: 15: + IC(2.017 ns) + CELL(0.114 ns) = 21.363 ns; Loc. = LC_X20_Y12_N5; Fanout = 4; COMB Node = 'SAMul1:s1\|Add3~4370'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.442 ns) 23.817 ns SAMul1:s1\|Add4~4884 16 COMB LC_X11_Y9_N1 1 " "Info: 16: + IC(2.012 ns) + CELL(0.442 ns) = 23.817 ns; Loc. = LC_X11_Y9_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add4~4884'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(0.114 ns) 26.254 ns SAMul1:s1\|Add4~4886 17 COMB LC_X21_Y8_N4 4 " "Info: 17: + IC(2.323 ns) + CELL(0.114 ns) = 26.254 ns; Loc. = LC_X21_Y8_N4; Fanout = 4; COMB Node = 'SAMul1:s1\|Add4~4886'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.432 ns) 28.682 ns SAMul1:s1\|Add5~5370COUT1 18 COMB LC_X13_Y9_N1 2 " "Info: 18: + IC(1.996 ns) + CELL(0.432 ns) = 28.682 ns; Loc. = LC_X13_Y9_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|Add5~5370COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 29.290 ns SAMul1:s1\|Add5~5366 19 COMB LC_X13_Y9_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.608 ns) = 29.290 ns; Loc. = LC_X13_Y9_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add5~5366'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.114 ns) 31.386 ns SAMul1:s1\|Add5~5368 20 COMB LC_X19_Y8_N8 4 " "Info: 20: + IC(1.982 ns) + CELL(0.114 ns) = 31.386 ns; Loc. = LC_X19_Y8_N8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add5~5368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.432 ns) 33.358 ns SAMul1:s1\|Add6~5821COUT1 21 COMB LC_X14_Y8_N6 2 " "Info: 21: + IC(1.540 ns) + CELL(0.432 ns) = 33.358 ns; Loc. = LC_X14_Y8_N6; Fanout = 2; COMB Node = 'SAMul1:s1\|Add6~5821COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 33.966 ns SAMul1:s1\|Add6~5751 22 COMB LC_X14_Y8_N7 1 " "Info: 22: + IC(0.000 ns) + CELL(0.608 ns) = 33.966 ns; Loc. = LC_X14_Y8_N7; Fanout = 1; COMB Node = 'SAMul1:s1\|Add6~5751'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.114 ns) 35.769 ns SAMul1:s1\|Add6~5753 23 COMB LC_X14_Y13_N1 4 " "Info: 23: + IC(1.689 ns) + CELL(0.114 ns) = 35.769 ns; Loc. = LC_X14_Y13_N1; Fanout = 4; COMB Node = 'SAMul1:s1\|Add6~5753'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.432 ns) 37.887 ns SAMul1:s1\|Add7~6175COUT1 24 COMB LC_X16_Y10_N7 2 " "Info: 24: + IC(1.686 ns) + CELL(0.432 ns) = 37.887 ns; Loc. = LC_X16_Y10_N7; Fanout = 2; COMB Node = 'SAMul1:s1\|Add7~6175COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 38.495 ns SAMul1:s1\|Add7~6177 25 COMB LC_X16_Y10_N8 1 " "Info: 25: + IC(0.000 ns) + CELL(0.608 ns) = 38.495 ns; Loc. = LC_X16_Y10_N8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add7~6177'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.292 ns) 40.393 ns SAMul1:s1\|Add7~6179 26 COMB LC_X12_Y8_N2 4 " "Info: 26: + IC(1.606 ns) + CELL(0.292 ns) = 40.393 ns; Loc. = LC_X12_Y8_N2; Fanout = 4; COMB Node = 'SAMul1:s1\|Add7~6179'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.432 ns) 42.836 ns SAMul1:s1\|Add8~6570COUT1 27 COMB LC_X20_Y10_N7 2 " "Info: 27: + IC(2.011 ns) + CELL(0.432 ns) = 42.836 ns; Loc. = LC_X20_Y10_N7; Fanout = 2; COMB Node = 'SAMul1:s1\|Add8~6570COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 43.444 ns SAMul1:s1\|Add8~6572 28 COMB LC_X20_Y10_N8 1 " "Info: 28: + IC(0.000 ns) + CELL(0.608 ns) = 43.444 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add8~6572'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.114 ns) 44.692 ns SAMul1:s1\|Add8~6574 29 COMB LC_X24_Y10_N2 4 " "Info: 29: + IC(1.134 ns) + CELL(0.114 ns) = 44.692 ns; Loc. = LC_X24_Y10_N2; Fanout = 4; COMB Node = 'SAMul1:s1\|Add8~6574'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.575 ns) 47.298 ns SAMul1:s1\|Add9~6934COUT1 30 COMB LC_X15_Y8_N8 2 " "Info: 30: + IC(2.031 ns) + CELL(0.575 ns) = 47.298 ns; Loc. = LC_X15_Y8_N8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add9~6934COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 47.906 ns SAMul1:s1\|Add9~6936 31 COMB LC_X15_Y8_N9 1 " "Info: 31: + IC(0.000 ns) + CELL(0.608 ns) = 47.906 ns; Loc. = LC_X15_Y8_N9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add9~6936'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.114 ns) 50.040 ns SAMul1:s1\|Add9~6938 32 COMB LC_X24_Y11_N0 4 " "Info: 32: + IC(2.020 ns) + CELL(0.114 ns) = 50.040 ns; Loc. = LC_X24_Y11_N0; Fanout = 4; COMB Node = 'SAMul1:s1\|Add9~6938'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.432 ns) 52.043 ns SAMul1:s1\|Add10~7267COUT1 33 COMB LC_X22_Y8_N8 2 " "Info: 33: + IC(1.571 ns) + CELL(0.432 ns) = 52.043 ns; Loc. = LC_X22_Y8_N8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add10~7267COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 52.651 ns SAMul1:s1\|Add10~7269 34 COMB LC_X22_Y8_N9 1 " "Info: 34: + IC(0.000 ns) + CELL(0.608 ns) = 52.651 ns; Loc. = LC_X22_Y8_N9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add10~7269'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.114 ns) 54.759 ns SAMul1:s1\|Add10~7271 35 COMB LC_X14_Y5_N1 3 " "Info: 35: + IC(1.994 ns) + CELL(0.114 ns) = 54.759 ns; Loc. = LC_X14_Y5_N1; Fanout = 3; COMB Node = 'SAMul1:s1\|Add10~7271'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.838 ns) 57.628 ns SAMul1:s1\|Add11~7569 36 COMB LC_X23_Y8_N9 6 " "Info: 36: + IC(2.031 ns) + CELL(0.838 ns) = 57.628 ns; Loc. = LC_X23_Y8_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add11~7569'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 58.307 ns SAMul1:s1\|Add11~7571 37 COMB LC_X23_Y7_N0 1 " "Info: 37: + IC(0.000 ns) + CELL(0.679 ns) = 58.307 ns; Loc. = LC_X23_Y7_N0; Fanout = 1; COMB Node = 'SAMul1:s1\|Add11~7571'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.292 ns) 60.502 ns SAMul1:s1\|Add11~7573 38 COMB LC_X12_Y7_N5 3 " "Info: 38: + IC(1.903 ns) + CELL(0.292 ns) = 60.502 ns; Loc. = LC_X12_Y7_N5; Fanout = 3; COMB Node = 'SAMul1:s1\|Add11~7573'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.442 ns) 63.316 ns SAMul1:s1\|Add12~7839 39 COMB LC_X24_Y8_N9 1 " "Info: 39: + IC(2.372 ns) + CELL(0.442 ns) = 63.316 ns; Loc. = LC_X24_Y8_N9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add12~7839'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.114 ns) 65.434 ns SAMul1:s1\|Add12~7841 40 COMB LC_X27_Y15_N8 3 " "Info: 40: + IC(2.004 ns) + CELL(0.114 ns) = 65.434 ns; Loc. = LC_X27_Y15_N8; Fanout = 3; COMB Node = 'SAMul1:s1\|Add12~7841'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.692 ns) 67.658 ns SAMul1:s1\|Add13~4605 41 COMB LC_X22_Y12_N9 6 " "Info: 41: + IC(1.532 ns) + CELL(0.692 ns) = 67.658 ns; Loc. = LC_X22_Y12_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add13~4605'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 68.337 ns SAMul1:s1\|Add13~4607 42 COMB LC_X22_Y11_N0 1 " "Info: 42: + IC(0.000 ns) + CELL(0.679 ns) = 68.337 ns; Loc. = LC_X22_Y11_N0; Fanout = 1; COMB Node = 'SAMul1:s1\|Add13~4607'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.114 ns) 70.504 ns SAMul1:s1\|Add13~4609 43 COMB LC_X25_Y19_N0 3 " "Info: 43: + IC(2.053 ns) + CELL(0.114 ns) = 70.504 ns; Loc. = LC_X25_Y19_N0; Fanout = 3; COMB Node = 'SAMul1:s1\|Add13~4609'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.692 ns) 72.866 ns SAMul1:s1\|Add14~1146 44 COMB LC_X25_Y14_N9 6 " "Info: 44: + IC(1.670 ns) + CELL(0.692 ns) = 72.866 ns; Loc. = LC_X25_Y14_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add14~1146'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 73.545 ns SAMul1:s1\|Add14~1151 45 COMB LC_X25_Y13_N1 1 " "Info: 45: + IC(0.000 ns) + CELL(0.679 ns) = 73.545 ns; Loc. = LC_X25_Y13_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add14~1151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.114 ns) 75.642 ns SAMul1:s1\|Add14~1153 46 COMB LC_X20_Y15_N2 4 " "Info: 46: + IC(1.983 ns) + CELL(0.114 ns) = 75.642 ns; Loc. = LC_X20_Y15_N2; Fanout = 4; COMB Node = 'SAMul1:s1\|Add14~1153'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.423 ns) 77.602 ns SAMul1:s1\|Add15~1101 47 COMB LC_X24_Y13_N1 2 " "Info: 47: + IC(1.537 ns) + CELL(0.423 ns) = 77.602 ns; Loc. = LC_X24_Y13_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 77.680 ns SAMul1:s1\|Add15~1104 48 COMB LC_X24_Y13_N2 2 " "Info: 48: + IC(0.000 ns) + CELL(0.078 ns) = 77.680 ns; Loc. = LC_X24_Y13_N2; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 77.758 ns SAMul1:s1\|Add15~1107 49 COMB LC_X24_Y13_N3 2 " "Info: 49: + IC(0.000 ns) + CELL(0.078 ns) = 77.758 ns; Loc. = LC_X24_Y13_N3; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1107'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 77.936 ns SAMul1:s1\|Add15~1110 50 COMB LC_X24_Y13_N4 6 " "Info: 50: + IC(0.000 ns) + CELL(0.178 ns) = 77.936 ns; Loc. = LC_X24_Y13_N4; Fanout = 6; COMB Node = 'SAMul1:s1\|Add15~1110'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 78.557 ns SAMul1:s1\|Add15~1112 51 COMB LC_X24_Y13_N5 1 " "Info: 51: + IC(0.000 ns) + CELL(0.621 ns) = 78.557 ns; Loc. = LC_X24_Y13_N5; Fanout = 1; COMB Node = 'SAMul1:s1\|Add15~1112'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.114 ns) 80.373 ns SAMul1:s1\|Add15~1114 52 COMB LC_X23_Y19_N8 3 " "Info: 52: + IC(1.702 ns) + CELL(0.114 ns) = 80.373 ns; Loc. = LC_X23_Y19_N8; Fanout = 3; COMB Node = 'SAMul1:s1\|Add15~1114'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.692 ns) 82.621 ns SAMul1:s1\|Add16~1063 53 COMB LC_X26_Y15_N9 6 " "Info: 53: + IC(1.556 ns) + CELL(0.692 ns) = 82.621 ns; Loc. = LC_X26_Y15_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add16~1063'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 83.300 ns SAMul1:s1\|Add16~1065 54 COMB LC_X26_Y14_N0 1 " "Info: 54: + IC(0.000 ns) + CELL(0.679 ns) = 83.300 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'SAMul1:s1\|Add16~1065'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.292 ns) 85.508 ns SAMul1:s1\|Add16~1067 55 COMB LC_X21_Y15_N9 4 " "Info: 55: + IC(1.916 ns) + CELL(0.292 ns) = 85.508 ns; Loc. = LC_X21_Y15_N9; Fanout = 4; COMB Node = 'SAMul1:s1\|Add16~1067'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.575 ns) 87.645 ns SAMul1:s1\|Add17~1017COUT1 56 COMB LC_X24_Y16_N0 2 " "Info: 56: + IC(1.562 ns) + CELL(0.575 ns) = 87.645 ns; Loc. = LC_X24_Y16_N0; Fanout = 2; COMB Node = 'SAMul1:s1\|Add17~1017COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 88.253 ns SAMul1:s1\|Add17~1019 57 COMB LC_X24_Y16_N1 1 " "Info: 57: + IC(0.000 ns) + CELL(0.608 ns) = 88.253 ns; Loc. = LC_X24_Y16_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add17~1019'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.292 ns) 90.112 ns SAMul1:s1\|Add17~1021 58 COMB LC_X21_Y17_N9 4 " "Info: 58: + IC(1.567 ns) + CELL(0.292 ns) = 90.112 ns; Loc. = LC_X21_Y17_N9; Fanout = 4; COMB Node = 'SAMul1:s1\|Add17~1021'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.432 ns) 92.068 ns SAMul1:s1\|Add18~972COUT1 59 COMB LC_X23_Y14_N0 2 " "Info: 59: + IC(1.524 ns) + CELL(0.432 ns) = 92.068 ns; Loc. = LC_X23_Y14_N0; Fanout = 2; COMB Node = 'SAMul1:s1\|Add18~972COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.148 ns SAMul1:s1\|Add18~975COUT1 60 COMB LC_X23_Y14_N1 2 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 92.148 ns; Loc. = LC_X23_Y14_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|Add18~975COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 92.756 ns SAMul1:s1\|Add18~977 61 COMB LC_X23_Y14_N2 1 " "Info: 61: + IC(0.000 ns) + CELL(0.608 ns) = 92.756 ns; Loc. = LC_X23_Y14_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add18~977'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.292 ns) 94.609 ns SAMul1:s1\|Add18~979 62 COMB LC_X26_Y13_N4 4 " "Info: 62: + IC(1.561 ns) + CELL(0.292 ns) = 94.609 ns; Loc. = LC_X26_Y13_N4; Fanout = 4; COMB Node = 'SAMul1:s1\|Add18~979'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.442 ns) 96.609 ns SAMul1:s1\|Add19~930 63 COMB LC_X22_Y15_N2 1 " "Info: 63: + IC(1.558 ns) + CELL(0.442 ns) = 96.609 ns; Loc. = LC_X22_Y15_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add19~930'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.114 ns) 98.286 ns SAMul1:s1\|Add19~932 64 COMB LC_X26_Y13_N7 4 " "Info: 64: + IC(1.563 ns) + CELL(0.114 ns) = 98.286 ns; Loc. = LC_X26_Y13_N7; Fanout = 4; COMB Node = 'SAMul1:s1\|Add19~932'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.590 ns) 100.888 ns SAMul1:s1\|Add20~884 65 COMB LC_X22_Y18_N1 1 " "Info: 65: + IC(2.012 ns) + CELL(0.590 ns) = 100.888 ns; Loc. = LC_X22_Y18_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add20~884'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.114 ns) 102.998 ns SAMul1:s1\|Add20~886 66 COMB LC_X26_Y13_N8 4 " "Info: 66: + IC(1.996 ns) + CELL(0.114 ns) = 102.998 ns; Loc. = LC_X26_Y13_N8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add20~886'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.442 ns) 105.446 ns SAMul1:s1\|Add21~842 67 COMB LC_X21_Y18_N1 1 " "Info: 67: + IC(2.006 ns) + CELL(0.442 ns) = 105.446 ns; Loc. = LC_X21_Y18_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add21~842'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.114 ns) 107.530 ns SAMul1:s1\|Add21~844 68 COMB LC_X26_Y13_N6 4 " "Info: 68: + IC(1.970 ns) + CELL(0.114 ns) = 107.530 ns; Loc. = LC_X26_Y13_N6; Fanout = 4; COMB Node = 'SAMul1:s1\|Add21~844'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.423 ns) 109.970 ns SAMul1:s1\|acc\[39\]~6137 69 COMB LC_X20_Y16_N0 2 " "Info: 69: + IC(2.017 ns) + CELL(0.423 ns) = 109.970 ns; Loc. = LC_X20_Y16_N0; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[39\]~6137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 110.048 ns SAMul1:s1\|acc\[40\]~6138 70 COMB LC_X20_Y16_N1 2 " "Info: 70: + IC(0.000 ns) + CELL(0.078 ns) = 110.048 ns; Loc. = LC_X20_Y16_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[40\]~6138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 110.126 ns SAMul1:s1\|acc\[41\]~6139 71 COMB LC_X20_Y16_N2 2 " "Info: 71: + IC(0.000 ns) + CELL(0.078 ns) = 110.126 ns; Loc. = LC_X20_Y16_N2; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[41\]~6139'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 110.204 ns SAMul1:s1\|acc\[42\]~6140 72 COMB LC_X20_Y16_N3 2 " "Info: 72: + IC(0.000 ns) + CELL(0.078 ns) = 110.204 ns; Loc. = LC_X20_Y16_N3; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[42\]~6140'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 110.382 ns SAMul1:s1\|acc\[43\]~6141 73 COMB LC_X20_Y16_N4 2 " "Info: 73: + IC(0.000 ns) + CELL(0.178 ns) = 110.382 ns; Loc. = LC_X20_Y16_N4; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[43\]~6141'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 111.221 ns SAMul1:s1\|acc\[44\] 74 REG LC_X20_Y16_N5 8 " "Info: 74: + IC(0.000 ns) + CELL(0.839 ns) = 111.221 ns; Loc. = LC_X20_Y16_N5; Fanout = 8; REG Node = 'SAMul1:s1\|acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.047 ns ( 25.22 % ) " "Info: Total cell delay = 28.047 ns ( 25.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "83.174 ns ( 74.78 % ) " "Info: Total interconnect delay = 83.174 ns ( 74.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "111.221 ns" { SAMul1:s1|acc[5] SAMul1:s1|Add0~768 SAMul1:s1|Add0~766 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "111.221 ns" { SAMul1:s1|acc[5] SAMul1:s1|Add0~768 SAMul1:s1|Add0~766 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } { 0.000ns 2.494ns 0.000ns 0.000ns 0.000ns 2.087ns 1.557ns 0.000ns 1.693ns 2.004ns 0.000ns 0.000ns 2.097ns 2.035ns 2.017ns 2.012ns 2.323ns 1.996ns 0.000ns 1.982ns 1.540ns 0.000ns 1.689ns 1.686ns 0.000ns 1.606ns 2.011ns 0.000ns 1.134ns 2.031ns 0.000ns 2.020ns 1.571ns 0.000ns 1.994ns 2.031ns 0.000ns 1.903ns 2.372ns 2.004ns 1.532ns 0.000ns 2.053ns 1.670ns 0.000ns 1.983ns 1.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 1.556ns 0.000ns 1.916ns 1.562ns 0.000ns 1.567ns 1.524ns 0.000ns 0.000ns 1.561ns 1.558ns 1.563ns 2.012ns 1.996ns 2.006ns 1.970ns 2.017ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.423ns 0.078ns 0.271ns 0.679ns 0.292ns 0.583ns 0.621ns 0.114ns 0.583ns 0.208ns 0.679ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.292ns 0.432ns 0.608ns 0.114ns 0.575ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.838ns 0.679ns 0.292ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.692ns 0.679ns 0.292ns 0.575ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.292ns 0.442ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns - Smallest " "Info: - Smallest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"en\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns SAMul1:s1\|acc\[44\] 2 REG LC_X20_Y16_N5 8 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y16_N5; Fanout = 8; REG Node = 'SAMul1:s1\|acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.925 ns - Longest register " "Info: - Longest clock path from clock \"en\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns SAMul1:s1\|acc\[5\] 2 REG LC_X11_Y11_N2 4 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X11_Y11_N2; Fanout = 4; REG Node = 'SAMul1:s1\|acc\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { en SAMul1:s1|acc[5] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { en SAMul1:s1|acc[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { en en~out0 SAMul1:s1|acc[5] } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { en SAMul1:s1|acc[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { en en~out0 SAMul1:s1|acc[5] } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "111.221 ns" { SAMul1:s1|acc[5] SAMul1:s1|Add0~768 SAMul1:s1|Add0~766 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "111.221 ns" { SAMul1:s1|acc[5] SAMul1:s1|Add0~768 SAMul1:s1|Add0~766 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } { 0.000ns 2.494ns 0.000ns 0.000ns 0.000ns 2.087ns 1.557ns 0.000ns 1.693ns 2.004ns 0.000ns 0.000ns 2.097ns 2.035ns 2.017ns 2.012ns 2.323ns 1.996ns 0.000ns 1.982ns 1.540ns 0.000ns 1.689ns 1.686ns 0.000ns 1.606ns 2.011ns 0.000ns 1.134ns 2.031ns 0.000ns 2.020ns 1.571ns 0.000ns 1.994ns 2.031ns 0.000ns 1.903ns 2.372ns 2.004ns 1.532ns 0.000ns 2.053ns 1.670ns 0.000ns 1.983ns 1.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 1.556ns 0.000ns 1.916ns 1.562ns 0.000ns 1.567ns 1.524ns 0.000ns 0.000ns 1.561ns 1.558ns 1.563ns 2.012ns 1.996ns 2.006ns 1.970ns 2.017ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.423ns 0.078ns 0.271ns 0.679ns 0.292ns 0.583ns 0.621ns 0.114ns 0.583ns 0.208ns 0.679ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.292ns 0.432ns 0.608ns 0.114ns 0.575ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.838ns 0.679ns 0.292ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.692ns 0.679ns 0.292ns 0.575ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.292ns 0.442ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { en SAMul1:s1|acc[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { en en~out0 SAMul1:s1|acc[5] } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "en 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"en\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SAMul1:s1\|acc\[45\] Round:rnd\|aexpt\[1\] en 2.105 ns " "Info: Found hold time violation between source  pin or register \"SAMul1:s1\|acc\[45\]\" and destination pin or register \"Round:rnd\|aexpt\[1\]\" for clock \"en\" (Hold time is 2.105 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.437 ns + Largest " "Info: + Largest clock skew is 4.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 7.399 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 7.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns SAMul1:s1\|dt 2 REG LC_X8_Y10_N2 5 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 5; REG Node = 'SAMul1:s1\|dt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { en SAMul1:s1|dt } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.539 ns) + CELL(0.711 ns) 7.399 ns Round:rnd\|aexpt\[1\] 3 REG LC_X16_Y15_N5 3 " "Info: 3: + IC(3.539 ns) + CELL(0.711 ns) = 7.399 ns; Loc. = LC_X16_Y15_N5; Fanout = 3; REG Node = 'Round:rnd\|aexpt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { SAMul1:s1|dt Round:rnd|aexpt[1] } "NODE_NAME" } } { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.10 % ) " "Info: Total cell delay = 3.115 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 57.90 % ) " "Info: Total interconnect delay = 4.284 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { en SAMul1:s1|dt Round:rnd|aexpt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { en en~out0 SAMul1:s1|dt Round:rnd|aexpt[1] } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns SAMul1:s1\|acc\[45\] 2 REG LC_X20_Y16_N6 6 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y16_N6; Fanout = 6; REG Node = 'SAMul1:s1\|acc\[45\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { en SAMul1:s1|acc[45] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[45] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[45] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { en SAMul1:s1|dt Round:rnd|aexpt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { en en~out0 SAMul1:s1|dt Round:rnd|aexpt[1] } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[45] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[45] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.123 ns - Shortest register register " "Info: - Shortest register to register delay is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SAMul1:s1\|acc\[45\] 1 REG LC_X20_Y16_N6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y16_N6; Fanout = 6; REG Node = 'SAMul1:s1\|acc\[45\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SAMul1:s1|acc[45] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.309 ns) 2.123 ns Round:rnd\|aexpt\[1\] 2 REG LC_X16_Y15_N5 3 " "Info: 2: + IC(1.814 ns) + CELL(0.309 ns) = 2.123 ns; Loc. = LC_X16_Y15_N5; Fanout = 3; REG Node = 'Round:rnd\|aexpt\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { SAMul1:s1|acc[45] Round:rnd|aexpt[1] } "NODE_NAME" } } { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 14.55 % ) " "Info: Total cell delay = 0.309 ns ( 14.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 85.45 % ) " "Info: Total interconnect delay = 1.814 ns ( 85.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { SAMul1:s1|acc[45] Round:rnd|aexpt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.123 ns" { SAMul1:s1|acc[45] Round:rnd|aexpt[1] } { 0.000ns 1.814ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { en SAMul1:s1|dt Round:rnd|aexpt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { en en~out0 SAMul1:s1|dt Round:rnd|aexpt[1] } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[45] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[45] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { SAMul1:s1|acc[45] Round:rnd|aexpt[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.123 ns" { SAMul1:s1|acc[45] Round:rnd|aexpt[1] } { 0.000ns 1.814ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "SAMul1:s1\|acc\[44\] a\[3\] en 116.281 ns register " "Info: tsu for register \"SAMul1:s1\|acc\[44\]\" (data pin = \"a\[3\]\", clock pin = \"en\") is 116.281 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "119.206 ns + Longest pin register " "Info: + Longest pin to register delay is 119.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns a\[3\] 1 PIN PIN_101 66 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_101; Fanout = 66; PIN Node = 'a\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.703 ns) + CELL(0.575 ns) 10.753 ns SAMul1:s1\|Add0~772COUT1 2 COMB LC_X19_Y14_N5 2 " "Info: 2: + IC(8.703 ns) + CELL(0.575 ns) = 10.753 ns; Loc. = LC_X19_Y14_N5; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~772COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.278 ns" { a[3] SAMul1:s1|Add0~772COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.833 ns SAMul1:s1\|Add0~770COUT1 3 COMB LC_X19_Y14_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 10.833 ns; Loc. = LC_X19_Y14_N6; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~770COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.913 ns SAMul1:s1\|Add0~768COUT1 4 COMB LC_X19_Y14_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 10.913 ns; Loc. = LC_X19_Y14_N7; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~768COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.993 ns SAMul1:s1\|Add0~766COUT1 5 COMB LC_X19_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 10.993 ns; Loc. = LC_X19_Y14_N8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add0~766COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 11.251 ns SAMul1:s1\|Add0~764 6 COMB LC_X19_Y14_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 11.251 ns; Loc. = LC_X19_Y14_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add0~764'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 11.930 ns SAMul1:s1\|Add0~753 7 COMB LC_X19_Y13_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 11.930 ns; Loc. = LC_X19_Y13_N4; Fanout = 1; COMB Node = 'SAMul1:s1\|Add0~753'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.292 ns) 14.309 ns SAMul1:s1\|acc~6178 8 COMB LC_X11_Y15_N6 3 " "Info: 8: + IC(2.087 ns) + CELL(0.292 ns) = 14.309 ns; Loc. = LC_X11_Y15_N6; Fanout = 3; COMB Node = 'SAMul1:s1\|acc~6178'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.583 ns) 16.449 ns SAMul1:s1\|Add1~3271 9 COMB LC_X15_Y14_N4 6 " "Info: 9: + IC(1.557 ns) + CELL(0.583 ns) = 16.449 ns; Loc. = LC_X15_Y14_N4; Fanout = 6; COMB Node = 'SAMul1:s1\|Add1~3271'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 17.070 ns SAMul1:s1\|Add1~3267 10 COMB LC_X15_Y14_N5 1 " "Info: 10: + IC(0.000 ns) + CELL(0.621 ns) = 17.070 ns; Loc. = LC_X15_Y14_N5; Fanout = 1; COMB Node = 'SAMul1:s1\|Add1~3267'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.114 ns) 18.877 ns SAMul1:s1\|Add1~3269 11 COMB LC_X20_Y13_N3 3 " "Info: 11: + IC(1.693 ns) + CELL(0.114 ns) = 18.877 ns; Loc. = LC_X20_Y13_N3; Fanout = 3; COMB Node = 'SAMul1:s1\|Add1~3269'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.583 ns) 21.464 ns SAMul1:s1\|Add2~3846 12 COMB LC_X13_Y15_N4 6 " "Info: 12: + IC(2.004 ns) + CELL(0.583 ns) = 21.464 ns; Loc. = LC_X13_Y15_N4; Fanout = 6; COMB Node = 'SAMul1:s1\|Add2~3846'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 21.672 ns SAMul1:s1\|Add2~3831 13 COMB LC_X13_Y15_N9 6 " "Info: 13: + IC(0.000 ns) + CELL(0.208 ns) = 21.672 ns; Loc. = LC_X13_Y15_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add2~3831'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 22.351 ns SAMul1:s1\|Add2~3821 14 COMB LC_X13_Y14_N2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.679 ns) = 22.351 ns; Loc. = LC_X13_Y14_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add2~3821'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.292 ns) 24.740 ns SAMul1:s1\|Add2~3823 15 COMB LC_X20_Y12_N1 4 " "Info: 15: + IC(2.097 ns) + CELL(0.292 ns) = 24.740 ns; Loc. = LC_X20_Y12_N1; Fanout = 4; COMB Node = 'SAMul1:s1\|Add2~3823'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.442 ns) 27.217 ns SAMul1:s1\|Add3~4368 16 COMB LC_X12_Y13_N2 1 " "Info: 16: + IC(2.035 ns) + CELL(0.442 ns) = 27.217 ns; Loc. = LC_X12_Y13_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add3~4368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.114 ns) 29.348 ns SAMul1:s1\|Add3~4370 17 COMB LC_X20_Y12_N5 4 " "Info: 17: + IC(2.017 ns) + CELL(0.114 ns) = 29.348 ns; Loc. = LC_X20_Y12_N5; Fanout = 4; COMB Node = 'SAMul1:s1\|Add3~4370'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.442 ns) 31.802 ns SAMul1:s1\|Add4~4884 18 COMB LC_X11_Y9_N1 1 " "Info: 18: + IC(2.012 ns) + CELL(0.442 ns) = 31.802 ns; Loc. = LC_X11_Y9_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add4~4884'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(0.114 ns) 34.239 ns SAMul1:s1\|Add4~4886 19 COMB LC_X21_Y8_N4 4 " "Info: 19: + IC(2.323 ns) + CELL(0.114 ns) = 34.239 ns; Loc. = LC_X21_Y8_N4; Fanout = 4; COMB Node = 'SAMul1:s1\|Add4~4886'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.432 ns) 36.667 ns SAMul1:s1\|Add5~5370COUT1 20 COMB LC_X13_Y9_N1 2 " "Info: 20: + IC(1.996 ns) + CELL(0.432 ns) = 36.667 ns; Loc. = LC_X13_Y9_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|Add5~5370COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 37.275 ns SAMul1:s1\|Add5~5366 21 COMB LC_X13_Y9_N2 1 " "Info: 21: + IC(0.000 ns) + CELL(0.608 ns) = 37.275 ns; Loc. = LC_X13_Y9_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add5~5366'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.114 ns) 39.371 ns SAMul1:s1\|Add5~5368 22 COMB LC_X19_Y8_N8 4 " "Info: 22: + IC(1.982 ns) + CELL(0.114 ns) = 39.371 ns; Loc. = LC_X19_Y8_N8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add5~5368'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.432 ns) 41.343 ns SAMul1:s1\|Add6~5821COUT1 23 COMB LC_X14_Y8_N6 2 " "Info: 23: + IC(1.540 ns) + CELL(0.432 ns) = 41.343 ns; Loc. = LC_X14_Y8_N6; Fanout = 2; COMB Node = 'SAMul1:s1\|Add6~5821COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 41.951 ns SAMul1:s1\|Add6~5751 24 COMB LC_X14_Y8_N7 1 " "Info: 24: + IC(0.000 ns) + CELL(0.608 ns) = 41.951 ns; Loc. = LC_X14_Y8_N7; Fanout = 1; COMB Node = 'SAMul1:s1\|Add6~5751'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.114 ns) 43.754 ns SAMul1:s1\|Add6~5753 25 COMB LC_X14_Y13_N1 4 " "Info: 25: + IC(1.689 ns) + CELL(0.114 ns) = 43.754 ns; Loc. = LC_X14_Y13_N1; Fanout = 4; COMB Node = 'SAMul1:s1\|Add6~5753'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.432 ns) 45.872 ns SAMul1:s1\|Add7~6175COUT1 26 COMB LC_X16_Y10_N7 2 " "Info: 26: + IC(1.686 ns) + CELL(0.432 ns) = 45.872 ns; Loc. = LC_X16_Y10_N7; Fanout = 2; COMB Node = 'SAMul1:s1\|Add7~6175COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 46.480 ns SAMul1:s1\|Add7~6177 27 COMB LC_X16_Y10_N8 1 " "Info: 27: + IC(0.000 ns) + CELL(0.608 ns) = 46.480 ns; Loc. = LC_X16_Y10_N8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add7~6177'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.292 ns) 48.378 ns SAMul1:s1\|Add7~6179 28 COMB LC_X12_Y8_N2 4 " "Info: 28: + IC(1.606 ns) + CELL(0.292 ns) = 48.378 ns; Loc. = LC_X12_Y8_N2; Fanout = 4; COMB Node = 'SAMul1:s1\|Add7~6179'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.432 ns) 50.821 ns SAMul1:s1\|Add8~6570COUT1 29 COMB LC_X20_Y10_N7 2 " "Info: 29: + IC(2.011 ns) + CELL(0.432 ns) = 50.821 ns; Loc. = LC_X20_Y10_N7; Fanout = 2; COMB Node = 'SAMul1:s1\|Add8~6570COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 51.429 ns SAMul1:s1\|Add8~6572 30 COMB LC_X20_Y10_N8 1 " "Info: 30: + IC(0.000 ns) + CELL(0.608 ns) = 51.429 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'SAMul1:s1\|Add8~6572'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.114 ns) 52.677 ns SAMul1:s1\|Add8~6574 31 COMB LC_X24_Y10_N2 4 " "Info: 31: + IC(1.134 ns) + CELL(0.114 ns) = 52.677 ns; Loc. = LC_X24_Y10_N2; Fanout = 4; COMB Node = 'SAMul1:s1\|Add8~6574'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.575 ns) 55.283 ns SAMul1:s1\|Add9~6934COUT1 32 COMB LC_X15_Y8_N8 2 " "Info: 32: + IC(2.031 ns) + CELL(0.575 ns) = 55.283 ns; Loc. = LC_X15_Y8_N8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add9~6934COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 55.891 ns SAMul1:s1\|Add9~6936 33 COMB LC_X15_Y8_N9 1 " "Info: 33: + IC(0.000 ns) + CELL(0.608 ns) = 55.891 ns; Loc. = LC_X15_Y8_N9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add9~6936'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.114 ns) 58.025 ns SAMul1:s1\|Add9~6938 34 COMB LC_X24_Y11_N0 4 " "Info: 34: + IC(2.020 ns) + CELL(0.114 ns) = 58.025 ns; Loc. = LC_X24_Y11_N0; Fanout = 4; COMB Node = 'SAMul1:s1\|Add9~6938'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.432 ns) 60.028 ns SAMul1:s1\|Add10~7267COUT1 35 COMB LC_X22_Y8_N8 2 " "Info: 35: + IC(1.571 ns) + CELL(0.432 ns) = 60.028 ns; Loc. = LC_X22_Y8_N8; Fanout = 2; COMB Node = 'SAMul1:s1\|Add10~7267COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 60.636 ns SAMul1:s1\|Add10~7269 36 COMB LC_X22_Y8_N9 1 " "Info: 36: + IC(0.000 ns) + CELL(0.608 ns) = 60.636 ns; Loc. = LC_X22_Y8_N9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add10~7269'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.114 ns) 62.744 ns SAMul1:s1\|Add10~7271 37 COMB LC_X14_Y5_N1 3 " "Info: 37: + IC(1.994 ns) + CELL(0.114 ns) = 62.744 ns; Loc. = LC_X14_Y5_N1; Fanout = 3; COMB Node = 'SAMul1:s1\|Add10~7271'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.838 ns) 65.613 ns SAMul1:s1\|Add11~7569 38 COMB LC_X23_Y8_N9 6 " "Info: 38: + IC(2.031 ns) + CELL(0.838 ns) = 65.613 ns; Loc. = LC_X23_Y8_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add11~7569'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 66.292 ns SAMul1:s1\|Add11~7571 39 COMB LC_X23_Y7_N0 1 " "Info: 39: + IC(0.000 ns) + CELL(0.679 ns) = 66.292 ns; Loc. = LC_X23_Y7_N0; Fanout = 1; COMB Node = 'SAMul1:s1\|Add11~7571'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.292 ns) 68.487 ns SAMul1:s1\|Add11~7573 40 COMB LC_X12_Y7_N5 3 " "Info: 40: + IC(1.903 ns) + CELL(0.292 ns) = 68.487 ns; Loc. = LC_X12_Y7_N5; Fanout = 3; COMB Node = 'SAMul1:s1\|Add11~7573'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.442 ns) 71.301 ns SAMul1:s1\|Add12~7839 41 COMB LC_X24_Y8_N9 1 " "Info: 41: + IC(2.372 ns) + CELL(0.442 ns) = 71.301 ns; Loc. = LC_X24_Y8_N9; Fanout = 1; COMB Node = 'SAMul1:s1\|Add12~7839'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.114 ns) 73.419 ns SAMul1:s1\|Add12~7841 42 COMB LC_X27_Y15_N8 3 " "Info: 42: + IC(2.004 ns) + CELL(0.114 ns) = 73.419 ns; Loc. = LC_X27_Y15_N8; Fanout = 3; COMB Node = 'SAMul1:s1\|Add12~7841'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.692 ns) 75.643 ns SAMul1:s1\|Add13~4605 43 COMB LC_X22_Y12_N9 6 " "Info: 43: + IC(1.532 ns) + CELL(0.692 ns) = 75.643 ns; Loc. = LC_X22_Y12_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add13~4605'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 76.322 ns SAMul1:s1\|Add13~4607 44 COMB LC_X22_Y11_N0 1 " "Info: 44: + IC(0.000 ns) + CELL(0.679 ns) = 76.322 ns; Loc. = LC_X22_Y11_N0; Fanout = 1; COMB Node = 'SAMul1:s1\|Add13~4607'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.114 ns) 78.489 ns SAMul1:s1\|Add13~4609 45 COMB LC_X25_Y19_N0 3 " "Info: 45: + IC(2.053 ns) + CELL(0.114 ns) = 78.489 ns; Loc. = LC_X25_Y19_N0; Fanout = 3; COMB Node = 'SAMul1:s1\|Add13~4609'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.692 ns) 80.851 ns SAMul1:s1\|Add14~1146 46 COMB LC_X25_Y14_N9 6 " "Info: 46: + IC(1.670 ns) + CELL(0.692 ns) = 80.851 ns; Loc. = LC_X25_Y14_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add14~1146'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 81.530 ns SAMul1:s1\|Add14~1151 47 COMB LC_X25_Y13_N1 1 " "Info: 47: + IC(0.000 ns) + CELL(0.679 ns) = 81.530 ns; Loc. = LC_X25_Y13_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add14~1151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.114 ns) 83.627 ns SAMul1:s1\|Add14~1153 48 COMB LC_X20_Y15_N2 4 " "Info: 48: + IC(1.983 ns) + CELL(0.114 ns) = 83.627 ns; Loc. = LC_X20_Y15_N2; Fanout = 4; COMB Node = 'SAMul1:s1\|Add14~1153'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.423 ns) 85.587 ns SAMul1:s1\|Add15~1101 49 COMB LC_X24_Y13_N1 2 " "Info: 49: + IC(1.537 ns) + CELL(0.423 ns) = 85.587 ns; Loc. = LC_X24_Y13_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 85.665 ns SAMul1:s1\|Add15~1104 50 COMB LC_X24_Y13_N2 2 " "Info: 50: + IC(0.000 ns) + CELL(0.078 ns) = 85.665 ns; Loc. = LC_X24_Y13_N2; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 85.743 ns SAMul1:s1\|Add15~1107 51 COMB LC_X24_Y13_N3 2 " "Info: 51: + IC(0.000 ns) + CELL(0.078 ns) = 85.743 ns; Loc. = LC_X24_Y13_N3; Fanout = 2; COMB Node = 'SAMul1:s1\|Add15~1107'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 85.921 ns SAMul1:s1\|Add15~1110 52 COMB LC_X24_Y13_N4 6 " "Info: 52: + IC(0.000 ns) + CELL(0.178 ns) = 85.921 ns; Loc. = LC_X24_Y13_N4; Fanout = 6; COMB Node = 'SAMul1:s1\|Add15~1110'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 86.542 ns SAMul1:s1\|Add15~1112 53 COMB LC_X24_Y13_N5 1 " "Info: 53: + IC(0.000 ns) + CELL(0.621 ns) = 86.542 ns; Loc. = LC_X24_Y13_N5; Fanout = 1; COMB Node = 'SAMul1:s1\|Add15~1112'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.114 ns) 88.358 ns SAMul1:s1\|Add15~1114 54 COMB LC_X23_Y19_N8 3 " "Info: 54: + IC(1.702 ns) + CELL(0.114 ns) = 88.358 ns; Loc. = LC_X23_Y19_N8; Fanout = 3; COMB Node = 'SAMul1:s1\|Add15~1114'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.692 ns) 90.606 ns SAMul1:s1\|Add16~1063 55 COMB LC_X26_Y15_N9 6 " "Info: 55: + IC(1.556 ns) + CELL(0.692 ns) = 90.606 ns; Loc. = LC_X26_Y15_N9; Fanout = 6; COMB Node = 'SAMul1:s1\|Add16~1063'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 91.285 ns SAMul1:s1\|Add16~1065 56 COMB LC_X26_Y14_N0 1 " "Info: 56: + IC(0.000 ns) + CELL(0.679 ns) = 91.285 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'SAMul1:s1\|Add16~1065'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.292 ns) 93.493 ns SAMul1:s1\|Add16~1067 57 COMB LC_X21_Y15_N9 4 " "Info: 57: + IC(1.916 ns) + CELL(0.292 ns) = 93.493 ns; Loc. = LC_X21_Y15_N9; Fanout = 4; COMB Node = 'SAMul1:s1\|Add16~1067'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.575 ns) 95.630 ns SAMul1:s1\|Add17~1017COUT1 58 COMB LC_X24_Y16_N0 2 " "Info: 58: + IC(1.562 ns) + CELL(0.575 ns) = 95.630 ns; Loc. = LC_X24_Y16_N0; Fanout = 2; COMB Node = 'SAMul1:s1\|Add17~1017COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 96.238 ns SAMul1:s1\|Add17~1019 59 COMB LC_X24_Y16_N1 1 " "Info: 59: + IC(0.000 ns) + CELL(0.608 ns) = 96.238 ns; Loc. = LC_X24_Y16_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add17~1019'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.292 ns) 98.097 ns SAMul1:s1\|Add17~1021 60 COMB LC_X21_Y17_N9 4 " "Info: 60: + IC(1.567 ns) + CELL(0.292 ns) = 98.097 ns; Loc. = LC_X21_Y17_N9; Fanout = 4; COMB Node = 'SAMul1:s1\|Add17~1021'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.432 ns) 100.053 ns SAMul1:s1\|Add18~972COUT1 61 COMB LC_X23_Y14_N0 2 " "Info: 61: + IC(1.524 ns) + CELL(0.432 ns) = 100.053 ns; Loc. = LC_X23_Y14_N0; Fanout = 2; COMB Node = 'SAMul1:s1\|Add18~972COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.133 ns SAMul1:s1\|Add18~975COUT1 62 COMB LC_X23_Y14_N1 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 100.133 ns; Loc. = LC_X23_Y14_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|Add18~975COUT1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 100.741 ns SAMul1:s1\|Add18~977 63 COMB LC_X23_Y14_N2 1 " "Info: 63: + IC(0.000 ns) + CELL(0.608 ns) = 100.741 ns; Loc. = LC_X23_Y14_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add18~977'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.292 ns) 102.594 ns SAMul1:s1\|Add18~979 64 COMB LC_X26_Y13_N4 4 " "Info: 64: + IC(1.561 ns) + CELL(0.292 ns) = 102.594 ns; Loc. = LC_X26_Y13_N4; Fanout = 4; COMB Node = 'SAMul1:s1\|Add18~979'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.442 ns) 104.594 ns SAMul1:s1\|Add19~930 65 COMB LC_X22_Y15_N2 1 " "Info: 65: + IC(1.558 ns) + CELL(0.442 ns) = 104.594 ns; Loc. = LC_X22_Y15_N2; Fanout = 1; COMB Node = 'SAMul1:s1\|Add19~930'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.114 ns) 106.271 ns SAMul1:s1\|Add19~932 66 COMB LC_X26_Y13_N7 4 " "Info: 66: + IC(1.563 ns) + CELL(0.114 ns) = 106.271 ns; Loc. = LC_X26_Y13_N7; Fanout = 4; COMB Node = 'SAMul1:s1\|Add19~932'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.590 ns) 108.873 ns SAMul1:s1\|Add20~884 67 COMB LC_X22_Y18_N1 1 " "Info: 67: + IC(2.012 ns) + CELL(0.590 ns) = 108.873 ns; Loc. = LC_X22_Y18_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add20~884'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.114 ns) 110.983 ns SAMul1:s1\|Add20~886 68 COMB LC_X26_Y13_N8 4 " "Info: 68: + IC(1.996 ns) + CELL(0.114 ns) = 110.983 ns; Loc. = LC_X26_Y13_N8; Fanout = 4; COMB Node = 'SAMul1:s1\|Add20~886'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.442 ns) 113.431 ns SAMul1:s1\|Add21~842 69 COMB LC_X21_Y18_N1 1 " "Info: 69: + IC(2.006 ns) + CELL(0.442 ns) = 113.431 ns; Loc. = LC_X21_Y18_N1; Fanout = 1; COMB Node = 'SAMul1:s1\|Add21~842'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.114 ns) 115.515 ns SAMul1:s1\|Add21~844 70 COMB LC_X26_Y13_N6 4 " "Info: 70: + IC(1.970 ns) + CELL(0.114 ns) = 115.515 ns; Loc. = LC_X26_Y13_N6; Fanout = 4; COMB Node = 'SAMul1:s1\|Add21~844'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.423 ns) 117.955 ns SAMul1:s1\|acc\[39\]~6137 71 COMB LC_X20_Y16_N0 2 " "Info: 71: + IC(2.017 ns) + CELL(0.423 ns) = 117.955 ns; Loc. = LC_X20_Y16_N0; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[39\]~6137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 118.033 ns SAMul1:s1\|acc\[40\]~6138 72 COMB LC_X20_Y16_N1 2 " "Info: 72: + IC(0.000 ns) + CELL(0.078 ns) = 118.033 ns; Loc. = LC_X20_Y16_N1; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[40\]~6138'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 118.111 ns SAMul1:s1\|acc\[41\]~6139 73 COMB LC_X20_Y16_N2 2 " "Info: 73: + IC(0.000 ns) + CELL(0.078 ns) = 118.111 ns; Loc. = LC_X20_Y16_N2; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[41\]~6139'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 118.189 ns SAMul1:s1\|acc\[42\]~6140 74 COMB LC_X20_Y16_N3 2 " "Info: 74: + IC(0.000 ns) + CELL(0.078 ns) = 118.189 ns; Loc. = LC_X20_Y16_N3; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[42\]~6140'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 118.367 ns SAMul1:s1\|acc\[43\]~6141 75 COMB LC_X20_Y16_N4 2 " "Info: 75: + IC(0.000 ns) + CELL(0.178 ns) = 118.367 ns; Loc. = LC_X20_Y16_N4; Fanout = 2; COMB Node = 'SAMul1:s1\|acc\[43\]~6141'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 119.206 ns SAMul1:s1\|acc\[44\] 76 REG LC_X20_Y16_N5 8 " "Info: 76: + IC(0.000 ns) + CELL(0.839 ns) = 119.206 ns; Loc. = LC_X20_Y16_N5; Fanout = 8; REG Node = 'SAMul1:s1\|acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.823 ns ( 25.02 % ) " "Info: Total cell delay = 29.823 ns ( 25.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "89.383 ns ( 74.98 % ) " "Info: Total interconnect delay = 89.383 ns ( 74.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "119.206 ns" { a[3] SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "119.206 ns" { a[3] a[3]~out0 SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 8.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.087ns 1.557ns 0.000ns 1.693ns 2.004ns 0.000ns 0.000ns 2.097ns 2.035ns 2.017ns 2.012ns 2.323ns 1.996ns 0.000ns 1.982ns 1.540ns 0.000ns 1.689ns 1.686ns 0.000ns 1.606ns 2.011ns 0.000ns 1.134ns 2.031ns 0.000ns 2.020ns 1.571ns 0.000ns 1.994ns 2.031ns 0.000ns 1.903ns 2.372ns 2.004ns 1.532ns 0.000ns 2.053ns 1.670ns 0.000ns 1.983ns 1.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 1.556ns 0.000ns 1.916ns 1.562ns 0.000ns 1.567ns 1.524ns 0.000ns 0.000ns 1.561ns 1.558ns 1.563ns 2.012ns 1.996ns 2.006ns 1.970ns 2.017ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.679ns 0.292ns 0.583ns 0.621ns 0.114ns 0.583ns 0.208ns 0.679ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.292ns 0.432ns 0.608ns 0.114ns 0.575ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.838ns 0.679ns 0.292ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.692ns 0.679ns 0.292ns 0.575ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.292ns 0.442ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns SAMul1:s1\|acc\[44\] 2 REG LC_X20_Y16_N5 8 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X20_Y16_N5; Fanout = 8; REG Node = 'SAMul1:s1\|acc\[44\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "119.206 ns" { a[3] SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "119.206 ns" { a[3] a[3]~out0 SAMul1:s1|Add0~772COUT1 SAMul1:s1|Add0~770COUT1 SAMul1:s1|Add0~768COUT1 SAMul1:s1|Add0~766COUT1 SAMul1:s1|Add0~764 SAMul1:s1|Add0~753 SAMul1:s1|acc~6178 SAMul1:s1|Add1~3271 SAMul1:s1|Add1~3267 SAMul1:s1|Add1~3269 SAMul1:s1|Add2~3846 SAMul1:s1|Add2~3831 SAMul1:s1|Add2~3821 SAMul1:s1|Add2~3823 SAMul1:s1|Add3~4368 SAMul1:s1|Add3~4370 SAMul1:s1|Add4~4884 SAMul1:s1|Add4~4886 SAMul1:s1|Add5~5370COUT1 SAMul1:s1|Add5~5366 SAMul1:s1|Add5~5368 SAMul1:s1|Add6~5821COUT1 SAMul1:s1|Add6~5751 SAMul1:s1|Add6~5753 SAMul1:s1|Add7~6175COUT1 SAMul1:s1|Add7~6177 SAMul1:s1|Add7~6179 SAMul1:s1|Add8~6570COUT1 SAMul1:s1|Add8~6572 SAMul1:s1|Add8~6574 SAMul1:s1|Add9~6934COUT1 SAMul1:s1|Add9~6936 SAMul1:s1|Add9~6938 SAMul1:s1|Add10~7267COUT1 SAMul1:s1|Add10~7269 SAMul1:s1|Add10~7271 SAMul1:s1|Add11~7569 SAMul1:s1|Add11~7571 SAMul1:s1|Add11~7573 SAMul1:s1|Add12~7839 SAMul1:s1|Add12~7841 SAMul1:s1|Add13~4605 SAMul1:s1|Add13~4607 SAMul1:s1|Add13~4609 SAMul1:s1|Add14~1146 SAMul1:s1|Add14~1151 SAMul1:s1|Add14~1153 SAMul1:s1|Add15~1101 SAMul1:s1|Add15~1104 SAMul1:s1|Add15~1107 SAMul1:s1|Add15~1110 SAMul1:s1|Add15~1112 SAMul1:s1|Add15~1114 SAMul1:s1|Add16~1063 SAMul1:s1|Add16~1065 SAMul1:s1|Add16~1067 SAMul1:s1|Add17~1017COUT1 SAMul1:s1|Add17~1019 SAMul1:s1|Add17~1021 SAMul1:s1|Add18~972COUT1 SAMul1:s1|Add18~975COUT1 SAMul1:s1|Add18~977 SAMul1:s1|Add18~979 SAMul1:s1|Add19~930 SAMul1:s1|Add19~932 SAMul1:s1|Add20~884 SAMul1:s1|Add20~886 SAMul1:s1|Add21~842 SAMul1:s1|Add21~844 SAMul1:s1|acc[39]~6137 SAMul1:s1|acc[40]~6138 SAMul1:s1|acc[41]~6139 SAMul1:s1|acc[42]~6140 SAMul1:s1|acc[43]~6141 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 8.703ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.087ns 1.557ns 0.000ns 1.693ns 2.004ns 0.000ns 0.000ns 2.097ns 2.035ns 2.017ns 2.012ns 2.323ns 1.996ns 0.000ns 1.982ns 1.540ns 0.000ns 1.689ns 1.686ns 0.000ns 1.606ns 2.011ns 0.000ns 1.134ns 2.031ns 0.000ns 2.020ns 1.571ns 0.000ns 1.994ns 2.031ns 0.000ns 1.903ns 2.372ns 2.004ns 1.532ns 0.000ns 2.053ns 1.670ns 0.000ns 1.983ns 1.537ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 1.556ns 0.000ns 1.916ns 1.562ns 0.000ns 1.567ns 1.524ns 0.000ns 0.000ns 1.561ns 1.558ns 1.563ns 2.012ns 1.996ns 2.006ns 1.970ns 2.017ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.679ns 0.292ns 0.583ns 0.621ns 0.114ns 0.583ns 0.208ns 0.679ns 0.292ns 0.442ns 0.114ns 0.442ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.432ns 0.608ns 0.292ns 0.432ns 0.608ns 0.114ns 0.575ns 0.608ns 0.114ns 0.432ns 0.608ns 0.114ns 0.838ns 0.679ns 0.292ns 0.442ns 0.114ns 0.692ns 0.679ns 0.114ns 0.692ns 0.679ns 0.114ns 0.423ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.692ns 0.679ns 0.292ns 0.575ns 0.608ns 0.292ns 0.432ns 0.080ns 0.608ns 0.292ns 0.442ns 0.114ns 0.590ns 0.114ns 0.442ns 0.114ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { en SAMul1:s1|acc[44] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { en en~out0 SAMul1:s1|acc[44] } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "en mulout\[30\] Round:rnd\|aexpt\[0\] 17.636 ns register " "Info: tco from clock \"en\" to destination pin \"mulout\[30\]\" through register \"Round:rnd\|aexpt\[0\]\" is 17.636 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en source 7.399 ns + Longest register " "Info: + Longest clock path from clock \"en\" to source register is 7.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns SAMul1:s1\|dt 2 REG LC_X8_Y10_N2 5 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 5; REG Node = 'SAMul1:s1\|dt'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { en SAMul1:s1|dt } "NODE_NAME" } } { "../SAmul1/SAMul1.vhd" "" { Text "E:/VHDL programs/SAmul1/SAMul1.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.539 ns) + CELL(0.711 ns) 7.399 ns Round:rnd\|aexpt\[0\] 3 REG LC_X15_Y16_N1 3 " "Info: 3: + IC(3.539 ns) + CELL(0.711 ns) = 7.399 ns; Loc. = LC_X15_Y16_N1; Fanout = 3; REG Node = 'Round:rnd\|aexpt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { SAMul1:s1|dt Round:rnd|aexpt[0] } "NODE_NAME" } } { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.10 % ) " "Info: Total cell delay = 3.115 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 57.90 % ) " "Info: Total interconnect delay = 4.284 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { en SAMul1:s1|dt Round:rnd|aexpt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { en en~out0 SAMul1:s1|dt Round:rnd|aexpt[0] } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.013 ns + Longest register pin " "Info: + Longest register to pin delay is 10.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Round:rnd\|aexpt\[0\] 1 REG LC_X15_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y16_N1; Fanout = 3; REG Node = 'Round:rnd\|aexpt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Round:rnd|aexpt[0] } "NODE_NAME" } } { "Round/Round.vhd" "" { Text "E:/VHDL programs/FPmul/Round/Round.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.676 ns) + CELL(0.564 ns) 3.240 ns Add2~118 2 COMB LC_X29_Y19_N0 2 " "Info: 2: + IC(2.676 ns) + CELL(0.564 ns) = 3.240 ns; Loc. = LC_X29_Y19_N0; Fanout = 2; COMB Node = 'Add2~118'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.240 ns" { Round:rnd|aexpt[0] Add2~118 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 3.318 ns Add2~120 3 COMB LC_X29_Y19_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 3.318 ns; Loc. = LC_X29_Y19_N1; Fanout = 2; COMB Node = 'Add2~120'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~118 Add2~120 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 3.396 ns Add2~122 4 COMB LC_X29_Y19_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 3.396 ns; Loc. = LC_X29_Y19_N2; Fanout = 2; COMB Node = 'Add2~122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~120 Add2~122 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 3.474 ns Add2~124 5 COMB LC_X29_Y19_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 3.474 ns; Loc. = LC_X29_Y19_N3; Fanout = 2; COMB Node = 'Add2~124'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~122 Add2~124 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 3.652 ns Add2~126 6 COMB LC_X29_Y19_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 3.652 ns; Loc. = LC_X29_Y19_N4; Fanout = 3; COMB Node = 'Add2~126'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add2~124 Add2~126 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.273 ns Add2~131 7 COMB LC_X29_Y19_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 4.273 ns; Loc. = LC_X29_Y19_N7; Fanout = 1; COMB Node = 'Add2~131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add2~126 Add2~131 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 718 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.616 ns) + CELL(2.124 ns) 10.013 ns mulout\[30\] 8 PIN PIN_125 0 " "Info: 8: + IC(3.616 ns) + CELL(2.124 ns) = 10.013 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'mulout\[30\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { Add2~131 mulout[30] } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.721 ns ( 37.16 % ) " "Info: Total cell delay = 3.721 ns ( 37.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.292 ns ( 62.84 % ) " "Info: Total interconnect delay = 6.292 ns ( 62.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.013 ns" { Round:rnd|aexpt[0] Add2~118 Add2~120 Add2~122 Add2~124 Add2~126 Add2~131 mulout[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.013 ns" { Round:rnd|aexpt[0] Add2~118 Add2~120 Add2~122 Add2~124 Add2~126 Add2~131 mulout[30] } { 0.000ns 2.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.616ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.399 ns" { en SAMul1:s1|dt Round:rnd|aexpt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.399 ns" { en en~out0 SAMul1:s1|dt Round:rnd|aexpt[0] } { 0.000ns 0.000ns 0.745ns 3.539ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.013 ns" { Round:rnd|aexpt[0] Add2~118 Add2~120 Add2~122 Add2~124 Add2~126 Add2~131 mulout[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.013 ns" { Round:rnd|aexpt[0] Add2~118 Add2~120 Add2~122 Add2~124 Add2~126 Add2~131 mulout[30] } { 0.000ns 2.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.616ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "mulout\[31\]~reg0 a\[31\] en -3.355 ns register " "Info: th for register \"mulout\[31\]~reg0\" (data pin = \"a\[31\]\", clock pin = \"en\") is -3.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"en\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns en 1 CLK PIN_29 79 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 79; CLK Node = 'en'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns mulout\[31\]~reg0 2 REG LC_X1_Y19_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X1_Y19_N2; Fanout = 1; REG Node = 'mulout\[31\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { en mulout[31]~reg0 } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { en mulout[31]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { en en~out0 mulout[31]~reg0 } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 37 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.324 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns a\[31\] 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'a\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[31] } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.546 ns) + CELL(0.309 ns) 6.324 ns mulout\[31\]~reg0 2 REG LC_X1_Y19_N2 1 " "Info: 2: + IC(4.546 ns) + CELL(0.309 ns) = 6.324 ns; Loc. = LC_X1_Y19_N2; Fanout = 1; REG Node = 'mulout\[31\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.855 ns" { a[31] mulout[31]~reg0 } "NODE_NAME" } } { "Fpmul.vhd" "" { Text "E:/VHDL programs/FPmul/Fpmul.vhd" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 28.12 % ) " "Info: Total cell delay = 1.778 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.546 ns ( 71.88 % ) " "Info: Total interconnect delay = 4.546 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { a[31] mulout[31]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { a[31] a[31]~out0 mulout[31]~reg0 } { 0.000ns 0.000ns 4.546ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { en mulout[31]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { en en~out0 mulout[31]~reg0 } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.324 ns" { a[31] mulout[31]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.324 ns" { a[31] a[31]~out0 mulout[31]~reg0 } { 0.000ns 0.000ns 4.546ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:52:25 2007 " "Info: Processing ended: Tue Apr 10 22:52:25 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:52:28 2007 " "Info: Processing started: Tue Apr 10 22:52:28 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPmul -c Fpmul " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off FPmul -c Fpmul" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Fpmul.vho Fpmul_vhd.sdo E:/VHDL programs/FPmul/simulation/modelsim/ simulation " "Info: Generated files \"Fpmul.vho\" and \"Fpmul_vhd.sdo\" in directory \"E:/VHDL programs/FPmul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Fpmul.vho Fpmul_vhd.sdo E:/VHDL programs/FPmul/timing/primetime/ timing analysis " "Info: Generated files \"Fpmul.vho\" and \"Fpmul_vhd.sdo\" in directory \"E:/VHDL programs/FPmul/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file E:/VHDL programs/FPmul/timing/primetime/Fpmul_pt_vhd.tcl " "Info: Generated PrimeTime Tcl script file E:/VHDL programs/FPmul/timing/primetime/Fpmul_pt_vhd.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:52:34 2007 " "Info: Processing ended: Tue Apr 10 22:52:34 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
