INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_ram/gen/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/sim/axi_crossbar_2x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_2x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.ip_user_files/ip/tagv_sram/sim/tagv_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tagv_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.ip_user_files/ip/data_bank_sram/sim/data_bank_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_bank_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/addr_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_trans
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/axi_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/btb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
WARNING: [VRFC 10-3380] identifier 'inst_csr_rstat_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:316]
WARNING: [VRFC 10-3380] identifier 'inst_st_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:317]
WARNING: [VRFC 10-3380] identifier 'inst_ld_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:318]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
WARNING: [VRFC 10-3380] identifier 'btb_lock_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v:163]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YDecoder
INFO: [VRFC 10-311] analyzing module BoothBase
INFO: [VRFC 10-311] analyzing module BoothInterBase
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-311] analyzing module WallaceTreeBase
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/perf_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perf_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/rst_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_sram_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb_entry
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module encoder_4_2
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module encoder_16_4
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module encoder_32_5
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-311] analyzing module one_valid_n
INFO: [VRFC 10-311] analyzing module one_valid_16
INFO: [VRFC 10-311] analyzing module one_valid_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/testbench/mycpu_tb.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
