Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Wed Nov  9 16:20:38 2022


Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DFF                     210 uses
GTP_DFF_C                   228 uses
GTP_DFF_CE                  105 uses
GTP_DFF_E                  6480 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     3 uses
GTP_DLATCH                   28 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      9 uses
GTP_LUT2                    129 uses
GTP_LUT3                    174 uses
GTP_LUT4                    209 uses
GTP_LUT5                    623 uses
GTP_LUT5CARRY               282 uses
GTP_LUT5M                  1663 uses
GTP_MUX2LUT6                860 uses
GTP_MUX2LUT7                400 uses
GTP_MUX2LUT8                148 uses
GTP_OSERDES                   8 uses
GTP_PLL_E1                    1 use

I/O ports: 44
GTP_INBUF                  29 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  5 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 3089 of 17536 (17.62%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 3089
Total Registers: 7046 of 26304 (26.79%)
Total Latches: 28

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 297
  CLK(sys_clk_g)                                   : 3
  CLK(video_clk5x)                                 : 38
  CLK(video_clk)                                   : 169
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N284)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N286)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N288)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N290)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N292)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N294)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N296)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N298)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N300)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N302)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N304)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N306)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N308)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N310)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N312)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N314)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N316)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N318)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N320)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N322)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N324)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N326)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N328)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N330)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N332)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N334)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N336)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N338)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N340)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N342)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N344)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N346)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N348)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N350)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N352)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N354)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N356)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N358)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N360)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N362)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N364)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N366)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N368)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N370)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N372)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N374)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N376)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N378)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N380)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N382)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N384)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N386)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N388)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N390)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N392)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N394)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N396)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N398)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N400)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N402)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N404)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N406)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N408)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N410)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N412)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N414)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N416)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N418)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N420)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N422)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N424)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N426)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N428)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N430)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N432)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N434)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N436)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N438)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N440)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N442)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N444)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N446)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N448)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N450)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_down_m0.N452)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N195)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N198)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N200)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N202)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N204)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N206)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N208)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N210)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N212)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N214)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N216)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N218)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N220)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N222)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N224)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N226)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N228)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N230)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N232)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N234)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N236)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N238)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N240)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N242)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N244)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N246)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N248)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N250)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N252)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N254)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N256)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N258)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N260)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N262)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N264)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N266)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N268)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N270)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N272)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N274)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N276)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N278)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N280)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N282)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N284)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N286)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N288)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N290)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N292)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_left_m0.N294)   : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N216)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N219)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N221)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N223)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N225)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N227)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N229)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N231)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N233)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N235)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N237)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N239)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N241)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N243)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N245)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N247)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N249)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N251)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N253)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N255)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N257)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N259)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N261)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N263)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N265)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N267)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N269)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N271)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N273)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N275)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N277)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N279)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N281)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N283)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N285)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N287)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N289)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N291)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N293)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N295)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N297)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N299)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N301)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N303)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N305)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N307)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N309)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N311)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N313)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_right_m0.N315)  : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N323)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N325)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N327)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N329)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N331)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N333)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N335)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N337)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N339)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N341)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N343)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N345)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N347)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N349)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N351)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N353)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N355)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N357)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N359)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N361)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N363)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N365)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N367)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N369)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N371)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N373)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N375)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N377)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N379)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N381)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N383)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N385)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N387)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N389)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N391)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N393)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N395)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N397)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N399)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N401)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N403)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N405)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N407)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N409)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N411)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N413)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N415)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N417)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N419)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N421)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N423)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N425)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N427)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N429)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N431)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N433)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N435)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N437)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N439)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N441)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N443)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N445)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N447)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N449)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N451)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N453)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N455)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N457)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N459)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N461)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N463)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N465)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N467)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N469)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N471)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N473)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N475)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N477)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N479)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N481)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N483)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N485)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N487)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N489)     : 24
  CLK(video_clk), CE(Invert_m0.Edge_rgb_dvider_up_m0.N491)     : 24
  CLK(sys_clk_g), CP(~nt_rst_n)                    : 35
      CLK(sys_clk_g), C(~nt_rst_n)                 : 28
      CLK(sys_clk_g), P(~nt_rst_n)                 : 7
  CLK(video_clk), C(~nt_rst_n)                     : 55
  CLK(sys_clk_g), C(~nt_rst_n)                     : 145
  CLK(sys_clk_g), CP(~nt_rst_n), CE(Invert_m0.LED_down.N545)         : 3
      CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_down.N545)      : 2
      CLK(sys_clk_g), P(~nt_rst_n), CE(Invert_m0.LED_down.N545)      : 1
  CLK(sys_clk_g), CP(~nt_rst_n), CE(Invert_m0.LED_left.N474)         : 3
      CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_left.N474)      : 2
      CLK(sys_clk_g), P(~nt_rst_n), CE(Invert_m0.LED_left.N474)      : 1
  CLK(sys_clk_g), CP(~nt_rst_n), CE(Invert_m0.LED_right.N474)        : 3
      CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_right.N474)     : 2
      CLK(sys_clk_g), P(~nt_rst_n), CE(Invert_m0.LED_right.N474)     : 1
  CLK(sys_clk_g), CP(~nt_rst_n), CE(Invert_m0.LED_up.N545)           : 3
      CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_up.N545)  : 2
      CLK(sys_clk_g), P(~nt_rst_n), CE(Invert_m0.LED_up.N545)  : 1
  CLK(sys_clk_g), CP(~nt_rst_n), CE(i2c_config_m0.N67)         : 4
      CLK(sys_clk_g), C(~nt_rst_n), CE(i2c_config_m0.N67)      : 3
      CLK(sys_clk_g), P(~nt_rst_n), CE(i2c_config_m0.N67)      : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_down.N531)    : 5
  CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_left.N460)    : 5
  CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_right.N460)   : 5
  CLK(sys_clk_g), C(~nt_rst_n), CE(Invert_m0.LED_up.N531)      : 5
  CLK(sys_clk_g), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259)  : 6
  CLK(sys_clk_g), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)          : 9
      CLK(sys_clk_g), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)       : 8
      CLK(sys_clk_g), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N163)       : 1
  CLK(sys_clk_g), C(~nt_rst_n), CE(i2c_config_m0._N6)    : 10
  CLK(sys_clk_g), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)     : 11
  CLK(video_clk), C(~nt_rst_n), CE(Invert_m0.HVcount.N31)      : 12
  CLK(sys_clk_g), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)  : 16
  CLK(sys_clk_g), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)       : 18
      CLK(sys_clk_g), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)    : 17
      CLK(sys_clk_g), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)    : 1
  CLK(video_clk5x), R(dvi_encoder_m0.serdes_4b_10to1_m0.N100[4])     : 3
  G(Invert_m0.LED_down.N540)                       : 7
  G(Invert_m0.LED_left.N469)                       : 7
  G(Invert_m0.LED_right.N469)                      : 7
  G(Invert_m0.LED_up.N540)                         : 7


Number of DFF:CE Signals : 286
  Invert_m0.LED_down.N545(from GTP_LUT5M:Z)        : 3
  Invert_m0.LED_left.N474(from GTP_LUT5M:Z)        : 3
  Invert_m0.LED_right.N474(from GTP_LUT5M:Z)       : 3
  Invert_m0.LED_up.N545(from GTP_LUT5M:Z)          : 3
  i2c_config_m0.N67(from GTP_LUT5:Z)               : 4
  Invert_m0.LED_down.N531(from GTP_LUT4:Z)         : 5
  Invert_m0.LED_left.N460(from GTP_LUT4:Z)         : 5
  Invert_m0.LED_right.N460(from GTP_LUT4:Z)        : 5
  Invert_m0.LED_up.N531(from GTP_LUT4:Z)           : 5
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N259(from GTP_LUT5:Z)       : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N163(from GTP_LUT5:Z)    : 9
  i2c_config_m0._N6(from GTP_LUT5:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  Invert_m0.HVcount.N31(from GTP_LUT4:Z)           : 12
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT5:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18
  Invert_m0.Edge_rgb_dvider_down_m0.N284(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N286(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N288(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N290(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N292(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N294(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N296(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N298(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N300(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N302(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N304(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N306(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N308(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N310(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N312(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N314(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N316(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N318(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N320(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N322(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N324(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N326(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N328(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N330(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N332(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N334(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N336(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N338(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N340(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N342(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N344(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N346(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N348(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N350(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N352(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N354(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N356(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N358(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N360(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N362(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N364(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N366(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N368(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N370(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N372(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N374(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N376(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N378(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N380(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N382(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N384(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N386(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N388(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N390(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N392(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N394(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N396(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N398(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N400(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N402(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N404(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N406(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N408(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N410(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N412(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N414(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N416(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N418(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N420(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N422(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N424(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N426(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N428(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N430(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N432(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N434(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N436(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N438(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N440(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N442(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N444(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N446(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N448(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N450(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_down_m0.N452(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N195(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N198(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N200(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N202(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N204(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N206(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N208(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N210(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N212(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N214(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N216(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N218(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N220(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N222(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N224(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N226(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N228(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N230(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N232(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N234(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N236(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N238(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N240(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N242(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N244(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N246(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N248(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N250(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N252(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N254(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N256(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N258(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N260(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N262(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N264(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N266(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N268(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N270(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N272(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N274(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N276(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N278(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N280(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N282(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N284(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N286(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N288(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N290(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N292(from GTP_LUT5:Z)      : 24
  Invert_m0.Edge_rgb_dvider_left_m0.N294(from GTP_LUT4:Z)      : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N216(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N219(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N221(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N223(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N225(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N227(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N229(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N231(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N233(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N235(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N237(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N239(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N241(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N243(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N245(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N247(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N249(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N251(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N253(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N255(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N257(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N259(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N261(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N263(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N265(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N267(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N269(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N271(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N273(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N275(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N277(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N279(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N281(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N283(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N285(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N287(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N289(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N291(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N293(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N295(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N297(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N299(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N301(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N303(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N305(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N307(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N309(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N311(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N313(from GTP_LUT5:Z)     : 24
  Invert_m0.Edge_rgb_dvider_right_m0.N315(from GTP_LUT4:Z)     : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N323(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N325(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N327(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N329(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N331(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N333(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N335(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N337(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N339(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N341(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N343(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N345(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N347(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N349(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N351(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N353(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N355(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N357(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N359(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N361(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N363(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N365(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N367(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N369(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N371(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N373(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N375(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N377(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N379(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N381(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N383(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N385(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N387(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N389(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N391(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N393(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N395(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N397(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N399(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N401(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N403(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N405(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N407(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N409(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N411(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N413(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N415(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N417(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N419(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N421(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N423(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N425(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N427(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N429(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N431(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N433(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N435(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N437(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N439(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N441(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N443(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N445(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N447(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N449(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N451(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N453(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N455(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N457(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N459(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N461(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N463(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N465(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N467(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N469(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N471(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N473(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N475(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N477(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N479(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N481(from GTP_LUT5:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N483(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N485(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N487(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N489(from GTP_LUT4:Z)  : 24
  Invert_m0.Edge_rgb_dvider_up_m0.N491(from GTP_LUT4:Z)  : 24

Number of DFF:CLK Signals : 3
  video_clk5x(from GTP_CLKBUFG:CLKOUT)             : 41
  sys_clk_g(from GTP_CLKBUFG:CLKOUT)               : 289
  video_clk(from GTP_CLKBUFG:CLKOUT)               : 6716

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 95
  ~nt_rst_n(from GTP_INV:Z)                        : 258

Number of DFF:RS Signals : 1
  dvi_encoder_m0.serdes_4b_10to1_m0.N100[4](from GTP_DFF_R:Q)  : 3

Number of DLATCH:G Signals : 4
  Invert_m0.LED_down.N540(from GTP_LUT4:Z)         : 7
  Invert_m0.LED_left.N469(from GTP_LUT4:Z)         : 7
  Invert_m0.LED_right.N469(from GTP_LUT4:Z)        : 7
  Invert_m0.LED_up.N540(from GTP_LUT4:Z)           : 7

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name              | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ws2812                        | 3117     | 7046     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 44     | 0           | 0           | 0            | 0        | 282           | 860          | 400          | 148          | 0       | 1       | 0        | 0          | 0             | 1         | 0        | 3        
| + lut_hdmi_m0                 | 3        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + clk_generate_m0             | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + Invert_m0                   | 2595     | 6745     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 155           | 856          | 400          | 148          | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + threshold_binary          | 0        | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LED_up                    | 639      | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 271          | 122          | 48           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LED_right                 | 414      | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 157          | 78           | 26           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LED_left                  | 414      | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 157          | 78           | 26           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LED_down                  | 639      | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 271          | 122          | 48           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + HVcount                   | 55       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Edge_rgb_dvider_up_m0     | 107      | 2067     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Edge_rgb_dvider_right_m0  | 78       | 1200     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Edge_rgb_dvider_left_m0   | 123      | 1200     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Edge_rgb_dvider_down_m0   | 126      | 2040     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dvi_encoder_m0              | 338      | 172      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0        | 48       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                      | 97       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                      | 96       | 39       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                      | 97       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + i2c_config_m0               | 181      | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 40            | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + i2c_master_top_m0         | 165      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 4            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + byte_controller         | 131      | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bit_controller        | 82       | 72       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               289           1  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_3        asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     186.324 MHz       1000.000          5.367        994.633
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.633       0.000              0            363
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.654       0.000              0            363
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            289
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : Invert_m0/LED_up/led_count[2]/CLK (GTP_DFF_C)
Endpoint    : Invert_m0/LED_up/state_1/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       Invert_m0/LED_up/led_count[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       Invert_m0/LED_up/led_count[2]/Q (GTP_DFF_C)
                                   net (fanout=532)      2.084       6.175         Invert_m0/LED_up/led_count [2]
                                                                                   Invert_m0/LED_up/N230_mux3/I3 (GTP_LUT4)
                                   td                    0.174       6.349 f       Invert_m0/LED_up/N230_mux3/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.719         Invert_m0/LED_up/_N1281
                                                                                   Invert_m0/LED_up/N232_4/I3 (GTP_LUT4)
                                   td                    0.174       6.893 f       Invert_m0/LED_up/N232_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605       7.498         Invert_m0/LED_up/N232
                                                                                   Invert_m0/LED_up/N518_1/I1 (GTP_LUT2)
                                   td                    0.174       7.672 f       Invert_m0/LED_up/N518_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       8.042         Invert_m0/LED_up/_N9863
                                                                                   Invert_m0/LED_up/N545_8/I1 (GTP_LUT5M)
                                   td                    0.282       8.324 r       Invert_m0/LED_up/N545_8/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       8.806         Invert_m0/LED_up/N545
                                                                           r       Invert_m0/LED_up/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                   8.806         Logic Levels: 4  
                                                                                   Logic: 1.129ns(22.401%), Route: 3.911ns(77.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804    1002.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751    1003.766         sys_clk_g        
                                                                           r       Invert_m0/LED_up/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.633                          
====================================================================================================

====================================================================================================

Startpoint  : Invert_m0/LED_up/led_count[2]/CLK (GTP_DFF_C)
Endpoint    : Invert_m0/LED_up/state_0/CE (GTP_DFF_PE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       Invert_m0/LED_up/led_count[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       Invert_m0/LED_up/led_count[2]/Q (GTP_DFF_C)
                                   net (fanout=532)      2.084       6.175         Invert_m0/LED_up/led_count [2]
                                                                                   Invert_m0/LED_up/N230_mux3/I3 (GTP_LUT4)
                                   td                    0.174       6.349 f       Invert_m0/LED_up/N230_mux3/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.719         Invert_m0/LED_up/_N1281
                                                                                   Invert_m0/LED_up/N232_4/I3 (GTP_LUT4)
                                   td                    0.174       6.893 f       Invert_m0/LED_up/N232_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605       7.498         Invert_m0/LED_up/N232
                                                                                   Invert_m0/LED_up/N518_1/I1 (GTP_LUT2)
                                   td                    0.174       7.672 f       Invert_m0/LED_up/N518_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       8.042         Invert_m0/LED_up/_N9863
                                                                                   Invert_m0/LED_up/N545_8/I1 (GTP_LUT5M)
                                   td                    0.282       8.324 r       Invert_m0/LED_up/N545_8/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       8.806         Invert_m0/LED_up/N545
                                                                           r       Invert_m0/LED_up/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                   8.806         Logic Levels: 4  
                                                                                   Logic: 1.129ns(22.401%), Route: 3.911ns(77.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804    1002.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751    1003.766         sys_clk_g        
                                                                           r       Invert_m0/LED_up/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.633                          
====================================================================================================

====================================================================================================

Startpoint  : Invert_m0/LED_up/led_count[2]/CLK (GTP_DFF_C)
Endpoint    : Invert_m0/LED_up/state_2/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       Invert_m0/LED_up/led_count[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       Invert_m0/LED_up/led_count[2]/Q (GTP_DFF_C)
                                   net (fanout=532)      2.084       6.175         Invert_m0/LED_up/led_count [2]
                                                                                   Invert_m0/LED_up/N230_mux3/I3 (GTP_LUT4)
                                   td                    0.174       6.349 f       Invert_m0/LED_up/N230_mux3/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.719         Invert_m0/LED_up/_N1281
                                                                                   Invert_m0/LED_up/N232_4/I3 (GTP_LUT4)
                                   td                    0.174       6.893 f       Invert_m0/LED_up/N232_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605       7.498         Invert_m0/LED_up/N232
                                                                                   Invert_m0/LED_up/N518_1/I1 (GTP_LUT2)
                                   td                    0.174       7.672 f       Invert_m0/LED_up/N518_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       8.042         Invert_m0/LED_up/_N9863
                                                                                   Invert_m0/LED_up/N545_8/I1 (GTP_LUT5M)
                                   td                    0.282       8.324 r       Invert_m0/LED_up/N545_8/Z (GTP_LUT5M)
                                   net (fanout=3)        0.482       8.806         Invert_m0/LED_up/N545
                                                                           r       Invert_m0/LED_up/state_2/CE (GTP_DFF_CE)

 Data arrival time                                                   8.806         Logic Levels: 4  
                                                                                   Logic: 1.129ns(22.401%), Route: 3.911ns(77.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804    1002.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751    1003.766         sys_clk_g        
                                                                           r       Invert_m0/LED_up/state_2/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.633                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/D (GTP_DFF_PE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/D (GTP_DFF_PE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.453         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.325       4.091 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=6)        1.053       5.144         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   2.416       7.560 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       7.560         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   7.560         Logic Levels: 1  
                                                                                   Logic: 2.741ns(72.246%), Route: 1.053ns(27.754%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/CLK (GTP_DFF_P)

                                   tco                   0.325       4.091 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/Q (GTP_DFF_P)
                                   net (fanout=3)        0.982       5.073         i2c_config_m0/sda_padoen_o
                                                                                   i2c_config_m0.i2c_sda_tri/T (GTP_IOBUF)
                                   tse                   2.416       7.489 f       i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       7.489         nt_hdmi_sda      
 hdmi_sda                                                                  f       hdmi_sda (port)  

 Data arrival time                                                   7.489         Logic Levels: 1  
                                                                                   Logic: 2.741ns(73.623%), Route: 0.982ns(26.377%)
====================================================================================================

====================================================================================================

Startpoint  : Invert_m0/LED_right/led_pwm/CLK (GTP_DFF_C)
Endpoint    : led_3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.804       2.015         nt_sys_clk       
                                                                                   sys_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.015 r       sys_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=289)      1.751       3.766         sys_clk_g        
                                                                           r       Invert_m0/LED_right/led_pwm/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       Invert_m0/LED_right/led_pwm/Q (GTP_DFF_C)
                                   net (fanout=2)        0.941       5.024         nt_led_3         
                                                                                   led_3_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.433 f       led_3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.433         led_3            
 led_3                                                                     f       led_3 (port)     

 Data arrival time                                                   7.433         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 r       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N1              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 r       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         _N0              
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       1.211         nt_rst_n         
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/N12/I (GTP_INV)
                                   td                    0.000       1.211 f       i2c_config_m0/i2c_master_top_m0/byte_controller/N12/Z (GTP_INV)
                                   net (fanout=95)       2.230       3.441         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N0
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/P (GTP_DFF_P)

 Data arrival time                                                   3.441         Logic Levels: 2  
                                                                                   Logic: 1.211ns(35.193%), Route: 2.230ns(64.807%)
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.279     499.899         0.620           Low Pulse Width                           Invert_m0/LED_up/cycle_cnt[3]/CLK
 499.279     499.899         0.620           Low Pulse Width                           Invert_m0/LED_right/state_tran_rst/CLK
 499.279     499.899         0.620           Low Pulse Width                           i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                             
+---------------------------------------------------------------------------------------------------------------------+
| Input      | D:/PDS2020_install/PDS_2020.3-Lite/code_success/Color_Lignt/Color_Lignt/compile/ws2812_comp.adf       
|            | D:/PDS2020_install/PDS_2020.3-Lite/code_success/Color_Lignt/Color_Lignt/Color_Light.fdc               
| Output     | D:/PDS2020_install/PDS_2020.3-Lite/code_success/Color_Lignt/Color_Lignt/synthesize/ws2812_syn.adf     
|            | D:/PDS2020_install/PDS_2020.3-Lite/code_success/Color_Lignt/Color_Lignt/synthesize/ws2812_syn.vm      
|            | D:/PDS2020_install/PDS_2020.3-Lite/code_success/Color_Lignt/Color_Lignt/synthesize/ws2812.snr         
+---------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 348,233,728 bytes
Total CPU  time to synthesize completion : 55.094 sec
Total real time to synthesize completion : 57.000 sec
