TimeQuest Timing Analyzer report for reconfig_mif
Tue Jan 29 07:14:37 2008
Quartus II Version 8.0 Internal Build 143 01/22/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4.  Slow 1200mV 85C Model Fmax Summary
  5.  Slow 1200mV 85C Model Setup Summary
  6.  Slow 1200mV 85C Model Hold Summary
  7.  Slow 1200mV 85C Model Recovery Summary
  8.  Slow 1200mV 85C Model Removal Summary
  9.  Slow 1200mV 85C Model Minimum Pulse Width
 10. Setup Times
 11. Hold Times
 12. Clock to Output Times
 13. Minimum Clock to Output Times
 14. Propagation Delay
 15. Minimum Propagation Delay
 16. Report DDR
 17.  Slow 1200mV 0C Model Fmax Summary
 18.  Slow 1200mV 0C Model Setup Summary
 19.  Slow 1200mV 0C Model Hold Summary
 20.  Slow 1200mV 0C Model Recovery Summary
 21.  Slow 1200mV 0C Model Removal Summary
 22.  Slow 1200mV 0C Model Minimum Pulse Width
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Report DDR
 30.  Fast 1200mV 0C Model Setup Summary
 31.  Fast 1200mV 0C Model Hold Summary
 32.  Fast 1200mV 0C Model Recovery Summary
 33.  Fast 1200mV 0C Model Removal Summary
 34.  Fast 1200mV 0C Model Minimum Pulse Width
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Report DDR
 42. Multicorner Timing Analysis Summary
 43. Board Trace Model Assignments
 44. Slow Corner Signal Integrity Metrics
 45. Fast Corner Signal Integrity Metrics
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                              ;
+--------------------+-----------------------------------------------------------+
; Quartus II Version ; Version 8.0 Internal Build 143 01/22/2008 SJ Full Version ;
; Revision Name      ; reconfig_mif                                              ;
; Device Family      ; Cyclone III                                               ;
; Device Name        ; EP3C25F256C7                                              ;
; Timing Models      ; Final                                                     ;
; Delay Model        ; Combined                                                  ;
; Rise/Fall Delays   ; Enabled                                                   ;
+--------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666 ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; pll_inclk ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inclk                                        ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                    ; { pll_inclk }                                        ;
; reconfig_clock                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                    ; { reconfig_clock }                                   ;
+--------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------+
;  Slow 1200mV 85C Model Fmax Summary                               ;
+------------+-----------------+----------------+-------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note              ;
+------------+-----------------+----------------+-------------------+
; 104.69 MHz ; 100.0 MHz       ; reconfig_clock ; limit due to tmin ;
+------------+-----------------+----------------+-------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
;  Slow 1200mV 85C Model Setup Summary    ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; reconfig_clock ; -5.521 ; -238.408      ;
+----------------+--------+---------------+


+----------------------------------------+
;  Slow 1200mV 85C Model Hold Summary    ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 0.483 ; 0.000         ;
+----------------+-------+---------------+


+-----------------------------------------+
;  Slow 1200mV 85C Model Recovery Summary ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; reconfig_clock ; -0.932 ; -14.466       ;
+----------------+--------+---------------+


+----------------------------------------+
;  Slow 1200mV 85C Model Removal Summary ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 1.452 ; 0.000         ;
+----------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  Slow 1200mV 85C Model Minimum Pulse Width                                                                                                                                                                                                                        ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock          ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.000 ; 1.000        ; 10.000         ; Period ; reconfig_clock ; Rise       ; altpll0:inst|altpll:altpll_component|altpll_6ig1:auto_generated|pll1~OBSERVABLESCANDFF                                                                                            ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|q_a[0]                                                                                   ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ram_block1a0~porta_re_reg                                                                ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_re_reg       ;
; -3.484 ; 1.000        ; 4.484          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Period ; reconfig_clock ; Rise       ; reconfig_clock                                                                                                                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|rden_a_store                                                                             ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[0]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[1]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[2]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[3]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[4]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[5]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[6]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[7]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[0]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[1]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[2]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[3]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[4]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[5]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[6]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[7]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_init_state                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate2_state                                                                  ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate3_state                                                                  ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate_state                                                                   ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|idle_state                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[6]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[7]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[6]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[7]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_state                                                                      ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_first_state                                                                     ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; Data Port         ; Clock Port     ; Rise   ; Fall   ; Clock Port Edge ; Clock Reference ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; mif_select[*]     ; reconfig_clock ; 3.779  ; 3.924  ; Rise            ; reconfig_clock  ;
;  mif_select[0]    ; reconfig_clock ; 3.639  ; 3.765  ; Rise            ; reconfig_clock  ;
;  mif_select[1]    ; reconfig_clock ; 3.779  ; 3.924  ; Rise            ; reconfig_clock  ;
; pll_areset        ; reconfig_clock ; 8.038  ; 8.322  ; Rise            ; reconfig_clock  ;
; read_param        ; reconfig_clock ; 3.126  ; 3.301  ; Rise            ; reconfig_clock  ;
; reconfig_clock    ; reconfig_clock ; 3.108  ; 2.957  ; Rise            ; reconfig_clock  ;
; reconfig_reset    ; reconfig_clock ; -0.279 ; -0.429 ; Rise            ; reconfig_clock  ;
; reset_mifselect   ; reconfig_clock ; 0.074  ; -0.051 ; Rise            ; reconfig_clock  ;
; reset_rom_address ; reconfig_clock ; 4.158  ; 4.316  ; Rise            ; reconfig_clock  ;
; write_param       ; reconfig_clock ; 3.335  ; 3.590  ; Rise            ; reconfig_clock  ;
+-------------------+----------------+--------+--------+-----------------+-----------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; Data Port         ; Clock Port     ; Rise   ; Fall   ; Clock Port Edge ; Clock Reference ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; mif_select[*]     ; reconfig_clock ; -1.574 ; -1.717 ; Rise            ; reconfig_clock  ;
;  mif_select[0]    ; reconfig_clock ; -1.574 ; -1.717 ; Rise            ; reconfig_clock  ;
;  mif_select[1]    ; reconfig_clock ; -1.862 ; -2.017 ; Rise            ; reconfig_clock  ;
; pll_areset        ; reconfig_clock ; -6.748 ; -6.955 ; Rise            ; reconfig_clock  ;
; read_param        ; reconfig_clock ; -1.889 ; -2.045 ; Rise            ; reconfig_clock  ;
; reconfig_clock    ; reconfig_clock ; -2.188 ; -2.015 ; Rise            ; reconfig_clock  ;
; reconfig_reset    ; reconfig_clock ; 0.485  ; 0.625  ; Rise            ; reconfig_clock  ;
; reset_mifselect   ; reconfig_clock ; -0.004 ; 0.120  ; Rise            ; reconfig_clock  ;
; reset_rom_address ; reconfig_clock ; -2.265 ; -2.378 ; Rise            ; reconfig_clock  ;
; write_param       ; reconfig_clock ; -1.908 ; -2.125 ; Rise            ; reconfig_clock  ;
+-------------------+----------------+--------+--------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; Data Port           ; Clock Port     ; Rise  ; Fall  ; Clock Port Edge ; Clock Reference                                  ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; c0                  ; pll_inclk      ; 0.646 ;       ; Rise            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; c0                  ; pll_inclk      ; 0.646 ; 0.645 ; Fall            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; busy                ; reconfig_clock ; 8.817 ; 8.551 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 8.308 ; 8.196 ; Rise            ; reconfig_clock                                   ;
; count[*]            ; reconfig_clock ; 7.819 ; 7.666 ; Rise            ; reconfig_clock                                   ;
;  count[0]           ; reconfig_clock ; 7.819 ; 7.666 ; Rise            ; reconfig_clock                                   ;
;  count[1]           ; reconfig_clock ; 7.106 ; 7.052 ; Rise            ; reconfig_clock                                   ;
;  count[2]           ; reconfig_clock ; 6.789 ; 6.778 ; Rise            ; reconfig_clock                                   ;
; data_out[*]         ; reconfig_clock ; 7.512 ; 7.432 ; Rise            ; reconfig_clock                                   ;
;  data_out[0]        ; reconfig_clock ; 7.110 ; 7.071 ; Rise            ; reconfig_clock                                   ;
;  data_out[1]        ; reconfig_clock ; 7.365 ; 7.337 ; Rise            ; reconfig_clock                                   ;
;  data_out[2]        ; reconfig_clock ; 6.619 ; 6.606 ; Rise            ; reconfig_clock                                   ;
;  data_out[3]        ; reconfig_clock ; 7.084 ; 7.045 ; Rise            ; reconfig_clock                                   ;
;  data_out[4]        ; reconfig_clock ; 7.354 ; 7.294 ; Rise            ; reconfig_clock                                   ;
;  data_out[5]        ; reconfig_clock ; 6.891 ; 6.935 ; Rise            ; reconfig_clock                                   ;
;  data_out[6]        ; reconfig_clock ; 6.639 ; 6.684 ; Rise            ; reconfig_clock                                   ;
;  data_out[7]        ; reconfig_clock ; 6.529 ; 6.519 ; Rise            ; reconfig_clock                                   ;
;  data_out[8]        ; reconfig_clock ; 7.512 ; 7.432 ; Rise            ; reconfig_clock                                   ;
; rom_address_out[*]  ; reconfig_clock ; 8.665 ; 8.596 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[0] ; reconfig_clock ; 8.609 ; 8.596 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[1] ; reconfig_clock ; 8.355 ; 8.287 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[2] ; reconfig_clock ; 8.075 ; 8.036 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[3] ; reconfig_clock ; 8.612 ; 8.549 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[4] ; reconfig_clock ; 8.665 ; 8.590 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[5] ; reconfig_clock ; 8.050 ; 7.991 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[6] ; reconfig_clock ; 8.406 ; 8.342 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[7] ; reconfig_clock ; 8.423 ; 8.351 ; Rise            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 9.767 ; 9.836 ; Rise            ; reconfig_clock                                   ;
; state[*]            ; reconfig_clock ; 7.730 ; 7.752 ; Rise            ; reconfig_clock                                   ;
;  state[0]           ; reconfig_clock ; 7.730 ; 7.752 ; Rise            ; reconfig_clock                                   ;
;  state[1]           ; reconfig_clock ; 7.254 ; 7.170 ; Rise            ; reconfig_clock                                   ;
; trigger             ; reconfig_clock ; 9.179 ; 9.422 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 8.308 ; 7.590 ; Fall            ; reconfig_clock                                   ;
; scandataout         ; reconfig_clock ;       ; 6.571 ; Fall            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 9.767 ; 6.272 ; Fall            ; reconfig_clock                                   ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; Data Port           ; Clock Port     ; Rise  ; Fall  ; Clock Port Edge ; Clock Reference                                  ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; c0                  ; pll_inclk      ; 0.646 ;       ; Rise            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; c0                  ; pll_inclk      ; 0.646 ; 0.645 ; Fall            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; busy                ; reconfig_clock ; 8.231 ; 8.125 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 8.186 ; 8.077 ; Rise            ; reconfig_clock                                   ;
; count[*]            ; reconfig_clock ; 6.725 ; 6.713 ; Rise            ; reconfig_clock                                   ;
;  count[0]           ; reconfig_clock ; 7.716 ; 7.569 ; Rise            ; reconfig_clock                                   ;
;  count[1]           ; reconfig_clock ; 7.028 ; 6.976 ; Rise            ; reconfig_clock                                   ;
;  count[2]           ; reconfig_clock ; 6.725 ; 6.713 ; Rise            ; reconfig_clock                                   ;
; data_out[*]         ; reconfig_clock ; 6.476 ; 6.465 ; Rise            ; reconfig_clock                                   ;
;  data_out[0]        ; reconfig_clock ; 7.033 ; 6.995 ; Rise            ; reconfig_clock                                   ;
;  data_out[1]        ; reconfig_clock ; 7.278 ; 7.250 ; Rise            ; reconfig_clock                                   ;
;  data_out[2]        ; reconfig_clock ; 6.563 ; 6.549 ; Rise            ; reconfig_clock                                   ;
;  data_out[3]        ; reconfig_clock ; 7.008 ; 6.970 ; Rise            ; reconfig_clock                                   ;
;  data_out[4]        ; reconfig_clock ; 7.269 ; 7.212 ; Rise            ; reconfig_clock                                   ;
;  data_out[5]        ; reconfig_clock ; 6.822 ; 6.864 ; Rise            ; reconfig_clock                                   ;
;  data_out[6]        ; reconfig_clock ; 6.584 ; 6.627 ; Rise            ; reconfig_clock                                   ;
;  data_out[7]        ; reconfig_clock ; 6.476 ; 6.465 ; Rise            ; reconfig_clock                                   ;
;  data_out[8]        ; reconfig_clock ; 7.421 ; 7.344 ; Rise            ; reconfig_clock                                   ;
; rom_address_out[*]  ; reconfig_clock ; 7.517 ; 7.500 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[0] ; reconfig_clock ; 7.921 ; 7.855 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[1] ; reconfig_clock ; 7.517 ; 7.500 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[2] ; reconfig_clock ; 7.636 ; 7.628 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[3] ; reconfig_clock ; 7.930 ; 7.877 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[4] ; reconfig_clock ; 7.956 ; 7.899 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[5] ; reconfig_clock ; 7.523 ; 7.505 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[6] ; reconfig_clock ; 7.705 ; 7.654 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[7] ; reconfig_clock ; 7.880 ; 7.852 ; Rise            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 6.388 ; 6.272 ; Rise            ; reconfig_clock                                   ;
; state[*]            ; reconfig_clock ; 7.173 ; 7.092 ; Rise            ; reconfig_clock                                   ;
;  state[0]           ; reconfig_clock ; 7.628 ; 7.647 ; Rise            ; reconfig_clock                                   ;
;  state[1]           ; reconfig_clock ; 7.173 ; 7.092 ; Rise            ; reconfig_clock                                   ;
; trigger             ; reconfig_clock ; 7.898 ; 7.978 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 8.186 ; 7.469 ; Fall            ; reconfig_clock                                   ;
; scandataout         ; reconfig_clock ;       ; 6.558 ; Fall            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 6.388 ; 6.272 ; Fall            ; reconfig_clock                                   ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+


+-------------------------------------------------------------------+
; Propagation Delay                                                 ;
+---------------+---------------+--------+--------+--------+--------+
; Input Port    ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+---------------+---------------+--------+--------+--------+--------+
; mif_select[0] ; next_state[0] ; 8.609  ;        ;        ; 8.704  ;
; mif_select[0] ; next_state[1] ; 8.986  ;        ;        ; 9.077  ;
; mif_select[0] ; trigger       ; 10.012 ; 10.202 ; 10.181 ; 10.331 ;
; mif_select[1] ; next_state[0] ;        ; 8.942  ; 9.147  ;        ;
; mif_select[1] ; next_state[1] ; 9.350  ;        ;        ; 9.462  ;
; mif_select[1] ; trigger       ; 10.422 ; 10.522 ; 10.491 ; 10.749 ;
; pll_areset    ; scandone      ; 11.318 ;        ;        ; 11.637 ;
+---------------+---------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Minimum Propagation Delay                                         ;
+---------------+---------------+--------+--------+--------+--------+
; Input Port    ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+---------------+---------------+--------+--------+--------+--------+
; mif_select[0] ; next_state[0] ; 8.379  ;        ;        ; 8.462  ;
; mif_select[0] ; next_state[1] ; 8.740  ;        ;        ; 8.820  ;
; mif_select[0] ; trigger       ; 9.708  ; 9.891  ; 9.862  ; 10.010 ;
; mif_select[1] ; next_state[0] ;        ; 8.621  ; 8.831  ;        ;
; mif_select[1] ; next_state[1] ; 9.028  ;        ;        ; 9.117  ;
; mif_select[1] ; trigger       ; 10.096 ; 10.195 ; 10.160 ; 10.410 ;
; pll_areset    ; scandone      ; 10.948 ;        ;        ; 11.212 ;
+---------------+---------------+--------+--------+--------+--------+


--------------
; Report DDR ;
--------------
Nothing to report.


+-------------------------------------------------------------------+
;  Slow 1200mV 0C Model Fmax Summary                                ;
+------------+-----------------+----------------+-------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note              ;
+------------+-----------------+----------------+-------------------+
; 113.58 MHz ; 100.0 MHz       ; reconfig_clock ; limit due to tmin ;
+------------+-----------------+----------------+-------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
;  Slow 1200mV 0C Model Setup Summary     ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; reconfig_clock ; -4.983 ; -204.211      ;
+----------------+--------+---------------+


+----------------------------------------+
;  Slow 1200mV 0C Model Hold Summary     ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 0.426 ; 0.000         ;
+----------------+-------+---------------+


+-----------------------------------------+
;  Slow 1200mV 0C Model Recovery Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; reconfig_clock ; -0.737 ; -11.236       ;
+----------------+--------+---------------+


+----------------------------------------+
;  Slow 1200mV 0C Model Removal Summary  ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 1.321 ; 0.000         ;
+----------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  Slow 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                         ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock          ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.000 ; 1.000        ; 10.000         ; Period ; reconfig_clock ; Rise       ; altpll0:inst|altpll:altpll_component|altpll_6ig1:auto_generated|pll1~OBSERVABLESCANDFF                                                                                            ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|q_a[0]                                                                                   ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ram_block1a0~porta_re_reg                                                                ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_re_reg       ;
; -3.291 ; 1.000        ; 4.291          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Period ; reconfig_clock ; Rise       ; reconfig_clock                                                                                                                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|rden_a_store                                                                             ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_data_state                                                                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_ena_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[0]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[1]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[2]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[3]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[4]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[5]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[6]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[7]                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[0]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[1]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[2]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[3]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[4]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[5]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[6]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[7]                                                                     ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_init_state                                                                    ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_state                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate2_state                                                                  ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate3_state                                                                  ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate_state                                                                   ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|idle_state                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[6]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[7]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[0]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[1]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[2]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[3]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[4]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[5]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[6]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[7]                        ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4]                         ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_state                                                                      ;
; -1.500 ; 1.000        ; 2.500          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_first_state                                                                     ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; Data Port         ; Clock Port     ; Rise   ; Fall   ; Clock Port Edge ; Clock Reference ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; mif_select[*]     ; reconfig_clock ; 3.349  ; 3.423  ; Rise            ; reconfig_clock  ;
;  mif_select[0]    ; reconfig_clock ; 3.313  ; 3.357  ; Rise            ; reconfig_clock  ;
;  mif_select[1]    ; reconfig_clock ; 3.349  ; 3.423  ; Rise            ; reconfig_clock  ;
; pll_areset        ; reconfig_clock ; 7.294  ; 7.486  ; Rise            ; reconfig_clock  ;
; read_param        ; reconfig_clock ; 2.747  ; 2.867  ; Rise            ; reconfig_clock  ;
; reconfig_clock    ; reconfig_clock ; 2.808  ; 2.747  ; Rise            ; reconfig_clock  ;
; reconfig_reset    ; reconfig_clock ; -0.238 ; -0.323 ; Rise            ; reconfig_clock  ;
; reset_mifselect   ; reconfig_clock ; 0.084  ; 0.023  ; Rise            ; reconfig_clock  ;
; reset_rom_address ; reconfig_clock ; 3.691  ; 3.784  ; Rise            ; reconfig_clock  ;
; write_param       ; reconfig_clock ; 2.984  ; 3.110  ; Rise            ; reconfig_clock  ;
+-------------------+----------------+--------+--------+-----------------+-----------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; Data Port         ; Clock Port     ; Rise   ; Fall   ; Clock Port Edge ; Clock Reference ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; mif_select[*]     ; reconfig_clock ; -1.361 ; -1.413 ; Rise            ; reconfig_clock  ;
;  mif_select[0]    ; reconfig_clock ; -1.361 ; -1.413 ; Rise            ; reconfig_clock  ;
;  mif_select[1]    ; reconfig_clock ; -1.633 ; -1.668 ; Rise            ; reconfig_clock  ;
; pll_areset        ; reconfig_clock ; -6.136 ; -6.234 ; Rise            ; reconfig_clock  ;
; read_param        ; reconfig_clock ; -1.661 ; -1.698 ; Rise            ; reconfig_clock  ;
; reconfig_clock    ; reconfig_clock ; -1.982 ; -1.875 ; Rise            ; reconfig_clock  ;
; reconfig_reset    ; reconfig_clock ; 0.424  ; 0.502  ; Rise            ; reconfig_clock  ;
; reset_mifselect   ; reconfig_clock ; -0.020 ; 0.039  ; Rise            ; reconfig_clock  ;
; reset_rom_address ; reconfig_clock ; -2.009 ; -2.000 ; Rise            ; reconfig_clock  ;
; write_param       ; reconfig_clock ; -1.668 ; -1.772 ; Rise            ; reconfig_clock  ;
+-------------------+----------------+--------+--------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; Data Port           ; Clock Port     ; Rise  ; Fall  ; Clock Port Edge ; Clock Reference                                  ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; c0                  ; pll_inclk      ; 0.960 ;       ; Rise            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; c0                  ; pll_inclk      ; 0.960 ; 0.955 ; Fall            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; busy                ; reconfig_clock ; 8.325 ; 8.000 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 7.911 ; 7.655 ; Rise            ; reconfig_clock                                   ;
; count[*]            ; reconfig_clock ; 7.434 ; 7.168 ; Rise            ; reconfig_clock                                   ;
;  count[0]           ; reconfig_clock ; 7.434 ; 7.168 ; Rise            ; reconfig_clock                                   ;
;  count[1]           ; reconfig_clock ; 6.745 ; 6.648 ; Rise            ; reconfig_clock                                   ;
;  count[2]           ; reconfig_clock ; 6.450 ; 6.412 ; Rise            ; reconfig_clock                                   ;
; data_out[*]         ; reconfig_clock ; 7.167 ; 6.968 ; Rise            ; reconfig_clock                                   ;
;  data_out[0]        ; reconfig_clock ; 6.763 ; 6.659 ; Rise            ; reconfig_clock                                   ;
;  data_out[1]        ; reconfig_clock ; 6.999 ; 6.908 ; Rise            ; reconfig_clock                                   ;
;  data_out[2]        ; reconfig_clock ; 6.304 ; 6.228 ; Rise            ; reconfig_clock                                   ;
;  data_out[3]        ; reconfig_clock ; 6.733 ; 6.615 ; Rise            ; reconfig_clock                                   ;
;  data_out[4]        ; reconfig_clock ; 6.994 ; 6.849 ; Rise            ; reconfig_clock                                   ;
;  data_out[5]        ; reconfig_clock ; 6.558 ; 6.518 ; Rise            ; reconfig_clock                                   ;
;  data_out[6]        ; reconfig_clock ; 6.313 ; 6.282 ; Rise            ; reconfig_clock                                   ;
;  data_out[7]        ; reconfig_clock ; 6.212 ; 6.143 ; Rise            ; reconfig_clock                                   ;
;  data_out[8]        ; reconfig_clock ; 7.167 ; 6.968 ; Rise            ; reconfig_clock                                   ;
; rom_address_out[*]  ; reconfig_clock ; 8.195 ; 8.036 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[0] ; reconfig_clock ; 8.164 ; 8.036 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[1] ; reconfig_clock ; 7.910 ; 7.727 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[2] ; reconfig_clock ; 7.674 ; 7.496 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[3] ; reconfig_clock ; 8.167 ; 7.967 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[4] ; reconfig_clock ; 8.195 ; 8.018 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[5] ; reconfig_clock ; 7.638 ; 7.457 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[6] ; reconfig_clock ; 7.965 ; 7.782 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[7] ; reconfig_clock ; 7.976 ; 7.773 ; Rise            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 9.215 ; 9.205 ; Rise            ; reconfig_clock                                   ;
; state[*]            ; reconfig_clock ; 7.326 ; 7.291 ; Rise            ; reconfig_clock                                   ;
;  state[0]           ; reconfig_clock ; 7.326 ; 7.291 ; Rise            ; reconfig_clock                                   ;
;  state[1]           ; reconfig_clock ; 6.905 ; 6.727 ; Rise            ; reconfig_clock                                   ;
; trigger             ; reconfig_clock ; 8.521 ; 8.895 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 7.911 ; 7.101 ; Fall            ; reconfig_clock                                   ;
; scandataout         ; reconfig_clock ;       ; 6.245 ; Fall            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 9.215 ; 5.969 ; Fall            ; reconfig_clock                                   ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; Data Port           ; Clock Port     ; Rise  ; Fall  ; Clock Port Edge ; Clock Reference                                  ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; c0                  ; pll_inclk      ; 0.960 ;       ; Rise            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; c0                  ; pll_inclk      ; 0.960 ; 0.955 ; Fall            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; busy                ; reconfig_clock ; 7.809 ; 7.584 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 7.795 ; 7.549 ; Rise            ; reconfig_clock                                   ;
; count[*]            ; reconfig_clock ; 6.390 ; 6.352 ; Rise            ; reconfig_clock                                   ;
;  count[0]           ; reconfig_clock ; 7.337 ; 7.081 ; Rise            ; reconfig_clock                                   ;
;  count[1]           ; reconfig_clock ; 6.673 ; 6.579 ; Rise            ; reconfig_clock                                   ;
;  count[2]           ; reconfig_clock ; 6.390 ; 6.352 ; Rise            ; reconfig_clock                                   ;
; data_out[*]         ; reconfig_clock ; 6.162 ; 6.095 ; Rise            ; reconfig_clock                                   ;
;  data_out[0]        ; reconfig_clock ; 6.691 ; 6.590 ; Rise            ; reconfig_clock                                   ;
;  data_out[1]        ; reconfig_clock ; 6.917 ; 6.829 ; Rise            ; reconfig_clock                                   ;
;  data_out[2]        ; reconfig_clock ; 6.250 ; 6.176 ; Rise            ; reconfig_clock                                   ;
;  data_out[3]        ; reconfig_clock ; 6.662 ; 6.548 ; Rise            ; reconfig_clock                                   ;
;  data_out[4]        ; reconfig_clock ; 6.915 ; 6.775 ; Rise            ; reconfig_clock                                   ;
;  data_out[5]        ; reconfig_clock ; 6.494 ; 6.454 ; Rise            ; reconfig_clock                                   ;
;  data_out[6]        ; reconfig_clock ; 6.261 ; 6.231 ; Rise            ; reconfig_clock                                   ;
;  data_out[7]        ; reconfig_clock ; 6.162 ; 6.095 ; Rise            ; reconfig_clock                                   ;
;  data_out[8]        ; reconfig_clock ; 7.081 ; 6.890 ; Rise            ; reconfig_clock                                   ;
; rom_address_out[*]  ; reconfig_clock ; 7.131 ; 7.025 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[0] ; reconfig_clock ; 7.524 ; 7.371 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[1] ; reconfig_clock ; 7.131 ; 7.025 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[2] ; reconfig_clock ; 7.255 ; 7.131 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[3] ; reconfig_clock ; 7.536 ; 7.369 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[4] ; reconfig_clock ; 7.542 ; 7.402 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[5] ; reconfig_clock ; 7.145 ; 7.028 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[6] ; reconfig_clock ; 7.317 ; 7.170 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[7] ; reconfig_clock ; 7.470 ; 7.333 ; Rise            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 6.064 ; 5.969 ; Rise            ; reconfig_clock                                   ;
; state[*]            ; reconfig_clock ; 6.828 ; 6.657 ; Rise            ; reconfig_clock                                   ;
;  state[0]           ; reconfig_clock ; 7.230 ; 7.196 ; Rise            ; reconfig_clock                                   ;
;  state[1]           ; reconfig_clock ; 6.828 ; 6.657 ; Rise            ; reconfig_clock                                   ;
; trigger             ; reconfig_clock ; 7.380 ; 7.571 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 7.795 ; 6.995 ; Fall            ; reconfig_clock                                   ;
; scandataout         ; reconfig_clock ;       ; 6.233 ; Fall            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 6.064 ; 5.969 ; Fall            ; reconfig_clock                                   ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+---------------+---------------+--------+-------+-------+--------+
; Input Port    ; Output Port   ; RR     ; RF    ; FR    ; FF     ;
+---------------+---------------+--------+-------+-------+--------+
; mif_select[0] ; next_state[0] ; 8.039  ;       ;       ; 8.023  ;
; mif_select[0] ; next_state[1] ; 8.400  ;       ;       ; 8.355  ;
; mif_select[0] ; trigger       ; 9.207  ; 9.541 ; 9.290 ; 9.588  ;
; mif_select[1] ; next_state[0] ;        ; 8.326 ; 8.438 ;        ;
; mif_select[1] ; next_state[1] ; 8.746  ;       ;       ; 8.688  ;
; mif_select[1] ; trigger       ; 9.595  ; 9.846 ; 9.553 ; 9.948  ;
; pll_areset    ; scandone      ; 10.550 ;       ;       ; 10.708 ;
+---------------+---------------+--------+-------+-------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+---------------+---------------+--------+-------+-------+--------+
; Input Port    ; Output Port   ; RR     ; RF    ; FR    ; FF     ;
+---------------+---------------+--------+-------+-------+--------+
; mif_select[0] ; next_state[0] ; 7.833  ;       ;       ; 7.809  ;
; mif_select[0] ; next_state[1] ; 8.180  ;       ;       ; 8.127  ;
; mif_select[0] ; trigger       ; 8.939  ; 9.256 ; 9.008 ; 9.295  ;
; mif_select[1] ; next_state[0] ;        ; 8.043 ; 8.155 ;        ;
; mif_select[1] ; next_state[1] ; 8.452  ;       ;       ; 8.379  ;
; mif_select[1] ; trigger       ; 9.308  ; 9.548 ; 9.262 ; 9.640  ;
; pll_areset    ; scandone      ; 10.218 ;       ;       ; 10.328 ;
+---------------+---------------+--------+-------+-------+--------+


--------------
; Report DDR ;
--------------
Nothing to report.


+-----------------------------------------+
;  Fast 1200mV 0C Model Setup Summary     ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; reconfig_clock ; -3.343 ; -57.606       ;
+----------------+--------+---------------+


+----------------------------------------+
;  Fast 1200mV 0C Model Hold Summary     ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 0.223 ; 0.000         ;
+----------------+-------+---------------+


+----------------------------------------+
;  Fast 1200mV 0C Model Recovery Summary ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 0.047 ; 0.000         ;
+----------------+-------+---------------+


+----------------------------------------+
;  Fast 1200mV 0C Model Removal Summary  ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; reconfig_clock ; 0.693 ; 0.000         ;
+----------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  Fast 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                         ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock          ; Clock Edge ; Target                                                                                                                                                                            ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.000 ; 1.000        ; 10.000         ; Period ; reconfig_clock ; Rise       ; altpll0:inst|altpll:altpll_component|altpll_6ig1:auto_generated|pll1~OBSERVABLESCANDFF                                                                                            ;
; -3.000 ; 1.000        ; 4.000          ; Period ; reconfig_clock ; Rise       ; reconfig_clock                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|q_a[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|ram_block1a0~porta_re_reg                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; In100MHz_out100MHz:inst14|altsyncram:altsyncram_component|altsyncram_v3b1:auto_generated|rden_a_store                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_data_state                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C0_ena_state                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_data_state                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C1_ena_state                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_data_state                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C2_ena_state                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_data_state                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C3_ena_state                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_data_state                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|C4_ena_state                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom2[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[0]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[1]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[2]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[3]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[4]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[5]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[6]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|addr_from_rom[7]                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|altsyncram:altsyncram4|altsyncram_8kt:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_init_state                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|areset_state                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate2_state                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate3_state                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|configupdate_state                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|idle_state                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[5]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[6]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[7]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[5]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[6]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[7]                        ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_data_state                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Period ; reconfig_clock ; Rise       ; altpll_reconfig0:inst1|altpll_reconfig0_pllrcfg_9961:altpll_reconfig0_pllrcfg_9961_component|read_first_state                                                                     ;
+--------+--------------+----------------+--------+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; Data Port         ; Clock Port     ; Rise   ; Fall   ; Clock Port Edge ; Clock Reference ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; mif_select[*]     ; reconfig_clock ; 1.908  ; 1.730  ; Rise            ; reconfig_clock  ;
;  mif_select[0]    ; reconfig_clock ; 1.826  ; 1.682  ; Rise            ; reconfig_clock  ;
;  mif_select[1]    ; reconfig_clock ; 1.908  ; 1.730  ; Rise            ; reconfig_clock  ;
; pll_areset        ; reconfig_clock ; 4.208  ; 4.102  ; Rise            ; reconfig_clock  ;
; read_param        ; reconfig_clock ; 1.576  ; 1.384  ; Rise            ; reconfig_clock  ;
; reconfig_clock    ; reconfig_clock ; 1.668  ; 1.152  ; Rise            ; reconfig_clock  ;
; reconfig_reset    ; reconfig_clock ; -0.112 ; -0.611 ; Rise            ; reconfig_clock  ;
; reset_mifselect   ; reconfig_clock ; 0.065  ; -0.429 ; Rise            ; reconfig_clock  ;
; reset_rom_address ; reconfig_clock ; 2.058  ; 1.895  ; Rise            ; reconfig_clock  ;
; write_param       ; reconfig_clock ; 1.679  ; 1.600  ; Rise            ; reconfig_clock  ;
+-------------------+----------------+--------+--------+-----------------+-----------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; Data Port         ; Clock Port     ; Rise   ; Fall   ; Clock Port Edge ; Clock Reference ;
+-------------------+----------------+--------+--------+-----------------+-----------------+
; mif_select[*]     ; reconfig_clock ; -0.796 ; -0.645 ; Rise            ; reconfig_clock  ;
;  mif_select[0]    ; reconfig_clock ; -0.796 ; -0.645 ; Rise            ; reconfig_clock  ;
;  mif_select[1]    ; reconfig_clock ; -0.944 ; -0.805 ; Rise            ; reconfig_clock  ;
; pll_areset        ; reconfig_clock ; -3.568 ; -3.466 ; Rise            ; reconfig_clock  ;
; read_param        ; reconfig_clock ; -0.951 ; -0.847 ; Rise            ; reconfig_clock  ;
; reconfig_clock    ; reconfig_clock ; -1.217 ; -0.739 ; Rise            ; reconfig_clock  ;
; reconfig_reset    ; reconfig_clock ; 0.208  ; 0.699  ; Rise            ; reconfig_clock  ;
; reset_mifselect   ; reconfig_clock ; -0.033 ; 0.459  ; Rise            ; reconfig_clock  ;
; reset_rom_address ; reconfig_clock ; -1.123 ; -0.986 ; Rise            ; reconfig_clock  ;
; write_param       ; reconfig_clock ; -1.002 ; -0.885 ; Rise            ; reconfig_clock  ;
+-------------------+----------------+--------+--------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; Data Port           ; Clock Port     ; Rise  ; Fall  ; Clock Port Edge ; Clock Reference                                  ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; c0                  ; pll_inclk      ; 0.621 ;       ; Rise            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; c0                  ; pll_inclk      ; 0.621 ; 0.634 ; Fall            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; busy                ; reconfig_clock ; 4.862 ; 4.927 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 4.567 ; 4.805 ; Rise            ; reconfig_clock                                   ;
; count[*]            ; reconfig_clock ; 4.347 ; 4.523 ; Rise            ; reconfig_clock                                   ;
;  count[0]           ; reconfig_clock ; 4.347 ; 4.523 ; Rise            ; reconfig_clock                                   ;
;  count[1]           ; reconfig_clock ; 4.070 ; 4.221 ; Rise            ; reconfig_clock                                   ;
;  count[2]           ; reconfig_clock ; 3.900 ; 4.016 ; Rise            ; reconfig_clock                                   ;
; data_out[*]         ; reconfig_clock ; 4.213 ; 4.389 ; Rise            ; reconfig_clock                                   ;
;  data_out[0]        ; reconfig_clock ; 4.047 ; 4.166 ; Rise            ; reconfig_clock                                   ;
;  data_out[1]        ; reconfig_clock ; 4.172 ; 4.303 ; Rise            ; reconfig_clock                                   ;
;  data_out[2]        ; reconfig_clock ; 3.800 ; 3.909 ; Rise            ; reconfig_clock                                   ;
;  data_out[3]        ; reconfig_clock ; 4.028 ; 4.164 ; Rise            ; reconfig_clock                                   ;
;  data_out[4]        ; reconfig_clock ; 4.147 ; 4.301 ; Rise            ; reconfig_clock                                   ;
;  data_out[5]        ; reconfig_clock ; 3.938 ; 4.073 ; Rise            ; reconfig_clock                                   ;
;  data_out[6]        ; reconfig_clock ; 3.805 ; 3.962 ; Rise            ; reconfig_clock                                   ;
;  data_out[7]        ; reconfig_clock ; 3.757 ; 3.862 ; Rise            ; reconfig_clock                                   ;
;  data_out[8]        ; reconfig_clock ; 4.213 ; 4.389 ; Rise            ; reconfig_clock                                   ;
; rom_address_out[*]  ; reconfig_clock ; 4.783 ; 4.981 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[0] ; reconfig_clock ; 4.744 ; 4.974 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[1] ; reconfig_clock ; 4.576 ; 4.819 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[2] ; reconfig_clock ; 4.448 ; 4.664 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[3] ; reconfig_clock ; 4.737 ; 4.961 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[4] ; reconfig_clock ; 4.783 ; 4.981 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[5] ; reconfig_clock ; 4.450 ; 4.629 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[6] ; reconfig_clock ; 4.645 ; 4.822 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[7] ; reconfig_clock ; 4.622 ; 4.845 ; Rise            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 5.456 ; 5.598 ; Rise            ; reconfig_clock                                   ;
; state[*]            ; reconfig_clock ; 4.401 ; 4.599 ; Rise            ; reconfig_clock                                   ;
;  state[0]           ; reconfig_clock ; 4.401 ; 4.599 ; Rise            ; reconfig_clock                                   ;
;  state[1]           ; reconfig_clock ; 4.091 ; 4.228 ; Rise            ; reconfig_clock                                   ;
; trigger             ; reconfig_clock ; 5.248 ; 5.097 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 4.567 ; 4.157 ; Fall            ; reconfig_clock                                   ;
; scandataout         ; reconfig_clock ;       ; 3.574 ; Fall            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 5.456 ; 3.436 ; Fall            ; reconfig_clock                                   ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; Data Port           ; Clock Port     ; Rise  ; Fall  ; Clock Port Edge ; Clock Reference                                  ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+
; c0                  ; pll_inclk      ; 0.621 ;       ; Rise            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; c0                  ; pll_inclk      ; 0.621 ; 0.634 ; Fall            ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; busy                ; reconfig_clock ; 4.532 ; 4.721 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 4.510 ; 4.741 ; Rise            ; reconfig_clock                                   ;
; count[*]            ; reconfig_clock ; 3.869 ; 3.980 ; Rise            ; reconfig_clock                                   ;
;  count[0]           ; reconfig_clock ; 4.299 ; 4.469 ; Rise            ; reconfig_clock                                   ;
;  count[1]           ; reconfig_clock ; 4.031 ; 4.177 ; Rise            ; reconfig_clock                                   ;
;  count[2]           ; reconfig_clock ; 3.869 ; 3.980 ; Rise            ; reconfig_clock                                   ;
; data_out[*]         ; reconfig_clock ; 3.731 ; 3.833 ; Rise            ; reconfig_clock                                   ;
;  data_out[0]        ; reconfig_clock ; 4.009 ; 4.124 ; Rise            ; reconfig_clock                                   ;
;  data_out[1]        ; reconfig_clock ; 4.129 ; 4.256 ; Rise            ; reconfig_clock                                   ;
;  data_out[2]        ; reconfig_clock ; 3.773 ; 3.878 ; Rise            ; reconfig_clock                                   ;
;  data_out[3]        ; reconfig_clock ; 3.991 ; 4.122 ; Rise            ; reconfig_clock                                   ;
;  data_out[4]        ; reconfig_clock ; 4.108 ; 4.257 ; Rise            ; reconfig_clock                                   ;
;  data_out[5]        ; reconfig_clock ; 3.905 ; 4.035 ; Rise            ; reconfig_clock                                   ;
;  data_out[6]        ; reconfig_clock ; 3.779 ; 3.930 ; Rise            ; reconfig_clock                                   ;
;  data_out[7]        ; reconfig_clock ; 3.731 ; 3.833 ; Rise            ; reconfig_clock                                   ;
;  data_out[8]        ; reconfig_clock ; 4.170 ; 4.341 ; Rise            ; reconfig_clock                                   ;
; rom_address_out[*]  ; reconfig_clock ; 4.199 ; 4.375 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[0] ; reconfig_clock ; 4.411 ; 4.587 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[1] ; reconfig_clock ; 4.199 ; 4.400 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[2] ; reconfig_clock ; 4.263 ; 4.440 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[3] ; reconfig_clock ; 4.414 ; 4.618 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[4] ; reconfig_clock ; 4.456 ; 4.632 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[5] ; reconfig_clock ; 4.210 ; 4.375 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[6] ; reconfig_clock ; 4.317 ; 4.471 ; Rise            ; reconfig_clock                                   ;
;  rom_address_out[7] ; reconfig_clock ; 4.377 ; 4.583 ; Rise            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 3.800 ; 3.436 ; Rise            ; reconfig_clock                                   ;
; state[*]            ; reconfig_clock ; 4.053 ; 4.186 ; Rise            ; reconfig_clock                                   ;
;  state[0]           ; reconfig_clock ; 4.349 ; 4.540 ; Rise            ; reconfig_clock                                   ;
;  state[1]           ; reconfig_clock ; 4.053 ; 4.186 ; Rise            ; reconfig_clock                                   ;
; trigger             ; reconfig_clock ; 4.578 ; 4.412 ; Rise            ; reconfig_clock                                   ;
; configupdate        ; reconfig_clock ; 4.510 ; 4.090 ; Fall            ; reconfig_clock                                   ;
; scandataout         ; reconfig_clock ;       ; 3.567 ; Fall            ; reconfig_clock                                   ;
; scandone            ; reconfig_clock ; 3.800 ; 3.436 ; Fall            ; reconfig_clock                                   ;
+---------------------+----------------+-------+-------+-----------------+--------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+---------------+---------------+-------+-------+-------+-------+
; Input Port    ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+---------------+---------------+-------+-------+-------+-------+
; mif_select[0] ; next_state[0] ; 4.833 ;       ;       ; 4.789 ;
; mif_select[0] ; next_state[1] ; 5.026 ;       ;       ; 5.002 ;
; mif_select[0] ; trigger       ; 5.700 ; 5.513 ; 5.559 ; 5.353 ;
; mif_select[1] ; next_state[0] ;       ; 5.127 ; 4.892 ;       ;
; mif_select[1] ; next_state[1] ; 5.206 ;       ;       ; 5.202 ;
; mif_select[1] ; trigger       ; 5.901 ; 5.671 ; 5.723 ; 5.578 ;
; pll_areset    ; scandone      ; 6.340 ;       ;       ; 6.386 ;
+---------------+---------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+---------------+---------------+-------+-------+-------+-------+
; Input Port    ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+---------------+---------------+-------+-------+-------+-------+
; mif_select[0] ; next_state[0] ; 4.714 ;       ;       ; 4.659 ;
; mif_select[0] ; next_state[1] ; 4.899 ;       ;       ; 4.863 ;
; mif_select[0] ; trigger       ; 5.536 ; 5.362 ; 5.387 ; 5.194 ;
; mif_select[1] ; next_state[0] ;       ; 4.961 ; 4.725 ;       ;
; mif_select[1] ; next_state[1] ; 5.046 ;       ;       ; 5.021 ;
; mif_select[1] ; trigger       ; 5.730 ; 5.516 ; 5.545 ; 5.410 ;
; pll_areset    ; scandone      ; 6.151 ;       ;       ; 6.163 ;
+---------------+---------------+-------+-------+-------+-------+


--------------
; Report DDR ;
--------------
Nothing to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.521   ; 0.0   ; -0.932   ; 0.0     ; -9.000              ;
;  reconfig_clock  ; -5.521   ; 0.223 ; -0.932   ; 0.693   ; -9.000              ;
; Design-wide TNS  ; -238.408 ; 0.0   ; -14.466  ; 0.0     ; N/A                 ;
;  reconfig_clock  ; -238.408 ; 0.000 ; -14.466  ; 0.000   ; N/A                 ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                             ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Tline Length ; Tline L per Length ; Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; busy               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; trigger            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; configupdate       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; c0                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; locked             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; scandataout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; scandone           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; count[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; count[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; count[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; data_out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; next_state[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; next_state[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; reset_count[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; reset_count[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; rom_address_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; state[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; state[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Margin on Rise at FPGA Pin ; Ringback Margin on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Margin on Rise at Far-end ; Ringback Margin on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; trigger            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; configupdate       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; c0                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; locked             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; scandataout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; scandone           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; count[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; count[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; count[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; next_state[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; next_state[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; reset_count[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; reset_count[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; state[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00854 V          ; 0.118 V                             ; 0.0315 V                            ; 6.66e-010 s                 ; 6.27e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00854 V         ; 0.118 V                            ; 0.0315 V                           ; 6.66e-010 s                ; 6.27e-010 s                ; Yes                       ; Yes                       ;
; state[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00803 V          ; 0.123 V                             ; 0.0276 V                            ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00803 V         ; 0.123 V                            ; 0.0276 V                           ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-007 V                  ; 2.35 V              ; -0.0133 V           ; 0.0839 V                            ; 0.0283 V                            ; 4.31e-010 s                 ; 3.59e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-007 V                 ; 2.35 V             ; -0.0133 V          ; 0.0839 V                           ; 0.0283 V                           ; 4.31e-010 s                ; 3.59e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.0903 V                            ; 0.0452 V                            ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.0903 V                           ; 0.0452 V                           ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Margin on Rise at FPGA Pin ; Ringback Margin on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Margin on Rise at Far-end ; Ringback Margin on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; trigger            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; configupdate       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; c0                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; locked             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; scandataout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; scandone           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; count[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; count[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; count[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; next_state[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; next_state[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; reset_count[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; reset_count[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; rom_address_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; rom_address_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; state[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.72e-008 V                  ; 2.71 V              ; -0.0339 V           ; 0.145 V                             ; 0.0673 V                            ; 4.5e-010 s                  ; 4.16e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.72e-008 V                 ; 2.71 V             ; -0.0339 V          ; 0.145 V                            ; 0.0673 V                           ; 4.5e-010 s                 ; 4.16e-010 s                ; No                        ; Yes                       ;
; state[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.04e-008 V                  ; 2.72 V              ; -0.0357 V           ; 0.17 V                              ; 0.0981 V                            ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.04e-008 V                 ; 2.72 V             ; -0.0357 V          ; 0.17 V                             ; 0.0981 V                           ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                             ; 0.0782 V                            ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                            ; 0.0782 V                           ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-008 V                  ; 2.7 V               ; -0.0121 V           ; 0.274 V                             ; 0.0336 V                            ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-008 V                 ; 2.7 V              ; -0.0121 V          ; 0.274 V                            ; 0.0336 V                           ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; reconfig_clock ; reconfig_clock ; 1605     ; 5        ; 20       ; 1        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; reconfig_clock ; reconfig_clock ; 1605     ; 5        ; 20       ; 1        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; reconfig_clock ; reconfig_clock ; 18       ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; reconfig_clock ; reconfig_clock ; 18       ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No LVDS transmitter found in design.


---------------
; Report RSKM ;
---------------
No LVDS receiver found in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 8.0 Internal Build 143 01/22/2008 SJ Full Version
    Info: Processing started: Tue Jan 29 07:14:20 2008
Info: Command: quartus_sta reconfig_mif -c reconfig_mif
Info: qsta_default_script.tcl version: #104
Critical Warning: SDC file not found: 'reconfig_mif.sdc'. An SDC file is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the compiler will not properly optimize the design
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 10.000 -waveform {0.000 5.000} -name pll_inclk pll_inclk
    Info: create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name reconfig_clock reconfig_clock
Info: Analyzing  Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.521
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.521      -238.408 reconfig_clock 
Info: Worst-case hold slack is 0.483
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.483         0.000 reconfig_clock 
Info: Worst-case recovery slack is -0.932
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.932       -14.466 reconfig_clock 
Info: Worst-case removal slack is 1.452
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.452         0.000 reconfig_clock 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Setup Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      3.779      3.924 mif_select[*]        reconfig_clock       Rise             reconfig_clock      
    Info:      8.038      8.322 pll_areset           reconfig_clock       Rise             reconfig_clock      
    Info:      3.126      3.301 read_param           reconfig_clock       Rise             reconfig_clock      
    Info:      3.108      2.957 reconfig_clock       reconfig_clock       Rise             reconfig_clock      
    Info:     -0.279     -0.429 reconfig_reset       reconfig_clock       Rise             reconfig_clock      
    Info:      0.074     -0.051 reset_mifselect      reconfig_clock       Rise             reconfig_clock      
    Info:      4.158      4.316 reset_rom_address    reconfig_clock       Rise             reconfig_clock      
    Info:      3.335      3.590 write_param          reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Hold Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:     -1.574     -1.717 mif_select[*]        reconfig_clock       Rise             reconfig_clock      
    Info:     -6.748     -6.955 pll_areset           reconfig_clock       Rise             reconfig_clock      
    Info:     -1.889     -2.045 read_param           reconfig_clock       Rise             reconfig_clock      
    Info:     -2.188     -2.015 reconfig_clock       reconfig_clock       Rise             reconfig_clock      
    Info:      0.485      0.625 reconfig_reset       reconfig_clock       Rise             reconfig_clock      
    Info:     -0.004      0.120 reset_mifselect      reconfig_clock       Rise             reconfig_clock      
    Info:     -2.265     -2.378 reset_rom_address    reconfig_clock       Rise             reconfig_clock      
    Info:     -1.908     -2.125 write_param          reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Clock to Output Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      0.646            c0                   pll_inclk            Rise             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:                 0.645 c0                   pll_inclk            Fall             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:      8.817      8.551 busy                 reconfig_clock       Rise             reconfig_clock      
    Info:      8.308      8.196 configupdate         reconfig_clock       Rise             reconfig_clock      
    Info:      7.680      7.590 configupdate         reconfig_clock       Fall             reconfig_clock      
    Info:      7.819      7.666 count[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      7.512      7.432 data_out[*]          reconfig_clock       Rise             reconfig_clock      
    Info:      8.665      8.596 rom_address_out[*]   reconfig_clock       Rise             reconfig_clock      
    Info:      6.581      6.571 scandataout          reconfig_clock       Fall             reconfig_clock      
    Info:      9.767      9.836 scandone             reconfig_clock       Rise             reconfig_clock      
    Info:      6.388      6.272 scandone             reconfig_clock       Fall             reconfig_clock      
    Info:      7.730      7.752 state[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      9.179      9.422 trigger              reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Minimum Clock to Output Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      0.646            c0                   pll_inclk            Rise             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:                 0.645 c0                   pll_inclk            Fall             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:      8.231      8.125 busy                 reconfig_clock       Rise             reconfig_clock      
    Info:      8.186      8.077 configupdate         reconfig_clock       Rise             reconfig_clock      
    Info:      7.560      7.469 configupdate         reconfig_clock       Fall             reconfig_clock      
    Info:      6.725      6.713 count[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      6.476      6.465 data_out[*]          reconfig_clock       Rise             reconfig_clock      
    Info:      7.517      7.500 rom_address_out[*]   reconfig_clock       Rise             reconfig_clock      
    Info:      6.568      6.558 scandataout          reconfig_clock       Fall             reconfig_clock      
    Info:      6.388      6.272 scandone             reconfig_clock       Rise             reconfig_clock      
    Info:      6.388      6.272 scandone             reconfig_clock       Fall             reconfig_clock      
    Info:      7.173      7.092 state[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      7.898      7.978 trigger              reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Propagation Delays
    Info:         RR         RF         FR         FF Input port           Output Port
    Info: ========== ========== ========== ========== ==================== ====================
    Info:      8.609                            8.704 mif_select[0]        next_state[0]       
    Info:      8.986                            9.077 mif_select[0]        next_state[1]       
    Info:     10.012     10.202     10.181     10.331 mif_select[0]        trigger             
    Info:                 8.942      9.147            mif_select[1]        next_state[0]       
    Info:      9.350                            9.462 mif_select[1]        next_state[1]       
    Info:     10.422     10.522     10.491     10.749 mif_select[1]        trigger             
    Info:     11.318                           11.637 pll_areset           scandone            
    Info: 
Info: Minimum Propagation Delays
    Info:         RR         RF         FR         FF Input port           Output Port
    Info: ========== ========== ========== ========== ==================== ====================
    Info:      8.379                            8.462 mif_select[0]        next_state[0]       
    Info:      8.740                            8.820 mif_select[0]        next_state[1]       
    Info:      9.708      9.891      9.862     10.010 mif_select[0]        trigger             
    Info:                 8.621      8.831            mif_select[1]        next_state[0]       
    Info:      9.028                            9.117 mif_select[1]        next_state[1]       
    Info:     10.096     10.195     10.160     10.410 mif_select[1]        trigger             
    Info:     10.948                           11.212 pll_areset           scandone            
    Info: 
Info: Analyzing  Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.983
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.983      -204.211 reconfig_clock 
Info: Worst-case hold slack is 0.426
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.426         0.000 reconfig_clock 
Info: Worst-case recovery slack is -0.737
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.737       -11.236 reconfig_clock 
Info: Worst-case removal slack is 1.321
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.321         0.000 reconfig_clock 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Setup Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      3.349      3.423 mif_select[*]        reconfig_clock       Rise             reconfig_clock      
    Info:      7.294      7.486 pll_areset           reconfig_clock       Rise             reconfig_clock      
    Info:      2.747      2.867 read_param           reconfig_clock       Rise             reconfig_clock      
    Info:      2.808      2.747 reconfig_clock       reconfig_clock       Rise             reconfig_clock      
    Info:     -0.238     -0.323 reconfig_reset       reconfig_clock       Rise             reconfig_clock      
    Info:      0.084      0.023 reset_mifselect      reconfig_clock       Rise             reconfig_clock      
    Info:      3.691      3.784 reset_rom_address    reconfig_clock       Rise             reconfig_clock      
    Info:      2.984      3.110 write_param          reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Hold Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:     -1.361     -1.413 mif_select[*]        reconfig_clock       Rise             reconfig_clock      
    Info:     -6.136     -6.234 pll_areset           reconfig_clock       Rise             reconfig_clock      
    Info:     -1.661     -1.698 read_param           reconfig_clock       Rise             reconfig_clock      
    Info:     -1.982     -1.875 reconfig_clock       reconfig_clock       Rise             reconfig_clock      
    Info:      0.424      0.502 reconfig_reset       reconfig_clock       Rise             reconfig_clock      
    Info:     -0.020      0.039 reset_mifselect      reconfig_clock       Rise             reconfig_clock      
    Info:     -2.009     -2.000 reset_rom_address    reconfig_clock       Rise             reconfig_clock      
    Info:     -1.668     -1.772 write_param          reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Clock to Output Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      0.960            c0                   pll_inclk            Rise             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:                 0.955 c0                   pll_inclk            Fall             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:      8.325      8.000 busy                 reconfig_clock       Rise             reconfig_clock      
    Info:      7.911      7.655 configupdate         reconfig_clock       Rise             reconfig_clock      
    Info:      7.287      7.101 configupdate         reconfig_clock       Fall             reconfig_clock      
    Info:      7.434      7.168 count[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      7.167      6.968 data_out[*]          reconfig_clock       Rise             reconfig_clock      
    Info:      8.195      8.036 rom_address_out[*]   reconfig_clock       Rise             reconfig_clock      
    Info:      6.230      6.245 scandataout          reconfig_clock       Fall             reconfig_clock      
    Info:      9.215      9.205 scandone             reconfig_clock       Rise             reconfig_clock      
    Info:      6.064      5.969 scandone             reconfig_clock       Fall             reconfig_clock      
    Info:      7.326      7.291 state[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      8.521      8.895 trigger              reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Minimum Clock to Output Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      0.960            c0                   pll_inclk            Rise             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:                 0.955 c0                   pll_inclk            Fall             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:      7.809      7.584 busy                 reconfig_clock       Rise             reconfig_clock      
    Info:      7.795      7.549 configupdate         reconfig_clock       Rise             reconfig_clock      
    Info:      7.176      6.995 configupdate         reconfig_clock       Fall             reconfig_clock      
    Info:      6.390      6.352 count[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      6.162      6.095 data_out[*]          reconfig_clock       Rise             reconfig_clock      
    Info:      7.131      7.025 rom_address_out[*]   reconfig_clock       Rise             reconfig_clock      
    Info:      6.219      6.233 scandataout          reconfig_clock       Fall             reconfig_clock      
    Info:      6.064      5.969 scandone             reconfig_clock       Rise             reconfig_clock      
    Info:      6.064      5.969 scandone             reconfig_clock       Fall             reconfig_clock      
    Info:      6.828      6.657 state[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      7.380      7.571 trigger              reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Propagation Delays
    Info:         RR         RF         FR         FF Input port           Output Port
    Info: ========== ========== ========== ========== ==================== ====================
    Info:      8.039                            8.023 mif_select[0]        next_state[0]       
    Info:      8.400                            8.355 mif_select[0]        next_state[1]       
    Info:      9.207      9.541      9.290      9.588 mif_select[0]        trigger             
    Info:                 8.326      8.438            mif_select[1]        next_state[0]       
    Info:      8.746                            8.688 mif_select[1]        next_state[1]       
    Info:      9.595      9.846      9.553      9.948 mif_select[1]        trigger             
    Info:     10.550                           10.708 pll_areset           scandone            
    Info: 
Info: Minimum Propagation Delays
    Info:         RR         RF         FR         FF Input port           Output Port
    Info: ========== ========== ========== ========== ==================== ====================
    Info:      7.833                            7.809 mif_select[0]        next_state[0]       
    Info:      8.180                            8.127 mif_select[0]        next_state[1]       
    Info:      8.939      9.256      9.008      9.295 mif_select[0]        trigger             
    Info:                 8.043      8.155            mif_select[1]        next_state[0]       
    Info:      8.452                            8.379 mif_select[1]        next_state[1]       
    Info:      9.308      9.548      9.262      9.640 mif_select[1]        trigger             
    Info:     10.218                           10.328 pll_areset           scandone            
    Info: 
Info: Analyzing  Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.343
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.343       -57.606 reconfig_clock 
Info: Worst-case hold slack is 0.223
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.223         0.000 reconfig_clock 
Info: Worst-case recovery slack is 0.047
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.047         0.000 reconfig_clock 
Info: Worst-case removal slack is 0.693
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.693         0.000 reconfig_clock 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Setup Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      1.908      1.730 mif_select[*]        reconfig_clock       Rise             reconfig_clock      
    Info:      4.208      4.102 pll_areset           reconfig_clock       Rise             reconfig_clock      
    Info:      1.576      1.384 read_param           reconfig_clock       Rise             reconfig_clock      
    Info:      1.668      1.152 reconfig_clock       reconfig_clock       Rise             reconfig_clock      
    Info:     -0.112     -0.611 reconfig_reset       reconfig_clock       Rise             reconfig_clock      
    Info:      0.065     -0.429 reset_mifselect      reconfig_clock       Rise             reconfig_clock      
    Info:      2.058      1.895 reset_rom_address    reconfig_clock       Rise             reconfig_clock      
    Info:      1.679      1.600 write_param          reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Hold Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:     -0.796     -0.645 mif_select[*]        reconfig_clock       Rise             reconfig_clock      
    Info:     -3.568     -3.466 pll_areset           reconfig_clock       Rise             reconfig_clock      
    Info:     -0.951     -0.847 read_param           reconfig_clock       Rise             reconfig_clock      
    Info:     -1.217     -0.739 reconfig_clock       reconfig_clock       Rise             reconfig_clock      
    Info:      0.208      0.699 reconfig_reset       reconfig_clock       Rise             reconfig_clock      
    Info:     -0.033      0.459 reset_mifselect      reconfig_clock       Rise             reconfig_clock      
    Info:     -1.123     -0.986 reset_rom_address    reconfig_clock       Rise             reconfig_clock      
    Info:     -1.002     -0.885 write_param          reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Clock to Output Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      0.621            c0                   pll_inclk            Rise             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:                 0.634 c0                   pll_inclk            Fall             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:      4.862      4.927 busy                 reconfig_clock       Rise             reconfig_clock      
    Info:      4.567      4.805 configupdate         reconfig_clock       Rise             reconfig_clock      
    Info:      3.980      4.157 configupdate         reconfig_clock       Fall             reconfig_clock      
    Info:      4.347      4.523 count[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      4.213      4.389 data_out[*]          reconfig_clock       Rise             reconfig_clock      
    Info:      4.783      4.981 rom_address_out[*]   reconfig_clock       Rise             reconfig_clock      
    Info:      3.583      3.574 scandataout          reconfig_clock       Fall             reconfig_clock      
    Info:      5.456      5.598 scandone             reconfig_clock       Rise             reconfig_clock      
    Info:      3.800      3.436 scandone             reconfig_clock       Fall             reconfig_clock      
    Info:      4.401      4.599 state[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      5.248      5.097 trigger              reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Minimum Clock to Output Times
    Info:       Rise       Fall Data Port            Clock                Clock Port Edge  Clock Reference
    Info: ========== ========== ==================== ==================== ================ ====================
    Info:      0.621            c0                   pll_inclk            Rise             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:                 0.634 c0                   pll_inclk            Fall             inst|altpll_component|auto_generated|pll1|clk[0]
    Info:      4.532      4.721 busy                 reconfig_clock       Rise             reconfig_clock      
    Info:      4.510      4.741 configupdate         reconfig_clock       Rise             reconfig_clock      
    Info:      3.922      4.090 configupdate         reconfig_clock       Fall             reconfig_clock      
    Info:      3.869      3.980 count[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      3.731      3.833 data_out[*]          reconfig_clock       Rise             reconfig_clock      
    Info:      4.199      4.375 rom_address_out[*]   reconfig_clock       Rise             reconfig_clock      
    Info:      3.576      3.567 scandataout          reconfig_clock       Fall             reconfig_clock      
    Info:      3.800      3.436 scandone             reconfig_clock       Rise             reconfig_clock      
    Info:      3.800      3.436 scandone             reconfig_clock       Fall             reconfig_clock      
    Info:      4.053      4.186 state[*]             reconfig_clock       Rise             reconfig_clock      
    Info:      4.578      4.412 trigger              reconfig_clock       Rise             reconfig_clock      
    Info: 
Info: Propagation Delays
    Info:         RR         RF         FR         FF Input port           Output Port
    Info: ========== ========== ========== ========== ==================== ====================
    Info:      4.833                            4.789 mif_select[0]        next_state[0]       
    Info:      5.026                            5.002 mif_select[0]        next_state[1]       
    Info:      5.700      5.513      5.559      5.353 mif_select[0]        trigger             
    Info:                 5.127      4.892            mif_select[1]        next_state[0]       
    Info:      5.206                            5.202 mif_select[1]        next_state[1]       
    Info:      5.901      5.671      5.723      5.578 mif_select[1]        trigger             
    Info:      6.340                            6.386 pll_areset           scandone            
    Info: 
Info: Minimum Propagation Delays
    Info:         RR         RF         FR         FF Input port           Output Port
    Info: ========== ========== ========== ========== ==================== ====================
    Info:      4.714                            4.659 mif_select[0]        next_state[0]       
    Info:      4.899                            4.863 mif_select[0]        next_state[1]       
    Info:      5.536      5.362      5.387      5.194 mif_select[0]        trigger             
    Info:                 4.961      4.725            mif_select[1]        next_state[0]       
    Info:      5.046                            5.021 mif_select[1]        next_state[1]       
    Info:      5.730      5.516      5.545      5.410 mif_select[1]        trigger             
    Info:      6.151                            6.163 pll_areset           scandone            
    Info: 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Allocated 201 megabytes of memory during processing
    Info: Processing ended: Tue Jan 29 07:14:37 2008
    Info: Elapsed time: 00:00:17


