# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_1.2.srcs/sim_1/new/net_16_4_tb.vhd" \

# Do not sort compile order
nosort
