// Generated by CIRCT unknown git version
module lms_ctr(	// file.cleaned.mlir:2:3
  input         clk_clk,	// file.cleaned.mlir:2:25
                dac_spi_ext_MISO,	// file.cleaned.mlir:2:43
  input  [31:0] exfifo_if_d_export,	// file.cleaned.mlir:2:70
  input         exfifo_if_rdempty_export,	// file.cleaned.mlir:2:100
                exfifo_of_wrfull_export,	// file.cleaned.mlir:2:135
                flash_spi_MISO,	// file.cleaned.mlir:2:169
                fpga_spi_ext_MISO,	// file.cleaned.mlir:2:194
  inout         i2c_scl_export,	// file.cleaned.mlir:2:225
                i2c_sda_export,	// file.cleaned.mlir:2:253
  input  [7:0]  switch_external_connection_export,	// file.cleaned.mlir:2:278
  input         uart_external_connection_rxd,	// file.cleaned.mlir:2:322
  output        dac_spi_ext_MOSI,	// file.cleaned.mlir:2:362
                dac_spi_ext_SCLK,	// file.cleaned.mlir:2:389
                dac_spi_ext_SS_n,	// file.cleaned.mlir:2:416
                exfifo_if_rd_export,	// file.cleaned.mlir:2:443
  output [31:0] exfifo_of_d_export,	// file.cleaned.mlir:2:473
  output        exfifo_of_wr_export,	// file.cleaned.mlir:2:503
                exfifo_rst_export,	// file.cleaned.mlir:2:533
                flash_spi_MOSI,	// file.cleaned.mlir:2:561
                flash_spi_SCLK,	// file.cleaned.mlir:2:586
                flash_spi_SS_n,	// file.cleaned.mlir:2:611
                fpga_spi_ext_MOSI,	// file.cleaned.mlir:2:636
                fpga_spi_ext_SCLK,	// file.cleaned.mlir:2:664
  output [1:0]  fpga_spi_ext_SS_n,	// file.cleaned.mlir:2:692
  output [7:0]  leds_external_connection_export,	// file.cleaned.mlir:2:720
  output [3:0]  lms_ctr_gpio_external_connection_export,	// file.cleaned.mlir:2:762
  output        uart_external_connection_txd	// file.cleaned.mlir:2:812
);

  assign dac_spi_ext_MOSI = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign dac_spi_ext_SCLK = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign dac_spi_ext_SS_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign exfifo_if_rd_export = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign exfifo_of_d_export = 32'h0;	// file.cleaned.mlir:6:15, :8:5
  assign exfifo_of_wr_export = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign exfifo_rst_export = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign flash_spi_MOSI = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign flash_spi_SCLK = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign flash_spi_SS_n = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign fpga_spi_ext_MOSI = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign fpga_spi_ext_SCLK = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign fpga_spi_ext_SS_n = 2'h0;	// file.cleaned.mlir:7:14, :8:5
  assign leds_external_connection_export = 8'h0;	// file.cleaned.mlir:4:14, :8:5
  assign lms_ctr_gpio_external_connection_export = 4'h0;	// file.cleaned.mlir:3:14, :8:5
  assign uart_external_connection_txd = 1'h0;	// file.cleaned.mlir:5:14, :8:5
endmodule

