	component DE2_115_QSYS is
		port (
			clk_clk                                : in    std_logic                    := 'X'; -- clk
			led_external_connection_export         : out   std_logic_vector(7 downto 0);        -- export
			reset_reset_n                          : in    std_logic                    := 'X'; -- reset_n
			sdram_clk_clk                          : out   std_logic;                           -- clk
			vga_clk_clk                            : out   std_logic;                           -- clk
			d8m_clk_clk                            : out   std_logic;                           -- clk
			altpll_0_areset_conduit_export         : in    std_logic                    := 'X'; -- export
			altpll_0_locked_conduit_export         : out   std_logic;                           -- export
			i2c_opencores_mipi_export_scl_pad_io   : inout std_logic                    := 'X'; -- scl_pad_io
			i2c_opencores_mipi_export_sda_pad_io   : inout std_logic                    := 'X'; -- sda_pad_io
			i2c_opencores_camera_export_scl_pad_io : inout std_logic                    := 'X'; -- scl_pad_io
			i2c_opencores_camera_export_sda_pad_io : inout std_logic                    := 'X'  -- sda_pad_io
		);
	end component DE2_115_QSYS;

