>1
>2
45
0:34:rounding_overflow_arith_1380457753
1:23:rounding_overflow_arith
2:4:work
3:106:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv
4:7:GEN_GE3
5:6:32'h21
6:8:ACC_FRAC
7:6:32'h2a
8:9:ACC_WIDTH
9:6:32'h12
10:9:FRAC_DIFF
11:8:16'h7fff
12:7:MAX_VAL
13:8:16'h8000
14:7:MIN_VAL
15:5:32'hf
16:8:OUT_FRAC
17:8:32'h7fff
18:11:OUT_MAX_INT
19:12:32'hffff8000
20:11:OUT_MIN_INT
21:6:32'h10
22:9:OUT_WIDTH
23:6:32'h20
24:9:PROD_FRAC
25:6:32'h23
26:10:PROD_WIDTH
27:6:32'h18
28:9:RAW_WIDTH
29:5:32'b1
30:5:SCALE
31:6:acc_in
32:7:data_in
33:8:data_out
34:9:guard_bit
35:9:increment
36:8:overflow
37:3:raw
38:6:result
39:13:result_interm
40:9:round_bit
41:10:sticky_bit
42:9:underflow
43:8:valid_in
44:9:valid_out
<2
>3
10
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:138:10 "logic signed[41:0]" "<zin_internal>" 0 6 1 7 "integer[41:0]" "<zin_internal>" 0 10 32 41 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
4:140:10 "scalar signed[41:0]" "<zin_internal>" 0 6 1 7 "integer[41:0]" "<zin_internal>" 0 10 32 41 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
5:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:36:7 "logic" "<zin_internal>" 0 0 1 0 0
7:138:10 "logic signed[23:0]" "<zin_internal>" 0 6 1 7 "integer[23:0]" "<zin_internal>" 0 10 32 23 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
8:138:10 "logic signed[24:0]" "<zin_internal>" 0 6 1 7 "integer[24:0]" "<zin_internal>" 0 10 32 24 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
e1b2f3l1.119t0C1B4P3S47E53c13p6v5F0L3T0U0p8v7F0L2T0U0p10v9F0L25T1U0p12v11F0L22T2U0p14v13F0L23T2U0p16v15F0L5T0U0p18v17F0L19T1U0p20v19F0L20T1U0p22v21F0L4T0U0p24v23F0L7T0U0p26v25F0L6T0U0p28v27F0L27T1U0p30v29F0L8T0U0;
<4
>5
b14@31l29knt3;
@32l11knt4;
@33l14knt5;
@34l32knt6;
@35l38knt6;
@36l15knt6;
@37l36knt7;
@38l40knt5;
@39l41knt8;
@40l33knt6;
@41l34knt6;
@42l16knt6;
@43l12knt9;
@44l17knt6;
<5
>6
b6@32l41x2t4;
@43l41x13t9;
@33l41d1x3t5;
@36l41d1x6t6;
@42l41d1x12t6;
@44l41d1x14t6;
<6
>7
c0
<7
<1
>1
>2
138
0:30:fractional_decimator_352577411
1:20:fractional_decimator
2:4:work
3:100:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv
4:30:zi_int_anonblk_100629314_74_4_
5:20:COEFF_INIT_EDIT_PROC
6:31:zi_int_anonblk_100629314_120_4_
7:12:COUNTER_PROC
8:14:DELAYLINE_PROC
9:31:zi_int_anonblk_100629314_141_4_
10:31:zi_int_anonblk_100629314_146_4_
11:22:OUTPUT_AND_STATUS_PROC
12:31:zi_int_anonblk_100629314_182_4_
13:6:32'h21
14:8:ACC_FRAC
15:6:32'h2a
16:9:ACC_WIDTH
17:9:20'hfff76
18:6:COEFF0
19:9:20'hffcac
20:6:COEFF1
21:9:20'hffada
22:6:COEFF2
23:9:20'hfff7d
24:6:COEFF3
25:7:20'h309
26:6:COEFF4
27:9:20'hffe7b
28:6:COEFF5
29:9:20'hffe50
30:6:COEFF6
31:7:20'h341
32:6:COEFF7
33:9:20'hffede
34:6:COEFF8
35:9:20'hffd19
36:6:COEFF9
37:7:20'h44f
38:7:COEFF10
39:9:20'hfff5e
40:7:COEFF11
41:9:20'hffb2b
42:7:COEFF12
43:7:20'h5a7
44:7:COEFF13
45:6:20'h6b
46:7:COEFF14
47:9:20'hff873
48:7:COEFF15
49:7:20'h71e
50:7:COEFF16
51:7:20'h246
52:7:COEFF17
53:9:20'hff4c4
54:7:COEFF18
55:7:20'h898
56:7:COEFF19
57:7:20'h54b
58:7:COEFF20
59:9:20'hfefcc
60:7:COEFF21
61:7:20'ha01
62:7:COEFF22
63:7:20'ha1c
64:7:COEFF23
65:9:20'hfe8d4
66:7:COEFF24
67:7:20'hb42
68:7:COEFF25
69:8:20'h1214
70:7:COEFF26
71:9:20'hfde19
72:7:COEFF27
73:7:20'hc46
74:7:COEFF28
75:8:20'h2101
76:7:COEFF29
77:9:20'hfc9d4
78:7:COEFF30
79:7:20'hcfe
80:7:COEFF31
81:8:20'h47c8
82:7:COEFF32
83:9:20'hf8a18
84:7:COEFF33
85:7:20'hd5d
86:7:COEFF34
87:9:20'h22d87
88:7:COEFF35
89:6:32'h12
90:10:COEFF_FRAC
91:6:32'h14
92:11:COEFF_WIDTH
93:5:32'h2
94:13:COUNTER_WIDTH
95:5:32'hf
96:9:DATA_FRAC
97:6:32'h10
98:10:DATA_WIDTH
99:5:32'h3
100:1:M
101:6:32'h48
102:5:N_TAP
103:6:32'h24
104:11:PHASE_N_TAP
105:9:PROD_FRAC
106:10:PROD_WIDTH
107:5:32'b1
108:5:SCALE
109:3:acc
110:6:bypass
111:3:clk
112:13:coeff_data_in
113:14:coeff_data_out
114:54:COEFF_INIT_EDIT_PROC.zi_int_anonblk_100629314_120_4_.i
115:12:coeff_phase1
116:12:coeff_phase2
117:11:coeff_wr_en
118:9:cur_count
119:9:delayline
120:48:DELAYLINE_PROC.zi_int_anonblk_100629314_141_4_.i
121:48:DELAYLINE_PROC.zi_int_anonblk_100629314_146_4_.i
122:9:filter_in
123:10:filter_out
124:8:overflow
125:12:phase_enable
126:11:prod_result
127:6:result
128:15:result_overflow
129:16:result_underflow
130:12:result_valid
131:5:rst_n
132:9:underflow
133:8:valid_in
134:9:valid_out
135:32:zi_int_anonblk_100629314_74_4_.k
136:33:zi_int_anonblk_100629314_182_4_.j
137:18:ARITHMETIC_HANDLER
<2
>3
13
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
2:138:10 "logic signed[41:0]" "<zin_internal>" 0 6 1 7 "integer[41:0]" "<zin_internal>" 0 10 32 41 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:239:10 "logic signed[71:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[71:0]" "<zin_internal>" 0 10 32 71 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
6:239:10 "logic signed[35:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
7:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
8:239:10 "logic signed[35:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
10:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
11:36:7 "logic" "<zin_internal>" 0 0 1 0 0
12:138:10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
<3
>4
#1e1b2f3l1.210t0C9B4P3S74E74B5P3S80E125B6P3S120E120B7P3S127E137B8P3S139E150B9P3S141E141B10P3S146E146B11P3S152E175B12P3S182E182c49p14v13F0L12T0U0p16v15F0L11T0U0p18v17F0L32T1U0p20v19F0L33T1U0p22v21F0L34T1U0p24v23F0L35T1U0p26v25F0L36T1U0p28v27F0L37T1U0p30v29F0L38T1U0p32v31F0L39T1U0p34v33F0L40T1U0p36v35F0L41T1U0p38v37F0L42T1U0p40v39F0L43T1U0p42v41F0L44T1U0p44v43F0L45T1U0p46v45F0L46T1U0p48v47F0L47T1U0p50v49F0L48T1U0p52v51F0L49T1U0p54v53F0L32T1U0p56v55F0L33T1U0p58v57F0L34T1U0p60v59F0L35T1U0p62v61F0L36T1U0p64v63F0L37T1U0p66v65F0L38T1U0p68v67F0L39T1U0p70v69F0L40T1U0p72v71F0L41T1U0p74v73F0L42T1U0p76v75F0L43T1U0p78v77F0L44T1U0p80v79F0L45T1U0p82v81F0L46T1U0p84v83F0L47T1U0p86v85F0L48T1U0p88v87F0L49T1U0p90v89F0L5T0U0p92v91F0L4T0U0p94v93F0L13T0U0p96v95F0L3T0U0p98v97F0L2T0U0p100v99F0L7T0U0p102v101F0L6T0U0p104v103F0L8T0U0p105v13F0L10T0U0p106v103F0L9T0U0p108v107F0L14T0U0;
<4
>5
b28@109l53knt2;
@110l19knt3;
@111l16knt3;
@112l21knt4;
@113l23knt4;
@114l120knt5;
@115l62knt6;
@116l63knt6;
@117l20knt3;
@118l51knt7;
@119l66knt8;
@120l141knt5;
@121l146knt5;
@122l22knt9;
@123l24knt10;
@124l25knt11;
@125l68knt11;
@126l55knt12;
@127l57knt10;
@128l59knt11;
@129l60knt11;
@130l58knt11;
@131l18knt3;
@132l26knt11;
@133l17knt3;
@134l27knt11;
@135l74knt5;
@136l182knt5;
<5
>6
b12@111l182x3t3;
@133l182x25t3;
@131l182x23t3;
@110l182x2t3;
@117l182x9t3;
@112l182x4t4;
@122l182x14t9;
@113l182d1x5t4;
@123l182d1x15t10;
@124l182d1x16t11;
@132l182d1x24t11;
@134l182d1x26t11;
<6
>7
c1
@137i41l201x3 7 0 20;
<7
<1
>1
>2
44
0:33:rounding_overflow_arith_604297174
1:23:rounding_overflow_arith
2:4:work
3:106:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv
4:7:GEN_GE3
5:6:32'h21
6:8:ACC_FRAC
7:6:32'h26
8:9:ACC_WIDTH
9:6:32'h12
10:9:FRAC_DIFF
11:8:16'h7fff
12:7:MAX_VAL
13:8:16'h8000
14:7:MIN_VAL
15:5:32'hf
16:8:OUT_FRAC
17:8:32'h7fff
18:11:OUT_MAX_INT
19:12:32'hffff8000
20:11:OUT_MIN_INT
21:6:32'h10
22:9:OUT_WIDTH
23:9:PROD_FRAC
24:6:32'h24
25:10:PROD_WIDTH
26:6:32'h14
27:9:RAW_WIDTH
28:5:32'b1
29:5:SCALE
30:6:acc_in
31:7:data_in
32:8:data_out
33:9:guard_bit
34:9:increment
35:8:overflow
36:3:raw
37:6:result
38:13:result_interm
39:9:round_bit
40:10:sticky_bit
41:9:underflow
42:8:valid_in
43:9:valid_out
<2
>3
10
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:138:10 "logic signed[37:0]" "<zin_internal>" 0 6 1 7 "integer[37:0]" "<zin_internal>" 0 10 32 37 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
4:140:10 "scalar signed[37:0]" "<zin_internal>" 0 6 1 7 "integer[37:0]" "<zin_internal>" 0 10 32 37 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
5:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:36:7 "logic" "<zin_internal>" 0 0 1 0 0
7:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
8:138:10 "logic signed[20:0]" "<zin_internal>" 0 6 1 7 "integer[20:0]" "<zin_internal>" 0 10 32 20 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#2e1b2f3l1.119t0C1B4P3S47E53c13p6v5F0L3T0U0p8v7F0L2T0U0p10v9F0L25T1U0p12v11F0L22T2U0p14v13F0L23T2U0p16v15F0L5T0U0p18v17F0L19T1U0p20v19F0L20T1U0p22v21F0L4T0U0p23v5F0L7T0U0p25v24F0L6T0U0p27v26F0L27T1U0p29v28F0L8T0U0;
<4
>5
b14@30l29knt3;
@31l11knt4;
@32l14knt5;
@33l32knt6;
@34l38knt6;
@35l15knt6;
@36l36knt7;
@37l40knt5;
@38l41knt8;
@39l33knt6;
@40l34knt6;
@41l16knt6;
@42l12knt9;
@43l17knt6;
<5
>6
b6@31l41x2t4;
@42l41x13t9;
@32l41d1x3t5;
@35l41d1x6t6;
@41l41d1x12t6;
@43l41d1x14t6;
<6
>7
c0
<7
<1
>1
>2
82
0:13:IIR_160106162
1:3:IIR
2:4:work
3:83:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv
4:26:zi_int_anonblk_19938_92_4_
5:27:zi_int_anonblk_19938_103_4_
6:27:zi_int_anonblk_19938_116_4_
7:9:20'hc8f9f
8:4:A1_1
9:9:20'h37061
10:4:A1_2
11:9:20'h5907c
12:6:A1_2_4
13:7:A1_INIT
14:9:20'h2e0c3
15:4:A2_1
16:4:A2_2
17:6:A2_2_4
18:7:A2_INIT
19:6:32'h21
20:8:ACC_FRAC
21:6:32'h26
22:9:ACC_WIDTH
23:4:B0_1
24:4:B0_2
25:6:B0_2_4
26:7:B0_INIT
27:4:B1_1
28:4:B1_2
29:6:B1_2_4
30:7:B1_INIT
31:4:B2_1
32:4:B2_2
33:6:B2_2_4
34:7:B2_INIT
35:5:32'h5
36:11:COEFF_DEPTH
37:6:32'h12
38:10:COEFF_FRAC
39:6:32'h14
40:11:COEFF_WIDTH
41:5:32'hf
42:9:DATA_FRAC
43:6:32'h10
44:10:DATA_WIDTH
45:5:32'h2
46:15:DEN_COEFF_DEPTH
47:14:IIR_NOTCH_FREQ
48:5:32'h3
49:15:NUM_COEFF_DEPTH
50:9:PROD_FRAC
51:6:32'h24
52:10:PROD_WIDTH
53:5:32'b1
54:5:SCALE
55:6:bypass
56:3:clk
57:8:coeff_in
58:9:coeff_out
59:11:coeff_wr_en
60:9:den_coeff
61:12:den_products
62:6:iir_in
63:7:iir_out
64:9:num_coeff
65:12:num_products
66:8:overflow
67:12:overflow_reg
68:10:result_acc
69:14:rounded_result
70:5:rst_n
71:9:underflow
72:13:underflow_reg
73:8:valid_in
74:9:valid_out
75:13:valid_out_reg
76:7:x_delay
77:7:y_delay
78:28:zi_int_anonblk_19938_92_4_.i
79:29:zi_int_anonblk_19938_103_4_.i
80:29:zi_int_anonblk_19938_116_4_.i
81:13:ROUNDING_INST
<2
>3
16
0:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
2:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:236:10 "logic signed[1:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:236:10 "logic signed[1:0][35:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
7:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
8:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:236:10 "logic signed[2:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
10:236:10 "logic signed[2:0][35:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
11:36:7 "logic" "<zin_internal>" 0 0 1 0 0
12:138:10 "logic signed[37:0]" "<zin_internal>" 0 6 1 7 "integer[37:0]" "<zin_internal>" 0 10 32 37 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
13:236:10 "logic signed[2:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
14:236:10 "logic signed[1:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
15:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
<3
>4
#3e1b2f3l1.204t0C3B4P3S92E92B5P3S103E103B6P3S116E116c33p8v7F0L42T0U0p10v9F0L50T0U0p12v11F0L58T0U0p13v11F0L65T1U0p15v14F0L43T0U0p16v14F0L51T0U0p17v14F0L59T0U0p18v14F0L66T1U0p20v19F0L15T2U0p22v21F0L14T2U0p23v9F0L38T0U0p24v9F0L46T0U0p25v9F0L54T0U0p26v9F0L62T1U0p27v7F0L39T0U0p28v9F0L47T0U0p29v11F0L55T0U0p30v11F0L63T1U0p31v9F0L40T0U0p32v9F0L48T0U0p33v9F0L56T0U0p34v9F0L64T1U0p36v35F0L10T2U0p38v37F0L5T2U0p40v39F0L4T2U0p42v41F0L3T2U0p44v43F0L2T2U0p46v45F0L9T2U0p47v45F0L6T2U0p49v48F0L8T2U0p50v19F0L13T2U0p52v51F0L12T2U0p54v53F0L16T2U0;
<4
>5
b26@55l21knt3;
@56l18knt3;
@57l24knt4;
@58l30knt4;
@59l23knt3;
@60l69knt5;
@61l75knt6;
@62l26knt7;
@63l28knt8;
@64l68knt9;
@65l74knt10;
@66l32knt11;
@67l80knt11;
@68l77knt12;
@69l79knt8;
@70l19knt3;
@71l33knt11;
@72l81knt11;
@73l20knt3;
@74l34knt11;
@75l82knt11;
@76l71knt13;
@77l72knt14;
@78l92knt15;
@79l103knt15;
@80l116knt15;
<5
>6
b12@56l116x2t3;
@70l116x16t3;
@73l116x19t3;
@55l116x1t3;
@59l116x5t3;
@57l116x3t4;
@62l116x8t7;
@63l116d1x9t8;
@58l116d1x4t4;
@66l116d1x12t11;
@71l116d1x17t11;
@74l116d1x20t11;
<6
>7
c1
#2@81i39l194x3 7 0 20;
<7
<1
>1
>2
83
0:14:IIR_1226174297
1:3:IIR
2:4:work
3:83:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv
4:26:zi_int_anonblk_19938_92_4_
5:27:zi_int_anonblk_19938_103_4_
6:27:zi_int_anonblk_19938_116_4_
7:9:20'hc8f9f
8:4:A1_1
9:9:20'h37061
10:4:A1_2
11:9:20'h5907c
12:6:A1_2_4
13:7:A1_INIT
14:9:20'h2e0c3
15:4:A2_1
16:4:A2_2
17:6:A2_2_4
18:7:A2_INIT
19:6:32'h21
20:8:ACC_FRAC
21:6:32'h26
22:9:ACC_WIDTH
23:4:B0_1
24:4:B0_2
25:6:B0_2_4
26:7:B0_INIT
27:4:B1_1
28:4:B1_2
29:6:B1_2_4
30:7:B1_INIT
31:4:B2_1
32:4:B2_2
33:6:B2_2_4
34:7:B2_INIT
35:5:32'h5
36:11:COEFF_DEPTH
37:6:32'h12
38:10:COEFF_FRAC
39:6:32'h14
40:11:COEFF_WIDTH
41:5:32'hf
42:9:DATA_FRAC
43:6:32'h10
44:10:DATA_WIDTH
45:5:32'h2
46:15:DEN_COEFF_DEPTH
47:5:32'b0
48:14:IIR_NOTCH_FREQ
49:5:32'h3
50:15:NUM_COEFF_DEPTH
51:9:PROD_FRAC
52:6:32'h24
53:10:PROD_WIDTH
54:5:32'b1
55:5:SCALE
56:6:bypass
57:3:clk
58:8:coeff_in
59:9:coeff_out
60:11:coeff_wr_en
61:9:den_coeff
62:12:den_products
63:6:iir_in
64:7:iir_out
65:9:num_coeff
66:12:num_products
67:8:overflow
68:12:overflow_reg
69:10:result_acc
70:14:rounded_result
71:5:rst_n
72:9:underflow
73:13:underflow_reg
74:8:valid_in
75:9:valid_out
76:13:valid_out_reg
77:7:x_delay
78:7:y_delay
79:28:zi_int_anonblk_19938_92_4_.i
80:29:zi_int_anonblk_19938_103_4_.i
81:29:zi_int_anonblk_19938_116_4_.i
82:13:ROUNDING_INST
<2
>3
16
0:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
2:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:236:10 "logic signed[1:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:236:10 "logic signed[1:0][35:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
7:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
8:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:236:10 "logic signed[2:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
10:236:10 "logic signed[2:0][35:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
11:36:7 "logic" "<zin_internal>" 0 0 1 0 0
12:138:10 "logic signed[37:0]" "<zin_internal>" 0 6 1 7 "integer[37:0]" "<zin_internal>" 0 10 32 37 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
13:236:10 "logic signed[2:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
14:236:10 "logic signed[1:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
15:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
<3
>4
#4e1b2f3l1.204t0C3B4P3S92E92B5P3S103E103B6P3S116E116c33p8v7F0L42T0U0p10v9F0L50T0U0p12v11F0L58T0U0p13v7F0L65T1U0p15v14F0L43T0U0p16v14F0L51T0U0p17v14F0L59T0U0p18v14F0L66T1U0p20v19F0L15T2U0p22v21F0L14T2U0p23v9F0L38T0U0p24v9F0L46T0U0p25v9F0L54T0U0p26v9F0L62T1U0p27v7F0L39T0U0p28v9F0L47T0U0p29v11F0L55T0U0p30v7F0L63T1U0p31v9F0L40T0U0p32v9F0L48T0U0p33v9F0L56T0U0p34v9F0L64T1U0p36v35F0L10T2U0p38v37F0L5T2U0p40v39F0L4T2U0p42v41F0L3T2U0p44v43F0L2T2U0p46v45F0L9T2U0p48v47F0L6T2U0p50v49F0L8T2U0p51v19F0L13T2U0p53v52F0L12T2U0p55v54F0L16T2U0;
<4
>5
b26@56l21knt3;
@57l18knt3;
@58l24knt4;
@59l30knt4;
@60l23knt3;
@61l69knt5;
@62l75knt6;
@63l26knt7;
@64l28knt8;
@65l68knt9;
@66l74knt10;
@67l32knt11;
@68l80knt11;
@69l77knt12;
@70l79knt8;
@71l19knt3;
@72l33knt11;
@73l81knt11;
@74l20knt3;
@75l34knt11;
@76l82knt11;
@77l71knt13;
@78l72knt14;
@79l92knt15;
@80l103knt15;
@81l116knt15;
<5
>6
b12@57l116x2t3;
@71l116x16t3;
@74l116x19t3;
@56l116x1t3;
@60l116x5t3;
@58l116x3t4;
@63l116x8t7;
@64l116d1x9t8;
@59l116d1x4t4;
@67l116d1x12t11;
@72l116d1x17t11;
@75l116d1x20t11;
<6
>7
c1
#2@82i39l194x3 7 0 20;
<7
<1
>1
>2
82
0:14:IIR_1703357003
1:3:IIR
2:4:work
3:83:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv
4:26:zi_int_anonblk_19938_92_4_
5:27:zi_int_anonblk_19938_103_4_
6:27:zi_int_anonblk_19938_116_4_
7:9:20'hc8f9f
8:4:A1_1
9:9:20'h37061
10:4:A1_2
11:9:20'h5907c
12:6:A1_2_4
13:7:A1_INIT
14:9:20'h2e0c3
15:4:A2_1
16:4:A2_2
17:6:A2_2_4
18:7:A2_INIT
19:6:32'h21
20:8:ACC_FRAC
21:6:32'h26
22:9:ACC_WIDTH
23:4:B0_1
24:4:B0_2
25:6:B0_2_4
26:7:B0_INIT
27:4:B1_1
28:4:B1_2
29:6:B1_2_4
30:7:B1_INIT
31:4:B2_1
32:4:B2_2
33:6:B2_2_4
34:7:B2_INIT
35:5:32'h5
36:11:COEFF_DEPTH
37:6:32'h12
38:10:COEFF_FRAC
39:6:32'h14
40:11:COEFF_WIDTH
41:5:32'hf
42:9:DATA_FRAC
43:6:32'h10
44:10:DATA_WIDTH
45:5:32'h2
46:15:DEN_COEFF_DEPTH
47:5:32'b1
48:14:IIR_NOTCH_FREQ
49:5:32'h3
50:15:NUM_COEFF_DEPTH
51:9:PROD_FRAC
52:6:32'h24
53:10:PROD_WIDTH
54:5:SCALE
55:6:bypass
56:3:clk
57:8:coeff_in
58:9:coeff_out
59:11:coeff_wr_en
60:9:den_coeff
61:12:den_products
62:6:iir_in
63:7:iir_out
64:9:num_coeff
65:12:num_products
66:8:overflow
67:12:overflow_reg
68:10:result_acc
69:14:rounded_result
70:5:rst_n
71:9:underflow
72:13:underflow_reg
73:8:valid_in
74:9:valid_out
75:13:valid_out_reg
76:7:x_delay
77:7:y_delay
78:28:zi_int_anonblk_19938_92_4_.i
79:29:zi_int_anonblk_19938_103_4_.i
80:29:zi_int_anonblk_19938_116_4_.i
81:13:ROUNDING_INST
<2
>3
16
0:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
2:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:236:10 "logic signed[1:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:236:10 "logic signed[1:0][35:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
7:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
8:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:236:10 "logic signed[2:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
10:236:10 "logic signed[2:0][35:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[35:0]" "<zin_internal>" 0 6 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
11:36:7 "logic" "<zin_internal>" 0 0 1 0 0
12:138:10 "logic signed[37:0]" "<zin_internal>" 0 6 1 7 "integer[37:0]" "<zin_internal>" 0 10 32 37 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
13:236:10 "logic signed[2:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
14:236:10 "logic signed[1:0][15:0]" "<zin_internal>" 0 0 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
15:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
<3
>4
#5e1b2f3l1.204t0C3B4P3S92E92B5P3S103E103B6P3S116E116c33p8v7F0L42T0U0p10v9F0L50T0U0p12v11F0L58T0U0p13v9F0L65T1U0p15v14F0L43T0U0p16v14F0L51T0U0p17v14F0L59T0U0p18v14F0L66T1U0p20v19F0L15T2U0p22v21F0L14T2U0p23v9F0L38T0U0p24v9F0L46T0U0p25v9F0L54T0U0p26v9F0L62T1U0p27v7F0L39T0U0p28v9F0L47T0U0p29v11F0L55T0U0p30v9F0L63T1U0p31v9F0L40T0U0p32v9F0L48T0U0p33v9F0L56T0U0p34v9F0L64T1U0p36v35F0L10T2U0p38v37F0L5T2U0p40v39F0L4T2U0p42v41F0L3T2U0p44v43F0L2T2U0p46v45F0L9T2U0p48v47F0L6T2U0p50v49F0L8T2U0p51v19F0L13T2U0p53v52F0L12T2U0p54v47F0L16T2U0;
<4
>5
b26@55l21knt3;
@56l18knt3;
@57l24knt4;
@58l30knt4;
@59l23knt3;
@60l69knt5;
@61l75knt6;
@62l26knt7;
@63l28knt8;
@64l68knt9;
@65l74knt10;
@66l32knt11;
@67l80knt11;
@68l77knt12;
@69l79knt8;
@70l19knt3;
@71l33knt11;
@72l81knt11;
@73l20knt3;
@74l34knt11;
@75l82knt11;
@76l71knt13;
@77l72knt14;
@78l92knt15;
@79l103knt15;
@80l116knt15;
<5
>6
b12@56l116x2t3;
@70l116x16t3;
@73l116x19t3;
@55l116x1t3;
@59l116x5t3;
@57l116x3t4;
@62l116x8t7;
@63l116d1x9t8;
@58l116d1x4t4;
@66l116d1x12t11;
@71l116d1x17t11;
@74l116d1x20t11;
<6
>7
c1
#2@81i39l194x3 7 0 20;
<7
<1
>1
>2
54
0:20:IIR_chain_1931489040
1:9:IIR_chain
2:4:work
3:89:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir_chain.sv
4:5:32'h5
5:11:COEFF_DEPTH
6:6:32'h12
7:10:COEFF_FRAC
8:6:32'h14
9:11:COEFF_WIDTH
10:5:32'hf
11:9:DATA_FRAC
12:6:32'h10
13:10:DATA_WIDTH
14:5:32'h2
15:15:DEN_COEFF_DEPTH
16:5:32'b0
17:10:NOTCH_1MHZ
18:12:NOTCH_2_4MHZ
19:5:32'b1
20:10:NOTCH_2MHZ
21:5:32'h3
22:15:NUM_COEFF_DEPTH
23:11:bypass_1MHz
24:13:bypass_2_4MHz
25:11:bypass_2MHz
26:3:clk
27:13:coeff_in_1MHz
28:15:coeff_in_2_4MHz
29:13:coeff_in_2MHz
30:14:coeff_out_1MHz
31:16:coeff_out_2_4MHz
32:14:coeff_out_2MHz
33:16:coeff_wr_en_1MHz
34:18:coeff_wr_en_2_4MHz
35:16:coeff_wr_en_2MHz
36:6:iir_in
37:7:iir_out
38:12:iir_out_1MHz
39:14:iir_out_2_4MHz
40:13:overflow_1MHz
41:15:overflow_2_4MHz
42:13:overflow_2MHz
43:5:rst_n
44:14:underflow_1MHz
45:16:underflow_2_4MHz
46:14:underflow_2MHz
47:14:valid_1MHz_out
48:16:valid_2_4MHz_out
49:8:valid_in
50:9:valid_out
51:14:IIR_1MHZ_NOTCH
52:16:IIR_2_4MHZ_NOTCH
53:14:IIR_2MHZ_NOTCH
<2
>3
6
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
3:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
4:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#6e1b2f3l1.133t0c10p5v4F0L10T0U0p7v6F0L5T0U0p9v8F0L4T0U0p11v10F0L3T0U0p13v12F0L2T0U0p15v14F0L9T0U0p17v16F0L55T0U0p18v14F0L57T0U0p20v19F0L56T0U0p22v21F0L8T0U0;
<4
>5
b28@23l23knt1;
@24l45knt1;
@25l34knt1;
@26l13knt1;
@27l26knt2;
@28l48knt2;
@29l37knt2;
@30l28knt2;
@31l50knt2;
@32l39knt2;
@33l25knt1;
@34l47knt1;
@35l36knt1;
@36l17knt3;
@37l18knt4;
@38l59knt4;
@39l60knt4;
@40l30knt5;
@41l52knt5;
@42l41knt5;
@43l14knt1;
@44l31knt5;
@45l53knt5;
@46l42knt5;
@47l62knt5;
@48l63knt5;
@49l15knt1;
@50l20knt5;
<5
>6
b24@26l63x4t1;
@43l63x21t1;
@49l63x27t1;
@36l63x14t3;
@37l63d1x15t4;
@50l63d1x28t5;
@23l63x1t1;
@33l63x11t1;
@27l63x5t2;
@30l63d1x8t2;
@40l63d1x18t5;
@44l63d1x22t5;
@25l63x3t1;
@35l63x13t1;
@29l63x7t2;
@32l63d1x10t2;
@42l63d1x20t5;
@46l63d1x24t5;
@24l63x2t1;
@34l63x12t1;
@28l63x6t2;
@31l63d1x9t2;
@41l63d1x19t5;
@45l63d1x23t5;
<6
>7
c3
#4@51i54l94x3 7 0 44;
#3@52i53l72x3 7 0 44;
#5@53i55l116x3 7 0 44;
<7
<1
>1
>2
13
0:16:INTEG_1172285061
1:5:INTEG
2:4:work
3:90:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/integrator.sv
4:6:32'h14
5:9:ACC_WIDTH
6:6:32'h10
7:10:DATA_WIDTH
8:3:clk
9:7:intg_in
10:8:intg_out
11:5:rst_n
12:8:valid_in
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
<3
>4
#7e1b2f3l8.26t0c2p5v4F0L10T0U0p7v6F0L9T0U0;
<4
>5
b5@8l12knt1;
@9l15knt2;
@10l16knt3;
@11l13knt1;
@12l14knt1;
<5
>6
b5@8l16x1t1;
@11l16x4t1;
@12l16x5t1;
@9l16x2t2;
@10l16d1x3t3;
<6
>7
c0
<7
<1
>1
>2
19
0:15:COMB_1853345348
1:4:COMB
2:4:work
3:84:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/comb.sv
4:27:zi_int_anonblk_295954_26_4_
5:27:zi_int_anonblk_295954_34_4_
6:6:32'h14
7:9:ACC_WIDTH
8:5:32'b1
9:1:N
10:3:clk
11:7:comb_in
12:8:comb_out
13:9:delay_reg
14:5:rst_n
15:8:valid_in
16:9:valid_out
17:29:zi_int_anonblk_295954_26_4_.i
18:29:zi_int_anonblk_295954_34_4_.j
<2
>3
7
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
4:236:10 "logic signed[0:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:36:7 "logic" "<zin_internal>" 0 0 1 0 0
6:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
<3
>4
#8e1b2f3l10.42t0C2B4P3S26E26B5P3S34E34c2p7v6F0L11T0U0p9v8F0L12T0U0;
<4
>5
b9@10l14knt1;
@11l17knt2;
@12l18knt3;
@13l22knt4;
@14l15knt1;
@15l16knt1;
@16l19knt5;
@17l26knt6;
@18l34knt6;
<5
>6
b6@10l34x1t1;
@14l34x5t1;
@15l34x6t1;
@11l34x2t2;
@12l34d1x3t3;
@16l34d1x7t5;
<6
>7
c0
<7
<1
>1
>2
41
0:31:rounding_overflow_arith_2155540
1:23:rounding_overflow_arith
2:4:work
3:106:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv
4:7:GEN_EQ0
5:5:32'hf
6:8:ACC_FRAC
7:6:32'h14
8:9:ACC_WIDTH
9:5:32'b0
10:9:FRAC_DIFF
11:8:16'h7fff
12:7:MAX_VAL
13:8:16'h8000
14:7:MIN_VAL
15:8:OUT_FRAC
16:8:32'h7fff
17:11:OUT_MAX_INT
18:12:32'hffff8000
19:11:OUT_MIN_INT
20:6:32'h10
21:9:OUT_WIDTH
22:9:PROD_FRAC
23:10:PROD_WIDTH
24:9:RAW_WIDTH
25:5:32'b1
26:5:SCALE
27:6:acc_in
28:7:data_in
29:8:data_out
30:9:guard_bit
31:9:increment
32:8:overflow
33:3:raw
34:6:result
35:13:result_interm
36:9:round_bit
37:10:sticky_bit
38:9:underflow
39:8:valid_in
40:9:valid_out
<2
>3
9
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
4:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
5:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:36:7 "logic" "<zin_internal>" 0 0 1 0 0
7:138:10 "logic signed[20:0]" "<zin_internal>" 0 6 1 7 "integer[20:0]" "<zin_internal>" 0 10 32 20 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
8:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#9e1b2f3l1.119t0C1B4P3S68E75c13p6v5F0L3T0U0p8v7F0L2T0U0p10v9F0L25T1U0p12v11F0L22T2U0p14v13F0L23T2U0p15v5F0L5T0U0p17v16F0L19T1U0p19v18F0L20T1U0p21v20F0L4T0U0p22v9F0L7T0U0p23v9F0L6T0U0p24v7F0L27T1U0p26v25F0L8T0U0;
<4
>5
b14@27l29knt3;
@28l11knt4;
@29l14knt5;
@30l32knt6;
@31l38knt6;
@32l15knt6;
@33l36knt3;
@34l40knt5;
@35l41knt7;
@36l33knt6;
@37l34knt6;
@38l16knt6;
@39l12knt8;
@40l17knt6;
<5
>6
b6@28l41x2t4;
@39l41x13t8;
@29l41d1x3t5;
@32l41d1x6t6;
@38l41d1x12t6;
@40l41d1x14t6;
<6
>7
c0
<7
<1
>1
>2
40
0:14:CIC_1718598669
1:3:CIC
2:4:work
3:83:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv
4:7:COUNTER
5:5:32'hf
6:8:ACC_FRAC
7:6:32'h14
8:9:ACC_WIDTH
9:9:DATA_FRAC
10:6:32'h10
11:10:DATA_WIDTH
12:5:32'h4
13:9:DEC_WIDTH
14:14:MAX_DEC_FACTOR
15:5:32'b1
16:1:N
17:1:Q
18:5:SCALE
19:6:bypass
20:6:cic_in
21:7:cic_out
22:3:clk
23:8:comb_out
24:7:counter
25:10:dec_factor
26:13:dec_in_enable
27:13:decimator_out
28:8:intg_out
29:8:overflow
30:11:rounded_out
31:5:rst_n
32:9:underflow
33:13:valid_comb_in
34:8:valid_in
35:9:valid_out
36:13:valid_out_reg
37:13:ARITH_HANDLER
38:11:COMB_INST_0
39:12:INTEG_INST_0
<2
>3
9
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
3:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
4:236:10 "logic signed[0:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:121:10 "logic[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:36:7 "logic" "<zin_internal>" 0 0 1 0 0
8:138:10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
<3
>4
#10e1b2f3l16.176t0C1B4P3S83E94c9p6v5F0L22T0U0p8v7F0L23T0U0p9v5F0L18T0U0p11v10F0L17T0U0p13v12F0L24T0U0p14v10F0L21T0U0p16v15F0L20T0U0p17v15F0L19T0U0p18v15F0L25T0U0;
<4
>5
b18@19l30knt1;
@20l32knt2;
@21l33knt3;
@22l27knt1;
@23l41knt4;
@24l43knt5;
@25l31knt6;
@26l44knt7;
@27l42knt8;
@28l40knt4;
@29l36knt7;
@30l46knt3;
@31l28knt1;
@32l37knt7;
@33l49knt7;
@34l29knt1;
@35l34knt7;
@36l47knt7;
<5
>6
b10@22l49x4t1;
@31l49x13t1;
@34l49x16t1;
@19l49x1t1;
@25l49x7t6;
@20l49x2t2;
@21l49d1x3t3;
@35l49d1x17t7;
@29l49d1x11t7;
@32l49d1x14t7;
<6
>7
c3
#9@37i31l152x3 7 0 20;
#8@38i30l117x3 7 0 20;
#7@39i29l57x3 7 0 16;
<7
<1
>1
>2
68
0:15:CORE_1785410109
1:4:CORE
2:4:work
3:84:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv
4:5:32'h5
5:11:COEFF_DEPTH
6:6:32'h12
7:10:COEFF_FRAC
8:6:32'h14
9:11:COEFF_WIDTH
10:5:32'hf
11:9:DATA_FRAC
12:6:32'h10
13:10:DATA_WIDTH
14:5:32'h4
15:9:DEC_WIDTH
16:5:32'h2
17:15:DEN_COEFF_DEPTH
18:14:MAX_DEC_FACTOR
19:5:32'b1
20:1:N
21:6:32'h48
22:5:N_TAP
23:5:32'h3
24:15:NUM_COEFF_DEPTH
25:1:Q
26:10:cic_bypass
27:14:cic_dec_factor
28:12:cic_overflow
29:13:cic_underflow
30:3:clk
31:7:core_in
32:8:core_out
33:15:frac_dec_bypass
34:22:frac_dec_coeff_data_in
35:23:frac_dec_coeff_data_out
36:20:frac_dec_coeff_wr_en
37:12:frac_dec_out
38:17:frac_dec_overflow
39:18:frac_dec_underflow
40:18:frac_dec_valid_out
41:17:iir_bypass_2_4MHz
42:15:iir_bypass_5MHz
43:17:iir_coeff_in_1MHz
44:19:iir_coeff_in_2_4MHz
45:17:iir_coeff_in_2MHz
46:18:iir_coeff_out_1MHz
47:20:iir_coeff_out_2_4MHz
48:18:iir_coeff_out_2MHz
49:20:iir_coeff_wr_en_1MHz
50:22:iir_coeff_wr_en_2_4MHz
51:20:iir_coeff_wr_en_2MHz
52:7:iir_out
53:17:iir_overflow_1MHz
54:19:iir_overflow_2_4MHz
55:17:iir_overflow_2MHz
56:18:iir_underflow_1MHz
57:20:iir_underflow_2_4MHz
58:18:iir_underflow_2MHz
59:13:iir_valid_out
60:8:overflow
61:5:rst_n
62:9:underflow
63:8:valid_in
64:9:valid_out
65:3:CIC
66:20:FRACTIONAL_DECIMATOR
67:3:IIR
<2
>3
8
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:123:10 "scalar[4:0]" "<zin_internal>" 0 4 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:36:7 "logic" "<zin_internal>" 0 0 1 0 0
4:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
5:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:239:10 "logic signed[71:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[71:0]" "<zin_internal>" 0 10 32 71 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
7:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
<3
>4
#11e1b2f3l1.157t0c12p5v4F0L13T0U0p7v6F0L6T0U0p9v8F0L5T0U0p11v10F0L4T0U0p13v12F0L3T0U0p15v14F0L19T0U0p17v16F0L12T0U0p18v12F0L18T0U0p20v19F0L17T0U0p22v21F0L8T0U0p24v23F0L11T0U0p25v19F0L16T0U0;
<4
>5
b39@26l73knt1;
@27l74knt2;
@28l76knt3;
@29l77knt3;
@30l22knt1;
@31l25knt4;
@32l28knt5;
@33l34knt1;
@34l36knt6;
@35l38knt6;
@36l35knt1;
@37l41knt5;
@38l39knt3;
@39l40knt3;
@40l42knt3;
@41l61knt1;
@42l46knt1;
@43l48knt7;
@44l63knt7;
@45l55knt7;
@46l49knt7;
@47l64knt7;
@48l56knt7;
@49l47knt1;
@50l62knt1;
@51l54knt1;
@52l68knt5;
@53l50knt3;
@54l65knt3;
@55l57knt3;
@56l51knt3;
@57l66knt3;
@58l58knt3;
@59l69knt3;
@60l30knt3;
@61l24knt1;
@62l31knt3;
@63l23knt1;
@64l27knt3;
<5
>6
b39@30l77x5t1;
@63l77x38t1;
@61l77x36t1;
@31l77x6t4;
@64l77d1x39t3;
@32l77d1x7t5;
@60l77d1x35t3;
@62l77d1x37t3;
@33l77x8t1;
@36l77x11t1;
@34l77x9t6;
@35l77d1x10t6;
@38l77d1x13t3;
@39l77d1x14t3;
@37l77d1x12t5;
@40l77d1x15t3;
@42l77x17t1;
@49l77x24t1;
@43l77x18t7;
@46l77d1x21t7;
@53l77d1x28t3;
@56l77d1x31t3;
@51l77x26t1;
@45l77x20t7;
@48l77d1x23t7;
@55l77d1x30t3;
@58l77d1x33t3;
@41l77x16t1;
@50l77x25t1;
@44l77x19t7;
@47l77d1x22t7;
@54l77d1x29t3;
@57l77d1x32t3;
@52l77d1x27t5;
@59l77d1x34t3;
@26l77x1t1;
@27l77x2t2;
@28l77d1x3t3;
@29l77d1x4t3;
<6
>7
c3
#10@65i81l144x3 7 0 36;
#1@66i79l92x3 7 0 44;
#6@67i80l112x3 7 0 92;
<7
<1
>1
>2
37
0:21:APB_Bridge_2107967174
1:10:APB_Bridge
2:4:work
3:90:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv
4:4:2'h3
5:6:ACCESS
6:5:32'h7
7:10:ADDR_WIDTH
8:5:32'h4
9:4:COMP
10:6:32'h20
11:10:DATA_WIDTH
12:4:2'b0
13:4:IDLE
14:4:2'b1
15:5:SETUP
16:8:ADDR_reg
17:13:current_state
18:5:MADDR
19:6:MRDATA
20:5:MSELx
21:6:MTRANS
22:6:MWDATA
23:6:MWRITE
24:10:next_state
25:5:PADDR
26:4:PCLK
27:7:PENABLE
28:6:PRDATA
29:6:PREADY
30:7:PRESETn
31:5:PSELx
32:6:PWDATA
33:6:PWRITE
34:8:SELx_reg
35:9:WDATA_reg
36:9:WRITE_reg
<2
>3
10
0:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
1:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
2:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
6:126:10 "scalar[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:121:10 "logic[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "logic" "<zin_internal>" 0 0 1 0 0
8:36:7 "logic" "<zin_internal>" 0 0 1 0 0
9:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#12e1b2f3l1.122t0c6p5v4F0L34T0U0p7v6F0L2T1U0p9v8F0L7T1U0p11v10F0L3T1U0p13v12F0L32T0U0p15v14F0L33T0U0;
<4
>5
b21@16l39knt2;
@17l36knt0;
@18l16knt2;
@19l27knt3;
@20l15knt4;
@21l13knt5;
@22l18knt6;
@23l14knt5;
@24l36knt0;
@25l23knt7;
@26l9knt5;
@27l21knt8;
@28l17knt6;
@29l12knt5;
@30l10knt5;
@31l25knt9;
@32l26knt3;
@33l22knt8;
@34l38knt4;
@35l40knt6;
@36l41knt5;
<5
>6
b15@26l41x11t5;
@30l41x15t5;
@29l41x14t5;
@21l41x6t5;
@23l41x8t5;
@20l41x5t4;
@18l41x3t2;
@28l41x13t6;
@22l41x7t6;
@27l41d1x12t8;
@33l41d1x18t8;
@25l41d1x10t7;
@31l41d1x16t9;
@32l41d1x17t3;
@19l41d1x4t3;
<6
>7
c0
<7
<1
>1
>2
134
0:15:MPRAM_969154764
1:5:MPRAM
2:4:work
3:85:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv
4:9:20'hc8f9f
5:4:A1_1
6:9:20'h37061
7:4:A1_2
8:9:20'h5907c
9:6:A1_2_4
10:9:20'h2e0c3
11:4:A2_1
12:4:A2_2
13:6:A2_2_4
14:5:32'h7
15:10:ADDR_WIDTH
16:4:B0_1
17:4:B0_2
18:6:B0_2_4
19:4:B1_1
20:4:B1_2
21:6:B1_2_4
22:4:B2_1
23:4:B2_2
24:6:B2_2_4
25:9:20'hfff76
26:6:COEFF0
27:9:20'hffcac
28:6:COEFF1
29:9:20'hffada
30:6:COEFF2
31:9:20'hfff7d
32:6:COEFF3
33:7:20'h309
34:6:COEFF4
35:9:20'hffe7b
36:6:COEFF5
37:9:20'hffe50
38:6:COEFF6
39:7:20'h341
40:6:COEFF7
41:9:20'hffede
42:6:COEFF8
43:9:20'hffd19
44:6:COEFF9
45:7:20'h44f
46:7:COEFF10
47:9:20'hfff5e
48:7:COEFF11
49:9:20'hffb2b
50:7:COEFF12
51:7:20'h5a7
52:7:COEFF13
53:6:20'h6b
54:7:COEFF14
55:9:20'hff873
56:7:COEFF15
57:7:20'h71e
58:7:COEFF16
59:7:20'h246
60:7:COEFF17
61:9:20'hff4c4
62:7:COEFF18
63:7:20'h898
64:7:COEFF19
65:7:20'h54b
66:7:COEFF20
67:9:20'hfefcc
68:7:COEFF21
69:7:20'ha01
70:7:COEFF22
71:7:20'ha1c
72:7:COEFF23
73:9:20'hfe8d4
74:7:COEFF24
75:7:20'hb42
76:7:COEFF25
77:8:20'h1214
78:7:COEFF26
79:9:20'hfde19
80:7:COEFF27
81:7:20'hc46
82:7:COEFF28
83:8:20'h2101
84:7:COEFF29
85:9:20'hfc9d4
86:7:COEFF30
87:7:20'hcfe
88:7:COEFF31
89:8:20'h47c8
90:7:COEFF32
91:9:20'hf8a18
92:7:COEFF33
93:7:20'hd5d
94:7:COEFF34
95:9:20'h22d87
96:7:COEFF35
97:6:32'h14
98:11:COEFF_WIDTH
99:5:32'h4
100:4:COMP
101:6:32'h20
102:10:DATA_WIDTH
103:5:32'h5
104:9:NUM_DENUM
105:6:32'h48
106:4:TAPS
107:6:CIC_EN
108:9:CIC_R_OUT
109:3:clk
110:9:COEFF_SEL
111:4:CTRL
112:7:CTRL_EN
113:9:DATA_ADDR
114:7:DATA_IN
115:7:ENABLES
116:12:FRAC_DECI_EN
117:13:FRAC_DECI_OUT
118:13:FRAC_DECI_VLD
119:1:i
120:11:IIR_5_1_OUT
121:11:IIR_5_1_VLD
122:11:IIR_5_2_OUT
123:11:IIR_5_2_VLD
124:10:IIR_24_OUT
125:10:IIR_24_VLD
126:6:IIR_EN
127:7:OUT_SEL
128:7:PENABLE
129:6:PRDATA
130:6:PREADY
131:6:PWRITE
132:5:rst_n
133:6:STATUS
<2
>3
14
0:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:135:10 "logic signed[4:0]" "<zin_internal>" 0 6 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
4:121:10 "logic[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "logic" "<zin_internal>" 0 0 1 0 0
5:121:10 "logic[4:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
8:239:10 "logic signed[71:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[71:0]" "<zin_internal>" 0 10 32 71 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
9:36:7 "logic" "<zin_internal>" 0 0 1 0 0
10:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
11:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
12:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
13:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#13e1b2f3l1.242t0c57p5v4F0L73T0U0p7v6F0L81T0U0p9v8F0L89T0U0p11v10F0L74T0U0p12v10F0L82T0U0p13v10F0L90T0U0p15v14F0L2T1U0p16v6F0L69T0U0p17v6F0L77T0U0p18v6F0L85T0U0p19v4F0L70T0U0p20v6F0L78T0U0p21v8F0L86T0U0p22v6F0L71T0U0p23v6F0L79T0U0p24v6F0L87T0U0p26v25F0L48T0U0p28v27F0L49T0U0p30v29F0L50T0U0p32v31F0L51T0U0p34v33F0L52T0U0p36v35F0L53T0U0p38v37F0L54T0U0p40v39F0L55T0U0p42v41F0L56T0U0p44v43F0L57T0U0p46v45F0L58T0U0p48v47F0L59T0U0p50v49F0L60T0U0p52v51F0L61T0U0p54v53F0L62T0U0p56v55F0L63T0U0p58v57F0L64T0U0p60v59F0L65T0U0p62v61F0L48T0U0p64v63F0L49T0U0p66v65F0L50T0U0p68v67F0L51T0U0p70v69F0L52T0U0p72v71F0L53T0U0p74v73F0L54T0U0p76v75F0L55T0U0p78v77F0L56T0U0p80v79F0L57T0U0p82v81F0L58T0U0p84v83F0L59T0U0p86v85F0L60T0U0p88v87F0L61T0U0p90v89F0L62T0U0p92v91F0L63T0U0p94v93F0L64T0U0p96v95F0L65T0U0p98v97F0L5T1U0p100v99F0L7T1U0p102v101F0L3T1U0p104v103F0L6T1U0p106v105F0L4T1U0;
<4
>5
b27@107l15knt2;
@108l35knt3;
@109l9knt2;
@110l41knt4;
@111l37knt5;
@112l14knt2;
@113l19knt6;
@114l20knt1;
@115l94knt7;
@116l12knt2;
@117l26knt8;
@118l25knt9;
@119l92knt10;
@120l31knt11;
@121l30knt9;
@122l33knt11;
@123l32knt9;
@124l29knt11;
@125l28knt9;
@126l13knt2;
@127l39knt12;
@128l18knt2;
@129l23knt13;
@130l22knt9;
@131l17knt2;
@132l10knt2;
@133l43knt4;
<5
>6
b25@109l94x3t2;
@132l94x26t2;
@116l94x10t2;
@126l94x20t2;
@112l94x6t2;
@107l94x1t2;
@131l94x25t2;
@128l94x22t2;
@113l94x7t6;
@114l94x8t1;
@130l94d1x24t9;
@129l94d1x23t13;
@118l94d1x12t9;
@117l94d1x11t8;
@125l94d1x19t9;
@124l94d1x18t11;
@121l94d1x15t9;
@120l94d1x14t11;
@123l94d1x17t9;
@122l94d1x16t11;
@108l94d1x2t3;
@111l94d1x5t5;
@127l94d1x21t12;
@110l94d1x4t4;
@133l94d1x27t4;
<6
>7
c0
<7
<1
>1
>2
48
0:14:APB_1627364973
1:3:APB
2:4:work
3:83:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv
4:5:32'h7
5:10:ADDR_WIDTH
6:6:32'h14
7:11:COEFF_WIDTH
8:5:32'h4
9:4:COMP
10:6:32'h10
11:10:DATA_WIDTH
12:6:32'h48
13:5:N_TAP
14:5:32'h5
15:9:NUM_DENUM
16:6:32'h20
17:11:PDATA_WIDTH
18:9:CIC_R_OUT
19:3:clk
20:9:COEFF_SEL
21:4:CTRL
22:13:FRAC_DECI_OUT
23:13:FRAC_DECI_VLD
24:11:IIR_5_1_OUT
25:11:IIR_5_1_VLD
26:11:IIR_5_2_OUT
27:11:IIR_5_2_VLD
28:10:IIR_24_OUT
29:10:IIR_24_VLD
30:5:MADDR
31:6:MRDATA
32:5:MSELx
33:6:MTRANS
34:6:MWDATA
35:6:MWRITE
36:7:OUT_SEL
37:5:PADDR
38:7:PENABLE
39:6:PRDATA
40:6:PREADY
41:5:PSELx
42:6:PWDATA
43:6:PWRITE
44:5:rst_n
45:6:STATUS
46:5:U_APB
47:7:U_MPRAM
<2
>3
15
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:135:10 "logic signed[4:0]" "<zin_internal>" 0 6 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:121:10 "logic[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "logic" "<zin_internal>" 0 0 1 0 0
4:121:10 "logic[4:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic" "<zin_internal>" 0 0 1 0 0
5:239:10 "logic signed[71:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[71:0]" "<zin_internal>" 0 10 32 71 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:36:7 "logic" "<zin_internal>" 0 0 1 0 0
7:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
8:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
9:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
10:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
11:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
12:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
13:121:10 "logic[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "logic" "<zin_internal>" 0 0 1 0 0
14:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#14e1b2f3l1.105t0c7p5v4F0L2T0U0p7v6F0L5T0U0p9v8F0L8T0U0p11v10F0L4T0U0p13v12F0L6T0U0p15v14F0L7T0U0p17v16F0L3T0U0;
<4
>5
b28@18l30knt1;
@19l10knt2;
@20l36knt3;
@21l32knt4;
@22l21knt5;
@23l20knt6;
@24l26knt7;
@25l25knt6;
@26l28knt7;
@27l27knt6;
@28l24knt7;
@29l23knt6;
@30l16knt8;
@31l18knt9;
@32l15knt10;
@33l13knt2;
@34l17knt11;
@35l14knt2;
@36l34knt12;
@37l44knt13;
@38l42knt6;
@39l47knt9;
@40l41knt6;
@41l45knt14;
@42l46knt9;
@43l43knt6;
@44l11knt2;
@45l38knt3;
<5
>6
b21@19l47x2t2;
@44l47x27t2;
@33l47x16t2;
@35l47x18t2;
@32l47x15t10;
@30l47x13t8;
@34l47x17t11;
@31l47d1x14t9;
@23l47d1x6t6;
@22l47d1x5t5;
@29l47d1x12t6;
@28l47d1x11t7;
@25l47d1x8t6;
@24l47d1x7t7;
@27l47d1x10t6;
@26l47d1x9t7;
@18l47d1x1t1;
@21l47d1x4t4;
@36l47d1x19t12;
@20l47d1x3t3;
@45l47d1x28t3;
<6
>7
c2
#12@46i50l53x3 7 0 56;
#13@47i51l78x3 7 0 96;
<7
<1
>1
>2
80
0:3:TOP
1:4:work
2:83:D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv
3:27:zi_int_anonblk_22848_205_4_
4:27:zi_int_anonblk_22848_214_4_
5:5:32'h7
6:10:ADDR_WIDTH
7:6:32'h12
8:10:COEFF_FRAC
9:6:32'h14
10:11:COEFF_WIDTH
11:5:32'h4
12:4:COMP
13:5:32'hf
14:9:DATA_FRAC
15:6:32'h10
16:10:DATA_WIDTH
17:5:32'b1
18:1:N
19:6:32'h48
20:5:N_TAP
21:5:32'h5
22:9:NUM_DENUM
23:6:32'h20
24:11:PDATA_WIDTH
25:1:Q
26:9:block_out
27:14:block_overflow
28:15:block_underflow
29:15:block_valid_out
30:12:cic_overflow
31:9:CIC_R_OUT
32:13:cic_underflow
33:3:clk
34:9:coeff_out
35:9:COEFF_SEL
36:7:core_in
37:8:core_out
38:4:CTRL
39:23:frac_dec_coeff_data_out
40:12:frac_dec_out
41:17:frac_dec_overflow
42:18:frac_dec_underflow
43:18:frac_dec_valid_out
44:13:FRAC_DECI_OUT
45:13:FRAC_DECI_VLD
46:11:IIR_5_1_OUT
47:11:IIR_5_1_VLD
48:11:IIR_5_2_OUT
49:11:IIR_5_2_VLD
50:10:IIR_24_OUT
51:10:IIR_24_VLD
52:18:iir_coeff_out_1MHz
53:20:iir_coeff_out_2_4MHz
54:18:iir_coeff_out_2MHz
55:7:iir_out
56:17:iir_overflow_1MHz
57:19:iir_overflow_2_4MHz
58:17:iir_overflow_2MHz
59:18:iir_underflow_1MHz
60:20:iir_underflow_2_4MHz
61:18:iir_underflow_2MHz
62:13:iir_valid_out
63:5:MADDR
64:6:MRDATA
65:5:MSELx
66:6:MTRANS
67:6:MWDATA
68:6:MWRITE
69:7:OUT_SEL
70:8:overflow
71:5:rst_n
72:6:STATUS
73:9:underflow
74:8:valid_in
75:9:valid_out
76:29:zi_int_anonblk_22848_205_4_.i
77:29:zi_int_anonblk_22848_214_4_.i
78:5:U_APB
79:6:U_CORE
<2
>3
16
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:138:10 "logic signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:135:10 "logic signed[4:0]" "<zin_internal>" 0 6 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
5:239:10 "logic signed[71:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[71:0]" "<zin_internal>" 0 10 32 71 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
6:121:10 "logic[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "logic" "<zin_internal>" 0 0 1 0 0
7:140:10 "scalar signed[15:0]" "<zin_internal>" 0 6 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
8:121:10 "logic[4:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 7 "logic" "<zin_internal>" 0 0 1 0 0
9:236:10 "logic signed[4:0][19:0]" "<zin_internal>" 0 0 1 7 "integer[4:0]" "<zin_internal>" 0 10 32 4 0 10 "logic signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "logic signed" "<zin_internal>" 0 2 1 0 0
10:123:10 "scalar[6:0]" "<zin_internal>" 0 4 1 7 "integer[6:0]" "<zin_internal>" 0 10 32 6 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
11:124:10 "logic[31:0]" "<zin_internal>" 0 4 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "logic" "<zin_internal>" 0 0 1 0 0
12:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
13:140:10 "scalar signed[19:0]" "<zin_internal>" 0 6 1 7 "integer[19:0]" "<zin_internal>" 0 10 32 19 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
14:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
15:55:7 "int" "<zin_internal>" 0 10 32 -2147483648 2147483647
<3
>4
#15b1f2l1.262t0C2B3P2S205E205B4P2S214E214c11p6v5F0L18T0U0p8v7F0L6T0U0p10v9F0L5T0U0p12v11F0L20T0U0p14v13F0L4T0U0p16v15F0L3T0U0p18v17F0L15T0U0p20v19F0L8T0U0p22v21F0L11T0U0p24v23F0L19T0U0p25v17F0L14T0U0;
<4
>5
b52@26l43knt1;
@27l40knt2;
@28l41knt2;
@29l42knt2;
@30l152knt3;
@31l58knt4;
@32l153knt3;
@33l22knt3;
@34l45knt5;
@35l62knt6;
@36l33knt7;
@37l36knt1;
@38l60knt8;
@39l66knt5;
@40l69knt1;
@41l67knt2;
@42l68knt2;
@43l70knt2;
@44l49knt5;
@45l48knt2;
@46l54knt9;
@47l53knt2;
@48l56knt9;
@49l55knt2;
@50l52knt9;
@51l51knt2;
@52l73knt9;
@53l81knt9;
@54l77knt9;
@55l85knt1;
@56l74knt2;
@57l82knt2;
@58l78knt2;
@59l75knt2;
@60l83knt2;
@61l79knt2;
@62l86knt2;
@63l28knt10;
@64l30knt11;
@65l27knt12;
@66l25knt3;
@67l29knt13;
@68l26knt3;
@69l61knt14;
@70l37knt2;
@71l23knt3;
@72l63knt6;
@73l38knt2;
@74l32knt3;
@75l35knt2;
@76l205knt15;
@77l214knt15;
<5
>6
b19@33l214x8t3;
@71l214x46t3;
@66l214x41t3;
@68l214x43t3;
@65l214x40t12;
@63l214x38t10;
@67l214x42t13;
@64l214d1x39t11;
@74l214x49t3;
@36l214x11t7;
@75l214d1x50t2;
@37l214d1x12t1;
@70l214d1x45t2;
@73l214d1x48t2;
@27l214d1x2t2;
@28l214d1x3t2;
@29l214d1x4t2;
@26l214d1x1t1;
@34l214d1x9t5;
<6
>7
c2
#14@78i73l164x3 7 0 80;
#11@79i72l97x3 7 0 152;
<7
<1
