
Project4-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000900  0800f450  0800f450  0001f450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd50  0800fd50  000205dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd50  0800fd50  0001fd50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd58  0800fd58  000205dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd58  0800fd58  0001fd58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd5c  0800fd5c  0001fd5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005dc  20000000  0800fd60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002460  200005dc  0801033c  000205dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002a3c  0801033c  00022a3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002060c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cfb4  00000000  00000000  0002064f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000401a  00000000  00000000  0003d603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019e0  00000000  00000000  00041620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000140a  00000000  00000000  00043000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029f83  00000000  00000000  0004440a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001db76  00000000  00000000  0006e38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001017c8  00000000  00000000  0008bf03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000084b4  00000000  00000000  0018d6cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00195b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200005dc 	.word	0x200005dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f438 	.word	0x0800f438

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200005e0 	.word	0x200005e0
 80001cc:	0800f438 	.word	0x0800f438

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b9a6 	b.w	8000f4c <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f83c 	bl	8000c84 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff ff5b 	bl	8000adc <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fcd1 	bl	80005f8 <__aeabi_dmul>
 8000c56:	f7ff ffa7 	bl	8000ba8 <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fc52 	bl	8000504 <__aeabi_ui2d>
 8000c60:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <__aeabi_d2ulz+0x38>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f7ff fcc8 	bl	80005f8 <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fb0a 	bl	8000288 <__aeabi_dsub>
 8000c74:	f7ff ff98 	bl	8000ba8 <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <__udivmoddi4>:
 8000c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c88:	9e08      	ldr	r6, [sp, #32]
 8000c8a:	460d      	mov	r5, r1
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	460f      	mov	r7, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14a      	bne.n	8000d2a <__udivmoddi4+0xa6>
 8000c94:	428a      	cmp	r2, r1
 8000c96:	4694      	mov	ip, r2
 8000c98:	d965      	bls.n	8000d66 <__udivmoddi4+0xe2>
 8000c9a:	fab2 f382 	clz	r3, r2
 8000c9e:	b143      	cbz	r3, 8000cb2 <__udivmoddi4+0x2e>
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	f1c3 0220 	rsb	r2, r3, #32
 8000ca8:	409f      	lsls	r7, r3
 8000caa:	fa20 f202 	lsr.w	r2, r0, r2
 8000cae:	4317      	orrs	r7, r2
 8000cb0:	409c      	lsls	r4, r3
 8000cb2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cb6:	fa1f f58c 	uxth.w	r5, ip
 8000cba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cbe:	0c22      	lsrs	r2, r4, #16
 8000cc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cc8:	fb01 f005 	mul.w	r0, r1, r5
 8000ccc:	4290      	cmp	r0, r2
 8000cce:	d90a      	bls.n	8000ce6 <__udivmoddi4+0x62>
 8000cd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cd8:	f080 811c 	bcs.w	8000f14 <__udivmoddi4+0x290>
 8000cdc:	4290      	cmp	r0, r2
 8000cde:	f240 8119 	bls.w	8000f14 <__udivmoddi4+0x290>
 8000ce2:	3902      	subs	r1, #2
 8000ce4:	4462      	add	r2, ip
 8000ce6:	1a12      	subs	r2, r2, r0
 8000ce8:	b2a4      	uxth	r4, r4
 8000cea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cf6:	fb00 f505 	mul.w	r5, r0, r5
 8000cfa:	42a5      	cmp	r5, r4
 8000cfc:	d90a      	bls.n	8000d14 <__udivmoddi4+0x90>
 8000cfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000d02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x294>
 8000d0a:	42a5      	cmp	r5, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x294>
 8000d10:	4464      	add	r4, ip
 8000d12:	3802      	subs	r0, #2
 8000d14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d18:	1b64      	subs	r4, r4, r5
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	b11e      	cbz	r6, 8000d26 <__udivmoddi4+0xa2>
 8000d1e:	40dc      	lsrs	r4, r3
 8000d20:	2300      	movs	r3, #0
 8000d22:	e9c6 4300 	strd	r4, r3, [r6]
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0xbc>
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f000 80ed 	beq.w	8000f0e <__udivmoddi4+0x28a>
 8000d34:	2100      	movs	r1, #0
 8000d36:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d40:	fab3 f183 	clz	r1, r3
 8000d44:	2900      	cmp	r1, #0
 8000d46:	d149      	bne.n	8000ddc <__udivmoddi4+0x158>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d302      	bcc.n	8000d52 <__udivmoddi4+0xce>
 8000d4c:	4282      	cmp	r2, r0
 8000d4e:	f200 80f8 	bhi.w	8000f42 <__udivmoddi4+0x2be>
 8000d52:	1a84      	subs	r4, r0, r2
 8000d54:	eb65 0203 	sbc.w	r2, r5, r3
 8000d58:	2001      	movs	r0, #1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d0e2      	beq.n	8000d26 <__udivmoddi4+0xa2>
 8000d60:	e9c6 4700 	strd	r4, r7, [r6]
 8000d64:	e7df      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000d66:	b902      	cbnz	r2, 8000d6a <__udivmoddi4+0xe6>
 8000d68:	deff      	udf	#255	; 0xff
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8090 	bne.w	8000e94 <__udivmoddi4+0x210>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7a:	fa1f fe8c 	uxth.w	lr, ip
 8000d7e:	2101      	movs	r1, #1
 8000d80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d84:	fb07 2015 	mls	r0, r7, r5, r2
 8000d88:	0c22      	lsrs	r2, r4, #16
 8000d8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d8e:	fb0e f005 	mul.w	r0, lr, r5
 8000d92:	4290      	cmp	r0, r2
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x124>
 8000d96:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d9e:	d202      	bcs.n	8000da6 <__udivmoddi4+0x122>
 8000da0:	4290      	cmp	r0, r2
 8000da2:	f200 80cb 	bhi.w	8000f3c <__udivmoddi4+0x2b8>
 8000da6:	4645      	mov	r5, r8
 8000da8:	1a12      	subs	r2, r2, r0
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db0:	fb07 2210 	mls	r2, r7, r0, r2
 8000db4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db8:	fb0e fe00 	mul.w	lr, lr, r0
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x14e>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc8:	d202      	bcs.n	8000dd0 <__udivmoddi4+0x14c>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	f200 80bb 	bhi.w	8000f46 <__udivmoddi4+0x2c2>
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	eba4 040e 	sub.w	r4, r4, lr
 8000dd6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dda:	e79f      	b.n	8000d1c <__udivmoddi4+0x98>
 8000ddc:	f1c1 0720 	rsb	r7, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dea:	fa05 f401 	lsl.w	r4, r5, r1
 8000dee:	fa20 f307 	lsr.w	r3, r0, r7
 8000df2:	40fd      	lsrs	r5, r7
 8000df4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df8:	4323      	orrs	r3, r4
 8000dfa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	fb09 5518 	mls	r5, r9, r8, r5
 8000e06:	0c1c      	lsrs	r4, r3, #16
 8000e08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e10:	42a5      	cmp	r5, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1a:	d90b      	bls.n	8000e34 <__udivmoddi4+0x1b0>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e24:	f080 8088 	bcs.w	8000f38 <__udivmoddi4+0x2b4>
 8000e28:	42a5      	cmp	r5, r4
 8000e2a:	f240 8085 	bls.w	8000f38 <__udivmoddi4+0x2b4>
 8000e2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e32:	4464      	add	r4, ip
 8000e34:	1b64      	subs	r4, r4, r5
 8000e36:	b29d      	uxth	r5, r3
 8000e38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e48:	45a6      	cmp	lr, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x1da>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e54:	d26c      	bcs.n	8000f30 <__udivmoddi4+0x2ac>
 8000e56:	45a6      	cmp	lr, r4
 8000e58:	d96a      	bls.n	8000f30 <__udivmoddi4+0x2ac>
 8000e5a:	3b02      	subs	r3, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e62:	fba3 9502 	umull	r9, r5, r3, r2
 8000e66:	eba4 040e 	sub.w	r4, r4, lr
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	46c8      	mov	r8, r9
 8000e6e:	46ae      	mov	lr, r5
 8000e70:	d356      	bcc.n	8000f20 <__udivmoddi4+0x29c>
 8000e72:	d053      	beq.n	8000f1c <__udivmoddi4+0x298>
 8000e74:	b156      	cbz	r6, 8000e8c <__udivmoddi4+0x208>
 8000e76:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000e7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e82:	40ca      	lsrs	r2, r1
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	4317      	orrs	r7, r2
 8000e88:	e9c6 7400 	strd	r7, r4, [r6]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	2100      	movs	r1, #0
 8000e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e94:	f1c3 0120 	rsb	r1, r3, #32
 8000e98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea4:	409d      	lsls	r5, r3
 8000ea6:	432a      	orrs	r2, r5
 8000ea8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000eb8:	0c11      	lsrs	r1, r2, #16
 8000eba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ebe:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec2:	428d      	cmp	r5, r1
 8000ec4:	fa04 f403 	lsl.w	r4, r4, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x258>
 8000eca:	eb1c 0101 	adds.w	r1, ip, r1
 8000ece:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed2:	d22f      	bcs.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed4:	428d      	cmp	r5, r1
 8000ed6:	d92d      	bls.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed8:	3802      	subs	r0, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1b49      	subs	r1, r1, r5
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee4:	fb07 1115 	mls	r1, r7, r5, r1
 8000ee8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef0:	4291      	cmp	r1, r2
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x282>
 8000ef4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ef8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000efc:	d216      	bcs.n	8000f2c <__udivmoddi4+0x2a8>
 8000efe:	4291      	cmp	r1, r2
 8000f00:	d914      	bls.n	8000f2c <__udivmoddi4+0x2a8>
 8000f02:	3d02      	subs	r5, #2
 8000f04:	4462      	add	r2, ip
 8000f06:	1a52      	subs	r2, r2, r1
 8000f08:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f0c:	e738      	b.n	8000d80 <__udivmoddi4+0xfc>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000f14:	4639      	mov	r1, r7
 8000f16:	e6e6      	b.n	8000ce6 <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x90>
 8000f1c:	4548      	cmp	r0, r9
 8000f1e:	d2a9      	bcs.n	8000e74 <__udivmoddi4+0x1f0>
 8000f20:	ebb9 0802 	subs.w	r8, r9, r2
 8000f24:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	e7a3      	b.n	8000e74 <__udivmoddi4+0x1f0>
 8000f2c:	4645      	mov	r5, r8
 8000f2e:	e7ea      	b.n	8000f06 <__udivmoddi4+0x282>
 8000f30:	462b      	mov	r3, r5
 8000f32:	e794      	b.n	8000e5e <__udivmoddi4+0x1da>
 8000f34:	4640      	mov	r0, r8
 8000f36:	e7d1      	b.n	8000edc <__udivmoddi4+0x258>
 8000f38:	46d0      	mov	r8, sl
 8000f3a:	e77b      	b.n	8000e34 <__udivmoddi4+0x1b0>
 8000f3c:	3d02      	subs	r5, #2
 8000f3e:	4462      	add	r2, ip
 8000f40:	e732      	b.n	8000da8 <__udivmoddi4+0x124>
 8000f42:	4608      	mov	r0, r1
 8000f44:	e70a      	b.n	8000d5c <__udivmoddi4+0xd8>
 8000f46:	4464      	add	r4, ip
 8000f48:	3802      	subs	r0, #2
 8000f4a:	e742      	b.n	8000dd2 <__udivmoddi4+0x14e>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <get_noise>:
    1701, 1690, 1690, 1701, 1690, 1690, 1701, 1701, 1701, 1701, 1722, 1722, 1712, 1722, 1722, 1733,
    1733, 1733, 1733, 1712, 1712, 1712, 1733, 1733, 1733, 1733, 1733, 1733, 1744, 1744, 1744, 1744,
    1744, 1744, 1733, 1733, 1722, 1722, 1722, 1722, 1722, 1722, 1733, 1722, 1722, 1722, 1722, 1722,
    1701, 1669, 1669, 1680, 1690, 1690, 1690, 1701, 1701, 1712, 1712, 1712, 1690, 1669, 1669, 1680
};
uint16_t get_noise(int noise){
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

	switch(noise){
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b0c      	cmp	r3, #12
 8000f5c:	d83a      	bhi.n	8000fd4 <get_noise+0x84>
 8000f5e:	a201      	add	r2, pc, #4	; (adr r2, 8000f64 <get_noise+0x14>)
 8000f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f64:	08000f99 	.word	0x08000f99
 8000f68:	08000f9d 	.word	0x08000f9d
 8000f6c:	08000fa1 	.word	0x08000fa1
 8000f70:	08000fa5 	.word	0x08000fa5
 8000f74:	08000fa9 	.word	0x08000fa9
 8000f78:	08000fad 	.word	0x08000fad
 8000f7c:	08000fb1 	.word	0x08000fb1
 8000f80:	08000fb5 	.word	0x08000fb5
 8000f84:	08000fb9 	.word	0x08000fb9
 8000f88:	08000fbd 	.word	0x08000fbd
 8000f8c:	08000fc3 	.word	0x08000fc3
 8000f90:	08000fc9 	.word	0x08000fc9
 8000f94:	08000fcf 	.word	0x08000fcf
		case(0):
			return (uint16_t)0x00;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e01c      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(1):
			return (uint16_t)0x01;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e01a      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(2):
			return (uint16_t)0x03;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	e018      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(3):
			return (uint16_t)0x07;
 8000fa4:	2307      	movs	r3, #7
 8000fa6:	e016      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(4):
			return (uint16_t)0x0F;
 8000fa8:	230f      	movs	r3, #15
 8000faa:	e014      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(5):
			return (uint16_t)0x1F;
 8000fac:	231f      	movs	r3, #31
 8000fae:	e012      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(6):
			return (uint16_t)0x3F;
 8000fb0:	233f      	movs	r3, #63	; 0x3f
 8000fb2:	e010      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(7):
			return (uint16_t)0x7F;
 8000fb4:	237f      	movs	r3, #127	; 0x7f
 8000fb6:	e00e      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(8):
			return (uint16_t)0xFF;
 8000fb8:	23ff      	movs	r3, #255	; 0xff
 8000fba:	e00c      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(9):
			return (uint16_t)0x1FF;
 8000fbc:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000fc0:	e009      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(10):
			return (uint16_t)0x3FF;
 8000fc2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8000fc6:	e006      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(11):
			return (uint16_t)0x7FF;
 8000fc8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000fcc:	e003      	b.n	8000fd6 <get_noise+0x86>
			break;
		case(12):
			return (uint16_t)0xFFF;
 8000fce:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000fd2:	e000      	b.n	8000fd6 <get_noise+0x86>
			break;
		default:
			return (uint16_t) 0;
 8000fd4:	2300      	movs	r3, #0

	}

}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	0000      	movs	r0, r0
	...

08000fe8 <init_DC>:
void init_DC(float maxv, float minv, int noise, RNG_HandleTypeDef *hrng,int channel){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08c      	sub	sp, #48	; 0x30
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	ed87 0a05 	vstr	s0, [r7, #20]
 8000ff2:	edc7 0a04 	vstr	s1, [r7, #16]
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
	uint32_t random;
	uint16_t bits = get_noise(noise);
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	f7ff ffa7 	bl	8000f50 <get_noise>
 8001002:	4603      	mov	r3, r0
 8001004:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(channel == 1){
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d13c      	bne.n	8001086 <init_DC+0x9e>
	for(int i = 0; i < NUM_SAMPLES; i++){
 800100c:	2300      	movs	r3, #0
 800100e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001010:	e033      	b.n	800107a <init_DC+0x92>
		HAL_RNG_GenerateRandomNumber(hrng, &random);
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	4619      	mov	r1, r3
 8001018:	68b8      	ldr	r0, [r7, #8]
 800101a:	f004 f904 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
		uint16_t new_noise = (uint16_t)(((uint16_t)random) & bits);
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	b29a      	uxth	r2, r3
 8001022:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001024:	4013      	ands	r3, r2
 8001026:	847b      	strh	r3, [r7, #34]	; 0x22
		waveform[i] = (uint16_t) (minv*4096/3.3);
 8001028:	edd7 7a04 	vldr	s15, [r7, #16]
 800102c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8001110 <init_DC+0x128>
 8001030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001034:	ee17 0a90 	vmov	r0, s15
 8001038:	f7ff fa86 	bl	8000548 <__aeabi_f2d>
 800103c:	a332      	add	r3, pc, #200	; (adr r3, 8001108 <init_DC+0x120>)
 800103e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001042:	f7ff fc03 	bl	800084c <__aeabi_ddiv>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	4610      	mov	r0, r2
 800104c:	4619      	mov	r1, r3
 800104e:	f7ff fdab 	bl	8000ba8 <__aeabi_d2uiz>
 8001052:	4603      	mov	r3, r0
 8001054:	b29b      	uxth	r3, r3
 8001056:	4619      	mov	r1, r3
 8001058:	4a2e      	ldr	r2, [pc, #184]	; (8001114 <init_DC+0x12c>)
 800105a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800105c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		waveform[i] |= new_noise;
 8001060:	4a2c      	ldr	r2, [pc, #176]	; (8001114 <init_DC+0x12c>)
 8001062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001064:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001068:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800106a:	431a      	orrs	r2, r3
 800106c:	4929      	ldr	r1, [pc, #164]	; (8001114 <init_DC+0x12c>)
 800106e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < NUM_SAMPLES; i++){
 8001074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001076:	3301      	adds	r3, #1
 8001078:	62fb      	str	r3, [r7, #44]	; 0x2c
 800107a:	4b27      	ldr	r3, [pc, #156]	; (8001118 <init_DC+0x130>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001080:	429a      	cmp	r2, r3
 8001082:	dbc6      	blt.n	8001012 <init_DC+0x2a>
			waveform2[i] = (uint16_t) (minv*4096/3.3);
			waveform2[i] |= new_noise;
		    }
	}

}
 8001084:	e03b      	b.n	80010fe <init_DC+0x116>
		for(int i = 0; i < NUM_SAMPLES; i++){
 8001086:	2300      	movs	r3, #0
 8001088:	62bb      	str	r3, [r7, #40]	; 0x28
 800108a:	e033      	b.n	80010f4 <init_DC+0x10c>
			HAL_RNG_GenerateRandomNumber(hrng, &random);
 800108c:	f107 031c 	add.w	r3, r7, #28
 8001090:	4619      	mov	r1, r3
 8001092:	68b8      	ldr	r0, [r7, #8]
 8001094:	f004 f8c7 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
			uint16_t new_noise = (uint16_t)(random & bits);
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	b29a      	uxth	r2, r3
 800109c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800109e:	4013      	ands	r3, r2
 80010a0:	84bb      	strh	r3, [r7, #36]	; 0x24
			waveform2[i] = (uint16_t) (minv*4096/3.3);
 80010a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010a6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001110 <init_DC+0x128>
 80010aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ae:	ee17 0a90 	vmov	r0, s15
 80010b2:	f7ff fa49 	bl	8000548 <__aeabi_f2d>
 80010b6:	a314      	add	r3, pc, #80	; (adr r3, 8001108 <init_DC+0x120>)
 80010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010bc:	f7ff fbc6 	bl	800084c <__aeabi_ddiv>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f7ff fd6e 	bl	8000ba8 <__aeabi_d2uiz>
 80010cc:	4603      	mov	r3, r0
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	4619      	mov	r1, r3
 80010d2:	4a12      	ldr	r2, [pc, #72]	; (800111c <init_DC+0x134>)
 80010d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			waveform2[i] |= new_noise;
 80010da:	4a10      	ldr	r2, [pc, #64]	; (800111c <init_DC+0x134>)
 80010dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010e4:	431a      	orrs	r2, r3
 80010e6:	490d      	ldr	r1, [pc, #52]	; (800111c <init_DC+0x134>)
 80010e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < NUM_SAMPLES; i++){
 80010ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f0:	3301      	adds	r3, #1
 80010f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <init_DC+0x130>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010fa:	429a      	cmp	r2, r3
 80010fc:	dbc6      	blt.n	800108c <init_DC+0xa4>
}
 80010fe:	bf00      	nop
 8001100:	3730      	adds	r7, #48	; 0x30
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	66666666 	.word	0x66666666
 800110c:	400a6666 	.word	0x400a6666
 8001110:	45800000 	.word	0x45800000
 8001114:	200005f8 	.word	0x200005f8
 8001118:	20000000 	.word	0x20000000
 800111c:	200009f8 	.word	0x200009f8

08001120 <init_generator>:

void init_generator(float maxv, float minv,int noise, RNG_HandleTypeDef *hrng, int channel) {
 8001120:	b5b0      	push	{r4, r5, r7, lr}
 8001122:	b08c      	sub	sp, #48	; 0x30
 8001124:	af00      	add	r7, sp, #0
 8001126:	ed87 0a05 	vstr	s0, [r7, #20]
 800112a:	edc7 0a04 	vstr	s1, [r7, #16]
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
	uint32_t random;
	uint16_t bits = get_noise(noise);
 8001134:	68f8      	ldr	r0, [r7, #12]
 8001136:	f7ff ff0b 	bl	8000f50 <get_noise>
 800113a:	4603      	mov	r3, r0
 800113c:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(channel == 1){
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b01      	cmp	r3, #1
 8001142:	f040 8091 	bne.w	8001268 <init_generator+0x148>
	for(int i = 0; i < NUM_SAMPLES; i++){
 8001146:	2300      	movs	r3, #0
 8001148:	62fb      	str	r3, [r7, #44]	; 0x2c
 800114a:	e086      	b.n	800125a <init_generator+0x13a>
		HAL_RNG_GenerateRandomNumber(hrng, &random);
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	4619      	mov	r1, r3
 8001152:	68b8      	ldr	r0, [r7, #8]
 8001154:	f004 f867 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
		uint16_t new_noise = (uint16_t)(((uint16_t)random) & bits);
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	b29a      	uxth	r2, r3
 800115c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800115e:	4013      	ands	r3, r2
 8001160:	847b      	strh	r3, [r7, #34]	; 0x22
		waveform[i] = (uint16_t) (((sin(2.0*M_PI*((double) i)/(double)(NUM_SAMPLES-1)) * ((maxv-minv)/2)) + ((maxv+minv)/2))*4096/3.3);
 8001162:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001164:	f7ff f9de 	bl	8000524 <__aeabi_i2d>
 8001168:	a38b      	add	r3, pc, #556	; (adr r3, 8001398 <init_generator+0x278>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff fa43 	bl	80005f8 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4614      	mov	r4, r2
 8001178:	461d      	mov	r5, r3
 800117a:	4b89      	ldr	r3, [pc, #548]	; (80013a0 <init_generator+0x280>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	3b01      	subs	r3, #1
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff f9cf 	bl	8000524 <__aeabi_i2d>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4620      	mov	r0, r4
 800118c:	4629      	mov	r1, r5
 800118e:	f7ff fb5d 	bl	800084c <__aeabi_ddiv>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	ec43 2b17 	vmov	d7, r2, r3
 800119a:	eeb0 0a47 	vmov.f32	s0, s14
 800119e:	eef0 0a67 	vmov.f32	s1, s15
 80011a2:	f00d f8c1 	bl	800e328 <sin>
 80011a6:	ec55 4b10 	vmov	r4, r5, d0
 80011aa:	ed97 7a05 	vldr	s14, [r7, #20]
 80011ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80011b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80011ba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011be:	ee16 0a90 	vmov	r0, s13
 80011c2:	f7ff f9c1 	bl	8000548 <__aeabi_f2d>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4620      	mov	r0, r4
 80011cc:	4629      	mov	r1, r5
 80011ce:	f7ff fa13 	bl	80005f8 <__aeabi_dmul>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	4614      	mov	r4, r2
 80011d8:	461d      	mov	r5, r3
 80011da:	ed97 7a05 	vldr	s14, [r7, #20]
 80011de:	edd7 7a04 	vldr	s15, [r7, #16]
 80011e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e6:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80011ea:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011ee:	ee16 0a90 	vmov	r0, s13
 80011f2:	f7ff f9a9 	bl	8000548 <__aeabi_f2d>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4620      	mov	r0, r4
 80011fc:	4629      	mov	r1, r5
 80011fe:	f7ff f845 	bl	800028c <__adddf3>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	4b65      	ldr	r3, [pc, #404]	; (80013a4 <init_generator+0x284>)
 8001210:	f7ff f9f2 	bl	80005f8 <__aeabi_dmul>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	a35c      	add	r3, pc, #368	; (adr r3, 8001390 <init_generator+0x270>)
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	f7ff fb13 	bl	800084c <__aeabi_ddiv>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	f7ff fcbb 	bl	8000ba8 <__aeabi_d2uiz>
 8001232:	4603      	mov	r3, r0
 8001234:	b29b      	uxth	r3, r3
 8001236:	4619      	mov	r1, r3
 8001238:	4a5b      	ldr	r2, [pc, #364]	; (80013a8 <init_generator+0x288>)
 800123a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800123c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		//waveform[i] = round(((sin(i*2*M_PI / 256) + 1)*((4096 / 3.3*(maxv - minv)) / 2)) + 4096 / 3.3 * minv);
		waveform[i] |= new_noise;
 8001240:	4a59      	ldr	r2, [pc, #356]	; (80013a8 <init_generator+0x288>)
 8001242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001244:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001248:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800124a:	431a      	orrs	r2, r3
 800124c:	4956      	ldr	r1, [pc, #344]	; (80013a8 <init_generator+0x288>)
 800124e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < NUM_SAMPLES; i++){
 8001254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001256:	3301      	adds	r3, #1
 8001258:	62fb      	str	r3, [r7, #44]	; 0x2c
 800125a:	4b51      	ldr	r3, [pc, #324]	; (80013a0 <init_generator+0x280>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001260:	429a      	cmp	r2, r3
 8001262:	f6ff af73 	blt.w	800114c <init_generator+0x2c>
			uint16_t new_noise = (uint16_t)(random & bits);
			waveform2[i] = (uint16_t) (((sin(2.0*M_PI*((double) i)/(double)(NUM_SAMPLES-1)) * ((maxv-minv)/2)) + ((maxv+minv)/2))*4096/3.3);
			waveform2[i] |= new_noise;
		    }
	}
}
 8001266:	e08f      	b.n	8001388 <init_generator+0x268>
		for(int i = 0; i < NUM_SAMPLES; i++){
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
 800126c:	e086      	b.n	800137c <init_generator+0x25c>
			HAL_RNG_GenerateRandomNumber(hrng, &random);
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	4619      	mov	r1, r3
 8001274:	68b8      	ldr	r0, [r7, #8]
 8001276:	f003 ffd6 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
			uint16_t new_noise = (uint16_t)(random & bits);
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	b29a      	uxth	r2, r3
 800127e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001280:	4013      	ands	r3, r2
 8001282:	84bb      	strh	r3, [r7, #36]	; 0x24
			waveform2[i] = (uint16_t) (((sin(2.0*M_PI*((double) i)/(double)(NUM_SAMPLES-1)) * ((maxv-minv)/2)) + ((maxv+minv)/2))*4096/3.3);
 8001284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001286:	f7ff f94d 	bl	8000524 <__aeabi_i2d>
 800128a:	a343      	add	r3, pc, #268	; (adr r3, 8001398 <init_generator+0x278>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f9b2 	bl	80005f8 <__aeabi_dmul>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	4614      	mov	r4, r2
 800129a:	461d      	mov	r5, r3
 800129c:	4b40      	ldr	r3, [pc, #256]	; (80013a0 <init_generator+0x280>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f93e 	bl	8000524 <__aeabi_i2d>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4620      	mov	r0, r4
 80012ae:	4629      	mov	r1, r5
 80012b0:	f7ff facc 	bl	800084c <__aeabi_ddiv>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	ec43 2b17 	vmov	d7, r2, r3
 80012bc:	eeb0 0a47 	vmov.f32	s0, s14
 80012c0:	eef0 0a67 	vmov.f32	s1, s15
 80012c4:	f00d f830 	bl	800e328 <sin>
 80012c8:	ec55 4b10 	vmov	r4, r5, d0
 80012cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80012d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80012dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012e0:	ee16 0a90 	vmov	r0, s13
 80012e4:	f7ff f930 	bl	8000548 <__aeabi_f2d>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	4620      	mov	r0, r4
 80012ee:	4629      	mov	r1, r5
 80012f0:	f7ff f982 	bl	80005f8 <__aeabi_dmul>
 80012f4:	4602      	mov	r2, r0
 80012f6:	460b      	mov	r3, r1
 80012f8:	4614      	mov	r4, r2
 80012fa:	461d      	mov	r5, r3
 80012fc:	ed97 7a05 	vldr	s14, [r7, #20]
 8001300:	edd7 7a04 	vldr	s15, [r7, #16]
 8001304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001308:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800130c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001310:	ee16 0a90 	vmov	r0, s13
 8001314:	f7ff f918 	bl	8000548 <__aeabi_f2d>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4620      	mov	r0, r4
 800131e:	4629      	mov	r1, r5
 8001320:	f7fe ffb4 	bl	800028c <__adddf3>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4610      	mov	r0, r2
 800132a:	4619      	mov	r1, r3
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <init_generator+0x284>)
 8001332:	f7ff f961 	bl	80005f8 <__aeabi_dmul>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	a314      	add	r3, pc, #80	; (adr r3, 8001390 <init_generator+0x270>)
 8001340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001344:	f7ff fa82 	bl	800084c <__aeabi_ddiv>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4610      	mov	r0, r2
 800134e:	4619      	mov	r1, r3
 8001350:	f7ff fc2a 	bl	8000ba8 <__aeabi_d2uiz>
 8001354:	4603      	mov	r3, r0
 8001356:	b29b      	uxth	r3, r3
 8001358:	4619      	mov	r1, r3
 800135a:	4a14      	ldr	r2, [pc, #80]	; (80013ac <init_generator+0x28c>)
 800135c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800135e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			waveform2[i] |= new_noise;
 8001362:	4a12      	ldr	r2, [pc, #72]	; (80013ac <init_generator+0x28c>)
 8001364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001366:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800136a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800136c:	431a      	orrs	r2, r3
 800136e:	490f      	ldr	r1, [pc, #60]	; (80013ac <init_generator+0x28c>)
 8001370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < NUM_SAMPLES; i++){
 8001376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001378:	3301      	adds	r3, #1
 800137a:	62bb      	str	r3, [r7, #40]	; 0x28
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <init_generator+0x280>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001382:	429a      	cmp	r2, r3
 8001384:	f6ff af73 	blt.w	800126e <init_generator+0x14e>
}
 8001388:	bf00      	nop
 800138a:	3730      	adds	r7, #48	; 0x30
 800138c:	46bd      	mov	sp, r7
 800138e:	bdb0      	pop	{r4, r5, r7, pc}
 8001390:	66666666 	.word	0x66666666
 8001394:	400a6666 	.word	0x400a6666
 8001398:	54442d18 	.word	0x54442d18
 800139c:	401921fb 	.word	0x401921fb
 80013a0:	20000000 	.word	0x20000000
 80013a4:	40b00000 	.word	0x40b00000
 80013a8:	200005f8 	.word	0x200005f8
 80013ac:	200009f8 	.word	0x200009f8

080013b0 <init_triangle>:

void init_triangle(float maxv, float minv,int noise, RNG_HandleTypeDef *hrng, int channel){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08c      	sub	sp, #48	; 0x30
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	ed87 0a05 	vstr	s0, [r7, #20]
 80013ba:	edc7 0a04 	vstr	s1, [r7, #16]
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
	uint32_t random;
	uint16_t bits = get_noise(noise);
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f7ff fdc3 	bl	8000f50 <get_noise>
 80013ca:	4603      	mov	r3, r0
 80013cc:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(channel == 1){
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	f040 809a 	bne.w	800150a <init_triangle+0x15a>
    for(int i = 0; i < NUM_SAMPLES; i++){
 80013d6:	2300      	movs	r3, #0
 80013d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013da:	e08f      	b.n	80014fc <init_triangle+0x14c>
		HAL_RNG_GenerateRandomNumber(hrng, &random);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	68b8      	ldr	r0, [r7, #8]
 80013e4:	f003 ff1f 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
		uint16_t noise = (uint16_t)(random & bits);
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013ee:	4013      	ands	r3, r2
 80013f0:	847b      	strh	r3, [r7, #34]	; 0x22
        if(i < NUM_SAMPLES/2){
 80013f2:	4b97      	ldr	r3, [pc, #604]	; (8001650 <init_triangle+0x2a0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	0fda      	lsrs	r2, r3, #31
 80013f8:	4413      	add	r3, r2
 80013fa:	105b      	asrs	r3, r3, #1
 80013fc:	461a      	mov	r2, r3
 80013fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001400:	4293      	cmp	r3, r2
 8001402:	da35      	bge.n	8001470 <init_triangle+0xc0>
        	waveform[i] = (uint16_t) ((((float)(2*i)/(float)(NUM_SAMPLES-1)) * (maxv-minv) + minv)*4096/3.3);
 8001404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	ee07 3a90 	vmov	s15, r3
 800140c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001410:	4b8f      	ldr	r3, [pc, #572]	; (8001650 <init_triangle+0x2a0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3b01      	subs	r3, #1
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001422:	edd7 6a05 	vldr	s13, [r7, #20]
 8001426:	edd7 7a04 	vldr	s15, [r7, #16]
 800142a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800142e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001432:	edd7 7a04 	vldr	s15, [r7, #16]
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8001654 <init_triangle+0x2a4>
 800143e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001442:	ee17 0a90 	vmov	r0, s15
 8001446:	f7ff f87f 	bl	8000548 <__aeabi_f2d>
 800144a:	a37f      	add	r3, pc, #508	; (adr r3, 8001648 <init_triangle+0x298>)
 800144c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001450:	f7ff f9fc 	bl	800084c <__aeabi_ddiv>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4610      	mov	r0, r2
 800145a:	4619      	mov	r1, r3
 800145c:	f7ff fba4 	bl	8000ba8 <__aeabi_d2uiz>
 8001460:	4603      	mov	r3, r0
 8001462:	b29b      	uxth	r3, r3
 8001464:	4619      	mov	r1, r3
 8001466:	4a7c      	ldr	r2, [pc, #496]	; (8001658 <init_triangle+0x2a8>)
 8001468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800146a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800146e:	e038      	b.n	80014e2 <init_triangle+0x132>
        }else{
        	waveform[i] = (uint16_t) ((((float)(NUM_SAMPLES-1-(2*i))/(float)(NUM_SAMPLES-1)) * (maxv-minv) + maxv)*4096/3.3);
 8001470:	4b77      	ldr	r3, [pc, #476]	; (8001650 <init_triangle+0x2a0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	1e5a      	subs	r2, r3, #1
 8001476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	ee07 3a90 	vmov	s15, r3
 8001480:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001484:	4b72      	ldr	r3, [pc, #456]	; (8001650 <init_triangle+0x2a0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	3b01      	subs	r3, #1
 800148a:	ee07 3a90 	vmov	s15, r3
 800148e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001496:	edd7 6a05 	vldr	s13, [r7, #20]
 800149a:	edd7 7a04 	vldr	s15, [r7, #16]
 800149e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80014aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ae:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001654 <init_triangle+0x2a4>
 80014b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b6:	ee17 0a90 	vmov	r0, s15
 80014ba:	f7ff f845 	bl	8000548 <__aeabi_f2d>
 80014be:	a362      	add	r3, pc, #392	; (adr r3, 8001648 <init_triangle+0x298>)
 80014c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c4:	f7ff f9c2 	bl	800084c <__aeabi_ddiv>
 80014c8:	4602      	mov	r2, r0
 80014ca:	460b      	mov	r3, r1
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f7ff fb6a 	bl	8000ba8 <__aeabi_d2uiz>
 80014d4:	4603      	mov	r3, r0
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4619      	mov	r1, r3
 80014da:	4a5f      	ldr	r2, [pc, #380]	; (8001658 <init_triangle+0x2a8>)
 80014dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }
    	waveform[i] |= noise;
 80014e2:	4a5d      	ldr	r2, [pc, #372]	; (8001658 <init_triangle+0x2a8>)
 80014e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80014ec:	431a      	orrs	r2, r3
 80014ee:	495a      	ldr	r1, [pc, #360]	; (8001658 <init_triangle+0x2a8>)
 80014f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = 0; i < NUM_SAMPLES; i++){
 80014f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f8:	3301      	adds	r3, #1
 80014fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014fc:	4b54      	ldr	r3, [pc, #336]	; (8001650 <init_triangle+0x2a0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001502:	429a      	cmp	r2, r3
 8001504:	f6ff af6a 	blt.w	80013dc <init_triangle+0x2c>
	        	waveform2[i] = (uint16_t) ((((float)(NUM_SAMPLES-1-(2*i))/(float)(NUM_SAMPLES-1)) * (maxv-minv) + maxv)*4096/3.3);
	        }
	    	waveform2[i] |= noise;
	    }
	}
}
 8001508:	e098      	b.n	800163c <init_triangle+0x28c>
	    for(int i = 0; i < NUM_SAMPLES; i++){
 800150a:	2300      	movs	r3, #0
 800150c:	62bb      	str	r3, [r7, #40]	; 0x28
 800150e:	e08f      	b.n	8001630 <init_triangle+0x280>
			HAL_RNG_GenerateRandomNumber(hrng, &random);
 8001510:	f107 031c 	add.w	r3, r7, #28
 8001514:	4619      	mov	r1, r3
 8001516:	68b8      	ldr	r0, [r7, #8]
 8001518:	f003 fe85 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
			uint16_t noise = (uint16_t)(random & bits);
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	b29a      	uxth	r2, r3
 8001520:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001522:	4013      	ands	r3, r2
 8001524:	84bb      	strh	r3, [r7, #36]	; 0x24
	        if(i < NUM_SAMPLES/2){
 8001526:	4b4a      	ldr	r3, [pc, #296]	; (8001650 <init_triangle+0x2a0>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	0fda      	lsrs	r2, r3, #31
 800152c:	4413      	add	r3, r2
 800152e:	105b      	asrs	r3, r3, #1
 8001530:	461a      	mov	r2, r3
 8001532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001534:	4293      	cmp	r3, r2
 8001536:	da35      	bge.n	80015a4 <init_triangle+0x1f4>
	        	waveform2[i] = (uint16_t) ((((float)(2*i)/(float)(NUM_SAMPLES-1)) * (maxv-minv) + minv)*4096/3.3);
 8001538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	ee07 3a90 	vmov	s15, r3
 8001540:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001544:	4b42      	ldr	r3, [pc, #264]	; (8001650 <init_triangle+0x2a0>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	3b01      	subs	r3, #1
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001556:	edd7 6a05 	vldr	s13, [r7, #20]
 800155a:	edd7 7a04 	vldr	s15, [r7, #16]
 800155e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001566:	edd7 7a04 	vldr	s15, [r7, #16]
 800156a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800156e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001654 <init_triangle+0x2a4>
 8001572:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001576:	ee17 0a90 	vmov	r0, s15
 800157a:	f7fe ffe5 	bl	8000548 <__aeabi_f2d>
 800157e:	a332      	add	r3, pc, #200	; (adr r3, 8001648 <init_triangle+0x298>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f962 	bl	800084c <__aeabi_ddiv>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4610      	mov	r0, r2
 800158e:	4619      	mov	r1, r3
 8001590:	f7ff fb0a 	bl	8000ba8 <__aeabi_d2uiz>
 8001594:	4603      	mov	r3, r0
 8001596:	b29b      	uxth	r3, r3
 8001598:	4619      	mov	r1, r3
 800159a:	4a30      	ldr	r2, [pc, #192]	; (800165c <init_triangle+0x2ac>)
 800159c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800159e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80015a2:	e038      	b.n	8001616 <init_triangle+0x266>
	        	waveform2[i] = (uint16_t) ((((float)(NUM_SAMPLES-1-(2*i))/(float)(NUM_SAMPLES-1)) * (maxv-minv) + maxv)*4096/3.3);
 80015a4:	4b2a      	ldr	r3, [pc, #168]	; (8001650 <init_triangle+0x2a0>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	1e5a      	subs	r2, r3, #1
 80015aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015b8:	4b25      	ldr	r3, [pc, #148]	; (8001650 <init_triangle+0x2a0>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3b01      	subs	r3, #1
 80015be:	ee07 3a90 	vmov	s15, r3
 80015c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80015ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80015d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80015d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015da:	edd7 7a05 	vldr	s15, [r7, #20]
 80015de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e2:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001654 <init_triangle+0x2a4>
 80015e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ea:	ee17 0a90 	vmov	r0, s15
 80015ee:	f7fe ffab 	bl	8000548 <__aeabi_f2d>
 80015f2:	a315      	add	r3, pc, #84	; (adr r3, 8001648 <init_triangle+0x298>)
 80015f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f8:	f7ff f928 	bl	800084c <__aeabi_ddiv>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4610      	mov	r0, r2
 8001602:	4619      	mov	r1, r3
 8001604:	f7ff fad0 	bl	8000ba8 <__aeabi_d2uiz>
 8001608:	4603      	mov	r3, r0
 800160a:	b29b      	uxth	r3, r3
 800160c:	4619      	mov	r1, r3
 800160e:	4a13      	ldr	r2, [pc, #76]	; (800165c <init_triangle+0x2ac>)
 8001610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001612:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    	waveform2[i] |= noise;
 8001616:	4a11      	ldr	r2, [pc, #68]	; (800165c <init_triangle+0x2ac>)
 8001618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800161a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800161e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001620:	431a      	orrs	r2, r3
 8001622:	490e      	ldr	r1, [pc, #56]	; (800165c <init_triangle+0x2ac>)
 8001624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    for(int i = 0; i < NUM_SAMPLES; i++){
 800162a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800162c:	3301      	adds	r3, #1
 800162e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <init_triangle+0x2a0>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001636:	429a      	cmp	r2, r3
 8001638:	f6ff af6a 	blt.w	8001510 <init_triangle+0x160>
}
 800163c:	bf00      	nop
 800163e:	3730      	adds	r7, #48	; 0x30
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	f3af 8000 	nop.w
 8001648:	66666666 	.word	0x66666666
 800164c:	400a6666 	.word	0x400a6666
 8001650:	20000000 	.word	0x20000000
 8001654:	45800000 	.word	0x45800000
 8001658:	200005f8 	.word	0x200005f8
 800165c:	200009f8 	.word	0x200009f8

08001660 <init_rectangle>:


void init_rectangle(float maxv, float minv,int noise, RNG_HandleTypeDef *hrng,int channel){
 8001660:	b580      	push	{r7, lr}
 8001662:	b08c      	sub	sp, #48	; 0x30
 8001664:	af00      	add	r7, sp, #0
 8001666:	ed87 0a05 	vstr	s0, [r7, #20]
 800166a:	edc7 0a04 	vstr	s1, [r7, #16]
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
	uint32_t random;
	uint16_t bits = get_noise(noise);
 8001674:	68f8      	ldr	r0, [r7, #12]
 8001676:	f7ff fc6b 	bl	8000f50 <get_noise>
 800167a:	4603      	mov	r3, r0
 800167c:	84fb      	strh	r3, [r7, #38]	; 0x26
	if(channel == 1){
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d148      	bne.n	8001716 <init_rectangle+0xb6>
    for(int i = 0; i < NUM_SAMPLES; i++){
 8001684:	2300      	movs	r3, #0
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001688:	e03f      	b.n	800170a <init_rectangle+0xaa>
		HAL_RNG_GenerateRandomNumber(hrng, &random);
 800168a:	f107 031c 	add.w	r3, r7, #28
 800168e:	4619      	mov	r1, r3
 8001690:	68b8      	ldr	r0, [r7, #8]
 8001692:	f003 fdc8 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
		uint16_t noise = (uint16_t)(random & bits);
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	b29a      	uxth	r2, r3
 800169a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800169c:	4013      	ands	r3, r2
 800169e:	847b      	strh	r3, [r7, #34]	; 0x22
    	waveform[i] = (uint16_t) (((i < (NUM_SAMPLES/2))? minv : maxv)*4096/3.3);
 80016a0:	4b45      	ldr	r3, [pc, #276]	; (80017b8 <init_rectangle+0x158>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	0fda      	lsrs	r2, r3, #31
 80016a6:	4413      	add	r3, r2
 80016a8:	105b      	asrs	r3, r3, #1
 80016aa:	461a      	mov	r2, r3
 80016ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ae:	4293      	cmp	r3, r2
 80016b0:	da02      	bge.n	80016b8 <init_rectangle+0x58>
 80016b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016b6:	e001      	b.n	80016bc <init_rectangle+0x5c>
 80016b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80016bc:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80017bc <init_rectangle+0x15c>
 80016c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c4:	ee17 0a90 	vmov	r0, s15
 80016c8:	f7fe ff3e 	bl	8000548 <__aeabi_f2d>
 80016cc:	a338      	add	r3, pc, #224	; (adr r3, 80017b0 <init_rectangle+0x150>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7ff f8bb 	bl	800084c <__aeabi_ddiv>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fa63 	bl	8000ba8 <__aeabi_d2uiz>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	4619      	mov	r1, r3
 80016e8:	4a35      	ldr	r2, [pc, #212]	; (80017c0 <init_rectangle+0x160>)
 80016ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	waveform[i] |= noise;
 80016f0:	4a33      	ldr	r2, [pc, #204]	; (80017c0 <init_rectangle+0x160>)
 80016f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80016fa:	431a      	orrs	r2, r3
 80016fc:	4930      	ldr	r1, [pc, #192]	; (80017c0 <init_rectangle+0x160>)
 80016fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = 0; i < NUM_SAMPLES; i++){
 8001704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001706:	3301      	adds	r3, #1
 8001708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800170a:	4b2b      	ldr	r3, [pc, #172]	; (80017b8 <init_rectangle+0x158>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001710:	429a      	cmp	r2, r3
 8001712:	dbba      	blt.n	800168a <init_rectangle+0x2a>
			uint16_t noise = (uint16_t)(random & bits);
	    	waveform2[i] = (uint16_t) (((i < (NUM_SAMPLES/2))? minv : maxv)*4096/3.3);
	    	waveform2[i] |= noise;
	    }
	}
}
 8001714:	e047      	b.n	80017a6 <init_rectangle+0x146>
	    for(int i = 0; i < NUM_SAMPLES; i++){
 8001716:	2300      	movs	r3, #0
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
 800171a:	e03f      	b.n	800179c <init_rectangle+0x13c>
			HAL_RNG_GenerateRandomNumber(hrng, &random);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	68b8      	ldr	r0, [r7, #8]
 8001724:	f003 fd7f 	bl	8005226 <HAL_RNG_GenerateRandomNumber>
			uint16_t noise = (uint16_t)(random & bits);
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	b29a      	uxth	r2, r3
 800172c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800172e:	4013      	ands	r3, r2
 8001730:	84bb      	strh	r3, [r7, #36]	; 0x24
	    	waveform2[i] = (uint16_t) (((i < (NUM_SAMPLES/2))? minv : maxv)*4096/3.3);
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <init_rectangle+0x158>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	0fda      	lsrs	r2, r3, #31
 8001738:	4413      	add	r3, r2
 800173a:	105b      	asrs	r3, r3, #1
 800173c:	461a      	mov	r2, r3
 800173e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001740:	4293      	cmp	r3, r2
 8001742:	da02      	bge.n	800174a <init_rectangle+0xea>
 8001744:	edd7 7a04 	vldr	s15, [r7, #16]
 8001748:	e001      	b.n	800174e <init_rectangle+0xee>
 800174a:	edd7 7a05 	vldr	s15, [r7, #20]
 800174e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80017bc <init_rectangle+0x15c>
 8001752:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001756:	ee17 0a90 	vmov	r0, s15
 800175a:	f7fe fef5 	bl	8000548 <__aeabi_f2d>
 800175e:	a314      	add	r3, pc, #80	; (adr r3, 80017b0 <init_rectangle+0x150>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7ff f872 	bl	800084c <__aeabi_ddiv>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa1a 	bl	8000ba8 <__aeabi_d2uiz>
 8001774:	4603      	mov	r3, r0
 8001776:	b29b      	uxth	r3, r3
 8001778:	4619      	mov	r1, r3
 800177a:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <init_rectangle+0x164>)
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    	waveform2[i] |= noise;
 8001782:	4a10      	ldr	r2, [pc, #64]	; (80017c4 <init_rectangle+0x164>)
 8001784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001786:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800178a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800178c:	431a      	orrs	r2, r3
 800178e:	490d      	ldr	r1, [pc, #52]	; (80017c4 <init_rectangle+0x164>)
 8001790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    for(int i = 0; i < NUM_SAMPLES; i++){
 8001796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001798:	3301      	adds	r3, #1
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <init_rectangle+0x158>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017a2:	429a      	cmp	r2, r3
 80017a4:	dbba      	blt.n	800171c <init_rectangle+0xbc>
}
 80017a6:	bf00      	nop
 80017a8:	3730      	adds	r7, #48	; 0x30
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	66666666 	.word	0x66666666
 80017b4:	400a6666 	.word	0x400a6666
 80017b8:	20000000 	.word	0x20000000
 80017bc:	45800000 	.word	0x45800000
 80017c0:	200005f8 	.word	0x200005f8
 80017c4:	200009f8 	.word	0x200009f8

080017c8 <init_ekg>:

void init_ekg(int channel){
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	if(channel == 1){
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d113      	bne.n	80017fe <init_ekg+0x36>
		for(int i = 0; i < NUM_SAMPLES; i++){
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	e00a      	b.n	80017f2 <init_ekg+0x2a>
			waveform[i] = ekg[i];
 80017dc:	4a14      	ldr	r2, [pc, #80]	; (8001830 <init_ekg+0x68>)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017e4:	4913      	ldr	r1, [pc, #76]	; (8001834 <init_ekg+0x6c>)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < NUM_SAMPLES; i++){
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	3301      	adds	r3, #1
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	4b11      	ldr	r3, [pc, #68]	; (8001838 <init_ekg+0x70>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	dbef      	blt.n	80017dc <init_ekg+0x14>
	else{
	    for(int i = 0; i < NUM_SAMPLES; i++){
	        waveform2[i] = ekg[i];
	    }
	}
}
 80017fc:	e012      	b.n	8001824 <init_ekg+0x5c>
	    for(int i = 0; i < NUM_SAMPLES; i++){
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	e00a      	b.n	800181a <init_ekg+0x52>
	        waveform2[i] = ekg[i];
 8001804:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <init_ekg+0x68>)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800180c:	490b      	ldr	r1, [pc, #44]	; (800183c <init_ekg+0x74>)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    for(int i = 0; i < NUM_SAMPLES; i++){
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	3301      	adds	r3, #1
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b07      	ldr	r3, [pc, #28]	; (8001838 <init_ekg+0x70>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	429a      	cmp	r2, r3
 8001822:	dbef      	blt.n	8001804 <init_ekg+0x3c>
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	20000004 	.word	0x20000004
 8001834:	200005f8 	.word	0x200005f8
 8001838:	20000000 	.word	0x20000000
 800183c:	200009f8 	.word	0x200009f8

08001840 <sig_gen>:

void sig_gen(struct user_command *cmd, RNG_HandleTypeDef *hrng,DAC_HandleTypeDef *dac ){
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b087      	sub	sp, #28
 8001844:	af02      	add	r7, sp, #8
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
	//Process user input
	if(cmd->channel == 1){
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d104      	bne.n	800185e <sig_gen+0x1e>
		HAL_DAC_Stop_DMA(dac, DAC_CHANNEL_1);
 8001854:	2100      	movs	r1, #0
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f001 fb7a 	bl	8002f50 <HAL_DAC_Stop_DMA>
 800185c:	e003      	b.n	8001866 <sig_gen+0x26>
	}
	else{
		HAL_DAC_Stop_DMA(dac, DAC_CHANNEL_2);
 800185e:	2110      	movs	r1, #16
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f001 fb75 	bl	8002f50 <HAL_DAC_Stop_DMA>
	}
	switch(cmd->wave){
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	7d1b      	ldrb	r3, [r3, #20]
 800186a:	3b41      	subs	r3, #65	; 0x41
 800186c:	2b13      	cmp	r3, #19
 800186e:	f200 8085 	bhi.w	800197c <sig_gen+0x13c>
 8001872:	a201      	add	r2, pc, #4	; (adr r2, 8001878 <sig_gen+0x38>)
 8001874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001878:	08001971 	.word	0x08001971
 800187c:	0800197d 	.word	0x0800197d
 8001880:	0800197d 	.word	0x0800197d
 8001884:	0800197d 	.word	0x0800197d
 8001888:	0800197d 	.word	0x0800197d
 800188c:	0800197d 	.word	0x0800197d
 8001890:	0800197d 	.word	0x0800197d
 8001894:	0800197d 	.word	0x0800197d
 8001898:	0800197d 	.word	0x0800197d
 800189c:	0800197d 	.word	0x0800197d
 80018a0:	0800197d 	.word	0x0800197d
 80018a4:	0800197d 	.word	0x0800197d
 80018a8:	0800197d 	.word	0x0800197d
 80018ac:	0800197d 	.word	0x0800197d
 80018b0:	0800197d 	.word	0x0800197d
 80018b4:	0800197d 	.word	0x0800197d
 80018b8:	0800197d 	.word	0x0800197d
 80018bc:	080018c9 	.word	0x080018c9
 80018c0:	080018ef 	.word	0x080018ef
 80018c4:	0800194b 	.word	0x0800194b
	case('R'):
		//Change to Rectangle wave
		init_rectangle(cmd->maxv, cmd->minv,cmd->noise, hrng, cmd->channel);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	ed93 7a02 	vldr	s14, [r3, #8]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	6918      	ldr	r0, [r3, #16]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	68b9      	ldr	r1, [r7, #8]
 80018e0:	eef0 0a47 	vmov.f32	s1, s14
 80018e4:	eeb0 0a67 	vmov.f32	s0, s15
 80018e8:	f7ff feba 	bl	8001660 <init_rectangle>
		break;
 80018ec:	e047      	b.n	800197e <sig_gen+0x13e>
	case('S'):
		// Change to Sine wave

		if(cmd->frequency != 0.0){
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80018f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	d012      	beq.n	8001924 <sig_gen+0xe4>
			init_generator(cmd->maxv, cmd->minv,cmd->noise, hrng, cmd->channel);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	edd3 7a03 	vldr	s15, [r3, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	ed93 7a02 	vldr	s14, [r3, #8]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6918      	ldr	r0, [r3, #16]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	eef0 0a47 	vmov.f32	s1, s14
 800191a:	eeb0 0a67 	vmov.f32	s0, s15
 800191e:	f7ff fbff 	bl	8001120 <init_generator>
		}
		else{
			init_DC(cmd->maxv, cmd->minv,cmd->noise, hrng, cmd->channel);
		}
		break;
 8001922:	e02c      	b.n	800197e <sig_gen+0x13e>
			init_DC(cmd->maxv, cmd->minv,cmd->noise, hrng, cmd->channel);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	edd3 7a03 	vldr	s15, [r3, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6918      	ldr	r0, [r3, #16]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	68b9      	ldr	r1, [r7, #8]
 800193c:	eef0 0a47 	vmov.f32	s1, s14
 8001940:	eeb0 0a67 	vmov.f32	s0, s15
 8001944:	f7ff fb50 	bl	8000fe8 <init_DC>
		break;
 8001948:	e019      	b.n	800197e <sig_gen+0x13e>
	case('T'):
		//Change to Triangle
		init_triangle(cmd->maxv, cmd->minv,cmd->noise, hrng, cmd->channel);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	ed93 7a02 	vldr	s14, [r3, #8]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6918      	ldr	r0, [r3, #16]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	461a      	mov	r2, r3
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	eef0 0a47 	vmov.f32	s1, s14
 8001966:	eeb0 0a67 	vmov.f32	s0, s15
 800196a:	f7ff fd21 	bl	80013b0 <init_triangle>
		break;
 800196e:	e006      	b.n	800197e <sig_gen+0x13e>
	case('A'):
		//Change to ekg
		init_ekg(cmd->channel);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff27 	bl	80017c8 <init_ekg>
		break;
 800197a:	e000      	b.n	800197e <sig_gen+0x13e>
	default:
		break;
 800197c:	bf00      	nop
	}

	if(cmd->channel == 1){
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d137      	bne.n	80019f6 <sig_gen+0x1b6>
		TIM2->ARR = round(80000000.0 / (float)(NUM_SAMPLES * (float)cmd->frequency));
 8001986:	4b36      	ldr	r3, [pc, #216]	; (8001a60 <sig_gen+0x220>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	ee07 3a90 	vmov	s15, r3
 800198e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	edd3 7a01 	vldr	s15, [r3, #4]
 8001998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199c:	ee17 0a90 	vmov	r0, s15
 80019a0:	f7fe fdd2 	bl	8000548 <__aeabi_f2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	a12b      	add	r1, pc, #172	; (adr r1, 8001a58 <sig_gen+0x218>)
 80019aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019ae:	f7fe ff4d 	bl	800084c <__aeabi_ddiv>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	ec43 2b17 	vmov	d7, r2, r3
 80019ba:	eeb0 0a47 	vmov.f32	s0, s14
 80019be:	eef0 0a67 	vmov.f32	s1, s15
 80019c2:	f00c fd09 	bl	800e3d8 <round>
 80019c6:	ec53 2b10 	vmov	r2, r3, d0
 80019ca:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80019ce:	4610      	mov	r0, r2
 80019d0:	4619      	mov	r1, r3
 80019d2:	f7ff f8e9 	bl	8000ba8 <__aeabi_d2uiz>
 80019d6:	4603      	mov	r3, r0
 80019d8:	62e3      	str	r3, [r4, #44]	; 0x2c
		TIM2->EGR = TIM_EGR_UG;
 80019da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019de:	2201      	movs	r2, #1
 80019e0:	615a      	str	r2, [r3, #20]
		HAL_DAC_Start_DMA(dac, DAC_CHANNEL_1, (uint32_t*)waveform, SAMPLES, DAC_ALIGN_12B_R);
 80019e2:	2300      	movs	r3, #0
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ea:	4a1e      	ldr	r2, [pc, #120]	; (8001a64 <sig_gen+0x224>)
 80019ec:	2100      	movs	r1, #0
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f001 f9e2 	bl	8002db8 <HAL_DAC_Start_DMA>
		HAL_DAC_Start_DMA(dac, DAC_CHANNEL_2, (uint32_t*)waveform2, SAMPLES, DAC_ALIGN_12B_R);
	}



}
 80019f4:	e02a      	b.n	8001a4c <sig_gen+0x20c>
		TIM5->ARR = (80000000.0 / (float)(NUM_SAMPLES * (float)cmd->frequency));
 80019f6:	4b1a      	ldr	r3, [pc, #104]	; (8001a60 <sig_gen+0x220>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	ee07 3a90 	vmov	s15, r3
 80019fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0c:	ee17 0a90 	vmov	r0, s15
 8001a10:	f7fe fd9a 	bl	8000548 <__aeabi_f2d>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	a10f      	add	r1, pc, #60	; (adr r1, 8001a58 <sig_gen+0x218>)
 8001a1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a1e:	f7fe ff15 	bl	800084c <__aeabi_ddiv>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4c10      	ldr	r4, [pc, #64]	; (8001a68 <sig_gen+0x228>)
 8001a28:	4610      	mov	r0, r2
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f7ff f8bc 	bl	8000ba8 <__aeabi_d2uiz>
 8001a30:	4603      	mov	r3, r0
 8001a32:	62e3      	str	r3, [r4, #44]	; 0x2c
		TIM5->EGR = TIM_EGR_UG;
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <sig_gen+0x228>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	615a      	str	r2, [r3, #20]
		HAL_DAC_Start_DMA(dac, DAC_CHANNEL_2, (uint32_t*)waveform2, SAMPLES, DAC_ALIGN_12B_R);
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a42:	4a0a      	ldr	r2, [pc, #40]	; (8001a6c <sig_gen+0x22c>)
 8001a44:	2110      	movs	r1, #16
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f001 f9b6 	bl	8002db8 <HAL_DAC_Start_DMA>
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd90      	pop	{r4, r7, pc}
 8001a54:	f3af 8000 	nop.w
 8001a58:	00000000 	.word	0x00000000
 8001a5c:	419312d0 	.word	0x419312d0
 8001a60:	20000000 	.word	0x20000000
 8001a64:	200005f8 	.word	0x200005f8
 8001a68:	40000c00 	.word	0x40000c00
 8001a6c:	200009f8 	.word	0x200009f8

08001a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	command = (struct user_command *)malloc(sizeof(struct user_command));
 8001a74:	2018      	movs	r0, #24
 8001a76:	f008 fa23 	bl	8009ec0 <malloc>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b2f      	ldr	r3, [pc, #188]	; (8001b3c <main+0xcc>)
 8001a80:	601a      	str	r2, [r3, #0]
		if(command == NULL){
 8001a82:	4b2e      	ldr	r3, [pc, #184]	; (8001b3c <main+0xcc>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d102      	bne.n	8001a90 <main+0x20>
			exit(99);
 8001a8a:	2063      	movs	r0, #99	; 0x63
 8001a8c:	f008 fa06 	bl	8009e9c <exit>
		}
		command->channel = 0;
 8001a90:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <main+0xcc>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
		command->frequency = 0.0;
 8001a98:	4b28      	ldr	r3, [pc, #160]	; (8001b3c <main+0xcc>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	605a      	str	r2, [r3, #4]
		command->maxv = 0.0;
 8001aa2:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <main+0xcc>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	60da      	str	r2, [r3, #12]
		command->minv = 0.0;
 8001aac:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <main+0xcc>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	609a      	str	r2, [r3, #8]
		command->noise = 0;
 8001ab6:	4b21      	ldr	r3, [pc, #132]	; (8001b3c <main+0xcc>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
		command->wave = 'n';
 8001abe:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <main+0xcc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	226e      	movs	r2, #110	; 0x6e
 8001ac4:	751a      	strb	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac6:	f000 ffa3 	bl	8002a10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aca:	f000 f851 	bl	8001b70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ace:	f000 f9e5 	bl	8001e9c <MX_GPIO_Init>
  MX_DMA_Init();
 8001ad2:	f000 f9bd 	bl	8001e50 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ad6:	f000 f98b 	bl	8001df0 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8001ada:	f000 f89b 	bl	8001c14 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001ade:	f000 f8eb 	bl	8001cb8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001ae2:	f000 f937 	bl	8001d54 <MX_TIM5_Init>
  MX_RNG_Init();
 8001ae6:	f000 f8d3 	bl	8001c90 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001aea:	4815      	ldr	r0, [pc, #84]	; (8001b40 <main+0xd0>)
 8001aec:	f003 fcc8 	bl	8005480 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 8001af0:	4814      	ldr	r0, [pc, #80]	; (8001b44 <main+0xd4>)
 8001af2:	f003 fcc5 	bl	8005480 <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001af6:	f004 fe55 	bl	80067a4 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of MUTEX */
  MUTEXHandle = osMutexNew(&MUTEX_attributes);
 8001afa:	4813      	ldr	r0, [pc, #76]	; (8001b48 <main+0xd8>)
 8001afc:	f004 ff2e 	bl	800695c <osMutexNew>
 8001b00:	4603      	mov	r3, r0
 8001b02:	4a12      	ldr	r2, [pc, #72]	; (8001b4c <main+0xdc>)
 8001b04:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of CommandQueue */
  CommandQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &CommandQueue_attributes);
 8001b06:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <main+0xe0>)
 8001b08:	2102      	movs	r1, #2
 8001b0a:	2010      	movs	r0, #16
 8001b0c:	f005 f834 	bl	8006b78 <osMessageQueueNew>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4a10      	ldr	r2, [pc, #64]	; (8001b54 <main+0xe4>)
 8001b14:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ProcessCommand */
  ProcessCommandHandle = osThreadNew(StartProcessCommand, NULL, &ProcessCommand_attributes);
 8001b16:	4a10      	ldr	r2, [pc, #64]	; (8001b58 <main+0xe8>)
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4810      	ldr	r0, [pc, #64]	; (8001b5c <main+0xec>)
 8001b1c:	f004 fe8c 	bl	8006838 <osThreadNew>
 8001b20:	4603      	mov	r3, r0
 8001b22:	4a0f      	ldr	r2, [pc, #60]	; (8001b60 <main+0xf0>)
 8001b24:	6013      	str	r3, [r2, #0]

  /* creation of RecieveCommand */
  RecieveCommandHandle = osThreadNew(StartRecieveCommand, NULL, &RecieveCommand_attributes);
 8001b26:	4a0f      	ldr	r2, [pc, #60]	; (8001b64 <main+0xf4>)
 8001b28:	2100      	movs	r1, #0
 8001b2a:	480f      	ldr	r0, [pc, #60]	; (8001b68 <main+0xf8>)
 8001b2c:	f004 fe84 	bl	8006838 <osThreadNew>
 8001b30:	4603      	mov	r3, r0
 8001b32:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <main+0xfc>)
 8001b34:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b36:	f004 fe59 	bl	80067ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b3a:	e7fe      	b.n	8001b3a <main+0xca>
 8001b3c:	20000fcc 	.word	0x20000fcc
 8001b40:	20000eac 	.word	0x20000eac
 8001b44:	20000ef8 	.word	0x20000ef8
 8001b48:	0800f698 	.word	0x0800f698
 8001b4c:	20000fdc 	.word	0x20000fdc
 8001b50:	0800f680 	.word	0x0800f680
 8001b54:	20000fd8 	.word	0x20000fd8
 8001b58:	0800f638 	.word	0x0800f638
 8001b5c:	08001f41 	.word	0x08001f41
 8001b60:	20000fd0 	.word	0x20000fd0
 8001b64:	0800f65c 	.word	0x0800f65c
 8001b68:	08002381 	.word	0x08002381
 8001b6c:	20000fd4 	.word	0x20000fd4

08001b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b096      	sub	sp, #88	; 0x58
 8001b74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	2244      	movs	r2, #68	; 0x44
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f009 fe89 	bl	800b896 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b84:	463b      	mov	r3, r7
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]
 8001b8c:	609a      	str	r2, [r3, #8]
 8001b8e:	60da      	str	r2, [r3, #12]
 8001b90:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b92:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b96:	f001 ffdd 	bl	8003b54 <HAL_PWREx_ControlVoltageScaling>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001ba0:	f000 fc4e 	bl	8002440 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bae:	2310      	movs	r3, #16
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001bbe:	230a      	movs	r3, #10
 8001bc0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001bc2:	2307      	movs	r3, #7
 8001bc4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f002 f814 	bl	8003c00 <HAL_RCC_OscConfig>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001bde:	f000 fc2f 	bl	8002440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001be2:	230f      	movs	r3, #15
 8001be4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be6:	2303      	movs	r3, #3
 8001be8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bea:	2300      	movs	r3, #0
 8001bec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	2104      	movs	r1, #4
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f002 fbdc 	bl	80043b8 <HAL_RCC_ClockConfig>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c06:	f000 fc1b 	bl	8002440 <Error_Handler>
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	3758      	adds	r7, #88	; 0x58
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08a      	sub	sp, #40	; 0x28
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2224      	movs	r2, #36	; 0x24
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4618      	mov	r0, r3
 8001c22:	f009 fe38 	bl	800b896 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001c26:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <MX_DAC1_Init+0x74>)
 8001c28:	4a18      	ldr	r2, [pc, #96]	; (8001c8c <MX_DAC1_Init+0x78>)
 8001c2a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001c2c:	4816      	ldr	r0, [pc, #88]	; (8001c88 <MX_DAC1_Init+0x74>)
 8001c2e:	f001 f8a0 	bl	8002d72 <HAL_DAC_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001c38:	f000 fc02 	bl	8002440 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001c40:	2324      	movs	r3, #36	; 0x24
 8001c42:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	2200      	movs	r2, #0
 8001c54:	4619      	mov	r1, r3
 8001c56:	480c      	ldr	r0, [pc, #48]	; (8001c88 <MX_DAC1_Init+0x74>)
 8001c58:	f001 f9dd 	bl	8003016 <HAL_DAC_ConfigChannel>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001c62:	f000 fbed 	bl	8002440 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T5_TRGO;
 8001c66:	231c      	movs	r3, #28
 8001c68:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	2210      	movs	r2, #16
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4805      	ldr	r0, [pc, #20]	; (8001c88 <MX_DAC1_Init+0x74>)
 8001c72:	f001 f9d0 	bl	8003016 <HAL_DAC_ConfigChannel>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_DAC1_Init+0x6c>
  {
    Error_Handler();
 8001c7c:	f000 fbe0 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	; 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000df8 	.word	0x20000df8
 8001c8c:	40007400 	.word	0x40007400

08001c90 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <MX_RNG_Init+0x20>)
 8001c96:	4a07      	ldr	r2, [pc, #28]	; (8001cb4 <MX_RNG_Init+0x24>)
 8001c98:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	; (8001cb0 <MX_RNG_Init+0x20>)
 8001c9c:	f003 fa6c 	bl	8005178 <HAL_RNG_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001ca6:	f000 fbcb 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000e9c 	.word	0x20000e9c
 8001cb4:	50060800 	.word	0x50060800

08001cb8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cbe:	f107 0310 	add.w	r3, r7, #16
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001cd8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cdc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cde:	4b1c      	ldr	r3, [pc, #112]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce4:	4b1a      	ldr	r3, [pc, #104]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001cea:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001cec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cf0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf2:	4b17      	ldr	r3, [pc, #92]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf8:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cfe:	4814      	ldr	r0, [pc, #80]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001d00:	f003 fb66 	bl	80053d0 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d0a:	f000 fb99 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	4619      	mov	r1, r3
 8001d1a:	480d      	ldr	r0, [pc, #52]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001d1c:	f003 fc18 	bl	8005550 <HAL_TIM_ConfigClockSource>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d26:	f000 fb8b 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d32:	1d3b      	adds	r3, r7, #4
 8001d34:	4619      	mov	r1, r3
 8001d36:	4806      	ldr	r0, [pc, #24]	; (8001d50 <MX_TIM2_Init+0x98>)
 8001d38:	f003 fe08 	bl	800594c <HAL_TIMEx_MasterConfigSynchronization>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d42:	f000 fb7d 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d46:	bf00      	nop
 8001d48:	3720      	adds	r7, #32
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000eac 	.word	0x20000eac

08001d54 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5a:	f107 0310 	add.w	r3, r7, #16
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d72:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d74:	4a1d      	ldr	r2, [pc, #116]	; (8001dec <MX_TIM5_Init+0x98>)
 8001d76:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d78:	4b1b      	ldr	r3, [pc, #108]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7e:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000;
 8001d84:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d8a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8c:	4b16      	ldr	r3, [pc, #88]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d98:	4813      	ldr	r0, [pc, #76]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001d9a:	f003 fb19 	bl	80053d0 <HAL_TIM_Base_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001da4:	f000 fb4c 	bl	8002440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001dae:	f107 0310 	add.w	r3, r7, #16
 8001db2:	4619      	mov	r1, r3
 8001db4:	480c      	ldr	r0, [pc, #48]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001db6:	f003 fbcb 	bl	8005550 <HAL_TIM_ConfigClockSource>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001dc0:	f000 fb3e 	bl	8002440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dcc:	1d3b      	adds	r3, r7, #4
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4805      	ldr	r0, [pc, #20]	; (8001de8 <MX_TIM5_Init+0x94>)
 8001dd2:	f003 fdbb 	bl	800594c <HAL_TIMEx_MasterConfigSynchronization>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001ddc:	f000 fb30 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001de0:	bf00      	nop
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20000ef8 	.word	0x20000ef8
 8001dec:	40000c00 	.word	0x40000c00

08001df0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001df4:	4b14      	ldr	r3, [pc, #80]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001df6:	4a15      	ldr	r2, [pc, #84]	; (8001e4c <MX_USART2_UART_Init+0x5c>)
 8001df8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dfa:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001dfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e02:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e08:	4b0f      	ldr	r3, [pc, #60]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e14:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e16:	220c      	movs	r2, #12
 8001e18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e20:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e32:	4805      	ldr	r0, [pc, #20]	; (8001e48 <MX_USART2_UART_Init+0x58>)
 8001e34:	f003 fe12 	bl	8005a5c <HAL_UART_Init>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e3e:	f000 faff 	bl	8002440 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000f44 	.word	0x20000f44
 8001e4c:	40004400 	.word	0x40004400

08001e50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e56:	4b10      	ldr	r3, [pc, #64]	; (8001e98 <MX_DMA_Init+0x48>)
 8001e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e5a:	4a0f      	ldr	r2, [pc, #60]	; (8001e98 <MX_DMA_Init+0x48>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6493      	str	r3, [r2, #72]	; 0x48
 8001e62:	4b0d      	ldr	r3, [pc, #52]	; (8001e98 <MX_DMA_Init+0x48>)
 8001e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2105      	movs	r1, #5
 8001e72:	200d      	movs	r0, #13
 8001e74:	f000 ff47 	bl	8002d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e78:	200d      	movs	r0, #13
 8001e7a:	f000 ff60 	bl	8002d3e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2105      	movs	r1, #5
 8001e82:	200e      	movs	r0, #14
 8001e84:	f000 ff3f 	bl	8002d06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e88:	200e      	movs	r0, #14
 8001e8a:	f000 ff58 	bl	8002d3e <HAL_NVIC_EnableIRQ>

}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40021000 	.word	0x40021000

08001e9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08a      	sub	sp, #40	; 0x28
 8001ea0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
 8001eb0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb2:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb6:	4a20      	ldr	r2, [pc, #128]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001eb8:	f043 0304 	orr.w	r3, r3, #4
 8001ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eca:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ece:	4a1a      	ldr	r2, [pc, #104]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ed4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ed6:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee2:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ee6:	4a14      	ldr	r2, [pc, #80]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eee:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efa:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efe:	4a0e      	ldr	r2, [pc, #56]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001f00:	f043 0302 	orr.w	r3, r3, #2
 8001f04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <MX_GPIO_Init+0x9c>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f18:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f22:	f107 0314 	add.w	r3, r7, #20
 8001f26:	4619      	mov	r1, r3
 8001f28:	4804      	ldr	r0, [pc, #16]	; (8001f3c <MX_GPIO_Init+0xa0>)
 8001f2a:	f001 fc5b 	bl	80037e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f2e:	bf00      	nop
 8001f30:	3728      	adds	r7, #40	; 0x28
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	48000800 	.word	0x48000800

08001f40 <StartProcessCommand>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartProcessCommand */
void StartProcessCommand(void *argument)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b0e2      	sub	sp, #392	; 0x188
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001f4a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001f4e:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	char command_buffer[100];
	char print_buffer[256];
	int i = 0;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	int print_size = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	int valid_entry = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
  /* Infinite loop */
  for(;;)
  {
	    osMutexAcquire(MUTEXHandle, osWaitForever);
 8001f62:	4bb3      	ldr	r3, [pc, #716]	; (8002230 <StartProcessCommand+0x2f0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f04f 31ff 	mov.w	r1, #4294967295
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f004 fd7c 	bl	8006a68 <osMutexAcquire>
	  	uint8_t c = 0;
 8001f70:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001f74:	f2a3 137d 	subw	r3, r3, #381	; 0x17d
 8001f78:	2200      	movs	r2, #0
 8001f7a:	701a      	strb	r2, [r3, #0]
	  	HAL_UART_Receive(&huart2, &c, 1, 100);					// Read and print inputted char
 8001f7c:	f107 010b 	add.w	r1, r7, #11
 8001f80:	2364      	movs	r3, #100	; 0x64
 8001f82:	2201      	movs	r2, #1
 8001f84:	48ab      	ldr	r0, [pc, #684]	; (8002234 <StartProcessCommand+0x2f4>)
 8001f86:	f003 fe41 	bl	8005c0c <HAL_UART_Receive>
	  	HAL_UART_Transmit(&huart2, &c, 1, 100);
 8001f8a:	f107 010b 	add.w	r1, r7, #11
 8001f8e:	2364      	movs	r3, #100	; 0x64
 8001f90:	2201      	movs	r2, #1
 8001f92:	48a8      	ldr	r0, [pc, #672]	; (8002234 <StartProcessCommand+0x2f4>)
 8001f94:	f003 fdb0 	bl	8005af8 <HAL_UART_Transmit>

	  	if ((char)c == '\r'){
 8001f98:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001f9c:	f2a3 137d 	subw	r3, r3, #381	; 0x17d
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b0d      	cmp	r3, #13
 8001fa4:	f040 81bf 	bne.w	8002326 <StartProcessCommand+0x3e6>
//	  		if enter is pressed, process command to see if valid
	  		command_buffer[i] = '\r';
 8001fa8:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8001fac:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001fb0:	4413      	add	r3, r2
 8001fb2:	220d      	movs	r2, #13
 8001fb4:	701a      	strb	r2, [r3, #0]
	  		command_buffer[i+1] = '\n';
 8001fb6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001fba:	3301      	adds	r3, #1
 8001fbc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001fc0:	443b      	add	r3, r7
 8001fc2:	220a      	movs	r2, #10
 8001fc4:	f803 2c7c 	strb.w	r2, [r3, #-124]
	  		command_buffer[i+2] = '\0';
 8001fc8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001fcc:	3302      	adds	r3, #2
 8001fce:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001fd2:	443b      	add	r3, r7
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f803 2c7c 	strb.w	r2, [r3, #-124]
	  		print_size = sprintf(print_buffer, command_buffer);
 8001fda:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8001fde:	f107 030c 	add.w	r3, r7, #12
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f009 fbf3 	bl	800b7d0 <siprintf>
 8001fea:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  		HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);		// prints inputted command
 8001fee:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	f107 010c 	add.w	r1, r7, #12
 8001ff8:	2364      	movs	r3, #100	; 0x64
 8001ffa:	488e      	ldr	r0, [pc, #568]	; (8002234 <StartProcessCommand+0x2f4>)
 8001ffc:	f003 fd7c 	bl	8005af8 <HAL_UART_Transmit>
	  		char* word = strtok(command_buffer, " ");									// split string to just command name
 8002000:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002004:	498c      	ldr	r1, [pc, #560]	; (8002238 <StartProcessCommand+0x2f8>)
 8002006:	4618      	mov	r0, r3
 8002008:	f009 fc60 	bl	800b8cc <strtok>
 800200c:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		i = 0;																		// reset index
 8002010:	2300      	movs	r3, #0
 8002012:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	  		valid_entry = 1;															// by default, valid input - later conditions alter if needed
 8002016:	2301      	movs	r3, #1
 8002018:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180

	  		word = strtok(NULL, " ");													// split to next info
 800201c:	4986      	ldr	r1, [pc, #536]	; (8002238 <StartProcessCommand+0x2f8>)
 800201e:	2000      	movs	r0, #0
 8002020:	f009 fc54 	bl	800b8cc <strtok>
 8002024:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		int ivalue = atoi(word);
 8002028:	f8d7 0178 	ldr.w	r0, [r7, #376]	; 0x178
 800202c:	f007 ff31 	bl	8009e92 <atoi>
 8002030:	f8c7 0174 	str.w	r0, [r7, #372]	; 0x174
	  		if (ivalue >= 3 || ivalue <= 0){											// check if channel value valid
 8002034:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8002038:	2b02      	cmp	r3, #2
 800203a:	dc03      	bgt.n	8002044 <StartProcessCommand+0x104>
 800203c:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8002040:	2b00      	cmp	r3, #0
 8002042:	dc13      	bgt.n	800206c <StartProcessCommand+0x12c>
	  			valid_entry = 0;														// if not make command invalid
 8002044:	2300      	movs	r3, #0
 8002046:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Channel value must be 1 or 2\r\n");
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	497b      	ldr	r1, [pc, #492]	; (800223c <StartProcessCommand+0x2fc>)
 8002050:	4618      	mov	r0, r3
 8002052:	f009 fbbd 	bl	800b7d0 <siprintf>
 8002056:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 800205a:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800205e:	b29a      	uxth	r2, r3
 8002060:	f107 010c 	add.w	r1, r7, #12
 8002064:	2364      	movs	r3, #100	; 0x64
 8002066:	4873      	ldr	r0, [pc, #460]	; (8002234 <StartProcessCommand+0x2f4>)
 8002068:	f003 fd46 	bl	8005af8 <HAL_UART_Transmit>
	  		}
	  		command->channel = ivalue;
 800206c:	4b74      	ldr	r3, [pc, #464]	; (8002240 <StartProcessCommand+0x300>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002074:	601a      	str	r2, [r3, #0]

	  		word = strtok(NULL, " ");
 8002076:	4970      	ldr	r1, [pc, #448]	; (8002238 <StartProcessCommand+0x2f8>)
 8002078:	2000      	movs	r0, #0
 800207a:	f009 fc27 	bl	800b8cc <strtok>
 800207e:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		if (*word != 'A' && *word != 'R' && *word != 'S' && *word != 'T'){			// check if wave type is valid
 8002082:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b41      	cmp	r3, #65	; 0x41
 800208a:	d022      	beq.n	80020d2 <StartProcessCommand+0x192>
 800208c:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	2b52      	cmp	r3, #82	; 0x52
 8002094:	d01d      	beq.n	80020d2 <StartProcessCommand+0x192>
 8002096:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b53      	cmp	r3, #83	; 0x53
 800209e:	d018      	beq.n	80020d2 <StartProcessCommand+0x192>
 80020a0:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b54      	cmp	r3, #84	; 0x54
 80020a8:	d013      	beq.n	80020d2 <StartProcessCommand+0x192>
	  			valid_entry = 0;														// if not make command invalid
 80020aa:	2300      	movs	r3, #0
 80020ac:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Wave type must be S = sine, T = triangle, R = rectangle or A = arbitrary/EKG\r\n");
 80020b0:	f107 030c 	add.w	r3, r7, #12
 80020b4:	4963      	ldr	r1, [pc, #396]	; (8002244 <StartProcessCommand+0x304>)
 80020b6:	4618      	mov	r0, r3
 80020b8:	f009 fb8a 	bl	800b7d0 <siprintf>
 80020bc:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 80020c0:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	f107 010c 	add.w	r1, r7, #12
 80020ca:	2364      	movs	r3, #100	; 0x64
 80020cc:	4859      	ldr	r0, [pc, #356]	; (8002234 <StartProcessCommand+0x2f4>)
 80020ce:	f003 fd13 	bl	8005af8 <HAL_UART_Transmit>
	  		}
	  		command->wave = *word;
 80020d2:	4b5b      	ldr	r3, [pc, #364]	; (8002240 <StartProcessCommand+0x300>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80020da:	7812      	ldrb	r2, [r2, #0]
 80020dc:	751a      	strb	r2, [r3, #20]

	  		word = strtok(NULL, " ");
 80020de:	4956      	ldr	r1, [pc, #344]	; (8002238 <StartProcessCommand+0x2f8>)
 80020e0:	2000      	movs	r0, #0
 80020e2:	f009 fbf3 	bl	800b8cc <strtok>
 80020e6:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		int fvalue = atof(word);
 80020ea:	f8d7 0178 	ldr.w	r0, [r7, #376]	; 0x178
 80020ee:	f007 fecd 	bl	8009e8c <atof>
 80020f2:	ec53 2b10 	vmov	r2, r3, d0
 80020f6:	4610      	mov	r0, r2
 80020f8:	4619      	mov	r1, r3
 80020fa:	f7fe fd2d 	bl	8000b58 <__aeabi_d2iz>
 80020fe:	4603      	mov	r3, r0
 8002100:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
	  		if ((fvalue > 10000 || fvalue < 0.5) && fvalue != 0){							// check if frequncy value is valid
 8002104:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8002108:	f242 7210 	movw	r2, #10000	; 0x2710
 800210c:	4293      	cmp	r3, r2
 800210e:	dc03      	bgt.n	8002118 <StartProcessCommand+0x1d8>
 8002110:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8002114:	2b00      	cmp	r3, #0
 8002116:	dc17      	bgt.n	8002148 <StartProcessCommand+0x208>
 8002118:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 800211c:	2b00      	cmp	r3, #0
 800211e:	d013      	beq.n	8002148 <StartProcessCommand+0x208>
	  			valid_entry = 0;														// if not make command invalid
 8002120:	2300      	movs	r3, #0
 8002122:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Frequency must be between 0.5 Hz and 10 kHz, or 0 for DC\r\n");
 8002126:	f107 030c 	add.w	r3, r7, #12
 800212a:	4947      	ldr	r1, [pc, #284]	; (8002248 <StartProcessCommand+0x308>)
 800212c:	4618      	mov	r0, r3
 800212e:	f009 fb4f 	bl	800b7d0 <siprintf>
 8002132:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 8002136:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800213a:	b29a      	uxth	r2, r3
 800213c:	f107 010c 	add.w	r1, r7, #12
 8002140:	2364      	movs	r3, #100	; 0x64
 8002142:	483c      	ldr	r0, [pc, #240]	; (8002234 <StartProcessCommand+0x2f4>)
 8002144:	f003 fcd8 	bl	8005af8 <HAL_UART_Transmit>
	  		}
	  		command->frequency = fvalue;
 8002148:	4b3d      	ldr	r3, [pc, #244]	; (8002240 <StartProcessCommand+0x300>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8002150:	ee07 2a90 	vmov	s15, r2
 8002154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002158:	edc3 7a01 	vstr	s15, [r3, #4]

	  		word = strtok(NULL, " ");
 800215c:	4936      	ldr	r1, [pc, #216]	; (8002238 <StartProcessCommand+0x2f8>)
 800215e:	2000      	movs	r0, #0
 8002160:	f009 fbb4 	bl	800b8cc <strtok>
 8002164:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		fvalue = atof(word);
 8002168:	f8d7 0178 	ldr.w	r0, [r7, #376]	; 0x178
 800216c:	f007 fe8e 	bl	8009e8c <atof>
 8002170:	ec53 2b10 	vmov	r2, r3, d0
 8002174:	4610      	mov	r0, r2
 8002176:	4619      	mov	r1, r3
 8002178:	f7fe fcee 	bl	8000b58 <__aeabi_d2iz>
 800217c:	4603      	mov	r3, r0
 800217e:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
	  		if (fvalue > 3.3 || fvalue < 0){											// check if min voltage value is valid
 8002182:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8002186:	2b03      	cmp	r3, #3
 8002188:	dc03      	bgt.n	8002192 <StartProcessCommand+0x252>
 800218a:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 800218e:	2b00      	cmp	r3, #0
 8002190:	da13      	bge.n	80021ba <StartProcessCommand+0x27a>
	  			valid_entry = 0;														// if not make command invalid
 8002192:	2300      	movs	r3, #0
 8002194:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Min Voltage must be between 0v and 3.3v\r\n");
 8002198:	f107 030c 	add.w	r3, r7, #12
 800219c:	492b      	ldr	r1, [pc, #172]	; (800224c <StartProcessCommand+0x30c>)
 800219e:	4618      	mov	r0, r3
 80021a0:	f009 fb16 	bl	800b7d0 <siprintf>
 80021a4:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 80021a8:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	f107 010c 	add.w	r1, r7, #12
 80021b2:	2364      	movs	r3, #100	; 0x64
 80021b4:	481f      	ldr	r0, [pc, #124]	; (8002234 <StartProcessCommand+0x2f4>)
 80021b6:	f003 fc9f 	bl	8005af8 <HAL_UART_Transmit>
	  		}
	  		command->minv = fvalue;
 80021ba:	4b21      	ldr	r3, [pc, #132]	; (8002240 <StartProcessCommand+0x300>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 80021c2:	ee07 2a90 	vmov	s15, r2
 80021c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021ca:	edc3 7a02 	vstr	s15, [r3, #8]

	  		word = strtok(NULL, " ");
 80021ce:	491a      	ldr	r1, [pc, #104]	; (8002238 <StartProcessCommand+0x2f8>)
 80021d0:	2000      	movs	r0, #0
 80021d2:	f009 fb7b 	bl	800b8cc <strtok>
 80021d6:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		fvalue = atof(word);
 80021da:	f8d7 0178 	ldr.w	r0, [r7, #376]	; 0x178
 80021de:	f007 fe55 	bl	8009e8c <atof>
 80021e2:	ec53 2b10 	vmov	r2, r3, d0
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	f7fe fcb5 	bl	8000b58 <__aeabi_d2iz>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
	  		if (fvalue > 3.3 || fvalue < 0){											// check if max voltage value is valid
 80021f4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80021f8:	2b03      	cmp	r3, #3
 80021fa:	dc03      	bgt.n	8002204 <StartProcessCommand+0x2c4>
 80021fc:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8002200:	2b00      	cmp	r3, #0
 8002202:	da27      	bge.n	8002254 <StartProcessCommand+0x314>
	  			valid_entry = 0;														// if not make command invalid
 8002204:	2300      	movs	r3, #0
 8002206:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Max Voltage must be between 0v and 3.3v\r\n");
 800220a:	f107 030c 	add.w	r3, r7, #12
 800220e:	4910      	ldr	r1, [pc, #64]	; (8002250 <StartProcessCommand+0x310>)
 8002210:	4618      	mov	r0, r3
 8002212:	f009 fadd 	bl	800b7d0 <siprintf>
 8002216:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 800221a:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800221e:	b29a      	uxth	r2, r3
 8002220:	f107 010c 	add.w	r1, r7, #12
 8002224:	2364      	movs	r3, #100	; 0x64
 8002226:	4803      	ldr	r0, [pc, #12]	; (8002234 <StartProcessCommand+0x2f4>)
 8002228:	f003 fc66 	bl	8005af8 <HAL_UART_Transmit>
 800222c:	e035      	b.n	800229a <StartProcessCommand+0x35a>
 800222e:	bf00      	nop
 8002230:	20000fdc 	.word	0x20000fdc
 8002234:	20000f44 	.word	0x20000f44
 8002238:	0800f488 	.word	0x0800f488
 800223c:	0800f48c 	.word	0x0800f48c
 8002240:	20000fcc 	.word	0x20000fcc
 8002244:	0800f4ac 	.word	0x0800f4ac
 8002248:	0800f4fc 	.word	0x0800f4fc
 800224c:	0800f538 	.word	0x0800f538
 8002250:	0800f564 	.word	0x0800f564
	  		} else if (ivalue <= command->minv){										// check if max voltage value is less than min voltage
 8002254:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8002258:	ee07 3a90 	vmov	s15, r3
 800225c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002260:	4b40      	ldr	r3, [pc, #256]	; (8002364 <StartProcessCommand+0x424>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	edd3 7a02 	vldr	s15, [r3, #8]
 8002268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800226c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002270:	d813      	bhi.n	800229a <StartProcessCommand+0x35a>
	  			valid_entry = 0;														// if not make command invalid
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Max Voltage must be between less than Min Voltage\r\n");
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	493a      	ldr	r1, [pc, #232]	; (8002368 <StartProcessCommand+0x428>)
 800227e:	4618      	mov	r0, r3
 8002280:	f009 faa6 	bl	800b7d0 <siprintf>
 8002284:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 8002288:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800228c:	b29a      	uxth	r2, r3
 800228e:	f107 010c 	add.w	r1, r7, #12
 8002292:	2364      	movs	r3, #100	; 0x64
 8002294:	4835      	ldr	r0, [pc, #212]	; (800236c <StartProcessCommand+0x42c>)
 8002296:	f003 fc2f 	bl	8005af8 <HAL_UART_Transmit>
	  		}
	  		command->maxv = fvalue;
 800229a:	4b32      	ldr	r3, [pc, #200]	; (8002364 <StartProcessCommand+0x424>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 80022a2:	ee07 2a90 	vmov	s15, r2
 80022a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022aa:	edc3 7a03 	vstr	s15, [r3, #12]

	  		word = strtok(NULL, " ");
 80022ae:	4930      	ldr	r1, [pc, #192]	; (8002370 <StartProcessCommand+0x430>)
 80022b0:	2000      	movs	r0, #0
 80022b2:	f009 fb0b 	bl	800b8cc <strtok>
 80022b6:	f8c7 0178 	str.w	r0, [r7, #376]	; 0x178
	  		ivalue = atoi(word);
 80022ba:	f8d7 0178 	ldr.w	r0, [r7, #376]	; 0x178
 80022be:	f007 fde8 	bl	8009e92 <atoi>
 80022c2:	f8c7 0174 	str.w	r0, [r7, #372]	; 0x174
	  		if (ivalue > 12 || ivalue < 0){												// check if noise value is valid
 80022c6:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80022ca:	2b0c      	cmp	r3, #12
 80022cc:	dc03      	bgt.n	80022d6 <StartProcessCommand+0x396>
 80022ce:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da13      	bge.n	80022fe <StartProcessCommand+0x3be>
	  			valid_entry = 0;														// if not make command invalid
 80022d6:	2300      	movs	r3, #0
 80022d8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  			print_size = sprintf(print_buffer, "Noise value must be between 0 and 12 (inclusive)\r\n");
 80022dc:	f107 030c 	add.w	r3, r7, #12
 80022e0:	4924      	ldr	r1, [pc, #144]	; (8002374 <StartProcessCommand+0x434>)
 80022e2:	4618      	mov	r0, r3
 80022e4:	f009 fa74 	bl	800b7d0 <siprintf>
 80022e8:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
	  			HAL_UART_Transmit(&huart2, (uint8_t*)print_buffer, print_size, 100);
 80022ec:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	f107 010c 	add.w	r1, r7, #12
 80022f6:	2364      	movs	r3, #100	; 0x64
 80022f8:	481c      	ldr	r0, [pc, #112]	; (800236c <StartProcessCommand+0x42c>)
 80022fa:	f003 fbfd 	bl	8005af8 <HAL_UART_Transmit>
	  		}
	  		command->noise = ivalue;
 80022fe:	4b19      	ldr	r3, [pc, #100]	; (8002364 <StartProcessCommand+0x424>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002306:	611a      	str	r2, [r3, #16]

  			if (valid_entry){													// if command is valid, then add to queue
 8002308:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800230c:	2b00      	cmp	r3, #0
 800230e:	d022      	beq.n	8002356 <StartProcessCommand+0x416>
				osMessageQueuePut(CommandQueueHandle, &command, 0, 0);
 8002310:	4b19      	ldr	r3, [pc, #100]	; (8002378 <StartProcessCommand+0x438>)
 8002312:	6818      	ldr	r0, [r3, #0]
 8002314:	2300      	movs	r3, #0
 8002316:	2200      	movs	r2, #0
 8002318:	4912      	ldr	r1, [pc, #72]	; (8002364 <StartProcessCommand+0x424>)
 800231a:	f004 fca1 	bl	8006c60 <osMessageQueuePut>
				valid_entry = 0;
 800231e:	2300      	movs	r3, #0
 8002320:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002324:	e017      	b.n	8002356 <StartProcessCommand+0x416>
  			}

	  	} else if (c != 0){						// if character is valid and not enter key
 8002326:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800232a:	f2a3 137d 	subw	r3, r3, #381	; 0x17d
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d010      	beq.n	8002356 <StartProcessCommand+0x416>
	  		command_buffer[i] = c;				// add to buffer to save
 8002334:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8002338:	f2a3 137d 	subw	r3, r3, #381	; 0x17d
 800233c:	7819      	ldrb	r1, [r3, #0]
 800233e:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8002342:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002346:	4413      	add	r3, r2
 8002348:	460a      	mov	r2, r1
 800234a:	701a      	strb	r2, [r3, #0]
	  		i++;
 800234c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002350:	3301      	adds	r3, #1
 8002352:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	  	}
	  	osMutexRelease(MUTEXHandle);
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <StartProcessCommand+0x43c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f004 fbcf 	bl	8006afe <osMutexRelease>
  {
 8002360:	e5ff      	b.n	8001f62 <StartProcessCommand+0x22>
 8002362:	bf00      	nop
 8002364:	20000fcc 	.word	0x20000fcc
 8002368:	0800f590 	.word	0x0800f590
 800236c:	20000f44 	.word	0x20000f44
 8002370:	0800f488 	.word	0x0800f488
 8002374:	0800f5c4 	.word	0x0800f5c4
 8002378:	20000fd8 	.word	0x20000fd8
 800237c:	20000fdc 	.word	0x20000fdc

08002380 <StartRecieveCommand>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRecieveCommand */
void StartRecieveCommand(void *argument)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b0c4      	sub	sp, #272	; 0x110
 8002384:	af00      	add	r7, sp, #0
 8002386:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800238a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800238e:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartRecieveCommand */
  /* Infinite loop */
  for(;;)
  {
  osMutexAcquire(MUTEXHandle, osWaitForever);
 8002390:	4b25      	ldr	r3, [pc, #148]	; (8002428 <StartRecieveCommand+0xa8>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f04f 31ff 	mov.w	r1, #4294967295
 8002398:	4618      	mov	r0, r3
 800239a:	f004 fb65 	bl	8006a68 <osMutexAcquire>
			  if(osMessageQueueGetCount(CommandQueueHandle) != 0){
 800239e:	4b23      	ldr	r3, [pc, #140]	; (800242c <StartRecieveCommand+0xac>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f004 fd1a 	bl	8006ddc <osMessageQueueGetCount>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d033      	beq.n	8002416 <StartRecieveCommand+0x96>
				  char buf[256];
				  struct user_command *cmd = (struct user_command *)malloc(sizeof(struct user_command));
 80023ae:	2018      	movs	r0, #24
 80023b0:	f007 fd86 	bl	8009ec0 <malloc>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				  if(cmd == NULL){
 80023ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d102      	bne.n	80023c8 <StartRecieveCommand+0x48>
					  exit(98);
 80023c2:	2062      	movs	r0, #98	; 0x62
 80023c4:	f007 fd6a 	bl	8009e9c <exit>
				  }
				  osMessageQueueGet(CommandQueueHandle, &cmd, 0, 0);
 80023c8:	4b18      	ldr	r3, [pc, #96]	; (800242c <StartRecieveCommand+0xac>)
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80023d0:	2300      	movs	r3, #0
 80023d2:	2200      	movs	r2, #0
 80023d4:	f004 fca4 	bl	8006d20 <osMessageQueueGet>
				  sig_gen(cmd, &hrng, &hdac1);
 80023d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023dc:	4a14      	ldr	r2, [pc, #80]	; (8002430 <StartRecieveCommand+0xb0>)
 80023de:	4915      	ldr	r1, [pc, #84]	; (8002434 <StartRecieveCommand+0xb4>)
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fa2d 	bl	8001840 <sig_gen>
				  sprintf(buf,"\r\n Enter another wave generation! \r\n");
 80023e6:	f107 030c 	add.w	r3, r7, #12
 80023ea:	4913      	ldr	r1, [pc, #76]	; (8002438 <StartRecieveCommand+0xb8>)
 80023ec:	4618      	mov	r0, r3
 80023ee:	f009 f9ef 	bl	800b7d0 <siprintf>
				  HAL_UART_Transmit(&huart2, (uint8_t *)buf, strlen(buf), 100);
 80023f2:	f107 030c 	add.w	r3, r7, #12
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fd ff3a 	bl	8000270 <strlen>
 80023fc:	4603      	mov	r3, r0
 80023fe:	b29a      	uxth	r2, r3
 8002400:	f107 010c 	add.w	r1, r7, #12
 8002404:	2364      	movs	r3, #100	; 0x64
 8002406:	480d      	ldr	r0, [pc, #52]	; (800243c <StartRecieveCommand+0xbc>)
 8002408:	f003 fb76 	bl	8005af8 <HAL_UART_Transmit>
				  free(cmd);
 800240c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002410:	4618      	mov	r0, r3
 8002412:	f007 fd5d 	bl	8009ed0 <free>

		  }

			  osMutexRelease(MUTEXHandle);
 8002416:	4b04      	ldr	r3, [pc, #16]	; (8002428 <StartRecieveCommand+0xa8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f004 fb6f 	bl	8006afe <osMutexRelease>
		   vTaskDelay(100);
 8002420:	2064      	movs	r0, #100	; 0x64
 8002422:	f005 ff41 	bl	80082a8 <vTaskDelay>
  osMutexAcquire(MUTEXHandle, osWaitForever);
 8002426:	e7b3      	b.n	8002390 <StartRecieveCommand+0x10>
 8002428:	20000fdc 	.word	0x20000fdc
 800242c:	20000fd8 	.word	0x20000fd8
 8002430:	20000df8 	.word	0x20000df8
 8002434:	20000e9c 	.word	0x20000e9c
 8002438:	0800f5f8 	.word	0x0800f5f8
 800243c:	20000f44 	.word	0x20000f44

08002440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002444:	b672      	cpsid	i
}
 8002446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002448:	e7fe      	b.n	8002448 <Error_Handler+0x8>
	...

0800244c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002452:	4b11      	ldr	r3, [pc, #68]	; (8002498 <HAL_MspInit+0x4c>)
 8002454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002456:	4a10      	ldr	r2, [pc, #64]	; (8002498 <HAL_MspInit+0x4c>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6613      	str	r3, [r2, #96]	; 0x60
 800245e:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <HAL_MspInit+0x4c>)
 8002460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	4b0b      	ldr	r3, [pc, #44]	; (8002498 <HAL_MspInit+0x4c>)
 800246c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246e:	4a0a      	ldr	r2, [pc, #40]	; (8002498 <HAL_MspInit+0x4c>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002474:	6593      	str	r3, [r2, #88]	; 0x58
 8002476:	4b08      	ldr	r3, [pc, #32]	; (8002498 <HAL_MspInit+0x4c>)
 8002478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	603b      	str	r3, [r7, #0]
 8002480:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002482:	2200      	movs	r2, #0
 8002484:	210f      	movs	r1, #15
 8002486:	f06f 0001 	mvn.w	r0, #1
 800248a:	f000 fc3c 	bl	8002d06 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000

0800249c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	; 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a40      	ldr	r2, [pc, #256]	; (80025bc <HAL_DAC_MspInit+0x120>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d17a      	bne.n	80025b4 <HAL_DAC_MspInit+0x118>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80024be:	4b40      	ldr	r3, [pc, #256]	; (80025c0 <HAL_DAC_MspInit+0x124>)
 80024c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c2:	4a3f      	ldr	r2, [pc, #252]	; (80025c0 <HAL_DAC_MspInit+0x124>)
 80024c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80024c8:	6593      	str	r3, [r2, #88]	; 0x58
 80024ca:	4b3d      	ldr	r3, [pc, #244]	; (80025c0 <HAL_DAC_MspInit+0x124>)
 80024cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	4b3a      	ldr	r3, [pc, #232]	; (80025c0 <HAL_DAC_MspInit+0x124>)
 80024d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024da:	4a39      	ldr	r2, [pc, #228]	; (80025c0 <HAL_DAC_MspInit+0x124>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024e2:	4b37      	ldr	r3, [pc, #220]	; (80025c0 <HAL_DAC_MspInit+0x124>)
 80024e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024ee:	2330      	movs	r3, #48	; 0x30
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024f2:	2303      	movs	r3, #3
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002504:	f001 f96e 	bl	80037e4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8002508:	4b2e      	ldr	r3, [pc, #184]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 800250a:	4a2f      	ldr	r2, [pc, #188]	; (80025c8 <HAL_DAC_MspInit+0x12c>)
 800250c:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 800250e:	4b2d      	ldr	r3, [pc, #180]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002510:	2206      	movs	r2, #6
 8002512:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002514:	4b2b      	ldr	r3, [pc, #172]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002516:	2210      	movs	r2, #16
 8002518:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800251a:	4b2a      	ldr	r3, [pc, #168]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 800251c:	2200      	movs	r2, #0
 800251e:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002520:	4b28      	ldr	r3, [pc, #160]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002522:	2280      	movs	r2, #128	; 0x80
 8002524:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002526:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002528:	f44f 7280 	mov.w	r2, #256	; 0x100
 800252c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800252e:	4b25      	ldr	r3, [pc, #148]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002530:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002534:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_NORMAL;
 8002536:	4b23      	ldr	r3, [pc, #140]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002538:	2200      	movs	r2, #0
 800253a:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800253c:	4b21      	ldr	r3, [pc, #132]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 800253e:	2200      	movs	r2, #0
 8002540:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002542:	4820      	ldr	r0, [pc, #128]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002544:	f000 ff18 	bl	8003378 <HAL_DMA_Init>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800254e:	f7ff ff77 	bl	8002440 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a1b      	ldr	r2, [pc, #108]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 8002556:	609a      	str	r2, [r3, #8]
 8002558:	4a1a      	ldr	r2, [pc, #104]	; (80025c4 <HAL_DAC_MspInit+0x128>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel4;
 800255e:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <HAL_DAC_MspInit+0x130>)
 8002560:	4a1b      	ldr	r2, [pc, #108]	; (80025d0 <HAL_DAC_MspInit+0x134>)
 8002562:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Request = DMA_REQUEST_5;
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_DAC_MspInit+0x130>)
 8002566:	2205      	movs	r2, #5
 8002568:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800256a:	4b18      	ldr	r3, [pc, #96]	; (80025cc <HAL_DAC_MspInit+0x130>)
 800256c:	2210      	movs	r2, #16
 800256e:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002570:	4b16      	ldr	r3, [pc, #88]	; (80025cc <HAL_DAC_MspInit+0x130>)
 8002572:	2200      	movs	r2, #0
 8002574:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_DAC_MspInit+0x130>)
 8002578:	2280      	movs	r2, #128	; 0x80
 800257a:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800257c:	4b13      	ldr	r3, [pc, #76]	; (80025cc <HAL_DAC_MspInit+0x130>)
 800257e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002582:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002584:	4b11      	ldr	r3, [pc, #68]	; (80025cc <HAL_DAC_MspInit+0x130>)
 8002586:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800258a:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Mode = DMA_NORMAL;
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_DAC_MspInit+0x130>)
 800258e:	2200      	movs	r2, #0
 8002590:	61da      	str	r2, [r3, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002592:	4b0e      	ldr	r3, [pc, #56]	; (80025cc <HAL_DAC_MspInit+0x130>)
 8002594:	2200      	movs	r2, #0
 8002596:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8002598:	480c      	ldr	r0, [pc, #48]	; (80025cc <HAL_DAC_MspInit+0x130>)
 800259a:	f000 feed 	bl	8003378 <HAL_DMA_Init>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <HAL_DAC_MspInit+0x10c>
    {
      Error_Handler();
 80025a4:	f7ff ff4c 	bl	8002440 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a08      	ldr	r2, [pc, #32]	; (80025cc <HAL_DAC_MspInit+0x130>)
 80025ac:	60da      	str	r2, [r3, #12]
 80025ae:	4a07      	ldr	r2, [pc, #28]	; (80025cc <HAL_DAC_MspInit+0x130>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80025b4:	bf00      	nop
 80025b6:	3728      	adds	r7, #40	; 0x28
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40007400 	.word	0x40007400
 80025c0:	40021000 	.word	0x40021000
 80025c4:	20000e0c 	.word	0x20000e0c
 80025c8:	40020030 	.word	0x40020030
 80025cc:	20000e54 	.word	0x20000e54
 80025d0:	40020044 	.word	0x40020044

080025d4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b0a6      	sub	sp, #152	; 0x98
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	2288      	movs	r2, #136	; 0x88
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f009 f956 	bl	800b896 <memset>
  if(hrng->Instance==RNG)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a1d      	ldr	r2, [pc, #116]	; (8002664 <HAL_RNG_MspInit+0x90>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d133      	bne.n	800265c <HAL_RNG_MspInit+0x88>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80025f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80025f8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 80025fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80025fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002602:	2302      	movs	r3, #2
 8002604:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002606:	2301      	movs	r3, #1
 8002608:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800260a:	2310      	movs	r3, #16
 800260c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800260e:	2307      	movs	r3, #7
 8002610:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV8;
 8002612:	2308      	movs	r3, #8
 8002614:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002616:	2302      	movs	r3, #2
 8002618:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800261a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800261e:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002620:	f107 0310 	add.w	r3, r7, #16
 8002624:	4618      	mov	r0, r3
 8002626:	f002 f8eb 	bl	8004800 <HAL_RCCEx_PeriphCLKConfig>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 8002630:	f7ff ff06 	bl	8002440 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002634:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <HAL_RNG_MspInit+0x94>)
 8002636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002638:	4a0b      	ldr	r2, [pc, #44]	; (8002668 <HAL_RNG_MspInit+0x94>)
 800263a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800263e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002640:	4b09      	ldr	r3, [pc, #36]	; (8002668 <HAL_RNG_MspInit+0x94>)
 8002642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002644:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	68fb      	ldr	r3, [r7, #12]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 5, 0);
 800264c:	2200      	movs	r2, #0
 800264e:	2105      	movs	r1, #5
 8002650:	2050      	movs	r0, #80	; 0x50
 8002652:	f000 fb58 	bl	8002d06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 8002656:	2050      	movs	r0, #80	; 0x50
 8002658:	f000 fb71 	bl	8002d3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800265c:	bf00      	nop
 800265e:	3798      	adds	r7, #152	; 0x98
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	50060800 	.word	0x50060800
 8002668:	40021000 	.word	0x40021000

0800266c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800267c:	d10c      	bne.n	8002698 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800267e:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <HAL_TIM_Base_MspInit+0x5c>)
 8002680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002682:	4a11      	ldr	r2, [pc, #68]	; (80026c8 <HAL_TIM_Base_MspInit+0x5c>)
 8002684:	f043 0301 	orr.w	r3, r3, #1
 8002688:	6593      	str	r3, [r2, #88]	; 0x58
 800268a:	4b0f      	ldr	r3, [pc, #60]	; (80026c8 <HAL_TIM_Base_MspInit+0x5c>)
 800268c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002696:	e010      	b.n	80026ba <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM5)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0b      	ldr	r2, [pc, #44]	; (80026cc <HAL_TIM_Base_MspInit+0x60>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d10b      	bne.n	80026ba <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80026a2:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <HAL_TIM_Base_MspInit+0x5c>)
 80026a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a6:	4a08      	ldr	r2, [pc, #32]	; (80026c8 <HAL_TIM_Base_MspInit+0x5c>)
 80026a8:	f043 0308 	orr.w	r3, r3, #8
 80026ac:	6593      	str	r3, [r2, #88]	; 0x58
 80026ae:	4b06      	ldr	r3, [pc, #24]	; (80026c8 <HAL_TIM_Base_MspInit+0x5c>)
 80026b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	68bb      	ldr	r3, [r7, #8]
}
 80026ba:	bf00      	nop
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40000c00 	.word	0x40000c00

080026d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b0ac      	sub	sp, #176	; 0xb0
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	2288      	movs	r2, #136	; 0x88
 80026ee:	2100      	movs	r1, #0
 80026f0:	4618      	mov	r0, r3
 80026f2:	f009 f8d0 	bl	800b896 <memset>
  if(huart->Instance==USART2)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a21      	ldr	r2, [pc, #132]	; (8002780 <HAL_UART_MspInit+0xb0>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d13b      	bne.n	8002778 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002700:	2302      	movs	r3, #2
 8002702:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002704:	2300      	movs	r3, #0
 8002706:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002708:	f107 0314 	add.w	r3, r7, #20
 800270c:	4618      	mov	r0, r3
 800270e:	f002 f877 	bl	8004800 <HAL_RCCEx_PeriphCLKConfig>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002718:	f7ff fe92 	bl	8002440 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800271c:	4b19      	ldr	r3, [pc, #100]	; (8002784 <HAL_UART_MspInit+0xb4>)
 800271e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002720:	4a18      	ldr	r2, [pc, #96]	; (8002784 <HAL_UART_MspInit+0xb4>)
 8002722:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002726:	6593      	str	r3, [r2, #88]	; 0x58
 8002728:	4b16      	ldr	r3, [pc, #88]	; (8002784 <HAL_UART_MspInit+0xb4>)
 800272a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002730:	613b      	str	r3, [r7, #16]
 8002732:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002734:	4b13      	ldr	r3, [pc, #76]	; (8002784 <HAL_UART_MspInit+0xb4>)
 8002736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002738:	4a12      	ldr	r2, [pc, #72]	; (8002784 <HAL_UART_MspInit+0xb4>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002740:	4b10      	ldr	r3, [pc, #64]	; (8002784 <HAL_UART_MspInit+0xb4>)
 8002742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800274c:	230c      	movs	r3, #12
 800274e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002752:	2302      	movs	r3, #2
 8002754:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002758:	2300      	movs	r3, #0
 800275a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275e:	2303      	movs	r3, #3
 8002760:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002764:	2307      	movs	r3, #7
 8002766:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800276a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800276e:	4619      	mov	r1, r3
 8002770:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002774:	f001 f836 	bl	80037e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002778:	bf00      	nop
 800277a:	37b0      	adds	r7, #176	; 0xb0
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40004400 	.word	0x40004400
 8002784:	40021000 	.word	0x40021000

08002788 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800278c:	e7fe      	b.n	800278c <NMI_Handler+0x4>

0800278e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002792:	e7fe      	b.n	8002792 <HardFault_Handler+0x4>

08002794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002798:	e7fe      	b.n	8002798 <MemManage_Handler+0x4>

0800279a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800279e:	e7fe      	b.n	800279e <BusFault_Handler+0x4>

080027a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027a4:	e7fe      	b.n	80027a4 <UsageFault_Handler+0x4>

080027a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027b8:	f000 f986 	bl	8002ac8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80027bc:	f006 fa00 	bl	8008bc0 <xTaskGetSchedulerState>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d001      	beq.n	80027ca <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80027c6:	f007 f8e7 	bl	8009998 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80027d4:	4802      	ldr	r0, [pc, #8]	; (80027e0 <DMA1_Channel3_IRQHandler+0x10>)
 80027d6:	f000 ff25 	bl	8003624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000e0c 	.word	0x20000e0c

080027e4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 80027e8:	4802      	ldr	r0, [pc, #8]	; (80027f4 <DMA1_Channel4_IRQHandler+0x10>)
 80027ea:	f000 ff1b 	bl	8003624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80027ee:	bf00      	nop
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000e54 	.word	0x20000e54

080027f8 <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 80027fc:	4802      	ldr	r0, [pc, #8]	; (8002808 <RNG_IRQHandler+0x10>)
 80027fe:	f002 fd68 	bl	80052d2 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000e9c 	.word	0x20000e9c

0800280c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return 1;
 8002810:	2301      	movs	r3, #1
}
 8002812:	4618      	mov	r0, r3
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <_kill>:

int _kill(int pid, int sig)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002826:	f009 f907 	bl	800ba38 <__errno>
 800282a:	4603      	mov	r3, r0
 800282c:	2216      	movs	r2, #22
 800282e:	601a      	str	r2, [r3, #0]
  return -1;
 8002830:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002834:	4618      	mov	r0, r3
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <_exit>:

void _exit (int status)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002844:	f04f 31ff 	mov.w	r1, #4294967295
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff ffe7 	bl	800281c <_kill>
  while (1) {}    /* Make sure we hang here */
 800284e:	e7fe      	b.n	800284e <_exit+0x12>

08002850 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	e00a      	b.n	8002878 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002862:	f3af 8000 	nop.w
 8002866:	4601      	mov	r1, r0
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	60ba      	str	r2, [r7, #8]
 800286e:	b2ca      	uxtb	r2, r1
 8002870:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	3301      	adds	r3, #1
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	429a      	cmp	r2, r3
 800287e:	dbf0      	blt.n	8002862 <_read+0x12>
  }

  return len;
 8002880:	687b      	ldr	r3, [r7, #4]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3718      	adds	r7, #24
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b086      	sub	sp, #24
 800288e:	af00      	add	r7, sp, #0
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	e009      	b.n	80028b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	60ba      	str	r2, [r7, #8]
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	3301      	adds	r3, #1
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	dbf1      	blt.n	800289c <_write+0x12>
  }
  return len;
 80028b8:	687b      	ldr	r3, [r7, #4]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3718      	adds	r7, #24
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <_close>:

int _close(int file)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b083      	sub	sp, #12
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028ea:	605a      	str	r2, [r3, #4]
  return 0;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <_isatty>:

int _isatty(int file)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002902:	2301      	movs	r3, #1
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3714      	adds	r7, #20
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
	...

0800292c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002934:	4a14      	ldr	r2, [pc, #80]	; (8002988 <_sbrk+0x5c>)
 8002936:	4b15      	ldr	r3, [pc, #84]	; (800298c <_sbrk+0x60>)
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002940:	4b13      	ldr	r3, [pc, #76]	; (8002990 <_sbrk+0x64>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d102      	bne.n	800294e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002948:	4b11      	ldr	r3, [pc, #68]	; (8002990 <_sbrk+0x64>)
 800294a:	4a12      	ldr	r2, [pc, #72]	; (8002994 <_sbrk+0x68>)
 800294c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800294e:	4b10      	ldr	r3, [pc, #64]	; (8002990 <_sbrk+0x64>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4413      	add	r3, r2
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	429a      	cmp	r2, r3
 800295a:	d207      	bcs.n	800296c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800295c:	f009 f86c 	bl	800ba38 <__errno>
 8002960:	4603      	mov	r3, r0
 8002962:	220c      	movs	r2, #12
 8002964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002966:	f04f 33ff 	mov.w	r3, #4294967295
 800296a:	e009      	b.n	8002980 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800296c:	4b08      	ldr	r3, [pc, #32]	; (8002990 <_sbrk+0x64>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002972:	4b07      	ldr	r3, [pc, #28]	; (8002990 <_sbrk+0x64>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4413      	add	r3, r2
 800297a:	4a05      	ldr	r2, [pc, #20]	; (8002990 <_sbrk+0x64>)
 800297c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800297e:	68fb      	ldr	r3, [r7, #12]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20018000 	.word	0x20018000
 800298c:	00000400 	.word	0x00000400
 8002990:	20000fe0 	.word	0x20000fe0
 8002994:	20002a40 	.word	0x20002a40

08002998 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800299c:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <SystemInit+0x20>)
 800299e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029a2:	4a05      	ldr	r2, [pc, #20]	; (80029b8 <SystemInit+0x20>)
 80029a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	e000ed00 	.word	0xe000ed00

080029bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80029bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029c0:	f7ff ffea 	bl	8002998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029c4:	480c      	ldr	r0, [pc, #48]	; (80029f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80029c6:	490d      	ldr	r1, [pc, #52]	; (80029fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80029c8:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <LoopForever+0xe>)
  movs r3, #0
 80029ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029cc:	e002      	b.n	80029d4 <LoopCopyDataInit>

080029ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029d2:	3304      	adds	r3, #4

080029d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029d8:	d3f9      	bcc.n	80029ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029da:	4a0a      	ldr	r2, [pc, #40]	; (8002a04 <LoopForever+0x12>)
  ldr r4, =_ebss
 80029dc:	4c0a      	ldr	r4, [pc, #40]	; (8002a08 <LoopForever+0x16>)
  movs r3, #0
 80029de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029e0:	e001      	b.n	80029e6 <LoopFillZerobss>

080029e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029e4:	3204      	adds	r2, #4

080029e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029e8:	d3fb      	bcc.n	80029e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029ea:	f009 f82b 	bl	800ba44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029ee:	f7ff f83f 	bl	8001a70 <main>

080029f2 <LoopForever>:

LoopForever:
    b LoopForever
 80029f2:	e7fe      	b.n	80029f2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80029f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80029f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029fc:	200005dc 	.word	0x200005dc
  ldr r2, =_sidata
 8002a00:	0800fd60 	.word	0x0800fd60
  ldr r2, =_sbss
 8002a04:	200005dc 	.word	0x200005dc
  ldr r4, =_ebss
 8002a08:	20002a3c 	.word	0x20002a3c

08002a0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a0c:	e7fe      	b.n	8002a0c <ADC1_2_IRQHandler>
	...

08002a10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <HAL_Init+0x3c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a0b      	ldr	r2, [pc, #44]	; (8002a4c <HAL_Init+0x3c>)
 8002a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a24:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a26:	2003      	movs	r0, #3
 8002a28:	f000 f962 	bl	8002cf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a2c:	200f      	movs	r0, #15
 8002a2e:	f000 f80f 	bl	8002a50 <HAL_InitTick>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	71fb      	strb	r3, [r7, #7]
 8002a3c:	e001      	b.n	8002a42 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a3e:	f7ff fd05 	bl	800244c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a42:	79fb      	ldrb	r3, [r7, #7]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40022000 	.word	0x40022000

08002a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002a5c:	4b17      	ldr	r3, [pc, #92]	; (8002abc <HAL_InitTick+0x6c>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d023      	beq.n	8002aac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a64:	4b16      	ldr	r3, [pc, #88]	; (8002ac0 <HAL_InitTick+0x70>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	4b14      	ldr	r3, [pc, #80]	; (8002abc <HAL_InitTick+0x6c>)
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a72:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 f96d 	bl	8002d5a <HAL_SYSTICK_Config>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10f      	bne.n	8002aa6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b0f      	cmp	r3, #15
 8002a8a:	d809      	bhi.n	8002aa0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	6879      	ldr	r1, [r7, #4]
 8002a90:	f04f 30ff 	mov.w	r0, #4294967295
 8002a94:	f000 f937 	bl	8002d06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a98:	4a0a      	ldr	r2, [pc, #40]	; (8002ac4 <HAL_InitTick+0x74>)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6013      	str	r3, [r2, #0]
 8002a9e:	e007      	b.n	8002ab0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	73fb      	strb	r3, [r7, #15]
 8002aa4:	e004      	b.n	8002ab0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
 8002aaa:	e001      	b.n	8002ab0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000040c 	.word	0x2000040c
 8002ac0:	20000404 	.word	0x20000404
 8002ac4:	20000408 	.word	0x20000408

08002ac8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002acc:	4b06      	ldr	r3, [pc, #24]	; (8002ae8 <HAL_IncTick+0x20>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4b06      	ldr	r3, [pc, #24]	; (8002aec <HAL_IncTick+0x24>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	4a04      	ldr	r2, [pc, #16]	; (8002aec <HAL_IncTick+0x24>)
 8002ada:	6013      	str	r3, [r2, #0]
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	2000040c 	.word	0x2000040c
 8002aec:	20000fe4 	.word	0x20000fe4

08002af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return uwTick;
 8002af4:	4b03      	ldr	r3, [pc, #12]	; (8002b04 <HAL_GetTick+0x14>)
 8002af6:	681b      	ldr	r3, [r3, #0]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000fe4 	.word	0x20000fe4

08002b08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b10:	f7ff ffee 	bl	8002af0 <HAL_GetTick>
 8002b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b20:	d005      	beq.n	8002b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002b22:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <HAL_Delay+0x44>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b2e:	bf00      	nop
 8002b30:	f7ff ffde 	bl	8002af0 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d8f7      	bhi.n	8002b30 <HAL_Delay+0x28>
  {
  }
}
 8002b40:	bf00      	nop
 8002b42:	bf00      	nop
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	2000040c 	.word	0x2000040c

08002b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b60:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <__NVIC_SetPriorityGrouping+0x44>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b82:	4a04      	ldr	r2, [pc, #16]	; (8002b94 <__NVIC_SetPriorityGrouping+0x44>)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	60d3      	str	r3, [r2, #12]
}
 8002b88:	bf00      	nop
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b9c:	4b04      	ldr	r3, [pc, #16]	; (8002bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	0a1b      	lsrs	r3, r3, #8
 8002ba2:	f003 0307 	and.w	r3, r3, #7
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	db0b      	blt.n	8002bde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	f003 021f 	and.w	r2, r3, #31
 8002bcc:	4907      	ldr	r1, [pc, #28]	; (8002bec <__NVIC_EnableIRQ+0x38>)
 8002bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	e000e100 	.word	0xe000e100

08002bf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	6039      	str	r1, [r7, #0]
 8002bfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	db0a      	blt.n	8002c1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	490c      	ldr	r1, [pc, #48]	; (8002c3c <__NVIC_SetPriority+0x4c>)
 8002c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0e:	0112      	lsls	r2, r2, #4
 8002c10:	b2d2      	uxtb	r2, r2
 8002c12:	440b      	add	r3, r1
 8002c14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c18:	e00a      	b.n	8002c30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	4908      	ldr	r1, [pc, #32]	; (8002c40 <__NVIC_SetPriority+0x50>)
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	3b04      	subs	r3, #4
 8002c28:	0112      	lsls	r2, r2, #4
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	761a      	strb	r2, [r3, #24]
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000e100 	.word	0xe000e100
 8002c40:	e000ed00 	.word	0xe000ed00

08002c44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b089      	sub	sp, #36	; 0x24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	f1c3 0307 	rsb	r3, r3, #7
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	bf28      	it	cs
 8002c62:	2304      	movcs	r3, #4
 8002c64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	2b06      	cmp	r3, #6
 8002c6c:	d902      	bls.n	8002c74 <NVIC_EncodePriority+0x30>
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	3b03      	subs	r3, #3
 8002c72:	e000      	b.n	8002c76 <NVIC_EncodePriority+0x32>
 8002c74:	2300      	movs	r3, #0
 8002c76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c78:	f04f 32ff 	mov.w	r2, #4294967295
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	43da      	mvns	r2, r3
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	401a      	ands	r2, r3
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	fa01 f303 	lsl.w	r3, r1, r3
 8002c96:	43d9      	mvns	r1, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c9c:	4313      	orrs	r3, r2
         );
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3724      	adds	r7, #36	; 0x24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
	...

08002cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cbc:	d301      	bcc.n	8002cc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e00f      	b.n	8002ce2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	; (8002cec <SysTick_Config+0x40>)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cca:	210f      	movs	r1, #15
 8002ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd0:	f7ff ff8e 	bl	8002bf0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cd4:	4b05      	ldr	r3, [pc, #20]	; (8002cec <SysTick_Config+0x40>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cda:	4b04      	ldr	r3, [pc, #16]	; (8002cec <SysTick_Config+0x40>)
 8002cdc:	2207      	movs	r2, #7
 8002cde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	e000e010 	.word	0xe000e010

08002cf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f7ff ff29 	bl	8002b50 <__NVIC_SetPriorityGrouping>
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b086      	sub	sp, #24
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	60b9      	str	r1, [r7, #8]
 8002d10:	607a      	str	r2, [r7, #4]
 8002d12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d14:	2300      	movs	r3, #0
 8002d16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d18:	f7ff ff3e 	bl	8002b98 <__NVIC_GetPriorityGrouping>
 8002d1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	68b9      	ldr	r1, [r7, #8]
 8002d22:	6978      	ldr	r0, [r7, #20]
 8002d24:	f7ff ff8e 	bl	8002c44 <NVIC_EncodePriority>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d2e:	4611      	mov	r1, r2
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff ff5d 	bl	8002bf0 <__NVIC_SetPriority>
}
 8002d36:	bf00      	nop
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b082      	sub	sp, #8
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	4603      	mov	r3, r0
 8002d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff31 	bl	8002bb4 <__NVIC_EnableIRQ>
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f7ff ffa2 	bl	8002cac <SysTick_Config>
 8002d68:	4603      	mov	r3, r0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e014      	b.n	8002dae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	791b      	ldrb	r3, [r3, #4]
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d105      	bne.n	8002d9a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	f7ff fb81 	bl	800249c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
 8002dc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	795b      	ldrb	r3, [r3, #5]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d101      	bne.n	8002dd6 <HAL_DAC_Start_DMA+0x1e>
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	e0ab      	b.n	8002f2e <HAL_DAC_Start_DMA+0x176>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2202      	movs	r2, #2
 8002de0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d12f      	bne.n	8002e48 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	4a52      	ldr	r2, [pc, #328]	; (8002f38 <HAL_DAC_Start_DMA+0x180>)
 8002dee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	4a51      	ldr	r2, [pc, #324]	; (8002f3c <HAL_DAC_Start_DMA+0x184>)
 8002df6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4a50      	ldr	r2, [pc, #320]	; (8002f40 <HAL_DAC_Start_DMA+0x188>)
 8002dfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002e0e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002e10:	6a3b      	ldr	r3, [r7, #32]
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d013      	beq.n	8002e3e <HAL_DAC_Start_DMA+0x86>
 8002e16:	6a3b      	ldr	r3, [r7, #32]
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d845      	bhi.n	8002ea8 <HAL_DAC_Start_DMA+0xf0>
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_DAC_Start_DMA+0x72>
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	2b04      	cmp	r3, #4
 8002e26:	d005      	beq.n	8002e34 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002e28:	e03e      	b.n	8002ea8 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	3308      	adds	r3, #8
 8002e30:	613b      	str	r3, [r7, #16]
        break;
 8002e32:	e03c      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	330c      	adds	r3, #12
 8002e3a:	613b      	str	r3, [r7, #16]
        break;
 8002e3c:	e037      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	3310      	adds	r3, #16
 8002e44:	613b      	str	r3, [r7, #16]
        break;
 8002e46:	e032      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4a3d      	ldr	r2, [pc, #244]	; (8002f44 <HAL_DAC_Start_DMA+0x18c>)
 8002e4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	4a3c      	ldr	r2, [pc, #240]	; (8002f48 <HAL_DAC_Start_DMA+0x190>)
 8002e56:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4a3b      	ldr	r2, [pc, #236]	; (8002f4c <HAL_DAC_Start_DMA+0x194>)
 8002e5e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e6e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d013      	beq.n	8002e9e <HAL_DAC_Start_DMA+0xe6>
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d817      	bhi.n	8002eac <HAL_DAC_Start_DMA+0xf4>
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_DAC_Start_DMA+0xd2>
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	d005      	beq.n	8002e94 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002e88:	e010      	b.n	8002eac <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	3314      	adds	r3, #20
 8002e90:	613b      	str	r3, [r7, #16]
        break;
 8002e92:	e00c      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3318      	adds	r3, #24
 8002e9a:	613b      	str	r3, [r7, #16]
        break;
 8002e9c:	e007      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	331c      	adds	r3, #28
 8002ea4:	613b      	str	r3, [r7, #16]
        break;
 8002ea6:	e002      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
        break;
 8002ea8:	bf00      	nop
 8002eaa:	e000      	b.n	8002eae <HAL_DAC_Start_DMA+0xf6>
        break;
 8002eac:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d111      	bne.n	8002ed8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ec2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6898      	ldr	r0, [r3, #8]
 8002ec8:	6879      	ldr	r1, [r7, #4]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	f000 fb0b 	bl	80034e8 <HAL_DMA_Start_IT>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	75fb      	strb	r3, [r7, #23]
 8002ed6:	e010      	b.n	8002efa <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002ee6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	68d8      	ldr	r0, [r3, #12]
 8002eec:	6879      	ldr	r1, [r7, #4]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	f000 faf9 	bl	80034e8 <HAL_DMA_Start_IT>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002f00:	7dfb      	ldrb	r3, [r7, #23]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10c      	bne.n	8002f20 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6819      	ldr	r1, [r3, #0]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2201      	movs	r2, #1
 8002f14:	409a      	lsls	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	e005      	b.n	8002f2c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	f043 0204 	orr.w	r2, r3, #4
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002f2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	08003265 	.word	0x08003265
 8002f3c:	08003287 	.word	0x08003287
 8002f40:	080032a3 	.word	0x080032a3
 8002f44:	0800330d 	.word	0x0800330d
 8002f48:	0800332f 	.word	0x0800332f
 8002f4c:	0800334b 	.word	0x0800334b

08002f50 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6819      	ldr	r1, [r3, #0]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	400a      	ands	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6819      	ldr	r1, [r3, #0]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	f003 0310 	and.w	r3, r3, #16
 8002f84:	2201      	movs	r2, #1
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43da      	mvns	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	400a      	ands	r2, r1
 8002f92:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10d      	bne.n	8002fb6 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fb02 	bl	80035a8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	e00c      	b.n	8002fd0 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 faf4 	bl	80035a8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002fce:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	b083      	sub	sp, #12
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr

08002fee <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b088      	sub	sp, #32
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003022:	2300      	movs	r3, #0
 8003024:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	795b      	ldrb	r3, [r3, #5]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d101      	bne.n	8003032 <HAL_DAC_ConfigChannel+0x1c>
 800302e:	2302      	movs	r3, #2
 8003030:	e114      	b.n	800325c <HAL_DAC_ConfigChannel+0x246>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2201      	movs	r2, #1
 8003036:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2202      	movs	r2, #2
 800303c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2b04      	cmp	r3, #4
 8003044:	f040 8081 	bne.w	800314a <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003048:	f7ff fd52 	bl	8002af0 <HAL_GetTick>
 800304c:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d140      	bne.n	80030d6 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003054:	e018      	b.n	8003088 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003056:	f7ff fd4b 	bl	8002af0 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b01      	cmp	r3, #1
 8003062:	d911      	bls.n	8003088 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800306a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f043 0208 	orr.w	r2, r3, #8
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2203      	movs	r2, #3
 8003082:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e0e9      	b.n	800325c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800308e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1df      	bne.n	8003056 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003096:	2001      	movs	r0, #1
 8003098:	f7ff fd36 	bl	8002b08 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	6992      	ldr	r2, [r2, #24]
 80030a4:	641a      	str	r2, [r3, #64]	; 0x40
 80030a6:	e023      	b.n	80030f0 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80030a8:	f7ff fd22 	bl	8002af0 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d90f      	bls.n	80030d6 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030bc:	2b00      	cmp	r3, #0
 80030be:	da0a      	bge.n	80030d6 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	f043 0208 	orr.w	r2, r3, #8
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2203      	movs	r2, #3
 80030d0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e0c2      	b.n	800325c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030dc:	2b00      	cmp	r3, #0
 80030de:	dbe3      	blt.n	80030a8 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80030e0:	2001      	movs	r0, #1
 80030e2:	f7ff fd11 	bl	8002b08 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	6992      	ldr	r2, [r2, #24]
 80030ee:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f003 0310 	and.w	r3, r3, #16
 80030fc:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003100:	fa01 f303 	lsl.w	r3, r1, r3
 8003104:	43db      	mvns	r3, r3
 8003106:	ea02 0103 	and.w	r1, r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	69da      	ldr	r2, [r3, #28]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f003 0310 	and.w	r3, r3, #16
 8003114:	409a      	lsls	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f003 0310 	and.w	r3, r3, #16
 800312a:	21ff      	movs	r1, #255	; 0xff
 800312c:	fa01 f303 	lsl.w	r3, r1, r3
 8003130:	43db      	mvns	r3, r3
 8003132:	ea02 0103 	and.w	r1, r2, r3
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	6a1a      	ldr	r2, [r3, #32]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	409a      	lsls	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d11d      	bne.n	800318e <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003158:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f003 0310 	and.w	r3, r3, #16
 8003160:	221f      	movs	r2, #31
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43db      	mvns	r3, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4013      	ands	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f003 0310 	and.w	r3, r3, #16
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003194:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f003 0310 	and.w	r3, r3, #16
 800319c:	2207      	movs	r2, #7
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43db      	mvns	r3, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4013      	ands	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f003 0310 	and.w	r3, r3, #16
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6819      	ldr	r1, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f003 0310 	and.w	r3, r3, #16
 80031e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031e6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ea:	43da      	mvns	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	400a      	ands	r2, r1
 80031f2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f003 0310 	and.w	r3, r3, #16
 8003202:	f640 72fc 	movw	r2, #4092	; 0xffc
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4013      	ands	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	697a      	ldr	r2, [r7, #20]
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4313      	orrs	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6819      	ldr	r1, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f003 0310 	and.w	r3, r3, #16
 800323e:	22c0      	movs	r2, #192	; 0xc0
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43da      	mvns	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	400a      	ands	r2, r1
 800324c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2201      	movs	r2, #1
 8003252:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3720      	adds	r7, #32
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003270:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f7ff feb1 	bl	8002fda <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2201      	movs	r2, #1
 800327c:	711a      	strb	r2, [r3, #4]
}
 800327e:	bf00      	nop
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003292:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f7ff feaa 	bl	8002fee <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800329a:	bf00      	nop
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80032a2:	b580      	push	{r7, lr}
 80032a4:	b084      	sub	sp, #16
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	f043 0204 	orr.w	r2, r3, #4
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f7ff fea0 	bl	8003002 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2201      	movs	r2, #1
 80032c6:	711a      	strb	r2, [r3, #4]
}
 80032c8:	bf00      	nop
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f7ff ffd8 	bl	80032d0 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	711a      	strb	r2, [r3, #4]
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b084      	sub	sp, #16
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f7ff ffd1 	bl	80032e4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003342:	bf00      	nop
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b084      	sub	sp, #16
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003356:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	f043 0204 	orr.w	r2, r3, #4
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f7ff ffc7 	bl	80032f8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2201      	movs	r2, #1
 800336e:	711a      	strb	r2, [r3, #4]
}
 8003370:	bf00      	nop
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e098      	b.n	80034bc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	4b4d      	ldr	r3, [pc, #308]	; (80034c8 <HAL_DMA_Init+0x150>)
 8003392:	429a      	cmp	r2, r3
 8003394:	d80f      	bhi.n	80033b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	4b4b      	ldr	r3, [pc, #300]	; (80034cc <HAL_DMA_Init+0x154>)
 800339e:	4413      	add	r3, r2
 80033a0:	4a4b      	ldr	r2, [pc, #300]	; (80034d0 <HAL_DMA_Init+0x158>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	009a      	lsls	r2, r3, #2
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a48      	ldr	r2, [pc, #288]	; (80034d4 <HAL_DMA_Init+0x15c>)
 80033b2:	641a      	str	r2, [r3, #64]	; 0x40
 80033b4:	e00e      	b.n	80033d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	4b46      	ldr	r3, [pc, #280]	; (80034d8 <HAL_DMA_Init+0x160>)
 80033be:	4413      	add	r3, r2
 80033c0:	4a43      	ldr	r2, [pc, #268]	; (80034d0 <HAL_DMA_Init+0x158>)
 80033c2:	fba2 2303 	umull	r2, r3, r2, r3
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	009a      	lsls	r2, r3, #2
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a42      	ldr	r2, [pc, #264]	; (80034dc <HAL_DMA_Init+0x164>)
 80033d2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2202      	movs	r2, #2
 80033d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80033ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80033f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800342e:	d039      	beq.n	80034a4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003434:	4a27      	ldr	r2, [pc, #156]	; (80034d4 <HAL_DMA_Init+0x15c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d11a      	bne.n	8003470 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800343a:	4b29      	ldr	r3, [pc, #164]	; (80034e0 <HAL_DMA_Init+0x168>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003442:	f003 031c 	and.w	r3, r3, #28
 8003446:	210f      	movs	r1, #15
 8003448:	fa01 f303 	lsl.w	r3, r1, r3
 800344c:	43db      	mvns	r3, r3
 800344e:	4924      	ldr	r1, [pc, #144]	; (80034e0 <HAL_DMA_Init+0x168>)
 8003450:	4013      	ands	r3, r2
 8003452:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003454:	4b22      	ldr	r3, [pc, #136]	; (80034e0 <HAL_DMA_Init+0x168>)
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003460:	f003 031c 	and.w	r3, r3, #28
 8003464:	fa01 f303 	lsl.w	r3, r1, r3
 8003468:	491d      	ldr	r1, [pc, #116]	; (80034e0 <HAL_DMA_Init+0x168>)
 800346a:	4313      	orrs	r3, r2
 800346c:	600b      	str	r3, [r1, #0]
 800346e:	e019      	b.n	80034a4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003470:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <HAL_DMA_Init+0x16c>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003478:	f003 031c 	and.w	r3, r3, #28
 800347c:	210f      	movs	r1, #15
 800347e:	fa01 f303 	lsl.w	r3, r1, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	4917      	ldr	r1, [pc, #92]	; (80034e4 <HAL_DMA_Init+0x16c>)
 8003486:	4013      	ands	r3, r2
 8003488:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800348a:	4b16      	ldr	r3, [pc, #88]	; (80034e4 <HAL_DMA_Init+0x16c>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6859      	ldr	r1, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003496:	f003 031c 	and.w	r3, r3, #28
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	4911      	ldr	r1, [pc, #68]	; (80034e4 <HAL_DMA_Init+0x16c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	40020407 	.word	0x40020407
 80034cc:	bffdfff8 	.word	0xbffdfff8
 80034d0:	cccccccd 	.word	0xcccccccd
 80034d4:	40020000 	.word	0x40020000
 80034d8:	bffdfbf8 	.word	0xbffdfbf8
 80034dc:	40020400 	.word	0x40020400
 80034e0:	400200a8 	.word	0x400200a8
 80034e4:	400204a8 	.word	0x400204a8

080034e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <HAL_DMA_Start_IT+0x20>
 8003504:	2302      	movs	r3, #2
 8003506:	e04b      	b.n	80035a0 <HAL_DMA_Start_IT+0xb8>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b01      	cmp	r3, #1
 800351a:	d13a      	bne.n	8003592 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2202      	movs	r2, #2
 8003520:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0201 	bic.w	r2, r2, #1
 8003538:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	68b9      	ldr	r1, [r7, #8]
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f91e 	bl	8003782 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	2b00      	cmp	r3, #0
 800354c:	d008      	beq.n	8003560 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f042 020e 	orr.w	r2, r2, #14
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	e00f      	b.n	8003580 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0204 	bic.w	r2, r2, #4
 800356e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 020a 	orr.w	r2, r2, #10
 800357e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0201 	orr.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	e005      	b.n	800359e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800359a:	2302      	movs	r3, #2
 800359c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800359e:	7dfb      	ldrb	r3, [r7, #23]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d008      	beq.n	80035d2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2204      	movs	r2, #4
 80035c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e022      	b.n	8003618 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 020e 	bic.w	r2, r2, #14
 80035e0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0201 	bic.w	r2, r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f6:	f003 021c 	and.w	r2, r3, #28
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	2101      	movs	r1, #1
 8003600:	fa01 f202 	lsl.w	r2, r1, r2
 8003604:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003616:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003618:	4618      	mov	r0, r3
 800361a:	3714      	adds	r7, #20
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003640:	f003 031c 	and.w	r3, r3, #28
 8003644:	2204      	movs	r2, #4
 8003646:	409a      	lsls	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4013      	ands	r3, r2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d026      	beq.n	800369e <HAL_DMA_IRQHandler+0x7a>
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b00      	cmp	r3, #0
 8003658:	d021      	beq.n	800369e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0320 	and.w	r3, r3, #32
 8003664:	2b00      	cmp	r3, #0
 8003666:	d107      	bne.n	8003678 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0204 	bic.w	r2, r2, #4
 8003676:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367c:	f003 021c 	and.w	r2, r3, #28
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	2104      	movs	r1, #4
 8003686:	fa01 f202 	lsl.w	r2, r1, r2
 800368a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003690:	2b00      	cmp	r3, #0
 8003692:	d071      	beq.n	8003778 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800369c:	e06c      	b.n	8003778 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a2:	f003 031c 	and.w	r3, r3, #28
 80036a6:	2202      	movs	r2, #2
 80036a8:	409a      	lsls	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d02e      	beq.n	8003710 <HAL_DMA_IRQHandler+0xec>
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	f003 0302 	and.w	r3, r3, #2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d029      	beq.n	8003710 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0320 	and.w	r3, r3, #32
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10b      	bne.n	80036e2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 020a 	bic.w	r2, r2, #10
 80036d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e6:	f003 021c 	and.w	r2, r3, #28
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	2102      	movs	r1, #2
 80036f0:	fa01 f202 	lsl.w	r2, r1, r2
 80036f4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003702:	2b00      	cmp	r3, #0
 8003704:	d038      	beq.n	8003778 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800370e:	e033      	b.n	8003778 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003714:	f003 031c 	and.w	r3, r3, #28
 8003718:	2208      	movs	r2, #8
 800371a:	409a      	lsls	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4013      	ands	r3, r2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d02a      	beq.n	800377a <HAL_DMA_IRQHandler+0x156>
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d025      	beq.n	800377a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 020e 	bic.w	r2, r2, #14
 800373c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003742:	f003 021c 	and.w	r2, r3, #28
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	2101      	movs	r1, #1
 800374c:	fa01 f202 	lsl.w	r2, r1, r2
 8003750:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800376c:	2b00      	cmp	r3, #0
 800376e:	d004      	beq.n	800377a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003778:	bf00      	nop
 800377a:	bf00      	nop
}
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003782:	b480      	push	{r7}
 8003784:	b085      	sub	sp, #20
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
 800378e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003794:	f003 021c 	and.w	r2, r3, #28
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	2101      	movs	r1, #1
 800379e:	fa01 f202 	lsl.w	r2, r1, r2
 80037a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	2b10      	cmp	r3, #16
 80037b2:	d108      	bne.n	80037c6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037c4:	e007      	b.n	80037d6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68ba      	ldr	r2, [r7, #8]
 80037cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	60da      	str	r2, [r3, #12]
}
 80037d6:	bf00      	nop
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
	...

080037e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037f2:	e17f      	b.n	8003af4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	2101      	movs	r1, #1
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	4013      	ands	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8171 	beq.w	8003aee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d005      	beq.n	8003824 <HAL_GPIO_Init+0x40>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d130      	bne.n	8003886 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	2203      	movs	r2, #3
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	4013      	ands	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	68da      	ldr	r2, [r3, #12]
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4313      	orrs	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800385a:	2201      	movs	r2, #1
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	4013      	ands	r3, r2
 8003868:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	091b      	lsrs	r3, r3, #4
 8003870:	f003 0201 	and.w	r2, r3, #1
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	4313      	orrs	r3, r2
 800387e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 0303 	and.w	r3, r3, #3
 800388e:	2b03      	cmp	r3, #3
 8003890:	d118      	bne.n	80038c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003896:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003898:	2201      	movs	r2, #1
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	43db      	mvns	r3, r3
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	4013      	ands	r3, r2
 80038a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	08db      	lsrs	r3, r3, #3
 80038ae:	f003 0201 	and.w	r2, r3, #1
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f003 0303 	and.w	r3, r3, #3
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d017      	beq.n	8003900 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	2203      	movs	r2, #3
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4013      	ands	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f003 0303 	and.w	r3, r3, #3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d123      	bne.n	8003954 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	08da      	lsrs	r2, r3, #3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3208      	adds	r2, #8
 8003914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003918:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	220f      	movs	r2, #15
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	43db      	mvns	r3, r3
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	4013      	ands	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	691a      	ldr	r2, [r3, #16]
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	f003 0307 	and.w	r3, r3, #7
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	08da      	lsrs	r2, r3, #3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3208      	adds	r2, #8
 800394e:	6939      	ldr	r1, [r7, #16]
 8003950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	2203      	movs	r2, #3
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f003 0203 	and.w	r2, r3, #3
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 80ac 	beq.w	8003aee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003996:	4b5f      	ldr	r3, [pc, #380]	; (8003b14 <HAL_GPIO_Init+0x330>)
 8003998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800399a:	4a5e      	ldr	r2, [pc, #376]	; (8003b14 <HAL_GPIO_Init+0x330>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	6613      	str	r3, [r2, #96]	; 0x60
 80039a2:	4b5c      	ldr	r3, [pc, #368]	; (8003b14 <HAL_GPIO_Init+0x330>)
 80039a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039a6:	f003 0301 	and.w	r3, r3, #1
 80039aa:	60bb      	str	r3, [r7, #8]
 80039ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039ae:	4a5a      	ldr	r2, [pc, #360]	; (8003b18 <HAL_GPIO_Init+0x334>)
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	089b      	lsrs	r3, r3, #2
 80039b4:	3302      	adds	r3, #2
 80039b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f003 0303 	and.w	r3, r3, #3
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	220f      	movs	r2, #15
 80039c6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ca:	43db      	mvns	r3, r3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039d8:	d025      	beq.n	8003a26 <HAL_GPIO_Init+0x242>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a4f      	ldr	r2, [pc, #316]	; (8003b1c <HAL_GPIO_Init+0x338>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d01f      	beq.n	8003a22 <HAL_GPIO_Init+0x23e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a4e      	ldr	r2, [pc, #312]	; (8003b20 <HAL_GPIO_Init+0x33c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d019      	beq.n	8003a1e <HAL_GPIO_Init+0x23a>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a4d      	ldr	r2, [pc, #308]	; (8003b24 <HAL_GPIO_Init+0x340>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d013      	beq.n	8003a1a <HAL_GPIO_Init+0x236>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a4c      	ldr	r2, [pc, #304]	; (8003b28 <HAL_GPIO_Init+0x344>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d00d      	beq.n	8003a16 <HAL_GPIO_Init+0x232>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a4b      	ldr	r2, [pc, #300]	; (8003b2c <HAL_GPIO_Init+0x348>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d007      	beq.n	8003a12 <HAL_GPIO_Init+0x22e>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a4a      	ldr	r2, [pc, #296]	; (8003b30 <HAL_GPIO_Init+0x34c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d101      	bne.n	8003a0e <HAL_GPIO_Init+0x22a>
 8003a0a:	2306      	movs	r3, #6
 8003a0c:	e00c      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a0e:	2307      	movs	r3, #7
 8003a10:	e00a      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a12:	2305      	movs	r3, #5
 8003a14:	e008      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a16:	2304      	movs	r3, #4
 8003a18:	e006      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e004      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	e002      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <HAL_GPIO_Init+0x244>
 8003a26:	2300      	movs	r3, #0
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	f002 0203 	and.w	r2, r2, #3
 8003a2e:	0092      	lsls	r2, r2, #2
 8003a30:	4093      	lsls	r3, r2
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a38:	4937      	ldr	r1, [pc, #220]	; (8003b18 <HAL_GPIO_Init+0x334>)
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	089b      	lsrs	r3, r3, #2
 8003a3e:	3302      	adds	r3, #2
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a46:	4b3b      	ldr	r3, [pc, #236]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4013      	ands	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a6a:	4a32      	ldr	r2, [pc, #200]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a70:	4b30      	ldr	r3, [pc, #192]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a94:	4a27      	ldr	r2, [pc, #156]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003a9a:	4b26      	ldr	r3, [pc, #152]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003abe:	4a1d      	ldr	r2, [pc, #116]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ac4:	4b1b      	ldr	r3, [pc, #108]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ae8:	4a12      	ldr	r2, [pc, #72]	; (8003b34 <HAL_GPIO_Init+0x350>)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	3301      	adds	r3, #1
 8003af2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	fa22 f303 	lsr.w	r3, r2, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f47f ae78 	bne.w	80037f4 <HAL_GPIO_Init+0x10>
  }
}
 8003b04:	bf00      	nop
 8003b06:	bf00      	nop
 8003b08:	371c      	adds	r7, #28
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40021000 	.word	0x40021000
 8003b18:	40010000 	.word	0x40010000
 8003b1c:	48000400 	.word	0x48000400
 8003b20:	48000800 	.word	0x48000800
 8003b24:	48000c00 	.word	0x48000c00
 8003b28:	48001000 	.word	0x48001000
 8003b2c:	48001400 	.word	0x48001400
 8003b30:	48001800 	.word	0x48001800
 8003b34:	40010400 	.word	0x40010400

08003b38 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003b3c:	4b04      	ldr	r3, [pc, #16]	; (8003b50 <HAL_PWREx_GetVoltageRange+0x18>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40007000 	.word	0x40007000

08003b54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b62:	d130      	bne.n	8003bc6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b64:	4b23      	ldr	r3, [pc, #140]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b70:	d038      	beq.n	8003be4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b72:	4b20      	ldr	r3, [pc, #128]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b7a:	4a1e      	ldr	r2, [pc, #120]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b80:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b82:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2232      	movs	r2, #50	; 0x32
 8003b88:	fb02 f303 	mul.w	r3, r2, r3
 8003b8c:	4a1b      	ldr	r2, [pc, #108]	; (8003bfc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	0c9b      	lsrs	r3, r3, #18
 8003b94:	3301      	adds	r3, #1
 8003b96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b98:	e002      	b.n	8003ba0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ba0:	4b14      	ldr	r3, [pc, #80]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bac:	d102      	bne.n	8003bb4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1f2      	bne.n	8003b9a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc0:	d110      	bne.n	8003be4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e00f      	b.n	8003be6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bd2:	d007      	beq.n	8003be4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003bdc:	4a05      	ldr	r2, [pc, #20]	; (8003bf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40007000 	.word	0x40007000
 8003bf8:	20000404 	.word	0x20000404
 8003bfc:	431bde83 	.word	0x431bde83

08003c00 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e3ca      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c12:	4b97      	ldr	r3, [pc, #604]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
 8003c1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c1c:	4b94      	ldr	r3, [pc, #592]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0303 	and.w	r3, r3, #3
 8003c24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0310 	and.w	r3, r3, #16
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 80e4 	beq.w	8003dfc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d007      	beq.n	8003c4a <HAL_RCC_OscConfig+0x4a>
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	2b0c      	cmp	r3, #12
 8003c3e:	f040 808b 	bne.w	8003d58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	f040 8087 	bne.w	8003d58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c4a:	4b89      	ldr	r3, [pc, #548]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <HAL_RCC_OscConfig+0x62>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e3a2      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1a      	ldr	r2, [r3, #32]
 8003c66:	4b82      	ldr	r3, [pc, #520]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d004      	beq.n	8003c7c <HAL_RCC_OscConfig+0x7c>
 8003c72:	4b7f      	ldr	r3, [pc, #508]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c7a:	e005      	b.n	8003c88 <HAL_RCC_OscConfig+0x88>
 8003c7c:	4b7c      	ldr	r3, [pc, #496]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c82:	091b      	lsrs	r3, r3, #4
 8003c84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d223      	bcs.n	8003cd4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 fd55 	bl	8004740 <RCC_SetFlashLatencyFromMSIRange>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e383      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ca0:	4b73      	ldr	r3, [pc, #460]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a72      	ldr	r2, [pc, #456]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003ca6:	f043 0308 	orr.w	r3, r3, #8
 8003caa:	6013      	str	r3, [r2, #0]
 8003cac:	4b70      	ldr	r3, [pc, #448]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	496d      	ldr	r1, [pc, #436]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cbe:	4b6c      	ldr	r3, [pc, #432]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	021b      	lsls	r3, r3, #8
 8003ccc:	4968      	ldr	r1, [pc, #416]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	604b      	str	r3, [r1, #4]
 8003cd2:	e025      	b.n	8003d20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cd4:	4b66      	ldr	r3, [pc, #408]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a65      	ldr	r2, [pc, #404]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cda:	f043 0308 	orr.w	r3, r3, #8
 8003cde:	6013      	str	r3, [r2, #0]
 8003ce0:	4b63      	ldr	r3, [pc, #396]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	4960      	ldr	r1, [pc, #384]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cf2:	4b5f      	ldr	r3, [pc, #380]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	021b      	lsls	r3, r3, #8
 8003d00:	495b      	ldr	r1, [pc, #364]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d109      	bne.n	8003d20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a1b      	ldr	r3, [r3, #32]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 fd15 	bl	8004740 <RCC_SetFlashLatencyFromMSIRange>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e343      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d20:	f000 fc4a 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 8003d24:	4602      	mov	r2, r0
 8003d26:	4b52      	ldr	r3, [pc, #328]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	091b      	lsrs	r3, r3, #4
 8003d2c:	f003 030f 	and.w	r3, r3, #15
 8003d30:	4950      	ldr	r1, [pc, #320]	; (8003e74 <HAL_RCC_OscConfig+0x274>)
 8003d32:	5ccb      	ldrb	r3, [r1, r3]
 8003d34:	f003 031f 	and.w	r3, r3, #31
 8003d38:	fa22 f303 	lsr.w	r3, r2, r3
 8003d3c:	4a4e      	ldr	r2, [pc, #312]	; (8003e78 <HAL_RCC_OscConfig+0x278>)
 8003d3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d40:	4b4e      	ldr	r3, [pc, #312]	; (8003e7c <HAL_RCC_OscConfig+0x27c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fe83 	bl	8002a50 <HAL_InitTick>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d052      	beq.n	8003dfa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
 8003d56:	e327      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d032      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d60:	4b43      	ldr	r3, [pc, #268]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a42      	ldr	r2, [pc, #264]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d66:	f043 0301 	orr.w	r3, r3, #1
 8003d6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d6c:	f7fe fec0 	bl	8002af0 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d74:	f7fe febc 	bl	8002af0 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e310      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d86:	4b3a      	ldr	r3, [pc, #232]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f0      	beq.n	8003d74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d92:	4b37      	ldr	r3, [pc, #220]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a36      	ldr	r2, [pc, #216]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003d98:	f043 0308 	orr.w	r3, r3, #8
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	4b34      	ldr	r3, [pc, #208]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	4931      	ldr	r1, [pc, #196]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003db0:	4b2f      	ldr	r3, [pc, #188]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	021b      	lsls	r3, r3, #8
 8003dbe:	492c      	ldr	r1, [pc, #176]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	604b      	str	r3, [r1, #4]
 8003dc4:	e01a      	b.n	8003dfc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003dc6:	4b2a      	ldr	r3, [pc, #168]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a29      	ldr	r2, [pc, #164]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003dcc:	f023 0301 	bic.w	r3, r3, #1
 8003dd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003dd2:	f7fe fe8d 	bl	8002af0 <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dda:	f7fe fe89 	bl	8002af0 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e2dd      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003dec:	4b20      	ldr	r3, [pc, #128]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1f0      	bne.n	8003dda <HAL_RCC_OscConfig+0x1da>
 8003df8:	e000      	b.n	8003dfc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003dfa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d074      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d005      	beq.n	8003e1a <HAL_RCC_OscConfig+0x21a>
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	2b0c      	cmp	r3, #12
 8003e12:	d10e      	bne.n	8003e32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2b03      	cmp	r3, #3
 8003e18:	d10b      	bne.n	8003e32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e1a:	4b15      	ldr	r3, [pc, #84]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d064      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x2f0>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d160      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e2ba      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e3a:	d106      	bne.n	8003e4a <HAL_RCC_OscConfig+0x24a>
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a0b      	ldr	r2, [pc, #44]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e46:	6013      	str	r3, [r2, #0]
 8003e48:	e026      	b.n	8003e98 <HAL_RCC_OscConfig+0x298>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e52:	d115      	bne.n	8003e80 <HAL_RCC_OscConfig+0x280>
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a05      	ldr	r2, [pc, #20]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	4b03      	ldr	r3, [pc, #12]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a02      	ldr	r2, [pc, #8]	; (8003e70 <HAL_RCC_OscConfig+0x270>)
 8003e66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e6a:	6013      	str	r3, [r2, #0]
 8003e6c:	e014      	b.n	8003e98 <HAL_RCC_OscConfig+0x298>
 8003e6e:	bf00      	nop
 8003e70:	40021000 	.word	0x40021000
 8003e74:	0800f6a8 	.word	0x0800f6a8
 8003e78:	20000404 	.word	0x20000404
 8003e7c:	20000408 	.word	0x20000408
 8003e80:	4ba0      	ldr	r3, [pc, #640]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a9f      	ldr	r2, [pc, #636]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e8a:	6013      	str	r3, [r2, #0]
 8003e8c:	4b9d      	ldr	r3, [pc, #628]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a9c      	ldr	r2, [pc, #624]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d013      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fe26 	bl	8002af0 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ea8:	f7fe fe22 	bl	8002af0 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	; 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e276      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eba:	4b92      	ldr	r3, [pc, #584]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x2a8>
 8003ec6:	e014      	b.n	8003ef2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec8:	f7fe fe12 	bl	8002af0 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed0:	f7fe fe0e 	bl	8002af0 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	; 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e262      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ee2:	4b88      	ldr	r3, [pc, #544]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x2d0>
 8003eee:	e000      	b.n	8003ef2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d060      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	2b04      	cmp	r3, #4
 8003f02:	d005      	beq.n	8003f10 <HAL_RCC_OscConfig+0x310>
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	2b0c      	cmp	r3, #12
 8003f08:	d119      	bne.n	8003f3e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d116      	bne.n	8003f3e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f10:	4b7c      	ldr	r3, [pc, #496]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d005      	beq.n	8003f28 <HAL_RCC_OscConfig+0x328>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e23f      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f28:	4b76      	ldr	r3, [pc, #472]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	061b      	lsls	r3, r3, #24
 8003f36:	4973      	ldr	r1, [pc, #460]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f3c:	e040      	b.n	8003fc0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d023      	beq.n	8003f8e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f46:	4b6f      	ldr	r3, [pc, #444]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a6e      	ldr	r2, [pc, #440]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f52:	f7fe fdcd 	bl	8002af0 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f5a:	f7fe fdc9 	bl	8002af0 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e21d      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f6c:	4b65      	ldr	r3, [pc, #404]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0f0      	beq.n	8003f5a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f78:	4b62      	ldr	r3, [pc, #392]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	061b      	lsls	r3, r3, #24
 8003f86:	495f      	ldr	r1, [pc, #380]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	604b      	str	r3, [r1, #4]
 8003f8c:	e018      	b.n	8003fc0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f8e:	4b5d      	ldr	r3, [pc, #372]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a5c      	ldr	r2, [pc, #368]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003f94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9a:	f7fe fda9 	bl	8002af0 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa2:	f7fe fda5 	bl	8002af0 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e1f9      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fb4:	4b53      	ldr	r3, [pc, #332]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f0      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0308 	and.w	r3, r3, #8
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d03c      	beq.n	8004046 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d01c      	beq.n	800400e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fd4:	4b4b      	ldr	r3, [pc, #300]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fda:	4a4a      	ldr	r2, [pc, #296]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe4:	f7fe fd84 	bl	8002af0 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fec:	f7fe fd80 	bl	8002af0 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e1d4      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ffe:	4b41      	ldr	r3, [pc, #260]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8004000:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d0ef      	beq.n	8003fec <HAL_RCC_OscConfig+0x3ec>
 800400c:	e01b      	b.n	8004046 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800400e:	4b3d      	ldr	r3, [pc, #244]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8004010:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004014:	4a3b      	ldr	r2, [pc, #236]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8004016:	f023 0301 	bic.w	r3, r3, #1
 800401a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800401e:	f7fe fd67 	bl	8002af0 <HAL_GetTick>
 8004022:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004026:	f7fe fd63 	bl	8002af0 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e1b7      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004038:	4b32      	ldr	r3, [pc, #200]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 800403a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1ef      	bne.n	8004026 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b00      	cmp	r3, #0
 8004050:	f000 80a6 	beq.w	80041a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004054:	2300      	movs	r3, #0
 8004056:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004058:	4b2a      	ldr	r3, [pc, #168]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 800405a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800405c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10d      	bne.n	8004080 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004064:	4b27      	ldr	r3, [pc, #156]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8004066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004068:	4a26      	ldr	r2, [pc, #152]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 800406a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800406e:	6593      	str	r3, [r2, #88]	; 0x58
 8004070:	4b24      	ldr	r3, [pc, #144]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 8004072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004078:	60bb      	str	r3, [r7, #8]
 800407a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407c:	2301      	movs	r3, #1
 800407e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004080:	4b21      	ldr	r3, [pc, #132]	; (8004108 <HAL_RCC_OscConfig+0x508>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004088:	2b00      	cmp	r3, #0
 800408a:	d118      	bne.n	80040be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800408c:	4b1e      	ldr	r3, [pc, #120]	; (8004108 <HAL_RCC_OscConfig+0x508>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a1d      	ldr	r2, [pc, #116]	; (8004108 <HAL_RCC_OscConfig+0x508>)
 8004092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004096:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004098:	f7fe fd2a 	bl	8002af0 <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800409e:	e008      	b.n	80040b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a0:	f7fe fd26 	bl	8002af0 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e17a      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040b2:	4b15      	ldr	r3, [pc, #84]	; (8004108 <HAL_RCC_OscConfig+0x508>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0f0      	beq.n	80040a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d108      	bne.n	80040d8 <HAL_RCC_OscConfig+0x4d8>
 80040c6:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 80040c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040cc:	4a0d      	ldr	r2, [pc, #52]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040d6:	e029      	b.n	800412c <HAL_RCC_OscConfig+0x52c>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b05      	cmp	r3, #5
 80040de:	d115      	bne.n	800410c <HAL_RCC_OscConfig+0x50c>
 80040e0:	4b08      	ldr	r3, [pc, #32]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e6:	4a07      	ldr	r2, [pc, #28]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 80040e8:	f043 0304 	orr.w	r3, r3, #4
 80040ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040f0:	4b04      	ldr	r3, [pc, #16]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 80040f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f6:	4a03      	ldr	r2, [pc, #12]	; (8004104 <HAL_RCC_OscConfig+0x504>)
 80040f8:	f043 0301 	orr.w	r3, r3, #1
 80040fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004100:	e014      	b.n	800412c <HAL_RCC_OscConfig+0x52c>
 8004102:	bf00      	nop
 8004104:	40021000 	.word	0x40021000
 8004108:	40007000 	.word	0x40007000
 800410c:	4b9c      	ldr	r3, [pc, #624]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800410e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004112:	4a9b      	ldr	r2, [pc, #620]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004114:	f023 0301 	bic.w	r3, r3, #1
 8004118:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800411c:	4b98      	ldr	r3, [pc, #608]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800411e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004122:	4a97      	ldr	r2, [pc, #604]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004124:	f023 0304 	bic.w	r3, r3, #4
 8004128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d016      	beq.n	8004162 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004134:	f7fe fcdc 	bl	8002af0 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800413a:	e00a      	b.n	8004152 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800413c:	f7fe fcd8 	bl	8002af0 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	f241 3288 	movw	r2, #5000	; 0x1388
 800414a:	4293      	cmp	r3, r2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e12a      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004152:	4b8b      	ldr	r3, [pc, #556]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0ed      	beq.n	800413c <HAL_RCC_OscConfig+0x53c>
 8004160:	e015      	b.n	800418e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004162:	f7fe fcc5 	bl	8002af0 <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004168:	e00a      	b.n	8004180 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416a:	f7fe fcc1 	bl	8002af0 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	f241 3288 	movw	r2, #5000	; 0x1388
 8004178:	4293      	cmp	r3, r2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e113      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004180:	4b7f      	ldr	r3, [pc, #508]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1ed      	bne.n	800416a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800418e:	7ffb      	ldrb	r3, [r7, #31]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d105      	bne.n	80041a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004194:	4b7a      	ldr	r3, [pc, #488]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004198:	4a79      	ldr	r2, [pc, #484]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800419a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800419e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f000 80fe 	beq.w	80043a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	f040 80d0 	bne.w	8004354 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80041b4:	4b72      	ldr	r3, [pc, #456]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f003 0203 	and.w	r2, r3, #3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d130      	bne.n	800422a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	3b01      	subs	r3, #1
 80041d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d127      	bne.n	800422a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d11f      	bne.n	800422a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041f4:	2a07      	cmp	r2, #7
 80041f6:	bf14      	ite	ne
 80041f8:	2201      	movne	r2, #1
 80041fa:	2200      	moveq	r2, #0
 80041fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041fe:	4293      	cmp	r3, r2
 8004200:	d113      	bne.n	800422a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420c:	085b      	lsrs	r3, r3, #1
 800420e:	3b01      	subs	r3, #1
 8004210:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004212:	429a      	cmp	r2, r3
 8004214:	d109      	bne.n	800422a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004220:	085b      	lsrs	r3, r3, #1
 8004222:	3b01      	subs	r3, #1
 8004224:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004226:	429a      	cmp	r2, r3
 8004228:	d06e      	beq.n	8004308 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	2b0c      	cmp	r3, #12
 800422e:	d069      	beq.n	8004304 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004230:	4b53      	ldr	r3, [pc, #332]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d105      	bne.n	8004248 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800423c:	4b50      	ldr	r3, [pc, #320]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0ad      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800424c:	4b4c      	ldr	r3, [pc, #304]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a4b      	ldr	r2, [pc, #300]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004252:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004256:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004258:	f7fe fc4a 	bl	8002af0 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004260:	f7fe fc46 	bl	8002af0 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e09a      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004272:	4b43      	ldr	r3, [pc, #268]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800427e:	4b40      	ldr	r3, [pc, #256]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	4b40      	ldr	r3, [pc, #256]	; (8004384 <HAL_RCC_OscConfig+0x784>)
 8004284:	4013      	ands	r3, r2
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800428e:	3a01      	subs	r2, #1
 8004290:	0112      	lsls	r2, r2, #4
 8004292:	4311      	orrs	r1, r2
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004298:	0212      	lsls	r2, r2, #8
 800429a:	4311      	orrs	r1, r2
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042a0:	0852      	lsrs	r2, r2, #1
 80042a2:	3a01      	subs	r2, #1
 80042a4:	0552      	lsls	r2, r2, #21
 80042a6:	4311      	orrs	r1, r2
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042ac:	0852      	lsrs	r2, r2, #1
 80042ae:	3a01      	subs	r2, #1
 80042b0:	0652      	lsls	r2, r2, #25
 80042b2:	4311      	orrs	r1, r2
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042b8:	0912      	lsrs	r2, r2, #4
 80042ba:	0452      	lsls	r2, r2, #17
 80042bc:	430a      	orrs	r2, r1
 80042be:	4930      	ldr	r1, [pc, #192]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80042c4:	4b2e      	ldr	r3, [pc, #184]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a2d      	ldr	r2, [pc, #180]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80042ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042d0:	4b2b      	ldr	r3, [pc, #172]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	4a2a      	ldr	r2, [pc, #168]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80042d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042dc:	f7fe fc08 	bl	8002af0 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e4:	f7fe fc04 	bl	8002af0 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e058      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042f6:	4b22      	ldr	r3, [pc, #136]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0f0      	beq.n	80042e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004302:	e050      	b.n	80043a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e04f      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004308:	4b1d      	ldr	r3, [pc, #116]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d148      	bne.n	80043a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004314:	4b1a      	ldr	r3, [pc, #104]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a19      	ldr	r2, [pc, #100]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800431a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004320:	4b17      	ldr	r3, [pc, #92]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	4a16      	ldr	r2, [pc, #88]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004326:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800432a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800432c:	f7fe fbe0 	bl	8002af0 <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004334:	f7fe fbdc 	bl	8002af0 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e030      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004346:	4b0e      	ldr	r3, [pc, #56]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d0f0      	beq.n	8004334 <HAL_RCC_OscConfig+0x734>
 8004352:	e028      	b.n	80043a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	2b0c      	cmp	r3, #12
 8004358:	d023      	beq.n	80043a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800435a:	4b09      	ldr	r3, [pc, #36]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a08      	ldr	r2, [pc, #32]	; (8004380 <HAL_RCC_OscConfig+0x780>)
 8004360:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004366:	f7fe fbc3 	bl	8002af0 <HAL_GetTick>
 800436a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800436c:	e00c      	b.n	8004388 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436e:	f7fe fbbf 	bl	8002af0 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d905      	bls.n	8004388 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e013      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
 8004380:	40021000 	.word	0x40021000
 8004384:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004388:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <HAL_RCC_OscConfig+0x7b0>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1ec      	bne.n	800436e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004394:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <HAL_RCC_OscConfig+0x7b0>)
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	4905      	ldr	r1, [pc, #20]	; (80043b0 <HAL_RCC_OscConfig+0x7b0>)
 800439a:	4b06      	ldr	r3, [pc, #24]	; (80043b4 <HAL_RCC_OscConfig+0x7b4>)
 800439c:	4013      	ands	r3, r2
 800439e:	60cb      	str	r3, [r1, #12]
 80043a0:	e001      	b.n	80043a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40021000 	.word	0x40021000
 80043b4:	feeefffc 	.word	0xfeeefffc

080043b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e0e7      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043cc:	4b75      	ldr	r3, [pc, #468]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d910      	bls.n	80043fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043da:	4b72      	ldr	r3, [pc, #456]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f023 0207 	bic.w	r2, r3, #7
 80043e2:	4970      	ldr	r1, [pc, #448]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ea:	4b6e      	ldr	r3, [pc, #440]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0307 	and.w	r3, r3, #7
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d001      	beq.n	80043fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0cf      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d010      	beq.n	800442a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	4b66      	ldr	r3, [pc, #408]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004414:	429a      	cmp	r2, r3
 8004416:	d908      	bls.n	800442a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004418:	4b63      	ldr	r3, [pc, #396]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	4960      	ldr	r1, [pc, #384]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004426:	4313      	orrs	r3, r2
 8004428:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d04c      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	2b03      	cmp	r3, #3
 800443c:	d107      	bne.n	800444e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800443e:	4b5a      	ldr	r3, [pc, #360]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d121      	bne.n	800448e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e0a6      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b02      	cmp	r3, #2
 8004454:	d107      	bne.n	8004466 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004456:	4b54      	ldr	r3, [pc, #336]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d115      	bne.n	800448e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e09a      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d107      	bne.n	800447e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800446e:	4b4e      	ldr	r3, [pc, #312]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d109      	bne.n	800448e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e08e      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800447e:	4b4a      	ldr	r3, [pc, #296]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e086      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800448e:	4b46      	ldr	r3, [pc, #280]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f023 0203 	bic.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	4943      	ldr	r1, [pc, #268]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 800449c:	4313      	orrs	r3, r2
 800449e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a0:	f7fe fb26 	bl	8002af0 <HAL_GetTick>
 80044a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a6:	e00a      	b.n	80044be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a8:	f7fe fb22 	bl	8002af0 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e06e      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044be:	4b3a      	ldr	r3, [pc, #232]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 020c 	and.w	r2, r3, #12
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d1eb      	bne.n	80044a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d010      	beq.n	80044fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	4b31      	ldr	r3, [pc, #196]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d208      	bcs.n	80044fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ec:	4b2e      	ldr	r3, [pc, #184]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	492b      	ldr	r1, [pc, #172]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044fe:	4b29      	ldr	r3, [pc, #164]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	429a      	cmp	r2, r3
 800450a:	d210      	bcs.n	800452e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450c:	4b25      	ldr	r3, [pc, #148]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f023 0207 	bic.w	r2, r3, #7
 8004514:	4923      	ldr	r1, [pc, #140]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451c:	4b21      	ldr	r3, [pc, #132]	; (80045a4 <HAL_RCC_ClockConfig+0x1ec>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d001      	beq.n	800452e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e036      	b.n	800459c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0304 	and.w	r3, r3, #4
 8004536:	2b00      	cmp	r3, #0
 8004538:	d008      	beq.n	800454c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800453a:	4b1b      	ldr	r3, [pc, #108]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	4918      	ldr	r1, [pc, #96]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004548:	4313      	orrs	r3, r2
 800454a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0308 	and.w	r3, r3, #8
 8004554:	2b00      	cmp	r3, #0
 8004556:	d009      	beq.n	800456c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004558:	4b13      	ldr	r3, [pc, #76]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	4910      	ldr	r1, [pc, #64]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004568:	4313      	orrs	r3, r2
 800456a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800456c:	f000 f824 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 8004570:	4602      	mov	r2, r0
 8004572:	4b0d      	ldr	r3, [pc, #52]	; (80045a8 <HAL_RCC_ClockConfig+0x1f0>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	091b      	lsrs	r3, r3, #4
 8004578:	f003 030f 	and.w	r3, r3, #15
 800457c:	490b      	ldr	r1, [pc, #44]	; (80045ac <HAL_RCC_ClockConfig+0x1f4>)
 800457e:	5ccb      	ldrb	r3, [r1, r3]
 8004580:	f003 031f 	and.w	r3, r3, #31
 8004584:	fa22 f303 	lsr.w	r3, r2, r3
 8004588:	4a09      	ldr	r2, [pc, #36]	; (80045b0 <HAL_RCC_ClockConfig+0x1f8>)
 800458a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800458c:	4b09      	ldr	r3, [pc, #36]	; (80045b4 <HAL_RCC_ClockConfig+0x1fc>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f7fe fa5d 	bl	8002a50 <HAL_InitTick>
 8004596:	4603      	mov	r3, r0
 8004598:	72fb      	strb	r3, [r7, #11]

  return status;
 800459a:	7afb      	ldrb	r3, [r7, #11]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	40022000 	.word	0x40022000
 80045a8:	40021000 	.word	0x40021000
 80045ac:	0800f6a8 	.word	0x0800f6a8
 80045b0:	20000404 	.word	0x20000404
 80045b4:	20000408 	.word	0x20000408

080045b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b089      	sub	sp, #36	; 0x24
 80045bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80045be:	2300      	movs	r3, #0
 80045c0:	61fb      	str	r3, [r7, #28]
 80045c2:	2300      	movs	r3, #0
 80045c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045c6:	4b3e      	ldr	r3, [pc, #248]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045d0:	4b3b      	ldr	r3, [pc, #236]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f003 0303 	and.w	r3, r3, #3
 80045d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_RCC_GetSysClockFreq+0x34>
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	2b0c      	cmp	r3, #12
 80045e4:	d121      	bne.n	800462a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d11e      	bne.n	800462a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045ec:	4b34      	ldr	r3, [pc, #208]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0308 	and.w	r3, r3, #8
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d107      	bne.n	8004608 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045f8:	4b31      	ldr	r3, [pc, #196]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80045fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045fe:	0a1b      	lsrs	r3, r3, #8
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	e005      	b.n	8004614 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004608:	4b2d      	ldr	r3, [pc, #180]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	091b      	lsrs	r3, r3, #4
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004614:	4a2b      	ldr	r2, [pc, #172]	; (80046c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800461c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10d      	bne.n	8004640 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004628:	e00a      	b.n	8004640 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	2b04      	cmp	r3, #4
 800462e:	d102      	bne.n	8004636 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004630:	4b25      	ldr	r3, [pc, #148]	; (80046c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	e004      	b.n	8004640 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	2b08      	cmp	r3, #8
 800463a:	d101      	bne.n	8004640 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800463c:	4b23      	ldr	r3, [pc, #140]	; (80046cc <HAL_RCC_GetSysClockFreq+0x114>)
 800463e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	2b0c      	cmp	r3, #12
 8004644:	d134      	bne.n	80046b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004646:	4b1e      	ldr	r3, [pc, #120]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f003 0303 	and.w	r3, r3, #3
 800464e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d003      	beq.n	800465e <HAL_RCC_GetSysClockFreq+0xa6>
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	2b03      	cmp	r3, #3
 800465a:	d003      	beq.n	8004664 <HAL_RCC_GetSysClockFreq+0xac>
 800465c:	e005      	b.n	800466a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800465e:	4b1a      	ldr	r3, [pc, #104]	; (80046c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004660:	617b      	str	r3, [r7, #20]
      break;
 8004662:	e005      	b.n	8004670 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004664:	4b19      	ldr	r3, [pc, #100]	; (80046cc <HAL_RCC_GetSysClockFreq+0x114>)
 8004666:	617b      	str	r3, [r7, #20]
      break;
 8004668:	e002      	b.n	8004670 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	617b      	str	r3, [r7, #20]
      break;
 800466e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004670:	4b13      	ldr	r3, [pc, #76]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	091b      	lsrs	r3, r3, #4
 8004676:	f003 0307 	and.w	r3, r3, #7
 800467a:	3301      	adds	r3, #1
 800467c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800467e:	4b10      	ldr	r3, [pc, #64]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	0a1b      	lsrs	r3, r3, #8
 8004684:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	fb03 f202 	mul.w	r2, r3, r2
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	fbb2 f3f3 	udiv	r3, r2, r3
 8004694:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004696:	4b0a      	ldr	r3, [pc, #40]	; (80046c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	0e5b      	lsrs	r3, r3, #25
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	3301      	adds	r3, #1
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80046b0:	69bb      	ldr	r3, [r7, #24]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3724      	adds	r7, #36	; 0x24
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	40021000 	.word	0x40021000
 80046c4:	0800f6c0 	.word	0x0800f6c0
 80046c8:	00f42400 	.word	0x00f42400
 80046cc:	007a1200 	.word	0x007a1200

080046d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046d4:	4b03      	ldr	r3, [pc, #12]	; (80046e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80046d6:	681b      	ldr	r3, [r3, #0]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	20000404 	.word	0x20000404

080046e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046ec:	f7ff fff0 	bl	80046d0 <HAL_RCC_GetHCLKFreq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4b06      	ldr	r3, [pc, #24]	; (800470c <HAL_RCC_GetPCLK1Freq+0x24>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	0a1b      	lsrs	r3, r3, #8
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	4904      	ldr	r1, [pc, #16]	; (8004710 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046fe:	5ccb      	ldrb	r3, [r1, r3]
 8004700:	f003 031f 	and.w	r3, r3, #31
 8004704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004708:	4618      	mov	r0, r3
 800470a:	bd80      	pop	{r7, pc}
 800470c:	40021000 	.word	0x40021000
 8004710:	0800f6b8 	.word	0x0800f6b8

08004714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004718:	f7ff ffda 	bl	80046d0 <HAL_RCC_GetHCLKFreq>
 800471c:	4602      	mov	r2, r0
 800471e:	4b06      	ldr	r3, [pc, #24]	; (8004738 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	0adb      	lsrs	r3, r3, #11
 8004724:	f003 0307 	and.w	r3, r3, #7
 8004728:	4904      	ldr	r1, [pc, #16]	; (800473c <HAL_RCC_GetPCLK2Freq+0x28>)
 800472a:	5ccb      	ldrb	r3, [r1, r3]
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004734:	4618      	mov	r0, r3
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40021000 	.word	0x40021000
 800473c:	0800f6b8 	.word	0x0800f6b8

08004740 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004748:	2300      	movs	r3, #0
 800474a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800474c:	4b2a      	ldr	r3, [pc, #168]	; (80047f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800474e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d003      	beq.n	8004760 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004758:	f7ff f9ee 	bl	8003b38 <HAL_PWREx_GetVoltageRange>
 800475c:	6178      	str	r0, [r7, #20]
 800475e:	e014      	b.n	800478a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004760:	4b25      	ldr	r3, [pc, #148]	; (80047f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004764:	4a24      	ldr	r2, [pc, #144]	; (80047f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800476a:	6593      	str	r3, [r2, #88]	; 0x58
 800476c:	4b22      	ldr	r3, [pc, #136]	; (80047f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004774:	60fb      	str	r3, [r7, #12]
 8004776:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004778:	f7ff f9de 	bl	8003b38 <HAL_PWREx_GetVoltageRange>
 800477c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800477e:	4b1e      	ldr	r3, [pc, #120]	; (80047f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004782:	4a1d      	ldr	r2, [pc, #116]	; (80047f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004788:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004790:	d10b      	bne.n	80047aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b80      	cmp	r3, #128	; 0x80
 8004796:	d919      	bls.n	80047cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2ba0      	cmp	r3, #160	; 0xa0
 800479c:	d902      	bls.n	80047a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800479e:	2302      	movs	r3, #2
 80047a0:	613b      	str	r3, [r7, #16]
 80047a2:	e013      	b.n	80047cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047a4:	2301      	movs	r3, #1
 80047a6:	613b      	str	r3, [r7, #16]
 80047a8:	e010      	b.n	80047cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b80      	cmp	r3, #128	; 0x80
 80047ae:	d902      	bls.n	80047b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80047b0:	2303      	movs	r3, #3
 80047b2:	613b      	str	r3, [r7, #16]
 80047b4:	e00a      	b.n	80047cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b80      	cmp	r3, #128	; 0x80
 80047ba:	d102      	bne.n	80047c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047bc:	2302      	movs	r3, #2
 80047be:	613b      	str	r3, [r7, #16]
 80047c0:	e004      	b.n	80047cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b70      	cmp	r3, #112	; 0x70
 80047c6:	d101      	bne.n	80047cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047c8:	2301      	movs	r3, #1
 80047ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047cc:	4b0b      	ldr	r3, [pc, #44]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f023 0207 	bic.w	r2, r3, #7
 80047d4:	4909      	ldr	r1, [pc, #36]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80047dc:	4b07      	ldr	r3, [pc, #28]	; (80047fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d001      	beq.n	80047ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40021000 	.word	0x40021000
 80047fc:	40022000 	.word	0x40022000

08004800 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004808:	2300      	movs	r3, #0
 800480a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800480c:	2300      	movs	r3, #0
 800480e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004818:	2b00      	cmp	r3, #0
 800481a:	d041      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004820:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004824:	d02a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004826:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800482a:	d824      	bhi.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800482c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004830:	d008      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004832:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004836:	d81e      	bhi.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800483c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004840:	d010      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004842:	e018      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004844:	4b86      	ldr	r3, [pc, #536]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	4a85      	ldr	r2, [pc, #532]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800484a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800484e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004850:	e015      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	3304      	adds	r3, #4
 8004856:	2100      	movs	r1, #0
 8004858:	4618      	mov	r0, r3
 800485a:	f000 fabb 	bl	8004dd4 <RCCEx_PLLSAI1_Config>
 800485e:	4603      	mov	r3, r0
 8004860:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004862:	e00c      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	3320      	adds	r3, #32
 8004868:	2100      	movs	r1, #0
 800486a:	4618      	mov	r0, r3
 800486c:	f000 fba6 	bl	8004fbc <RCCEx_PLLSAI2_Config>
 8004870:	4603      	mov	r3, r0
 8004872:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004874:	e003      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	74fb      	strb	r3, [r7, #19]
      break;
 800487a:	e000      	b.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800487c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800487e:	7cfb      	ldrb	r3, [r7, #19]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d10b      	bne.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004884:	4b76      	ldr	r3, [pc, #472]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004892:	4973      	ldr	r1, [pc, #460]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004894:	4313      	orrs	r3, r2
 8004896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800489a:	e001      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800489c:	7cfb      	ldrb	r3, [r7, #19]
 800489e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d041      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80048b4:	d02a      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80048b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80048ba:	d824      	bhi.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80048bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048c0:	d008      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80048c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048c6:	d81e      	bhi.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80048cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048d0:	d010      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048d2:	e018      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048d4:	4b62      	ldr	r3, [pc, #392]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	4a61      	ldr	r2, [pc, #388]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80048e0:	e015      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	3304      	adds	r3, #4
 80048e6:	2100      	movs	r1, #0
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fa73 	bl	8004dd4 <RCCEx_PLLSAI1_Config>
 80048ee:	4603      	mov	r3, r0
 80048f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80048f2:	e00c      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3320      	adds	r3, #32
 80048f8:	2100      	movs	r1, #0
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 fb5e 	bl	8004fbc <RCCEx_PLLSAI2_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004904:	e003      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	74fb      	strb	r3, [r7, #19]
      break;
 800490a:	e000      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800490c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800490e:	7cfb      	ldrb	r3, [r7, #19]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10b      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004914:	4b52      	ldr	r3, [pc, #328]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004922:	494f      	ldr	r1, [pc, #316]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800492a:	e001      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492c:	7cfb      	ldrb	r3, [r7, #19]
 800492e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 80a0 	beq.w	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800493e:	2300      	movs	r3, #0
 8004940:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004942:	4b47      	ldr	r3, [pc, #284]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800494e:	2301      	movs	r3, #1
 8004950:	e000      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004952:	2300      	movs	r3, #0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00d      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004958:	4b41      	ldr	r3, [pc, #260]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800495a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495c:	4a40      	ldr	r2, [pc, #256]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800495e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004962:	6593      	str	r3, [r2, #88]	; 0x58
 8004964:	4b3e      	ldr	r3, [pc, #248]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800496c:	60bb      	str	r3, [r7, #8]
 800496e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004970:	2301      	movs	r3, #1
 8004972:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004974:	4b3b      	ldr	r3, [pc, #236]	; (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a3a      	ldr	r2, [pc, #232]	; (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800497a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800497e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004980:	f7fe f8b6 	bl	8002af0 <HAL_GetTick>
 8004984:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004986:	e009      	b.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004988:	f7fe f8b2 	bl	8002af0 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b02      	cmp	r3, #2
 8004994:	d902      	bls.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	74fb      	strb	r3, [r7, #19]
        break;
 800499a:	e005      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800499c:	4b31      	ldr	r3, [pc, #196]	; (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d0ef      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80049a8:	7cfb      	ldrb	r3, [r7, #19]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d15c      	bne.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80049ae:	4b2c      	ldr	r3, [pc, #176]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049b8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d01f      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d019      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80049cc:	4b24      	ldr	r3, [pc, #144]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049d8:	4b21      	ldr	r3, [pc, #132]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049de:	4a20      	ldr	r2, [pc, #128]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049e8:	4b1d      	ldr	r3, [pc, #116]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ee:	4a1c      	ldr	r2, [pc, #112]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80049f8:	4a19      	ldr	r2, [pc, #100]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d016      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a0a:	f7fe f871 	bl	8002af0 <HAL_GetTick>
 8004a0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a10:	e00b      	b.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a12:	f7fe f86d 	bl	8002af0 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d902      	bls.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	74fb      	strb	r3, [r7, #19]
            break;
 8004a28:	e006      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d0ec      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004a38:	7cfb      	ldrb	r3, [r7, #19]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10c      	bne.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a3e:	4b08      	ldr	r3, [pc, #32]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a4e:	4904      	ldr	r1, [pc, #16]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004a56:	e009      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a58:	7cfb      	ldrb	r3, [r7, #19]
 8004a5a:	74bb      	strb	r3, [r7, #18]
 8004a5c:	e006      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004a5e:	bf00      	nop
 8004a60:	40021000 	.word	0x40021000
 8004a64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a68:	7cfb      	ldrb	r3, [r7, #19]
 8004a6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a6c:	7c7b      	ldrb	r3, [r7, #17]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d105      	bne.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a72:	4b9e      	ldr	r3, [pc, #632]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a76:	4a9d      	ldr	r2, [pc, #628]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a7c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a8a:	4b98      	ldr	r3, [pc, #608]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a90:	f023 0203 	bic.w	r2, r3, #3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a98:	4994      	ldr	r1, [pc, #592]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004aac:	4b8f      	ldr	r3, [pc, #572]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ab2:	f023 020c 	bic.w	r2, r3, #12
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aba:	498c      	ldr	r1, [pc, #560]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0304 	and.w	r3, r3, #4
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ace:	4b87      	ldr	r3, [pc, #540]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004adc:	4983      	ldr	r1, [pc, #524]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004af0:	4b7e      	ldr	r3, [pc, #504]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afe:	497b      	ldr	r1, [pc, #492]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0310 	and.w	r3, r3, #16
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b12:	4b76      	ldr	r3, [pc, #472]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b20:	4972      	ldr	r1, [pc, #456]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0320 	and.w	r3, r3, #32
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b34:	4b6d      	ldr	r3, [pc, #436]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b42:	496a      	ldr	r1, [pc, #424]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b56:	4b65      	ldr	r3, [pc, #404]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b64:	4961      	ldr	r1, [pc, #388]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b78:	4b5c      	ldr	r3, [pc, #368]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b86:	4959      	ldr	r1, [pc, #356]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b9a:	4b54      	ldr	r3, [pc, #336]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ba8:	4950      	ldr	r1, [pc, #320]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004bbc:	4b4b      	ldr	r3, [pc, #300]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bca:	4948      	ldr	r1, [pc, #288]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004bde:	4b43      	ldr	r3, [pc, #268]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bec:	493f      	ldr	r1, [pc, #252]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d028      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c00:	4b3a      	ldr	r3, [pc, #232]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c0e:	4937      	ldr	r1, [pc, #220]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c1e:	d106      	bne.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c20:	4b32      	ldr	r3, [pc, #200]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	4a31      	ldr	r2, [pc, #196]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c2a:	60d3      	str	r3, [r2, #12]
 8004c2c:	e011      	b.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c36:	d10c      	bne.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	3304      	adds	r3, #4
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 f8c8 	bl	8004dd4 <RCCEx_PLLSAI1_Config>
 8004c44:	4603      	mov	r3, r0
 8004c46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004c48:	7cfb      	ldrb	r3, [r7, #19]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004c4e:	7cfb      	ldrb	r3, [r7, #19]
 8004c50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d028      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c5e:	4b23      	ldr	r3, [pc, #140]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c6c:	491f      	ldr	r1, [pc, #124]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c7c:	d106      	bne.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c7e:	4b1b      	ldr	r3, [pc, #108]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	4a1a      	ldr	r2, [pc, #104]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c88:	60d3      	str	r3, [r2, #12]
 8004c8a:	e011      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c94:	d10c      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	3304      	adds	r3, #4
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 f899 	bl	8004dd4 <RCCEx_PLLSAI1_Config>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ca6:	7cfb      	ldrb	r3, [r7, #19]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004cac:	7cfb      	ldrb	r3, [r7, #19]
 8004cae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d02b      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cbc:	4b0b      	ldr	r3, [pc, #44]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cca:	4908      	ldr	r1, [pc, #32]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cda:	d109      	bne.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cdc:	4b03      	ldr	r3, [pc, #12]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	4a02      	ldr	r2, [pc, #8]	; (8004cec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ce2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ce6:	60d3      	str	r3, [r2, #12]
 8004ce8:	e014      	b.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004cea:	bf00      	nop
 8004cec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004cf8:	d10c      	bne.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	2101      	movs	r1, #1
 8004d00:	4618      	mov	r0, r3
 8004d02:	f000 f867 	bl	8004dd4 <RCCEx_PLLSAI1_Config>
 8004d06:	4603      	mov	r3, r0
 8004d08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d0a:	7cfb      	ldrb	r3, [r7, #19]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004d10:	7cfb      	ldrb	r3, [r7, #19]
 8004d12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d02f      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d20:	4b2b      	ldr	r3, [pc, #172]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d2e:	4928      	ldr	r1, [pc, #160]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d3e:	d10d      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	3304      	adds	r3, #4
 8004d44:	2102      	movs	r1, #2
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 f844 	bl	8004dd4 <RCCEx_PLLSAI1_Config>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d50:	7cfb      	ldrb	r3, [r7, #19]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d014      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004d56:	7cfb      	ldrb	r3, [r7, #19]
 8004d58:	74bb      	strb	r3, [r7, #18]
 8004d5a:	e011      	b.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d64:	d10c      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3320      	adds	r3, #32
 8004d6a:	2102      	movs	r1, #2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 f925 	bl	8004fbc <RCCEx_PLLSAI2_Config>
 8004d72:	4603      	mov	r3, r0
 8004d74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d76:	7cfb      	ldrb	r3, [r7, #19]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004d7c:	7cfb      	ldrb	r3, [r7, #19]
 8004d7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00a      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d8c:	4b10      	ldr	r3, [pc, #64]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d9a:	490d      	ldr	r1, [pc, #52]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00b      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004dae:	4b08      	ldr	r3, [pc, #32]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004dbe:	4904      	ldr	r1, [pc, #16]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004dc6:	7cbb      	ldrb	r3, [r7, #18]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3718      	adds	r7, #24
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	40021000 	.word	0x40021000

08004dd4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004de2:	4b75      	ldr	r3, [pc, #468]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f003 0303 	and.w	r3, r3, #3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d018      	beq.n	8004e20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004dee:	4b72      	ldr	r3, [pc, #456]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f003 0203 	and.w	r2, r3, #3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d10d      	bne.n	8004e1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
       ||
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d009      	beq.n	8004e1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004e06:	4b6c      	ldr	r3, [pc, #432]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	091b      	lsrs	r3, r3, #4
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	1c5a      	adds	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
       ||
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d047      	beq.n	8004eaa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	73fb      	strb	r3, [r7, #15]
 8004e1e:	e044      	b.n	8004eaa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b03      	cmp	r3, #3
 8004e26:	d018      	beq.n	8004e5a <RCCEx_PLLSAI1_Config+0x86>
 8004e28:	2b03      	cmp	r3, #3
 8004e2a:	d825      	bhi.n	8004e78 <RCCEx_PLLSAI1_Config+0xa4>
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d002      	beq.n	8004e36 <RCCEx_PLLSAI1_Config+0x62>
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d009      	beq.n	8004e48 <RCCEx_PLLSAI1_Config+0x74>
 8004e34:	e020      	b.n	8004e78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e36:	4b60      	ldr	r3, [pc, #384]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d11d      	bne.n	8004e7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e46:	e01a      	b.n	8004e7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e48:	4b5b      	ldr	r3, [pc, #364]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d116      	bne.n	8004e82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e58:	e013      	b.n	8004e82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e5a:	4b57      	ldr	r3, [pc, #348]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10f      	bne.n	8004e86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e66:	4b54      	ldr	r3, [pc, #336]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d109      	bne.n	8004e86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e76:	e006      	b.n	8004e86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e7c:	e004      	b.n	8004e88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e7e:	bf00      	nop
 8004e80:	e002      	b.n	8004e88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e82:	bf00      	nop
 8004e84:	e000      	b.n	8004e88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e86:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10d      	bne.n	8004eaa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e8e:	4b4a      	ldr	r3, [pc, #296]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6819      	ldr	r1, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	430b      	orrs	r3, r1
 8004ea4:	4944      	ldr	r1, [pc, #272]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004eaa:	7bfb      	ldrb	r3, [r7, #15]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d17d      	bne.n	8004fac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004eb0:	4b41      	ldr	r3, [pc, #260]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a40      	ldr	r2, [pc, #256]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eb6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004eba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ebc:	f7fd fe18 	bl	8002af0 <HAL_GetTick>
 8004ec0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ec2:	e009      	b.n	8004ed8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ec4:	f7fd fe14 	bl	8002af0 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d902      	bls.n	8004ed8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	73fb      	strb	r3, [r7, #15]
        break;
 8004ed6:	e005      	b.n	8004ee4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ed8:	4b37      	ldr	r3, [pc, #220]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1ef      	bne.n	8004ec4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d160      	bne.n	8004fac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d111      	bne.n	8004f14 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ef0:	4b31      	ldr	r3, [pc, #196]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	6892      	ldr	r2, [r2, #8]
 8004f00:	0211      	lsls	r1, r2, #8
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	68d2      	ldr	r2, [r2, #12]
 8004f06:	0912      	lsrs	r2, r2, #4
 8004f08:	0452      	lsls	r2, r2, #17
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	492a      	ldr	r1, [pc, #168]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	610b      	str	r3, [r1, #16]
 8004f12:	e027      	b.n	8004f64 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d112      	bne.n	8004f40 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f1a:	4b27      	ldr	r3, [pc, #156]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004f22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6892      	ldr	r2, [r2, #8]
 8004f2a:	0211      	lsls	r1, r2, #8
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	6912      	ldr	r2, [r2, #16]
 8004f30:	0852      	lsrs	r2, r2, #1
 8004f32:	3a01      	subs	r2, #1
 8004f34:	0552      	lsls	r2, r2, #21
 8004f36:	430a      	orrs	r2, r1
 8004f38:	491f      	ldr	r1, [pc, #124]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	610b      	str	r3, [r1, #16]
 8004f3e:	e011      	b.n	8004f64 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f40:	4b1d      	ldr	r3, [pc, #116]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	6892      	ldr	r2, [r2, #8]
 8004f50:	0211      	lsls	r1, r2, #8
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	6952      	ldr	r2, [r2, #20]
 8004f56:	0852      	lsrs	r2, r2, #1
 8004f58:	3a01      	subs	r2, #1
 8004f5a:	0652      	lsls	r2, r2, #25
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	4916      	ldr	r1, [pc, #88]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004f64:	4b14      	ldr	r3, [pc, #80]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a13      	ldr	r2, [pc, #76]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f70:	f7fd fdbe 	bl	8002af0 <HAL_GetTick>
 8004f74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f76:	e009      	b.n	8004f8c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f78:	f7fd fdba 	bl	8002af0 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d902      	bls.n	8004f8c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	73fb      	strb	r3, [r7, #15]
          break;
 8004f8a:	e005      	b.n	8004f98 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f8c:	4b0a      	ldr	r3, [pc, #40]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0ef      	beq.n	8004f78 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f9e:	4b06      	ldr	r3, [pc, #24]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fa0:	691a      	ldr	r2, [r3, #16]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	4904      	ldr	r1, [pc, #16]	; (8004fb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40021000 	.word	0x40021000

08004fbc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004fca:	4b6a      	ldr	r3, [pc, #424]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d018      	beq.n	8005008 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004fd6:	4b67      	ldr	r3, [pc, #412]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f003 0203 	and.w	r2, r3, #3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d10d      	bne.n	8005002 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
       ||
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d009      	beq.n	8005002 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004fee:	4b61      	ldr	r3, [pc, #388]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	091b      	lsrs	r3, r3, #4
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	1c5a      	adds	r2, r3, #1
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
       ||
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d047      	beq.n	8005092 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	73fb      	strb	r3, [r7, #15]
 8005006:	e044      	b.n	8005092 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b03      	cmp	r3, #3
 800500e:	d018      	beq.n	8005042 <RCCEx_PLLSAI2_Config+0x86>
 8005010:	2b03      	cmp	r3, #3
 8005012:	d825      	bhi.n	8005060 <RCCEx_PLLSAI2_Config+0xa4>
 8005014:	2b01      	cmp	r3, #1
 8005016:	d002      	beq.n	800501e <RCCEx_PLLSAI2_Config+0x62>
 8005018:	2b02      	cmp	r3, #2
 800501a:	d009      	beq.n	8005030 <RCCEx_PLLSAI2_Config+0x74>
 800501c:	e020      	b.n	8005060 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800501e:	4b55      	ldr	r3, [pc, #340]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d11d      	bne.n	8005066 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800502e:	e01a      	b.n	8005066 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005030:	4b50      	ldr	r3, [pc, #320]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005038:	2b00      	cmp	r3, #0
 800503a:	d116      	bne.n	800506a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005040:	e013      	b.n	800506a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005042:	4b4c      	ldr	r3, [pc, #304]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10f      	bne.n	800506e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800504e:	4b49      	ldr	r3, [pc, #292]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800505e:	e006      	b.n	800506e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	73fb      	strb	r3, [r7, #15]
      break;
 8005064:	e004      	b.n	8005070 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005066:	bf00      	nop
 8005068:	e002      	b.n	8005070 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800506a:	bf00      	nop
 800506c:	e000      	b.n	8005070 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800506e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d10d      	bne.n	8005092 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005076:	4b3f      	ldr	r3, [pc, #252]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6819      	ldr	r1, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	3b01      	subs	r3, #1
 8005088:	011b      	lsls	r3, r3, #4
 800508a:	430b      	orrs	r3, r1
 800508c:	4939      	ldr	r1, [pc, #228]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 800508e:	4313      	orrs	r3, r2
 8005090:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005092:	7bfb      	ldrb	r3, [r7, #15]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d167      	bne.n	8005168 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005098:	4b36      	ldr	r3, [pc, #216]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a35      	ldr	r2, [pc, #212]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 800509e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050a4:	f7fd fd24 	bl	8002af0 <HAL_GetTick>
 80050a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050aa:	e009      	b.n	80050c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050ac:	f7fd fd20 	bl	8002af0 <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d902      	bls.n	80050c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	73fb      	strb	r3, [r7, #15]
        break;
 80050be:	e005      	b.n	80050cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050c0:	4b2c      	ldr	r3, [pc, #176]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1ef      	bne.n	80050ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d14a      	bne.n	8005168 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d111      	bne.n	80050fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050d8:	4b26      	ldr	r3, [pc, #152]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80050e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	6892      	ldr	r2, [r2, #8]
 80050e8:	0211      	lsls	r1, r2, #8
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	68d2      	ldr	r2, [r2, #12]
 80050ee:	0912      	lsrs	r2, r2, #4
 80050f0:	0452      	lsls	r2, r2, #17
 80050f2:	430a      	orrs	r2, r1
 80050f4:	491f      	ldr	r1, [pc, #124]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	614b      	str	r3, [r1, #20]
 80050fa:	e011      	b.n	8005120 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050fc:	4b1d      	ldr	r3, [pc, #116]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005104:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6892      	ldr	r2, [r2, #8]
 800510c:	0211      	lsls	r1, r2, #8
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	6912      	ldr	r2, [r2, #16]
 8005112:	0852      	lsrs	r2, r2, #1
 8005114:	3a01      	subs	r2, #1
 8005116:	0652      	lsls	r2, r2, #25
 8005118:	430a      	orrs	r2, r1
 800511a:	4916      	ldr	r1, [pc, #88]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 800511c:	4313      	orrs	r3, r2
 800511e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005120:	4b14      	ldr	r3, [pc, #80]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a13      	ldr	r2, [pc, #76]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005126:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800512a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800512c:	f7fd fce0 	bl	8002af0 <HAL_GetTick>
 8005130:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005132:	e009      	b.n	8005148 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005134:	f7fd fcdc 	bl	8002af0 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d902      	bls.n	8005148 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	73fb      	strb	r3, [r7, #15]
          break;
 8005146:	e005      	b.n	8005154 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005148:	4b0a      	ldr	r3, [pc, #40]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d0ef      	beq.n	8005134 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d106      	bne.n	8005168 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800515a:	4b06      	ldr	r3, [pc, #24]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 800515c:	695a      	ldr	r2, [r3, #20]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	4904      	ldr	r1, [pc, #16]	; (8005174 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005164:	4313      	orrs	r3, r2
 8005166:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005168:	7bfb      	ldrb	r3, [r7, #15]
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40021000 	.word	0x40021000

08005178 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e049      	b.n	800521e <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	795b      	ldrb	r3, [r3, #5]
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b00      	cmp	r3, #0
 8005192:	d105      	bne.n	80051a0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7fd fa1a 	bl	80025d4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f042 0204 	orr.w	r2, r2, #4
 80051b4:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c0:	2b40      	cmp	r3, #64	; 0x40
 80051c2:	d104      	bne.n	80051ce <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2204      	movs	r2, #4
 80051c8:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e027      	b.n	800521e <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 80051ce:	f7fd fc8f 	bl	8002af0 <HAL_GetTick>
 80051d2:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80051d4:	e015      	b.n	8005202 <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80051d6:	f7fd fc8b 	bl	8002af0 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d90e      	bls.n	8005202 <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f003 0304 	and.w	r3, r3, #4
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	d107      	bne.n	8005202 <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2204      	movs	r2, #4
 80051f6:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2202      	movs	r2, #2
 80051fc:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e00d      	b.n	800521e <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f003 0304 	and.w	r3, r3, #4
 800520c:	2b04      	cmp	r3, #4
 800520e:	d0e2      	beq.n	80051d6 <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b084      	sub	sp, #16
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
 800522e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005230:	2300      	movs	r3, #0
 8005232:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	791b      	ldrb	r3, [r3, #4]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d101      	bne.n	8005240 <HAL_RNG_GenerateRandomNumber+0x1a>
 800523c:	2302      	movs	r3, #2
 800523e:	e044      	b.n	80052ca <HAL_RNG_GenerateRandomNumber+0xa4>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	795b      	ldrb	r3, [r3, #5]
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b01      	cmp	r3, #1
 800524e:	d133      	bne.n	80052b8 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	715a      	strb	r2, [r3, #5]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 8005256:	f7fd fc4b 	bl	8002af0 <HAL_GetTick>
 800525a:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800525c:	e018      	b.n	8005290 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800525e:	f7fd fc47 	bl	8002af0 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d911      	bls.n	8005290 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b01      	cmp	r3, #1
 8005278:	d00a      	beq.n	8005290 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e01c      	b.n	80052ca <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b01      	cmp	r3, #1
 800529c:	d1df      	bne.n	800525e <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	689a      	ldr	r2, [r3, #8]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	60da      	str	r2, [r3, #12]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68da      	ldr	r2, [r3, #12]
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	715a      	strb	r2, [r3, #5]
 80052b6:	e004      	b.n	80052c2 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2204      	movs	r2, #4
 80052bc:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	711a      	strb	r2, [r3, #4]

  return status;
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b084      	sub	sp, #16
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 80052da:	2300      	movs	r3, #0
 80052dc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	f003 0320 	and.w	r3, r3, #32
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d005      	beq.n	80052fc <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2210      	movs	r2, #16
 80052f4:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80052f6:	2301      	movs	r3, #1
 80052f8:	60fb      	str	r3, [r7, #12]
 80052fa:	e01f      	b.n	800533c <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	d01a      	beq.n	800533c <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d108      	bne.n	8005322 <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800531e:	605a      	str	r2, [r3, #4]
 8005320:	e00c      	b.n	800533c <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2208      	movs	r2, #8
 8005326:	609a      	str	r2, [r3, #8]
      rngclockerror = 1U;
 8005328:	2301      	movs	r3, #1
 800532a:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0208 	bic.w	r2, r2, #8
 800533a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d10b      	bne.n	800535a <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2204      	movs	r2, #4
 8005346:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f837 	bl	80053bc <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8005356:	605a      	str	r2, [r3, #4]

    return;
 8005358:	e022      	b.n	80053a0 <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d01d      	beq.n	80053a0 <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0208 	bic.w	r2, r2, #8
 8005372:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689a      	ldr	r2, [r3, #8]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	795b      	ldrb	r3, [r3, #5]
 8005382:	b2db      	uxtb	r3, r3
 8005384:	2b04      	cmp	r3, #4
 8005386:	d00b      	beq.n	80053a0 <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	4619      	mov	r1, r3
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f803 	bl	80053a6 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 80053a0:	3710      	adds	r7, #16
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b083      	sub	sp, #12
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
 80053ae:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e049      	b.n	8005476 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d106      	bne.n	80053fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fd f938 	bl	800266c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2202      	movs	r2, #2
 8005400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	3304      	adds	r3, #4
 800540c:	4619      	mov	r1, r3
 800540e:	4610      	mov	r0, r2
 8005410:	f000 f968 	bl	80056e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3708      	adds	r7, #8
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
	...

08005480 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	d001      	beq.n	8005498 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e047      	b.n	8005528 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a23      	ldr	r2, [pc, #140]	; (8005534 <HAL_TIM_Base_Start+0xb4>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d01d      	beq.n	80054e6 <HAL_TIM_Base_Start+0x66>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b2:	d018      	beq.n	80054e6 <HAL_TIM_Base_Start+0x66>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a1f      	ldr	r2, [pc, #124]	; (8005538 <HAL_TIM_Base_Start+0xb8>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d013      	beq.n	80054e6 <HAL_TIM_Base_Start+0x66>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a1e      	ldr	r2, [pc, #120]	; (800553c <HAL_TIM_Base_Start+0xbc>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d00e      	beq.n	80054e6 <HAL_TIM_Base_Start+0x66>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a1c      	ldr	r2, [pc, #112]	; (8005540 <HAL_TIM_Base_Start+0xc0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d009      	beq.n	80054e6 <HAL_TIM_Base_Start+0x66>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a1b      	ldr	r2, [pc, #108]	; (8005544 <HAL_TIM_Base_Start+0xc4>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d004      	beq.n	80054e6 <HAL_TIM_Base_Start+0x66>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a19      	ldr	r2, [pc, #100]	; (8005548 <HAL_TIM_Base_Start+0xc8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d115      	bne.n	8005512 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	4b17      	ldr	r3, [pc, #92]	; (800554c <HAL_TIM_Base_Start+0xcc>)
 80054ee:	4013      	ands	r3, r2
 80054f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b06      	cmp	r3, #6
 80054f6:	d015      	beq.n	8005524 <HAL_TIM_Base_Start+0xa4>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054fe:	d011      	beq.n	8005524 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 0201 	orr.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005510:	e008      	b.n	8005524 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 0201 	orr.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]
 8005522:	e000      	b.n	8005526 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005524:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	40012c00 	.word	0x40012c00
 8005538:	40000400 	.word	0x40000400
 800553c:	40000800 	.word	0x40000800
 8005540:	40000c00 	.word	0x40000c00
 8005544:	40013400 	.word	0x40013400
 8005548:	40014000 	.word	0x40014000
 800554c:	00010007 	.word	0x00010007

08005550 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800555a:	2300      	movs	r3, #0
 800555c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_TIM_ConfigClockSource+0x1c>
 8005568:	2302      	movs	r3, #2
 800556a:	e0b6      	b.n	80056da <HAL_TIM_ConfigClockSource+0x18a>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2202      	movs	r2, #2
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800558a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800558e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005596:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055a8:	d03e      	beq.n	8005628 <HAL_TIM_ConfigClockSource+0xd8>
 80055aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ae:	f200 8087 	bhi.w	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055b6:	f000 8086 	beq.w	80056c6 <HAL_TIM_ConfigClockSource+0x176>
 80055ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055be:	d87f      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055c0:	2b70      	cmp	r3, #112	; 0x70
 80055c2:	d01a      	beq.n	80055fa <HAL_TIM_ConfigClockSource+0xaa>
 80055c4:	2b70      	cmp	r3, #112	; 0x70
 80055c6:	d87b      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055c8:	2b60      	cmp	r3, #96	; 0x60
 80055ca:	d050      	beq.n	800566e <HAL_TIM_ConfigClockSource+0x11e>
 80055cc:	2b60      	cmp	r3, #96	; 0x60
 80055ce:	d877      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055d0:	2b50      	cmp	r3, #80	; 0x50
 80055d2:	d03c      	beq.n	800564e <HAL_TIM_ConfigClockSource+0xfe>
 80055d4:	2b50      	cmp	r3, #80	; 0x50
 80055d6:	d873      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055d8:	2b40      	cmp	r3, #64	; 0x40
 80055da:	d058      	beq.n	800568e <HAL_TIM_ConfigClockSource+0x13e>
 80055dc:	2b40      	cmp	r3, #64	; 0x40
 80055de:	d86f      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055e0:	2b30      	cmp	r3, #48	; 0x30
 80055e2:	d064      	beq.n	80056ae <HAL_TIM_ConfigClockSource+0x15e>
 80055e4:	2b30      	cmp	r3, #48	; 0x30
 80055e6:	d86b      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	d060      	beq.n	80056ae <HAL_TIM_ConfigClockSource+0x15e>
 80055ec:	2b20      	cmp	r3, #32
 80055ee:	d867      	bhi.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d05c      	beq.n	80056ae <HAL_TIM_ConfigClockSource+0x15e>
 80055f4:	2b10      	cmp	r3, #16
 80055f6:	d05a      	beq.n	80056ae <HAL_TIM_ConfigClockSource+0x15e>
 80055f8:	e062      	b.n	80056c0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800560a:	f000 f97f 	bl	800590c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800561c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	609a      	str	r2, [r3, #8]
      break;
 8005626:	e04f      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005638:	f000 f968 	bl	800590c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689a      	ldr	r2, [r3, #8]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800564a:	609a      	str	r2, [r3, #8]
      break;
 800564c:	e03c      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800565a:	461a      	mov	r2, r3
 800565c:	f000 f8dc 	bl	8005818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2150      	movs	r1, #80	; 0x50
 8005666:	4618      	mov	r0, r3
 8005668:	f000 f935 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 800566c:	e02c      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800567a:	461a      	mov	r2, r3
 800567c:	f000 f8fb 	bl	8005876 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2160      	movs	r1, #96	; 0x60
 8005686:	4618      	mov	r0, r3
 8005688:	f000 f925 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 800568c:	e01c      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800569a:	461a      	mov	r2, r3
 800569c:	f000 f8bc 	bl	8005818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2140      	movs	r1, #64	; 0x40
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f915 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 80056ac:	e00c      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4619      	mov	r1, r3
 80056b8:	4610      	mov	r0, r2
 80056ba:	f000 f90c 	bl	80058d6 <TIM_ITRx_SetConfig>
      break;
 80056be:	e003      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	73fb      	strb	r3, [r7, #15]
      break;
 80056c4:	e000      	b.n	80056c8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80056c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
	...

080056e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a40      	ldr	r2, [pc, #256]	; (80057f8 <TIM_Base_SetConfig+0x114>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d013      	beq.n	8005724 <TIM_Base_SetConfig+0x40>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005702:	d00f      	beq.n	8005724 <TIM_Base_SetConfig+0x40>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a3d      	ldr	r2, [pc, #244]	; (80057fc <TIM_Base_SetConfig+0x118>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00b      	beq.n	8005724 <TIM_Base_SetConfig+0x40>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a3c      	ldr	r2, [pc, #240]	; (8005800 <TIM_Base_SetConfig+0x11c>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d007      	beq.n	8005724 <TIM_Base_SetConfig+0x40>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a3b      	ldr	r2, [pc, #236]	; (8005804 <TIM_Base_SetConfig+0x120>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d003      	beq.n	8005724 <TIM_Base_SetConfig+0x40>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a3a      	ldr	r2, [pc, #232]	; (8005808 <TIM_Base_SetConfig+0x124>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d108      	bne.n	8005736 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800572a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a2f      	ldr	r2, [pc, #188]	; (80057f8 <TIM_Base_SetConfig+0x114>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d01f      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005744:	d01b      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a2c      	ldr	r2, [pc, #176]	; (80057fc <TIM_Base_SetConfig+0x118>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d017      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a2b      	ldr	r2, [pc, #172]	; (8005800 <TIM_Base_SetConfig+0x11c>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d013      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a2a      	ldr	r2, [pc, #168]	; (8005804 <TIM_Base_SetConfig+0x120>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d00f      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a29      	ldr	r2, [pc, #164]	; (8005808 <TIM_Base_SetConfig+0x124>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d00b      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a28      	ldr	r2, [pc, #160]	; (800580c <TIM_Base_SetConfig+0x128>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d007      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a27      	ldr	r2, [pc, #156]	; (8005810 <TIM_Base_SetConfig+0x12c>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d003      	beq.n	800577e <TIM_Base_SetConfig+0x9a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a26      	ldr	r2, [pc, #152]	; (8005814 <TIM_Base_SetConfig+0x130>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d108      	bne.n	8005790 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	4313      	orrs	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a10      	ldr	r2, [pc, #64]	; (80057f8 <TIM_Base_SetConfig+0x114>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d00f      	beq.n	80057dc <TIM_Base_SetConfig+0xf8>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a12      	ldr	r2, [pc, #72]	; (8005808 <TIM_Base_SetConfig+0x124>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00b      	beq.n	80057dc <TIM_Base_SetConfig+0xf8>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a11      	ldr	r2, [pc, #68]	; (800580c <TIM_Base_SetConfig+0x128>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d007      	beq.n	80057dc <TIM_Base_SetConfig+0xf8>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a10      	ldr	r2, [pc, #64]	; (8005810 <TIM_Base_SetConfig+0x12c>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d003      	beq.n	80057dc <TIM_Base_SetConfig+0xf8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a0f      	ldr	r2, [pc, #60]	; (8005814 <TIM_Base_SetConfig+0x130>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d103      	bne.n	80057e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	691a      	ldr	r2, [r3, #16]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	615a      	str	r2, [r3, #20]
}
 80057ea:	bf00      	nop
 80057ec:	3714      	adds	r7, #20
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	40012c00 	.word	0x40012c00
 80057fc:	40000400 	.word	0x40000400
 8005800:	40000800 	.word	0x40000800
 8005804:	40000c00 	.word	0x40000c00
 8005808:	40013400 	.word	0x40013400
 800580c:	40014000 	.word	0x40014000
 8005810:	40014400 	.word	0x40014400
 8005814:	40014800 	.word	0x40014800

08005818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	f023 0201 	bic.w	r2, r3, #1
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f023 030a 	bic.w	r3, r3, #10
 8005854:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	4313      	orrs	r3, r2
 800585c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	621a      	str	r2, [r3, #32]
}
 800586a:	bf00      	nop
 800586c:	371c      	adds	r7, #28
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005876:	b480      	push	{r7}
 8005878:	b087      	sub	sp, #28
 800587a:	af00      	add	r7, sp, #0
 800587c:	60f8      	str	r0, [r7, #12]
 800587e:	60b9      	str	r1, [r7, #8]
 8005880:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	f023 0210 	bic.w	r2, r3, #16
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	031b      	lsls	r3, r3, #12
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80058b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	011b      	lsls	r3, r3, #4
 80058b8:	697a      	ldr	r2, [r7, #20]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	621a      	str	r2, [r3, #32]
}
 80058ca:	bf00      	nop
 80058cc:	371c      	adds	r7, #28
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr

080058d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058d6:	b480      	push	{r7}
 80058d8:	b085      	sub	sp, #20
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
 80058de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f043 0307 	orr.w	r3, r3, #7
 80058f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	609a      	str	r2, [r3, #8]
}
 8005900:	bf00      	nop
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
 8005918:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005926:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	021a      	lsls	r2, r3, #8
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	431a      	orrs	r2, r3
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	4313      	orrs	r3, r2
 8005934:	697a      	ldr	r2, [r7, #20]
 8005936:	4313      	orrs	r3, r2
 8005938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	609a      	str	r2, [r3, #8]
}
 8005940:	bf00      	nop
 8005942:	371c      	adds	r7, #28
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005960:	2302      	movs	r3, #2
 8005962:	e068      	b.n	8005a36 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2202      	movs	r2, #2
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a2e      	ldr	r2, [pc, #184]	; (8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d004      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a2d      	ldr	r2, [pc, #180]	; (8005a48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d108      	bne.n	80059aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800599e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a1e      	ldr	r2, [pc, #120]	; (8005a44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d01d      	beq.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059d6:	d018      	beq.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a1b      	ldr	r2, [pc, #108]	; (8005a4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d013      	beq.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a1a      	ldr	r2, [pc, #104]	; (8005a50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d00e      	beq.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a18      	ldr	r2, [pc, #96]	; (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d009      	beq.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a13      	ldr	r2, [pc, #76]	; (8005a48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d004      	beq.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a14      	ldr	r2, [pc, #80]	; (8005a58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d10c      	bne.n	8005a24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	40012c00 	.word	0x40012c00
 8005a48:	40013400 	.word	0x40013400
 8005a4c:	40000400 	.word	0x40000400
 8005a50:	40000800 	.word	0x40000800
 8005a54:	40000c00 	.word	0x40000c00
 8005a58:	40014000 	.word	0x40014000

08005a5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e040      	b.n	8005af0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fc fe26 	bl	80026d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2224      	movs	r2, #36	; 0x24
 8005a88:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0201 	bic.w	r2, r2, #1
 8005a98:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 fc34 	bl	8006310 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f979 	bl	8005da0 <UART_SetConfig>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e01b      	b.n	8005af0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ac6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689a      	ldr	r2, [r3, #8]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ad6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f042 0201 	orr.w	r2, r2, #1
 8005ae6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 fcb3 	bl	8006454 <UART_CheckIdleState>
 8005aee:	4603      	mov	r3, r0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3708      	adds	r7, #8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b08a      	sub	sp, #40	; 0x28
 8005afc:	af02      	add	r7, sp, #8
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	603b      	str	r3, [r7, #0]
 8005b04:	4613      	mov	r3, r2
 8005b06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b0c:	2b20      	cmp	r3, #32
 8005b0e:	d178      	bne.n	8005c02 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_UART_Transmit+0x24>
 8005b16:	88fb      	ldrh	r3, [r7, #6]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e071      	b.n	8005c04 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2221      	movs	r2, #33	; 0x21
 8005b2c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b2e:	f7fc ffdf 	bl	8002af0 <HAL_GetTick>
 8005b32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	88fa      	ldrh	r2, [r7, #6]
 8005b38:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	88fa      	ldrh	r2, [r7, #6]
 8005b40:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b4c:	d108      	bne.n	8005b60 <HAL_UART_Transmit+0x68>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d104      	bne.n	8005b60 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005b56:	2300      	movs	r3, #0
 8005b58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	61bb      	str	r3, [r7, #24]
 8005b5e:	e003      	b.n	8005b68 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b68:	e030      	b.n	8005bcc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	9300      	str	r3, [sp, #0]
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2200      	movs	r2, #0
 8005b72:	2180      	movs	r1, #128	; 0x80
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f000 fd15 	bl	80065a4 <UART_WaitOnFlagUntilTimeout>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d004      	beq.n	8005b8a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2220      	movs	r2, #32
 8005b84:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e03c      	b.n	8005c04 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d10b      	bne.n	8005ba8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	881a      	ldrh	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b9c:	b292      	uxth	r2, r2
 8005b9e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	3302      	adds	r3, #2
 8005ba4:	61bb      	str	r3, [r7, #24]
 8005ba6:	e008      	b.n	8005bba <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	781a      	ldrb	r2, [r3, #0]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	b292      	uxth	r2, r2
 8005bb2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1c8      	bne.n	8005b6a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	9300      	str	r3, [sp, #0]
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	2200      	movs	r2, #0
 8005be0:	2140      	movs	r1, #64	; 0x40
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f000 fcde 	bl	80065a4 <UART_WaitOnFlagUntilTimeout>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d004      	beq.n	8005bf8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e005      	b.n	8005c04 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	e000      	b.n	8005c04 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005c02:	2302      	movs	r3, #2
  }
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3720      	adds	r7, #32
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08a      	sub	sp, #40	; 0x28
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	603b      	str	r3, [r7, #0]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c22:	2b20      	cmp	r3, #32
 8005c24:	f040 80b6 	bne.w	8005d94 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d002      	beq.n	8005c34 <HAL_UART_Receive+0x28>
 8005c2e:	88fb      	ldrh	r3, [r7, #6]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d101      	bne.n	8005c38 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e0ae      	b.n	8005d96 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2222      	movs	r2, #34	; 0x22
 8005c44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c4e:	f7fc ff4f 	bl	8002af0 <HAL_GetTick>
 8005c52:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	88fa      	ldrh	r2, [r7, #6]
 8005c58:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	88fa      	ldrh	r2, [r7, #6]
 8005c60:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c6c:	d10e      	bne.n	8005c8c <HAL_UART_Receive+0x80>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	691b      	ldr	r3, [r3, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d105      	bne.n	8005c82 <HAL_UART_Receive+0x76>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005c7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005c80:	e02d      	b.n	8005cde <HAL_UART_Receive+0xd2>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	22ff      	movs	r2, #255	; 0xff
 8005c86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005c8a:	e028      	b.n	8005cde <HAL_UART_Receive+0xd2>
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d10d      	bne.n	8005cb0 <HAL_UART_Receive+0xa4>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d104      	bne.n	8005ca6 <HAL_UART_Receive+0x9a>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	22ff      	movs	r2, #255	; 0xff
 8005ca0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ca4:	e01b      	b.n	8005cde <HAL_UART_Receive+0xd2>
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	227f      	movs	r2, #127	; 0x7f
 8005caa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005cae:	e016      	b.n	8005cde <HAL_UART_Receive+0xd2>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cb8:	d10d      	bne.n	8005cd6 <HAL_UART_Receive+0xca>
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d104      	bne.n	8005ccc <HAL_UART_Receive+0xc0>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	227f      	movs	r2, #127	; 0x7f
 8005cc6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005cca:	e008      	b.n	8005cde <HAL_UART_Receive+0xd2>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	223f      	movs	r2, #63	; 0x3f
 8005cd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005cd4:	e003      	b.n	8005cde <HAL_UART_Receive+0xd2>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005ce4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cee:	d108      	bne.n	8005d02 <HAL_UART_Receive+0xf6>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d104      	bne.n	8005d02 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	61bb      	str	r3, [r7, #24]
 8005d00:	e003      	b.n	8005d0a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005d0a:	e037      	b.n	8005d7c <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2200      	movs	r2, #0
 8005d14:	2120      	movs	r1, #32
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 fc44 	bl	80065a4 <UART_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e033      	b.n	8005d96 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10c      	bne.n	8005d4e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	8a7b      	ldrh	r3, [r7, #18]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	3302      	adds	r3, #2
 8005d4a:	61bb      	str	r3, [r7, #24]
 8005d4c:	e00d      	b.n	8005d6a <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	8a7b      	ldrh	r3, [r7, #18]
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	3301      	adds	r3, #1
 8005d68:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	3b01      	subs	r3, #1
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1c1      	bne.n	8005d0c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005d90:	2300      	movs	r3, #0
 8005d92:	e000      	b.n	8005d96 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005d94:	2302      	movs	r3, #2
  }
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3720      	adds	r7, #32
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
	...

08005da0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005da4:	b08a      	sub	sp, #40	; 0x28
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005daa:	2300      	movs	r3, #0
 8005dac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	689a      	ldr	r2, [r3, #8]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	431a      	orrs	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	69db      	ldr	r3, [r3, #28]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	4ba4      	ldr	r3, [pc, #656]	; (8006060 <UART_SetConfig+0x2c0>)
 8005dd0:	4013      	ands	r3, r2
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	6812      	ldr	r2, [r2, #0]
 8005dd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005dd8:	430b      	orrs	r3, r1
 8005dda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	68da      	ldr	r2, [r3, #12]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a99      	ldr	r2, [pc, #612]	; (8006064 <UART_SetConfig+0x2c4>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d004      	beq.n	8005e0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a90      	ldr	r2, [pc, #576]	; (8006068 <UART_SetConfig+0x2c8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d126      	bne.n	8005e78 <UART_SetConfig+0xd8>
 8005e2a:	4b90      	ldr	r3, [pc, #576]	; (800606c <UART_SetConfig+0x2cc>)
 8005e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e30:	f003 0303 	and.w	r3, r3, #3
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d81b      	bhi.n	8005e70 <UART_SetConfig+0xd0>
 8005e38:	a201      	add	r2, pc, #4	; (adr r2, 8005e40 <UART_SetConfig+0xa0>)
 8005e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3e:	bf00      	nop
 8005e40:	08005e51 	.word	0x08005e51
 8005e44:	08005e61 	.word	0x08005e61
 8005e48:	08005e59 	.word	0x08005e59
 8005e4c:	08005e69 	.word	0x08005e69
 8005e50:	2301      	movs	r3, #1
 8005e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e56:	e116      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e5e:	e112      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005e60:	2304      	movs	r3, #4
 8005e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e66:	e10e      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005e68:	2308      	movs	r3, #8
 8005e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e6e:	e10a      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005e70:	2310      	movs	r3, #16
 8005e72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005e76:	e106      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a7c      	ldr	r2, [pc, #496]	; (8006070 <UART_SetConfig+0x2d0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d138      	bne.n	8005ef4 <UART_SetConfig+0x154>
 8005e82:	4b7a      	ldr	r3, [pc, #488]	; (800606c <UART_SetConfig+0x2cc>)
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e88:	f003 030c 	and.w	r3, r3, #12
 8005e8c:	2b0c      	cmp	r3, #12
 8005e8e:	d82d      	bhi.n	8005eec <UART_SetConfig+0x14c>
 8005e90:	a201      	add	r2, pc, #4	; (adr r2, 8005e98 <UART_SetConfig+0xf8>)
 8005e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e96:	bf00      	nop
 8005e98:	08005ecd 	.word	0x08005ecd
 8005e9c:	08005eed 	.word	0x08005eed
 8005ea0:	08005eed 	.word	0x08005eed
 8005ea4:	08005eed 	.word	0x08005eed
 8005ea8:	08005edd 	.word	0x08005edd
 8005eac:	08005eed 	.word	0x08005eed
 8005eb0:	08005eed 	.word	0x08005eed
 8005eb4:	08005eed 	.word	0x08005eed
 8005eb8:	08005ed5 	.word	0x08005ed5
 8005ebc:	08005eed 	.word	0x08005eed
 8005ec0:	08005eed 	.word	0x08005eed
 8005ec4:	08005eed 	.word	0x08005eed
 8005ec8:	08005ee5 	.word	0x08005ee5
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ed2:	e0d8      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005ed4:	2302      	movs	r3, #2
 8005ed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eda:	e0d4      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005edc:	2304      	movs	r3, #4
 8005ede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ee2:	e0d0      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005ee4:	2308      	movs	r3, #8
 8005ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eea:	e0cc      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005eec:	2310      	movs	r3, #16
 8005eee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ef2:	e0c8      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a5e      	ldr	r2, [pc, #376]	; (8006074 <UART_SetConfig+0x2d4>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d125      	bne.n	8005f4a <UART_SetConfig+0x1aa>
 8005efe:	4b5b      	ldr	r3, [pc, #364]	; (800606c <UART_SetConfig+0x2cc>)
 8005f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f04:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f08:	2b30      	cmp	r3, #48	; 0x30
 8005f0a:	d016      	beq.n	8005f3a <UART_SetConfig+0x19a>
 8005f0c:	2b30      	cmp	r3, #48	; 0x30
 8005f0e:	d818      	bhi.n	8005f42 <UART_SetConfig+0x1a2>
 8005f10:	2b20      	cmp	r3, #32
 8005f12:	d00a      	beq.n	8005f2a <UART_SetConfig+0x18a>
 8005f14:	2b20      	cmp	r3, #32
 8005f16:	d814      	bhi.n	8005f42 <UART_SetConfig+0x1a2>
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <UART_SetConfig+0x182>
 8005f1c:	2b10      	cmp	r3, #16
 8005f1e:	d008      	beq.n	8005f32 <UART_SetConfig+0x192>
 8005f20:	e00f      	b.n	8005f42 <UART_SetConfig+0x1a2>
 8005f22:	2300      	movs	r3, #0
 8005f24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f28:	e0ad      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f30:	e0a9      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f32:	2304      	movs	r3, #4
 8005f34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f38:	e0a5      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f40:	e0a1      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f42:	2310      	movs	r3, #16
 8005f44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f48:	e09d      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a4a      	ldr	r2, [pc, #296]	; (8006078 <UART_SetConfig+0x2d8>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d125      	bne.n	8005fa0 <UART_SetConfig+0x200>
 8005f54:	4b45      	ldr	r3, [pc, #276]	; (800606c <UART_SetConfig+0x2cc>)
 8005f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f5a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f5e:	2bc0      	cmp	r3, #192	; 0xc0
 8005f60:	d016      	beq.n	8005f90 <UART_SetConfig+0x1f0>
 8005f62:	2bc0      	cmp	r3, #192	; 0xc0
 8005f64:	d818      	bhi.n	8005f98 <UART_SetConfig+0x1f8>
 8005f66:	2b80      	cmp	r3, #128	; 0x80
 8005f68:	d00a      	beq.n	8005f80 <UART_SetConfig+0x1e0>
 8005f6a:	2b80      	cmp	r3, #128	; 0x80
 8005f6c:	d814      	bhi.n	8005f98 <UART_SetConfig+0x1f8>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d002      	beq.n	8005f78 <UART_SetConfig+0x1d8>
 8005f72:	2b40      	cmp	r3, #64	; 0x40
 8005f74:	d008      	beq.n	8005f88 <UART_SetConfig+0x1e8>
 8005f76:	e00f      	b.n	8005f98 <UART_SetConfig+0x1f8>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f7e:	e082      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f80:	2302      	movs	r3, #2
 8005f82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f86:	e07e      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f88:	2304      	movs	r3, #4
 8005f8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f8e:	e07a      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f90:	2308      	movs	r3, #8
 8005f92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f96:	e076      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005f98:	2310      	movs	r3, #16
 8005f9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f9e:	e072      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a35      	ldr	r2, [pc, #212]	; (800607c <UART_SetConfig+0x2dc>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d12a      	bne.n	8006000 <UART_SetConfig+0x260>
 8005faa:	4b30      	ldr	r3, [pc, #192]	; (800606c <UART_SetConfig+0x2cc>)
 8005fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fb8:	d01a      	beq.n	8005ff0 <UART_SetConfig+0x250>
 8005fba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fbe:	d81b      	bhi.n	8005ff8 <UART_SetConfig+0x258>
 8005fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fc4:	d00c      	beq.n	8005fe0 <UART_SetConfig+0x240>
 8005fc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fca:	d815      	bhi.n	8005ff8 <UART_SetConfig+0x258>
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d003      	beq.n	8005fd8 <UART_SetConfig+0x238>
 8005fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fd4:	d008      	beq.n	8005fe8 <UART_SetConfig+0x248>
 8005fd6:	e00f      	b.n	8005ff8 <UART_SetConfig+0x258>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fde:	e052      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fe6:	e04e      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005fe8:	2304      	movs	r3, #4
 8005fea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fee:	e04a      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005ff0:	2308      	movs	r3, #8
 8005ff2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ff6:	e046      	b.n	8006086 <UART_SetConfig+0x2e6>
 8005ff8:	2310      	movs	r3, #16
 8005ffa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ffe:	e042      	b.n	8006086 <UART_SetConfig+0x2e6>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a17      	ldr	r2, [pc, #92]	; (8006064 <UART_SetConfig+0x2c4>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d13a      	bne.n	8006080 <UART_SetConfig+0x2e0>
 800600a:	4b18      	ldr	r3, [pc, #96]	; (800606c <UART_SetConfig+0x2cc>)
 800600c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006010:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006014:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006018:	d01a      	beq.n	8006050 <UART_SetConfig+0x2b0>
 800601a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800601e:	d81b      	bhi.n	8006058 <UART_SetConfig+0x2b8>
 8006020:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006024:	d00c      	beq.n	8006040 <UART_SetConfig+0x2a0>
 8006026:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800602a:	d815      	bhi.n	8006058 <UART_SetConfig+0x2b8>
 800602c:	2b00      	cmp	r3, #0
 800602e:	d003      	beq.n	8006038 <UART_SetConfig+0x298>
 8006030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006034:	d008      	beq.n	8006048 <UART_SetConfig+0x2a8>
 8006036:	e00f      	b.n	8006058 <UART_SetConfig+0x2b8>
 8006038:	2300      	movs	r3, #0
 800603a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800603e:	e022      	b.n	8006086 <UART_SetConfig+0x2e6>
 8006040:	2302      	movs	r3, #2
 8006042:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006046:	e01e      	b.n	8006086 <UART_SetConfig+0x2e6>
 8006048:	2304      	movs	r3, #4
 800604a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800604e:	e01a      	b.n	8006086 <UART_SetConfig+0x2e6>
 8006050:	2308      	movs	r3, #8
 8006052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006056:	e016      	b.n	8006086 <UART_SetConfig+0x2e6>
 8006058:	2310      	movs	r3, #16
 800605a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800605e:	e012      	b.n	8006086 <UART_SetConfig+0x2e6>
 8006060:	efff69f3 	.word	0xefff69f3
 8006064:	40008000 	.word	0x40008000
 8006068:	40013800 	.word	0x40013800
 800606c:	40021000 	.word	0x40021000
 8006070:	40004400 	.word	0x40004400
 8006074:	40004800 	.word	0x40004800
 8006078:	40004c00 	.word	0x40004c00
 800607c:	40005000 	.word	0x40005000
 8006080:	2310      	movs	r3, #16
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a9f      	ldr	r2, [pc, #636]	; (8006308 <UART_SetConfig+0x568>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d17a      	bne.n	8006186 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006090:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006094:	2b08      	cmp	r3, #8
 8006096:	d824      	bhi.n	80060e2 <UART_SetConfig+0x342>
 8006098:	a201      	add	r2, pc, #4	; (adr r2, 80060a0 <UART_SetConfig+0x300>)
 800609a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800609e:	bf00      	nop
 80060a0:	080060c5 	.word	0x080060c5
 80060a4:	080060e3 	.word	0x080060e3
 80060a8:	080060cd 	.word	0x080060cd
 80060ac:	080060e3 	.word	0x080060e3
 80060b0:	080060d3 	.word	0x080060d3
 80060b4:	080060e3 	.word	0x080060e3
 80060b8:	080060e3 	.word	0x080060e3
 80060bc:	080060e3 	.word	0x080060e3
 80060c0:	080060db 	.word	0x080060db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060c4:	f7fe fb10 	bl	80046e8 <HAL_RCC_GetPCLK1Freq>
 80060c8:	61f8      	str	r0, [r7, #28]
        break;
 80060ca:	e010      	b.n	80060ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060cc:	4b8f      	ldr	r3, [pc, #572]	; (800630c <UART_SetConfig+0x56c>)
 80060ce:	61fb      	str	r3, [r7, #28]
        break;
 80060d0:	e00d      	b.n	80060ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060d2:	f7fe fa71 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 80060d6:	61f8      	str	r0, [r7, #28]
        break;
 80060d8:	e009      	b.n	80060ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060de:	61fb      	str	r3, [r7, #28]
        break;
 80060e0:	e005      	b.n	80060ee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80060ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 80fb 	beq.w	80062ec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	685a      	ldr	r2, [r3, #4]
 80060fa:	4613      	mov	r3, r2
 80060fc:	005b      	lsls	r3, r3, #1
 80060fe:	4413      	add	r3, r2
 8006100:	69fa      	ldr	r2, [r7, #28]
 8006102:	429a      	cmp	r2, r3
 8006104:	d305      	bcc.n	8006112 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800610c:	69fa      	ldr	r2, [r7, #28]
 800610e:	429a      	cmp	r2, r3
 8006110:	d903      	bls.n	800611a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006118:	e0e8      	b.n	80062ec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	2200      	movs	r2, #0
 800611e:	461c      	mov	r4, r3
 8006120:	4615      	mov	r5, r2
 8006122:	f04f 0200 	mov.w	r2, #0
 8006126:	f04f 0300 	mov.w	r3, #0
 800612a:	022b      	lsls	r3, r5, #8
 800612c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006130:	0222      	lsls	r2, r4, #8
 8006132:	68f9      	ldr	r1, [r7, #12]
 8006134:	6849      	ldr	r1, [r1, #4]
 8006136:	0849      	lsrs	r1, r1, #1
 8006138:	2000      	movs	r0, #0
 800613a:	4688      	mov	r8, r1
 800613c:	4681      	mov	r9, r0
 800613e:	eb12 0a08 	adds.w	sl, r2, r8
 8006142:	eb43 0b09 	adc.w	fp, r3, r9
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	603b      	str	r3, [r7, #0]
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006154:	4650      	mov	r0, sl
 8006156:	4659      	mov	r1, fp
 8006158:	f7fa fd46 	bl	8000be8 <__aeabi_uldivmod>
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	4613      	mov	r3, r2
 8006162:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800616a:	d308      	bcc.n	800617e <UART_SetConfig+0x3de>
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006172:	d204      	bcs.n	800617e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	60da      	str	r2, [r3, #12]
 800617c:	e0b6      	b.n	80062ec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006184:	e0b2      	b.n	80062ec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800618e:	d15e      	bne.n	800624e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006190:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006194:	2b08      	cmp	r3, #8
 8006196:	d828      	bhi.n	80061ea <UART_SetConfig+0x44a>
 8006198:	a201      	add	r2, pc, #4	; (adr r2, 80061a0 <UART_SetConfig+0x400>)
 800619a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619e:	bf00      	nop
 80061a0:	080061c5 	.word	0x080061c5
 80061a4:	080061cd 	.word	0x080061cd
 80061a8:	080061d5 	.word	0x080061d5
 80061ac:	080061eb 	.word	0x080061eb
 80061b0:	080061db 	.word	0x080061db
 80061b4:	080061eb 	.word	0x080061eb
 80061b8:	080061eb 	.word	0x080061eb
 80061bc:	080061eb 	.word	0x080061eb
 80061c0:	080061e3 	.word	0x080061e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c4:	f7fe fa90 	bl	80046e8 <HAL_RCC_GetPCLK1Freq>
 80061c8:	61f8      	str	r0, [r7, #28]
        break;
 80061ca:	e014      	b.n	80061f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061cc:	f7fe faa2 	bl	8004714 <HAL_RCC_GetPCLK2Freq>
 80061d0:	61f8      	str	r0, [r7, #28]
        break;
 80061d2:	e010      	b.n	80061f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061d4:	4b4d      	ldr	r3, [pc, #308]	; (800630c <UART_SetConfig+0x56c>)
 80061d6:	61fb      	str	r3, [r7, #28]
        break;
 80061d8:	e00d      	b.n	80061f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061da:	f7fe f9ed 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 80061de:	61f8      	str	r0, [r7, #28]
        break;
 80061e0:	e009      	b.n	80061f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061e6:	61fb      	str	r3, [r7, #28]
        break;
 80061e8:	e005      	b.n	80061f6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80061f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d077      	beq.n	80062ec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	005a      	lsls	r2, r3, #1
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	085b      	lsrs	r3, r3, #1
 8006206:	441a      	add	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006210:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	2b0f      	cmp	r3, #15
 8006216:	d916      	bls.n	8006246 <UART_SetConfig+0x4a6>
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800621e:	d212      	bcs.n	8006246 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	b29b      	uxth	r3, r3
 8006224:	f023 030f 	bic.w	r3, r3, #15
 8006228:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	085b      	lsrs	r3, r3, #1
 800622e:	b29b      	uxth	r3, r3
 8006230:	f003 0307 	and.w	r3, r3, #7
 8006234:	b29a      	uxth	r2, r3
 8006236:	8afb      	ldrh	r3, [r7, #22]
 8006238:	4313      	orrs	r3, r2
 800623a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	8afa      	ldrh	r2, [r7, #22]
 8006242:	60da      	str	r2, [r3, #12]
 8006244:	e052      	b.n	80062ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800624c:	e04e      	b.n	80062ec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800624e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006252:	2b08      	cmp	r3, #8
 8006254:	d827      	bhi.n	80062a6 <UART_SetConfig+0x506>
 8006256:	a201      	add	r2, pc, #4	; (adr r2, 800625c <UART_SetConfig+0x4bc>)
 8006258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625c:	08006281 	.word	0x08006281
 8006260:	08006289 	.word	0x08006289
 8006264:	08006291 	.word	0x08006291
 8006268:	080062a7 	.word	0x080062a7
 800626c:	08006297 	.word	0x08006297
 8006270:	080062a7 	.word	0x080062a7
 8006274:	080062a7 	.word	0x080062a7
 8006278:	080062a7 	.word	0x080062a7
 800627c:	0800629f 	.word	0x0800629f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006280:	f7fe fa32 	bl	80046e8 <HAL_RCC_GetPCLK1Freq>
 8006284:	61f8      	str	r0, [r7, #28]
        break;
 8006286:	e014      	b.n	80062b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006288:	f7fe fa44 	bl	8004714 <HAL_RCC_GetPCLK2Freq>
 800628c:	61f8      	str	r0, [r7, #28]
        break;
 800628e:	e010      	b.n	80062b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006290:	4b1e      	ldr	r3, [pc, #120]	; (800630c <UART_SetConfig+0x56c>)
 8006292:	61fb      	str	r3, [r7, #28]
        break;
 8006294:	e00d      	b.n	80062b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006296:	f7fe f98f 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 800629a:	61f8      	str	r0, [r7, #28]
        break;
 800629c:	e009      	b.n	80062b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800629e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062a2:	61fb      	str	r3, [r7, #28]
        break;
 80062a4:	e005      	b.n	80062b2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80062b0:	bf00      	nop
    }

    if (pclk != 0U)
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d019      	beq.n	80062ec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	085a      	lsrs	r2, r3, #1
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	441a      	add	r2, r3
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	2b0f      	cmp	r3, #15
 80062d0:	d909      	bls.n	80062e6 <UART_SetConfig+0x546>
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062d8:	d205      	bcs.n	80062e6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	b29a      	uxth	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	60da      	str	r2, [r3, #12]
 80062e4:	e002      	b.n	80062ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80062f8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3728      	adds	r7, #40	; 0x28
 8006300:	46bd      	mov	sp, r7
 8006302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006306:	bf00      	nop
 8006308:	40008000 	.word	0x40008000
 800630c:	00f42400 	.word	0x00f42400

08006310 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631c:	f003 0308 	and.w	r3, r3, #8
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00a      	beq.n	800633a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	430a      	orrs	r2, r1
 8006338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00a      	beq.n	800635c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	430a      	orrs	r2, r1
 800635a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00a      	beq.n	800637e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006382:	f003 0304 	and.w	r3, r3, #4
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00a      	beq.n	80063a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	430a      	orrs	r2, r1
 800639e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a4:	f003 0310 	and.w	r3, r3, #16
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00a      	beq.n	80063c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	430a      	orrs	r2, r1
 80063c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	f003 0320 	and.w	r3, r3, #32
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00a      	beq.n	80063e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d01a      	beq.n	8006426 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800640e:	d10a      	bne.n	8006426 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	430a      	orrs	r2, r1
 8006424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00a      	beq.n	8006448 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	430a      	orrs	r2, r1
 8006446:	605a      	str	r2, [r3, #4]
  }
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b098      	sub	sp, #96	; 0x60
 8006458:	af02      	add	r7, sp, #8
 800645a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006464:	f7fc fb44 	bl	8002af0 <HAL_GetTick>
 8006468:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0308 	and.w	r3, r3, #8
 8006474:	2b08      	cmp	r3, #8
 8006476:	d12e      	bne.n	80064d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006478:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006480:	2200      	movs	r2, #0
 8006482:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f88c 	bl	80065a4 <UART_WaitOnFlagUntilTimeout>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d021      	beq.n	80064d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800649a:	e853 3f00 	ldrex	r3, [r3]
 800649e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064a6:	653b      	str	r3, [r7, #80]	; 0x50
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	461a      	mov	r2, r3
 80064ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064b0:	647b      	str	r3, [r7, #68]	; 0x44
 80064b2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064b8:	e841 2300 	strex	r3, r2, [r1]
 80064bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e6      	bne.n	8006492 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2220      	movs	r2, #32
 80064c8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e062      	b.n	800659c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	2b04      	cmp	r3, #4
 80064e2:	d149      	bne.n	8006578 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064ec:	2200      	movs	r2, #0
 80064ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f856 	bl	80065a4 <UART_WaitOnFlagUntilTimeout>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d03c      	beq.n	8006578 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006506:	e853 3f00 	ldrex	r3, [r3]
 800650a:	623b      	str	r3, [r7, #32]
   return(result);
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006512:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	461a      	mov	r2, r3
 800651a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800651c:	633b      	str	r3, [r7, #48]	; 0x30
 800651e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006522:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800652a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e6      	bne.n	80064fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	3308      	adds	r3, #8
 8006536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	e853 3f00 	ldrex	r3, [r3]
 800653e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0301 	bic.w	r3, r3, #1
 8006546:	64bb      	str	r3, [r7, #72]	; 0x48
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	3308      	adds	r3, #8
 800654e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006550:	61fa      	str	r2, [r7, #28]
 8006552:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006554:	69b9      	ldr	r1, [r7, #24]
 8006556:	69fa      	ldr	r2, [r7, #28]
 8006558:	e841 2300 	strex	r3, r2, [r1]
 800655c:	617b      	str	r3, [r7, #20]
   return(result);
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d1e5      	bne.n	8006530 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2220      	movs	r2, #32
 8006568:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e011      	b.n	800659c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2220      	movs	r2, #32
 800657c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3758      	adds	r7, #88	; 0x58
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	603b      	str	r3, [r7, #0]
 80065b0:	4613      	mov	r3, r2
 80065b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065b4:	e049      	b.n	800664a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065bc:	d045      	beq.n	800664a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065be:	f7fc fa97 	bl	8002af0 <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	69ba      	ldr	r2, [r7, #24]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d302      	bcc.n	80065d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e048      	b.n	800666a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 0304 	and.w	r3, r3, #4
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d031      	beq.n	800664a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69db      	ldr	r3, [r3, #28]
 80065ec:	f003 0308 	and.w	r3, r3, #8
 80065f0:	2b08      	cmp	r3, #8
 80065f2:	d110      	bne.n	8006616 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2208      	movs	r2, #8
 80065fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f000 f838 	bl	8006672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2208      	movs	r2, #8
 8006606:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e029      	b.n	800666a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	69db      	ldr	r3, [r3, #28]
 800661c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006620:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006624:	d111      	bne.n	800664a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800662e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f000 f81e 	bl	8006672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2220      	movs	r2, #32
 800663a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e00f      	b.n	800666a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	69da      	ldr	r2, [r3, #28]
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	4013      	ands	r3, r2
 8006654:	68ba      	ldr	r2, [r7, #8]
 8006656:	429a      	cmp	r2, r3
 8006658:	bf0c      	ite	eq
 800665a:	2301      	moveq	r3, #1
 800665c:	2300      	movne	r3, #0
 800665e:	b2db      	uxtb	r3, r3
 8006660:	461a      	mov	r2, r3
 8006662:	79fb      	ldrb	r3, [r7, #7]
 8006664:	429a      	cmp	r2, r3
 8006666:	d0a6      	beq.n	80065b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006672:	b480      	push	{r7}
 8006674:	b095      	sub	sp, #84	; 0x54
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006682:	e853 3f00 	ldrex	r3, [r3]
 8006686:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800668e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	461a      	mov	r2, r3
 8006696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006698:	643b      	str	r3, [r7, #64]	; 0x40
 800669a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800669e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066a0:	e841 2300 	strex	r3, r2, [r1]
 80066a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1e6      	bne.n	800667a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	3308      	adds	r3, #8
 80066b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b4:	6a3b      	ldr	r3, [r7, #32]
 80066b6:	e853 3f00 	ldrex	r3, [r3]
 80066ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	f023 0301 	bic.w	r3, r3, #1
 80066c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	3308      	adds	r3, #8
 80066ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066d4:	e841 2300 	strex	r3, r2, [r1]
 80066d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e5      	bne.n	80066ac <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d118      	bne.n	800671a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	e853 3f00 	ldrex	r3, [r3]
 80066f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	f023 0310 	bic.w	r3, r3, #16
 80066fc:	647b      	str	r3, [r7, #68]	; 0x44
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	461a      	mov	r2, r3
 8006704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006706:	61bb      	str	r3, [r7, #24]
 8006708:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670a:	6979      	ldr	r1, [r7, #20]
 800670c:	69ba      	ldr	r2, [r7, #24]
 800670e:	e841 2300 	strex	r3, r2, [r1]
 8006712:	613b      	str	r3, [r7, #16]
   return(result);
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1e6      	bne.n	80066e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2220      	movs	r2, #32
 800671e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800672e:	bf00      	nop
 8006730:	3754      	adds	r7, #84	; 0x54
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr
	...

0800673c <__NVIC_SetPriority>:
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	4603      	mov	r3, r0
 8006744:	6039      	str	r1, [r7, #0]
 8006746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800674c:	2b00      	cmp	r3, #0
 800674e:	db0a      	blt.n	8006766 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	b2da      	uxtb	r2, r3
 8006754:	490c      	ldr	r1, [pc, #48]	; (8006788 <__NVIC_SetPriority+0x4c>)
 8006756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800675a:	0112      	lsls	r2, r2, #4
 800675c:	b2d2      	uxtb	r2, r2
 800675e:	440b      	add	r3, r1
 8006760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006764:	e00a      	b.n	800677c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	b2da      	uxtb	r2, r3
 800676a:	4908      	ldr	r1, [pc, #32]	; (800678c <__NVIC_SetPriority+0x50>)
 800676c:	79fb      	ldrb	r3, [r7, #7]
 800676e:	f003 030f 	and.w	r3, r3, #15
 8006772:	3b04      	subs	r3, #4
 8006774:	0112      	lsls	r2, r2, #4
 8006776:	b2d2      	uxtb	r2, r2
 8006778:	440b      	add	r3, r1
 800677a:	761a      	strb	r2, [r3, #24]
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr
 8006788:	e000e100 	.word	0xe000e100
 800678c:	e000ed00 	.word	0xe000ed00

08006790 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006790:	b580      	push	{r7, lr}
 8006792:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006794:	2100      	movs	r1, #0
 8006796:	f06f 0004 	mvn.w	r0, #4
 800679a:	f7ff ffcf 	bl	800673c <__NVIC_SetPriority>
#endif
}
 800679e:	bf00      	nop
 80067a0:	bd80      	pop	{r7, pc}
	...

080067a4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067aa:	f3ef 8305 	mrs	r3, IPSR
 80067ae:	603b      	str	r3, [r7, #0]
  return(result);
 80067b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80067b6:	f06f 0305 	mvn.w	r3, #5
 80067ba:	607b      	str	r3, [r7, #4]
 80067bc:	e00c      	b.n	80067d8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80067be:	4b0a      	ldr	r3, [pc, #40]	; (80067e8 <osKernelInitialize+0x44>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d105      	bne.n	80067d2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80067c6:	4b08      	ldr	r3, [pc, #32]	; (80067e8 <osKernelInitialize+0x44>)
 80067c8:	2201      	movs	r2, #1
 80067ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80067cc:	2300      	movs	r3, #0
 80067ce:	607b      	str	r3, [r7, #4]
 80067d0:	e002      	b.n	80067d8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80067d2:	f04f 33ff 	mov.w	r3, #4294967295
 80067d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80067d8:	687b      	ldr	r3, [r7, #4]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	20000fe8 	.word	0x20000fe8

080067ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067f2:	f3ef 8305 	mrs	r3, IPSR
 80067f6:	603b      	str	r3, [r7, #0]
  return(result);
 80067f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d003      	beq.n	8006806 <osKernelStart+0x1a>
    stat = osErrorISR;
 80067fe:	f06f 0305 	mvn.w	r3, #5
 8006802:	607b      	str	r3, [r7, #4]
 8006804:	e010      	b.n	8006828 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006806:	4b0b      	ldr	r3, [pc, #44]	; (8006834 <osKernelStart+0x48>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d109      	bne.n	8006822 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800680e:	f7ff ffbf 	bl	8006790 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006812:	4b08      	ldr	r3, [pc, #32]	; (8006834 <osKernelStart+0x48>)
 8006814:	2202      	movs	r2, #2
 8006816:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006818:	f001 fd7a 	bl	8008310 <vTaskStartScheduler>
      stat = osOK;
 800681c:	2300      	movs	r3, #0
 800681e:	607b      	str	r3, [r7, #4]
 8006820:	e002      	b.n	8006828 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006822:	f04f 33ff 	mov.w	r3, #4294967295
 8006826:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006828:	687b      	ldr	r3, [r7, #4]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3708      	adds	r7, #8
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	20000fe8 	.word	0x20000fe8

08006838 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006838:	b580      	push	{r7, lr}
 800683a:	b08e      	sub	sp, #56	; 0x38
 800683c:	af04      	add	r7, sp, #16
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006844:	2300      	movs	r3, #0
 8006846:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006848:	f3ef 8305 	mrs	r3, IPSR
 800684c:	617b      	str	r3, [r7, #20]
  return(result);
 800684e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006850:	2b00      	cmp	r3, #0
 8006852:	d17e      	bne.n	8006952 <osThreadNew+0x11a>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d07b      	beq.n	8006952 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800685a:	2380      	movs	r3, #128	; 0x80
 800685c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800685e:	2318      	movs	r3, #24
 8006860:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006862:	2300      	movs	r3, #0
 8006864:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006866:	f04f 33ff 	mov.w	r3, #4294967295
 800686a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d045      	beq.n	80068fe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d002      	beq.n	8006880 <osThreadNew+0x48>
        name = attr->name;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d008      	beq.n	80068a6 <osThreadNew+0x6e>
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	2b38      	cmp	r3, #56	; 0x38
 8006898:	d805      	bhi.n	80068a6 <osThreadNew+0x6e>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d001      	beq.n	80068aa <osThreadNew+0x72>
        return (NULL);
 80068a6:	2300      	movs	r3, #0
 80068a8:	e054      	b.n	8006954 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	089b      	lsrs	r3, r3, #2
 80068b8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00e      	beq.n	80068e0 <osThreadNew+0xa8>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	2b5b      	cmp	r3, #91	; 0x5b
 80068c8:	d90a      	bls.n	80068e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d006      	beq.n	80068e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <osThreadNew+0xa8>
        mem = 1;
 80068da:	2301      	movs	r3, #1
 80068dc:	61bb      	str	r3, [r7, #24]
 80068de:	e010      	b.n	8006902 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10c      	bne.n	8006902 <osThreadNew+0xca>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d108      	bne.n	8006902 <osThreadNew+0xca>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d104      	bne.n	8006902 <osThreadNew+0xca>
          mem = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	61bb      	str	r3, [r7, #24]
 80068fc:	e001      	b.n	8006902 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80068fe:	2300      	movs	r3, #0
 8006900:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d110      	bne.n	800692a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006910:	9202      	str	r2, [sp, #8]
 8006912:	9301      	str	r3, [sp, #4]
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	6a3a      	ldr	r2, [r7, #32]
 800691c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f001 fb20 	bl	8007f64 <xTaskCreateStatic>
 8006924:	4603      	mov	r3, r0
 8006926:	613b      	str	r3, [r7, #16]
 8006928:	e013      	b.n	8006952 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d110      	bne.n	8006952 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	b29a      	uxth	r2, r3
 8006934:	f107 0310 	add.w	r3, r7, #16
 8006938:	9301      	str	r3, [sp, #4]
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	9300      	str	r3, [sp, #0]
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f001 fb6b 	bl	800801e <xTaskCreate>
 8006948:	4603      	mov	r3, r0
 800694a:	2b01      	cmp	r3, #1
 800694c:	d001      	beq.n	8006952 <osThreadNew+0x11a>
            hTask = NULL;
 800694e:	2300      	movs	r3, #0
 8006950:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006952:	693b      	ldr	r3, [r7, #16]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3728      	adds	r7, #40	; 0x28
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006964:	2300      	movs	r3, #0
 8006966:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006968:	f3ef 8305 	mrs	r3, IPSR
 800696c:	60bb      	str	r3, [r7, #8]
  return(result);
 800696e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006970:	2b00      	cmp	r3, #0
 8006972:	d174      	bne.n	8006a5e <osMutexNew+0x102>
    if (attr != NULL) {
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <osMutexNew+0x26>
      type = attr->attr_bits;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	61bb      	str	r3, [r7, #24]
 8006980:	e001      	b.n	8006986 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006982:	2300      	movs	r3, #0
 8006984:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b00      	cmp	r3, #0
 800698e:	d002      	beq.n	8006996 <osMutexNew+0x3a>
      rmtx = 1U;
 8006990:	2301      	movs	r3, #1
 8006992:	617b      	str	r3, [r7, #20]
 8006994:	e001      	b.n	800699a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006996:	2300      	movs	r3, #0
 8006998:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	f003 0308 	and.w	r3, r3, #8
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d15c      	bne.n	8006a5e <osMutexNew+0x102>
      mem = -1;
 80069a4:	f04f 33ff 	mov.w	r3, #4294967295
 80069a8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d015      	beq.n	80069dc <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d006      	beq.n	80069c6 <osMutexNew+0x6a>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	2b4f      	cmp	r3, #79	; 0x4f
 80069be:	d902      	bls.n	80069c6 <osMutexNew+0x6a>
          mem = 1;
 80069c0:	2301      	movs	r3, #1
 80069c2:	613b      	str	r3, [r7, #16]
 80069c4:	e00c      	b.n	80069e0 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d108      	bne.n	80069e0 <osMutexNew+0x84>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d104      	bne.n	80069e0 <osMutexNew+0x84>
            mem = 0;
 80069d6:	2300      	movs	r3, #0
 80069d8:	613b      	str	r3, [r7, #16]
 80069da:	e001      	b.n	80069e0 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80069dc:	2300      	movs	r3, #0
 80069de:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d112      	bne.n	8006a0c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d007      	beq.n	80069fc <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	4619      	mov	r1, r3
 80069f2:	2004      	movs	r0, #4
 80069f4:	f000 fc69 	bl	80072ca <xQueueCreateMutexStatic>
 80069f8:	61f8      	str	r0, [r7, #28]
 80069fa:	e016      	b.n	8006a2a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	4619      	mov	r1, r3
 8006a02:	2001      	movs	r0, #1
 8006a04:	f000 fc61 	bl	80072ca <xQueueCreateMutexStatic>
 8006a08:	61f8      	str	r0, [r7, #28]
 8006a0a:	e00e      	b.n	8006a2a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d10b      	bne.n	8006a2a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d004      	beq.n	8006a22 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006a18:	2004      	movs	r0, #4
 8006a1a:	f000 fc3e 	bl	800729a <xQueueCreateMutex>
 8006a1e:	61f8      	str	r0, [r7, #28]
 8006a20:	e003      	b.n	8006a2a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006a22:	2001      	movs	r0, #1
 8006a24:	f000 fc39 	bl	800729a <xQueueCreateMutex>
 8006a28:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00c      	beq.n	8006a4a <osMutexNew+0xee>
        if (attr != NULL) {
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d003      	beq.n	8006a3e <osMutexNew+0xe2>
          name = attr->name;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	e001      	b.n	8006a42 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006a42:	68f9      	ldr	r1, [r7, #12]
 8006a44:	69f8      	ldr	r0, [r7, #28]
 8006a46:	f001 fa2f 	bl	8007ea8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d006      	beq.n	8006a5e <osMutexNew+0x102>
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006a5e:	69fb      	ldr	r3, [r7, #28]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3720      	adds	r7, #32
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b086      	sub	sp, #24
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f023 0301 	bic.w	r3, r3, #1
 8006a78:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006a82:	2300      	movs	r3, #0
 8006a84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a86:	f3ef 8305 	mrs	r3, IPSR
 8006a8a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a8c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d003      	beq.n	8006a9a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006a92:	f06f 0305 	mvn.w	r3, #5
 8006a96:	617b      	str	r3, [r7, #20]
 8006a98:	e02c      	b.n	8006af4 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d103      	bne.n	8006aa8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006aa0:	f06f 0303 	mvn.w	r3, #3
 8006aa4:	617b      	str	r3, [r7, #20]
 8006aa6:	e025      	b.n	8006af4 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d011      	beq.n	8006ad2 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006aae:	6839      	ldr	r1, [r7, #0]
 8006ab0:	6938      	ldr	r0, [r7, #16]
 8006ab2:	f000 fc59 	bl	8007368 <xQueueTakeMutexRecursive>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d01b      	beq.n	8006af4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d003      	beq.n	8006aca <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006ac2:	f06f 0301 	mvn.w	r3, #1
 8006ac6:	617b      	str	r3, [r7, #20]
 8006ac8:	e014      	b.n	8006af4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006aca:	f06f 0302 	mvn.w	r3, #2
 8006ace:	617b      	str	r3, [r7, #20]
 8006ad0:	e010      	b.n	8006af4 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006ad2:	6839      	ldr	r1, [r7, #0]
 8006ad4:	6938      	ldr	r0, [r7, #16]
 8006ad6:	f000 fef7 	bl	80078c8 <xQueueSemaphoreTake>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d009      	beq.n	8006af4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d003      	beq.n	8006aee <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006ae6:	f06f 0301 	mvn.w	r3, #1
 8006aea:	617b      	str	r3, [r7, #20]
 8006aec:	e002      	b.n	8006af4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006aee:	f06f 0302 	mvn.w	r3, #2
 8006af2:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006af4:	697b      	ldr	r3, [r7, #20]
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3718      	adds	r7, #24
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b086      	sub	sp, #24
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f023 0301 	bic.w	r3, r3, #1
 8006b0c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006b16:	2300      	movs	r3, #0
 8006b18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b1a:	f3ef 8305 	mrs	r3, IPSR
 8006b1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b20:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <osMutexRelease+0x30>
    stat = osErrorISR;
 8006b26:	f06f 0305 	mvn.w	r3, #5
 8006b2a:	617b      	str	r3, [r7, #20]
 8006b2c:	e01f      	b.n	8006b6e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d103      	bne.n	8006b3c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006b34:	f06f 0303 	mvn.w	r3, #3
 8006b38:	617b      	str	r3, [r7, #20]
 8006b3a:	e018      	b.n	8006b6e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d009      	beq.n	8006b56 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006b42:	6938      	ldr	r0, [r7, #16]
 8006b44:	f000 fbdc 	bl	8007300 <xQueueGiveMutexRecursive>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d00f      	beq.n	8006b6e <osMutexRelease+0x70>
        stat = osErrorResource;
 8006b4e:	f06f 0302 	mvn.w	r3, #2
 8006b52:	617b      	str	r3, [r7, #20]
 8006b54:	e00b      	b.n	8006b6e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006b56:	2300      	movs	r3, #0
 8006b58:	2200      	movs	r2, #0
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	6938      	ldr	r0, [r7, #16]
 8006b5e:	f000 fc39 	bl	80073d4 <xQueueGenericSend>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d002      	beq.n	8006b6e <osMutexRelease+0x70>
        stat = osErrorResource;
 8006b68:	f06f 0302 	mvn.w	r3, #2
 8006b6c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006b6e:	697b      	ldr	r3, [r7, #20]
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3718      	adds	r7, #24
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b08a      	sub	sp, #40	; 0x28
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006b84:	2300      	movs	r3, #0
 8006b86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b88:	f3ef 8305 	mrs	r3, IPSR
 8006b8c:	613b      	str	r3, [r7, #16]
  return(result);
 8006b8e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d15f      	bne.n	8006c54 <osMessageQueueNew+0xdc>
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d05c      	beq.n	8006c54 <osMessageQueueNew+0xdc>
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d059      	beq.n	8006c54 <osMessageQueueNew+0xdc>
    mem = -1;
 8006ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ba4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d029      	beq.n	8006c00 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d012      	beq.n	8006bda <osMessageQueueNew+0x62>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	2b4f      	cmp	r3, #79	; 0x4f
 8006bba:	d90e      	bls.n	8006bda <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00a      	beq.n	8006bda <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	695a      	ldr	r2, [r3, #20]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	68b9      	ldr	r1, [r7, #8]
 8006bcc:	fb01 f303 	mul.w	r3, r1, r3
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d302      	bcc.n	8006bda <osMessageQueueNew+0x62>
        mem = 1;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	61bb      	str	r3, [r7, #24]
 8006bd8:	e014      	b.n	8006c04 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d110      	bne.n	8006c04 <osMessageQueueNew+0x8c>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10c      	bne.n	8006c04 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d108      	bne.n	8006c04 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d104      	bne.n	8006c04 <osMessageQueueNew+0x8c>
          mem = 0;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	61bb      	str	r3, [r7, #24]
 8006bfe:	e001      	b.n	8006c04 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006c00:	2300      	movs	r3, #0
 8006c02:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d10b      	bne.n	8006c22 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	691a      	ldr	r2, [r3, #16]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	2100      	movs	r1, #0
 8006c14:	9100      	str	r1, [sp, #0]
 8006c16:	68b9      	ldr	r1, [r7, #8]
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 fa4f 	bl	80070bc <xQueueGenericCreateStatic>
 8006c1e:	61f8      	str	r0, [r7, #28]
 8006c20:	e008      	b.n	8006c34 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d105      	bne.n	8006c34 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006c28:	2200      	movs	r2, #0
 8006c2a:	68b9      	ldr	r1, [r7, #8]
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 fabd 	bl	80071ac <xQueueGenericCreate>
 8006c32:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00c      	beq.n	8006c54 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	617b      	str	r3, [r7, #20]
 8006c46:	e001      	b.n	8006c4c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006c4c:	6979      	ldr	r1, [r7, #20]
 8006c4e:	69f8      	ldr	r0, [r7, #28]
 8006c50:	f001 f92a 	bl	8007ea8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006c54:	69fb      	ldr	r3, [r7, #28]
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3720      	adds	r7, #32
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
	...

08006c60 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b088      	sub	sp, #32
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	603b      	str	r3, [r7, #0]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006c74:	2300      	movs	r3, #0
 8006c76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c78:	f3ef 8305 	mrs	r3, IPSR
 8006c7c:	617b      	str	r3, [r7, #20]
  return(result);
 8006c7e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d028      	beq.n	8006cd6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d005      	beq.n	8006c96 <osMessageQueuePut+0x36>
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d002      	beq.n	8006c96 <osMessageQueuePut+0x36>
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006c96:	f06f 0303 	mvn.w	r3, #3
 8006c9a:	61fb      	str	r3, [r7, #28]
 8006c9c:	e038      	b.n	8006d10 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006ca2:	f107 0210 	add.w	r2, r7, #16
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	68b9      	ldr	r1, [r7, #8]
 8006caa:	69b8      	ldr	r0, [r7, #24]
 8006cac:	f000 fc90 	bl	80075d0 <xQueueGenericSendFromISR>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d003      	beq.n	8006cbe <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006cb6:	f06f 0302 	mvn.w	r3, #2
 8006cba:	61fb      	str	r3, [r7, #28]
 8006cbc:	e028      	b.n	8006d10 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d025      	beq.n	8006d10 <osMessageQueuePut+0xb0>
 8006cc4:	4b15      	ldr	r3, [pc, #84]	; (8006d1c <osMessageQueuePut+0xbc>)
 8006cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	f3bf 8f4f 	dsb	sy
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	e01c      	b.n	8006d10 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d002      	beq.n	8006ce2 <osMessageQueuePut+0x82>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d103      	bne.n	8006cea <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006ce2:	f06f 0303 	mvn.w	r3, #3
 8006ce6:	61fb      	str	r3, [r7, #28]
 8006ce8:	e012      	b.n	8006d10 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006cea:	2300      	movs	r3, #0
 8006cec:	683a      	ldr	r2, [r7, #0]
 8006cee:	68b9      	ldr	r1, [r7, #8]
 8006cf0:	69b8      	ldr	r0, [r7, #24]
 8006cf2:	f000 fb6f 	bl	80073d4 <xQueueGenericSend>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d009      	beq.n	8006d10 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006d02:	f06f 0301 	mvn.w	r3, #1
 8006d06:	61fb      	str	r3, [r7, #28]
 8006d08:	e002      	b.n	8006d10 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006d0a:	f06f 0302 	mvn.w	r3, #2
 8006d0e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006d10:	69fb      	ldr	r3, [r7, #28]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3720      	adds	r7, #32
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	e000ed04 	.word	0xe000ed04

08006d20 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b088      	sub	sp, #32
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]
 8006d2c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d36:	f3ef 8305 	mrs	r3, IPSR
 8006d3a:	617b      	str	r3, [r7, #20]
  return(result);
 8006d3c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d028      	beq.n	8006d94 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d005      	beq.n	8006d54 <osMessageQueueGet+0x34>
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d002      	beq.n	8006d54 <osMessageQueueGet+0x34>
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006d54:	f06f 0303 	mvn.w	r3, #3
 8006d58:	61fb      	str	r3, [r7, #28]
 8006d5a:	e037      	b.n	8006dcc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006d60:	f107 0310 	add.w	r3, r7, #16
 8006d64:	461a      	mov	r2, r3
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	69b8      	ldr	r0, [r7, #24]
 8006d6a:	f000 feb9 	bl	8007ae0 <xQueueReceiveFromISR>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d003      	beq.n	8006d7c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006d74:	f06f 0302 	mvn.w	r3, #2
 8006d78:	61fb      	str	r3, [r7, #28]
 8006d7a:	e027      	b.n	8006dcc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d024      	beq.n	8006dcc <osMessageQueueGet+0xac>
 8006d82:	4b15      	ldr	r3, [pc, #84]	; (8006dd8 <osMessageQueueGet+0xb8>)
 8006d84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d88:	601a      	str	r2, [r3, #0]
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	f3bf 8f6f 	isb	sy
 8006d92:	e01b      	b.n	8006dcc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d002      	beq.n	8006da0 <osMessageQueueGet+0x80>
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d103      	bne.n	8006da8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006da0:	f06f 0303 	mvn.w	r3, #3
 8006da4:	61fb      	str	r3, [r7, #28]
 8006da6:	e011      	b.n	8006dcc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	68b9      	ldr	r1, [r7, #8]
 8006dac:	69b8      	ldr	r0, [r7, #24]
 8006dae:	f000 fcab 	bl	8007708 <xQueueReceive>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d009      	beq.n	8006dcc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d003      	beq.n	8006dc6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8006dbe:	f06f 0301 	mvn.w	r3, #1
 8006dc2:	61fb      	str	r3, [r7, #28]
 8006dc4:	e002      	b.n	8006dcc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006dc6:	f06f 0302 	mvn.w	r3, #2
 8006dca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006dcc:	69fb      	ldr	r3, [r7, #28]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3720      	adds	r7, #32
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	e000ed04 	.word	0xe000ed04

08006ddc <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b086      	sub	sp, #24
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d102      	bne.n	8006df4 <osMessageQueueGetCount+0x18>
    count = 0U;
 8006dee:	2300      	movs	r3, #0
 8006df0:	617b      	str	r3, [r7, #20]
 8006df2:	e00e      	b.n	8006e12 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006df4:	f3ef 8305 	mrs	r3, IPSR
 8006df8:	60fb      	str	r3, [r7, #12]
  return(result);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d004      	beq.n	8006e0a <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8006e00:	6938      	ldr	r0, [r7, #16]
 8006e02:	f000 ff0b 	bl	8007c1c <uxQueueMessagesWaitingFromISR>
 8006e06:	6178      	str	r0, [r7, #20]
 8006e08:	e003      	b.n	8006e12 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8006e0a:	6938      	ldr	r0, [r7, #16]
 8006e0c:	f000 fee8 	bl	8007be0 <uxQueueMessagesWaiting>
 8006e10:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8006e12:	697b      	ldr	r3, [r7, #20]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3718      	adds	r7, #24
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	4a07      	ldr	r2, [pc, #28]	; (8006e48 <vApplicationGetIdleTaskMemory+0x2c>)
 8006e2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	4a06      	ldr	r2, [pc, #24]	; (8006e4c <vApplicationGetIdleTaskMemory+0x30>)
 8006e32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2280      	movs	r2, #128	; 0x80
 8006e38:	601a      	str	r2, [r3, #0]
}
 8006e3a:	bf00      	nop
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	20000fec 	.word	0x20000fec
 8006e4c:	20001048 	.word	0x20001048

08006e50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	4a07      	ldr	r2, [pc, #28]	; (8006e7c <vApplicationGetTimerTaskMemory+0x2c>)
 8006e60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	4a06      	ldr	r2, [pc, #24]	; (8006e80 <vApplicationGetTimerTaskMemory+0x30>)
 8006e66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e6e:	601a      	str	r2, [r3, #0]
}
 8006e70:	bf00      	nop
 8006e72:	3714      	adds	r7, #20
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	20001248 	.word	0x20001248
 8006e80:	200012a4 	.word	0x200012a4

08006e84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f103 0208 	add.w	r2, r3, #8
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f04f 32ff 	mov.w	r2, #4294967295
 8006e9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f103 0208 	add.w	r2, r3, #8
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f103 0208 	add.w	r2, r3, #8
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006eb8:	bf00      	nop
 8006eba:	370c      	adds	r7, #12
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ed2:	bf00      	nop
 8006ed4:	370c      	adds	r7, #12
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr

08006ede <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b085      	sub	sp, #20
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
 8006ee6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	689a      	ldr	r2, [r3, #8]
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	683a      	ldr	r2, [r7, #0]
 8006f02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	683a      	ldr	r2, [r7, #0]
 8006f08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	1c5a      	adds	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	601a      	str	r2, [r3, #0]
}
 8006f1a:	bf00      	nop
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f26:	b480      	push	{r7}
 8006f28:	b085      	sub	sp, #20
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
 8006f2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3c:	d103      	bne.n	8006f46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	60fb      	str	r3, [r7, #12]
 8006f44:	e00c      	b.n	8006f60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	3308      	adds	r3, #8
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e002      	b.n	8006f54 <vListInsert+0x2e>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	60fb      	str	r3, [r7, #12]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	68ba      	ldr	r2, [r7, #8]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d2f6      	bcs.n	8006f4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	683a      	ldr	r2, [r7, #0]
 8006f6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	1c5a      	adds	r2, r3, #1
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	601a      	str	r2, [r3, #0]
}
 8006f8c:	bf00      	nop
 8006f8e:	3714      	adds	r7, #20
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b085      	sub	sp, #20
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	6892      	ldr	r2, [r2, #8]
 8006fae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	6852      	ldr	r2, [r2, #4]
 8006fb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d103      	bne.n	8006fcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	689a      	ldr	r2, [r3, #8]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	1e5a      	subs	r2, r3, #1
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3714      	adds	r7, #20
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10a      	bne.n	8007016 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007004:	f383 8811 	msr	BASEPRI, r3
 8007008:	f3bf 8f6f 	isb	sy
 800700c:	f3bf 8f4f 	dsb	sy
 8007010:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007012:	bf00      	nop
 8007014:	e7fe      	b.n	8007014 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007016:	f002 fc2d 	bl	8009874 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007022:	68f9      	ldr	r1, [r7, #12]
 8007024:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007026:	fb01 f303 	mul.w	r3, r1, r3
 800702a:	441a      	add	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007046:	3b01      	subs	r3, #1
 8007048:	68f9      	ldr	r1, [r7, #12]
 800704a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800704c:	fb01 f303 	mul.w	r3, r1, r3
 8007050:	441a      	add	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	22ff      	movs	r2, #255	; 0xff
 800705a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	22ff      	movs	r2, #255	; 0xff
 8007062:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d114      	bne.n	8007096 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d01a      	beq.n	80070aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	3310      	adds	r3, #16
 8007078:	4618      	mov	r0, r3
 800707a:	f001 fbd3 	bl	8008824 <xTaskRemoveFromEventList>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d012      	beq.n	80070aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007084:	4b0c      	ldr	r3, [pc, #48]	; (80070b8 <xQueueGenericReset+0xcc>)
 8007086:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	f3bf 8f6f 	isb	sy
 8007094:	e009      	b.n	80070aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	3310      	adds	r3, #16
 800709a:	4618      	mov	r0, r3
 800709c:	f7ff fef2 	bl	8006e84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	3324      	adds	r3, #36	; 0x24
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7ff feed 	bl	8006e84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80070aa:	f002 fc13 	bl	80098d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80070ae:	2301      	movs	r3, #1
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	e000ed04 	.word	0xe000ed04

080070bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08e      	sub	sp, #56	; 0x38
 80070c0:	af02      	add	r7, sp, #8
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	607a      	str	r2, [r7, #4]
 80070c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10a      	bne.n	80070e6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d4:	f383 8811 	msr	BASEPRI, r3
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	f3bf 8f4f 	dsb	sy
 80070e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070e2:	bf00      	nop
 80070e4:	e7fe      	b.n	80070e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80070fe:	bf00      	nop
 8007100:	e7fe      	b.n	8007100 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <xQueueGenericCreateStatic+0x52>
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d001      	beq.n	8007112 <xQueueGenericCreateStatic+0x56>
 800710e:	2301      	movs	r3, #1
 8007110:	e000      	b.n	8007114 <xQueueGenericCreateStatic+0x58>
 8007112:	2300      	movs	r3, #0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10a      	bne.n	800712e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800711c:	f383 8811 	msr	BASEPRI, r3
 8007120:	f3bf 8f6f 	isb	sy
 8007124:	f3bf 8f4f 	dsb	sy
 8007128:	623b      	str	r3, [r7, #32]
}
 800712a:	bf00      	nop
 800712c:	e7fe      	b.n	800712c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d102      	bne.n	800713a <xQueueGenericCreateStatic+0x7e>
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <xQueueGenericCreateStatic+0x82>
 800713a:	2301      	movs	r3, #1
 800713c:	e000      	b.n	8007140 <xQueueGenericCreateStatic+0x84>
 800713e:	2300      	movs	r3, #0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d10a      	bne.n	800715a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007148:	f383 8811 	msr	BASEPRI, r3
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f3bf 8f4f 	dsb	sy
 8007154:	61fb      	str	r3, [r7, #28]
}
 8007156:	bf00      	nop
 8007158:	e7fe      	b.n	8007158 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800715a:	2350      	movs	r3, #80	; 0x50
 800715c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2b50      	cmp	r3, #80	; 0x50
 8007162:	d00a      	beq.n	800717a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007168:	f383 8811 	msr	BASEPRI, r3
 800716c:	f3bf 8f6f 	isb	sy
 8007170:	f3bf 8f4f 	dsb	sy
 8007174:	61bb      	str	r3, [r7, #24]
}
 8007176:	bf00      	nop
 8007178:	e7fe      	b.n	8007178 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800717a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00d      	beq.n	80071a2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800718e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	4613      	mov	r3, r2
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	68b9      	ldr	r1, [r7, #8]
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f000 f83f 	bl	8007220 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3730      	adds	r7, #48	; 0x30
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08a      	sub	sp, #40	; 0x28
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	4613      	mov	r3, r2
 80071b8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10a      	bne.n	80071d6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80071c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c4:	f383 8811 	msr	BASEPRI, r3
 80071c8:	f3bf 8f6f 	isb	sy
 80071cc:	f3bf 8f4f 	dsb	sy
 80071d0:	613b      	str	r3, [r7, #16]
}
 80071d2:	bf00      	nop
 80071d4:	e7fe      	b.n	80071d4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	fb02 f303 	mul.w	r3, r2, r3
 80071de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	3350      	adds	r3, #80	; 0x50
 80071e4:	4618      	mov	r0, r3
 80071e6:	f002 fc67 	bl	8009ab8 <pvPortMalloc>
 80071ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d011      	beq.n	8007216 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	3350      	adds	r3, #80	; 0x50
 80071fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007204:	79fa      	ldrb	r2, [r7, #7]
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	4613      	mov	r3, r2
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	68b9      	ldr	r1, [r7, #8]
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f000 f805 	bl	8007220 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007216:	69bb      	ldr	r3, [r7, #24]
	}
 8007218:	4618      	mov	r0, r3
 800721a:	3720      	adds	r7, #32
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]
 800722c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d103      	bne.n	800723c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	e002      	b.n	8007242 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	68ba      	ldr	r2, [r7, #8]
 800724c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800724e:	2101      	movs	r1, #1
 8007250:	69b8      	ldr	r0, [r7, #24]
 8007252:	f7ff fecb 	bl	8006fec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	78fa      	ldrb	r2, [r7, #3]
 800725a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800725e:	bf00      	nop
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d00e      	beq.n	8007292 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007286:	2300      	movs	r3, #0
 8007288:	2200      	movs	r2, #0
 800728a:	2100      	movs	r1, #0
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f8a1 	bl	80073d4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007292:	bf00      	nop
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800729a:	b580      	push	{r7, lr}
 800729c:	b086      	sub	sp, #24
 800729e:	af00      	add	r7, sp, #0
 80072a0:	4603      	mov	r3, r0
 80072a2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80072a4:	2301      	movs	r3, #1
 80072a6:	617b      	str	r3, [r7, #20]
 80072a8:	2300      	movs	r3, #0
 80072aa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80072ac:	79fb      	ldrb	r3, [r7, #7]
 80072ae:	461a      	mov	r2, r3
 80072b0:	6939      	ldr	r1, [r7, #16]
 80072b2:	6978      	ldr	r0, [r7, #20]
 80072b4:	f7ff ff7a 	bl	80071ac <xQueueGenericCreate>
 80072b8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f7ff ffd3 	bl	8007266 <prvInitialiseMutex>

		return xNewQueue;
 80072c0:	68fb      	ldr	r3, [r7, #12]
	}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3718      	adds	r7, #24
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b088      	sub	sp, #32
 80072ce:	af02      	add	r7, sp, #8
 80072d0:	4603      	mov	r3, r0
 80072d2:	6039      	str	r1, [r7, #0]
 80072d4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80072d6:	2301      	movs	r3, #1
 80072d8:	617b      	str	r3, [r7, #20]
 80072da:	2300      	movs	r3, #0
 80072dc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80072de:	79fb      	ldrb	r3, [r7, #7]
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2200      	movs	r2, #0
 80072e6:	6939      	ldr	r1, [r7, #16]
 80072e8:	6978      	ldr	r0, [r7, #20]
 80072ea:	f7ff fee7 	bl	80070bc <xQueueGenericCreateStatic>
 80072ee:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f7ff ffb8 	bl	8007266 <prvInitialiseMutex>

		return xNewQueue;
 80072f6:	68fb      	ldr	r3, [r7, #12]
	}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3718      	adds	r7, #24
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007300:	b590      	push	{r4, r7, lr}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d10a      	bne.n	8007328 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8007312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007316:	f383 8811 	msr	BASEPRI, r3
 800731a:	f3bf 8f6f 	isb	sy
 800731e:	f3bf 8f4f 	dsb	sy
 8007322:	60fb      	str	r3, [r7, #12]
}
 8007324:	bf00      	nop
 8007326:	e7fe      	b.n	8007326 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	689c      	ldr	r4, [r3, #8]
 800732c:	f001 fc38 	bl	8008ba0 <xTaskGetCurrentTaskHandle>
 8007330:	4603      	mov	r3, r0
 8007332:	429c      	cmp	r4, r3
 8007334:	d111      	bne.n	800735a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	1e5a      	subs	r2, r3, #1
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d105      	bne.n	8007354 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007348:	2300      	movs	r3, #0
 800734a:	2200      	movs	r2, #0
 800734c:	2100      	movs	r1, #0
 800734e:	6938      	ldr	r0, [r7, #16]
 8007350:	f000 f840 	bl	80073d4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007354:	2301      	movs	r3, #1
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	e001      	b.n	800735e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800735a:	2300      	movs	r3, #0
 800735c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800735e:	697b      	ldr	r3, [r7, #20]
	}
 8007360:	4618      	mov	r0, r3
 8007362:	371c      	adds	r7, #28
 8007364:	46bd      	mov	sp, r7
 8007366:	bd90      	pop	{r4, r7, pc}

08007368 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007368:	b590      	push	{r4, r7, lr}
 800736a:	b087      	sub	sp, #28
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10a      	bne.n	8007392 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800737c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007380:	f383 8811 	msr	BASEPRI, r3
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	60fb      	str	r3, [r7, #12]
}
 800738e:	bf00      	nop
 8007390:	e7fe      	b.n	8007390 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	689c      	ldr	r4, [r3, #8]
 8007396:	f001 fc03 	bl	8008ba0 <xTaskGetCurrentTaskHandle>
 800739a:	4603      	mov	r3, r0
 800739c:	429c      	cmp	r4, r3
 800739e:	d107      	bne.n	80073b0 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	1c5a      	adds	r2, r3, #1
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80073aa:	2301      	movs	r3, #1
 80073ac:	617b      	str	r3, [r7, #20]
 80073ae:	e00c      	b.n	80073ca <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80073b0:	6839      	ldr	r1, [r7, #0]
 80073b2:	6938      	ldr	r0, [r7, #16]
 80073b4:	f000 fa88 	bl	80078c8 <xQueueSemaphoreTake>
 80073b8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d004      	beq.n	80073ca <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80073ca:	697b      	ldr	r3, [r7, #20]
	}
 80073cc:	4618      	mov	r0, r3
 80073ce:	371c      	adds	r7, #28
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd90      	pop	{r4, r7, pc}

080073d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08e      	sub	sp, #56	; 0x38
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
 80073e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80073e2:	2300      	movs	r3, #0
 80073e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80073ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10a      	bne.n	8007406 <xQueueGenericSend+0x32>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007402:	bf00      	nop
 8007404:	e7fe      	b.n	8007404 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d103      	bne.n	8007414 <xQueueGenericSend+0x40>
 800740c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <xQueueGenericSend+0x44>
 8007414:	2301      	movs	r3, #1
 8007416:	e000      	b.n	800741a <xQueueGenericSend+0x46>
 8007418:	2300      	movs	r3, #0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d10a      	bne.n	8007434 <xQueueGenericSend+0x60>
	__asm volatile
 800741e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007422:	f383 8811 	msr	BASEPRI, r3
 8007426:	f3bf 8f6f 	isb	sy
 800742a:	f3bf 8f4f 	dsb	sy
 800742e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007430:	bf00      	nop
 8007432:	e7fe      	b.n	8007432 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b02      	cmp	r3, #2
 8007438:	d103      	bne.n	8007442 <xQueueGenericSend+0x6e>
 800743a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743e:	2b01      	cmp	r3, #1
 8007440:	d101      	bne.n	8007446 <xQueueGenericSend+0x72>
 8007442:	2301      	movs	r3, #1
 8007444:	e000      	b.n	8007448 <xQueueGenericSend+0x74>
 8007446:	2300      	movs	r3, #0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <xQueueGenericSend+0x8e>
	__asm volatile
 800744c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007450:	f383 8811 	msr	BASEPRI, r3
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	623b      	str	r3, [r7, #32]
}
 800745e:	bf00      	nop
 8007460:	e7fe      	b.n	8007460 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007462:	f001 fbad 	bl	8008bc0 <xTaskGetSchedulerState>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d102      	bne.n	8007472 <xQueueGenericSend+0x9e>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <xQueueGenericSend+0xa2>
 8007472:	2301      	movs	r3, #1
 8007474:	e000      	b.n	8007478 <xQueueGenericSend+0xa4>
 8007476:	2300      	movs	r3, #0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10a      	bne.n	8007492 <xQueueGenericSend+0xbe>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	61fb      	str	r3, [r7, #28]
}
 800748e:	bf00      	nop
 8007490:	e7fe      	b.n	8007490 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007492:	f002 f9ef 	bl	8009874 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800749a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800749e:	429a      	cmp	r2, r3
 80074a0:	d302      	bcc.n	80074a8 <xQueueGenericSend+0xd4>
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d129      	bne.n	80074fc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074a8:	683a      	ldr	r2, [r7, #0]
 80074aa:	68b9      	ldr	r1, [r7, #8]
 80074ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074ae:	f000 fbeb 	bl	8007c88 <prvCopyDataToQueue>
 80074b2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d010      	beq.n	80074de <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074be:	3324      	adds	r3, #36	; 0x24
 80074c0:	4618      	mov	r0, r3
 80074c2:	f001 f9af 	bl	8008824 <xTaskRemoveFromEventList>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d013      	beq.n	80074f4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80074cc:	4b3f      	ldr	r3, [pc, #252]	; (80075cc <xQueueGenericSend+0x1f8>)
 80074ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	e00a      	b.n	80074f4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80074de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d007      	beq.n	80074f4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80074e4:	4b39      	ldr	r3, [pc, #228]	; (80075cc <xQueueGenericSend+0x1f8>)
 80074e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80074f4:	f002 f9ee 	bl	80098d4 <vPortExitCritical>
				return pdPASS;
 80074f8:	2301      	movs	r3, #1
 80074fa:	e063      	b.n	80075c4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d103      	bne.n	800750a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007502:	f002 f9e7 	bl	80098d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007506:	2300      	movs	r3, #0
 8007508:	e05c      	b.n	80075c4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800750a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800750c:	2b00      	cmp	r3, #0
 800750e:	d106      	bne.n	800751e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007510:	f107 0314 	add.w	r3, r7, #20
 8007514:	4618      	mov	r0, r3
 8007516:	f001 f9e9 	bl	80088ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800751a:	2301      	movs	r3, #1
 800751c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800751e:	f002 f9d9 	bl	80098d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007522:	f000 ff5b 	bl	80083dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007526:	f002 f9a5 	bl	8009874 <vPortEnterCritical>
 800752a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007530:	b25b      	sxtb	r3, r3
 8007532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007536:	d103      	bne.n	8007540 <xQueueGenericSend+0x16c>
 8007538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007542:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007546:	b25b      	sxtb	r3, r3
 8007548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754c:	d103      	bne.n	8007556 <xQueueGenericSend+0x182>
 800754e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007556:	f002 f9bd 	bl	80098d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800755a:	1d3a      	adds	r2, r7, #4
 800755c:	f107 0314 	add.w	r3, r7, #20
 8007560:	4611      	mov	r1, r2
 8007562:	4618      	mov	r0, r3
 8007564:	f001 f9d8 	bl	8008918 <xTaskCheckForTimeOut>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d124      	bne.n	80075b8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800756e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007570:	f000 fc82 	bl	8007e78 <prvIsQueueFull>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d018      	beq.n	80075ac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800757a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757c:	3310      	adds	r3, #16
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	4611      	mov	r1, r2
 8007582:	4618      	mov	r0, r3
 8007584:	f001 f8fe 	bl	8008784 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800758a:	f000 fc0d 	bl	8007da8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800758e:	f000 ff33 	bl	80083f8 <xTaskResumeAll>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	f47f af7c 	bne.w	8007492 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800759a:	4b0c      	ldr	r3, [pc, #48]	; (80075cc <xQueueGenericSend+0x1f8>)
 800759c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	e772      	b.n	8007492 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80075ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80075ae:	f000 fbfb 	bl	8007da8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075b2:	f000 ff21 	bl	80083f8 <xTaskResumeAll>
 80075b6:	e76c      	b.n	8007492 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80075b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80075ba:	f000 fbf5 	bl	8007da8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075be:	f000 ff1b 	bl	80083f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80075c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3738      	adds	r7, #56	; 0x38
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	e000ed04 	.word	0xe000ed04

080075d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b090      	sub	sp, #64	; 0x40
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]
 80075dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80075e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10a      	bne.n	80075fe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80075fa:	bf00      	nop
 80075fc:	e7fe      	b.n	80075fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d103      	bne.n	800760c <xQueueGenericSendFromISR+0x3c>
 8007604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <xQueueGenericSendFromISR+0x40>
 800760c:	2301      	movs	r3, #1
 800760e:	e000      	b.n	8007612 <xQueueGenericSendFromISR+0x42>
 8007610:	2300      	movs	r3, #0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10a      	bne.n	800762c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800761a:	f383 8811 	msr	BASEPRI, r3
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	f3bf 8f4f 	dsb	sy
 8007626:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007628:	bf00      	nop
 800762a:	e7fe      	b.n	800762a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	2b02      	cmp	r3, #2
 8007630:	d103      	bne.n	800763a <xQueueGenericSendFromISR+0x6a>
 8007632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007636:	2b01      	cmp	r3, #1
 8007638:	d101      	bne.n	800763e <xQueueGenericSendFromISR+0x6e>
 800763a:	2301      	movs	r3, #1
 800763c:	e000      	b.n	8007640 <xQueueGenericSendFromISR+0x70>
 800763e:	2300      	movs	r3, #0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d10a      	bne.n	800765a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	623b      	str	r3, [r7, #32]
}
 8007656:	bf00      	nop
 8007658:	e7fe      	b.n	8007658 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800765a:	f002 f9ed 	bl	8009a38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800765e:	f3ef 8211 	mrs	r2, BASEPRI
 8007662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	61fa      	str	r2, [r7, #28]
 8007674:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007676:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007678:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800767a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800767e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007682:	429a      	cmp	r2, r3
 8007684:	d302      	bcc.n	800768c <xQueueGenericSendFromISR+0xbc>
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	2b02      	cmp	r3, #2
 800768a:	d12f      	bne.n	80076ec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800768c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800769a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	68b9      	ldr	r1, [r7, #8]
 80076a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80076a2:	f000 faf1 	bl	8007c88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80076a6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80076aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ae:	d112      	bne.n	80076d6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d016      	beq.n	80076e6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ba:	3324      	adds	r3, #36	; 0x24
 80076bc:	4618      	mov	r0, r3
 80076be:	f001 f8b1 	bl	8008824 <xTaskRemoveFromEventList>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00e      	beq.n	80076e6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00b      	beq.n	80076e6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	601a      	str	r2, [r3, #0]
 80076d4:	e007      	b.n	80076e6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80076da:	3301      	adds	r3, #1
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	b25a      	sxtb	r2, r3
 80076e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80076e6:	2301      	movs	r3, #1
 80076e8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80076ea:	e001      	b.n	80076f0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80076ec:	2300      	movs	r3, #0
 80076ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076f2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80076fa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3740      	adds	r7, #64	; 0x40
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
	...

08007708 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b08c      	sub	sp, #48	; 0x30
 800770c:	af00      	add	r7, sp, #0
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007714:	2300      	movs	r3, #0
 8007716:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800771c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771e:	2b00      	cmp	r3, #0
 8007720:	d10a      	bne.n	8007738 <xQueueReceive+0x30>
	__asm volatile
 8007722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007726:	f383 8811 	msr	BASEPRI, r3
 800772a:	f3bf 8f6f 	isb	sy
 800772e:	f3bf 8f4f 	dsb	sy
 8007732:	623b      	str	r3, [r7, #32]
}
 8007734:	bf00      	nop
 8007736:	e7fe      	b.n	8007736 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d103      	bne.n	8007746 <xQueueReceive+0x3e>
 800773e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007742:	2b00      	cmp	r3, #0
 8007744:	d101      	bne.n	800774a <xQueueReceive+0x42>
 8007746:	2301      	movs	r3, #1
 8007748:	e000      	b.n	800774c <xQueueReceive+0x44>
 800774a:	2300      	movs	r3, #0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d10a      	bne.n	8007766 <xQueueReceive+0x5e>
	__asm volatile
 8007750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
 8007760:	61fb      	str	r3, [r7, #28]
}
 8007762:	bf00      	nop
 8007764:	e7fe      	b.n	8007764 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007766:	f001 fa2b 	bl	8008bc0 <xTaskGetSchedulerState>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d102      	bne.n	8007776 <xQueueReceive+0x6e>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d101      	bne.n	800777a <xQueueReceive+0x72>
 8007776:	2301      	movs	r3, #1
 8007778:	e000      	b.n	800777c <xQueueReceive+0x74>
 800777a:	2300      	movs	r3, #0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10a      	bne.n	8007796 <xQueueReceive+0x8e>
	__asm volatile
 8007780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007784:	f383 8811 	msr	BASEPRI, r3
 8007788:	f3bf 8f6f 	isb	sy
 800778c:	f3bf 8f4f 	dsb	sy
 8007790:	61bb      	str	r3, [r7, #24]
}
 8007792:	bf00      	nop
 8007794:	e7fe      	b.n	8007794 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007796:	f002 f86d 	bl	8009874 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800779a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800779c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d01f      	beq.n	80077e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077a6:	68b9      	ldr	r1, [r7, #8]
 80077a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077aa:	f000 fad7 	bl	8007d5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80077ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b0:	1e5a      	subs	r2, r3, #1
 80077b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00f      	beq.n	80077de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c0:	3310      	adds	r3, #16
 80077c2:	4618      	mov	r0, r3
 80077c4:	f001 f82e 	bl	8008824 <xTaskRemoveFromEventList>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d007      	beq.n	80077de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80077ce:	4b3d      	ldr	r3, [pc, #244]	; (80078c4 <xQueueReceive+0x1bc>)
 80077d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80077de:	f002 f879 	bl	80098d4 <vPortExitCritical>
				return pdPASS;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e069      	b.n	80078ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d103      	bne.n	80077f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80077ec:	f002 f872 	bl	80098d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077f0:	2300      	movs	r3, #0
 80077f2:	e062      	b.n	80078ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d106      	bne.n	8007808 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077fa:	f107 0310 	add.w	r3, r7, #16
 80077fe:	4618      	mov	r0, r3
 8007800:	f001 f874 	bl	80088ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007804:	2301      	movs	r3, #1
 8007806:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007808:	f002 f864 	bl	80098d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800780c:	f000 fde6 	bl	80083dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007810:	f002 f830 	bl	8009874 <vPortEnterCritical>
 8007814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007816:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800781a:	b25b      	sxtb	r3, r3
 800781c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007820:	d103      	bne.n	800782a <xQueueReceive+0x122>
 8007822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007824:	2200      	movs	r2, #0
 8007826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800782a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007830:	b25b      	sxtb	r3, r3
 8007832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007836:	d103      	bne.n	8007840 <xQueueReceive+0x138>
 8007838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007840:	f002 f848 	bl	80098d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007844:	1d3a      	adds	r2, r7, #4
 8007846:	f107 0310 	add.w	r3, r7, #16
 800784a:	4611      	mov	r1, r2
 800784c:	4618      	mov	r0, r3
 800784e:	f001 f863 	bl	8008918 <xTaskCheckForTimeOut>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d123      	bne.n	80078a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800785a:	f000 faf7 	bl	8007e4c <prvIsQueueEmpty>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d017      	beq.n	8007894 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007866:	3324      	adds	r3, #36	; 0x24
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	4611      	mov	r1, r2
 800786c:	4618      	mov	r0, r3
 800786e:	f000 ff89 	bl	8008784 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007872:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007874:	f000 fa98 	bl	8007da8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007878:	f000 fdbe 	bl	80083f8 <xTaskResumeAll>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d189      	bne.n	8007796 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007882:	4b10      	ldr	r3, [pc, #64]	; (80078c4 <xQueueReceive+0x1bc>)
 8007884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007888:	601a      	str	r2, [r3, #0]
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	e780      	b.n	8007796 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007894:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007896:	f000 fa87 	bl	8007da8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800789a:	f000 fdad 	bl	80083f8 <xTaskResumeAll>
 800789e:	e77a      	b.n	8007796 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80078a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078a2:	f000 fa81 	bl	8007da8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078a6:	f000 fda7 	bl	80083f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078ac:	f000 face 	bl	8007e4c <prvIsQueueEmpty>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f43f af6f 	beq.w	8007796 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80078b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3730      	adds	r7, #48	; 0x30
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	e000ed04 	.word	0xe000ed04

080078c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b08e      	sub	sp, #56	; 0x38
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80078d2:	2300      	movs	r3, #0
 80078d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80078da:	2300      	movs	r3, #0
 80078dc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80078de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10a      	bne.n	80078fa <xQueueSemaphoreTake+0x32>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	623b      	str	r3, [r7, #32]
}
 80078f6:	bf00      	nop
 80078f8:	e7fe      	b.n	80078f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80078fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	61fb      	str	r3, [r7, #28]
}
 8007914:	bf00      	nop
 8007916:	e7fe      	b.n	8007916 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007918:	f001 f952 	bl	8008bc0 <xTaskGetSchedulerState>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d102      	bne.n	8007928 <xQueueSemaphoreTake+0x60>
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <xQueueSemaphoreTake+0x64>
 8007928:	2301      	movs	r3, #1
 800792a:	e000      	b.n	800792e <xQueueSemaphoreTake+0x66>
 800792c:	2300      	movs	r3, #0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10a      	bne.n	8007948 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007936:	f383 8811 	msr	BASEPRI, r3
 800793a:	f3bf 8f6f 	isb	sy
 800793e:	f3bf 8f4f 	dsb	sy
 8007942:	61bb      	str	r3, [r7, #24]
}
 8007944:	bf00      	nop
 8007946:	e7fe      	b.n	8007946 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007948:	f001 ff94 	bl	8009874 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800794c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800794e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007950:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007954:	2b00      	cmp	r3, #0
 8007956:	d024      	beq.n	80079a2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800795a:	1e5a      	subs	r2, r3, #1
 800795c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800795e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d104      	bne.n	8007972 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007968:	f001 faa0 	bl	8008eac <pvTaskIncrementMutexHeldCount>
 800796c:	4602      	mov	r2, r0
 800796e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007970:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00f      	beq.n	800799a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800797a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800797c:	3310      	adds	r3, #16
 800797e:	4618      	mov	r0, r3
 8007980:	f000 ff50 	bl	8008824 <xTaskRemoveFromEventList>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d007      	beq.n	800799a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800798a:	4b54      	ldr	r3, [pc, #336]	; (8007adc <xQueueSemaphoreTake+0x214>)
 800798c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007990:	601a      	str	r2, [r3, #0]
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800799a:	f001 ff9b 	bl	80098d4 <vPortExitCritical>
				return pdPASS;
 800799e:	2301      	movs	r3, #1
 80079a0:	e097      	b.n	8007ad2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d111      	bne.n	80079cc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80079a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00a      	beq.n	80079c4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	617b      	str	r3, [r7, #20]
}
 80079c0:	bf00      	nop
 80079c2:	e7fe      	b.n	80079c2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80079c4:	f001 ff86 	bl	80098d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80079c8:	2300      	movs	r3, #0
 80079ca:	e082      	b.n	8007ad2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80079cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d106      	bne.n	80079e0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079d2:	f107 030c 	add.w	r3, r7, #12
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 ff88 	bl	80088ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079dc:	2301      	movs	r3, #1
 80079de:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80079e0:	f001 ff78 	bl	80098d4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80079e4:	f000 fcfa 	bl	80083dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80079e8:	f001 ff44 	bl	8009874 <vPortEnterCritical>
 80079ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079f2:	b25b      	sxtb	r3, r3
 80079f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f8:	d103      	bne.n	8007a02 <xQueueSemaphoreTake+0x13a>
 80079fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a08:	b25b      	sxtb	r3, r3
 8007a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a0e:	d103      	bne.n	8007a18 <xQueueSemaphoreTake+0x150>
 8007a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a18:	f001 ff5c 	bl	80098d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a1c:	463a      	mov	r2, r7
 8007a1e:	f107 030c 	add.w	r3, r7, #12
 8007a22:	4611      	mov	r1, r2
 8007a24:	4618      	mov	r0, r3
 8007a26:	f000 ff77 	bl	8008918 <xTaskCheckForTimeOut>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d132      	bne.n	8007a96 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a32:	f000 fa0b 	bl	8007e4c <prvIsQueueEmpty>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d026      	beq.n	8007a8a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d109      	bne.n	8007a58 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007a44:	f001 ff16 	bl	8009874 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f001 f8d5 	bl	8008bfc <xTaskPriorityInherit>
 8007a52:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007a54:	f001 ff3e 	bl	80098d4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5a:	3324      	adds	r3, #36	; 0x24
 8007a5c:	683a      	ldr	r2, [r7, #0]
 8007a5e:	4611      	mov	r1, r2
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 fe8f 	bl	8008784 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a68:	f000 f99e 	bl	8007da8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a6c:	f000 fcc4 	bl	80083f8 <xTaskResumeAll>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f47f af68 	bne.w	8007948 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007a78:	4b18      	ldr	r3, [pc, #96]	; (8007adc <xQueueSemaphoreTake+0x214>)
 8007a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a7e:	601a      	str	r2, [r3, #0]
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	f3bf 8f6f 	isb	sy
 8007a88:	e75e      	b.n	8007948 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007a8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a8c:	f000 f98c 	bl	8007da8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007a90:	f000 fcb2 	bl	80083f8 <xTaskResumeAll>
 8007a94:	e758      	b.n	8007948 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007a96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007a98:	f000 f986 	bl	8007da8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a9c:	f000 fcac 	bl	80083f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007aa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007aa2:	f000 f9d3 	bl	8007e4c <prvIsQueueEmpty>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f43f af4d 	beq.w	8007948 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00d      	beq.n	8007ad0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007ab4:	f001 fede 	bl	8009874 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007ab8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007aba:	f000 f8cd 	bl	8007c58 <prvGetDisinheritPriorityAfterTimeout>
 8007abe:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f001 f96e 	bl	8008da8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007acc:	f001 ff02 	bl	80098d4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007ad0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3738      	adds	r7, #56	; 0x38
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	e000ed04 	.word	0xe000ed04

08007ae0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b08e      	sub	sp, #56	; 0x38
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10a      	bne.n	8007b0c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afa:	f383 8811 	msr	BASEPRI, r3
 8007afe:	f3bf 8f6f 	isb	sy
 8007b02:	f3bf 8f4f 	dsb	sy
 8007b06:	623b      	str	r3, [r7, #32]
}
 8007b08:	bf00      	nop
 8007b0a:	e7fe      	b.n	8007b0a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d103      	bne.n	8007b1a <xQueueReceiveFromISR+0x3a>
 8007b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d101      	bne.n	8007b1e <xQueueReceiveFromISR+0x3e>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e000      	b.n	8007b20 <xQueueReceiveFromISR+0x40>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d10a      	bne.n	8007b3a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b28:	f383 8811 	msr	BASEPRI, r3
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	61fb      	str	r3, [r7, #28]
}
 8007b36:	bf00      	nop
 8007b38:	e7fe      	b.n	8007b38 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b3a:	f001 ff7d 	bl	8009a38 <vPortValidateInterruptPriority>
	__asm volatile
 8007b3e:	f3ef 8211 	mrs	r2, BASEPRI
 8007b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b46:	f383 8811 	msr	BASEPRI, r3
 8007b4a:	f3bf 8f6f 	isb	sy
 8007b4e:	f3bf 8f4f 	dsb	sy
 8007b52:	61ba      	str	r2, [r7, #24]
 8007b54:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007b56:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b58:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d02f      	beq.n	8007bc6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b70:	68b9      	ldr	r1, [r7, #8]
 8007b72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007b74:	f000 f8f2 	bl	8007d5c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7a:	1e5a      	subs	r2, r3, #1
 8007b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b7e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007b80:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b88:	d112      	bne.n	8007bb0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d016      	beq.n	8007bc0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b94:	3310      	adds	r3, #16
 8007b96:	4618      	mov	r0, r3
 8007b98:	f000 fe44 	bl	8008824 <xTaskRemoveFromEventList>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00e      	beq.n	8007bc0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00b      	beq.n	8007bc0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	601a      	str	r2, [r3, #0]
 8007bae:	e007      	b.n	8007bc0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	b25a      	sxtb	r2, r3
 8007bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	637b      	str	r3, [r7, #52]	; 0x34
 8007bc4:	e001      	b.n	8007bca <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	637b      	str	r3, [r7, #52]	; 0x34
 8007bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bcc:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	f383 8811 	msr	BASEPRI, r3
}
 8007bd4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3738      	adds	r7, #56	; 0x38
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10a      	bne.n	8007c04 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8007bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf2:	f383 8811 	msr	BASEPRI, r3
 8007bf6:	f3bf 8f6f 	isb	sy
 8007bfa:	f3bf 8f4f 	dsb	sy
 8007bfe:	60bb      	str	r3, [r7, #8]
}
 8007c00:	bf00      	nop
 8007c02:	e7fe      	b.n	8007c02 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8007c04:	f001 fe36 	bl	8009874 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c0c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8007c0e:	f001 fe61 	bl	80098d4 <vPortExitCritical>

	return uxReturn;
 8007c12:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8007c14:	4618      	mov	r0, r3
 8007c16:	3710      	adds	r7, #16
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d10a      	bne.n	8007c44 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8007c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c32:	f383 8811 	msr	BASEPRI, r3
 8007c36:	f3bf 8f6f 	isb	sy
 8007c3a:	f3bf 8f4f 	dsb	sy
 8007c3e:	60fb      	str	r3, [r7, #12]
}
 8007c40:	bf00      	nop
 8007c42:	e7fe      	b.n	8007c42 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c48:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8007c4a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	371c      	adds	r7, #28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d006      	beq.n	8007c76 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007c72:	60fb      	str	r3, [r7, #12]
 8007c74:	e001      	b.n	8007c7a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007c76:	2300      	movs	r3, #0
 8007c78:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
	}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b086      	sub	sp, #24
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c94:	2300      	movs	r3, #0
 8007c96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10d      	bne.n	8007cc2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d14d      	bne.n	8007d4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f001 f80a 	bl	8008ccc <xTaskPriorityDisinherit>
 8007cb8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	609a      	str	r2, [r3, #8]
 8007cc0:	e043      	b.n	8007d4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d119      	bne.n	8007cfc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6858      	ldr	r0, [r3, #4]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	68b9      	ldr	r1, [r7, #8]
 8007cd4:	f003 fedd 	bl	800ba92 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce0:	441a      	add	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	685a      	ldr	r2, [r3, #4]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d32b      	bcc.n	8007d4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	605a      	str	r2, [r3, #4]
 8007cfa:	e026      	b.n	8007d4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68d8      	ldr	r0, [r3, #12]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d04:	461a      	mov	r2, r3
 8007d06:	68b9      	ldr	r1, [r7, #8]
 8007d08:	f003 fec3 	bl	800ba92 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	68da      	ldr	r2, [r3, #12]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d14:	425b      	negs	r3, r3
 8007d16:	441a      	add	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	68da      	ldr	r2, [r3, #12]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d207      	bcs.n	8007d38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	689a      	ldr	r2, [r3, #8]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d30:	425b      	negs	r3, r3
 8007d32:	441a      	add	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d105      	bne.n	8007d4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d002      	beq.n	8007d4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	3b01      	subs	r3, #1
 8007d48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007d52:	697b      	ldr	r3, [r7, #20]
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3718      	adds	r7, #24
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d018      	beq.n	8007da0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68da      	ldr	r2, [r3, #12]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d76:	441a      	add	r2, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	68da      	ldr	r2, [r3, #12]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d303      	bcc.n	8007d90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	68d9      	ldr	r1, [r3, #12]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d98:	461a      	mov	r2, r3
 8007d9a:	6838      	ldr	r0, [r7, #0]
 8007d9c:	f003 fe79 	bl	800ba92 <memcpy>
	}
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007db0:	f001 fd60 	bl	8009874 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007dbc:	e011      	b.n	8007de2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d012      	beq.n	8007dec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	3324      	adds	r3, #36	; 0x24
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f000 fd2a 	bl	8008824 <xTaskRemoveFromEventList>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d001      	beq.n	8007dda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007dd6:	f000 fe01 	bl	80089dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007dda:	7bfb      	ldrb	r3, [r7, #15]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	dce9      	bgt.n	8007dbe <prvUnlockQueue+0x16>
 8007dea:	e000      	b.n	8007dee <prvUnlockQueue+0x46>
					break;
 8007dec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	22ff      	movs	r2, #255	; 0xff
 8007df2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007df6:	f001 fd6d 	bl	80098d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007dfa:	f001 fd3b 	bl	8009874 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e06:	e011      	b.n	8007e2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	691b      	ldr	r3, [r3, #16]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d012      	beq.n	8007e36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	3310      	adds	r3, #16
 8007e14:	4618      	mov	r0, r3
 8007e16:	f000 fd05 	bl	8008824 <xTaskRemoveFromEventList>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e20:	f000 fddc 	bl	80089dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e24:	7bbb      	ldrb	r3, [r7, #14]
 8007e26:	3b01      	subs	r3, #1
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	dce9      	bgt.n	8007e08 <prvUnlockQueue+0x60>
 8007e34:	e000      	b.n	8007e38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	22ff      	movs	r2, #255	; 0xff
 8007e3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007e40:	f001 fd48 	bl	80098d4 <vPortExitCritical>
}
 8007e44:	bf00      	nop
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e54:	f001 fd0e 	bl	8009874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d102      	bne.n	8007e66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007e60:	2301      	movs	r3, #1
 8007e62:	60fb      	str	r3, [r7, #12]
 8007e64:	e001      	b.n	8007e6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007e66:	2300      	movs	r3, #0
 8007e68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e6a:	f001 fd33 	bl	80098d4 <vPortExitCritical>

	return xReturn;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3710      	adds	r7, #16
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007e80:	f001 fcf8 	bl	8009874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d102      	bne.n	8007e96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e90:	2301      	movs	r3, #1
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	e001      	b.n	8007e9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e96:	2300      	movs	r3, #0
 8007e98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e9a:	f001 fd1b 	bl	80098d4 <vPortExitCritical>

	return xReturn;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3710      	adds	r7, #16
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	60fb      	str	r3, [r7, #12]
 8007eb6:	e014      	b.n	8007ee2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007eb8:	4a0f      	ldr	r2, [pc, #60]	; (8007ef8 <vQueueAddToRegistry+0x50>)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10b      	bne.n	8007edc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ec4:	490c      	ldr	r1, [pc, #48]	; (8007ef8 <vQueueAddToRegistry+0x50>)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007ece:	4a0a      	ldr	r2, [pc, #40]	; (8007ef8 <vQueueAddToRegistry+0x50>)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	00db      	lsls	r3, r3, #3
 8007ed4:	4413      	add	r3, r2
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007eda:	e006      	b.n	8007eea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	60fb      	str	r3, [r7, #12]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2b07      	cmp	r3, #7
 8007ee6:	d9e7      	bls.n	8007eb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ee8:	bf00      	nop
 8007eea:	bf00      	nop
 8007eec:	3714      	adds	r7, #20
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	200016a4 	.word	0x200016a4

08007efc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b086      	sub	sp, #24
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007f0c:	f001 fcb2 	bl	8009874 <vPortEnterCritical>
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f16:	b25b      	sxtb	r3, r3
 8007f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f1c:	d103      	bne.n	8007f26 <vQueueWaitForMessageRestricted+0x2a>
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f2c:	b25b      	sxtb	r3, r3
 8007f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f32:	d103      	bne.n	8007f3c <vQueueWaitForMessageRestricted+0x40>
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f3c:	f001 fcca 	bl	80098d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d106      	bne.n	8007f56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	3324      	adds	r3, #36	; 0x24
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	68b9      	ldr	r1, [r7, #8]
 8007f50:	4618      	mov	r0, r3
 8007f52:	f000 fc3b 	bl	80087cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007f56:	6978      	ldr	r0, [r7, #20]
 8007f58:	f7ff ff26 	bl	8007da8 <prvUnlockQueue>
	}
 8007f5c:	bf00      	nop
 8007f5e:	3718      	adds	r7, #24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b08e      	sub	sp, #56	; 0x38
 8007f68:	af04      	add	r7, sp, #16
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10a      	bne.n	8007f8e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7c:	f383 8811 	msr	BASEPRI, r3
 8007f80:	f3bf 8f6f 	isb	sy
 8007f84:	f3bf 8f4f 	dsb	sy
 8007f88:	623b      	str	r3, [r7, #32]
}
 8007f8a:	bf00      	nop
 8007f8c:	e7fe      	b.n	8007f8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d10a      	bne.n	8007faa <xTaskCreateStatic+0x46>
	__asm volatile
 8007f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f98:	f383 8811 	msr	BASEPRI, r3
 8007f9c:	f3bf 8f6f 	isb	sy
 8007fa0:	f3bf 8f4f 	dsb	sy
 8007fa4:	61fb      	str	r3, [r7, #28]
}
 8007fa6:	bf00      	nop
 8007fa8:	e7fe      	b.n	8007fa8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007faa:	235c      	movs	r3, #92	; 0x5c
 8007fac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	2b5c      	cmp	r3, #92	; 0x5c
 8007fb2:	d00a      	beq.n	8007fca <xTaskCreateStatic+0x66>
	__asm volatile
 8007fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb8:	f383 8811 	msr	BASEPRI, r3
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	f3bf 8f4f 	dsb	sy
 8007fc4:	61bb      	str	r3, [r7, #24]
}
 8007fc6:	bf00      	nop
 8007fc8:	e7fe      	b.n	8007fc8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007fca:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d01e      	beq.n	8008010 <xTaskCreateStatic+0xac>
 8007fd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d01b      	beq.n	8008010 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fda:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007fe0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe4:	2202      	movs	r2, #2
 8007fe6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007fea:	2300      	movs	r3, #0
 8007fec:	9303      	str	r3, [sp, #12]
 8007fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff0:	9302      	str	r3, [sp, #8]
 8007ff2:	f107 0314 	add.w	r3, r7, #20
 8007ff6:	9301      	str	r3, [sp, #4]
 8007ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	68b9      	ldr	r1, [r7, #8]
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 f850 	bl	80080a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008008:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800800a:	f000 f8dd 	bl	80081c8 <prvAddNewTaskToReadyList>
 800800e:	e001      	b.n	8008014 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008010:	2300      	movs	r3, #0
 8008012:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008014:	697b      	ldr	r3, [r7, #20]
	}
 8008016:	4618      	mov	r0, r3
 8008018:	3728      	adds	r7, #40	; 0x28
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800801e:	b580      	push	{r7, lr}
 8008020:	b08c      	sub	sp, #48	; 0x30
 8008022:	af04      	add	r7, sp, #16
 8008024:	60f8      	str	r0, [r7, #12]
 8008026:	60b9      	str	r1, [r7, #8]
 8008028:	603b      	str	r3, [r7, #0]
 800802a:	4613      	mov	r3, r2
 800802c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800802e:	88fb      	ldrh	r3, [r7, #6]
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	4618      	mov	r0, r3
 8008034:	f001 fd40 	bl	8009ab8 <pvPortMalloc>
 8008038:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00e      	beq.n	800805e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008040:	205c      	movs	r0, #92	; 0x5c
 8008042:	f001 fd39 	bl	8009ab8 <pvPortMalloc>
 8008046:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d003      	beq.n	8008056 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800804e:	69fb      	ldr	r3, [r7, #28]
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	631a      	str	r2, [r3, #48]	; 0x30
 8008054:	e005      	b.n	8008062 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008056:	6978      	ldr	r0, [r7, #20]
 8008058:	f001 fdfa 	bl	8009c50 <vPortFree>
 800805c:	e001      	b.n	8008062 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800805e:	2300      	movs	r3, #0
 8008060:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d017      	beq.n	8008098 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	2200      	movs	r2, #0
 800806c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008070:	88fa      	ldrh	r2, [r7, #6]
 8008072:	2300      	movs	r3, #0
 8008074:	9303      	str	r3, [sp, #12]
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	9302      	str	r3, [sp, #8]
 800807a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807c:	9301      	str	r3, [sp, #4]
 800807e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	68b9      	ldr	r1, [r7, #8]
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f000 f80e 	bl	80080a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800808c:	69f8      	ldr	r0, [r7, #28]
 800808e:	f000 f89b 	bl	80081c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008092:	2301      	movs	r3, #1
 8008094:	61bb      	str	r3, [r7, #24]
 8008096:	e002      	b.n	800809e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008098:	f04f 33ff 	mov.w	r3, #4294967295
 800809c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800809e:	69bb      	ldr	r3, [r7, #24]
	}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3720      	adds	r7, #32
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b088      	sub	sp, #32
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	607a      	str	r2, [r7, #4]
 80080b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80080b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	461a      	mov	r2, r3
 80080c0:	21a5      	movs	r1, #165	; 0xa5
 80080c2:	f003 fbe8 	bl	800b896 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80080c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80080d0:	3b01      	subs	r3, #1
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	4413      	add	r3, r2
 80080d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	f023 0307 	bic.w	r3, r3, #7
 80080de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	f003 0307 	and.w	r3, r3, #7
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00a      	beq.n	8008100 <prvInitialiseNewTask+0x58>
	__asm volatile
 80080ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ee:	f383 8811 	msr	BASEPRI, r3
 80080f2:	f3bf 8f6f 	isb	sy
 80080f6:	f3bf 8f4f 	dsb	sy
 80080fa:	617b      	str	r3, [r7, #20]
}
 80080fc:	bf00      	nop
 80080fe:	e7fe      	b.n	80080fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d01f      	beq.n	8008146 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008106:	2300      	movs	r3, #0
 8008108:	61fb      	str	r3, [r7, #28]
 800810a:	e012      	b.n	8008132 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	4413      	add	r3, r2
 8008112:	7819      	ldrb	r1, [r3, #0]
 8008114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	4413      	add	r3, r2
 800811a:	3334      	adds	r3, #52	; 0x34
 800811c:	460a      	mov	r2, r1
 800811e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	4413      	add	r3, r2
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d006      	beq.n	800813a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800812c:	69fb      	ldr	r3, [r7, #28]
 800812e:	3301      	adds	r3, #1
 8008130:	61fb      	str	r3, [r7, #28]
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	2b0f      	cmp	r3, #15
 8008136:	d9e9      	bls.n	800810c <prvInitialiseNewTask+0x64>
 8008138:	e000      	b.n	800813c <prvInitialiseNewTask+0x94>
			{
				break;
 800813a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	2200      	movs	r2, #0
 8008140:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008144:	e003      	b.n	800814e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008148:	2200      	movs	r2, #0
 800814a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800814e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008150:	2b37      	cmp	r3, #55	; 0x37
 8008152:	d901      	bls.n	8008158 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008154:	2337      	movs	r3, #55	; 0x37
 8008156:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800815a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800815c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800815e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008162:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008166:	2200      	movs	r2, #0
 8008168:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800816a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800816c:	3304      	adds	r3, #4
 800816e:	4618      	mov	r0, r3
 8008170:	f7fe fea8 	bl	8006ec4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008176:	3318      	adds	r3, #24
 8008178:	4618      	mov	r0, r3
 800817a:	f7fe fea3 	bl	8006ec4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800817e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008180:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008182:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008186:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800818a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800818e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008190:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008192:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008196:	2200      	movs	r2, #0
 8008198:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800819a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800819c:	2200      	movs	r2, #0
 800819e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	68f9      	ldr	r1, [r7, #12]
 80081a6:	69b8      	ldr	r0, [r7, #24]
 80081a8:	f001 fa36 	bl	8009618 <pxPortInitialiseStack>
 80081ac:	4602      	mov	r2, r0
 80081ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80081b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80081b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081be:	bf00      	nop
 80081c0:	3720      	adds	r7, #32
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
	...

080081c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80081d0:	f001 fb50 	bl	8009874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80081d4:	4b2d      	ldr	r3, [pc, #180]	; (800828c <prvAddNewTaskToReadyList+0xc4>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	3301      	adds	r3, #1
 80081da:	4a2c      	ldr	r2, [pc, #176]	; (800828c <prvAddNewTaskToReadyList+0xc4>)
 80081dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80081de:	4b2c      	ldr	r3, [pc, #176]	; (8008290 <prvAddNewTaskToReadyList+0xc8>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d109      	bne.n	80081fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80081e6:	4a2a      	ldr	r2, [pc, #168]	; (8008290 <prvAddNewTaskToReadyList+0xc8>)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80081ec:	4b27      	ldr	r3, [pc, #156]	; (800828c <prvAddNewTaskToReadyList+0xc4>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2b01      	cmp	r3, #1
 80081f2:	d110      	bne.n	8008216 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80081f4:	f000 fc16 	bl	8008a24 <prvInitialiseTaskLists>
 80081f8:	e00d      	b.n	8008216 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80081fa:	4b26      	ldr	r3, [pc, #152]	; (8008294 <prvAddNewTaskToReadyList+0xcc>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d109      	bne.n	8008216 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008202:	4b23      	ldr	r3, [pc, #140]	; (8008290 <prvAddNewTaskToReadyList+0xc8>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800820c:	429a      	cmp	r2, r3
 800820e:	d802      	bhi.n	8008216 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008210:	4a1f      	ldr	r2, [pc, #124]	; (8008290 <prvAddNewTaskToReadyList+0xc8>)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008216:	4b20      	ldr	r3, [pc, #128]	; (8008298 <prvAddNewTaskToReadyList+0xd0>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	3301      	adds	r3, #1
 800821c:	4a1e      	ldr	r2, [pc, #120]	; (8008298 <prvAddNewTaskToReadyList+0xd0>)
 800821e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008220:	4b1d      	ldr	r3, [pc, #116]	; (8008298 <prvAddNewTaskToReadyList+0xd0>)
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800822c:	4b1b      	ldr	r3, [pc, #108]	; (800829c <prvAddNewTaskToReadyList+0xd4>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	429a      	cmp	r2, r3
 8008232:	d903      	bls.n	800823c <prvAddNewTaskToReadyList+0x74>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008238:	4a18      	ldr	r2, [pc, #96]	; (800829c <prvAddNewTaskToReadyList+0xd4>)
 800823a:	6013      	str	r3, [r2, #0]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008240:	4613      	mov	r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4413      	add	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4a15      	ldr	r2, [pc, #84]	; (80082a0 <prvAddNewTaskToReadyList+0xd8>)
 800824a:	441a      	add	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	3304      	adds	r3, #4
 8008250:	4619      	mov	r1, r3
 8008252:	4610      	mov	r0, r2
 8008254:	f7fe fe43 	bl	8006ede <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008258:	f001 fb3c 	bl	80098d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800825c:	4b0d      	ldr	r3, [pc, #52]	; (8008294 <prvAddNewTaskToReadyList+0xcc>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d00e      	beq.n	8008282 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008264:	4b0a      	ldr	r3, [pc, #40]	; (8008290 <prvAddNewTaskToReadyList+0xc8>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800826e:	429a      	cmp	r2, r3
 8008270:	d207      	bcs.n	8008282 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008272:	4b0c      	ldr	r3, [pc, #48]	; (80082a4 <prvAddNewTaskToReadyList+0xdc>)
 8008274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008278:	601a      	str	r2, [r3, #0]
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008282:	bf00      	nop
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	20001bb8 	.word	0x20001bb8
 8008290:	200016e4 	.word	0x200016e4
 8008294:	20001bc4 	.word	0x20001bc4
 8008298:	20001bd4 	.word	0x20001bd4
 800829c:	20001bc0 	.word	0x20001bc0
 80082a0:	200016e8 	.word	0x200016e8
 80082a4:	e000ed04 	.word	0xe000ed04

080082a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80082b0:	2300      	movs	r3, #0
 80082b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d017      	beq.n	80082ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80082ba:	4b13      	ldr	r3, [pc, #76]	; (8008308 <vTaskDelay+0x60>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d00a      	beq.n	80082d8 <vTaskDelay+0x30>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	60bb      	str	r3, [r7, #8]
}
 80082d4:	bf00      	nop
 80082d6:	e7fe      	b.n	80082d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80082d8:	f000 f880 	bl	80083dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80082dc:	2100      	movs	r1, #0
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fdf8 	bl	8008ed4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80082e4:	f000 f888 	bl	80083f8 <xTaskResumeAll>
 80082e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d107      	bne.n	8008300 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80082f0:	4b06      	ldr	r3, [pc, #24]	; (800830c <vTaskDelay+0x64>)
 80082f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082f6:	601a      	str	r2, [r3, #0]
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008300:	bf00      	nop
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	20001be0 	.word	0x20001be0
 800830c:	e000ed04 	.word	0xe000ed04

08008310 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b08a      	sub	sp, #40	; 0x28
 8008314:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008316:	2300      	movs	r3, #0
 8008318:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800831e:	463a      	mov	r2, r7
 8008320:	1d39      	adds	r1, r7, #4
 8008322:	f107 0308 	add.w	r3, r7, #8
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe fd78 	bl	8006e1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800832c:	6839      	ldr	r1, [r7, #0]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	9202      	str	r2, [sp, #8]
 8008334:	9301      	str	r3, [sp, #4]
 8008336:	2300      	movs	r3, #0
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	2300      	movs	r3, #0
 800833c:	460a      	mov	r2, r1
 800833e:	4921      	ldr	r1, [pc, #132]	; (80083c4 <vTaskStartScheduler+0xb4>)
 8008340:	4821      	ldr	r0, [pc, #132]	; (80083c8 <vTaskStartScheduler+0xb8>)
 8008342:	f7ff fe0f 	bl	8007f64 <xTaskCreateStatic>
 8008346:	4603      	mov	r3, r0
 8008348:	4a20      	ldr	r2, [pc, #128]	; (80083cc <vTaskStartScheduler+0xbc>)
 800834a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800834c:	4b1f      	ldr	r3, [pc, #124]	; (80083cc <vTaskStartScheduler+0xbc>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d002      	beq.n	800835a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008354:	2301      	movs	r3, #1
 8008356:	617b      	str	r3, [r7, #20]
 8008358:	e001      	b.n	800835e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800835a:	2300      	movs	r3, #0
 800835c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	2b01      	cmp	r3, #1
 8008362:	d102      	bne.n	800836a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008364:	f000 fe0a 	bl	8008f7c <xTimerCreateTimerTask>
 8008368:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	2b01      	cmp	r3, #1
 800836e:	d116      	bne.n	800839e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008374:	f383 8811 	msr	BASEPRI, r3
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	613b      	str	r3, [r7, #16]
}
 8008382:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008384:	4b12      	ldr	r3, [pc, #72]	; (80083d0 <vTaskStartScheduler+0xc0>)
 8008386:	f04f 32ff 	mov.w	r2, #4294967295
 800838a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800838c:	4b11      	ldr	r3, [pc, #68]	; (80083d4 <vTaskStartScheduler+0xc4>)
 800838e:	2201      	movs	r2, #1
 8008390:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008392:	4b11      	ldr	r3, [pc, #68]	; (80083d8 <vTaskStartScheduler+0xc8>)
 8008394:	2200      	movs	r2, #0
 8008396:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008398:	f001 f9ca 	bl	8009730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800839c:	e00e      	b.n	80083bc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a4:	d10a      	bne.n	80083bc <vTaskStartScheduler+0xac>
	__asm volatile
 80083a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	60fb      	str	r3, [r7, #12]
}
 80083b8:	bf00      	nop
 80083ba:	e7fe      	b.n	80083ba <vTaskStartScheduler+0xaa>
}
 80083bc:	bf00      	nop
 80083be:	3718      	adds	r7, #24
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	0800f620 	.word	0x0800f620
 80083c8:	080089f5 	.word	0x080089f5
 80083cc:	20001bdc 	.word	0x20001bdc
 80083d0:	20001bd8 	.word	0x20001bd8
 80083d4:	20001bc4 	.word	0x20001bc4
 80083d8:	20001bbc 	.word	0x20001bbc

080083dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80083dc:	b480      	push	{r7}
 80083de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80083e0:	4b04      	ldr	r3, [pc, #16]	; (80083f4 <vTaskSuspendAll+0x18>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	3301      	adds	r3, #1
 80083e6:	4a03      	ldr	r2, [pc, #12]	; (80083f4 <vTaskSuspendAll+0x18>)
 80083e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80083ea:	bf00      	nop
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	20001be0 	.word	0x20001be0

080083f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80083fe:	2300      	movs	r3, #0
 8008400:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008402:	2300      	movs	r3, #0
 8008404:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008406:	4b42      	ldr	r3, [pc, #264]	; (8008510 <xTaskResumeAll+0x118>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10a      	bne.n	8008424 <xTaskResumeAll+0x2c>
	__asm volatile
 800840e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008412:	f383 8811 	msr	BASEPRI, r3
 8008416:	f3bf 8f6f 	isb	sy
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	603b      	str	r3, [r7, #0]
}
 8008420:	bf00      	nop
 8008422:	e7fe      	b.n	8008422 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008424:	f001 fa26 	bl	8009874 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008428:	4b39      	ldr	r3, [pc, #228]	; (8008510 <xTaskResumeAll+0x118>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	3b01      	subs	r3, #1
 800842e:	4a38      	ldr	r2, [pc, #224]	; (8008510 <xTaskResumeAll+0x118>)
 8008430:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008432:	4b37      	ldr	r3, [pc, #220]	; (8008510 <xTaskResumeAll+0x118>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d162      	bne.n	8008500 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800843a:	4b36      	ldr	r3, [pc, #216]	; (8008514 <xTaskResumeAll+0x11c>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d05e      	beq.n	8008500 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008442:	e02f      	b.n	80084a4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008444:	4b34      	ldr	r3, [pc, #208]	; (8008518 <xTaskResumeAll+0x120>)
 8008446:	68db      	ldr	r3, [r3, #12]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	3318      	adds	r3, #24
 8008450:	4618      	mov	r0, r3
 8008452:	f7fe fda1 	bl	8006f98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3304      	adds	r3, #4
 800845a:	4618      	mov	r0, r3
 800845c:	f7fe fd9c 	bl	8006f98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008464:	4b2d      	ldr	r3, [pc, #180]	; (800851c <xTaskResumeAll+0x124>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	429a      	cmp	r2, r3
 800846a:	d903      	bls.n	8008474 <xTaskResumeAll+0x7c>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008470:	4a2a      	ldr	r2, [pc, #168]	; (800851c <xTaskResumeAll+0x124>)
 8008472:	6013      	str	r3, [r2, #0]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008478:	4613      	mov	r3, r2
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	4413      	add	r3, r2
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4a27      	ldr	r2, [pc, #156]	; (8008520 <xTaskResumeAll+0x128>)
 8008482:	441a      	add	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	3304      	adds	r3, #4
 8008488:	4619      	mov	r1, r3
 800848a:	4610      	mov	r0, r2
 800848c:	f7fe fd27 	bl	8006ede <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008494:	4b23      	ldr	r3, [pc, #140]	; (8008524 <xTaskResumeAll+0x12c>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800849a:	429a      	cmp	r2, r3
 800849c:	d302      	bcc.n	80084a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800849e:	4b22      	ldr	r3, [pc, #136]	; (8008528 <xTaskResumeAll+0x130>)
 80084a0:	2201      	movs	r2, #1
 80084a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80084a4:	4b1c      	ldr	r3, [pc, #112]	; (8008518 <xTaskResumeAll+0x120>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d1cb      	bne.n	8008444 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d001      	beq.n	80084b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80084b2:	f000 fb55 	bl	8008b60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80084b6:	4b1d      	ldr	r3, [pc, #116]	; (800852c <xTaskResumeAll+0x134>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d010      	beq.n	80084e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80084c2:	f000 f847 	bl	8008554 <xTaskIncrementTick>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d002      	beq.n	80084d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80084cc:	4b16      	ldr	r3, [pc, #88]	; (8008528 <xTaskResumeAll+0x130>)
 80084ce:	2201      	movs	r2, #1
 80084d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	3b01      	subs	r3, #1
 80084d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1f1      	bne.n	80084c2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80084de:	4b13      	ldr	r3, [pc, #76]	; (800852c <xTaskResumeAll+0x134>)
 80084e0:	2200      	movs	r2, #0
 80084e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80084e4:	4b10      	ldr	r3, [pc, #64]	; (8008528 <xTaskResumeAll+0x130>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d009      	beq.n	8008500 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80084ec:	2301      	movs	r3, #1
 80084ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80084f0:	4b0f      	ldr	r3, [pc, #60]	; (8008530 <xTaskResumeAll+0x138>)
 80084f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	f3bf 8f4f 	dsb	sy
 80084fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008500:	f001 f9e8 	bl	80098d4 <vPortExitCritical>

	return xAlreadyYielded;
 8008504:	68bb      	ldr	r3, [r7, #8]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	20001be0 	.word	0x20001be0
 8008514:	20001bb8 	.word	0x20001bb8
 8008518:	20001b78 	.word	0x20001b78
 800851c:	20001bc0 	.word	0x20001bc0
 8008520:	200016e8 	.word	0x200016e8
 8008524:	200016e4 	.word	0x200016e4
 8008528:	20001bcc 	.word	0x20001bcc
 800852c:	20001bc8 	.word	0x20001bc8
 8008530:	e000ed04 	.word	0xe000ed04

08008534 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800853a:	4b05      	ldr	r3, [pc, #20]	; (8008550 <xTaskGetTickCount+0x1c>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008540:	687b      	ldr	r3, [r7, #4]
}
 8008542:	4618      	mov	r0, r3
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	20001bbc 	.word	0x20001bbc

08008554 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800855a:	2300      	movs	r3, #0
 800855c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800855e:	4b4f      	ldr	r3, [pc, #316]	; (800869c <xTaskIncrementTick+0x148>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	f040 808f 	bne.w	8008686 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008568:	4b4d      	ldr	r3, [pc, #308]	; (80086a0 <xTaskIncrementTick+0x14c>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	3301      	adds	r3, #1
 800856e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008570:	4a4b      	ldr	r2, [pc, #300]	; (80086a0 <xTaskIncrementTick+0x14c>)
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d120      	bne.n	80085be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800857c:	4b49      	ldr	r3, [pc, #292]	; (80086a4 <xTaskIncrementTick+0x150>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d00a      	beq.n	800859c <xTaskIncrementTick+0x48>
	__asm volatile
 8008586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800858a:	f383 8811 	msr	BASEPRI, r3
 800858e:	f3bf 8f6f 	isb	sy
 8008592:	f3bf 8f4f 	dsb	sy
 8008596:	603b      	str	r3, [r7, #0]
}
 8008598:	bf00      	nop
 800859a:	e7fe      	b.n	800859a <xTaskIncrementTick+0x46>
 800859c:	4b41      	ldr	r3, [pc, #260]	; (80086a4 <xTaskIncrementTick+0x150>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	60fb      	str	r3, [r7, #12]
 80085a2:	4b41      	ldr	r3, [pc, #260]	; (80086a8 <xTaskIncrementTick+0x154>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a3f      	ldr	r2, [pc, #252]	; (80086a4 <xTaskIncrementTick+0x150>)
 80085a8:	6013      	str	r3, [r2, #0]
 80085aa:	4a3f      	ldr	r2, [pc, #252]	; (80086a8 <xTaskIncrementTick+0x154>)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	4b3e      	ldr	r3, [pc, #248]	; (80086ac <xTaskIncrementTick+0x158>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	3301      	adds	r3, #1
 80085b6:	4a3d      	ldr	r2, [pc, #244]	; (80086ac <xTaskIncrementTick+0x158>)
 80085b8:	6013      	str	r3, [r2, #0]
 80085ba:	f000 fad1 	bl	8008b60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80085be:	4b3c      	ldr	r3, [pc, #240]	; (80086b0 <xTaskIncrementTick+0x15c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d349      	bcc.n	800865c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085c8:	4b36      	ldr	r3, [pc, #216]	; (80086a4 <xTaskIncrementTick+0x150>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d104      	bne.n	80085dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085d2:	4b37      	ldr	r3, [pc, #220]	; (80086b0 <xTaskIncrementTick+0x15c>)
 80085d4:	f04f 32ff 	mov.w	r2, #4294967295
 80085d8:	601a      	str	r2, [r3, #0]
					break;
 80085da:	e03f      	b.n	800865c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085dc:	4b31      	ldr	r3, [pc, #196]	; (80086a4 <xTaskIncrementTick+0x150>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80085ec:	693a      	ldr	r2, [r7, #16]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d203      	bcs.n	80085fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085f4:	4a2e      	ldr	r2, [pc, #184]	; (80086b0 <xTaskIncrementTick+0x15c>)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80085fa:	e02f      	b.n	800865c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	3304      	adds	r3, #4
 8008600:	4618      	mov	r0, r3
 8008602:	f7fe fcc9 	bl	8006f98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860a:	2b00      	cmp	r3, #0
 800860c:	d004      	beq.n	8008618 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	3318      	adds	r3, #24
 8008612:	4618      	mov	r0, r3
 8008614:	f7fe fcc0 	bl	8006f98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800861c:	4b25      	ldr	r3, [pc, #148]	; (80086b4 <xTaskIncrementTick+0x160>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	429a      	cmp	r2, r3
 8008622:	d903      	bls.n	800862c <xTaskIncrementTick+0xd8>
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008628:	4a22      	ldr	r2, [pc, #136]	; (80086b4 <xTaskIncrementTick+0x160>)
 800862a:	6013      	str	r3, [r2, #0]
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008630:	4613      	mov	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	4413      	add	r3, r2
 8008636:	009b      	lsls	r3, r3, #2
 8008638:	4a1f      	ldr	r2, [pc, #124]	; (80086b8 <xTaskIncrementTick+0x164>)
 800863a:	441a      	add	r2, r3
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	3304      	adds	r3, #4
 8008640:	4619      	mov	r1, r3
 8008642:	4610      	mov	r0, r2
 8008644:	f7fe fc4b 	bl	8006ede <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800864c:	4b1b      	ldr	r3, [pc, #108]	; (80086bc <xTaskIncrementTick+0x168>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008652:	429a      	cmp	r2, r3
 8008654:	d3b8      	bcc.n	80085c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008656:	2301      	movs	r3, #1
 8008658:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800865a:	e7b5      	b.n	80085c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800865c:	4b17      	ldr	r3, [pc, #92]	; (80086bc <xTaskIncrementTick+0x168>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008662:	4915      	ldr	r1, [pc, #84]	; (80086b8 <xTaskIncrementTick+0x164>)
 8008664:	4613      	mov	r3, r2
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	4413      	add	r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	440b      	add	r3, r1
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b01      	cmp	r3, #1
 8008672:	d901      	bls.n	8008678 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008674:	2301      	movs	r3, #1
 8008676:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008678:	4b11      	ldr	r3, [pc, #68]	; (80086c0 <xTaskIncrementTick+0x16c>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d007      	beq.n	8008690 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008680:	2301      	movs	r3, #1
 8008682:	617b      	str	r3, [r7, #20]
 8008684:	e004      	b.n	8008690 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008686:	4b0f      	ldr	r3, [pc, #60]	; (80086c4 <xTaskIncrementTick+0x170>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	3301      	adds	r3, #1
 800868c:	4a0d      	ldr	r2, [pc, #52]	; (80086c4 <xTaskIncrementTick+0x170>)
 800868e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008690:	697b      	ldr	r3, [r7, #20]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	20001be0 	.word	0x20001be0
 80086a0:	20001bbc 	.word	0x20001bbc
 80086a4:	20001b70 	.word	0x20001b70
 80086a8:	20001b74 	.word	0x20001b74
 80086ac:	20001bd0 	.word	0x20001bd0
 80086b0:	20001bd8 	.word	0x20001bd8
 80086b4:	20001bc0 	.word	0x20001bc0
 80086b8:	200016e8 	.word	0x200016e8
 80086bc:	200016e4 	.word	0x200016e4
 80086c0:	20001bcc 	.word	0x20001bcc
 80086c4:	20001bc8 	.word	0x20001bc8

080086c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80086c8:	b480      	push	{r7}
 80086ca:	b085      	sub	sp, #20
 80086cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80086ce:	4b28      	ldr	r3, [pc, #160]	; (8008770 <vTaskSwitchContext+0xa8>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d003      	beq.n	80086de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80086d6:	4b27      	ldr	r3, [pc, #156]	; (8008774 <vTaskSwitchContext+0xac>)
 80086d8:	2201      	movs	r2, #1
 80086da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80086dc:	e041      	b.n	8008762 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80086de:	4b25      	ldr	r3, [pc, #148]	; (8008774 <vTaskSwitchContext+0xac>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086e4:	4b24      	ldr	r3, [pc, #144]	; (8008778 <vTaskSwitchContext+0xb0>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	60fb      	str	r3, [r7, #12]
 80086ea:	e010      	b.n	800870e <vTaskSwitchContext+0x46>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d10a      	bne.n	8008708 <vTaskSwitchContext+0x40>
	__asm volatile
 80086f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	607b      	str	r3, [r7, #4]
}
 8008704:	bf00      	nop
 8008706:	e7fe      	b.n	8008706 <vTaskSwitchContext+0x3e>
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	3b01      	subs	r3, #1
 800870c:	60fb      	str	r3, [r7, #12]
 800870e:	491b      	ldr	r1, [pc, #108]	; (800877c <vTaskSwitchContext+0xb4>)
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	4613      	mov	r3, r2
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	4413      	add	r3, r2
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	440b      	add	r3, r1
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d0e4      	beq.n	80086ec <vTaskSwitchContext+0x24>
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	4613      	mov	r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	4413      	add	r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	4a13      	ldr	r2, [pc, #76]	; (800877c <vTaskSwitchContext+0xb4>)
 800872e:	4413      	add	r3, r2
 8008730:	60bb      	str	r3, [r7, #8]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	685a      	ldr	r2, [r3, #4]
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	605a      	str	r2, [r3, #4]
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	3308      	adds	r3, #8
 8008744:	429a      	cmp	r2, r3
 8008746:	d104      	bne.n	8008752 <vTaskSwitchContext+0x8a>
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	685a      	ldr	r2, [r3, #4]
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	605a      	str	r2, [r3, #4]
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	4a09      	ldr	r2, [pc, #36]	; (8008780 <vTaskSwitchContext+0xb8>)
 800875a:	6013      	str	r3, [r2, #0]
 800875c:	4a06      	ldr	r2, [pc, #24]	; (8008778 <vTaskSwitchContext+0xb0>)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6013      	str	r3, [r2, #0]
}
 8008762:	bf00      	nop
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	20001be0 	.word	0x20001be0
 8008774:	20001bcc 	.word	0x20001bcc
 8008778:	20001bc0 	.word	0x20001bc0
 800877c:	200016e8 	.word	0x200016e8
 8008780:	200016e4 	.word	0x200016e4

08008784 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10a      	bne.n	80087aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	60fb      	str	r3, [r7, #12]
}
 80087a6:	bf00      	nop
 80087a8:	e7fe      	b.n	80087a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80087aa:	4b07      	ldr	r3, [pc, #28]	; (80087c8 <vTaskPlaceOnEventList+0x44>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	3318      	adds	r3, #24
 80087b0:	4619      	mov	r1, r3
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f7fe fbb7 	bl	8006f26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80087b8:	2101      	movs	r1, #1
 80087ba:	6838      	ldr	r0, [r7, #0]
 80087bc:	f000 fb8a 	bl	8008ed4 <prvAddCurrentTaskToDelayedList>
}
 80087c0:	bf00      	nop
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	200016e4 	.word	0x200016e4

080087cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b086      	sub	sp, #24
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10a      	bne.n	80087f4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	617b      	str	r3, [r7, #20]
}
 80087f0:	bf00      	nop
 80087f2:	e7fe      	b.n	80087f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80087f4:	4b0a      	ldr	r3, [pc, #40]	; (8008820 <vTaskPlaceOnEventListRestricted+0x54>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	3318      	adds	r3, #24
 80087fa:	4619      	mov	r1, r3
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f7fe fb6e 	bl	8006ede <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d002      	beq.n	800880e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008808:	f04f 33ff 	mov.w	r3, #4294967295
 800880c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800880e:	6879      	ldr	r1, [r7, #4]
 8008810:	68b8      	ldr	r0, [r7, #8]
 8008812:	f000 fb5f 	bl	8008ed4 <prvAddCurrentTaskToDelayedList>
	}
 8008816:	bf00      	nop
 8008818:	3718      	adds	r7, #24
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	200016e4 	.word	0x200016e4

08008824 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b086      	sub	sp, #24
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	68db      	ldr	r3, [r3, #12]
 8008832:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d10a      	bne.n	8008850 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800883a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883e:	f383 8811 	msr	BASEPRI, r3
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	f3bf 8f4f 	dsb	sy
 800884a:	60fb      	str	r3, [r7, #12]
}
 800884c:	bf00      	nop
 800884e:	e7fe      	b.n	800884e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	3318      	adds	r3, #24
 8008854:	4618      	mov	r0, r3
 8008856:	f7fe fb9f 	bl	8006f98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800885a:	4b1e      	ldr	r3, [pc, #120]	; (80088d4 <xTaskRemoveFromEventList+0xb0>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d11d      	bne.n	800889e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	3304      	adds	r3, #4
 8008866:	4618      	mov	r0, r3
 8008868:	f7fe fb96 	bl	8006f98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008870:	4b19      	ldr	r3, [pc, #100]	; (80088d8 <xTaskRemoveFromEventList+0xb4>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	429a      	cmp	r2, r3
 8008876:	d903      	bls.n	8008880 <xTaskRemoveFromEventList+0x5c>
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800887c:	4a16      	ldr	r2, [pc, #88]	; (80088d8 <xTaskRemoveFromEventList+0xb4>)
 800887e:	6013      	str	r3, [r2, #0]
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008884:	4613      	mov	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4413      	add	r3, r2
 800888a:	009b      	lsls	r3, r3, #2
 800888c:	4a13      	ldr	r2, [pc, #76]	; (80088dc <xTaskRemoveFromEventList+0xb8>)
 800888e:	441a      	add	r2, r3
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	3304      	adds	r3, #4
 8008894:	4619      	mov	r1, r3
 8008896:	4610      	mov	r0, r2
 8008898:	f7fe fb21 	bl	8006ede <vListInsertEnd>
 800889c:	e005      	b.n	80088aa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	3318      	adds	r3, #24
 80088a2:	4619      	mov	r1, r3
 80088a4:	480e      	ldr	r0, [pc, #56]	; (80088e0 <xTaskRemoveFromEventList+0xbc>)
 80088a6:	f7fe fb1a 	bl	8006ede <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088ae:	4b0d      	ldr	r3, [pc, #52]	; (80088e4 <xTaskRemoveFromEventList+0xc0>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d905      	bls.n	80088c4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80088b8:	2301      	movs	r3, #1
 80088ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80088bc:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <xTaskRemoveFromEventList+0xc4>)
 80088be:	2201      	movs	r2, #1
 80088c0:	601a      	str	r2, [r3, #0]
 80088c2:	e001      	b.n	80088c8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80088c4:	2300      	movs	r3, #0
 80088c6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80088c8:	697b      	ldr	r3, [r7, #20]
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	20001be0 	.word	0x20001be0
 80088d8:	20001bc0 	.word	0x20001bc0
 80088dc:	200016e8 	.word	0x200016e8
 80088e0:	20001b78 	.word	0x20001b78
 80088e4:	200016e4 	.word	0x200016e4
 80088e8:	20001bcc 	.word	0x20001bcc

080088ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80088f4:	4b06      	ldr	r3, [pc, #24]	; (8008910 <vTaskInternalSetTimeOutState+0x24>)
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80088fc:	4b05      	ldr	r3, [pc, #20]	; (8008914 <vTaskInternalSetTimeOutState+0x28>)
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	605a      	str	r2, [r3, #4]
}
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890e:	4770      	bx	lr
 8008910:	20001bd0 	.word	0x20001bd0
 8008914:	20001bbc 	.word	0x20001bbc

08008918 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b088      	sub	sp, #32
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d10a      	bne.n	800893e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800892c:	f383 8811 	msr	BASEPRI, r3
 8008930:	f3bf 8f6f 	isb	sy
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	613b      	str	r3, [r7, #16]
}
 800893a:	bf00      	nop
 800893c:	e7fe      	b.n	800893c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d10a      	bne.n	800895a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008948:	f383 8811 	msr	BASEPRI, r3
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f3bf 8f4f 	dsb	sy
 8008954:	60fb      	str	r3, [r7, #12]
}
 8008956:	bf00      	nop
 8008958:	e7fe      	b.n	8008958 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800895a:	f000 ff8b 	bl	8009874 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800895e:	4b1d      	ldr	r3, [pc, #116]	; (80089d4 <xTaskCheckForTimeOut+0xbc>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	69ba      	ldr	r2, [r7, #24]
 800896a:	1ad3      	subs	r3, r2, r3
 800896c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008976:	d102      	bne.n	800897e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008978:	2300      	movs	r3, #0
 800897a:	61fb      	str	r3, [r7, #28]
 800897c:	e023      	b.n	80089c6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	4b15      	ldr	r3, [pc, #84]	; (80089d8 <xTaskCheckForTimeOut+0xc0>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	429a      	cmp	r2, r3
 8008988:	d007      	beq.n	800899a <xTaskCheckForTimeOut+0x82>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	69ba      	ldr	r2, [r7, #24]
 8008990:	429a      	cmp	r2, r3
 8008992:	d302      	bcc.n	800899a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008994:	2301      	movs	r3, #1
 8008996:	61fb      	str	r3, [r7, #28]
 8008998:	e015      	b.n	80089c6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	697a      	ldr	r2, [r7, #20]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d20b      	bcs.n	80089bc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	1ad2      	subs	r2, r2, r3
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff ff9b 	bl	80088ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80089b6:	2300      	movs	r3, #0
 80089b8:	61fb      	str	r3, [r7, #28]
 80089ba:	e004      	b.n	80089c6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	2200      	movs	r2, #0
 80089c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80089c2:	2301      	movs	r3, #1
 80089c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80089c6:	f000 ff85 	bl	80098d4 <vPortExitCritical>

	return xReturn;
 80089ca:	69fb      	ldr	r3, [r7, #28]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3720      	adds	r7, #32
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	20001bbc 	.word	0x20001bbc
 80089d8:	20001bd0 	.word	0x20001bd0

080089dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80089dc:	b480      	push	{r7}
 80089de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80089e0:	4b03      	ldr	r3, [pc, #12]	; (80089f0 <vTaskMissedYield+0x14>)
 80089e2:	2201      	movs	r2, #1
 80089e4:	601a      	str	r2, [r3, #0]
}
 80089e6:	bf00      	nop
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr
 80089f0:	20001bcc 	.word	0x20001bcc

080089f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089fc:	f000 f852 	bl	8008aa4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a00:	4b06      	ldr	r3, [pc, #24]	; (8008a1c <prvIdleTask+0x28>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d9f9      	bls.n	80089fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8008a08:	4b05      	ldr	r3, [pc, #20]	; (8008a20 <prvIdleTask+0x2c>)
 8008a0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a0e:	601a      	str	r2, [r3, #0]
 8008a10:	f3bf 8f4f 	dsb	sy
 8008a14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a18:	e7f0      	b.n	80089fc <prvIdleTask+0x8>
 8008a1a:	bf00      	nop
 8008a1c:	200016e8 	.word	0x200016e8
 8008a20:	e000ed04 	.word	0xe000ed04

08008a24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	607b      	str	r3, [r7, #4]
 8008a2e:	e00c      	b.n	8008a4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	4613      	mov	r3, r2
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	4413      	add	r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	4a12      	ldr	r2, [pc, #72]	; (8008a84 <prvInitialiseTaskLists+0x60>)
 8008a3c:	4413      	add	r3, r2
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7fe fa20 	bl	8006e84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	3301      	adds	r3, #1
 8008a48:	607b      	str	r3, [r7, #4]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2b37      	cmp	r3, #55	; 0x37
 8008a4e:	d9ef      	bls.n	8008a30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a50:	480d      	ldr	r0, [pc, #52]	; (8008a88 <prvInitialiseTaskLists+0x64>)
 8008a52:	f7fe fa17 	bl	8006e84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a56:	480d      	ldr	r0, [pc, #52]	; (8008a8c <prvInitialiseTaskLists+0x68>)
 8008a58:	f7fe fa14 	bl	8006e84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a5c:	480c      	ldr	r0, [pc, #48]	; (8008a90 <prvInitialiseTaskLists+0x6c>)
 8008a5e:	f7fe fa11 	bl	8006e84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a62:	480c      	ldr	r0, [pc, #48]	; (8008a94 <prvInitialiseTaskLists+0x70>)
 8008a64:	f7fe fa0e 	bl	8006e84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a68:	480b      	ldr	r0, [pc, #44]	; (8008a98 <prvInitialiseTaskLists+0x74>)
 8008a6a:	f7fe fa0b 	bl	8006e84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a6e:	4b0b      	ldr	r3, [pc, #44]	; (8008a9c <prvInitialiseTaskLists+0x78>)
 8008a70:	4a05      	ldr	r2, [pc, #20]	; (8008a88 <prvInitialiseTaskLists+0x64>)
 8008a72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a74:	4b0a      	ldr	r3, [pc, #40]	; (8008aa0 <prvInitialiseTaskLists+0x7c>)
 8008a76:	4a05      	ldr	r2, [pc, #20]	; (8008a8c <prvInitialiseTaskLists+0x68>)
 8008a78:	601a      	str	r2, [r3, #0]
}
 8008a7a:	bf00      	nop
 8008a7c:	3708      	adds	r7, #8
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	200016e8 	.word	0x200016e8
 8008a88:	20001b48 	.word	0x20001b48
 8008a8c:	20001b5c 	.word	0x20001b5c
 8008a90:	20001b78 	.word	0x20001b78
 8008a94:	20001b8c 	.word	0x20001b8c
 8008a98:	20001ba4 	.word	0x20001ba4
 8008a9c:	20001b70 	.word	0x20001b70
 8008aa0:	20001b74 	.word	0x20001b74

08008aa4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008aaa:	e019      	b.n	8008ae0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008aac:	f000 fee2 	bl	8009874 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ab0:	4b10      	ldr	r3, [pc, #64]	; (8008af4 <prvCheckTasksWaitingTermination+0x50>)
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	3304      	adds	r3, #4
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7fe fa6b 	bl	8006f98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008ac2:	4b0d      	ldr	r3, [pc, #52]	; (8008af8 <prvCheckTasksWaitingTermination+0x54>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	4a0b      	ldr	r2, [pc, #44]	; (8008af8 <prvCheckTasksWaitingTermination+0x54>)
 8008aca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008acc:	4b0b      	ldr	r3, [pc, #44]	; (8008afc <prvCheckTasksWaitingTermination+0x58>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	4a0a      	ldr	r2, [pc, #40]	; (8008afc <prvCheckTasksWaitingTermination+0x58>)
 8008ad4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008ad6:	f000 fefd 	bl	80098d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f810 	bl	8008b00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ae0:	4b06      	ldr	r3, [pc, #24]	; (8008afc <prvCheckTasksWaitingTermination+0x58>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d1e1      	bne.n	8008aac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ae8:	bf00      	nop
 8008aea:	bf00      	nop
 8008aec:	3708      	adds	r7, #8
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	20001b8c 	.word	0x20001b8c
 8008af8:	20001bb8 	.word	0x20001bb8
 8008afc:	20001ba0 	.word	0x20001ba0

08008b00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d108      	bne.n	8008b24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b16:	4618      	mov	r0, r3
 8008b18:	f001 f89a 	bl	8009c50 <vPortFree>
				vPortFree( pxTCB );
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f001 f897 	bl	8009c50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b22:	e018      	b.n	8008b56 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d103      	bne.n	8008b36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f001 f88e 	bl	8009c50 <vPortFree>
	}
 8008b34:	e00f      	b.n	8008b56 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008b3c:	2b02      	cmp	r3, #2
 8008b3e:	d00a      	beq.n	8008b56 <prvDeleteTCB+0x56>
	__asm volatile
 8008b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	60fb      	str	r3, [r7, #12]
}
 8008b52:	bf00      	nop
 8008b54:	e7fe      	b.n	8008b54 <prvDeleteTCB+0x54>
	}
 8008b56:	bf00      	nop
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
	...

08008b60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b60:	b480      	push	{r7}
 8008b62:	b083      	sub	sp, #12
 8008b64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b66:	4b0c      	ldr	r3, [pc, #48]	; (8008b98 <prvResetNextTaskUnblockTime+0x38>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d104      	bne.n	8008b7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b70:	4b0a      	ldr	r3, [pc, #40]	; (8008b9c <prvResetNextTaskUnblockTime+0x3c>)
 8008b72:	f04f 32ff 	mov.w	r2, #4294967295
 8008b76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b78:	e008      	b.n	8008b8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b7a:	4b07      	ldr	r3, [pc, #28]	; (8008b98 <prvResetNextTaskUnblockTime+0x38>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	68db      	ldr	r3, [r3, #12]
 8008b82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	4a04      	ldr	r2, [pc, #16]	; (8008b9c <prvResetNextTaskUnblockTime+0x3c>)
 8008b8a:	6013      	str	r3, [r2, #0]
}
 8008b8c:	bf00      	nop
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr
 8008b98:	20001b70 	.word	0x20001b70
 8008b9c:	20001bd8 	.word	0x20001bd8

08008ba0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008ba6:	4b05      	ldr	r3, [pc, #20]	; (8008bbc <xTaskGetCurrentTaskHandle+0x1c>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008bac:	687b      	ldr	r3, [r7, #4]
	}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	370c      	adds	r7, #12
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	200016e4 	.word	0x200016e4

08008bc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008bc6:	4b0b      	ldr	r3, [pc, #44]	; (8008bf4 <xTaskGetSchedulerState+0x34>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d102      	bne.n	8008bd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	607b      	str	r3, [r7, #4]
 8008bd2:	e008      	b.n	8008be6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bd4:	4b08      	ldr	r3, [pc, #32]	; (8008bf8 <xTaskGetSchedulerState+0x38>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d102      	bne.n	8008be2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008bdc:	2302      	movs	r3, #2
 8008bde:	607b      	str	r3, [r7, #4]
 8008be0:	e001      	b.n	8008be6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008be2:	2300      	movs	r3, #0
 8008be4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008be6:	687b      	ldr	r3, [r7, #4]
	}
 8008be8:	4618      	mov	r0, r3
 8008bea:	370c      	adds	r7, #12
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr
 8008bf4:	20001bc4 	.word	0x20001bc4
 8008bf8:	20001be0 	.word	0x20001be0

08008bfc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d051      	beq.n	8008cb6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c16:	4b2a      	ldr	r3, [pc, #168]	; (8008cc0 <xTaskPriorityInherit+0xc4>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d241      	bcs.n	8008ca4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	db06      	blt.n	8008c36 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c28:	4b25      	ldr	r3, [pc, #148]	; (8008cc0 <xTaskPriorityInherit+0xc4>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c2e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	6959      	ldr	r1, [r3, #20]
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c3e:	4613      	mov	r3, r2
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	4413      	add	r3, r2
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	4a1f      	ldr	r2, [pc, #124]	; (8008cc4 <xTaskPriorityInherit+0xc8>)
 8008c48:	4413      	add	r3, r2
 8008c4a:	4299      	cmp	r1, r3
 8008c4c:	d122      	bne.n	8008c94 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	3304      	adds	r3, #4
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7fe f9a0 	bl	8006f98 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c58:	4b19      	ldr	r3, [pc, #100]	; (8008cc0 <xTaskPriorityInherit+0xc4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c66:	4b18      	ldr	r3, [pc, #96]	; (8008cc8 <xTaskPriorityInherit+0xcc>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d903      	bls.n	8008c76 <xTaskPriorityInherit+0x7a>
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c72:	4a15      	ldr	r2, [pc, #84]	; (8008cc8 <xTaskPriorityInherit+0xcc>)
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4a10      	ldr	r2, [pc, #64]	; (8008cc4 <xTaskPriorityInherit+0xc8>)
 8008c84:	441a      	add	r2, r3
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	3304      	adds	r3, #4
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	f7fe f926 	bl	8006ede <vListInsertEnd>
 8008c92:	e004      	b.n	8008c9e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c94:	4b0a      	ldr	r3, [pc, #40]	; (8008cc0 <xTaskPriorityInherit+0xc4>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	60fb      	str	r3, [r7, #12]
 8008ca2:	e008      	b.n	8008cb6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ca8:	4b05      	ldr	r3, [pc, #20]	; (8008cc0 <xTaskPriorityInherit+0xc4>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d201      	bcs.n	8008cb6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
	}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	200016e4 	.word	0x200016e4
 8008cc4:	200016e8 	.word	0x200016e8
 8008cc8:	20001bc0 	.word	0x20001bc0

08008ccc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d056      	beq.n	8008d90 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008ce2:	4b2e      	ldr	r3, [pc, #184]	; (8008d9c <xTaskPriorityDisinherit+0xd0>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	693a      	ldr	r2, [r7, #16]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d00a      	beq.n	8008d02 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	60fb      	str	r3, [r7, #12]
}
 8008cfe:	bf00      	nop
 8008d00:	e7fe      	b.n	8008d00 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d10a      	bne.n	8008d20 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0e:	f383 8811 	msr	BASEPRI, r3
 8008d12:	f3bf 8f6f 	isb	sy
 8008d16:	f3bf 8f4f 	dsb	sy
 8008d1a:	60bb      	str	r3, [r7, #8]
}
 8008d1c:	bf00      	nop
 8008d1e:	e7fe      	b.n	8008d1e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d24:	1e5a      	subs	r2, r3, #1
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d02c      	beq.n	8008d90 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d128      	bne.n	8008d90 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	3304      	adds	r3, #4
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7fe f928 	bl	8006f98 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d54:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d60:	4b0f      	ldr	r3, [pc, #60]	; (8008da0 <xTaskPriorityDisinherit+0xd4>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d903      	bls.n	8008d70 <xTaskPriorityDisinherit+0xa4>
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d6c:	4a0c      	ldr	r2, [pc, #48]	; (8008da0 <xTaskPriorityDisinherit+0xd4>)
 8008d6e:	6013      	str	r3, [r2, #0]
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d74:	4613      	mov	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	4413      	add	r3, r2
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	4a09      	ldr	r2, [pc, #36]	; (8008da4 <xTaskPriorityDisinherit+0xd8>)
 8008d7e:	441a      	add	r2, r3
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	3304      	adds	r3, #4
 8008d84:	4619      	mov	r1, r3
 8008d86:	4610      	mov	r0, r2
 8008d88:	f7fe f8a9 	bl	8006ede <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d90:	697b      	ldr	r3, [r7, #20]
	}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3718      	adds	r7, #24
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
 8008d9a:	bf00      	nop
 8008d9c:	200016e4 	.word	0x200016e4
 8008da0:	20001bc0 	.word	0x20001bc0
 8008da4:	200016e8 	.word	0x200016e8

08008da8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b088      	sub	sp, #32
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008db6:	2301      	movs	r3, #1
 8008db8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d06a      	beq.n	8008e96 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d10a      	bne.n	8008dde <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dcc:	f383 8811 	msr	BASEPRI, r3
 8008dd0:	f3bf 8f6f 	isb	sy
 8008dd4:	f3bf 8f4f 	dsb	sy
 8008dd8:	60fb      	str	r3, [r7, #12]
}
 8008dda:	bf00      	nop
 8008ddc:	e7fe      	b.n	8008ddc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d902      	bls.n	8008dee <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	61fb      	str	r3, [r7, #28]
 8008dec:	e002      	b.n	8008df4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008df2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008df4:	69bb      	ldr	r3, [r7, #24]
 8008df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df8:	69fa      	ldr	r2, [r7, #28]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d04b      	beq.n	8008e96 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008dfe:	69bb      	ldr	r3, [r7, #24]
 8008e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e02:	697a      	ldr	r2, [r7, #20]
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d146      	bne.n	8008e96 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008e08:	4b25      	ldr	r3, [pc, #148]	; (8008ea0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	69ba      	ldr	r2, [r7, #24]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d10a      	bne.n	8008e28 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e16:	f383 8811 	msr	BASEPRI, r3
 8008e1a:	f3bf 8f6f 	isb	sy
 8008e1e:	f3bf 8f4f 	dsb	sy
 8008e22:	60bb      	str	r3, [r7, #8]
}
 8008e24:	bf00      	nop
 8008e26:	e7fe      	b.n	8008e26 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008e28:	69bb      	ldr	r3, [r7, #24]
 8008e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e2c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	69fa      	ldr	r2, [r7, #28]
 8008e32:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	699b      	ldr	r3, [r3, #24]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	db04      	blt.n	8008e46 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	6959      	ldr	r1, [r3, #20]
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	4413      	add	r3, r2
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	4a13      	ldr	r2, [pc, #76]	; (8008ea4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008e56:	4413      	add	r3, r2
 8008e58:	4299      	cmp	r1, r3
 8008e5a:	d11c      	bne.n	8008e96 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	3304      	adds	r3, #4
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7fe f899 	bl	8006f98 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e6a:	4b0f      	ldr	r3, [pc, #60]	; (8008ea8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d903      	bls.n	8008e7a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e76:	4a0c      	ldr	r2, [pc, #48]	; (8008ea8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008e78:	6013      	str	r3, [r2, #0]
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e7e:	4613      	mov	r3, r2
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	4413      	add	r3, r2
 8008e84:	009b      	lsls	r3, r3, #2
 8008e86:	4a07      	ldr	r2, [pc, #28]	; (8008ea4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008e88:	441a      	add	r2, r3
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	3304      	adds	r3, #4
 8008e8e:	4619      	mov	r1, r3
 8008e90:	4610      	mov	r0, r2
 8008e92:	f7fe f824 	bl	8006ede <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e96:	bf00      	nop
 8008e98:	3720      	adds	r7, #32
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
 8008e9e:	bf00      	nop
 8008ea0:	200016e4 	.word	0x200016e4
 8008ea4:	200016e8 	.word	0x200016e8
 8008ea8:	20001bc0 	.word	0x20001bc0

08008eac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008eac:	b480      	push	{r7}
 8008eae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008eb0:	4b07      	ldr	r3, [pc, #28]	; (8008ed0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d004      	beq.n	8008ec2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008eb8:	4b05      	ldr	r3, [pc, #20]	; (8008ed0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ebe:	3201      	adds	r2, #1
 8008ec0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008ec2:	4b03      	ldr	r3, [pc, #12]	; (8008ed0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
	}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	200016e4 	.word	0x200016e4

08008ed4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008ede:	4b21      	ldr	r3, [pc, #132]	; (8008f64 <prvAddCurrentTaskToDelayedList+0x90>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ee4:	4b20      	ldr	r3, [pc, #128]	; (8008f68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	3304      	adds	r3, #4
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fe f854 	bl	8006f98 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef6:	d10a      	bne.n	8008f0e <prvAddCurrentTaskToDelayedList+0x3a>
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d007      	beq.n	8008f0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008efe:	4b1a      	ldr	r3, [pc, #104]	; (8008f68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	3304      	adds	r3, #4
 8008f04:	4619      	mov	r1, r3
 8008f06:	4819      	ldr	r0, [pc, #100]	; (8008f6c <prvAddCurrentTaskToDelayedList+0x98>)
 8008f08:	f7fd ffe9 	bl	8006ede <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008f0c:	e026      	b.n	8008f5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4413      	add	r3, r2
 8008f14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008f16:	4b14      	ldr	r3, [pc, #80]	; (8008f68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	68ba      	ldr	r2, [r7, #8]
 8008f1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d209      	bcs.n	8008f3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008f26:	4b12      	ldr	r3, [pc, #72]	; (8008f70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	4b0f      	ldr	r3, [pc, #60]	; (8008f68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	3304      	adds	r3, #4
 8008f30:	4619      	mov	r1, r3
 8008f32:	4610      	mov	r0, r2
 8008f34:	f7fd fff7 	bl	8006f26 <vListInsert>
}
 8008f38:	e010      	b.n	8008f5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008f3a:	4b0e      	ldr	r3, [pc, #56]	; (8008f74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	4b0a      	ldr	r3, [pc, #40]	; (8008f68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3304      	adds	r3, #4
 8008f44:	4619      	mov	r1, r3
 8008f46:	4610      	mov	r0, r2
 8008f48:	f7fd ffed 	bl	8006f26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	; (8008f78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	68ba      	ldr	r2, [r7, #8]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d202      	bcs.n	8008f5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008f56:	4a08      	ldr	r2, [pc, #32]	; (8008f78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	6013      	str	r3, [r2, #0]
}
 8008f5c:	bf00      	nop
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	20001bbc 	.word	0x20001bbc
 8008f68:	200016e4 	.word	0x200016e4
 8008f6c:	20001ba4 	.word	0x20001ba4
 8008f70:	20001b74 	.word	0x20001b74
 8008f74:	20001b70 	.word	0x20001b70
 8008f78:	20001bd8 	.word	0x20001bd8

08008f7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b08a      	sub	sp, #40	; 0x28
 8008f80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008f82:	2300      	movs	r3, #0
 8008f84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008f86:	f000 fb07 	bl	8009598 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008f8a:	4b1c      	ldr	r3, [pc, #112]	; (8008ffc <xTimerCreateTimerTask+0x80>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d021      	beq.n	8008fd6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008f92:	2300      	movs	r3, #0
 8008f94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008f96:	2300      	movs	r3, #0
 8008f98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008f9a:	1d3a      	adds	r2, r7, #4
 8008f9c:	f107 0108 	add.w	r1, r7, #8
 8008fa0:	f107 030c 	add.w	r3, r7, #12
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7fd ff53 	bl	8006e50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008faa:	6879      	ldr	r1, [r7, #4]
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	9202      	str	r2, [sp, #8]
 8008fb2:	9301      	str	r3, [sp, #4]
 8008fb4:	2302      	movs	r3, #2
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	2300      	movs	r3, #0
 8008fba:	460a      	mov	r2, r1
 8008fbc:	4910      	ldr	r1, [pc, #64]	; (8009000 <xTimerCreateTimerTask+0x84>)
 8008fbe:	4811      	ldr	r0, [pc, #68]	; (8009004 <xTimerCreateTimerTask+0x88>)
 8008fc0:	f7fe ffd0 	bl	8007f64 <xTaskCreateStatic>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	4a10      	ldr	r2, [pc, #64]	; (8009008 <xTimerCreateTimerTask+0x8c>)
 8008fc8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008fca:	4b0f      	ldr	r3, [pc, #60]	; (8009008 <xTimerCreateTimerTask+0x8c>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d001      	beq.n	8008fd6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008fd2:	2301      	movs	r3, #1
 8008fd4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d10a      	bne.n	8008ff2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe0:	f383 8811 	msr	BASEPRI, r3
 8008fe4:	f3bf 8f6f 	isb	sy
 8008fe8:	f3bf 8f4f 	dsb	sy
 8008fec:	613b      	str	r3, [r7, #16]
}
 8008fee:	bf00      	nop
 8008ff0:	e7fe      	b.n	8008ff0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008ff2:	697b      	ldr	r3, [r7, #20]
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3718      	adds	r7, #24
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	20001c14 	.word	0x20001c14
 8009000:	0800f628 	.word	0x0800f628
 8009004:	08009141 	.word	0x08009141
 8009008:	20001c18 	.word	0x20001c18

0800900c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b08a      	sub	sp, #40	; 0x28
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
 8009018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800901a:	2300      	movs	r3, #0
 800901c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10a      	bne.n	800903a <xTimerGenericCommand+0x2e>
	__asm volatile
 8009024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	623b      	str	r3, [r7, #32]
}
 8009036:	bf00      	nop
 8009038:	e7fe      	b.n	8009038 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800903a:	4b1a      	ldr	r3, [pc, #104]	; (80090a4 <xTimerGenericCommand+0x98>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d02a      	beq.n	8009098 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	2b05      	cmp	r3, #5
 8009052:	dc18      	bgt.n	8009086 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009054:	f7ff fdb4 	bl	8008bc0 <xTaskGetSchedulerState>
 8009058:	4603      	mov	r3, r0
 800905a:	2b02      	cmp	r3, #2
 800905c:	d109      	bne.n	8009072 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800905e:	4b11      	ldr	r3, [pc, #68]	; (80090a4 <xTimerGenericCommand+0x98>)
 8009060:	6818      	ldr	r0, [r3, #0]
 8009062:	f107 0110 	add.w	r1, r7, #16
 8009066:	2300      	movs	r3, #0
 8009068:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800906a:	f7fe f9b3 	bl	80073d4 <xQueueGenericSend>
 800906e:	6278      	str	r0, [r7, #36]	; 0x24
 8009070:	e012      	b.n	8009098 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009072:	4b0c      	ldr	r3, [pc, #48]	; (80090a4 <xTimerGenericCommand+0x98>)
 8009074:	6818      	ldr	r0, [r3, #0]
 8009076:	f107 0110 	add.w	r1, r7, #16
 800907a:	2300      	movs	r3, #0
 800907c:	2200      	movs	r2, #0
 800907e:	f7fe f9a9 	bl	80073d4 <xQueueGenericSend>
 8009082:	6278      	str	r0, [r7, #36]	; 0x24
 8009084:	e008      	b.n	8009098 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009086:	4b07      	ldr	r3, [pc, #28]	; (80090a4 <xTimerGenericCommand+0x98>)
 8009088:	6818      	ldr	r0, [r3, #0]
 800908a:	f107 0110 	add.w	r1, r7, #16
 800908e:	2300      	movs	r3, #0
 8009090:	683a      	ldr	r2, [r7, #0]
 8009092:	f7fe fa9d 	bl	80075d0 <xQueueGenericSendFromISR>
 8009096:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800909a:	4618      	mov	r0, r3
 800909c:	3728      	adds	r7, #40	; 0x28
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	20001c14 	.word	0x20001c14

080090a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b088      	sub	sp, #32
 80090ac:	af02      	add	r7, sp, #8
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090b2:	4b22      	ldr	r3, [pc, #136]	; (800913c <prvProcessExpiredTimer+0x94>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	3304      	adds	r3, #4
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fd ff69 	bl	8006f98 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090cc:	f003 0304 	and.w	r3, r3, #4
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d022      	beq.n	800911a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	699a      	ldr	r2, [r3, #24]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	18d1      	adds	r1, r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	683a      	ldr	r2, [r7, #0]
 80090e0:	6978      	ldr	r0, [r7, #20]
 80090e2:	f000 f8d1 	bl	8009288 <prvInsertTimerInActiveList>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d01f      	beq.n	800912c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090ec:	2300      	movs	r3, #0
 80090ee:	9300      	str	r3, [sp, #0]
 80090f0:	2300      	movs	r3, #0
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	2100      	movs	r1, #0
 80090f6:	6978      	ldr	r0, [r7, #20]
 80090f8:	f7ff ff88 	bl	800900c <xTimerGenericCommand>
 80090fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d113      	bne.n	800912c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009108:	f383 8811 	msr	BASEPRI, r3
 800910c:	f3bf 8f6f 	isb	sy
 8009110:	f3bf 8f4f 	dsb	sy
 8009114:	60fb      	str	r3, [r7, #12]
}
 8009116:	bf00      	nop
 8009118:	e7fe      	b.n	8009118 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009120:	f023 0301 	bic.w	r3, r3, #1
 8009124:	b2da      	uxtb	r2, r3
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	6a1b      	ldr	r3, [r3, #32]
 8009130:	6978      	ldr	r0, [r7, #20]
 8009132:	4798      	blx	r3
}
 8009134:	bf00      	nop
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	20001c0c 	.word	0x20001c0c

08009140 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009148:	f107 0308 	add.w	r3, r7, #8
 800914c:	4618      	mov	r0, r3
 800914e:	f000 f857 	bl	8009200 <prvGetNextExpireTime>
 8009152:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	4619      	mov	r1, r3
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f000 f803 	bl	8009164 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800915e:	f000 f8d5 	bl	800930c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009162:	e7f1      	b.n	8009148 <prvTimerTask+0x8>

08009164 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800916e:	f7ff f935 	bl	80083dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009172:	f107 0308 	add.w	r3, r7, #8
 8009176:	4618      	mov	r0, r3
 8009178:	f000 f866 	bl	8009248 <prvSampleTimeNow>
 800917c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d130      	bne.n	80091e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d10a      	bne.n	80091a0 <prvProcessTimerOrBlockTask+0x3c>
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	429a      	cmp	r2, r3
 8009190:	d806      	bhi.n	80091a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009192:	f7ff f931 	bl	80083f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009196:	68f9      	ldr	r1, [r7, #12]
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f7ff ff85 	bl	80090a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800919e:	e024      	b.n	80091ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d008      	beq.n	80091b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80091a6:	4b13      	ldr	r3, [pc, #76]	; (80091f4 <prvProcessTimerOrBlockTask+0x90>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d101      	bne.n	80091b4 <prvProcessTimerOrBlockTask+0x50>
 80091b0:	2301      	movs	r3, #1
 80091b2:	e000      	b.n	80091b6 <prvProcessTimerOrBlockTask+0x52>
 80091b4:	2300      	movs	r3, #0
 80091b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80091b8:	4b0f      	ldr	r3, [pc, #60]	; (80091f8 <prvProcessTimerOrBlockTask+0x94>)
 80091ba:	6818      	ldr	r0, [r3, #0]
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	1ad3      	subs	r3, r2, r3
 80091c2:	683a      	ldr	r2, [r7, #0]
 80091c4:	4619      	mov	r1, r3
 80091c6:	f7fe fe99 	bl	8007efc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80091ca:	f7ff f915 	bl	80083f8 <xTaskResumeAll>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d10a      	bne.n	80091ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80091d4:	4b09      	ldr	r3, [pc, #36]	; (80091fc <prvProcessTimerOrBlockTask+0x98>)
 80091d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091da:	601a      	str	r2, [r3, #0]
 80091dc:	f3bf 8f4f 	dsb	sy
 80091e0:	f3bf 8f6f 	isb	sy
}
 80091e4:	e001      	b.n	80091ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80091e6:	f7ff f907 	bl	80083f8 <xTaskResumeAll>
}
 80091ea:	bf00      	nop
 80091ec:	3710      	adds	r7, #16
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}
 80091f2:	bf00      	nop
 80091f4:	20001c10 	.word	0x20001c10
 80091f8:	20001c14 	.word	0x20001c14
 80091fc:	e000ed04 	.word	0xe000ed04

08009200 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009208:	4b0e      	ldr	r3, [pc, #56]	; (8009244 <prvGetNextExpireTime+0x44>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <prvGetNextExpireTime+0x16>
 8009212:	2201      	movs	r2, #1
 8009214:	e000      	b.n	8009218 <prvGetNextExpireTime+0x18>
 8009216:	2200      	movs	r2, #0
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d105      	bne.n	8009230 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009224:	4b07      	ldr	r3, [pc, #28]	; (8009244 <prvGetNextExpireTime+0x44>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	60fb      	str	r3, [r7, #12]
 800922e:	e001      	b.n	8009234 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009230:	2300      	movs	r3, #0
 8009232:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009234:	68fb      	ldr	r3, [r7, #12]
}
 8009236:	4618      	mov	r0, r3
 8009238:	3714      	adds	r7, #20
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20001c0c 	.word	0x20001c0c

08009248 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b084      	sub	sp, #16
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009250:	f7ff f970 	bl	8008534 <xTaskGetTickCount>
 8009254:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009256:	4b0b      	ldr	r3, [pc, #44]	; (8009284 <prvSampleTimeNow+0x3c>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	429a      	cmp	r2, r3
 800925e:	d205      	bcs.n	800926c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009260:	f000 f936 	bl	80094d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2201      	movs	r2, #1
 8009268:	601a      	str	r2, [r3, #0]
 800926a:	e002      	b.n	8009272 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2200      	movs	r2, #0
 8009270:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009272:	4a04      	ldr	r2, [pc, #16]	; (8009284 <prvSampleTimeNow+0x3c>)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009278:	68fb      	ldr	r3, [r7, #12]
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	20001c1c 	.word	0x20001c1c

08009288 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b086      	sub	sp, #24
 800928c:	af00      	add	r7, sp, #0
 800928e:	60f8      	str	r0, [r7, #12]
 8009290:	60b9      	str	r1, [r7, #8]
 8009292:	607a      	str	r2, [r7, #4]
 8009294:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009296:	2300      	movs	r3, #0
 8009298:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	68ba      	ldr	r2, [r7, #8]
 800929e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d812      	bhi.n	80092d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	1ad2      	subs	r2, r2, r3
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	699b      	ldr	r3, [r3, #24]
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d302      	bcc.n	80092c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80092bc:	2301      	movs	r3, #1
 80092be:	617b      	str	r3, [r7, #20]
 80092c0:	e01b      	b.n	80092fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80092c2:	4b10      	ldr	r3, [pc, #64]	; (8009304 <prvInsertTimerInActiveList+0x7c>)
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	3304      	adds	r3, #4
 80092ca:	4619      	mov	r1, r3
 80092cc:	4610      	mov	r0, r2
 80092ce:	f7fd fe2a 	bl	8006f26 <vListInsert>
 80092d2:	e012      	b.n	80092fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d206      	bcs.n	80092ea <prvInsertTimerInActiveList+0x62>
 80092dc:	68ba      	ldr	r2, [r7, #8]
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d302      	bcc.n	80092ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80092e4:	2301      	movs	r3, #1
 80092e6:	617b      	str	r3, [r7, #20]
 80092e8:	e007      	b.n	80092fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80092ea:	4b07      	ldr	r3, [pc, #28]	; (8009308 <prvInsertTimerInActiveList+0x80>)
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	3304      	adds	r3, #4
 80092f2:	4619      	mov	r1, r3
 80092f4:	4610      	mov	r0, r2
 80092f6:	f7fd fe16 	bl	8006f26 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80092fa:	697b      	ldr	r3, [r7, #20]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3718      	adds	r7, #24
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}
 8009304:	20001c10 	.word	0x20001c10
 8009308:	20001c0c 	.word	0x20001c0c

0800930c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b08e      	sub	sp, #56	; 0x38
 8009310:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009312:	e0ca      	b.n	80094aa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	da18      	bge.n	800934c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800931a:	1d3b      	adds	r3, r7, #4
 800931c:	3304      	adds	r3, #4
 800931e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009322:	2b00      	cmp	r3, #0
 8009324:	d10a      	bne.n	800933c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	61fb      	str	r3, [r7, #28]
}
 8009338:	bf00      	nop
 800933a:	e7fe      	b.n	800933a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800933c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009342:	6850      	ldr	r0, [r2, #4]
 8009344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009346:	6892      	ldr	r2, [r2, #8]
 8009348:	4611      	mov	r1, r2
 800934a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2b00      	cmp	r3, #0
 8009350:	f2c0 80ab 	blt.w	80094aa <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d004      	beq.n	800936a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009362:	3304      	adds	r3, #4
 8009364:	4618      	mov	r0, r3
 8009366:	f7fd fe17 	bl	8006f98 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800936a:	463b      	mov	r3, r7
 800936c:	4618      	mov	r0, r3
 800936e:	f7ff ff6b 	bl	8009248 <prvSampleTimeNow>
 8009372:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2b09      	cmp	r3, #9
 8009378:	f200 8096 	bhi.w	80094a8 <prvProcessReceivedCommands+0x19c>
 800937c:	a201      	add	r2, pc, #4	; (adr r2, 8009384 <prvProcessReceivedCommands+0x78>)
 800937e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009382:	bf00      	nop
 8009384:	080093ad 	.word	0x080093ad
 8009388:	080093ad 	.word	0x080093ad
 800938c:	080093ad 	.word	0x080093ad
 8009390:	08009421 	.word	0x08009421
 8009394:	08009435 	.word	0x08009435
 8009398:	0800947f 	.word	0x0800947f
 800939c:	080093ad 	.word	0x080093ad
 80093a0:	080093ad 	.word	0x080093ad
 80093a4:	08009421 	.word	0x08009421
 80093a8:	08009435 	.word	0x08009435
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80093ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093b2:	f043 0301 	orr.w	r3, r3, #1
 80093b6:	b2da      	uxtb	r2, r3
 80093b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80093be:	68ba      	ldr	r2, [r7, #8]
 80093c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093c2:	699b      	ldr	r3, [r3, #24]
 80093c4:	18d1      	adds	r1, r2, r3
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80093cc:	f7ff ff5c 	bl	8009288 <prvInsertTimerInActiveList>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d069      	beq.n	80094aa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d8:	6a1b      	ldr	r3, [r3, #32]
 80093da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80093dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80093de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093e4:	f003 0304 	and.w	r3, r3, #4
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d05e      	beq.n	80094aa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80093ec:	68ba      	ldr	r2, [r7, #8]
 80093ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f0:	699b      	ldr	r3, [r3, #24]
 80093f2:	441a      	add	r2, r3
 80093f4:	2300      	movs	r3, #0
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	2300      	movs	r3, #0
 80093fa:	2100      	movs	r1, #0
 80093fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80093fe:	f7ff fe05 	bl	800900c <xTimerGenericCommand>
 8009402:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009404:	6a3b      	ldr	r3, [r7, #32]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d14f      	bne.n	80094aa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800940a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940e:	f383 8811 	msr	BASEPRI, r3
 8009412:	f3bf 8f6f 	isb	sy
 8009416:	f3bf 8f4f 	dsb	sy
 800941a:	61bb      	str	r3, [r7, #24]
}
 800941c:	bf00      	nop
 800941e:	e7fe      	b.n	800941e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009422:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009426:	f023 0301 	bic.w	r3, r3, #1
 800942a:	b2da      	uxtb	r2, r3
 800942c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009432:	e03a      	b.n	80094aa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009436:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800943a:	f043 0301 	orr.w	r3, r3, #1
 800943e:	b2da      	uxtb	r2, r3
 8009440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009442:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009446:	68ba      	ldr	r2, [r7, #8]
 8009448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800944c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944e:	699b      	ldr	r3, [r3, #24]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d10a      	bne.n	800946a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	617b      	str	r3, [r7, #20]
}
 8009466:	bf00      	nop
 8009468:	e7fe      	b.n	8009468 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800946a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800946c:	699a      	ldr	r2, [r3, #24]
 800946e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009470:	18d1      	adds	r1, r2, r3
 8009472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009474:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009476:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009478:	f7ff ff06 	bl	8009288 <prvInsertTimerInActiveList>
					break;
 800947c:	e015      	b.n	80094aa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800947e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009480:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009484:	f003 0302 	and.w	r3, r3, #2
 8009488:	2b00      	cmp	r3, #0
 800948a:	d103      	bne.n	8009494 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800948c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800948e:	f000 fbdf 	bl	8009c50 <vPortFree>
 8009492:	e00a      	b.n	80094aa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009496:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800949a:	f023 0301 	bic.w	r3, r3, #1
 800949e:	b2da      	uxtb	r2, r3
 80094a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80094a6:	e000      	b.n	80094aa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80094a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80094aa:	4b08      	ldr	r3, [pc, #32]	; (80094cc <prvProcessReceivedCommands+0x1c0>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	1d39      	adds	r1, r7, #4
 80094b0:	2200      	movs	r2, #0
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7fe f928 	bl	8007708 <xQueueReceive>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f47f af2a 	bne.w	8009314 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80094c0:	bf00      	nop
 80094c2:	bf00      	nop
 80094c4:	3730      	adds	r7, #48	; 0x30
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	20001c14 	.word	0x20001c14

080094d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b088      	sub	sp, #32
 80094d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80094d6:	e048      	b.n	800956a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80094d8:	4b2d      	ldr	r3, [pc, #180]	; (8009590 <prvSwitchTimerLists+0xc0>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094e2:	4b2b      	ldr	r3, [pc, #172]	; (8009590 <prvSwitchTimerLists+0xc0>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	3304      	adds	r3, #4
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fd fd51 	bl	8006f98 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6a1b      	ldr	r3, [r3, #32]
 80094fa:	68f8      	ldr	r0, [r7, #12]
 80094fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009504:	f003 0304 	and.w	r3, r3, #4
 8009508:	2b00      	cmp	r3, #0
 800950a:	d02e      	beq.n	800956a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	699b      	ldr	r3, [r3, #24]
 8009510:	693a      	ldr	r2, [r7, #16]
 8009512:	4413      	add	r3, r2
 8009514:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	429a      	cmp	r2, r3
 800951c:	d90e      	bls.n	800953c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	68ba      	ldr	r2, [r7, #8]
 8009522:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800952a:	4b19      	ldr	r3, [pc, #100]	; (8009590 <prvSwitchTimerLists+0xc0>)
 800952c:	681a      	ldr	r2, [r3, #0]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	3304      	adds	r3, #4
 8009532:	4619      	mov	r1, r3
 8009534:	4610      	mov	r0, r2
 8009536:	f7fd fcf6 	bl	8006f26 <vListInsert>
 800953a:	e016      	b.n	800956a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800953c:	2300      	movs	r3, #0
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	2300      	movs	r3, #0
 8009542:	693a      	ldr	r2, [r7, #16]
 8009544:	2100      	movs	r1, #0
 8009546:	68f8      	ldr	r0, [r7, #12]
 8009548:	f7ff fd60 	bl	800900c <xTimerGenericCommand>
 800954c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d10a      	bne.n	800956a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	603b      	str	r3, [r7, #0]
}
 8009566:	bf00      	nop
 8009568:	e7fe      	b.n	8009568 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800956a:	4b09      	ldr	r3, [pc, #36]	; (8009590 <prvSwitchTimerLists+0xc0>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1b1      	bne.n	80094d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009574:	4b06      	ldr	r3, [pc, #24]	; (8009590 <prvSwitchTimerLists+0xc0>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800957a:	4b06      	ldr	r3, [pc, #24]	; (8009594 <prvSwitchTimerLists+0xc4>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a04      	ldr	r2, [pc, #16]	; (8009590 <prvSwitchTimerLists+0xc0>)
 8009580:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009582:	4a04      	ldr	r2, [pc, #16]	; (8009594 <prvSwitchTimerLists+0xc4>)
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	6013      	str	r3, [r2, #0]
}
 8009588:	bf00      	nop
 800958a:	3718      	adds	r7, #24
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}
 8009590:	20001c0c 	.word	0x20001c0c
 8009594:	20001c10 	.word	0x20001c10

08009598 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800959e:	f000 f969 	bl	8009874 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80095a2:	4b15      	ldr	r3, [pc, #84]	; (80095f8 <prvCheckForValidListAndQueue+0x60>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d120      	bne.n	80095ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80095aa:	4814      	ldr	r0, [pc, #80]	; (80095fc <prvCheckForValidListAndQueue+0x64>)
 80095ac:	f7fd fc6a 	bl	8006e84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80095b0:	4813      	ldr	r0, [pc, #76]	; (8009600 <prvCheckForValidListAndQueue+0x68>)
 80095b2:	f7fd fc67 	bl	8006e84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80095b6:	4b13      	ldr	r3, [pc, #76]	; (8009604 <prvCheckForValidListAndQueue+0x6c>)
 80095b8:	4a10      	ldr	r2, [pc, #64]	; (80095fc <prvCheckForValidListAndQueue+0x64>)
 80095ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80095bc:	4b12      	ldr	r3, [pc, #72]	; (8009608 <prvCheckForValidListAndQueue+0x70>)
 80095be:	4a10      	ldr	r2, [pc, #64]	; (8009600 <prvCheckForValidListAndQueue+0x68>)
 80095c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80095c2:	2300      	movs	r3, #0
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	4b11      	ldr	r3, [pc, #68]	; (800960c <prvCheckForValidListAndQueue+0x74>)
 80095c8:	4a11      	ldr	r2, [pc, #68]	; (8009610 <prvCheckForValidListAndQueue+0x78>)
 80095ca:	2110      	movs	r1, #16
 80095cc:	200a      	movs	r0, #10
 80095ce:	f7fd fd75 	bl	80070bc <xQueueGenericCreateStatic>
 80095d2:	4603      	mov	r3, r0
 80095d4:	4a08      	ldr	r2, [pc, #32]	; (80095f8 <prvCheckForValidListAndQueue+0x60>)
 80095d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80095d8:	4b07      	ldr	r3, [pc, #28]	; (80095f8 <prvCheckForValidListAndQueue+0x60>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d005      	beq.n	80095ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80095e0:	4b05      	ldr	r3, [pc, #20]	; (80095f8 <prvCheckForValidListAndQueue+0x60>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	490b      	ldr	r1, [pc, #44]	; (8009614 <prvCheckForValidListAndQueue+0x7c>)
 80095e6:	4618      	mov	r0, r3
 80095e8:	f7fe fc5e 	bl	8007ea8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80095ec:	f000 f972 	bl	80098d4 <vPortExitCritical>
}
 80095f0:	bf00      	nop
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20001c14 	.word	0x20001c14
 80095fc:	20001be4 	.word	0x20001be4
 8009600:	20001bf8 	.word	0x20001bf8
 8009604:	20001c0c 	.word	0x20001c0c
 8009608:	20001c10 	.word	0x20001c10
 800960c:	20001cc0 	.word	0x20001cc0
 8009610:	20001c20 	.word	0x20001c20
 8009614:	0800f630 	.word	0x0800f630

08009618 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009618:	b480      	push	{r7}
 800961a:	b085      	sub	sp, #20
 800961c:	af00      	add	r7, sp, #0
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	60b9      	str	r1, [r7, #8]
 8009622:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	3b04      	subs	r3, #4
 8009628:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	3b04      	subs	r3, #4
 8009636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	f023 0201 	bic.w	r2, r3, #1
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	3b04      	subs	r3, #4
 8009646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009648:	4a0c      	ldr	r2, [pc, #48]	; (800967c <pxPortInitialiseStack+0x64>)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	3b14      	subs	r3, #20
 8009652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3b04      	subs	r3, #4
 800965e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f06f 0202 	mvn.w	r2, #2
 8009666:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	3b20      	subs	r3, #32
 800966c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800966e:	68fb      	ldr	r3, [r7, #12]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3714      	adds	r7, #20
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr
 800967c:	08009681 	.word	0x08009681

08009680 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009680:	b480      	push	{r7}
 8009682:	b085      	sub	sp, #20
 8009684:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009686:	2300      	movs	r3, #0
 8009688:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800968a:	4b12      	ldr	r3, [pc, #72]	; (80096d4 <prvTaskExitError+0x54>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009692:	d00a      	beq.n	80096aa <prvTaskExitError+0x2a>
	__asm volatile
 8009694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009698:	f383 8811 	msr	BASEPRI, r3
 800969c:	f3bf 8f6f 	isb	sy
 80096a0:	f3bf 8f4f 	dsb	sy
 80096a4:	60fb      	str	r3, [r7, #12]
}
 80096a6:	bf00      	nop
 80096a8:	e7fe      	b.n	80096a8 <prvTaskExitError+0x28>
	__asm volatile
 80096aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ae:	f383 8811 	msr	BASEPRI, r3
 80096b2:	f3bf 8f6f 	isb	sy
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	60bb      	str	r3, [r7, #8]
}
 80096bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80096be:	bf00      	nop
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d0fc      	beq.n	80096c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80096c6:	bf00      	nop
 80096c8:	bf00      	nop
 80096ca:	3714      	adds	r7, #20
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr
 80096d4:	20000410 	.word	0x20000410
	...

080096e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80096e0:	4b07      	ldr	r3, [pc, #28]	; (8009700 <pxCurrentTCBConst2>)
 80096e2:	6819      	ldr	r1, [r3, #0]
 80096e4:	6808      	ldr	r0, [r1, #0]
 80096e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ea:	f380 8809 	msr	PSP, r0
 80096ee:	f3bf 8f6f 	isb	sy
 80096f2:	f04f 0000 	mov.w	r0, #0
 80096f6:	f380 8811 	msr	BASEPRI, r0
 80096fa:	4770      	bx	lr
 80096fc:	f3af 8000 	nop.w

08009700 <pxCurrentTCBConst2>:
 8009700:	200016e4 	.word	0x200016e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009704:	bf00      	nop
 8009706:	bf00      	nop

08009708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009708:	4808      	ldr	r0, [pc, #32]	; (800972c <prvPortStartFirstTask+0x24>)
 800970a:	6800      	ldr	r0, [r0, #0]
 800970c:	6800      	ldr	r0, [r0, #0]
 800970e:	f380 8808 	msr	MSP, r0
 8009712:	f04f 0000 	mov.w	r0, #0
 8009716:	f380 8814 	msr	CONTROL, r0
 800971a:	b662      	cpsie	i
 800971c:	b661      	cpsie	f
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	f3bf 8f6f 	isb	sy
 8009726:	df00      	svc	0
 8009728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800972a:	bf00      	nop
 800972c:	e000ed08 	.word	0xe000ed08

08009730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b086      	sub	sp, #24
 8009734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009736:	4b46      	ldr	r3, [pc, #280]	; (8009850 <xPortStartScheduler+0x120>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a46      	ldr	r2, [pc, #280]	; (8009854 <xPortStartScheduler+0x124>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d10a      	bne.n	8009756 <xPortStartScheduler+0x26>
	__asm volatile
 8009740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009744:	f383 8811 	msr	BASEPRI, r3
 8009748:	f3bf 8f6f 	isb	sy
 800974c:	f3bf 8f4f 	dsb	sy
 8009750:	613b      	str	r3, [r7, #16]
}
 8009752:	bf00      	nop
 8009754:	e7fe      	b.n	8009754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009756:	4b3e      	ldr	r3, [pc, #248]	; (8009850 <xPortStartScheduler+0x120>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a3f      	ldr	r2, [pc, #252]	; (8009858 <xPortStartScheduler+0x128>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d10a      	bne.n	8009776 <xPortStartScheduler+0x46>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	60fb      	str	r3, [r7, #12]
}
 8009772:	bf00      	nop
 8009774:	e7fe      	b.n	8009774 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009776:	4b39      	ldr	r3, [pc, #228]	; (800985c <xPortStartScheduler+0x12c>)
 8009778:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	b2db      	uxtb	r3, r3
 8009780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	22ff      	movs	r2, #255	; 0xff
 8009786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	b2db      	uxtb	r3, r3
 800978e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009790:	78fb      	ldrb	r3, [r7, #3]
 8009792:	b2db      	uxtb	r3, r3
 8009794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009798:	b2da      	uxtb	r2, r3
 800979a:	4b31      	ldr	r3, [pc, #196]	; (8009860 <xPortStartScheduler+0x130>)
 800979c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800979e:	4b31      	ldr	r3, [pc, #196]	; (8009864 <xPortStartScheduler+0x134>)
 80097a0:	2207      	movs	r2, #7
 80097a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097a4:	e009      	b.n	80097ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80097a6:	4b2f      	ldr	r3, [pc, #188]	; (8009864 <xPortStartScheduler+0x134>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	3b01      	subs	r3, #1
 80097ac:	4a2d      	ldr	r2, [pc, #180]	; (8009864 <xPortStartScheduler+0x134>)
 80097ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80097b0:	78fb      	ldrb	r3, [r7, #3]
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	005b      	lsls	r3, r3, #1
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097ba:	78fb      	ldrb	r3, [r7, #3]
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097c2:	2b80      	cmp	r3, #128	; 0x80
 80097c4:	d0ef      	beq.n	80097a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80097c6:	4b27      	ldr	r3, [pc, #156]	; (8009864 <xPortStartScheduler+0x134>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f1c3 0307 	rsb	r3, r3, #7
 80097ce:	2b04      	cmp	r3, #4
 80097d0:	d00a      	beq.n	80097e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80097d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d6:	f383 8811 	msr	BASEPRI, r3
 80097da:	f3bf 8f6f 	isb	sy
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	60bb      	str	r3, [r7, #8]
}
 80097e4:	bf00      	nop
 80097e6:	e7fe      	b.n	80097e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80097e8:	4b1e      	ldr	r3, [pc, #120]	; (8009864 <xPortStartScheduler+0x134>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	021b      	lsls	r3, r3, #8
 80097ee:	4a1d      	ldr	r2, [pc, #116]	; (8009864 <xPortStartScheduler+0x134>)
 80097f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80097f2:	4b1c      	ldr	r3, [pc, #112]	; (8009864 <xPortStartScheduler+0x134>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80097fa:	4a1a      	ldr	r2, [pc, #104]	; (8009864 <xPortStartScheduler+0x134>)
 80097fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	b2da      	uxtb	r2, r3
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009806:	4b18      	ldr	r3, [pc, #96]	; (8009868 <xPortStartScheduler+0x138>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a17      	ldr	r2, [pc, #92]	; (8009868 <xPortStartScheduler+0x138>)
 800980c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009812:	4b15      	ldr	r3, [pc, #84]	; (8009868 <xPortStartScheduler+0x138>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a14      	ldr	r2, [pc, #80]	; (8009868 <xPortStartScheduler+0x138>)
 8009818:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800981c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800981e:	f000 f8dd 	bl	80099dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009822:	4b12      	ldr	r3, [pc, #72]	; (800986c <xPortStartScheduler+0x13c>)
 8009824:	2200      	movs	r2, #0
 8009826:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009828:	f000 f8fc 	bl	8009a24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800982c:	4b10      	ldr	r3, [pc, #64]	; (8009870 <xPortStartScheduler+0x140>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4a0f      	ldr	r2, [pc, #60]	; (8009870 <xPortStartScheduler+0x140>)
 8009832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009836:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009838:	f7ff ff66 	bl	8009708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800983c:	f7fe ff44 	bl	80086c8 <vTaskSwitchContext>
	prvTaskExitError();
 8009840:	f7ff ff1e 	bl	8009680 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3718      	adds	r7, #24
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	e000ed00 	.word	0xe000ed00
 8009854:	410fc271 	.word	0x410fc271
 8009858:	410fc270 	.word	0x410fc270
 800985c:	e000e400 	.word	0xe000e400
 8009860:	20001d10 	.word	0x20001d10
 8009864:	20001d14 	.word	0x20001d14
 8009868:	e000ed20 	.word	0xe000ed20
 800986c:	20000410 	.word	0x20000410
 8009870:	e000ef34 	.word	0xe000ef34

08009874 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009874:	b480      	push	{r7}
 8009876:	b083      	sub	sp, #12
 8009878:	af00      	add	r7, sp, #0
	__asm volatile
 800987a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800987e:	f383 8811 	msr	BASEPRI, r3
 8009882:	f3bf 8f6f 	isb	sy
 8009886:	f3bf 8f4f 	dsb	sy
 800988a:	607b      	str	r3, [r7, #4]
}
 800988c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800988e:	4b0f      	ldr	r3, [pc, #60]	; (80098cc <vPortEnterCritical+0x58>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3301      	adds	r3, #1
 8009894:	4a0d      	ldr	r2, [pc, #52]	; (80098cc <vPortEnterCritical+0x58>)
 8009896:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009898:	4b0c      	ldr	r3, [pc, #48]	; (80098cc <vPortEnterCritical+0x58>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d10f      	bne.n	80098c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80098a0:	4b0b      	ldr	r3, [pc, #44]	; (80098d0 <vPortEnterCritical+0x5c>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00a      	beq.n	80098c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80098aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	603b      	str	r3, [r7, #0]
}
 80098bc:	bf00      	nop
 80098be:	e7fe      	b.n	80098be <vPortEnterCritical+0x4a>
	}
}
 80098c0:	bf00      	nop
 80098c2:	370c      	adds	r7, #12
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr
 80098cc:	20000410 	.word	0x20000410
 80098d0:	e000ed04 	.word	0xe000ed04

080098d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80098d4:	b480      	push	{r7}
 80098d6:	b083      	sub	sp, #12
 80098d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80098da:	4b12      	ldr	r3, [pc, #72]	; (8009924 <vPortExitCritical+0x50>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10a      	bne.n	80098f8 <vPortExitCritical+0x24>
	__asm volatile
 80098e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e6:	f383 8811 	msr	BASEPRI, r3
 80098ea:	f3bf 8f6f 	isb	sy
 80098ee:	f3bf 8f4f 	dsb	sy
 80098f2:	607b      	str	r3, [r7, #4]
}
 80098f4:	bf00      	nop
 80098f6:	e7fe      	b.n	80098f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80098f8:	4b0a      	ldr	r3, [pc, #40]	; (8009924 <vPortExitCritical+0x50>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	3b01      	subs	r3, #1
 80098fe:	4a09      	ldr	r2, [pc, #36]	; (8009924 <vPortExitCritical+0x50>)
 8009900:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009902:	4b08      	ldr	r3, [pc, #32]	; (8009924 <vPortExitCritical+0x50>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d105      	bne.n	8009916 <vPortExitCritical+0x42>
 800990a:	2300      	movs	r3, #0
 800990c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	f383 8811 	msr	BASEPRI, r3
}
 8009914:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009916:	bf00      	nop
 8009918:	370c      	adds	r7, #12
 800991a:	46bd      	mov	sp, r7
 800991c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009920:	4770      	bx	lr
 8009922:	bf00      	nop
 8009924:	20000410 	.word	0x20000410
	...

08009930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009930:	f3ef 8009 	mrs	r0, PSP
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	4b15      	ldr	r3, [pc, #84]	; (8009990 <pxCurrentTCBConst>)
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	f01e 0f10 	tst.w	lr, #16
 8009940:	bf08      	it	eq
 8009942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994a:	6010      	str	r0, [r2, #0]
 800994c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009950:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009954:	f380 8811 	msr	BASEPRI, r0
 8009958:	f3bf 8f4f 	dsb	sy
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f7fe feb2 	bl	80086c8 <vTaskSwitchContext>
 8009964:	f04f 0000 	mov.w	r0, #0
 8009968:	f380 8811 	msr	BASEPRI, r0
 800996c:	bc09      	pop	{r0, r3}
 800996e:	6819      	ldr	r1, [r3, #0]
 8009970:	6808      	ldr	r0, [r1, #0]
 8009972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009976:	f01e 0f10 	tst.w	lr, #16
 800997a:	bf08      	it	eq
 800997c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009980:	f380 8809 	msr	PSP, r0
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	f3af 8000 	nop.w

08009990 <pxCurrentTCBConst>:
 8009990:	200016e4 	.word	0x200016e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009994:	bf00      	nop
 8009996:	bf00      	nop

08009998 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
	__asm volatile
 800999e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a2:	f383 8811 	msr	BASEPRI, r3
 80099a6:	f3bf 8f6f 	isb	sy
 80099aa:	f3bf 8f4f 	dsb	sy
 80099ae:	607b      	str	r3, [r7, #4]
}
 80099b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80099b2:	f7fe fdcf 	bl	8008554 <xTaskIncrementTick>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d003      	beq.n	80099c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80099bc:	4b06      	ldr	r3, [pc, #24]	; (80099d8 <xPortSysTickHandler+0x40>)
 80099be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099c2:	601a      	str	r2, [r3, #0]
 80099c4:	2300      	movs	r3, #0
 80099c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	f383 8811 	msr	BASEPRI, r3
}
 80099ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80099d0:	bf00      	nop
 80099d2:	3708      	adds	r7, #8
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}
 80099d8:	e000ed04 	.word	0xe000ed04

080099dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80099dc:	b480      	push	{r7}
 80099de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80099e0:	4b0b      	ldr	r3, [pc, #44]	; (8009a10 <vPortSetupTimerInterrupt+0x34>)
 80099e2:	2200      	movs	r2, #0
 80099e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80099e6:	4b0b      	ldr	r3, [pc, #44]	; (8009a14 <vPortSetupTimerInterrupt+0x38>)
 80099e8:	2200      	movs	r2, #0
 80099ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80099ec:	4b0a      	ldr	r3, [pc, #40]	; (8009a18 <vPortSetupTimerInterrupt+0x3c>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	4a0a      	ldr	r2, [pc, #40]	; (8009a1c <vPortSetupTimerInterrupt+0x40>)
 80099f2:	fba2 2303 	umull	r2, r3, r2, r3
 80099f6:	099b      	lsrs	r3, r3, #6
 80099f8:	4a09      	ldr	r2, [pc, #36]	; (8009a20 <vPortSetupTimerInterrupt+0x44>)
 80099fa:	3b01      	subs	r3, #1
 80099fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80099fe:	4b04      	ldr	r3, [pc, #16]	; (8009a10 <vPortSetupTimerInterrupt+0x34>)
 8009a00:	2207      	movs	r2, #7
 8009a02:	601a      	str	r2, [r3, #0]
}
 8009a04:	bf00      	nop
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	e000e010 	.word	0xe000e010
 8009a14:	e000e018 	.word	0xe000e018
 8009a18:	20000404 	.word	0x20000404
 8009a1c:	10624dd3 	.word	0x10624dd3
 8009a20:	e000e014 	.word	0xe000e014

08009a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009a24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009a34 <vPortEnableVFP+0x10>
 8009a28:	6801      	ldr	r1, [r0, #0]
 8009a2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009a2e:	6001      	str	r1, [r0, #0]
 8009a30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009a32:	bf00      	nop
 8009a34:	e000ed88 	.word	0xe000ed88

08009a38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009a38:	b480      	push	{r7}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009a3e:	f3ef 8305 	mrs	r3, IPSR
 8009a42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2b0f      	cmp	r3, #15
 8009a48:	d914      	bls.n	8009a74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009a4a:	4a17      	ldr	r2, [pc, #92]	; (8009aa8 <vPortValidateInterruptPriority+0x70>)
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	4413      	add	r3, r2
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009a54:	4b15      	ldr	r3, [pc, #84]	; (8009aac <vPortValidateInterruptPriority+0x74>)
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	7afa      	ldrb	r2, [r7, #11]
 8009a5a:	429a      	cmp	r2, r3
 8009a5c:	d20a      	bcs.n	8009a74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a62:	f383 8811 	msr	BASEPRI, r3
 8009a66:	f3bf 8f6f 	isb	sy
 8009a6a:	f3bf 8f4f 	dsb	sy
 8009a6e:	607b      	str	r3, [r7, #4]
}
 8009a70:	bf00      	nop
 8009a72:	e7fe      	b.n	8009a72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009a74:	4b0e      	ldr	r3, [pc, #56]	; (8009ab0 <vPortValidateInterruptPriority+0x78>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009a7c:	4b0d      	ldr	r3, [pc, #52]	; (8009ab4 <vPortValidateInterruptPriority+0x7c>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d90a      	bls.n	8009a9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a88:	f383 8811 	msr	BASEPRI, r3
 8009a8c:	f3bf 8f6f 	isb	sy
 8009a90:	f3bf 8f4f 	dsb	sy
 8009a94:	603b      	str	r3, [r7, #0]
}
 8009a96:	bf00      	nop
 8009a98:	e7fe      	b.n	8009a98 <vPortValidateInterruptPriority+0x60>
	}
 8009a9a:	bf00      	nop
 8009a9c:	3714      	adds	r7, #20
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop
 8009aa8:	e000e3f0 	.word	0xe000e3f0
 8009aac:	20001d10 	.word	0x20001d10
 8009ab0:	e000ed0c 	.word	0xe000ed0c
 8009ab4:	20001d14 	.word	0x20001d14

08009ab8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b08a      	sub	sp, #40	; 0x28
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009ac4:	f7fe fc8a 	bl	80083dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009ac8:	4b5b      	ldr	r3, [pc, #364]	; (8009c38 <pvPortMalloc+0x180>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d101      	bne.n	8009ad4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009ad0:	f000 f920 	bl	8009d14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009ad4:	4b59      	ldr	r3, [pc, #356]	; (8009c3c <pvPortMalloc+0x184>)
 8009ad6:	681a      	ldr	r2, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4013      	ands	r3, r2
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f040 8093 	bne.w	8009c08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d01d      	beq.n	8009b24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009ae8:	2208      	movs	r2, #8
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	4413      	add	r3, r2
 8009aee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f003 0307 	and.w	r3, r3, #7
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d014      	beq.n	8009b24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f023 0307 	bic.w	r3, r3, #7
 8009b00:	3308      	adds	r3, #8
 8009b02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f003 0307 	and.w	r3, r3, #7
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00a      	beq.n	8009b24 <pvPortMalloc+0x6c>
	__asm volatile
 8009b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b12:	f383 8811 	msr	BASEPRI, r3
 8009b16:	f3bf 8f6f 	isb	sy
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	617b      	str	r3, [r7, #20]
}
 8009b20:	bf00      	nop
 8009b22:	e7fe      	b.n	8009b22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d06e      	beq.n	8009c08 <pvPortMalloc+0x150>
 8009b2a:	4b45      	ldr	r3, [pc, #276]	; (8009c40 <pvPortMalloc+0x188>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d869      	bhi.n	8009c08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009b34:	4b43      	ldr	r3, [pc, #268]	; (8009c44 <pvPortMalloc+0x18c>)
 8009b36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009b38:	4b42      	ldr	r3, [pc, #264]	; (8009c44 <pvPortMalloc+0x18c>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009b3e:	e004      	b.n	8009b4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d903      	bls.n	8009b5c <pvPortMalloc+0xa4>
 8009b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d1f1      	bne.n	8009b40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009b5c:	4b36      	ldr	r3, [pc, #216]	; (8009c38 <pvPortMalloc+0x180>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d050      	beq.n	8009c08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009b66:	6a3b      	ldr	r3, [r7, #32]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2208      	movs	r2, #8
 8009b6c:	4413      	add	r3, r2
 8009b6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	1ad2      	subs	r2, r2, r3
 8009b80:	2308      	movs	r3, #8
 8009b82:	005b      	lsls	r3, r3, #1
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d91f      	bls.n	8009bc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	4413      	add	r3, r2
 8009b8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	f003 0307 	and.w	r3, r3, #7
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00a      	beq.n	8009bb0 <pvPortMalloc+0xf8>
	__asm volatile
 8009b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b9e:	f383 8811 	msr	BASEPRI, r3
 8009ba2:	f3bf 8f6f 	isb	sy
 8009ba6:	f3bf 8f4f 	dsb	sy
 8009baa:	613b      	str	r3, [r7, #16]
}
 8009bac:	bf00      	nop
 8009bae:	e7fe      	b.n	8009bae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb2:	685a      	ldr	r2, [r3, #4]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	1ad2      	subs	r2, r2, r3
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009bc2:	69b8      	ldr	r0, [r7, #24]
 8009bc4:	f000 f908 	bl	8009dd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009bc8:	4b1d      	ldr	r3, [pc, #116]	; (8009c40 <pvPortMalloc+0x188>)
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	4a1b      	ldr	r2, [pc, #108]	; (8009c40 <pvPortMalloc+0x188>)
 8009bd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009bd6:	4b1a      	ldr	r3, [pc, #104]	; (8009c40 <pvPortMalloc+0x188>)
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	4b1b      	ldr	r3, [pc, #108]	; (8009c48 <pvPortMalloc+0x190>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d203      	bcs.n	8009bea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009be2:	4b17      	ldr	r3, [pc, #92]	; (8009c40 <pvPortMalloc+0x188>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a18      	ldr	r2, [pc, #96]	; (8009c48 <pvPortMalloc+0x190>)
 8009be8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bec:	685a      	ldr	r2, [r3, #4]
 8009bee:	4b13      	ldr	r3, [pc, #76]	; (8009c3c <pvPortMalloc+0x184>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	431a      	orrs	r2, r3
 8009bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009bfe:	4b13      	ldr	r3, [pc, #76]	; (8009c4c <pvPortMalloc+0x194>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	3301      	adds	r3, #1
 8009c04:	4a11      	ldr	r2, [pc, #68]	; (8009c4c <pvPortMalloc+0x194>)
 8009c06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009c08:	f7fe fbf6 	bl	80083f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	f003 0307 	and.w	r3, r3, #7
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d00a      	beq.n	8009c2c <pvPortMalloc+0x174>
	__asm volatile
 8009c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c1a:	f383 8811 	msr	BASEPRI, r3
 8009c1e:	f3bf 8f6f 	isb	sy
 8009c22:	f3bf 8f4f 	dsb	sy
 8009c26:	60fb      	str	r3, [r7, #12]
}
 8009c28:	bf00      	nop
 8009c2a:	e7fe      	b.n	8009c2a <pvPortMalloc+0x172>
	return pvReturn;
 8009c2c:	69fb      	ldr	r3, [r7, #28]
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3728      	adds	r7, #40	; 0x28
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}
 8009c36:	bf00      	nop
 8009c38:	200028d8 	.word	0x200028d8
 8009c3c:	200028ec 	.word	0x200028ec
 8009c40:	200028dc 	.word	0x200028dc
 8009c44:	200028d0 	.word	0x200028d0
 8009c48:	200028e0 	.word	0x200028e0
 8009c4c:	200028e4 	.word	0x200028e4

08009c50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b086      	sub	sp, #24
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d04d      	beq.n	8009cfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009c62:	2308      	movs	r3, #8
 8009c64:	425b      	negs	r3, r3
 8009c66:	697a      	ldr	r2, [r7, #20]
 8009c68:	4413      	add	r3, r2
 8009c6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	685a      	ldr	r2, [r3, #4]
 8009c74:	4b24      	ldr	r3, [pc, #144]	; (8009d08 <vPortFree+0xb8>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4013      	ands	r3, r2
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d10a      	bne.n	8009c94 <vPortFree+0x44>
	__asm volatile
 8009c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c82:	f383 8811 	msr	BASEPRI, r3
 8009c86:	f3bf 8f6f 	isb	sy
 8009c8a:	f3bf 8f4f 	dsb	sy
 8009c8e:	60fb      	str	r3, [r7, #12]
}
 8009c90:	bf00      	nop
 8009c92:	e7fe      	b.n	8009c92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00a      	beq.n	8009cb2 <vPortFree+0x62>
	__asm volatile
 8009c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ca0:	f383 8811 	msr	BASEPRI, r3
 8009ca4:	f3bf 8f6f 	isb	sy
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	60bb      	str	r3, [r7, #8]
}
 8009cae:	bf00      	nop
 8009cb0:	e7fe      	b.n	8009cb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009cb2:	693b      	ldr	r3, [r7, #16]
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	4b14      	ldr	r3, [pc, #80]	; (8009d08 <vPortFree+0xb8>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4013      	ands	r3, r2
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d01e      	beq.n	8009cfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d11a      	bne.n	8009cfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	685a      	ldr	r2, [r3, #4]
 8009ccc:	4b0e      	ldr	r3, [pc, #56]	; (8009d08 <vPortFree+0xb8>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	43db      	mvns	r3, r3
 8009cd2:	401a      	ands	r2, r3
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009cd8:	f7fe fb80 	bl	80083dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009cdc:	693b      	ldr	r3, [r7, #16]
 8009cde:	685a      	ldr	r2, [r3, #4]
 8009ce0:	4b0a      	ldr	r3, [pc, #40]	; (8009d0c <vPortFree+0xbc>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	4a09      	ldr	r2, [pc, #36]	; (8009d0c <vPortFree+0xbc>)
 8009ce8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009cea:	6938      	ldr	r0, [r7, #16]
 8009cec:	f000 f874 	bl	8009dd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009cf0:	4b07      	ldr	r3, [pc, #28]	; (8009d10 <vPortFree+0xc0>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	4a06      	ldr	r2, [pc, #24]	; (8009d10 <vPortFree+0xc0>)
 8009cf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009cfa:	f7fe fb7d 	bl	80083f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009cfe:	bf00      	nop
 8009d00:	3718      	adds	r7, #24
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	200028ec 	.word	0x200028ec
 8009d0c:	200028dc 	.word	0x200028dc
 8009d10:	200028e8 	.word	0x200028e8

08009d14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009d1a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8009d1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009d20:	4b27      	ldr	r3, [pc, #156]	; (8009dc0 <prvHeapInit+0xac>)
 8009d22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f003 0307 	and.w	r3, r3, #7
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d00c      	beq.n	8009d48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3307      	adds	r3, #7
 8009d32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f023 0307 	bic.w	r3, r3, #7
 8009d3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009d3c:	68ba      	ldr	r2, [r7, #8]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	1ad3      	subs	r3, r2, r3
 8009d42:	4a1f      	ldr	r2, [pc, #124]	; (8009dc0 <prvHeapInit+0xac>)
 8009d44:	4413      	add	r3, r2
 8009d46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009d4c:	4a1d      	ldr	r2, [pc, #116]	; (8009dc4 <prvHeapInit+0xb0>)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009d52:	4b1c      	ldr	r3, [pc, #112]	; (8009dc4 <prvHeapInit+0xb0>)
 8009d54:	2200      	movs	r2, #0
 8009d56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	4413      	add	r3, r2
 8009d5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009d60:	2208      	movs	r2, #8
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	1a9b      	subs	r3, r3, r2
 8009d66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	f023 0307 	bic.w	r3, r3, #7
 8009d6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	4a15      	ldr	r2, [pc, #84]	; (8009dc8 <prvHeapInit+0xb4>)
 8009d74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009d76:	4b14      	ldr	r3, [pc, #80]	; (8009dc8 <prvHeapInit+0xb4>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009d7e:	4b12      	ldr	r3, [pc, #72]	; (8009dc8 <prvHeapInit+0xb4>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2200      	movs	r2, #0
 8009d84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	1ad2      	subs	r2, r2, r3
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009d94:	4b0c      	ldr	r3, [pc, #48]	; (8009dc8 <prvHeapInit+0xb4>)
 8009d96:	681a      	ldr	r2, [r3, #0]
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	4a0a      	ldr	r2, [pc, #40]	; (8009dcc <prvHeapInit+0xb8>)
 8009da2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	4a09      	ldr	r2, [pc, #36]	; (8009dd0 <prvHeapInit+0xbc>)
 8009daa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009dac:	4b09      	ldr	r3, [pc, #36]	; (8009dd4 <prvHeapInit+0xc0>)
 8009dae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009db2:	601a      	str	r2, [r3, #0]
}
 8009db4:	bf00      	nop
 8009db6:	3714      	adds	r7, #20
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr
 8009dc0:	20001d18 	.word	0x20001d18
 8009dc4:	200028d0 	.word	0x200028d0
 8009dc8:	200028d8 	.word	0x200028d8
 8009dcc:	200028e0 	.word	0x200028e0
 8009dd0:	200028dc 	.word	0x200028dc
 8009dd4:	200028ec 	.word	0x200028ec

08009dd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009de0:	4b28      	ldr	r3, [pc, #160]	; (8009e84 <prvInsertBlockIntoFreeList+0xac>)
 8009de2:	60fb      	str	r3, [r7, #12]
 8009de4:	e002      	b.n	8009dec <prvInsertBlockIntoFreeList+0x14>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	60fb      	str	r3, [r7, #12]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d8f7      	bhi.n	8009de6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	68ba      	ldr	r2, [r7, #8]
 8009e00:	4413      	add	r3, r2
 8009e02:	687a      	ldr	r2, [r7, #4]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d108      	bne.n	8009e1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	685a      	ldr	r2, [r3, #4]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	441a      	add	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	68ba      	ldr	r2, [r7, #8]
 8009e24:	441a      	add	r2, r3
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d118      	bne.n	8009e60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	4b15      	ldr	r3, [pc, #84]	; (8009e88 <prvInsertBlockIntoFreeList+0xb0>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d00d      	beq.n	8009e56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	685a      	ldr	r2, [r3, #4]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	441a      	add	r2, r3
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	681a      	ldr	r2, [r3, #0]
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	601a      	str	r2, [r3, #0]
 8009e54:	e008      	b.n	8009e68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009e56:	4b0c      	ldr	r3, [pc, #48]	; (8009e88 <prvInsertBlockIntoFreeList+0xb0>)
 8009e58:	681a      	ldr	r2, [r3, #0]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	601a      	str	r2, [r3, #0]
 8009e5e:	e003      	b.n	8009e68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d002      	beq.n	8009e76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e76:	bf00      	nop
 8009e78:	3714      	adds	r7, #20
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	200028d0 	.word	0x200028d0
 8009e88:	200028d8 	.word	0x200028d8

08009e8c <atof>:
 8009e8c:	2100      	movs	r1, #0
 8009e8e:	f000 bedf 	b.w	800ac50 <strtod>

08009e92 <atoi>:
 8009e92:	220a      	movs	r2, #10
 8009e94:	2100      	movs	r1, #0
 8009e96:	f000 bf69 	b.w	800ad6c <strtol>
	...

08009e9c <exit>:
 8009e9c:	b508      	push	{r3, lr}
 8009e9e:	4b06      	ldr	r3, [pc, #24]	; (8009eb8 <exit+0x1c>)
 8009ea0:	4604      	mov	r4, r0
 8009ea2:	b113      	cbz	r3, 8009eaa <exit+0xe>
 8009ea4:	2100      	movs	r1, #0
 8009ea6:	f3af 8000 	nop.w
 8009eaa:	4b04      	ldr	r3, [pc, #16]	; (8009ebc <exit+0x20>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	b103      	cbz	r3, 8009eb2 <exit+0x16>
 8009eb0:	4798      	blx	r3
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	f7f8 fcc2 	bl	800283c <_exit>
 8009eb8:	00000000 	.word	0x00000000
 8009ebc:	20002a30 	.word	0x20002a30

08009ec0 <malloc>:
 8009ec0:	4b02      	ldr	r3, [pc, #8]	; (8009ecc <malloc+0xc>)
 8009ec2:	4601      	mov	r1, r0
 8009ec4:	6818      	ldr	r0, [r3, #0]
 8009ec6:	f000 b82b 	b.w	8009f20 <_malloc_r>
 8009eca:	bf00      	nop
 8009ecc:	200005d8 	.word	0x200005d8

08009ed0 <free>:
 8009ed0:	4b02      	ldr	r3, [pc, #8]	; (8009edc <free+0xc>)
 8009ed2:	4601      	mov	r1, r0
 8009ed4:	6818      	ldr	r0, [r3, #0]
 8009ed6:	f002 bc8d 	b.w	800c7f4 <_free_r>
 8009eda:	bf00      	nop
 8009edc:	200005d8 	.word	0x200005d8

08009ee0 <sbrk_aligned>:
 8009ee0:	b570      	push	{r4, r5, r6, lr}
 8009ee2:	4e0e      	ldr	r6, [pc, #56]	; (8009f1c <sbrk_aligned+0x3c>)
 8009ee4:	460c      	mov	r4, r1
 8009ee6:	6831      	ldr	r1, [r6, #0]
 8009ee8:	4605      	mov	r5, r0
 8009eea:	b911      	cbnz	r1, 8009ef2 <sbrk_aligned+0x12>
 8009eec:	f001 fd82 	bl	800b9f4 <_sbrk_r>
 8009ef0:	6030      	str	r0, [r6, #0]
 8009ef2:	4621      	mov	r1, r4
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	f001 fd7d 	bl	800b9f4 <_sbrk_r>
 8009efa:	1c43      	adds	r3, r0, #1
 8009efc:	d00a      	beq.n	8009f14 <sbrk_aligned+0x34>
 8009efe:	1cc4      	adds	r4, r0, #3
 8009f00:	f024 0403 	bic.w	r4, r4, #3
 8009f04:	42a0      	cmp	r0, r4
 8009f06:	d007      	beq.n	8009f18 <sbrk_aligned+0x38>
 8009f08:	1a21      	subs	r1, r4, r0
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f001 fd72 	bl	800b9f4 <_sbrk_r>
 8009f10:	3001      	adds	r0, #1
 8009f12:	d101      	bne.n	8009f18 <sbrk_aligned+0x38>
 8009f14:	f04f 34ff 	mov.w	r4, #4294967295
 8009f18:	4620      	mov	r0, r4
 8009f1a:	bd70      	pop	{r4, r5, r6, pc}
 8009f1c:	200028f4 	.word	0x200028f4

08009f20 <_malloc_r>:
 8009f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f24:	1ccd      	adds	r5, r1, #3
 8009f26:	f025 0503 	bic.w	r5, r5, #3
 8009f2a:	3508      	adds	r5, #8
 8009f2c:	2d0c      	cmp	r5, #12
 8009f2e:	bf38      	it	cc
 8009f30:	250c      	movcc	r5, #12
 8009f32:	2d00      	cmp	r5, #0
 8009f34:	4607      	mov	r7, r0
 8009f36:	db01      	blt.n	8009f3c <_malloc_r+0x1c>
 8009f38:	42a9      	cmp	r1, r5
 8009f3a:	d905      	bls.n	8009f48 <_malloc_r+0x28>
 8009f3c:	230c      	movs	r3, #12
 8009f3e:	603b      	str	r3, [r7, #0]
 8009f40:	2600      	movs	r6, #0
 8009f42:	4630      	mov	r0, r6
 8009f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f48:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a01c <_malloc_r+0xfc>
 8009f4c:	f000 f868 	bl	800a020 <__malloc_lock>
 8009f50:	f8d8 3000 	ldr.w	r3, [r8]
 8009f54:	461c      	mov	r4, r3
 8009f56:	bb5c      	cbnz	r4, 8009fb0 <_malloc_r+0x90>
 8009f58:	4629      	mov	r1, r5
 8009f5a:	4638      	mov	r0, r7
 8009f5c:	f7ff ffc0 	bl	8009ee0 <sbrk_aligned>
 8009f60:	1c43      	adds	r3, r0, #1
 8009f62:	4604      	mov	r4, r0
 8009f64:	d155      	bne.n	800a012 <_malloc_r+0xf2>
 8009f66:	f8d8 4000 	ldr.w	r4, [r8]
 8009f6a:	4626      	mov	r6, r4
 8009f6c:	2e00      	cmp	r6, #0
 8009f6e:	d145      	bne.n	8009ffc <_malloc_r+0xdc>
 8009f70:	2c00      	cmp	r4, #0
 8009f72:	d048      	beq.n	800a006 <_malloc_r+0xe6>
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	4631      	mov	r1, r6
 8009f78:	4638      	mov	r0, r7
 8009f7a:	eb04 0903 	add.w	r9, r4, r3
 8009f7e:	f001 fd39 	bl	800b9f4 <_sbrk_r>
 8009f82:	4581      	cmp	r9, r0
 8009f84:	d13f      	bne.n	800a006 <_malloc_r+0xe6>
 8009f86:	6821      	ldr	r1, [r4, #0]
 8009f88:	1a6d      	subs	r5, r5, r1
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	4638      	mov	r0, r7
 8009f8e:	f7ff ffa7 	bl	8009ee0 <sbrk_aligned>
 8009f92:	3001      	adds	r0, #1
 8009f94:	d037      	beq.n	800a006 <_malloc_r+0xe6>
 8009f96:	6823      	ldr	r3, [r4, #0]
 8009f98:	442b      	add	r3, r5
 8009f9a:	6023      	str	r3, [r4, #0]
 8009f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d038      	beq.n	800a016 <_malloc_r+0xf6>
 8009fa4:	685a      	ldr	r2, [r3, #4]
 8009fa6:	42a2      	cmp	r2, r4
 8009fa8:	d12b      	bne.n	800a002 <_malloc_r+0xe2>
 8009faa:	2200      	movs	r2, #0
 8009fac:	605a      	str	r2, [r3, #4]
 8009fae:	e00f      	b.n	8009fd0 <_malloc_r+0xb0>
 8009fb0:	6822      	ldr	r2, [r4, #0]
 8009fb2:	1b52      	subs	r2, r2, r5
 8009fb4:	d41f      	bmi.n	8009ff6 <_malloc_r+0xd6>
 8009fb6:	2a0b      	cmp	r2, #11
 8009fb8:	d917      	bls.n	8009fea <_malloc_r+0xca>
 8009fba:	1961      	adds	r1, r4, r5
 8009fbc:	42a3      	cmp	r3, r4
 8009fbe:	6025      	str	r5, [r4, #0]
 8009fc0:	bf18      	it	ne
 8009fc2:	6059      	strne	r1, [r3, #4]
 8009fc4:	6863      	ldr	r3, [r4, #4]
 8009fc6:	bf08      	it	eq
 8009fc8:	f8c8 1000 	streq.w	r1, [r8]
 8009fcc:	5162      	str	r2, [r4, r5]
 8009fce:	604b      	str	r3, [r1, #4]
 8009fd0:	4638      	mov	r0, r7
 8009fd2:	f104 060b 	add.w	r6, r4, #11
 8009fd6:	f000 f829 	bl	800a02c <__malloc_unlock>
 8009fda:	f026 0607 	bic.w	r6, r6, #7
 8009fde:	1d23      	adds	r3, r4, #4
 8009fe0:	1af2      	subs	r2, r6, r3
 8009fe2:	d0ae      	beq.n	8009f42 <_malloc_r+0x22>
 8009fe4:	1b9b      	subs	r3, r3, r6
 8009fe6:	50a3      	str	r3, [r4, r2]
 8009fe8:	e7ab      	b.n	8009f42 <_malloc_r+0x22>
 8009fea:	42a3      	cmp	r3, r4
 8009fec:	6862      	ldr	r2, [r4, #4]
 8009fee:	d1dd      	bne.n	8009fac <_malloc_r+0x8c>
 8009ff0:	f8c8 2000 	str.w	r2, [r8]
 8009ff4:	e7ec      	b.n	8009fd0 <_malloc_r+0xb0>
 8009ff6:	4623      	mov	r3, r4
 8009ff8:	6864      	ldr	r4, [r4, #4]
 8009ffa:	e7ac      	b.n	8009f56 <_malloc_r+0x36>
 8009ffc:	4634      	mov	r4, r6
 8009ffe:	6876      	ldr	r6, [r6, #4]
 800a000:	e7b4      	b.n	8009f6c <_malloc_r+0x4c>
 800a002:	4613      	mov	r3, r2
 800a004:	e7cc      	b.n	8009fa0 <_malloc_r+0x80>
 800a006:	230c      	movs	r3, #12
 800a008:	603b      	str	r3, [r7, #0]
 800a00a:	4638      	mov	r0, r7
 800a00c:	f000 f80e 	bl	800a02c <__malloc_unlock>
 800a010:	e797      	b.n	8009f42 <_malloc_r+0x22>
 800a012:	6025      	str	r5, [r4, #0]
 800a014:	e7dc      	b.n	8009fd0 <_malloc_r+0xb0>
 800a016:	605b      	str	r3, [r3, #4]
 800a018:	deff      	udf	#255	; 0xff
 800a01a:	bf00      	nop
 800a01c:	200028f0 	.word	0x200028f0

0800a020 <__malloc_lock>:
 800a020:	4801      	ldr	r0, [pc, #4]	; (800a028 <__malloc_lock+0x8>)
 800a022:	f001 bd34 	b.w	800ba8e <__retarget_lock_acquire_recursive>
 800a026:	bf00      	nop
 800a028:	20002a38 	.word	0x20002a38

0800a02c <__malloc_unlock>:
 800a02c:	4801      	ldr	r0, [pc, #4]	; (800a034 <__malloc_unlock+0x8>)
 800a02e:	f001 bd2f 	b.w	800ba90 <__retarget_lock_release_recursive>
 800a032:	bf00      	nop
 800a034:	20002a38 	.word	0x20002a38

0800a038 <sulp>:
 800a038:	b570      	push	{r4, r5, r6, lr}
 800a03a:	4604      	mov	r4, r0
 800a03c:	460d      	mov	r5, r1
 800a03e:	ec45 4b10 	vmov	d0, r4, r5
 800a042:	4616      	mov	r6, r2
 800a044:	f003 faf8 	bl	800d638 <__ulp>
 800a048:	ec51 0b10 	vmov	r0, r1, d0
 800a04c:	b17e      	cbz	r6, 800a06e <sulp+0x36>
 800a04e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a052:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a056:	2b00      	cmp	r3, #0
 800a058:	dd09      	ble.n	800a06e <sulp+0x36>
 800a05a:	051b      	lsls	r3, r3, #20
 800a05c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a060:	2400      	movs	r4, #0
 800a062:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a066:	4622      	mov	r2, r4
 800a068:	462b      	mov	r3, r5
 800a06a:	f7f6 fac5 	bl	80005f8 <__aeabi_dmul>
 800a06e:	bd70      	pop	{r4, r5, r6, pc}

0800a070 <_strtod_l>:
 800a070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a074:	ed2d 8b02 	vpush	{d8}
 800a078:	b09b      	sub	sp, #108	; 0x6c
 800a07a:	4604      	mov	r4, r0
 800a07c:	9213      	str	r2, [sp, #76]	; 0x4c
 800a07e:	2200      	movs	r2, #0
 800a080:	9216      	str	r2, [sp, #88]	; 0x58
 800a082:	460d      	mov	r5, r1
 800a084:	f04f 0800 	mov.w	r8, #0
 800a088:	f04f 0900 	mov.w	r9, #0
 800a08c:	460a      	mov	r2, r1
 800a08e:	9215      	str	r2, [sp, #84]	; 0x54
 800a090:	7811      	ldrb	r1, [r2, #0]
 800a092:	292b      	cmp	r1, #43	; 0x2b
 800a094:	d04c      	beq.n	800a130 <_strtod_l+0xc0>
 800a096:	d83a      	bhi.n	800a10e <_strtod_l+0x9e>
 800a098:	290d      	cmp	r1, #13
 800a09a:	d834      	bhi.n	800a106 <_strtod_l+0x96>
 800a09c:	2908      	cmp	r1, #8
 800a09e:	d834      	bhi.n	800a10a <_strtod_l+0x9a>
 800a0a0:	2900      	cmp	r1, #0
 800a0a2:	d03d      	beq.n	800a120 <_strtod_l+0xb0>
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	920a      	str	r2, [sp, #40]	; 0x28
 800a0a8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a0aa:	7832      	ldrb	r2, [r6, #0]
 800a0ac:	2a30      	cmp	r2, #48	; 0x30
 800a0ae:	f040 80b4 	bne.w	800a21a <_strtod_l+0x1aa>
 800a0b2:	7872      	ldrb	r2, [r6, #1]
 800a0b4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a0b8:	2a58      	cmp	r2, #88	; 0x58
 800a0ba:	d170      	bne.n	800a19e <_strtod_l+0x12e>
 800a0bc:	9302      	str	r3, [sp, #8]
 800a0be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0c0:	9301      	str	r3, [sp, #4]
 800a0c2:	ab16      	add	r3, sp, #88	; 0x58
 800a0c4:	9300      	str	r3, [sp, #0]
 800a0c6:	4a8e      	ldr	r2, [pc, #568]	; (800a300 <_strtod_l+0x290>)
 800a0c8:	ab17      	add	r3, sp, #92	; 0x5c
 800a0ca:	a915      	add	r1, sp, #84	; 0x54
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	f002 fc45 	bl	800c95c <__gethex>
 800a0d2:	f010 070f 	ands.w	r7, r0, #15
 800a0d6:	4605      	mov	r5, r0
 800a0d8:	d005      	beq.n	800a0e6 <_strtod_l+0x76>
 800a0da:	2f06      	cmp	r7, #6
 800a0dc:	d12a      	bne.n	800a134 <_strtod_l+0xc4>
 800a0de:	3601      	adds	r6, #1
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	9615      	str	r6, [sp, #84]	; 0x54
 800a0e4:	930a      	str	r3, [sp, #40]	; 0x28
 800a0e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	f040 857f 	bne.w	800abec <_strtod_l+0xb7c>
 800a0ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f0:	b1db      	cbz	r3, 800a12a <_strtod_l+0xba>
 800a0f2:	4642      	mov	r2, r8
 800a0f4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a0f8:	ec43 2b10 	vmov	d0, r2, r3
 800a0fc:	b01b      	add	sp, #108	; 0x6c
 800a0fe:	ecbd 8b02 	vpop	{d8}
 800a102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a106:	2920      	cmp	r1, #32
 800a108:	d1cc      	bne.n	800a0a4 <_strtod_l+0x34>
 800a10a:	3201      	adds	r2, #1
 800a10c:	e7bf      	b.n	800a08e <_strtod_l+0x1e>
 800a10e:	292d      	cmp	r1, #45	; 0x2d
 800a110:	d1c8      	bne.n	800a0a4 <_strtod_l+0x34>
 800a112:	2101      	movs	r1, #1
 800a114:	910a      	str	r1, [sp, #40]	; 0x28
 800a116:	1c51      	adds	r1, r2, #1
 800a118:	9115      	str	r1, [sp, #84]	; 0x54
 800a11a:	7852      	ldrb	r2, [r2, #1]
 800a11c:	2a00      	cmp	r2, #0
 800a11e:	d1c3      	bne.n	800a0a8 <_strtod_l+0x38>
 800a120:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a122:	9515      	str	r5, [sp, #84]	; 0x54
 800a124:	2b00      	cmp	r3, #0
 800a126:	f040 855f 	bne.w	800abe8 <_strtod_l+0xb78>
 800a12a:	4642      	mov	r2, r8
 800a12c:	464b      	mov	r3, r9
 800a12e:	e7e3      	b.n	800a0f8 <_strtod_l+0x88>
 800a130:	2100      	movs	r1, #0
 800a132:	e7ef      	b.n	800a114 <_strtod_l+0xa4>
 800a134:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a136:	b13a      	cbz	r2, 800a148 <_strtod_l+0xd8>
 800a138:	2135      	movs	r1, #53	; 0x35
 800a13a:	a818      	add	r0, sp, #96	; 0x60
 800a13c:	f003 fb79 	bl	800d832 <__copybits>
 800a140:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a142:	4620      	mov	r0, r4
 800a144:	f002 ff4c 	bl	800cfe0 <_Bfree>
 800a148:	3f01      	subs	r7, #1
 800a14a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a14c:	2f04      	cmp	r7, #4
 800a14e:	d806      	bhi.n	800a15e <_strtod_l+0xee>
 800a150:	e8df f007 	tbb	[pc, r7]
 800a154:	201d0314 	.word	0x201d0314
 800a158:	14          	.byte	0x14
 800a159:	00          	.byte	0x00
 800a15a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a15e:	05e9      	lsls	r1, r5, #23
 800a160:	bf48      	it	mi
 800a162:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a166:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a16a:	0d1b      	lsrs	r3, r3, #20
 800a16c:	051b      	lsls	r3, r3, #20
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1b9      	bne.n	800a0e6 <_strtod_l+0x76>
 800a172:	f001 fc61 	bl	800ba38 <__errno>
 800a176:	2322      	movs	r3, #34	; 0x22
 800a178:	6003      	str	r3, [r0, #0]
 800a17a:	e7b4      	b.n	800a0e6 <_strtod_l+0x76>
 800a17c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a180:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a184:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a188:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a18c:	e7e7      	b.n	800a15e <_strtod_l+0xee>
 800a18e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a308 <_strtod_l+0x298>
 800a192:	e7e4      	b.n	800a15e <_strtod_l+0xee>
 800a194:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a198:	f04f 38ff 	mov.w	r8, #4294967295
 800a19c:	e7df      	b.n	800a15e <_strtod_l+0xee>
 800a19e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1a0:	1c5a      	adds	r2, r3, #1
 800a1a2:	9215      	str	r2, [sp, #84]	; 0x54
 800a1a4:	785b      	ldrb	r3, [r3, #1]
 800a1a6:	2b30      	cmp	r3, #48	; 0x30
 800a1a8:	d0f9      	beq.n	800a19e <_strtod_l+0x12e>
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d09b      	beq.n	800a0e6 <_strtod_l+0x76>
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	f04f 0a00 	mov.w	sl, #0
 800a1b4:	9304      	str	r3, [sp, #16]
 800a1b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1ba:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a1be:	46d3      	mov	fp, sl
 800a1c0:	220a      	movs	r2, #10
 800a1c2:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a1c4:	7806      	ldrb	r6, [r0, #0]
 800a1c6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a1ca:	b2d9      	uxtb	r1, r3
 800a1cc:	2909      	cmp	r1, #9
 800a1ce:	d926      	bls.n	800a21e <_strtod_l+0x1ae>
 800a1d0:	494c      	ldr	r1, [pc, #304]	; (800a304 <_strtod_l+0x294>)
 800a1d2:	2201      	movs	r2, #1
 800a1d4:	f001 fb67 	bl	800b8a6 <strncmp>
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	d030      	beq.n	800a23e <_strtod_l+0x1ce>
 800a1dc:	2000      	movs	r0, #0
 800a1de:	4632      	mov	r2, r6
 800a1e0:	9005      	str	r0, [sp, #20]
 800a1e2:	465e      	mov	r6, fp
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2a65      	cmp	r2, #101	; 0x65
 800a1e8:	d001      	beq.n	800a1ee <_strtod_l+0x17e>
 800a1ea:	2a45      	cmp	r2, #69	; 0x45
 800a1ec:	d113      	bne.n	800a216 <_strtod_l+0x1a6>
 800a1ee:	b91e      	cbnz	r6, 800a1f8 <_strtod_l+0x188>
 800a1f0:	9a04      	ldr	r2, [sp, #16]
 800a1f2:	4302      	orrs	r2, r0
 800a1f4:	d094      	beq.n	800a120 <_strtod_l+0xb0>
 800a1f6:	2600      	movs	r6, #0
 800a1f8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a1fa:	1c6a      	adds	r2, r5, #1
 800a1fc:	9215      	str	r2, [sp, #84]	; 0x54
 800a1fe:	786a      	ldrb	r2, [r5, #1]
 800a200:	2a2b      	cmp	r2, #43	; 0x2b
 800a202:	d074      	beq.n	800a2ee <_strtod_l+0x27e>
 800a204:	2a2d      	cmp	r2, #45	; 0x2d
 800a206:	d078      	beq.n	800a2fa <_strtod_l+0x28a>
 800a208:	f04f 0c00 	mov.w	ip, #0
 800a20c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a210:	2909      	cmp	r1, #9
 800a212:	d97f      	bls.n	800a314 <_strtod_l+0x2a4>
 800a214:	9515      	str	r5, [sp, #84]	; 0x54
 800a216:	2700      	movs	r7, #0
 800a218:	e09e      	b.n	800a358 <_strtod_l+0x2e8>
 800a21a:	2300      	movs	r3, #0
 800a21c:	e7c8      	b.n	800a1b0 <_strtod_l+0x140>
 800a21e:	f1bb 0f08 	cmp.w	fp, #8
 800a222:	bfd8      	it	le
 800a224:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a226:	f100 0001 	add.w	r0, r0, #1
 800a22a:	bfda      	itte	le
 800a22c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a230:	9309      	strle	r3, [sp, #36]	; 0x24
 800a232:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a236:	f10b 0b01 	add.w	fp, fp, #1
 800a23a:	9015      	str	r0, [sp, #84]	; 0x54
 800a23c:	e7c1      	b.n	800a1c2 <_strtod_l+0x152>
 800a23e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a240:	1c5a      	adds	r2, r3, #1
 800a242:	9215      	str	r2, [sp, #84]	; 0x54
 800a244:	785a      	ldrb	r2, [r3, #1]
 800a246:	f1bb 0f00 	cmp.w	fp, #0
 800a24a:	d037      	beq.n	800a2bc <_strtod_l+0x24c>
 800a24c:	9005      	str	r0, [sp, #20]
 800a24e:	465e      	mov	r6, fp
 800a250:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a254:	2b09      	cmp	r3, #9
 800a256:	d912      	bls.n	800a27e <_strtod_l+0x20e>
 800a258:	2301      	movs	r3, #1
 800a25a:	e7c4      	b.n	800a1e6 <_strtod_l+0x176>
 800a25c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a25e:	1c5a      	adds	r2, r3, #1
 800a260:	9215      	str	r2, [sp, #84]	; 0x54
 800a262:	785a      	ldrb	r2, [r3, #1]
 800a264:	3001      	adds	r0, #1
 800a266:	2a30      	cmp	r2, #48	; 0x30
 800a268:	d0f8      	beq.n	800a25c <_strtod_l+0x1ec>
 800a26a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a26e:	2b08      	cmp	r3, #8
 800a270:	f200 84c1 	bhi.w	800abf6 <_strtod_l+0xb86>
 800a274:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a276:	9005      	str	r0, [sp, #20]
 800a278:	2000      	movs	r0, #0
 800a27a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a27c:	4606      	mov	r6, r0
 800a27e:	3a30      	subs	r2, #48	; 0x30
 800a280:	f100 0301 	add.w	r3, r0, #1
 800a284:	d014      	beq.n	800a2b0 <_strtod_l+0x240>
 800a286:	9905      	ldr	r1, [sp, #20]
 800a288:	4419      	add	r1, r3
 800a28a:	9105      	str	r1, [sp, #20]
 800a28c:	4633      	mov	r3, r6
 800a28e:	eb00 0c06 	add.w	ip, r0, r6
 800a292:	210a      	movs	r1, #10
 800a294:	4563      	cmp	r3, ip
 800a296:	d113      	bne.n	800a2c0 <_strtod_l+0x250>
 800a298:	1833      	adds	r3, r6, r0
 800a29a:	2b08      	cmp	r3, #8
 800a29c:	f106 0601 	add.w	r6, r6, #1
 800a2a0:	4406      	add	r6, r0
 800a2a2:	dc1a      	bgt.n	800a2da <_strtod_l+0x26a>
 800a2a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2a6:	230a      	movs	r3, #10
 800a2a8:	fb03 2301 	mla	r3, r3, r1, r2
 800a2ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a2b2:	1c51      	adds	r1, r2, #1
 800a2b4:	9115      	str	r1, [sp, #84]	; 0x54
 800a2b6:	7852      	ldrb	r2, [r2, #1]
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	e7c9      	b.n	800a250 <_strtod_l+0x1e0>
 800a2bc:	4658      	mov	r0, fp
 800a2be:	e7d2      	b.n	800a266 <_strtod_l+0x1f6>
 800a2c0:	2b08      	cmp	r3, #8
 800a2c2:	f103 0301 	add.w	r3, r3, #1
 800a2c6:	dc03      	bgt.n	800a2d0 <_strtod_l+0x260>
 800a2c8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a2ca:	434f      	muls	r7, r1
 800a2cc:	9709      	str	r7, [sp, #36]	; 0x24
 800a2ce:	e7e1      	b.n	800a294 <_strtod_l+0x224>
 800a2d0:	2b10      	cmp	r3, #16
 800a2d2:	bfd8      	it	le
 800a2d4:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a2d8:	e7dc      	b.n	800a294 <_strtod_l+0x224>
 800a2da:	2e10      	cmp	r6, #16
 800a2dc:	bfdc      	itt	le
 800a2de:	230a      	movle	r3, #10
 800a2e0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a2e4:	e7e3      	b.n	800a2ae <_strtod_l+0x23e>
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	9305      	str	r3, [sp, #20]
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e780      	b.n	800a1f0 <_strtod_l+0x180>
 800a2ee:	f04f 0c00 	mov.w	ip, #0
 800a2f2:	1caa      	adds	r2, r5, #2
 800a2f4:	9215      	str	r2, [sp, #84]	; 0x54
 800a2f6:	78aa      	ldrb	r2, [r5, #2]
 800a2f8:	e788      	b.n	800a20c <_strtod_l+0x19c>
 800a2fa:	f04f 0c01 	mov.w	ip, #1
 800a2fe:	e7f8      	b.n	800a2f2 <_strtod_l+0x282>
 800a300:	0800f6f4 	.word	0x0800f6f4
 800a304:	0800f6f0 	.word	0x0800f6f0
 800a308:	7ff00000 	.word	0x7ff00000
 800a30c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a30e:	1c51      	adds	r1, r2, #1
 800a310:	9115      	str	r1, [sp, #84]	; 0x54
 800a312:	7852      	ldrb	r2, [r2, #1]
 800a314:	2a30      	cmp	r2, #48	; 0x30
 800a316:	d0f9      	beq.n	800a30c <_strtod_l+0x29c>
 800a318:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a31c:	2908      	cmp	r1, #8
 800a31e:	f63f af7a 	bhi.w	800a216 <_strtod_l+0x1a6>
 800a322:	3a30      	subs	r2, #48	; 0x30
 800a324:	9208      	str	r2, [sp, #32]
 800a326:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a328:	920c      	str	r2, [sp, #48]	; 0x30
 800a32a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a32c:	1c57      	adds	r7, r2, #1
 800a32e:	9715      	str	r7, [sp, #84]	; 0x54
 800a330:	7852      	ldrb	r2, [r2, #1]
 800a332:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a336:	f1be 0f09 	cmp.w	lr, #9
 800a33a:	d938      	bls.n	800a3ae <_strtod_l+0x33e>
 800a33c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a33e:	1a7f      	subs	r7, r7, r1
 800a340:	2f08      	cmp	r7, #8
 800a342:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a346:	dc03      	bgt.n	800a350 <_strtod_l+0x2e0>
 800a348:	9908      	ldr	r1, [sp, #32]
 800a34a:	428f      	cmp	r7, r1
 800a34c:	bfa8      	it	ge
 800a34e:	460f      	movge	r7, r1
 800a350:	f1bc 0f00 	cmp.w	ip, #0
 800a354:	d000      	beq.n	800a358 <_strtod_l+0x2e8>
 800a356:	427f      	negs	r7, r7
 800a358:	2e00      	cmp	r6, #0
 800a35a:	d14f      	bne.n	800a3fc <_strtod_l+0x38c>
 800a35c:	9904      	ldr	r1, [sp, #16]
 800a35e:	4301      	orrs	r1, r0
 800a360:	f47f aec1 	bne.w	800a0e6 <_strtod_l+0x76>
 800a364:	2b00      	cmp	r3, #0
 800a366:	f47f aedb 	bne.w	800a120 <_strtod_l+0xb0>
 800a36a:	2a69      	cmp	r2, #105	; 0x69
 800a36c:	d029      	beq.n	800a3c2 <_strtod_l+0x352>
 800a36e:	dc26      	bgt.n	800a3be <_strtod_l+0x34e>
 800a370:	2a49      	cmp	r2, #73	; 0x49
 800a372:	d026      	beq.n	800a3c2 <_strtod_l+0x352>
 800a374:	2a4e      	cmp	r2, #78	; 0x4e
 800a376:	f47f aed3 	bne.w	800a120 <_strtod_l+0xb0>
 800a37a:	499b      	ldr	r1, [pc, #620]	; (800a5e8 <_strtod_l+0x578>)
 800a37c:	a815      	add	r0, sp, #84	; 0x54
 800a37e:	f002 fd2d 	bl	800cddc <__match>
 800a382:	2800      	cmp	r0, #0
 800a384:	f43f aecc 	beq.w	800a120 <_strtod_l+0xb0>
 800a388:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	2b28      	cmp	r3, #40	; 0x28
 800a38e:	d12f      	bne.n	800a3f0 <_strtod_l+0x380>
 800a390:	4996      	ldr	r1, [pc, #600]	; (800a5ec <_strtod_l+0x57c>)
 800a392:	aa18      	add	r2, sp, #96	; 0x60
 800a394:	a815      	add	r0, sp, #84	; 0x54
 800a396:	f002 fd35 	bl	800ce04 <__hexnan>
 800a39a:	2805      	cmp	r0, #5
 800a39c:	d128      	bne.n	800a3f0 <_strtod_l+0x380>
 800a39e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a3a4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a3a8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a3ac:	e69b      	b.n	800a0e6 <_strtod_l+0x76>
 800a3ae:	9f08      	ldr	r7, [sp, #32]
 800a3b0:	210a      	movs	r1, #10
 800a3b2:	fb01 2107 	mla	r1, r1, r7, r2
 800a3b6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a3ba:	9208      	str	r2, [sp, #32]
 800a3bc:	e7b5      	b.n	800a32a <_strtod_l+0x2ba>
 800a3be:	2a6e      	cmp	r2, #110	; 0x6e
 800a3c0:	e7d9      	b.n	800a376 <_strtod_l+0x306>
 800a3c2:	498b      	ldr	r1, [pc, #556]	; (800a5f0 <_strtod_l+0x580>)
 800a3c4:	a815      	add	r0, sp, #84	; 0x54
 800a3c6:	f002 fd09 	bl	800cddc <__match>
 800a3ca:	2800      	cmp	r0, #0
 800a3cc:	f43f aea8 	beq.w	800a120 <_strtod_l+0xb0>
 800a3d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3d2:	4988      	ldr	r1, [pc, #544]	; (800a5f4 <_strtod_l+0x584>)
 800a3d4:	3b01      	subs	r3, #1
 800a3d6:	a815      	add	r0, sp, #84	; 0x54
 800a3d8:	9315      	str	r3, [sp, #84]	; 0x54
 800a3da:	f002 fcff 	bl	800cddc <__match>
 800a3de:	b910      	cbnz	r0, 800a3e6 <_strtod_l+0x376>
 800a3e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	9315      	str	r3, [sp, #84]	; 0x54
 800a3e6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800a604 <_strtod_l+0x594>
 800a3ea:	f04f 0800 	mov.w	r8, #0
 800a3ee:	e67a      	b.n	800a0e6 <_strtod_l+0x76>
 800a3f0:	4881      	ldr	r0, [pc, #516]	; (800a5f8 <_strtod_l+0x588>)
 800a3f2:	f001 fb5d 	bl	800bab0 <nan>
 800a3f6:	ec59 8b10 	vmov	r8, r9, d0
 800a3fa:	e674      	b.n	800a0e6 <_strtod_l+0x76>
 800a3fc:	9b05      	ldr	r3, [sp, #20]
 800a3fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a400:	1afb      	subs	r3, r7, r3
 800a402:	f1bb 0f00 	cmp.w	fp, #0
 800a406:	bf08      	it	eq
 800a408:	46b3      	moveq	fp, r6
 800a40a:	2e10      	cmp	r6, #16
 800a40c:	9308      	str	r3, [sp, #32]
 800a40e:	4635      	mov	r5, r6
 800a410:	bfa8      	it	ge
 800a412:	2510      	movge	r5, #16
 800a414:	f7f6 f876 	bl	8000504 <__aeabi_ui2d>
 800a418:	2e09      	cmp	r6, #9
 800a41a:	4680      	mov	r8, r0
 800a41c:	4689      	mov	r9, r1
 800a41e:	dd13      	ble.n	800a448 <_strtod_l+0x3d8>
 800a420:	4b76      	ldr	r3, [pc, #472]	; (800a5fc <_strtod_l+0x58c>)
 800a422:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a426:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a42a:	f7f6 f8e5 	bl	80005f8 <__aeabi_dmul>
 800a42e:	4680      	mov	r8, r0
 800a430:	4650      	mov	r0, sl
 800a432:	4689      	mov	r9, r1
 800a434:	f7f6 f866 	bl	8000504 <__aeabi_ui2d>
 800a438:	4602      	mov	r2, r0
 800a43a:	460b      	mov	r3, r1
 800a43c:	4640      	mov	r0, r8
 800a43e:	4649      	mov	r1, r9
 800a440:	f7f5 ff24 	bl	800028c <__adddf3>
 800a444:	4680      	mov	r8, r0
 800a446:	4689      	mov	r9, r1
 800a448:	2e0f      	cmp	r6, #15
 800a44a:	dc38      	bgt.n	800a4be <_strtod_l+0x44e>
 800a44c:	9b08      	ldr	r3, [sp, #32]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f43f ae49 	beq.w	800a0e6 <_strtod_l+0x76>
 800a454:	dd24      	ble.n	800a4a0 <_strtod_l+0x430>
 800a456:	2b16      	cmp	r3, #22
 800a458:	dc0b      	bgt.n	800a472 <_strtod_l+0x402>
 800a45a:	4968      	ldr	r1, [pc, #416]	; (800a5fc <_strtod_l+0x58c>)
 800a45c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a460:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a464:	4642      	mov	r2, r8
 800a466:	464b      	mov	r3, r9
 800a468:	f7f6 f8c6 	bl	80005f8 <__aeabi_dmul>
 800a46c:	4680      	mov	r8, r0
 800a46e:	4689      	mov	r9, r1
 800a470:	e639      	b.n	800a0e6 <_strtod_l+0x76>
 800a472:	9a08      	ldr	r2, [sp, #32]
 800a474:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a478:	4293      	cmp	r3, r2
 800a47a:	db20      	blt.n	800a4be <_strtod_l+0x44e>
 800a47c:	4c5f      	ldr	r4, [pc, #380]	; (800a5fc <_strtod_l+0x58c>)
 800a47e:	f1c6 060f 	rsb	r6, r6, #15
 800a482:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a486:	4642      	mov	r2, r8
 800a488:	464b      	mov	r3, r9
 800a48a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a48e:	f7f6 f8b3 	bl	80005f8 <__aeabi_dmul>
 800a492:	9b08      	ldr	r3, [sp, #32]
 800a494:	1b9e      	subs	r6, r3, r6
 800a496:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a49a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a49e:	e7e3      	b.n	800a468 <_strtod_l+0x3f8>
 800a4a0:	9b08      	ldr	r3, [sp, #32]
 800a4a2:	3316      	adds	r3, #22
 800a4a4:	db0b      	blt.n	800a4be <_strtod_l+0x44e>
 800a4a6:	9b05      	ldr	r3, [sp, #20]
 800a4a8:	1bdf      	subs	r7, r3, r7
 800a4aa:	4b54      	ldr	r3, [pc, #336]	; (800a5fc <_strtod_l+0x58c>)
 800a4ac:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a4b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4b4:	4640      	mov	r0, r8
 800a4b6:	4649      	mov	r1, r9
 800a4b8:	f7f6 f9c8 	bl	800084c <__aeabi_ddiv>
 800a4bc:	e7d6      	b.n	800a46c <_strtod_l+0x3fc>
 800a4be:	9b08      	ldr	r3, [sp, #32]
 800a4c0:	1b75      	subs	r5, r6, r5
 800a4c2:	441d      	add	r5, r3
 800a4c4:	2d00      	cmp	r5, #0
 800a4c6:	dd70      	ble.n	800a5aa <_strtod_l+0x53a>
 800a4c8:	f015 030f 	ands.w	r3, r5, #15
 800a4cc:	d00a      	beq.n	800a4e4 <_strtod_l+0x474>
 800a4ce:	494b      	ldr	r1, [pc, #300]	; (800a5fc <_strtod_l+0x58c>)
 800a4d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a4d4:	4642      	mov	r2, r8
 800a4d6:	464b      	mov	r3, r9
 800a4d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4dc:	f7f6 f88c 	bl	80005f8 <__aeabi_dmul>
 800a4e0:	4680      	mov	r8, r0
 800a4e2:	4689      	mov	r9, r1
 800a4e4:	f035 050f 	bics.w	r5, r5, #15
 800a4e8:	d04d      	beq.n	800a586 <_strtod_l+0x516>
 800a4ea:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a4ee:	dd22      	ble.n	800a536 <_strtod_l+0x4c6>
 800a4f0:	2500      	movs	r5, #0
 800a4f2:	46ab      	mov	fp, r5
 800a4f4:	9509      	str	r5, [sp, #36]	; 0x24
 800a4f6:	9505      	str	r5, [sp, #20]
 800a4f8:	2322      	movs	r3, #34	; 0x22
 800a4fa:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a604 <_strtod_l+0x594>
 800a4fe:	6023      	str	r3, [r4, #0]
 800a500:	f04f 0800 	mov.w	r8, #0
 800a504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a506:	2b00      	cmp	r3, #0
 800a508:	f43f aded 	beq.w	800a0e6 <_strtod_l+0x76>
 800a50c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a50e:	4620      	mov	r0, r4
 800a510:	f002 fd66 	bl	800cfe0 <_Bfree>
 800a514:	9905      	ldr	r1, [sp, #20]
 800a516:	4620      	mov	r0, r4
 800a518:	f002 fd62 	bl	800cfe0 <_Bfree>
 800a51c:	4659      	mov	r1, fp
 800a51e:	4620      	mov	r0, r4
 800a520:	f002 fd5e 	bl	800cfe0 <_Bfree>
 800a524:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a526:	4620      	mov	r0, r4
 800a528:	f002 fd5a 	bl	800cfe0 <_Bfree>
 800a52c:	4629      	mov	r1, r5
 800a52e:	4620      	mov	r0, r4
 800a530:	f002 fd56 	bl	800cfe0 <_Bfree>
 800a534:	e5d7      	b.n	800a0e6 <_strtod_l+0x76>
 800a536:	4b32      	ldr	r3, [pc, #200]	; (800a600 <_strtod_l+0x590>)
 800a538:	9304      	str	r3, [sp, #16]
 800a53a:	2300      	movs	r3, #0
 800a53c:	112d      	asrs	r5, r5, #4
 800a53e:	4640      	mov	r0, r8
 800a540:	4649      	mov	r1, r9
 800a542:	469a      	mov	sl, r3
 800a544:	2d01      	cmp	r5, #1
 800a546:	dc21      	bgt.n	800a58c <_strtod_l+0x51c>
 800a548:	b10b      	cbz	r3, 800a54e <_strtod_l+0x4de>
 800a54a:	4680      	mov	r8, r0
 800a54c:	4689      	mov	r9, r1
 800a54e:	492c      	ldr	r1, [pc, #176]	; (800a600 <_strtod_l+0x590>)
 800a550:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a554:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a558:	4642      	mov	r2, r8
 800a55a:	464b      	mov	r3, r9
 800a55c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a560:	f7f6 f84a 	bl	80005f8 <__aeabi_dmul>
 800a564:	4b27      	ldr	r3, [pc, #156]	; (800a604 <_strtod_l+0x594>)
 800a566:	460a      	mov	r2, r1
 800a568:	400b      	ands	r3, r1
 800a56a:	4927      	ldr	r1, [pc, #156]	; (800a608 <_strtod_l+0x598>)
 800a56c:	428b      	cmp	r3, r1
 800a56e:	4680      	mov	r8, r0
 800a570:	d8be      	bhi.n	800a4f0 <_strtod_l+0x480>
 800a572:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a576:	428b      	cmp	r3, r1
 800a578:	bf86      	itte	hi
 800a57a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800a60c <_strtod_l+0x59c>
 800a57e:	f04f 38ff 	movhi.w	r8, #4294967295
 800a582:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a586:	2300      	movs	r3, #0
 800a588:	9304      	str	r3, [sp, #16]
 800a58a:	e07b      	b.n	800a684 <_strtod_l+0x614>
 800a58c:	07ea      	lsls	r2, r5, #31
 800a58e:	d505      	bpl.n	800a59c <_strtod_l+0x52c>
 800a590:	9b04      	ldr	r3, [sp, #16]
 800a592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a596:	f7f6 f82f 	bl	80005f8 <__aeabi_dmul>
 800a59a:	2301      	movs	r3, #1
 800a59c:	9a04      	ldr	r2, [sp, #16]
 800a59e:	3208      	adds	r2, #8
 800a5a0:	f10a 0a01 	add.w	sl, sl, #1
 800a5a4:	106d      	asrs	r5, r5, #1
 800a5a6:	9204      	str	r2, [sp, #16]
 800a5a8:	e7cc      	b.n	800a544 <_strtod_l+0x4d4>
 800a5aa:	d0ec      	beq.n	800a586 <_strtod_l+0x516>
 800a5ac:	426d      	negs	r5, r5
 800a5ae:	f015 020f 	ands.w	r2, r5, #15
 800a5b2:	d00a      	beq.n	800a5ca <_strtod_l+0x55a>
 800a5b4:	4b11      	ldr	r3, [pc, #68]	; (800a5fc <_strtod_l+0x58c>)
 800a5b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5ba:	4640      	mov	r0, r8
 800a5bc:	4649      	mov	r1, r9
 800a5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c2:	f7f6 f943 	bl	800084c <__aeabi_ddiv>
 800a5c6:	4680      	mov	r8, r0
 800a5c8:	4689      	mov	r9, r1
 800a5ca:	112d      	asrs	r5, r5, #4
 800a5cc:	d0db      	beq.n	800a586 <_strtod_l+0x516>
 800a5ce:	2d1f      	cmp	r5, #31
 800a5d0:	dd1e      	ble.n	800a610 <_strtod_l+0x5a0>
 800a5d2:	2500      	movs	r5, #0
 800a5d4:	46ab      	mov	fp, r5
 800a5d6:	9509      	str	r5, [sp, #36]	; 0x24
 800a5d8:	9505      	str	r5, [sp, #20]
 800a5da:	2322      	movs	r3, #34	; 0x22
 800a5dc:	f04f 0800 	mov.w	r8, #0
 800a5e0:	f04f 0900 	mov.w	r9, #0
 800a5e4:	6023      	str	r3, [r4, #0]
 800a5e6:	e78d      	b.n	800a504 <_strtod_l+0x494>
 800a5e8:	0800f856 	.word	0x0800f856
 800a5ec:	0800f708 	.word	0x0800f708
 800a5f0:	0800f84e 	.word	0x0800f84e
 800a5f4:	0800f935 	.word	0x0800f935
 800a5f8:	0800f931 	.word	0x0800f931
 800a5fc:	0800fa90 	.word	0x0800fa90
 800a600:	0800fa68 	.word	0x0800fa68
 800a604:	7ff00000 	.word	0x7ff00000
 800a608:	7ca00000 	.word	0x7ca00000
 800a60c:	7fefffff 	.word	0x7fefffff
 800a610:	f015 0310 	ands.w	r3, r5, #16
 800a614:	bf18      	it	ne
 800a616:	236a      	movne	r3, #106	; 0x6a
 800a618:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800a9bc <_strtod_l+0x94c>
 800a61c:	9304      	str	r3, [sp, #16]
 800a61e:	4640      	mov	r0, r8
 800a620:	4649      	mov	r1, r9
 800a622:	2300      	movs	r3, #0
 800a624:	07ea      	lsls	r2, r5, #31
 800a626:	d504      	bpl.n	800a632 <_strtod_l+0x5c2>
 800a628:	e9da 2300 	ldrd	r2, r3, [sl]
 800a62c:	f7f5 ffe4 	bl	80005f8 <__aeabi_dmul>
 800a630:	2301      	movs	r3, #1
 800a632:	106d      	asrs	r5, r5, #1
 800a634:	f10a 0a08 	add.w	sl, sl, #8
 800a638:	d1f4      	bne.n	800a624 <_strtod_l+0x5b4>
 800a63a:	b10b      	cbz	r3, 800a640 <_strtod_l+0x5d0>
 800a63c:	4680      	mov	r8, r0
 800a63e:	4689      	mov	r9, r1
 800a640:	9b04      	ldr	r3, [sp, #16]
 800a642:	b1bb      	cbz	r3, 800a674 <_strtod_l+0x604>
 800a644:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a648:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	4649      	mov	r1, r9
 800a650:	dd10      	ble.n	800a674 <_strtod_l+0x604>
 800a652:	2b1f      	cmp	r3, #31
 800a654:	f340 811e 	ble.w	800a894 <_strtod_l+0x824>
 800a658:	2b34      	cmp	r3, #52	; 0x34
 800a65a:	bfde      	ittt	le
 800a65c:	f04f 33ff 	movle.w	r3, #4294967295
 800a660:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a664:	4093      	lslle	r3, r2
 800a666:	f04f 0800 	mov.w	r8, #0
 800a66a:	bfcc      	ite	gt
 800a66c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a670:	ea03 0901 	andle.w	r9, r3, r1
 800a674:	2200      	movs	r2, #0
 800a676:	2300      	movs	r3, #0
 800a678:	4640      	mov	r0, r8
 800a67a:	4649      	mov	r1, r9
 800a67c:	f7f6 fa24 	bl	8000ac8 <__aeabi_dcmpeq>
 800a680:	2800      	cmp	r0, #0
 800a682:	d1a6      	bne.n	800a5d2 <_strtod_l+0x562>
 800a684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a686:	9300      	str	r3, [sp, #0]
 800a688:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a68a:	4633      	mov	r3, r6
 800a68c:	465a      	mov	r2, fp
 800a68e:	4620      	mov	r0, r4
 800a690:	f002 fd0e 	bl	800d0b0 <__s2b>
 800a694:	9009      	str	r0, [sp, #36]	; 0x24
 800a696:	2800      	cmp	r0, #0
 800a698:	f43f af2a 	beq.w	800a4f0 <_strtod_l+0x480>
 800a69c:	9a08      	ldr	r2, [sp, #32]
 800a69e:	9b05      	ldr	r3, [sp, #20]
 800a6a0:	2a00      	cmp	r2, #0
 800a6a2:	eba3 0307 	sub.w	r3, r3, r7
 800a6a6:	bfa8      	it	ge
 800a6a8:	2300      	movge	r3, #0
 800a6aa:	930c      	str	r3, [sp, #48]	; 0x30
 800a6ac:	2500      	movs	r5, #0
 800a6ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a6b2:	9312      	str	r3, [sp, #72]	; 0x48
 800a6b4:	46ab      	mov	fp, r5
 800a6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	6859      	ldr	r1, [r3, #4]
 800a6bc:	f002 fc50 	bl	800cf60 <_Balloc>
 800a6c0:	9005      	str	r0, [sp, #20]
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	f43f af18 	beq.w	800a4f8 <_strtod_l+0x488>
 800a6c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ca:	691a      	ldr	r2, [r3, #16]
 800a6cc:	3202      	adds	r2, #2
 800a6ce:	f103 010c 	add.w	r1, r3, #12
 800a6d2:	0092      	lsls	r2, r2, #2
 800a6d4:	300c      	adds	r0, #12
 800a6d6:	f001 f9dc 	bl	800ba92 <memcpy>
 800a6da:	ec49 8b10 	vmov	d0, r8, r9
 800a6de:	aa18      	add	r2, sp, #96	; 0x60
 800a6e0:	a917      	add	r1, sp, #92	; 0x5c
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f003 f818 	bl	800d718 <__d2b>
 800a6e8:	ec49 8b18 	vmov	d8, r8, r9
 800a6ec:	9016      	str	r0, [sp, #88]	; 0x58
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	f43f af02 	beq.w	800a4f8 <_strtod_l+0x488>
 800a6f4:	2101      	movs	r1, #1
 800a6f6:	4620      	mov	r0, r4
 800a6f8:	f002 fd72 	bl	800d1e0 <__i2b>
 800a6fc:	4683      	mov	fp, r0
 800a6fe:	2800      	cmp	r0, #0
 800a700:	f43f aefa 	beq.w	800a4f8 <_strtod_l+0x488>
 800a704:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a706:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a708:	2e00      	cmp	r6, #0
 800a70a:	bfab      	itete	ge
 800a70c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800a70e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800a710:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a712:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800a716:	bfac      	ite	ge
 800a718:	eb06 0a03 	addge.w	sl, r6, r3
 800a71c:	1b9f      	sublt	r7, r3, r6
 800a71e:	9b04      	ldr	r3, [sp, #16]
 800a720:	1af6      	subs	r6, r6, r3
 800a722:	4416      	add	r6, r2
 800a724:	4ba0      	ldr	r3, [pc, #640]	; (800a9a8 <_strtod_l+0x938>)
 800a726:	3e01      	subs	r6, #1
 800a728:	429e      	cmp	r6, r3
 800a72a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a72e:	f280 80c4 	bge.w	800a8ba <_strtod_l+0x84a>
 800a732:	1b9b      	subs	r3, r3, r6
 800a734:	2b1f      	cmp	r3, #31
 800a736:	eba2 0203 	sub.w	r2, r2, r3
 800a73a:	f04f 0101 	mov.w	r1, #1
 800a73e:	f300 80b0 	bgt.w	800a8a2 <_strtod_l+0x832>
 800a742:	fa01 f303 	lsl.w	r3, r1, r3
 800a746:	930e      	str	r3, [sp, #56]	; 0x38
 800a748:	2300      	movs	r3, #0
 800a74a:	930d      	str	r3, [sp, #52]	; 0x34
 800a74c:	eb0a 0602 	add.w	r6, sl, r2
 800a750:	9b04      	ldr	r3, [sp, #16]
 800a752:	45b2      	cmp	sl, r6
 800a754:	4417      	add	r7, r2
 800a756:	441f      	add	r7, r3
 800a758:	4653      	mov	r3, sl
 800a75a:	bfa8      	it	ge
 800a75c:	4633      	movge	r3, r6
 800a75e:	42bb      	cmp	r3, r7
 800a760:	bfa8      	it	ge
 800a762:	463b      	movge	r3, r7
 800a764:	2b00      	cmp	r3, #0
 800a766:	bfc2      	ittt	gt
 800a768:	1af6      	subgt	r6, r6, r3
 800a76a:	1aff      	subgt	r7, r7, r3
 800a76c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800a770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a772:	2b00      	cmp	r3, #0
 800a774:	dd17      	ble.n	800a7a6 <_strtod_l+0x736>
 800a776:	4659      	mov	r1, fp
 800a778:	461a      	mov	r2, r3
 800a77a:	4620      	mov	r0, r4
 800a77c:	f002 fdf0 	bl	800d360 <__pow5mult>
 800a780:	4683      	mov	fp, r0
 800a782:	2800      	cmp	r0, #0
 800a784:	f43f aeb8 	beq.w	800a4f8 <_strtod_l+0x488>
 800a788:	4601      	mov	r1, r0
 800a78a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a78c:	4620      	mov	r0, r4
 800a78e:	f002 fd3d 	bl	800d20c <__multiply>
 800a792:	900b      	str	r0, [sp, #44]	; 0x2c
 800a794:	2800      	cmp	r0, #0
 800a796:	f43f aeaf 	beq.w	800a4f8 <_strtod_l+0x488>
 800a79a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a79c:	4620      	mov	r0, r4
 800a79e:	f002 fc1f 	bl	800cfe0 <_Bfree>
 800a7a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7a4:	9316      	str	r3, [sp, #88]	; 0x58
 800a7a6:	2e00      	cmp	r6, #0
 800a7a8:	f300 808c 	bgt.w	800a8c4 <_strtod_l+0x854>
 800a7ac:	9b08      	ldr	r3, [sp, #32]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	dd08      	ble.n	800a7c4 <_strtod_l+0x754>
 800a7b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7b4:	9905      	ldr	r1, [sp, #20]
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f002 fdd2 	bl	800d360 <__pow5mult>
 800a7bc:	9005      	str	r0, [sp, #20]
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	f43f ae9a 	beq.w	800a4f8 <_strtod_l+0x488>
 800a7c4:	2f00      	cmp	r7, #0
 800a7c6:	dd08      	ble.n	800a7da <_strtod_l+0x76a>
 800a7c8:	9905      	ldr	r1, [sp, #20]
 800a7ca:	463a      	mov	r2, r7
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f002 fe21 	bl	800d414 <__lshift>
 800a7d2:	9005      	str	r0, [sp, #20]
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	f43f ae8f 	beq.w	800a4f8 <_strtod_l+0x488>
 800a7da:	f1ba 0f00 	cmp.w	sl, #0
 800a7de:	dd08      	ble.n	800a7f2 <_strtod_l+0x782>
 800a7e0:	4659      	mov	r1, fp
 800a7e2:	4652      	mov	r2, sl
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	f002 fe15 	bl	800d414 <__lshift>
 800a7ea:	4683      	mov	fp, r0
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f43f ae83 	beq.w	800a4f8 <_strtod_l+0x488>
 800a7f2:	9a05      	ldr	r2, [sp, #20]
 800a7f4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	f002 fe94 	bl	800d524 <__mdiff>
 800a7fc:	4605      	mov	r5, r0
 800a7fe:	2800      	cmp	r0, #0
 800a800:	f43f ae7a 	beq.w	800a4f8 <_strtod_l+0x488>
 800a804:	68c3      	ldr	r3, [r0, #12]
 800a806:	930b      	str	r3, [sp, #44]	; 0x2c
 800a808:	2300      	movs	r3, #0
 800a80a:	60c3      	str	r3, [r0, #12]
 800a80c:	4659      	mov	r1, fp
 800a80e:	f002 fe6d 	bl	800d4ec <__mcmp>
 800a812:	2800      	cmp	r0, #0
 800a814:	da60      	bge.n	800a8d8 <_strtod_l+0x868>
 800a816:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a818:	ea53 0308 	orrs.w	r3, r3, r8
 800a81c:	f040 8084 	bne.w	800a928 <_strtod_l+0x8b8>
 800a820:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a824:	2b00      	cmp	r3, #0
 800a826:	d17f      	bne.n	800a928 <_strtod_l+0x8b8>
 800a828:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a82c:	0d1b      	lsrs	r3, r3, #20
 800a82e:	051b      	lsls	r3, r3, #20
 800a830:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a834:	d978      	bls.n	800a928 <_strtod_l+0x8b8>
 800a836:	696b      	ldr	r3, [r5, #20]
 800a838:	b913      	cbnz	r3, 800a840 <_strtod_l+0x7d0>
 800a83a:	692b      	ldr	r3, [r5, #16]
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	dd73      	ble.n	800a928 <_strtod_l+0x8b8>
 800a840:	4629      	mov	r1, r5
 800a842:	2201      	movs	r2, #1
 800a844:	4620      	mov	r0, r4
 800a846:	f002 fde5 	bl	800d414 <__lshift>
 800a84a:	4659      	mov	r1, fp
 800a84c:	4605      	mov	r5, r0
 800a84e:	f002 fe4d 	bl	800d4ec <__mcmp>
 800a852:	2800      	cmp	r0, #0
 800a854:	dd68      	ble.n	800a928 <_strtod_l+0x8b8>
 800a856:	9904      	ldr	r1, [sp, #16]
 800a858:	4a54      	ldr	r2, [pc, #336]	; (800a9ac <_strtod_l+0x93c>)
 800a85a:	464b      	mov	r3, r9
 800a85c:	2900      	cmp	r1, #0
 800a85e:	f000 8084 	beq.w	800a96a <_strtod_l+0x8fa>
 800a862:	ea02 0109 	and.w	r1, r2, r9
 800a866:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a86a:	dc7e      	bgt.n	800a96a <_strtod_l+0x8fa>
 800a86c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a870:	f77f aeb3 	ble.w	800a5da <_strtod_l+0x56a>
 800a874:	4b4e      	ldr	r3, [pc, #312]	; (800a9b0 <_strtod_l+0x940>)
 800a876:	4640      	mov	r0, r8
 800a878:	4649      	mov	r1, r9
 800a87a:	2200      	movs	r2, #0
 800a87c:	f7f5 febc 	bl	80005f8 <__aeabi_dmul>
 800a880:	4b4a      	ldr	r3, [pc, #296]	; (800a9ac <_strtod_l+0x93c>)
 800a882:	400b      	ands	r3, r1
 800a884:	4680      	mov	r8, r0
 800a886:	4689      	mov	r9, r1
 800a888:	2b00      	cmp	r3, #0
 800a88a:	f47f ae3f 	bne.w	800a50c <_strtod_l+0x49c>
 800a88e:	2322      	movs	r3, #34	; 0x22
 800a890:	6023      	str	r3, [r4, #0]
 800a892:	e63b      	b.n	800a50c <_strtod_l+0x49c>
 800a894:	f04f 32ff 	mov.w	r2, #4294967295
 800a898:	fa02 f303 	lsl.w	r3, r2, r3
 800a89c:	ea03 0808 	and.w	r8, r3, r8
 800a8a0:	e6e8      	b.n	800a674 <_strtod_l+0x604>
 800a8a2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a8a6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a8aa:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a8ae:	36e2      	adds	r6, #226	; 0xe2
 800a8b0:	fa01 f306 	lsl.w	r3, r1, r6
 800a8b4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800a8b8:	e748      	b.n	800a74c <_strtod_l+0x6dc>
 800a8ba:	2100      	movs	r1, #0
 800a8bc:	2301      	movs	r3, #1
 800a8be:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800a8c2:	e743      	b.n	800a74c <_strtod_l+0x6dc>
 800a8c4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a8c6:	4632      	mov	r2, r6
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f002 fda3 	bl	800d414 <__lshift>
 800a8ce:	9016      	str	r0, [sp, #88]	; 0x58
 800a8d0:	2800      	cmp	r0, #0
 800a8d2:	f47f af6b 	bne.w	800a7ac <_strtod_l+0x73c>
 800a8d6:	e60f      	b.n	800a4f8 <_strtod_l+0x488>
 800a8d8:	46ca      	mov	sl, r9
 800a8da:	d171      	bne.n	800a9c0 <_strtod_l+0x950>
 800a8dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8e2:	b352      	cbz	r2, 800a93a <_strtod_l+0x8ca>
 800a8e4:	4a33      	ldr	r2, [pc, #204]	; (800a9b4 <_strtod_l+0x944>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	d12a      	bne.n	800a940 <_strtod_l+0x8d0>
 800a8ea:	9b04      	ldr	r3, [sp, #16]
 800a8ec:	4641      	mov	r1, r8
 800a8ee:	b1fb      	cbz	r3, 800a930 <_strtod_l+0x8c0>
 800a8f0:	4b2e      	ldr	r3, [pc, #184]	; (800a9ac <_strtod_l+0x93c>)
 800a8f2:	ea09 0303 	and.w	r3, r9, r3
 800a8f6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a8fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a8fe:	d81a      	bhi.n	800a936 <_strtod_l+0x8c6>
 800a900:	0d1b      	lsrs	r3, r3, #20
 800a902:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a906:	fa02 f303 	lsl.w	r3, r2, r3
 800a90a:	4299      	cmp	r1, r3
 800a90c:	d118      	bne.n	800a940 <_strtod_l+0x8d0>
 800a90e:	4b2a      	ldr	r3, [pc, #168]	; (800a9b8 <_strtod_l+0x948>)
 800a910:	459a      	cmp	sl, r3
 800a912:	d102      	bne.n	800a91a <_strtod_l+0x8aa>
 800a914:	3101      	adds	r1, #1
 800a916:	f43f adef 	beq.w	800a4f8 <_strtod_l+0x488>
 800a91a:	4b24      	ldr	r3, [pc, #144]	; (800a9ac <_strtod_l+0x93c>)
 800a91c:	ea0a 0303 	and.w	r3, sl, r3
 800a920:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a924:	f04f 0800 	mov.w	r8, #0
 800a928:	9b04      	ldr	r3, [sp, #16]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d1a2      	bne.n	800a874 <_strtod_l+0x804>
 800a92e:	e5ed      	b.n	800a50c <_strtod_l+0x49c>
 800a930:	f04f 33ff 	mov.w	r3, #4294967295
 800a934:	e7e9      	b.n	800a90a <_strtod_l+0x89a>
 800a936:	4613      	mov	r3, r2
 800a938:	e7e7      	b.n	800a90a <_strtod_l+0x89a>
 800a93a:	ea53 0308 	orrs.w	r3, r3, r8
 800a93e:	d08a      	beq.n	800a856 <_strtod_l+0x7e6>
 800a940:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a942:	b1e3      	cbz	r3, 800a97e <_strtod_l+0x90e>
 800a944:	ea13 0f0a 	tst.w	r3, sl
 800a948:	d0ee      	beq.n	800a928 <_strtod_l+0x8b8>
 800a94a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a94c:	9a04      	ldr	r2, [sp, #16]
 800a94e:	4640      	mov	r0, r8
 800a950:	4649      	mov	r1, r9
 800a952:	b1c3      	cbz	r3, 800a986 <_strtod_l+0x916>
 800a954:	f7ff fb70 	bl	800a038 <sulp>
 800a958:	4602      	mov	r2, r0
 800a95a:	460b      	mov	r3, r1
 800a95c:	ec51 0b18 	vmov	r0, r1, d8
 800a960:	f7f5 fc94 	bl	800028c <__adddf3>
 800a964:	4680      	mov	r8, r0
 800a966:	4689      	mov	r9, r1
 800a968:	e7de      	b.n	800a928 <_strtod_l+0x8b8>
 800a96a:	4013      	ands	r3, r2
 800a96c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a970:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a974:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a978:	f04f 38ff 	mov.w	r8, #4294967295
 800a97c:	e7d4      	b.n	800a928 <_strtod_l+0x8b8>
 800a97e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a980:	ea13 0f08 	tst.w	r3, r8
 800a984:	e7e0      	b.n	800a948 <_strtod_l+0x8d8>
 800a986:	f7ff fb57 	bl	800a038 <sulp>
 800a98a:	4602      	mov	r2, r0
 800a98c:	460b      	mov	r3, r1
 800a98e:	ec51 0b18 	vmov	r0, r1, d8
 800a992:	f7f5 fc79 	bl	8000288 <__aeabi_dsub>
 800a996:	2200      	movs	r2, #0
 800a998:	2300      	movs	r3, #0
 800a99a:	4680      	mov	r8, r0
 800a99c:	4689      	mov	r9, r1
 800a99e:	f7f6 f893 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9a2:	2800      	cmp	r0, #0
 800a9a4:	d0c0      	beq.n	800a928 <_strtod_l+0x8b8>
 800a9a6:	e618      	b.n	800a5da <_strtod_l+0x56a>
 800a9a8:	fffffc02 	.word	0xfffffc02
 800a9ac:	7ff00000 	.word	0x7ff00000
 800a9b0:	39500000 	.word	0x39500000
 800a9b4:	000fffff 	.word	0x000fffff
 800a9b8:	7fefffff 	.word	0x7fefffff
 800a9bc:	0800f720 	.word	0x0800f720
 800a9c0:	4659      	mov	r1, fp
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	f002 ff02 	bl	800d7cc <__ratio>
 800a9c8:	ec57 6b10 	vmov	r6, r7, d0
 800a9cc:	ee10 0a10 	vmov	r0, s0
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9d6:	4639      	mov	r1, r7
 800a9d8:	f7f6 f88a 	bl	8000af0 <__aeabi_dcmple>
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	d071      	beq.n	800aac4 <_strtod_l+0xa54>
 800a9e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d17c      	bne.n	800aae0 <_strtod_l+0xa70>
 800a9e6:	f1b8 0f00 	cmp.w	r8, #0
 800a9ea:	d15a      	bne.n	800aaa2 <_strtod_l+0xa32>
 800a9ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d15d      	bne.n	800aab0 <_strtod_l+0xa40>
 800a9f4:	4b90      	ldr	r3, [pc, #576]	; (800ac38 <_strtod_l+0xbc8>)
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	4639      	mov	r1, r7
 800a9fc:	f7f6 f86e 	bl	8000adc <__aeabi_dcmplt>
 800aa00:	2800      	cmp	r0, #0
 800aa02:	d15c      	bne.n	800aabe <_strtod_l+0xa4e>
 800aa04:	4630      	mov	r0, r6
 800aa06:	4639      	mov	r1, r7
 800aa08:	4b8c      	ldr	r3, [pc, #560]	; (800ac3c <_strtod_l+0xbcc>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f7f5 fdf4 	bl	80005f8 <__aeabi_dmul>
 800aa10:	4606      	mov	r6, r0
 800aa12:	460f      	mov	r7, r1
 800aa14:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800aa18:	9606      	str	r6, [sp, #24]
 800aa1a:	9307      	str	r3, [sp, #28]
 800aa1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa20:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800aa24:	4b86      	ldr	r3, [pc, #536]	; (800ac40 <_strtod_l+0xbd0>)
 800aa26:	ea0a 0303 	and.w	r3, sl, r3
 800aa2a:	930d      	str	r3, [sp, #52]	; 0x34
 800aa2c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa2e:	4b85      	ldr	r3, [pc, #532]	; (800ac44 <_strtod_l+0xbd4>)
 800aa30:	429a      	cmp	r2, r3
 800aa32:	f040 8090 	bne.w	800ab56 <_strtod_l+0xae6>
 800aa36:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800aa3a:	ec49 8b10 	vmov	d0, r8, r9
 800aa3e:	f002 fdfb 	bl	800d638 <__ulp>
 800aa42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa46:	ec51 0b10 	vmov	r0, r1, d0
 800aa4a:	f7f5 fdd5 	bl	80005f8 <__aeabi_dmul>
 800aa4e:	4642      	mov	r2, r8
 800aa50:	464b      	mov	r3, r9
 800aa52:	f7f5 fc1b 	bl	800028c <__adddf3>
 800aa56:	460b      	mov	r3, r1
 800aa58:	4979      	ldr	r1, [pc, #484]	; (800ac40 <_strtod_l+0xbd0>)
 800aa5a:	4a7b      	ldr	r2, [pc, #492]	; (800ac48 <_strtod_l+0xbd8>)
 800aa5c:	4019      	ands	r1, r3
 800aa5e:	4291      	cmp	r1, r2
 800aa60:	4680      	mov	r8, r0
 800aa62:	d944      	bls.n	800aaee <_strtod_l+0xa7e>
 800aa64:	ee18 2a90 	vmov	r2, s17
 800aa68:	4b78      	ldr	r3, [pc, #480]	; (800ac4c <_strtod_l+0xbdc>)
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d104      	bne.n	800aa78 <_strtod_l+0xa08>
 800aa6e:	ee18 3a10 	vmov	r3, s16
 800aa72:	3301      	adds	r3, #1
 800aa74:	f43f ad40 	beq.w	800a4f8 <_strtod_l+0x488>
 800aa78:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800ac4c <_strtod_l+0xbdc>
 800aa7c:	f04f 38ff 	mov.w	r8, #4294967295
 800aa80:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aa82:	4620      	mov	r0, r4
 800aa84:	f002 faac 	bl	800cfe0 <_Bfree>
 800aa88:	9905      	ldr	r1, [sp, #20]
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	f002 faa8 	bl	800cfe0 <_Bfree>
 800aa90:	4659      	mov	r1, fp
 800aa92:	4620      	mov	r0, r4
 800aa94:	f002 faa4 	bl	800cfe0 <_Bfree>
 800aa98:	4629      	mov	r1, r5
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f002 faa0 	bl	800cfe0 <_Bfree>
 800aaa0:	e609      	b.n	800a6b6 <_strtod_l+0x646>
 800aaa2:	f1b8 0f01 	cmp.w	r8, #1
 800aaa6:	d103      	bne.n	800aab0 <_strtod_l+0xa40>
 800aaa8:	f1b9 0f00 	cmp.w	r9, #0
 800aaac:	f43f ad95 	beq.w	800a5da <_strtod_l+0x56a>
 800aab0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800ac08 <_strtod_l+0xb98>
 800aab4:	4f60      	ldr	r7, [pc, #384]	; (800ac38 <_strtod_l+0xbc8>)
 800aab6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aaba:	2600      	movs	r6, #0
 800aabc:	e7ae      	b.n	800aa1c <_strtod_l+0x9ac>
 800aabe:	4f5f      	ldr	r7, [pc, #380]	; (800ac3c <_strtod_l+0xbcc>)
 800aac0:	2600      	movs	r6, #0
 800aac2:	e7a7      	b.n	800aa14 <_strtod_l+0x9a4>
 800aac4:	4b5d      	ldr	r3, [pc, #372]	; (800ac3c <_strtod_l+0xbcc>)
 800aac6:	4630      	mov	r0, r6
 800aac8:	4639      	mov	r1, r7
 800aaca:	2200      	movs	r2, #0
 800aacc:	f7f5 fd94 	bl	80005f8 <__aeabi_dmul>
 800aad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aad2:	4606      	mov	r6, r0
 800aad4:	460f      	mov	r7, r1
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d09c      	beq.n	800aa14 <_strtod_l+0x9a4>
 800aada:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800aade:	e79d      	b.n	800aa1c <_strtod_l+0x9ac>
 800aae0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800ac10 <_strtod_l+0xba0>
 800aae4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aae8:	ec57 6b17 	vmov	r6, r7, d7
 800aaec:	e796      	b.n	800aa1c <_strtod_l+0x9ac>
 800aaee:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800aaf2:	9b04      	ldr	r3, [sp, #16]
 800aaf4:	46ca      	mov	sl, r9
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1c2      	bne.n	800aa80 <_strtod_l+0xa10>
 800aafa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aafe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab00:	0d1b      	lsrs	r3, r3, #20
 800ab02:	051b      	lsls	r3, r3, #20
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d1bb      	bne.n	800aa80 <_strtod_l+0xa10>
 800ab08:	4630      	mov	r0, r6
 800ab0a:	4639      	mov	r1, r7
 800ab0c:	f7f6 f884 	bl	8000c18 <__aeabi_d2lz>
 800ab10:	f7f5 fd44 	bl	800059c <__aeabi_l2d>
 800ab14:	4602      	mov	r2, r0
 800ab16:	460b      	mov	r3, r1
 800ab18:	4630      	mov	r0, r6
 800ab1a:	4639      	mov	r1, r7
 800ab1c:	f7f5 fbb4 	bl	8000288 <__aeabi_dsub>
 800ab20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab26:	ea43 0308 	orr.w	r3, r3, r8
 800ab2a:	4313      	orrs	r3, r2
 800ab2c:	4606      	mov	r6, r0
 800ab2e:	460f      	mov	r7, r1
 800ab30:	d054      	beq.n	800abdc <_strtod_l+0xb6c>
 800ab32:	a339      	add	r3, pc, #228	; (adr r3, 800ac18 <_strtod_l+0xba8>)
 800ab34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab38:	f7f5 ffd0 	bl	8000adc <__aeabi_dcmplt>
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	f47f ace5 	bne.w	800a50c <_strtod_l+0x49c>
 800ab42:	a337      	add	r3, pc, #220	; (adr r3, 800ac20 <_strtod_l+0xbb0>)
 800ab44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab48:	4630      	mov	r0, r6
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	f7f5 ffe4 	bl	8000b18 <__aeabi_dcmpgt>
 800ab50:	2800      	cmp	r0, #0
 800ab52:	d095      	beq.n	800aa80 <_strtod_l+0xa10>
 800ab54:	e4da      	b.n	800a50c <_strtod_l+0x49c>
 800ab56:	9b04      	ldr	r3, [sp, #16]
 800ab58:	b333      	cbz	r3, 800aba8 <_strtod_l+0xb38>
 800ab5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab5c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab60:	d822      	bhi.n	800aba8 <_strtod_l+0xb38>
 800ab62:	a331      	add	r3, pc, #196	; (adr r3, 800ac28 <_strtod_l+0xbb8>)
 800ab64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab68:	4630      	mov	r0, r6
 800ab6a:	4639      	mov	r1, r7
 800ab6c:	f7f5 ffc0 	bl	8000af0 <__aeabi_dcmple>
 800ab70:	b1a0      	cbz	r0, 800ab9c <_strtod_l+0xb2c>
 800ab72:	4639      	mov	r1, r7
 800ab74:	4630      	mov	r0, r6
 800ab76:	f7f6 f817 	bl	8000ba8 <__aeabi_d2uiz>
 800ab7a:	2801      	cmp	r0, #1
 800ab7c:	bf38      	it	cc
 800ab7e:	2001      	movcc	r0, #1
 800ab80:	f7f5 fcc0 	bl	8000504 <__aeabi_ui2d>
 800ab84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab86:	4606      	mov	r6, r0
 800ab88:	460f      	mov	r7, r1
 800ab8a:	bb23      	cbnz	r3, 800abd6 <_strtod_l+0xb66>
 800ab8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab90:	9010      	str	r0, [sp, #64]	; 0x40
 800ab92:	9311      	str	r3, [sp, #68]	; 0x44
 800ab94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ab98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ab9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aba0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800aba4:	1a9b      	subs	r3, r3, r2
 800aba6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aba8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800abac:	eeb0 0a48 	vmov.f32	s0, s16
 800abb0:	eef0 0a68 	vmov.f32	s1, s17
 800abb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800abb8:	f002 fd3e 	bl	800d638 <__ulp>
 800abbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800abc0:	ec53 2b10 	vmov	r2, r3, d0
 800abc4:	f7f5 fd18 	bl	80005f8 <__aeabi_dmul>
 800abc8:	ec53 2b18 	vmov	r2, r3, d8
 800abcc:	f7f5 fb5e 	bl	800028c <__adddf3>
 800abd0:	4680      	mov	r8, r0
 800abd2:	4689      	mov	r9, r1
 800abd4:	e78d      	b.n	800aaf2 <_strtod_l+0xa82>
 800abd6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800abda:	e7db      	b.n	800ab94 <_strtod_l+0xb24>
 800abdc:	a314      	add	r3, pc, #80	; (adr r3, 800ac30 <_strtod_l+0xbc0>)
 800abde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe2:	f7f5 ff7b 	bl	8000adc <__aeabi_dcmplt>
 800abe6:	e7b3      	b.n	800ab50 <_strtod_l+0xae0>
 800abe8:	2300      	movs	r3, #0
 800abea:	930a      	str	r3, [sp, #40]	; 0x28
 800abec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800abee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	f7ff ba7c 	b.w	800a0ee <_strtod_l+0x7e>
 800abf6:	2a65      	cmp	r2, #101	; 0x65
 800abf8:	f43f ab75 	beq.w	800a2e6 <_strtod_l+0x276>
 800abfc:	2a45      	cmp	r2, #69	; 0x45
 800abfe:	f43f ab72 	beq.w	800a2e6 <_strtod_l+0x276>
 800ac02:	2301      	movs	r3, #1
 800ac04:	f7ff bbaa 	b.w	800a35c <_strtod_l+0x2ec>
 800ac08:	00000000 	.word	0x00000000
 800ac0c:	bff00000 	.word	0xbff00000
 800ac10:	00000000 	.word	0x00000000
 800ac14:	3ff00000 	.word	0x3ff00000
 800ac18:	94a03595 	.word	0x94a03595
 800ac1c:	3fdfffff 	.word	0x3fdfffff
 800ac20:	35afe535 	.word	0x35afe535
 800ac24:	3fe00000 	.word	0x3fe00000
 800ac28:	ffc00000 	.word	0xffc00000
 800ac2c:	41dfffff 	.word	0x41dfffff
 800ac30:	94a03595 	.word	0x94a03595
 800ac34:	3fcfffff 	.word	0x3fcfffff
 800ac38:	3ff00000 	.word	0x3ff00000
 800ac3c:	3fe00000 	.word	0x3fe00000
 800ac40:	7ff00000 	.word	0x7ff00000
 800ac44:	7fe00000 	.word	0x7fe00000
 800ac48:	7c9fffff 	.word	0x7c9fffff
 800ac4c:	7fefffff 	.word	0x7fefffff

0800ac50 <strtod>:
 800ac50:	460a      	mov	r2, r1
 800ac52:	4601      	mov	r1, r0
 800ac54:	4802      	ldr	r0, [pc, #8]	; (800ac60 <strtod+0x10>)
 800ac56:	4b03      	ldr	r3, [pc, #12]	; (800ac64 <strtod+0x14>)
 800ac58:	6800      	ldr	r0, [r0, #0]
 800ac5a:	f7ff ba09 	b.w	800a070 <_strtod_l>
 800ac5e:	bf00      	nop
 800ac60:	200005d8 	.word	0x200005d8
 800ac64:	20000420 	.word	0x20000420

0800ac68 <_strtol_l.constprop.0>:
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac6e:	d001      	beq.n	800ac74 <_strtol_l.constprop.0+0xc>
 800ac70:	2b24      	cmp	r3, #36	; 0x24
 800ac72:	d906      	bls.n	800ac82 <_strtol_l.constprop.0+0x1a>
 800ac74:	f000 fee0 	bl	800ba38 <__errno>
 800ac78:	2316      	movs	r3, #22
 800ac7a:	6003      	str	r3, [r0, #0]
 800ac7c:	2000      	movs	r0, #0
 800ac7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac82:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ad68 <_strtol_l.constprop.0+0x100>
 800ac86:	460d      	mov	r5, r1
 800ac88:	462e      	mov	r6, r5
 800ac8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac8e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800ac92:	f017 0708 	ands.w	r7, r7, #8
 800ac96:	d1f7      	bne.n	800ac88 <_strtol_l.constprop.0+0x20>
 800ac98:	2c2d      	cmp	r4, #45	; 0x2d
 800ac9a:	d132      	bne.n	800ad02 <_strtol_l.constprop.0+0x9a>
 800ac9c:	782c      	ldrb	r4, [r5, #0]
 800ac9e:	2701      	movs	r7, #1
 800aca0:	1cb5      	adds	r5, r6, #2
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d05b      	beq.n	800ad5e <_strtol_l.constprop.0+0xf6>
 800aca6:	2b10      	cmp	r3, #16
 800aca8:	d109      	bne.n	800acbe <_strtol_l.constprop.0+0x56>
 800acaa:	2c30      	cmp	r4, #48	; 0x30
 800acac:	d107      	bne.n	800acbe <_strtol_l.constprop.0+0x56>
 800acae:	782c      	ldrb	r4, [r5, #0]
 800acb0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800acb4:	2c58      	cmp	r4, #88	; 0x58
 800acb6:	d14d      	bne.n	800ad54 <_strtol_l.constprop.0+0xec>
 800acb8:	786c      	ldrb	r4, [r5, #1]
 800acba:	2310      	movs	r3, #16
 800acbc:	3502      	adds	r5, #2
 800acbe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800acc2:	f108 38ff 	add.w	r8, r8, #4294967295
 800acc6:	f04f 0e00 	mov.w	lr, #0
 800acca:	fbb8 f9f3 	udiv	r9, r8, r3
 800acce:	4676      	mov	r6, lr
 800acd0:	fb03 8a19 	mls	sl, r3, r9, r8
 800acd4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800acd8:	f1bc 0f09 	cmp.w	ip, #9
 800acdc:	d816      	bhi.n	800ad0c <_strtol_l.constprop.0+0xa4>
 800acde:	4664      	mov	r4, ip
 800ace0:	42a3      	cmp	r3, r4
 800ace2:	dd24      	ble.n	800ad2e <_strtol_l.constprop.0+0xc6>
 800ace4:	f1be 3fff 	cmp.w	lr, #4294967295
 800ace8:	d008      	beq.n	800acfc <_strtol_l.constprop.0+0x94>
 800acea:	45b1      	cmp	r9, r6
 800acec:	d31c      	bcc.n	800ad28 <_strtol_l.constprop.0+0xc0>
 800acee:	d101      	bne.n	800acf4 <_strtol_l.constprop.0+0x8c>
 800acf0:	45a2      	cmp	sl, r4
 800acf2:	db19      	blt.n	800ad28 <_strtol_l.constprop.0+0xc0>
 800acf4:	fb06 4603 	mla	r6, r6, r3, r4
 800acf8:	f04f 0e01 	mov.w	lr, #1
 800acfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad00:	e7e8      	b.n	800acd4 <_strtol_l.constprop.0+0x6c>
 800ad02:	2c2b      	cmp	r4, #43	; 0x2b
 800ad04:	bf04      	itt	eq
 800ad06:	782c      	ldrbeq	r4, [r5, #0]
 800ad08:	1cb5      	addeq	r5, r6, #2
 800ad0a:	e7ca      	b.n	800aca2 <_strtol_l.constprop.0+0x3a>
 800ad0c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ad10:	f1bc 0f19 	cmp.w	ip, #25
 800ad14:	d801      	bhi.n	800ad1a <_strtol_l.constprop.0+0xb2>
 800ad16:	3c37      	subs	r4, #55	; 0x37
 800ad18:	e7e2      	b.n	800ace0 <_strtol_l.constprop.0+0x78>
 800ad1a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ad1e:	f1bc 0f19 	cmp.w	ip, #25
 800ad22:	d804      	bhi.n	800ad2e <_strtol_l.constprop.0+0xc6>
 800ad24:	3c57      	subs	r4, #87	; 0x57
 800ad26:	e7db      	b.n	800ace0 <_strtol_l.constprop.0+0x78>
 800ad28:	f04f 3eff 	mov.w	lr, #4294967295
 800ad2c:	e7e6      	b.n	800acfc <_strtol_l.constprop.0+0x94>
 800ad2e:	f1be 3fff 	cmp.w	lr, #4294967295
 800ad32:	d105      	bne.n	800ad40 <_strtol_l.constprop.0+0xd8>
 800ad34:	2322      	movs	r3, #34	; 0x22
 800ad36:	6003      	str	r3, [r0, #0]
 800ad38:	4646      	mov	r6, r8
 800ad3a:	b942      	cbnz	r2, 800ad4e <_strtol_l.constprop.0+0xe6>
 800ad3c:	4630      	mov	r0, r6
 800ad3e:	e79e      	b.n	800ac7e <_strtol_l.constprop.0+0x16>
 800ad40:	b107      	cbz	r7, 800ad44 <_strtol_l.constprop.0+0xdc>
 800ad42:	4276      	negs	r6, r6
 800ad44:	2a00      	cmp	r2, #0
 800ad46:	d0f9      	beq.n	800ad3c <_strtol_l.constprop.0+0xd4>
 800ad48:	f1be 0f00 	cmp.w	lr, #0
 800ad4c:	d000      	beq.n	800ad50 <_strtol_l.constprop.0+0xe8>
 800ad4e:	1e69      	subs	r1, r5, #1
 800ad50:	6011      	str	r1, [r2, #0]
 800ad52:	e7f3      	b.n	800ad3c <_strtol_l.constprop.0+0xd4>
 800ad54:	2430      	movs	r4, #48	; 0x30
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d1b1      	bne.n	800acbe <_strtol_l.constprop.0+0x56>
 800ad5a:	2308      	movs	r3, #8
 800ad5c:	e7af      	b.n	800acbe <_strtol_l.constprop.0+0x56>
 800ad5e:	2c30      	cmp	r4, #48	; 0x30
 800ad60:	d0a5      	beq.n	800acae <_strtol_l.constprop.0+0x46>
 800ad62:	230a      	movs	r3, #10
 800ad64:	e7ab      	b.n	800acbe <_strtol_l.constprop.0+0x56>
 800ad66:	bf00      	nop
 800ad68:	0800f749 	.word	0x0800f749

0800ad6c <strtol>:
 800ad6c:	4613      	mov	r3, r2
 800ad6e:	460a      	mov	r2, r1
 800ad70:	4601      	mov	r1, r0
 800ad72:	4802      	ldr	r0, [pc, #8]	; (800ad7c <strtol+0x10>)
 800ad74:	6800      	ldr	r0, [r0, #0]
 800ad76:	f7ff bf77 	b.w	800ac68 <_strtol_l.constprop.0>
 800ad7a:	bf00      	nop
 800ad7c:	200005d8 	.word	0x200005d8

0800ad80 <__cvt>:
 800ad80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad84:	ec55 4b10 	vmov	r4, r5, d0
 800ad88:	2d00      	cmp	r5, #0
 800ad8a:	460e      	mov	r6, r1
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	462b      	mov	r3, r5
 800ad90:	bfbb      	ittet	lt
 800ad92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ad96:	461d      	movlt	r5, r3
 800ad98:	2300      	movge	r3, #0
 800ad9a:	232d      	movlt	r3, #45	; 0x2d
 800ad9c:	700b      	strb	r3, [r1, #0]
 800ad9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ada0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ada4:	4691      	mov	r9, r2
 800ada6:	f023 0820 	bic.w	r8, r3, #32
 800adaa:	bfbc      	itt	lt
 800adac:	4622      	movlt	r2, r4
 800adae:	4614      	movlt	r4, r2
 800adb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800adb4:	d005      	beq.n	800adc2 <__cvt+0x42>
 800adb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800adba:	d100      	bne.n	800adbe <__cvt+0x3e>
 800adbc:	3601      	adds	r6, #1
 800adbe:	2102      	movs	r1, #2
 800adc0:	e000      	b.n	800adc4 <__cvt+0x44>
 800adc2:	2103      	movs	r1, #3
 800adc4:	ab03      	add	r3, sp, #12
 800adc6:	9301      	str	r3, [sp, #4]
 800adc8:	ab02      	add	r3, sp, #8
 800adca:	9300      	str	r3, [sp, #0]
 800adcc:	ec45 4b10 	vmov	d0, r4, r5
 800add0:	4653      	mov	r3, sl
 800add2:	4632      	mov	r2, r6
 800add4:	f000 ff1c 	bl	800bc10 <_dtoa_r>
 800add8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800addc:	4607      	mov	r7, r0
 800adde:	d102      	bne.n	800ade6 <__cvt+0x66>
 800ade0:	f019 0f01 	tst.w	r9, #1
 800ade4:	d022      	beq.n	800ae2c <__cvt+0xac>
 800ade6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800adea:	eb07 0906 	add.w	r9, r7, r6
 800adee:	d110      	bne.n	800ae12 <__cvt+0x92>
 800adf0:	783b      	ldrb	r3, [r7, #0]
 800adf2:	2b30      	cmp	r3, #48	; 0x30
 800adf4:	d10a      	bne.n	800ae0c <__cvt+0x8c>
 800adf6:	2200      	movs	r2, #0
 800adf8:	2300      	movs	r3, #0
 800adfa:	4620      	mov	r0, r4
 800adfc:	4629      	mov	r1, r5
 800adfe:	f7f5 fe63 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae02:	b918      	cbnz	r0, 800ae0c <__cvt+0x8c>
 800ae04:	f1c6 0601 	rsb	r6, r6, #1
 800ae08:	f8ca 6000 	str.w	r6, [sl]
 800ae0c:	f8da 3000 	ldr.w	r3, [sl]
 800ae10:	4499      	add	r9, r3
 800ae12:	2200      	movs	r2, #0
 800ae14:	2300      	movs	r3, #0
 800ae16:	4620      	mov	r0, r4
 800ae18:	4629      	mov	r1, r5
 800ae1a:	f7f5 fe55 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae1e:	b108      	cbz	r0, 800ae24 <__cvt+0xa4>
 800ae20:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae24:	2230      	movs	r2, #48	; 0x30
 800ae26:	9b03      	ldr	r3, [sp, #12]
 800ae28:	454b      	cmp	r3, r9
 800ae2a:	d307      	bcc.n	800ae3c <__cvt+0xbc>
 800ae2c:	9b03      	ldr	r3, [sp, #12]
 800ae2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae30:	1bdb      	subs	r3, r3, r7
 800ae32:	4638      	mov	r0, r7
 800ae34:	6013      	str	r3, [r2, #0]
 800ae36:	b004      	add	sp, #16
 800ae38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae3c:	1c59      	adds	r1, r3, #1
 800ae3e:	9103      	str	r1, [sp, #12]
 800ae40:	701a      	strb	r2, [r3, #0]
 800ae42:	e7f0      	b.n	800ae26 <__cvt+0xa6>

0800ae44 <__exponent>:
 800ae44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae46:	4603      	mov	r3, r0
 800ae48:	2900      	cmp	r1, #0
 800ae4a:	bfb8      	it	lt
 800ae4c:	4249      	neglt	r1, r1
 800ae4e:	f803 2b02 	strb.w	r2, [r3], #2
 800ae52:	bfb4      	ite	lt
 800ae54:	222d      	movlt	r2, #45	; 0x2d
 800ae56:	222b      	movge	r2, #43	; 0x2b
 800ae58:	2909      	cmp	r1, #9
 800ae5a:	7042      	strb	r2, [r0, #1]
 800ae5c:	dd2a      	ble.n	800aeb4 <__exponent+0x70>
 800ae5e:	f10d 0207 	add.w	r2, sp, #7
 800ae62:	4617      	mov	r7, r2
 800ae64:	260a      	movs	r6, #10
 800ae66:	4694      	mov	ip, r2
 800ae68:	fb91 f5f6 	sdiv	r5, r1, r6
 800ae6c:	fb06 1415 	mls	r4, r6, r5, r1
 800ae70:	3430      	adds	r4, #48	; 0x30
 800ae72:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ae76:	460c      	mov	r4, r1
 800ae78:	2c63      	cmp	r4, #99	; 0x63
 800ae7a:	f102 32ff 	add.w	r2, r2, #4294967295
 800ae7e:	4629      	mov	r1, r5
 800ae80:	dcf1      	bgt.n	800ae66 <__exponent+0x22>
 800ae82:	3130      	adds	r1, #48	; 0x30
 800ae84:	f1ac 0402 	sub.w	r4, ip, #2
 800ae88:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ae8c:	1c41      	adds	r1, r0, #1
 800ae8e:	4622      	mov	r2, r4
 800ae90:	42ba      	cmp	r2, r7
 800ae92:	d30a      	bcc.n	800aeaa <__exponent+0x66>
 800ae94:	f10d 0209 	add.w	r2, sp, #9
 800ae98:	eba2 020c 	sub.w	r2, r2, ip
 800ae9c:	42bc      	cmp	r4, r7
 800ae9e:	bf88      	it	hi
 800aea0:	2200      	movhi	r2, #0
 800aea2:	4413      	add	r3, r2
 800aea4:	1a18      	subs	r0, r3, r0
 800aea6:	b003      	add	sp, #12
 800aea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aeaa:	f812 5b01 	ldrb.w	r5, [r2], #1
 800aeae:	f801 5f01 	strb.w	r5, [r1, #1]!
 800aeb2:	e7ed      	b.n	800ae90 <__exponent+0x4c>
 800aeb4:	2330      	movs	r3, #48	; 0x30
 800aeb6:	3130      	adds	r1, #48	; 0x30
 800aeb8:	7083      	strb	r3, [r0, #2]
 800aeba:	70c1      	strb	r1, [r0, #3]
 800aebc:	1d03      	adds	r3, r0, #4
 800aebe:	e7f1      	b.n	800aea4 <__exponent+0x60>

0800aec0 <_printf_float>:
 800aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec4:	ed2d 8b02 	vpush	{d8}
 800aec8:	b08d      	sub	sp, #52	; 0x34
 800aeca:	460c      	mov	r4, r1
 800aecc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800aed0:	4616      	mov	r6, r2
 800aed2:	461f      	mov	r7, r3
 800aed4:	4605      	mov	r5, r0
 800aed6:	f000 fd55 	bl	800b984 <_localeconv_r>
 800aeda:	f8d0 a000 	ldr.w	sl, [r0]
 800aede:	4650      	mov	r0, sl
 800aee0:	f7f5 f9c6 	bl	8000270 <strlen>
 800aee4:	2300      	movs	r3, #0
 800aee6:	930a      	str	r3, [sp, #40]	; 0x28
 800aee8:	6823      	ldr	r3, [r4, #0]
 800aeea:	9305      	str	r3, [sp, #20]
 800aeec:	f8d8 3000 	ldr.w	r3, [r8]
 800aef0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800aef4:	3307      	adds	r3, #7
 800aef6:	f023 0307 	bic.w	r3, r3, #7
 800aefa:	f103 0208 	add.w	r2, r3, #8
 800aefe:	f8c8 2000 	str.w	r2, [r8]
 800af02:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af06:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800af0a:	9307      	str	r3, [sp, #28]
 800af0c:	f8cd 8018 	str.w	r8, [sp, #24]
 800af10:	ee08 0a10 	vmov	s16, r0
 800af14:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800af18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af1c:	4b9e      	ldr	r3, [pc, #632]	; (800b198 <_printf_float+0x2d8>)
 800af1e:	f04f 32ff 	mov.w	r2, #4294967295
 800af22:	f7f5 fe03 	bl	8000b2c <__aeabi_dcmpun>
 800af26:	bb88      	cbnz	r0, 800af8c <_printf_float+0xcc>
 800af28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af2c:	4b9a      	ldr	r3, [pc, #616]	; (800b198 <_printf_float+0x2d8>)
 800af2e:	f04f 32ff 	mov.w	r2, #4294967295
 800af32:	f7f5 fddd 	bl	8000af0 <__aeabi_dcmple>
 800af36:	bb48      	cbnz	r0, 800af8c <_printf_float+0xcc>
 800af38:	2200      	movs	r2, #0
 800af3a:	2300      	movs	r3, #0
 800af3c:	4640      	mov	r0, r8
 800af3e:	4649      	mov	r1, r9
 800af40:	f7f5 fdcc 	bl	8000adc <__aeabi_dcmplt>
 800af44:	b110      	cbz	r0, 800af4c <_printf_float+0x8c>
 800af46:	232d      	movs	r3, #45	; 0x2d
 800af48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af4c:	4a93      	ldr	r2, [pc, #588]	; (800b19c <_printf_float+0x2dc>)
 800af4e:	4b94      	ldr	r3, [pc, #592]	; (800b1a0 <_printf_float+0x2e0>)
 800af50:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800af54:	bf94      	ite	ls
 800af56:	4690      	movls	r8, r2
 800af58:	4698      	movhi	r8, r3
 800af5a:	2303      	movs	r3, #3
 800af5c:	6123      	str	r3, [r4, #16]
 800af5e:	9b05      	ldr	r3, [sp, #20]
 800af60:	f023 0304 	bic.w	r3, r3, #4
 800af64:	6023      	str	r3, [r4, #0]
 800af66:	f04f 0900 	mov.w	r9, #0
 800af6a:	9700      	str	r7, [sp, #0]
 800af6c:	4633      	mov	r3, r6
 800af6e:	aa0b      	add	r2, sp, #44	; 0x2c
 800af70:	4621      	mov	r1, r4
 800af72:	4628      	mov	r0, r5
 800af74:	f000 f9da 	bl	800b32c <_printf_common>
 800af78:	3001      	adds	r0, #1
 800af7a:	f040 8090 	bne.w	800b09e <_printf_float+0x1de>
 800af7e:	f04f 30ff 	mov.w	r0, #4294967295
 800af82:	b00d      	add	sp, #52	; 0x34
 800af84:	ecbd 8b02 	vpop	{d8}
 800af88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af8c:	4642      	mov	r2, r8
 800af8e:	464b      	mov	r3, r9
 800af90:	4640      	mov	r0, r8
 800af92:	4649      	mov	r1, r9
 800af94:	f7f5 fdca 	bl	8000b2c <__aeabi_dcmpun>
 800af98:	b140      	cbz	r0, 800afac <_printf_float+0xec>
 800af9a:	464b      	mov	r3, r9
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	bfbc      	itt	lt
 800afa0:	232d      	movlt	r3, #45	; 0x2d
 800afa2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800afa6:	4a7f      	ldr	r2, [pc, #508]	; (800b1a4 <_printf_float+0x2e4>)
 800afa8:	4b7f      	ldr	r3, [pc, #508]	; (800b1a8 <_printf_float+0x2e8>)
 800afaa:	e7d1      	b.n	800af50 <_printf_float+0x90>
 800afac:	6863      	ldr	r3, [r4, #4]
 800afae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800afb2:	9206      	str	r2, [sp, #24]
 800afb4:	1c5a      	adds	r2, r3, #1
 800afb6:	d13f      	bne.n	800b038 <_printf_float+0x178>
 800afb8:	2306      	movs	r3, #6
 800afba:	6063      	str	r3, [r4, #4]
 800afbc:	9b05      	ldr	r3, [sp, #20]
 800afbe:	6861      	ldr	r1, [r4, #4]
 800afc0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800afc4:	2300      	movs	r3, #0
 800afc6:	9303      	str	r3, [sp, #12]
 800afc8:	ab0a      	add	r3, sp, #40	; 0x28
 800afca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800afce:	ab09      	add	r3, sp, #36	; 0x24
 800afd0:	ec49 8b10 	vmov	d0, r8, r9
 800afd4:	9300      	str	r3, [sp, #0]
 800afd6:	6022      	str	r2, [r4, #0]
 800afd8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800afdc:	4628      	mov	r0, r5
 800afde:	f7ff fecf 	bl	800ad80 <__cvt>
 800afe2:	9b06      	ldr	r3, [sp, #24]
 800afe4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800afe6:	2b47      	cmp	r3, #71	; 0x47
 800afe8:	4680      	mov	r8, r0
 800afea:	d108      	bne.n	800affe <_printf_float+0x13e>
 800afec:	1cc8      	adds	r0, r1, #3
 800afee:	db02      	blt.n	800aff6 <_printf_float+0x136>
 800aff0:	6863      	ldr	r3, [r4, #4]
 800aff2:	4299      	cmp	r1, r3
 800aff4:	dd41      	ble.n	800b07a <_printf_float+0x1ba>
 800aff6:	f1ab 0302 	sub.w	r3, fp, #2
 800affa:	fa5f fb83 	uxtb.w	fp, r3
 800affe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b002:	d820      	bhi.n	800b046 <_printf_float+0x186>
 800b004:	3901      	subs	r1, #1
 800b006:	465a      	mov	r2, fp
 800b008:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b00c:	9109      	str	r1, [sp, #36]	; 0x24
 800b00e:	f7ff ff19 	bl	800ae44 <__exponent>
 800b012:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b014:	1813      	adds	r3, r2, r0
 800b016:	2a01      	cmp	r2, #1
 800b018:	4681      	mov	r9, r0
 800b01a:	6123      	str	r3, [r4, #16]
 800b01c:	dc02      	bgt.n	800b024 <_printf_float+0x164>
 800b01e:	6822      	ldr	r2, [r4, #0]
 800b020:	07d2      	lsls	r2, r2, #31
 800b022:	d501      	bpl.n	800b028 <_printf_float+0x168>
 800b024:	3301      	adds	r3, #1
 800b026:	6123      	str	r3, [r4, #16]
 800b028:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d09c      	beq.n	800af6a <_printf_float+0xaa>
 800b030:	232d      	movs	r3, #45	; 0x2d
 800b032:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b036:	e798      	b.n	800af6a <_printf_float+0xaa>
 800b038:	9a06      	ldr	r2, [sp, #24]
 800b03a:	2a47      	cmp	r2, #71	; 0x47
 800b03c:	d1be      	bne.n	800afbc <_printf_float+0xfc>
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d1bc      	bne.n	800afbc <_printf_float+0xfc>
 800b042:	2301      	movs	r3, #1
 800b044:	e7b9      	b.n	800afba <_printf_float+0xfa>
 800b046:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b04a:	d118      	bne.n	800b07e <_printf_float+0x1be>
 800b04c:	2900      	cmp	r1, #0
 800b04e:	6863      	ldr	r3, [r4, #4]
 800b050:	dd0b      	ble.n	800b06a <_printf_float+0x1aa>
 800b052:	6121      	str	r1, [r4, #16]
 800b054:	b913      	cbnz	r3, 800b05c <_printf_float+0x19c>
 800b056:	6822      	ldr	r2, [r4, #0]
 800b058:	07d0      	lsls	r0, r2, #31
 800b05a:	d502      	bpl.n	800b062 <_printf_float+0x1a2>
 800b05c:	3301      	adds	r3, #1
 800b05e:	440b      	add	r3, r1
 800b060:	6123      	str	r3, [r4, #16]
 800b062:	65a1      	str	r1, [r4, #88]	; 0x58
 800b064:	f04f 0900 	mov.w	r9, #0
 800b068:	e7de      	b.n	800b028 <_printf_float+0x168>
 800b06a:	b913      	cbnz	r3, 800b072 <_printf_float+0x1b2>
 800b06c:	6822      	ldr	r2, [r4, #0]
 800b06e:	07d2      	lsls	r2, r2, #31
 800b070:	d501      	bpl.n	800b076 <_printf_float+0x1b6>
 800b072:	3302      	adds	r3, #2
 800b074:	e7f4      	b.n	800b060 <_printf_float+0x1a0>
 800b076:	2301      	movs	r3, #1
 800b078:	e7f2      	b.n	800b060 <_printf_float+0x1a0>
 800b07a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b07e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b080:	4299      	cmp	r1, r3
 800b082:	db05      	blt.n	800b090 <_printf_float+0x1d0>
 800b084:	6823      	ldr	r3, [r4, #0]
 800b086:	6121      	str	r1, [r4, #16]
 800b088:	07d8      	lsls	r0, r3, #31
 800b08a:	d5ea      	bpl.n	800b062 <_printf_float+0x1a2>
 800b08c:	1c4b      	adds	r3, r1, #1
 800b08e:	e7e7      	b.n	800b060 <_printf_float+0x1a0>
 800b090:	2900      	cmp	r1, #0
 800b092:	bfd4      	ite	le
 800b094:	f1c1 0202 	rsble	r2, r1, #2
 800b098:	2201      	movgt	r2, #1
 800b09a:	4413      	add	r3, r2
 800b09c:	e7e0      	b.n	800b060 <_printf_float+0x1a0>
 800b09e:	6823      	ldr	r3, [r4, #0]
 800b0a0:	055a      	lsls	r2, r3, #21
 800b0a2:	d407      	bmi.n	800b0b4 <_printf_float+0x1f4>
 800b0a4:	6923      	ldr	r3, [r4, #16]
 800b0a6:	4642      	mov	r2, r8
 800b0a8:	4631      	mov	r1, r6
 800b0aa:	4628      	mov	r0, r5
 800b0ac:	47b8      	blx	r7
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	d12c      	bne.n	800b10c <_printf_float+0x24c>
 800b0b2:	e764      	b.n	800af7e <_printf_float+0xbe>
 800b0b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b0b8:	f240 80e0 	bls.w	800b27c <_printf_float+0x3bc>
 800b0bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	f7f5 fd00 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0c8:	2800      	cmp	r0, #0
 800b0ca:	d034      	beq.n	800b136 <_printf_float+0x276>
 800b0cc:	4a37      	ldr	r2, [pc, #220]	; (800b1ac <_printf_float+0x2ec>)
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	4631      	mov	r1, r6
 800b0d2:	4628      	mov	r0, r5
 800b0d4:	47b8      	blx	r7
 800b0d6:	3001      	adds	r0, #1
 800b0d8:	f43f af51 	beq.w	800af7e <_printf_float+0xbe>
 800b0dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	db02      	blt.n	800b0ea <_printf_float+0x22a>
 800b0e4:	6823      	ldr	r3, [r4, #0]
 800b0e6:	07d8      	lsls	r0, r3, #31
 800b0e8:	d510      	bpl.n	800b10c <_printf_float+0x24c>
 800b0ea:	ee18 3a10 	vmov	r3, s16
 800b0ee:	4652      	mov	r2, sl
 800b0f0:	4631      	mov	r1, r6
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	47b8      	blx	r7
 800b0f6:	3001      	adds	r0, #1
 800b0f8:	f43f af41 	beq.w	800af7e <_printf_float+0xbe>
 800b0fc:	f04f 0800 	mov.w	r8, #0
 800b100:	f104 091a 	add.w	r9, r4, #26
 800b104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b106:	3b01      	subs	r3, #1
 800b108:	4543      	cmp	r3, r8
 800b10a:	dc09      	bgt.n	800b120 <_printf_float+0x260>
 800b10c:	6823      	ldr	r3, [r4, #0]
 800b10e:	079b      	lsls	r3, r3, #30
 800b110:	f100 8107 	bmi.w	800b322 <_printf_float+0x462>
 800b114:	68e0      	ldr	r0, [r4, #12]
 800b116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b118:	4298      	cmp	r0, r3
 800b11a:	bfb8      	it	lt
 800b11c:	4618      	movlt	r0, r3
 800b11e:	e730      	b.n	800af82 <_printf_float+0xc2>
 800b120:	2301      	movs	r3, #1
 800b122:	464a      	mov	r2, r9
 800b124:	4631      	mov	r1, r6
 800b126:	4628      	mov	r0, r5
 800b128:	47b8      	blx	r7
 800b12a:	3001      	adds	r0, #1
 800b12c:	f43f af27 	beq.w	800af7e <_printf_float+0xbe>
 800b130:	f108 0801 	add.w	r8, r8, #1
 800b134:	e7e6      	b.n	800b104 <_printf_float+0x244>
 800b136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b138:	2b00      	cmp	r3, #0
 800b13a:	dc39      	bgt.n	800b1b0 <_printf_float+0x2f0>
 800b13c:	4a1b      	ldr	r2, [pc, #108]	; (800b1ac <_printf_float+0x2ec>)
 800b13e:	2301      	movs	r3, #1
 800b140:	4631      	mov	r1, r6
 800b142:	4628      	mov	r0, r5
 800b144:	47b8      	blx	r7
 800b146:	3001      	adds	r0, #1
 800b148:	f43f af19 	beq.w	800af7e <_printf_float+0xbe>
 800b14c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b150:	4313      	orrs	r3, r2
 800b152:	d102      	bne.n	800b15a <_printf_float+0x29a>
 800b154:	6823      	ldr	r3, [r4, #0]
 800b156:	07d9      	lsls	r1, r3, #31
 800b158:	d5d8      	bpl.n	800b10c <_printf_float+0x24c>
 800b15a:	ee18 3a10 	vmov	r3, s16
 800b15e:	4652      	mov	r2, sl
 800b160:	4631      	mov	r1, r6
 800b162:	4628      	mov	r0, r5
 800b164:	47b8      	blx	r7
 800b166:	3001      	adds	r0, #1
 800b168:	f43f af09 	beq.w	800af7e <_printf_float+0xbe>
 800b16c:	f04f 0900 	mov.w	r9, #0
 800b170:	f104 0a1a 	add.w	sl, r4, #26
 800b174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b176:	425b      	negs	r3, r3
 800b178:	454b      	cmp	r3, r9
 800b17a:	dc01      	bgt.n	800b180 <_printf_float+0x2c0>
 800b17c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b17e:	e792      	b.n	800b0a6 <_printf_float+0x1e6>
 800b180:	2301      	movs	r3, #1
 800b182:	4652      	mov	r2, sl
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	47b8      	blx	r7
 800b18a:	3001      	adds	r0, #1
 800b18c:	f43f aef7 	beq.w	800af7e <_printf_float+0xbe>
 800b190:	f109 0901 	add.w	r9, r9, #1
 800b194:	e7ee      	b.n	800b174 <_printf_float+0x2b4>
 800b196:	bf00      	nop
 800b198:	7fefffff 	.word	0x7fefffff
 800b19c:	0800f849 	.word	0x0800f849
 800b1a0:	0800f84d 	.word	0x0800f84d
 800b1a4:	0800f851 	.word	0x0800f851
 800b1a8:	0800f855 	.word	0x0800f855
 800b1ac:	0800f859 	.word	0x0800f859
 800b1b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	bfa8      	it	ge
 800b1b8:	461a      	movge	r2, r3
 800b1ba:	2a00      	cmp	r2, #0
 800b1bc:	4691      	mov	r9, r2
 800b1be:	dc37      	bgt.n	800b230 <_printf_float+0x370>
 800b1c0:	f04f 0b00 	mov.w	fp, #0
 800b1c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b1c8:	f104 021a 	add.w	r2, r4, #26
 800b1cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b1ce:	9305      	str	r3, [sp, #20]
 800b1d0:	eba3 0309 	sub.w	r3, r3, r9
 800b1d4:	455b      	cmp	r3, fp
 800b1d6:	dc33      	bgt.n	800b240 <_printf_float+0x380>
 800b1d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	db3b      	blt.n	800b258 <_printf_float+0x398>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	07da      	lsls	r2, r3, #31
 800b1e4:	d438      	bmi.n	800b258 <_printf_float+0x398>
 800b1e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b1ea:	eba2 0903 	sub.w	r9, r2, r3
 800b1ee:	9b05      	ldr	r3, [sp, #20]
 800b1f0:	1ad2      	subs	r2, r2, r3
 800b1f2:	4591      	cmp	r9, r2
 800b1f4:	bfa8      	it	ge
 800b1f6:	4691      	movge	r9, r2
 800b1f8:	f1b9 0f00 	cmp.w	r9, #0
 800b1fc:	dc35      	bgt.n	800b26a <_printf_float+0x3aa>
 800b1fe:	f04f 0800 	mov.w	r8, #0
 800b202:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b206:	f104 0a1a 	add.w	sl, r4, #26
 800b20a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b20e:	1a9b      	subs	r3, r3, r2
 800b210:	eba3 0309 	sub.w	r3, r3, r9
 800b214:	4543      	cmp	r3, r8
 800b216:	f77f af79 	ble.w	800b10c <_printf_float+0x24c>
 800b21a:	2301      	movs	r3, #1
 800b21c:	4652      	mov	r2, sl
 800b21e:	4631      	mov	r1, r6
 800b220:	4628      	mov	r0, r5
 800b222:	47b8      	blx	r7
 800b224:	3001      	adds	r0, #1
 800b226:	f43f aeaa 	beq.w	800af7e <_printf_float+0xbe>
 800b22a:	f108 0801 	add.w	r8, r8, #1
 800b22e:	e7ec      	b.n	800b20a <_printf_float+0x34a>
 800b230:	4613      	mov	r3, r2
 800b232:	4631      	mov	r1, r6
 800b234:	4642      	mov	r2, r8
 800b236:	4628      	mov	r0, r5
 800b238:	47b8      	blx	r7
 800b23a:	3001      	adds	r0, #1
 800b23c:	d1c0      	bne.n	800b1c0 <_printf_float+0x300>
 800b23e:	e69e      	b.n	800af7e <_printf_float+0xbe>
 800b240:	2301      	movs	r3, #1
 800b242:	4631      	mov	r1, r6
 800b244:	4628      	mov	r0, r5
 800b246:	9205      	str	r2, [sp, #20]
 800b248:	47b8      	blx	r7
 800b24a:	3001      	adds	r0, #1
 800b24c:	f43f ae97 	beq.w	800af7e <_printf_float+0xbe>
 800b250:	9a05      	ldr	r2, [sp, #20]
 800b252:	f10b 0b01 	add.w	fp, fp, #1
 800b256:	e7b9      	b.n	800b1cc <_printf_float+0x30c>
 800b258:	ee18 3a10 	vmov	r3, s16
 800b25c:	4652      	mov	r2, sl
 800b25e:	4631      	mov	r1, r6
 800b260:	4628      	mov	r0, r5
 800b262:	47b8      	blx	r7
 800b264:	3001      	adds	r0, #1
 800b266:	d1be      	bne.n	800b1e6 <_printf_float+0x326>
 800b268:	e689      	b.n	800af7e <_printf_float+0xbe>
 800b26a:	9a05      	ldr	r2, [sp, #20]
 800b26c:	464b      	mov	r3, r9
 800b26e:	4442      	add	r2, r8
 800b270:	4631      	mov	r1, r6
 800b272:	4628      	mov	r0, r5
 800b274:	47b8      	blx	r7
 800b276:	3001      	adds	r0, #1
 800b278:	d1c1      	bne.n	800b1fe <_printf_float+0x33e>
 800b27a:	e680      	b.n	800af7e <_printf_float+0xbe>
 800b27c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b27e:	2a01      	cmp	r2, #1
 800b280:	dc01      	bgt.n	800b286 <_printf_float+0x3c6>
 800b282:	07db      	lsls	r3, r3, #31
 800b284:	d53a      	bpl.n	800b2fc <_printf_float+0x43c>
 800b286:	2301      	movs	r3, #1
 800b288:	4642      	mov	r2, r8
 800b28a:	4631      	mov	r1, r6
 800b28c:	4628      	mov	r0, r5
 800b28e:	47b8      	blx	r7
 800b290:	3001      	adds	r0, #1
 800b292:	f43f ae74 	beq.w	800af7e <_printf_float+0xbe>
 800b296:	ee18 3a10 	vmov	r3, s16
 800b29a:	4652      	mov	r2, sl
 800b29c:	4631      	mov	r1, r6
 800b29e:	4628      	mov	r0, r5
 800b2a0:	47b8      	blx	r7
 800b2a2:	3001      	adds	r0, #1
 800b2a4:	f43f ae6b 	beq.w	800af7e <_printf_float+0xbe>
 800b2a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b2b4:	f7f5 fc08 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2b8:	b9d8      	cbnz	r0, 800b2f2 <_printf_float+0x432>
 800b2ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b2be:	f108 0201 	add.w	r2, r8, #1
 800b2c2:	4631      	mov	r1, r6
 800b2c4:	4628      	mov	r0, r5
 800b2c6:	47b8      	blx	r7
 800b2c8:	3001      	adds	r0, #1
 800b2ca:	d10e      	bne.n	800b2ea <_printf_float+0x42a>
 800b2cc:	e657      	b.n	800af7e <_printf_float+0xbe>
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	4652      	mov	r2, sl
 800b2d2:	4631      	mov	r1, r6
 800b2d4:	4628      	mov	r0, r5
 800b2d6:	47b8      	blx	r7
 800b2d8:	3001      	adds	r0, #1
 800b2da:	f43f ae50 	beq.w	800af7e <_printf_float+0xbe>
 800b2de:	f108 0801 	add.w	r8, r8, #1
 800b2e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2e4:	3b01      	subs	r3, #1
 800b2e6:	4543      	cmp	r3, r8
 800b2e8:	dcf1      	bgt.n	800b2ce <_printf_float+0x40e>
 800b2ea:	464b      	mov	r3, r9
 800b2ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b2f0:	e6da      	b.n	800b0a8 <_printf_float+0x1e8>
 800b2f2:	f04f 0800 	mov.w	r8, #0
 800b2f6:	f104 0a1a 	add.w	sl, r4, #26
 800b2fa:	e7f2      	b.n	800b2e2 <_printf_float+0x422>
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	4642      	mov	r2, r8
 800b300:	e7df      	b.n	800b2c2 <_printf_float+0x402>
 800b302:	2301      	movs	r3, #1
 800b304:	464a      	mov	r2, r9
 800b306:	4631      	mov	r1, r6
 800b308:	4628      	mov	r0, r5
 800b30a:	47b8      	blx	r7
 800b30c:	3001      	adds	r0, #1
 800b30e:	f43f ae36 	beq.w	800af7e <_printf_float+0xbe>
 800b312:	f108 0801 	add.w	r8, r8, #1
 800b316:	68e3      	ldr	r3, [r4, #12]
 800b318:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b31a:	1a5b      	subs	r3, r3, r1
 800b31c:	4543      	cmp	r3, r8
 800b31e:	dcf0      	bgt.n	800b302 <_printf_float+0x442>
 800b320:	e6f8      	b.n	800b114 <_printf_float+0x254>
 800b322:	f04f 0800 	mov.w	r8, #0
 800b326:	f104 0919 	add.w	r9, r4, #25
 800b32a:	e7f4      	b.n	800b316 <_printf_float+0x456>

0800b32c <_printf_common>:
 800b32c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b330:	4616      	mov	r6, r2
 800b332:	4699      	mov	r9, r3
 800b334:	688a      	ldr	r2, [r1, #8]
 800b336:	690b      	ldr	r3, [r1, #16]
 800b338:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b33c:	4293      	cmp	r3, r2
 800b33e:	bfb8      	it	lt
 800b340:	4613      	movlt	r3, r2
 800b342:	6033      	str	r3, [r6, #0]
 800b344:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b348:	4607      	mov	r7, r0
 800b34a:	460c      	mov	r4, r1
 800b34c:	b10a      	cbz	r2, 800b352 <_printf_common+0x26>
 800b34e:	3301      	adds	r3, #1
 800b350:	6033      	str	r3, [r6, #0]
 800b352:	6823      	ldr	r3, [r4, #0]
 800b354:	0699      	lsls	r1, r3, #26
 800b356:	bf42      	ittt	mi
 800b358:	6833      	ldrmi	r3, [r6, #0]
 800b35a:	3302      	addmi	r3, #2
 800b35c:	6033      	strmi	r3, [r6, #0]
 800b35e:	6825      	ldr	r5, [r4, #0]
 800b360:	f015 0506 	ands.w	r5, r5, #6
 800b364:	d106      	bne.n	800b374 <_printf_common+0x48>
 800b366:	f104 0a19 	add.w	sl, r4, #25
 800b36a:	68e3      	ldr	r3, [r4, #12]
 800b36c:	6832      	ldr	r2, [r6, #0]
 800b36e:	1a9b      	subs	r3, r3, r2
 800b370:	42ab      	cmp	r3, r5
 800b372:	dc26      	bgt.n	800b3c2 <_printf_common+0x96>
 800b374:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b378:	1e13      	subs	r3, r2, #0
 800b37a:	6822      	ldr	r2, [r4, #0]
 800b37c:	bf18      	it	ne
 800b37e:	2301      	movne	r3, #1
 800b380:	0692      	lsls	r2, r2, #26
 800b382:	d42b      	bmi.n	800b3dc <_printf_common+0xb0>
 800b384:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b388:	4649      	mov	r1, r9
 800b38a:	4638      	mov	r0, r7
 800b38c:	47c0      	blx	r8
 800b38e:	3001      	adds	r0, #1
 800b390:	d01e      	beq.n	800b3d0 <_printf_common+0xa4>
 800b392:	6823      	ldr	r3, [r4, #0]
 800b394:	6922      	ldr	r2, [r4, #16]
 800b396:	f003 0306 	and.w	r3, r3, #6
 800b39a:	2b04      	cmp	r3, #4
 800b39c:	bf02      	ittt	eq
 800b39e:	68e5      	ldreq	r5, [r4, #12]
 800b3a0:	6833      	ldreq	r3, [r6, #0]
 800b3a2:	1aed      	subeq	r5, r5, r3
 800b3a4:	68a3      	ldr	r3, [r4, #8]
 800b3a6:	bf0c      	ite	eq
 800b3a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3ac:	2500      	movne	r5, #0
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	bfc4      	itt	gt
 800b3b2:	1a9b      	subgt	r3, r3, r2
 800b3b4:	18ed      	addgt	r5, r5, r3
 800b3b6:	2600      	movs	r6, #0
 800b3b8:	341a      	adds	r4, #26
 800b3ba:	42b5      	cmp	r5, r6
 800b3bc:	d11a      	bne.n	800b3f4 <_printf_common+0xc8>
 800b3be:	2000      	movs	r0, #0
 800b3c0:	e008      	b.n	800b3d4 <_printf_common+0xa8>
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	4652      	mov	r2, sl
 800b3c6:	4649      	mov	r1, r9
 800b3c8:	4638      	mov	r0, r7
 800b3ca:	47c0      	blx	r8
 800b3cc:	3001      	adds	r0, #1
 800b3ce:	d103      	bne.n	800b3d8 <_printf_common+0xac>
 800b3d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d8:	3501      	adds	r5, #1
 800b3da:	e7c6      	b.n	800b36a <_printf_common+0x3e>
 800b3dc:	18e1      	adds	r1, r4, r3
 800b3de:	1c5a      	adds	r2, r3, #1
 800b3e0:	2030      	movs	r0, #48	; 0x30
 800b3e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b3e6:	4422      	add	r2, r4
 800b3e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b3ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b3f0:	3302      	adds	r3, #2
 800b3f2:	e7c7      	b.n	800b384 <_printf_common+0x58>
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	4622      	mov	r2, r4
 800b3f8:	4649      	mov	r1, r9
 800b3fa:	4638      	mov	r0, r7
 800b3fc:	47c0      	blx	r8
 800b3fe:	3001      	adds	r0, #1
 800b400:	d0e6      	beq.n	800b3d0 <_printf_common+0xa4>
 800b402:	3601      	adds	r6, #1
 800b404:	e7d9      	b.n	800b3ba <_printf_common+0x8e>
	...

0800b408 <_printf_i>:
 800b408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b40c:	7e0f      	ldrb	r7, [r1, #24]
 800b40e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b410:	2f78      	cmp	r7, #120	; 0x78
 800b412:	4691      	mov	r9, r2
 800b414:	4680      	mov	r8, r0
 800b416:	460c      	mov	r4, r1
 800b418:	469a      	mov	sl, r3
 800b41a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b41e:	d807      	bhi.n	800b430 <_printf_i+0x28>
 800b420:	2f62      	cmp	r7, #98	; 0x62
 800b422:	d80a      	bhi.n	800b43a <_printf_i+0x32>
 800b424:	2f00      	cmp	r7, #0
 800b426:	f000 80d4 	beq.w	800b5d2 <_printf_i+0x1ca>
 800b42a:	2f58      	cmp	r7, #88	; 0x58
 800b42c:	f000 80c0 	beq.w	800b5b0 <_printf_i+0x1a8>
 800b430:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b434:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b438:	e03a      	b.n	800b4b0 <_printf_i+0xa8>
 800b43a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b43e:	2b15      	cmp	r3, #21
 800b440:	d8f6      	bhi.n	800b430 <_printf_i+0x28>
 800b442:	a101      	add	r1, pc, #4	; (adr r1, 800b448 <_printf_i+0x40>)
 800b444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b448:	0800b4a1 	.word	0x0800b4a1
 800b44c:	0800b4b5 	.word	0x0800b4b5
 800b450:	0800b431 	.word	0x0800b431
 800b454:	0800b431 	.word	0x0800b431
 800b458:	0800b431 	.word	0x0800b431
 800b45c:	0800b431 	.word	0x0800b431
 800b460:	0800b4b5 	.word	0x0800b4b5
 800b464:	0800b431 	.word	0x0800b431
 800b468:	0800b431 	.word	0x0800b431
 800b46c:	0800b431 	.word	0x0800b431
 800b470:	0800b431 	.word	0x0800b431
 800b474:	0800b5b9 	.word	0x0800b5b9
 800b478:	0800b4e1 	.word	0x0800b4e1
 800b47c:	0800b573 	.word	0x0800b573
 800b480:	0800b431 	.word	0x0800b431
 800b484:	0800b431 	.word	0x0800b431
 800b488:	0800b5db 	.word	0x0800b5db
 800b48c:	0800b431 	.word	0x0800b431
 800b490:	0800b4e1 	.word	0x0800b4e1
 800b494:	0800b431 	.word	0x0800b431
 800b498:	0800b431 	.word	0x0800b431
 800b49c:	0800b57b 	.word	0x0800b57b
 800b4a0:	682b      	ldr	r3, [r5, #0]
 800b4a2:	1d1a      	adds	r2, r3, #4
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	602a      	str	r2, [r5, #0]
 800b4a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	e09f      	b.n	800b5f4 <_printf_i+0x1ec>
 800b4b4:	6820      	ldr	r0, [r4, #0]
 800b4b6:	682b      	ldr	r3, [r5, #0]
 800b4b8:	0607      	lsls	r7, r0, #24
 800b4ba:	f103 0104 	add.w	r1, r3, #4
 800b4be:	6029      	str	r1, [r5, #0]
 800b4c0:	d501      	bpl.n	800b4c6 <_printf_i+0xbe>
 800b4c2:	681e      	ldr	r6, [r3, #0]
 800b4c4:	e003      	b.n	800b4ce <_printf_i+0xc6>
 800b4c6:	0646      	lsls	r6, r0, #25
 800b4c8:	d5fb      	bpl.n	800b4c2 <_printf_i+0xba>
 800b4ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b4ce:	2e00      	cmp	r6, #0
 800b4d0:	da03      	bge.n	800b4da <_printf_i+0xd2>
 800b4d2:	232d      	movs	r3, #45	; 0x2d
 800b4d4:	4276      	negs	r6, r6
 800b4d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4da:	485a      	ldr	r0, [pc, #360]	; (800b644 <_printf_i+0x23c>)
 800b4dc:	230a      	movs	r3, #10
 800b4de:	e012      	b.n	800b506 <_printf_i+0xfe>
 800b4e0:	682b      	ldr	r3, [r5, #0]
 800b4e2:	6820      	ldr	r0, [r4, #0]
 800b4e4:	1d19      	adds	r1, r3, #4
 800b4e6:	6029      	str	r1, [r5, #0]
 800b4e8:	0605      	lsls	r5, r0, #24
 800b4ea:	d501      	bpl.n	800b4f0 <_printf_i+0xe8>
 800b4ec:	681e      	ldr	r6, [r3, #0]
 800b4ee:	e002      	b.n	800b4f6 <_printf_i+0xee>
 800b4f0:	0641      	lsls	r1, r0, #25
 800b4f2:	d5fb      	bpl.n	800b4ec <_printf_i+0xe4>
 800b4f4:	881e      	ldrh	r6, [r3, #0]
 800b4f6:	4853      	ldr	r0, [pc, #332]	; (800b644 <_printf_i+0x23c>)
 800b4f8:	2f6f      	cmp	r7, #111	; 0x6f
 800b4fa:	bf0c      	ite	eq
 800b4fc:	2308      	moveq	r3, #8
 800b4fe:	230a      	movne	r3, #10
 800b500:	2100      	movs	r1, #0
 800b502:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b506:	6865      	ldr	r5, [r4, #4]
 800b508:	60a5      	str	r5, [r4, #8]
 800b50a:	2d00      	cmp	r5, #0
 800b50c:	bfa2      	ittt	ge
 800b50e:	6821      	ldrge	r1, [r4, #0]
 800b510:	f021 0104 	bicge.w	r1, r1, #4
 800b514:	6021      	strge	r1, [r4, #0]
 800b516:	b90e      	cbnz	r6, 800b51c <_printf_i+0x114>
 800b518:	2d00      	cmp	r5, #0
 800b51a:	d04b      	beq.n	800b5b4 <_printf_i+0x1ac>
 800b51c:	4615      	mov	r5, r2
 800b51e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b522:	fb03 6711 	mls	r7, r3, r1, r6
 800b526:	5dc7      	ldrb	r7, [r0, r7]
 800b528:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b52c:	4637      	mov	r7, r6
 800b52e:	42bb      	cmp	r3, r7
 800b530:	460e      	mov	r6, r1
 800b532:	d9f4      	bls.n	800b51e <_printf_i+0x116>
 800b534:	2b08      	cmp	r3, #8
 800b536:	d10b      	bne.n	800b550 <_printf_i+0x148>
 800b538:	6823      	ldr	r3, [r4, #0]
 800b53a:	07de      	lsls	r6, r3, #31
 800b53c:	d508      	bpl.n	800b550 <_printf_i+0x148>
 800b53e:	6923      	ldr	r3, [r4, #16]
 800b540:	6861      	ldr	r1, [r4, #4]
 800b542:	4299      	cmp	r1, r3
 800b544:	bfde      	ittt	le
 800b546:	2330      	movle	r3, #48	; 0x30
 800b548:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b54c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b550:	1b52      	subs	r2, r2, r5
 800b552:	6122      	str	r2, [r4, #16]
 800b554:	f8cd a000 	str.w	sl, [sp]
 800b558:	464b      	mov	r3, r9
 800b55a:	aa03      	add	r2, sp, #12
 800b55c:	4621      	mov	r1, r4
 800b55e:	4640      	mov	r0, r8
 800b560:	f7ff fee4 	bl	800b32c <_printf_common>
 800b564:	3001      	adds	r0, #1
 800b566:	d14a      	bne.n	800b5fe <_printf_i+0x1f6>
 800b568:	f04f 30ff 	mov.w	r0, #4294967295
 800b56c:	b004      	add	sp, #16
 800b56e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b572:	6823      	ldr	r3, [r4, #0]
 800b574:	f043 0320 	orr.w	r3, r3, #32
 800b578:	6023      	str	r3, [r4, #0]
 800b57a:	4833      	ldr	r0, [pc, #204]	; (800b648 <_printf_i+0x240>)
 800b57c:	2778      	movs	r7, #120	; 0x78
 800b57e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b582:	6823      	ldr	r3, [r4, #0]
 800b584:	6829      	ldr	r1, [r5, #0]
 800b586:	061f      	lsls	r7, r3, #24
 800b588:	f851 6b04 	ldr.w	r6, [r1], #4
 800b58c:	d402      	bmi.n	800b594 <_printf_i+0x18c>
 800b58e:	065f      	lsls	r7, r3, #25
 800b590:	bf48      	it	mi
 800b592:	b2b6      	uxthmi	r6, r6
 800b594:	07df      	lsls	r7, r3, #31
 800b596:	bf48      	it	mi
 800b598:	f043 0320 	orrmi.w	r3, r3, #32
 800b59c:	6029      	str	r1, [r5, #0]
 800b59e:	bf48      	it	mi
 800b5a0:	6023      	strmi	r3, [r4, #0]
 800b5a2:	b91e      	cbnz	r6, 800b5ac <_printf_i+0x1a4>
 800b5a4:	6823      	ldr	r3, [r4, #0]
 800b5a6:	f023 0320 	bic.w	r3, r3, #32
 800b5aa:	6023      	str	r3, [r4, #0]
 800b5ac:	2310      	movs	r3, #16
 800b5ae:	e7a7      	b.n	800b500 <_printf_i+0xf8>
 800b5b0:	4824      	ldr	r0, [pc, #144]	; (800b644 <_printf_i+0x23c>)
 800b5b2:	e7e4      	b.n	800b57e <_printf_i+0x176>
 800b5b4:	4615      	mov	r5, r2
 800b5b6:	e7bd      	b.n	800b534 <_printf_i+0x12c>
 800b5b8:	682b      	ldr	r3, [r5, #0]
 800b5ba:	6826      	ldr	r6, [r4, #0]
 800b5bc:	6961      	ldr	r1, [r4, #20]
 800b5be:	1d18      	adds	r0, r3, #4
 800b5c0:	6028      	str	r0, [r5, #0]
 800b5c2:	0635      	lsls	r5, r6, #24
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	d501      	bpl.n	800b5cc <_printf_i+0x1c4>
 800b5c8:	6019      	str	r1, [r3, #0]
 800b5ca:	e002      	b.n	800b5d2 <_printf_i+0x1ca>
 800b5cc:	0670      	lsls	r0, r6, #25
 800b5ce:	d5fb      	bpl.n	800b5c8 <_printf_i+0x1c0>
 800b5d0:	8019      	strh	r1, [r3, #0]
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	6123      	str	r3, [r4, #16]
 800b5d6:	4615      	mov	r5, r2
 800b5d8:	e7bc      	b.n	800b554 <_printf_i+0x14c>
 800b5da:	682b      	ldr	r3, [r5, #0]
 800b5dc:	1d1a      	adds	r2, r3, #4
 800b5de:	602a      	str	r2, [r5, #0]
 800b5e0:	681d      	ldr	r5, [r3, #0]
 800b5e2:	6862      	ldr	r2, [r4, #4]
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	f7f4 fdf2 	bl	80001d0 <memchr>
 800b5ec:	b108      	cbz	r0, 800b5f2 <_printf_i+0x1ea>
 800b5ee:	1b40      	subs	r0, r0, r5
 800b5f0:	6060      	str	r0, [r4, #4]
 800b5f2:	6863      	ldr	r3, [r4, #4]
 800b5f4:	6123      	str	r3, [r4, #16]
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5fc:	e7aa      	b.n	800b554 <_printf_i+0x14c>
 800b5fe:	6923      	ldr	r3, [r4, #16]
 800b600:	462a      	mov	r2, r5
 800b602:	4649      	mov	r1, r9
 800b604:	4640      	mov	r0, r8
 800b606:	47d0      	blx	sl
 800b608:	3001      	adds	r0, #1
 800b60a:	d0ad      	beq.n	800b568 <_printf_i+0x160>
 800b60c:	6823      	ldr	r3, [r4, #0]
 800b60e:	079b      	lsls	r3, r3, #30
 800b610:	d413      	bmi.n	800b63a <_printf_i+0x232>
 800b612:	68e0      	ldr	r0, [r4, #12]
 800b614:	9b03      	ldr	r3, [sp, #12]
 800b616:	4298      	cmp	r0, r3
 800b618:	bfb8      	it	lt
 800b61a:	4618      	movlt	r0, r3
 800b61c:	e7a6      	b.n	800b56c <_printf_i+0x164>
 800b61e:	2301      	movs	r3, #1
 800b620:	4632      	mov	r2, r6
 800b622:	4649      	mov	r1, r9
 800b624:	4640      	mov	r0, r8
 800b626:	47d0      	blx	sl
 800b628:	3001      	adds	r0, #1
 800b62a:	d09d      	beq.n	800b568 <_printf_i+0x160>
 800b62c:	3501      	adds	r5, #1
 800b62e:	68e3      	ldr	r3, [r4, #12]
 800b630:	9903      	ldr	r1, [sp, #12]
 800b632:	1a5b      	subs	r3, r3, r1
 800b634:	42ab      	cmp	r3, r5
 800b636:	dcf2      	bgt.n	800b61e <_printf_i+0x216>
 800b638:	e7eb      	b.n	800b612 <_printf_i+0x20a>
 800b63a:	2500      	movs	r5, #0
 800b63c:	f104 0619 	add.w	r6, r4, #25
 800b640:	e7f5      	b.n	800b62e <_printf_i+0x226>
 800b642:	bf00      	nop
 800b644:	0800f85b 	.word	0x0800f85b
 800b648:	0800f86c 	.word	0x0800f86c

0800b64c <std>:
 800b64c:	2300      	movs	r3, #0
 800b64e:	b510      	push	{r4, lr}
 800b650:	4604      	mov	r4, r0
 800b652:	e9c0 3300 	strd	r3, r3, [r0]
 800b656:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b65a:	6083      	str	r3, [r0, #8]
 800b65c:	8181      	strh	r1, [r0, #12]
 800b65e:	6643      	str	r3, [r0, #100]	; 0x64
 800b660:	81c2      	strh	r2, [r0, #14]
 800b662:	6183      	str	r3, [r0, #24]
 800b664:	4619      	mov	r1, r3
 800b666:	2208      	movs	r2, #8
 800b668:	305c      	adds	r0, #92	; 0x5c
 800b66a:	f000 f914 	bl	800b896 <memset>
 800b66e:	4b0d      	ldr	r3, [pc, #52]	; (800b6a4 <std+0x58>)
 800b670:	6263      	str	r3, [r4, #36]	; 0x24
 800b672:	4b0d      	ldr	r3, [pc, #52]	; (800b6a8 <std+0x5c>)
 800b674:	62a3      	str	r3, [r4, #40]	; 0x28
 800b676:	4b0d      	ldr	r3, [pc, #52]	; (800b6ac <std+0x60>)
 800b678:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b67a:	4b0d      	ldr	r3, [pc, #52]	; (800b6b0 <std+0x64>)
 800b67c:	6323      	str	r3, [r4, #48]	; 0x30
 800b67e:	4b0d      	ldr	r3, [pc, #52]	; (800b6b4 <std+0x68>)
 800b680:	6224      	str	r4, [r4, #32]
 800b682:	429c      	cmp	r4, r3
 800b684:	d006      	beq.n	800b694 <std+0x48>
 800b686:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b68a:	4294      	cmp	r4, r2
 800b68c:	d002      	beq.n	800b694 <std+0x48>
 800b68e:	33d0      	adds	r3, #208	; 0xd0
 800b690:	429c      	cmp	r4, r3
 800b692:	d105      	bne.n	800b6a0 <std+0x54>
 800b694:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b69c:	f000 b9f6 	b.w	800ba8c <__retarget_lock_init_recursive>
 800b6a0:	bd10      	pop	{r4, pc}
 800b6a2:	bf00      	nop
 800b6a4:	0800b811 	.word	0x0800b811
 800b6a8:	0800b833 	.word	0x0800b833
 800b6ac:	0800b86b 	.word	0x0800b86b
 800b6b0:	0800b88f 	.word	0x0800b88f
 800b6b4:	200028f8 	.word	0x200028f8

0800b6b8 <stdio_exit_handler>:
 800b6b8:	4a02      	ldr	r2, [pc, #8]	; (800b6c4 <stdio_exit_handler+0xc>)
 800b6ba:	4903      	ldr	r1, [pc, #12]	; (800b6c8 <stdio_exit_handler+0x10>)
 800b6bc:	4803      	ldr	r0, [pc, #12]	; (800b6cc <stdio_exit_handler+0x14>)
 800b6be:	f000 b869 	b.w	800b794 <_fwalk_sglue>
 800b6c2:	bf00      	nop
 800b6c4:	20000414 	.word	0x20000414
 800b6c8:	0800dc91 	.word	0x0800dc91
 800b6cc:	2000058c 	.word	0x2000058c

0800b6d0 <cleanup_stdio>:
 800b6d0:	6841      	ldr	r1, [r0, #4]
 800b6d2:	4b0c      	ldr	r3, [pc, #48]	; (800b704 <cleanup_stdio+0x34>)
 800b6d4:	4299      	cmp	r1, r3
 800b6d6:	b510      	push	{r4, lr}
 800b6d8:	4604      	mov	r4, r0
 800b6da:	d001      	beq.n	800b6e0 <cleanup_stdio+0x10>
 800b6dc:	f002 fad8 	bl	800dc90 <_fflush_r>
 800b6e0:	68a1      	ldr	r1, [r4, #8]
 800b6e2:	4b09      	ldr	r3, [pc, #36]	; (800b708 <cleanup_stdio+0x38>)
 800b6e4:	4299      	cmp	r1, r3
 800b6e6:	d002      	beq.n	800b6ee <cleanup_stdio+0x1e>
 800b6e8:	4620      	mov	r0, r4
 800b6ea:	f002 fad1 	bl	800dc90 <_fflush_r>
 800b6ee:	68e1      	ldr	r1, [r4, #12]
 800b6f0:	4b06      	ldr	r3, [pc, #24]	; (800b70c <cleanup_stdio+0x3c>)
 800b6f2:	4299      	cmp	r1, r3
 800b6f4:	d004      	beq.n	800b700 <cleanup_stdio+0x30>
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6fc:	f002 bac8 	b.w	800dc90 <_fflush_r>
 800b700:	bd10      	pop	{r4, pc}
 800b702:	bf00      	nop
 800b704:	200028f8 	.word	0x200028f8
 800b708:	20002960 	.word	0x20002960
 800b70c:	200029c8 	.word	0x200029c8

0800b710 <global_stdio_init.part.0>:
 800b710:	b510      	push	{r4, lr}
 800b712:	4b0b      	ldr	r3, [pc, #44]	; (800b740 <global_stdio_init.part.0+0x30>)
 800b714:	4c0b      	ldr	r4, [pc, #44]	; (800b744 <global_stdio_init.part.0+0x34>)
 800b716:	4a0c      	ldr	r2, [pc, #48]	; (800b748 <global_stdio_init.part.0+0x38>)
 800b718:	601a      	str	r2, [r3, #0]
 800b71a:	4620      	mov	r0, r4
 800b71c:	2200      	movs	r2, #0
 800b71e:	2104      	movs	r1, #4
 800b720:	f7ff ff94 	bl	800b64c <std>
 800b724:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b728:	2201      	movs	r2, #1
 800b72a:	2109      	movs	r1, #9
 800b72c:	f7ff ff8e 	bl	800b64c <std>
 800b730:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b734:	2202      	movs	r2, #2
 800b736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b73a:	2112      	movs	r1, #18
 800b73c:	f7ff bf86 	b.w	800b64c <std>
 800b740:	20002a30 	.word	0x20002a30
 800b744:	200028f8 	.word	0x200028f8
 800b748:	0800b6b9 	.word	0x0800b6b9

0800b74c <__sfp_lock_acquire>:
 800b74c:	4801      	ldr	r0, [pc, #4]	; (800b754 <__sfp_lock_acquire+0x8>)
 800b74e:	f000 b99e 	b.w	800ba8e <__retarget_lock_acquire_recursive>
 800b752:	bf00      	nop
 800b754:	20002a39 	.word	0x20002a39

0800b758 <__sfp_lock_release>:
 800b758:	4801      	ldr	r0, [pc, #4]	; (800b760 <__sfp_lock_release+0x8>)
 800b75a:	f000 b999 	b.w	800ba90 <__retarget_lock_release_recursive>
 800b75e:	bf00      	nop
 800b760:	20002a39 	.word	0x20002a39

0800b764 <__sinit>:
 800b764:	b510      	push	{r4, lr}
 800b766:	4604      	mov	r4, r0
 800b768:	f7ff fff0 	bl	800b74c <__sfp_lock_acquire>
 800b76c:	6a23      	ldr	r3, [r4, #32]
 800b76e:	b11b      	cbz	r3, 800b778 <__sinit+0x14>
 800b770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b774:	f7ff bff0 	b.w	800b758 <__sfp_lock_release>
 800b778:	4b04      	ldr	r3, [pc, #16]	; (800b78c <__sinit+0x28>)
 800b77a:	6223      	str	r3, [r4, #32]
 800b77c:	4b04      	ldr	r3, [pc, #16]	; (800b790 <__sinit+0x2c>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d1f5      	bne.n	800b770 <__sinit+0xc>
 800b784:	f7ff ffc4 	bl	800b710 <global_stdio_init.part.0>
 800b788:	e7f2      	b.n	800b770 <__sinit+0xc>
 800b78a:	bf00      	nop
 800b78c:	0800b6d1 	.word	0x0800b6d1
 800b790:	20002a30 	.word	0x20002a30

0800b794 <_fwalk_sglue>:
 800b794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b798:	4607      	mov	r7, r0
 800b79a:	4688      	mov	r8, r1
 800b79c:	4614      	mov	r4, r2
 800b79e:	2600      	movs	r6, #0
 800b7a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b7a4:	f1b9 0901 	subs.w	r9, r9, #1
 800b7a8:	d505      	bpl.n	800b7b6 <_fwalk_sglue+0x22>
 800b7aa:	6824      	ldr	r4, [r4, #0]
 800b7ac:	2c00      	cmp	r4, #0
 800b7ae:	d1f7      	bne.n	800b7a0 <_fwalk_sglue+0xc>
 800b7b0:	4630      	mov	r0, r6
 800b7b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7b6:	89ab      	ldrh	r3, [r5, #12]
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d907      	bls.n	800b7cc <_fwalk_sglue+0x38>
 800b7bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b7c0:	3301      	adds	r3, #1
 800b7c2:	d003      	beq.n	800b7cc <_fwalk_sglue+0x38>
 800b7c4:	4629      	mov	r1, r5
 800b7c6:	4638      	mov	r0, r7
 800b7c8:	47c0      	blx	r8
 800b7ca:	4306      	orrs	r6, r0
 800b7cc:	3568      	adds	r5, #104	; 0x68
 800b7ce:	e7e9      	b.n	800b7a4 <_fwalk_sglue+0x10>

0800b7d0 <siprintf>:
 800b7d0:	b40e      	push	{r1, r2, r3}
 800b7d2:	b500      	push	{lr}
 800b7d4:	b09c      	sub	sp, #112	; 0x70
 800b7d6:	ab1d      	add	r3, sp, #116	; 0x74
 800b7d8:	9002      	str	r0, [sp, #8]
 800b7da:	9006      	str	r0, [sp, #24]
 800b7dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b7e0:	4809      	ldr	r0, [pc, #36]	; (800b808 <siprintf+0x38>)
 800b7e2:	9107      	str	r1, [sp, #28]
 800b7e4:	9104      	str	r1, [sp, #16]
 800b7e6:	4909      	ldr	r1, [pc, #36]	; (800b80c <siprintf+0x3c>)
 800b7e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7ec:	9105      	str	r1, [sp, #20]
 800b7ee:	6800      	ldr	r0, [r0, #0]
 800b7f0:	9301      	str	r3, [sp, #4]
 800b7f2:	a902      	add	r1, sp, #8
 800b7f4:	f002 f8c8 	bl	800d988 <_svfiprintf_r>
 800b7f8:	9b02      	ldr	r3, [sp, #8]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	701a      	strb	r2, [r3, #0]
 800b7fe:	b01c      	add	sp, #112	; 0x70
 800b800:	f85d eb04 	ldr.w	lr, [sp], #4
 800b804:	b003      	add	sp, #12
 800b806:	4770      	bx	lr
 800b808:	200005d8 	.word	0x200005d8
 800b80c:	ffff0208 	.word	0xffff0208

0800b810 <__sread>:
 800b810:	b510      	push	{r4, lr}
 800b812:	460c      	mov	r4, r1
 800b814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b818:	f000 f8da 	bl	800b9d0 <_read_r>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	bfab      	itete	ge
 800b820:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b822:	89a3      	ldrhlt	r3, [r4, #12]
 800b824:	181b      	addge	r3, r3, r0
 800b826:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b82a:	bfac      	ite	ge
 800b82c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b82e:	81a3      	strhlt	r3, [r4, #12]
 800b830:	bd10      	pop	{r4, pc}

0800b832 <__swrite>:
 800b832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b836:	461f      	mov	r7, r3
 800b838:	898b      	ldrh	r3, [r1, #12]
 800b83a:	05db      	lsls	r3, r3, #23
 800b83c:	4605      	mov	r5, r0
 800b83e:	460c      	mov	r4, r1
 800b840:	4616      	mov	r6, r2
 800b842:	d505      	bpl.n	800b850 <__swrite+0x1e>
 800b844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b848:	2302      	movs	r3, #2
 800b84a:	2200      	movs	r2, #0
 800b84c:	f000 f8ae 	bl	800b9ac <_lseek_r>
 800b850:	89a3      	ldrh	r3, [r4, #12]
 800b852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b85a:	81a3      	strh	r3, [r4, #12]
 800b85c:	4632      	mov	r2, r6
 800b85e:	463b      	mov	r3, r7
 800b860:	4628      	mov	r0, r5
 800b862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b866:	f000 b8d5 	b.w	800ba14 <_write_r>

0800b86a <__sseek>:
 800b86a:	b510      	push	{r4, lr}
 800b86c:	460c      	mov	r4, r1
 800b86e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b872:	f000 f89b 	bl	800b9ac <_lseek_r>
 800b876:	1c43      	adds	r3, r0, #1
 800b878:	89a3      	ldrh	r3, [r4, #12]
 800b87a:	bf15      	itete	ne
 800b87c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b87e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b886:	81a3      	strheq	r3, [r4, #12]
 800b888:	bf18      	it	ne
 800b88a:	81a3      	strhne	r3, [r4, #12]
 800b88c:	bd10      	pop	{r4, pc}

0800b88e <__sclose>:
 800b88e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b892:	f000 b87b 	b.w	800b98c <_close_r>

0800b896 <memset>:
 800b896:	4402      	add	r2, r0
 800b898:	4603      	mov	r3, r0
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d100      	bne.n	800b8a0 <memset+0xa>
 800b89e:	4770      	bx	lr
 800b8a0:	f803 1b01 	strb.w	r1, [r3], #1
 800b8a4:	e7f9      	b.n	800b89a <memset+0x4>

0800b8a6 <strncmp>:
 800b8a6:	b510      	push	{r4, lr}
 800b8a8:	b16a      	cbz	r2, 800b8c6 <strncmp+0x20>
 800b8aa:	3901      	subs	r1, #1
 800b8ac:	1884      	adds	r4, r0, r2
 800b8ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d103      	bne.n	800b8c2 <strncmp+0x1c>
 800b8ba:	42a0      	cmp	r0, r4
 800b8bc:	d001      	beq.n	800b8c2 <strncmp+0x1c>
 800b8be:	2a00      	cmp	r2, #0
 800b8c0:	d1f5      	bne.n	800b8ae <strncmp+0x8>
 800b8c2:	1ad0      	subs	r0, r2, r3
 800b8c4:	bd10      	pop	{r4, pc}
 800b8c6:	4610      	mov	r0, r2
 800b8c8:	e7fc      	b.n	800b8c4 <strncmp+0x1e>
	...

0800b8cc <strtok>:
 800b8cc:	4b16      	ldr	r3, [pc, #88]	; (800b928 <strtok+0x5c>)
 800b8ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b8d0:	681e      	ldr	r6, [r3, #0]
 800b8d2:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800b8d4:	4605      	mov	r5, r0
 800b8d6:	b9fc      	cbnz	r4, 800b918 <strtok+0x4c>
 800b8d8:	2050      	movs	r0, #80	; 0x50
 800b8da:	9101      	str	r1, [sp, #4]
 800b8dc:	f7fe faf0 	bl	8009ec0 <malloc>
 800b8e0:	9901      	ldr	r1, [sp, #4]
 800b8e2:	6470      	str	r0, [r6, #68]	; 0x44
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	b920      	cbnz	r0, 800b8f2 <strtok+0x26>
 800b8e8:	4b10      	ldr	r3, [pc, #64]	; (800b92c <strtok+0x60>)
 800b8ea:	4811      	ldr	r0, [pc, #68]	; (800b930 <strtok+0x64>)
 800b8ec:	215b      	movs	r1, #91	; 0x5b
 800b8ee:	f000 f8e7 	bl	800bac0 <__assert_func>
 800b8f2:	e9c0 4400 	strd	r4, r4, [r0]
 800b8f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b8fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b8fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800b902:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800b906:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800b90a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800b90e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800b912:	6184      	str	r4, [r0, #24]
 800b914:	7704      	strb	r4, [r0, #28]
 800b916:	6244      	str	r4, [r0, #36]	; 0x24
 800b918:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800b91a:	2301      	movs	r3, #1
 800b91c:	4628      	mov	r0, r5
 800b91e:	b002      	add	sp, #8
 800b920:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b924:	f000 b806 	b.w	800b934 <__strtok_r>
 800b928:	200005d8 	.word	0x200005d8
 800b92c:	0800f87d 	.word	0x0800f87d
 800b930:	0800f894 	.word	0x0800f894

0800b934 <__strtok_r>:
 800b934:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b936:	b908      	cbnz	r0, 800b93c <__strtok_r+0x8>
 800b938:	6810      	ldr	r0, [r2, #0]
 800b93a:	b188      	cbz	r0, 800b960 <__strtok_r+0x2c>
 800b93c:	4604      	mov	r4, r0
 800b93e:	4620      	mov	r0, r4
 800b940:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b944:	460f      	mov	r7, r1
 800b946:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b94a:	b91e      	cbnz	r6, 800b954 <__strtok_r+0x20>
 800b94c:	b965      	cbnz	r5, 800b968 <__strtok_r+0x34>
 800b94e:	6015      	str	r5, [r2, #0]
 800b950:	4628      	mov	r0, r5
 800b952:	e005      	b.n	800b960 <__strtok_r+0x2c>
 800b954:	42b5      	cmp	r5, r6
 800b956:	d1f6      	bne.n	800b946 <__strtok_r+0x12>
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1f0      	bne.n	800b93e <__strtok_r+0xa>
 800b95c:	6014      	str	r4, [r2, #0]
 800b95e:	7003      	strb	r3, [r0, #0]
 800b960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b962:	461c      	mov	r4, r3
 800b964:	e00c      	b.n	800b980 <__strtok_r+0x4c>
 800b966:	b915      	cbnz	r5, 800b96e <__strtok_r+0x3a>
 800b968:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b96c:	460e      	mov	r6, r1
 800b96e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b972:	42ab      	cmp	r3, r5
 800b974:	d1f7      	bne.n	800b966 <__strtok_r+0x32>
 800b976:	2b00      	cmp	r3, #0
 800b978:	d0f3      	beq.n	800b962 <__strtok_r+0x2e>
 800b97a:	2300      	movs	r3, #0
 800b97c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b980:	6014      	str	r4, [r2, #0]
 800b982:	e7ed      	b.n	800b960 <__strtok_r+0x2c>

0800b984 <_localeconv_r>:
 800b984:	4800      	ldr	r0, [pc, #0]	; (800b988 <_localeconv_r+0x4>)
 800b986:	4770      	bx	lr
 800b988:	20000510 	.word	0x20000510

0800b98c <_close_r>:
 800b98c:	b538      	push	{r3, r4, r5, lr}
 800b98e:	4d06      	ldr	r5, [pc, #24]	; (800b9a8 <_close_r+0x1c>)
 800b990:	2300      	movs	r3, #0
 800b992:	4604      	mov	r4, r0
 800b994:	4608      	mov	r0, r1
 800b996:	602b      	str	r3, [r5, #0]
 800b998:	f7f6 ff93 	bl	80028c2 <_close>
 800b99c:	1c43      	adds	r3, r0, #1
 800b99e:	d102      	bne.n	800b9a6 <_close_r+0x1a>
 800b9a0:	682b      	ldr	r3, [r5, #0]
 800b9a2:	b103      	cbz	r3, 800b9a6 <_close_r+0x1a>
 800b9a4:	6023      	str	r3, [r4, #0]
 800b9a6:	bd38      	pop	{r3, r4, r5, pc}
 800b9a8:	20002a34 	.word	0x20002a34

0800b9ac <_lseek_r>:
 800b9ac:	b538      	push	{r3, r4, r5, lr}
 800b9ae:	4d07      	ldr	r5, [pc, #28]	; (800b9cc <_lseek_r+0x20>)
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	4608      	mov	r0, r1
 800b9b4:	4611      	mov	r1, r2
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	602a      	str	r2, [r5, #0]
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	f7f6 ffa8 	bl	8002910 <_lseek>
 800b9c0:	1c43      	adds	r3, r0, #1
 800b9c2:	d102      	bne.n	800b9ca <_lseek_r+0x1e>
 800b9c4:	682b      	ldr	r3, [r5, #0]
 800b9c6:	b103      	cbz	r3, 800b9ca <_lseek_r+0x1e>
 800b9c8:	6023      	str	r3, [r4, #0]
 800b9ca:	bd38      	pop	{r3, r4, r5, pc}
 800b9cc:	20002a34 	.word	0x20002a34

0800b9d0 <_read_r>:
 800b9d0:	b538      	push	{r3, r4, r5, lr}
 800b9d2:	4d07      	ldr	r5, [pc, #28]	; (800b9f0 <_read_r+0x20>)
 800b9d4:	4604      	mov	r4, r0
 800b9d6:	4608      	mov	r0, r1
 800b9d8:	4611      	mov	r1, r2
 800b9da:	2200      	movs	r2, #0
 800b9dc:	602a      	str	r2, [r5, #0]
 800b9de:	461a      	mov	r2, r3
 800b9e0:	f7f6 ff36 	bl	8002850 <_read>
 800b9e4:	1c43      	adds	r3, r0, #1
 800b9e6:	d102      	bne.n	800b9ee <_read_r+0x1e>
 800b9e8:	682b      	ldr	r3, [r5, #0]
 800b9ea:	b103      	cbz	r3, 800b9ee <_read_r+0x1e>
 800b9ec:	6023      	str	r3, [r4, #0]
 800b9ee:	bd38      	pop	{r3, r4, r5, pc}
 800b9f0:	20002a34 	.word	0x20002a34

0800b9f4 <_sbrk_r>:
 800b9f4:	b538      	push	{r3, r4, r5, lr}
 800b9f6:	4d06      	ldr	r5, [pc, #24]	; (800ba10 <_sbrk_r+0x1c>)
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	4604      	mov	r4, r0
 800b9fc:	4608      	mov	r0, r1
 800b9fe:	602b      	str	r3, [r5, #0]
 800ba00:	f7f6 ff94 	bl	800292c <_sbrk>
 800ba04:	1c43      	adds	r3, r0, #1
 800ba06:	d102      	bne.n	800ba0e <_sbrk_r+0x1a>
 800ba08:	682b      	ldr	r3, [r5, #0]
 800ba0a:	b103      	cbz	r3, 800ba0e <_sbrk_r+0x1a>
 800ba0c:	6023      	str	r3, [r4, #0]
 800ba0e:	bd38      	pop	{r3, r4, r5, pc}
 800ba10:	20002a34 	.word	0x20002a34

0800ba14 <_write_r>:
 800ba14:	b538      	push	{r3, r4, r5, lr}
 800ba16:	4d07      	ldr	r5, [pc, #28]	; (800ba34 <_write_r+0x20>)
 800ba18:	4604      	mov	r4, r0
 800ba1a:	4608      	mov	r0, r1
 800ba1c:	4611      	mov	r1, r2
 800ba1e:	2200      	movs	r2, #0
 800ba20:	602a      	str	r2, [r5, #0]
 800ba22:	461a      	mov	r2, r3
 800ba24:	f7f6 ff31 	bl	800288a <_write>
 800ba28:	1c43      	adds	r3, r0, #1
 800ba2a:	d102      	bne.n	800ba32 <_write_r+0x1e>
 800ba2c:	682b      	ldr	r3, [r5, #0]
 800ba2e:	b103      	cbz	r3, 800ba32 <_write_r+0x1e>
 800ba30:	6023      	str	r3, [r4, #0]
 800ba32:	bd38      	pop	{r3, r4, r5, pc}
 800ba34:	20002a34 	.word	0x20002a34

0800ba38 <__errno>:
 800ba38:	4b01      	ldr	r3, [pc, #4]	; (800ba40 <__errno+0x8>)
 800ba3a:	6818      	ldr	r0, [r3, #0]
 800ba3c:	4770      	bx	lr
 800ba3e:	bf00      	nop
 800ba40:	200005d8 	.word	0x200005d8

0800ba44 <__libc_init_array>:
 800ba44:	b570      	push	{r4, r5, r6, lr}
 800ba46:	4d0d      	ldr	r5, [pc, #52]	; (800ba7c <__libc_init_array+0x38>)
 800ba48:	4c0d      	ldr	r4, [pc, #52]	; (800ba80 <__libc_init_array+0x3c>)
 800ba4a:	1b64      	subs	r4, r4, r5
 800ba4c:	10a4      	asrs	r4, r4, #2
 800ba4e:	2600      	movs	r6, #0
 800ba50:	42a6      	cmp	r6, r4
 800ba52:	d109      	bne.n	800ba68 <__libc_init_array+0x24>
 800ba54:	4d0b      	ldr	r5, [pc, #44]	; (800ba84 <__libc_init_array+0x40>)
 800ba56:	4c0c      	ldr	r4, [pc, #48]	; (800ba88 <__libc_init_array+0x44>)
 800ba58:	f003 fcee 	bl	800f438 <_init>
 800ba5c:	1b64      	subs	r4, r4, r5
 800ba5e:	10a4      	asrs	r4, r4, #2
 800ba60:	2600      	movs	r6, #0
 800ba62:	42a6      	cmp	r6, r4
 800ba64:	d105      	bne.n	800ba72 <__libc_init_array+0x2e>
 800ba66:	bd70      	pop	{r4, r5, r6, pc}
 800ba68:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba6c:	4798      	blx	r3
 800ba6e:	3601      	adds	r6, #1
 800ba70:	e7ee      	b.n	800ba50 <__libc_init_array+0xc>
 800ba72:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba76:	4798      	blx	r3
 800ba78:	3601      	adds	r6, #1
 800ba7a:	e7f2      	b.n	800ba62 <__libc_init_array+0x1e>
 800ba7c:	0800fd58 	.word	0x0800fd58
 800ba80:	0800fd58 	.word	0x0800fd58
 800ba84:	0800fd58 	.word	0x0800fd58
 800ba88:	0800fd5c 	.word	0x0800fd5c

0800ba8c <__retarget_lock_init_recursive>:
 800ba8c:	4770      	bx	lr

0800ba8e <__retarget_lock_acquire_recursive>:
 800ba8e:	4770      	bx	lr

0800ba90 <__retarget_lock_release_recursive>:
 800ba90:	4770      	bx	lr

0800ba92 <memcpy>:
 800ba92:	440a      	add	r2, r1
 800ba94:	4291      	cmp	r1, r2
 800ba96:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba9a:	d100      	bne.n	800ba9e <memcpy+0xc>
 800ba9c:	4770      	bx	lr
 800ba9e:	b510      	push	{r4, lr}
 800baa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800baa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800baa8:	4291      	cmp	r1, r2
 800baaa:	d1f9      	bne.n	800baa0 <memcpy+0xe>
 800baac:	bd10      	pop	{r4, pc}
	...

0800bab0 <nan>:
 800bab0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bab8 <nan+0x8>
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop
 800bab8:	00000000 	.word	0x00000000
 800babc:	7ff80000 	.word	0x7ff80000

0800bac0 <__assert_func>:
 800bac0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bac2:	4614      	mov	r4, r2
 800bac4:	461a      	mov	r2, r3
 800bac6:	4b09      	ldr	r3, [pc, #36]	; (800baec <__assert_func+0x2c>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	4605      	mov	r5, r0
 800bacc:	68d8      	ldr	r0, [r3, #12]
 800bace:	b14c      	cbz	r4, 800bae4 <__assert_func+0x24>
 800bad0:	4b07      	ldr	r3, [pc, #28]	; (800baf0 <__assert_func+0x30>)
 800bad2:	9100      	str	r1, [sp, #0]
 800bad4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bad8:	4906      	ldr	r1, [pc, #24]	; (800baf4 <__assert_func+0x34>)
 800bada:	462b      	mov	r3, r5
 800badc:	f002 f900 	bl	800dce0 <fiprintf>
 800bae0:	f002 f92a 	bl	800dd38 <abort>
 800bae4:	4b04      	ldr	r3, [pc, #16]	; (800baf8 <__assert_func+0x38>)
 800bae6:	461c      	mov	r4, r3
 800bae8:	e7f3      	b.n	800bad2 <__assert_func+0x12>
 800baea:	bf00      	nop
 800baec:	200005d8 	.word	0x200005d8
 800baf0:	0800f8f6 	.word	0x0800f8f6
 800baf4:	0800f903 	.word	0x0800f903
 800baf8:	0800f931 	.word	0x0800f931

0800bafc <quorem>:
 800bafc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb00:	6903      	ldr	r3, [r0, #16]
 800bb02:	690c      	ldr	r4, [r1, #16]
 800bb04:	42a3      	cmp	r3, r4
 800bb06:	4607      	mov	r7, r0
 800bb08:	db7e      	blt.n	800bc08 <quorem+0x10c>
 800bb0a:	3c01      	subs	r4, #1
 800bb0c:	f101 0814 	add.w	r8, r1, #20
 800bb10:	f100 0514 	add.w	r5, r0, #20
 800bb14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb18:	9301      	str	r3, [sp, #4]
 800bb1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb22:	3301      	adds	r3, #1
 800bb24:	429a      	cmp	r2, r3
 800bb26:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb2e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb32:	d331      	bcc.n	800bb98 <quorem+0x9c>
 800bb34:	f04f 0e00 	mov.w	lr, #0
 800bb38:	4640      	mov	r0, r8
 800bb3a:	46ac      	mov	ip, r5
 800bb3c:	46f2      	mov	sl, lr
 800bb3e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bb42:	b293      	uxth	r3, r2
 800bb44:	fb06 e303 	mla	r3, r6, r3, lr
 800bb48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bb4c:	0c1a      	lsrs	r2, r3, #16
 800bb4e:	b29b      	uxth	r3, r3
 800bb50:	ebaa 0303 	sub.w	r3, sl, r3
 800bb54:	f8dc a000 	ldr.w	sl, [ip]
 800bb58:	fa13 f38a 	uxtah	r3, r3, sl
 800bb5c:	fb06 220e 	mla	r2, r6, lr, r2
 800bb60:	9300      	str	r3, [sp, #0]
 800bb62:	9b00      	ldr	r3, [sp, #0]
 800bb64:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bb68:	b292      	uxth	r2, r2
 800bb6a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bb6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb72:	f8bd 3000 	ldrh.w	r3, [sp]
 800bb76:	4581      	cmp	r9, r0
 800bb78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb7c:	f84c 3b04 	str.w	r3, [ip], #4
 800bb80:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bb84:	d2db      	bcs.n	800bb3e <quorem+0x42>
 800bb86:	f855 300b 	ldr.w	r3, [r5, fp]
 800bb8a:	b92b      	cbnz	r3, 800bb98 <quorem+0x9c>
 800bb8c:	9b01      	ldr	r3, [sp, #4]
 800bb8e:	3b04      	subs	r3, #4
 800bb90:	429d      	cmp	r5, r3
 800bb92:	461a      	mov	r2, r3
 800bb94:	d32c      	bcc.n	800bbf0 <quorem+0xf4>
 800bb96:	613c      	str	r4, [r7, #16]
 800bb98:	4638      	mov	r0, r7
 800bb9a:	f001 fca7 	bl	800d4ec <__mcmp>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	db22      	blt.n	800bbe8 <quorem+0xec>
 800bba2:	3601      	adds	r6, #1
 800bba4:	4629      	mov	r1, r5
 800bba6:	2000      	movs	r0, #0
 800bba8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bbac:	f8d1 c000 	ldr.w	ip, [r1]
 800bbb0:	b293      	uxth	r3, r2
 800bbb2:	1ac3      	subs	r3, r0, r3
 800bbb4:	0c12      	lsrs	r2, r2, #16
 800bbb6:	fa13 f38c 	uxtah	r3, r3, ip
 800bbba:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bbbe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbc2:	b29b      	uxth	r3, r3
 800bbc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbc8:	45c1      	cmp	r9, r8
 800bbca:	f841 3b04 	str.w	r3, [r1], #4
 800bbce:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bbd2:	d2e9      	bcs.n	800bba8 <quorem+0xac>
 800bbd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbdc:	b922      	cbnz	r2, 800bbe8 <quorem+0xec>
 800bbde:	3b04      	subs	r3, #4
 800bbe0:	429d      	cmp	r5, r3
 800bbe2:	461a      	mov	r2, r3
 800bbe4:	d30a      	bcc.n	800bbfc <quorem+0x100>
 800bbe6:	613c      	str	r4, [r7, #16]
 800bbe8:	4630      	mov	r0, r6
 800bbea:	b003      	add	sp, #12
 800bbec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbf0:	6812      	ldr	r2, [r2, #0]
 800bbf2:	3b04      	subs	r3, #4
 800bbf4:	2a00      	cmp	r2, #0
 800bbf6:	d1ce      	bne.n	800bb96 <quorem+0x9a>
 800bbf8:	3c01      	subs	r4, #1
 800bbfa:	e7c9      	b.n	800bb90 <quorem+0x94>
 800bbfc:	6812      	ldr	r2, [r2, #0]
 800bbfe:	3b04      	subs	r3, #4
 800bc00:	2a00      	cmp	r2, #0
 800bc02:	d1f0      	bne.n	800bbe6 <quorem+0xea>
 800bc04:	3c01      	subs	r4, #1
 800bc06:	e7eb      	b.n	800bbe0 <quorem+0xe4>
 800bc08:	2000      	movs	r0, #0
 800bc0a:	e7ee      	b.n	800bbea <quorem+0xee>
 800bc0c:	0000      	movs	r0, r0
	...

0800bc10 <_dtoa_r>:
 800bc10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc14:	ed2d 8b04 	vpush	{d8-d9}
 800bc18:	69c5      	ldr	r5, [r0, #28]
 800bc1a:	b093      	sub	sp, #76	; 0x4c
 800bc1c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bc20:	ec57 6b10 	vmov	r6, r7, d0
 800bc24:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bc28:	9107      	str	r1, [sp, #28]
 800bc2a:	4604      	mov	r4, r0
 800bc2c:	920a      	str	r2, [sp, #40]	; 0x28
 800bc2e:	930d      	str	r3, [sp, #52]	; 0x34
 800bc30:	b975      	cbnz	r5, 800bc50 <_dtoa_r+0x40>
 800bc32:	2010      	movs	r0, #16
 800bc34:	f7fe f944 	bl	8009ec0 <malloc>
 800bc38:	4602      	mov	r2, r0
 800bc3a:	61e0      	str	r0, [r4, #28]
 800bc3c:	b920      	cbnz	r0, 800bc48 <_dtoa_r+0x38>
 800bc3e:	4bae      	ldr	r3, [pc, #696]	; (800bef8 <_dtoa_r+0x2e8>)
 800bc40:	21ef      	movs	r1, #239	; 0xef
 800bc42:	48ae      	ldr	r0, [pc, #696]	; (800befc <_dtoa_r+0x2ec>)
 800bc44:	f7ff ff3c 	bl	800bac0 <__assert_func>
 800bc48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bc4c:	6005      	str	r5, [r0, #0]
 800bc4e:	60c5      	str	r5, [r0, #12]
 800bc50:	69e3      	ldr	r3, [r4, #28]
 800bc52:	6819      	ldr	r1, [r3, #0]
 800bc54:	b151      	cbz	r1, 800bc6c <_dtoa_r+0x5c>
 800bc56:	685a      	ldr	r2, [r3, #4]
 800bc58:	604a      	str	r2, [r1, #4]
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	4093      	lsls	r3, r2
 800bc5e:	608b      	str	r3, [r1, #8]
 800bc60:	4620      	mov	r0, r4
 800bc62:	f001 f9bd 	bl	800cfe0 <_Bfree>
 800bc66:	69e3      	ldr	r3, [r4, #28]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	601a      	str	r2, [r3, #0]
 800bc6c:	1e3b      	subs	r3, r7, #0
 800bc6e:	bfbb      	ittet	lt
 800bc70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bc74:	9303      	strlt	r3, [sp, #12]
 800bc76:	2300      	movge	r3, #0
 800bc78:	2201      	movlt	r2, #1
 800bc7a:	bfac      	ite	ge
 800bc7c:	f8c8 3000 	strge.w	r3, [r8]
 800bc80:	f8c8 2000 	strlt.w	r2, [r8]
 800bc84:	4b9e      	ldr	r3, [pc, #632]	; (800bf00 <_dtoa_r+0x2f0>)
 800bc86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bc8a:	ea33 0308 	bics.w	r3, r3, r8
 800bc8e:	d11b      	bne.n	800bcc8 <_dtoa_r+0xb8>
 800bc90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bc92:	f242 730f 	movw	r3, #9999	; 0x270f
 800bc96:	6013      	str	r3, [r2, #0]
 800bc98:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bc9c:	4333      	orrs	r3, r6
 800bc9e:	f000 8593 	beq.w	800c7c8 <_dtoa_r+0xbb8>
 800bca2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bca4:	b963      	cbnz	r3, 800bcc0 <_dtoa_r+0xb0>
 800bca6:	4b97      	ldr	r3, [pc, #604]	; (800bf04 <_dtoa_r+0x2f4>)
 800bca8:	e027      	b.n	800bcfa <_dtoa_r+0xea>
 800bcaa:	4b97      	ldr	r3, [pc, #604]	; (800bf08 <_dtoa_r+0x2f8>)
 800bcac:	9300      	str	r3, [sp, #0]
 800bcae:	3308      	adds	r3, #8
 800bcb0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bcb2:	6013      	str	r3, [r2, #0]
 800bcb4:	9800      	ldr	r0, [sp, #0]
 800bcb6:	b013      	add	sp, #76	; 0x4c
 800bcb8:	ecbd 8b04 	vpop	{d8-d9}
 800bcbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc0:	4b90      	ldr	r3, [pc, #576]	; (800bf04 <_dtoa_r+0x2f4>)
 800bcc2:	9300      	str	r3, [sp, #0]
 800bcc4:	3303      	adds	r3, #3
 800bcc6:	e7f3      	b.n	800bcb0 <_dtoa_r+0xa0>
 800bcc8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bccc:	2200      	movs	r2, #0
 800bcce:	ec51 0b17 	vmov	r0, r1, d7
 800bcd2:	eeb0 8a47 	vmov.f32	s16, s14
 800bcd6:	eef0 8a67 	vmov.f32	s17, s15
 800bcda:	2300      	movs	r3, #0
 800bcdc:	f7f4 fef4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bce0:	4681      	mov	r9, r0
 800bce2:	b160      	cbz	r0, 800bcfe <_dtoa_r+0xee>
 800bce4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bce6:	2301      	movs	r3, #1
 800bce8:	6013      	str	r3, [r2, #0]
 800bcea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	f000 8568 	beq.w	800c7c2 <_dtoa_r+0xbb2>
 800bcf2:	4b86      	ldr	r3, [pc, #536]	; (800bf0c <_dtoa_r+0x2fc>)
 800bcf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bcf6:	6013      	str	r3, [r2, #0]
 800bcf8:	3b01      	subs	r3, #1
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	e7da      	b.n	800bcb4 <_dtoa_r+0xa4>
 800bcfe:	aa10      	add	r2, sp, #64	; 0x40
 800bd00:	a911      	add	r1, sp, #68	; 0x44
 800bd02:	4620      	mov	r0, r4
 800bd04:	eeb0 0a48 	vmov.f32	s0, s16
 800bd08:	eef0 0a68 	vmov.f32	s1, s17
 800bd0c:	f001 fd04 	bl	800d718 <__d2b>
 800bd10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bd14:	4682      	mov	sl, r0
 800bd16:	2d00      	cmp	r5, #0
 800bd18:	d07f      	beq.n	800be1a <_dtoa_r+0x20a>
 800bd1a:	ee18 3a90 	vmov	r3, s17
 800bd1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd22:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bd26:	ec51 0b18 	vmov	r0, r1, d8
 800bd2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bd2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bd32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bd36:	4619      	mov	r1, r3
 800bd38:	2200      	movs	r2, #0
 800bd3a:	4b75      	ldr	r3, [pc, #468]	; (800bf10 <_dtoa_r+0x300>)
 800bd3c:	f7f4 faa4 	bl	8000288 <__aeabi_dsub>
 800bd40:	a367      	add	r3, pc, #412	; (adr r3, 800bee0 <_dtoa_r+0x2d0>)
 800bd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd46:	f7f4 fc57 	bl	80005f8 <__aeabi_dmul>
 800bd4a:	a367      	add	r3, pc, #412	; (adr r3, 800bee8 <_dtoa_r+0x2d8>)
 800bd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd50:	f7f4 fa9c 	bl	800028c <__adddf3>
 800bd54:	4606      	mov	r6, r0
 800bd56:	4628      	mov	r0, r5
 800bd58:	460f      	mov	r7, r1
 800bd5a:	f7f4 fbe3 	bl	8000524 <__aeabi_i2d>
 800bd5e:	a364      	add	r3, pc, #400	; (adr r3, 800bef0 <_dtoa_r+0x2e0>)
 800bd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd64:	f7f4 fc48 	bl	80005f8 <__aeabi_dmul>
 800bd68:	4602      	mov	r2, r0
 800bd6a:	460b      	mov	r3, r1
 800bd6c:	4630      	mov	r0, r6
 800bd6e:	4639      	mov	r1, r7
 800bd70:	f7f4 fa8c 	bl	800028c <__adddf3>
 800bd74:	4606      	mov	r6, r0
 800bd76:	460f      	mov	r7, r1
 800bd78:	f7f4 feee 	bl	8000b58 <__aeabi_d2iz>
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	4683      	mov	fp, r0
 800bd80:	2300      	movs	r3, #0
 800bd82:	4630      	mov	r0, r6
 800bd84:	4639      	mov	r1, r7
 800bd86:	f7f4 fea9 	bl	8000adc <__aeabi_dcmplt>
 800bd8a:	b148      	cbz	r0, 800bda0 <_dtoa_r+0x190>
 800bd8c:	4658      	mov	r0, fp
 800bd8e:	f7f4 fbc9 	bl	8000524 <__aeabi_i2d>
 800bd92:	4632      	mov	r2, r6
 800bd94:	463b      	mov	r3, r7
 800bd96:	f7f4 fe97 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd9a:	b908      	cbnz	r0, 800bda0 <_dtoa_r+0x190>
 800bd9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bda0:	f1bb 0f16 	cmp.w	fp, #22
 800bda4:	d857      	bhi.n	800be56 <_dtoa_r+0x246>
 800bda6:	4b5b      	ldr	r3, [pc, #364]	; (800bf14 <_dtoa_r+0x304>)
 800bda8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bdac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb0:	ec51 0b18 	vmov	r0, r1, d8
 800bdb4:	f7f4 fe92 	bl	8000adc <__aeabi_dcmplt>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	d04e      	beq.n	800be5a <_dtoa_r+0x24a>
 800bdbc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	930c      	str	r3, [sp, #48]	; 0x30
 800bdc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bdc6:	1b5b      	subs	r3, r3, r5
 800bdc8:	1e5a      	subs	r2, r3, #1
 800bdca:	bf45      	ittet	mi
 800bdcc:	f1c3 0301 	rsbmi	r3, r3, #1
 800bdd0:	9305      	strmi	r3, [sp, #20]
 800bdd2:	2300      	movpl	r3, #0
 800bdd4:	2300      	movmi	r3, #0
 800bdd6:	9206      	str	r2, [sp, #24]
 800bdd8:	bf54      	ite	pl
 800bdda:	9305      	strpl	r3, [sp, #20]
 800bddc:	9306      	strmi	r3, [sp, #24]
 800bdde:	f1bb 0f00 	cmp.w	fp, #0
 800bde2:	db3c      	blt.n	800be5e <_dtoa_r+0x24e>
 800bde4:	9b06      	ldr	r3, [sp, #24]
 800bde6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bdea:	445b      	add	r3, fp
 800bdec:	9306      	str	r3, [sp, #24]
 800bdee:	2300      	movs	r3, #0
 800bdf0:	9308      	str	r3, [sp, #32]
 800bdf2:	9b07      	ldr	r3, [sp, #28]
 800bdf4:	2b09      	cmp	r3, #9
 800bdf6:	d868      	bhi.n	800beca <_dtoa_r+0x2ba>
 800bdf8:	2b05      	cmp	r3, #5
 800bdfa:	bfc4      	itt	gt
 800bdfc:	3b04      	subgt	r3, #4
 800bdfe:	9307      	strgt	r3, [sp, #28]
 800be00:	9b07      	ldr	r3, [sp, #28]
 800be02:	f1a3 0302 	sub.w	r3, r3, #2
 800be06:	bfcc      	ite	gt
 800be08:	2500      	movgt	r5, #0
 800be0a:	2501      	movle	r5, #1
 800be0c:	2b03      	cmp	r3, #3
 800be0e:	f200 8085 	bhi.w	800bf1c <_dtoa_r+0x30c>
 800be12:	e8df f003 	tbb	[pc, r3]
 800be16:	3b2e      	.short	0x3b2e
 800be18:	5839      	.short	0x5839
 800be1a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800be1e:	441d      	add	r5, r3
 800be20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800be24:	2b20      	cmp	r3, #32
 800be26:	bfc1      	itttt	gt
 800be28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800be2c:	fa08 f803 	lslgt.w	r8, r8, r3
 800be30:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800be34:	fa26 f303 	lsrgt.w	r3, r6, r3
 800be38:	bfd6      	itet	le
 800be3a:	f1c3 0320 	rsble	r3, r3, #32
 800be3e:	ea48 0003 	orrgt.w	r0, r8, r3
 800be42:	fa06 f003 	lslle.w	r0, r6, r3
 800be46:	f7f4 fb5d 	bl	8000504 <__aeabi_ui2d>
 800be4a:	2201      	movs	r2, #1
 800be4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800be50:	3d01      	subs	r5, #1
 800be52:	920e      	str	r2, [sp, #56]	; 0x38
 800be54:	e76f      	b.n	800bd36 <_dtoa_r+0x126>
 800be56:	2301      	movs	r3, #1
 800be58:	e7b3      	b.n	800bdc2 <_dtoa_r+0x1b2>
 800be5a:	900c      	str	r0, [sp, #48]	; 0x30
 800be5c:	e7b2      	b.n	800bdc4 <_dtoa_r+0x1b4>
 800be5e:	9b05      	ldr	r3, [sp, #20]
 800be60:	eba3 030b 	sub.w	r3, r3, fp
 800be64:	9305      	str	r3, [sp, #20]
 800be66:	f1cb 0300 	rsb	r3, fp, #0
 800be6a:	9308      	str	r3, [sp, #32]
 800be6c:	2300      	movs	r3, #0
 800be6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800be70:	e7bf      	b.n	800bdf2 <_dtoa_r+0x1e2>
 800be72:	2300      	movs	r3, #0
 800be74:	9309      	str	r3, [sp, #36]	; 0x24
 800be76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be78:	2b00      	cmp	r3, #0
 800be7a:	dc52      	bgt.n	800bf22 <_dtoa_r+0x312>
 800be7c:	2301      	movs	r3, #1
 800be7e:	9301      	str	r3, [sp, #4]
 800be80:	9304      	str	r3, [sp, #16]
 800be82:	461a      	mov	r2, r3
 800be84:	920a      	str	r2, [sp, #40]	; 0x28
 800be86:	e00b      	b.n	800bea0 <_dtoa_r+0x290>
 800be88:	2301      	movs	r3, #1
 800be8a:	e7f3      	b.n	800be74 <_dtoa_r+0x264>
 800be8c:	2300      	movs	r3, #0
 800be8e:	9309      	str	r3, [sp, #36]	; 0x24
 800be90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be92:	445b      	add	r3, fp
 800be94:	9301      	str	r3, [sp, #4]
 800be96:	3301      	adds	r3, #1
 800be98:	2b01      	cmp	r3, #1
 800be9a:	9304      	str	r3, [sp, #16]
 800be9c:	bfb8      	it	lt
 800be9e:	2301      	movlt	r3, #1
 800bea0:	69e0      	ldr	r0, [r4, #28]
 800bea2:	2100      	movs	r1, #0
 800bea4:	2204      	movs	r2, #4
 800bea6:	f102 0614 	add.w	r6, r2, #20
 800beaa:	429e      	cmp	r6, r3
 800beac:	d93d      	bls.n	800bf2a <_dtoa_r+0x31a>
 800beae:	6041      	str	r1, [r0, #4]
 800beb0:	4620      	mov	r0, r4
 800beb2:	f001 f855 	bl	800cf60 <_Balloc>
 800beb6:	9000      	str	r0, [sp, #0]
 800beb8:	2800      	cmp	r0, #0
 800beba:	d139      	bne.n	800bf30 <_dtoa_r+0x320>
 800bebc:	4b16      	ldr	r3, [pc, #88]	; (800bf18 <_dtoa_r+0x308>)
 800bebe:	4602      	mov	r2, r0
 800bec0:	f240 11af 	movw	r1, #431	; 0x1af
 800bec4:	e6bd      	b.n	800bc42 <_dtoa_r+0x32>
 800bec6:	2301      	movs	r3, #1
 800bec8:	e7e1      	b.n	800be8e <_dtoa_r+0x27e>
 800beca:	2501      	movs	r5, #1
 800becc:	2300      	movs	r3, #0
 800bece:	9307      	str	r3, [sp, #28]
 800bed0:	9509      	str	r5, [sp, #36]	; 0x24
 800bed2:	f04f 33ff 	mov.w	r3, #4294967295
 800bed6:	9301      	str	r3, [sp, #4]
 800bed8:	9304      	str	r3, [sp, #16]
 800beda:	2200      	movs	r2, #0
 800bedc:	2312      	movs	r3, #18
 800bede:	e7d1      	b.n	800be84 <_dtoa_r+0x274>
 800bee0:	636f4361 	.word	0x636f4361
 800bee4:	3fd287a7 	.word	0x3fd287a7
 800bee8:	8b60c8b3 	.word	0x8b60c8b3
 800beec:	3fc68a28 	.word	0x3fc68a28
 800bef0:	509f79fb 	.word	0x509f79fb
 800bef4:	3fd34413 	.word	0x3fd34413
 800bef8:	0800f87d 	.word	0x0800f87d
 800befc:	0800f93f 	.word	0x0800f93f
 800bf00:	7ff00000 	.word	0x7ff00000
 800bf04:	0800f93b 	.word	0x0800f93b
 800bf08:	0800f932 	.word	0x0800f932
 800bf0c:	0800f85a 	.word	0x0800f85a
 800bf10:	3ff80000 	.word	0x3ff80000
 800bf14:	0800fa90 	.word	0x0800fa90
 800bf18:	0800f997 	.word	0x0800f997
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	9309      	str	r3, [sp, #36]	; 0x24
 800bf20:	e7d7      	b.n	800bed2 <_dtoa_r+0x2c2>
 800bf22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf24:	9301      	str	r3, [sp, #4]
 800bf26:	9304      	str	r3, [sp, #16]
 800bf28:	e7ba      	b.n	800bea0 <_dtoa_r+0x290>
 800bf2a:	3101      	adds	r1, #1
 800bf2c:	0052      	lsls	r2, r2, #1
 800bf2e:	e7ba      	b.n	800bea6 <_dtoa_r+0x296>
 800bf30:	69e3      	ldr	r3, [r4, #28]
 800bf32:	9a00      	ldr	r2, [sp, #0]
 800bf34:	601a      	str	r2, [r3, #0]
 800bf36:	9b04      	ldr	r3, [sp, #16]
 800bf38:	2b0e      	cmp	r3, #14
 800bf3a:	f200 80a8 	bhi.w	800c08e <_dtoa_r+0x47e>
 800bf3e:	2d00      	cmp	r5, #0
 800bf40:	f000 80a5 	beq.w	800c08e <_dtoa_r+0x47e>
 800bf44:	f1bb 0f00 	cmp.w	fp, #0
 800bf48:	dd38      	ble.n	800bfbc <_dtoa_r+0x3ac>
 800bf4a:	4bc0      	ldr	r3, [pc, #768]	; (800c24c <_dtoa_r+0x63c>)
 800bf4c:	f00b 020f 	and.w	r2, fp, #15
 800bf50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bf58:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bf5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bf60:	d019      	beq.n	800bf96 <_dtoa_r+0x386>
 800bf62:	4bbb      	ldr	r3, [pc, #748]	; (800c250 <_dtoa_r+0x640>)
 800bf64:	ec51 0b18 	vmov	r0, r1, d8
 800bf68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bf6c:	f7f4 fc6e 	bl	800084c <__aeabi_ddiv>
 800bf70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf74:	f008 080f 	and.w	r8, r8, #15
 800bf78:	2503      	movs	r5, #3
 800bf7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c250 <_dtoa_r+0x640>
 800bf7e:	f1b8 0f00 	cmp.w	r8, #0
 800bf82:	d10a      	bne.n	800bf9a <_dtoa_r+0x38a>
 800bf84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf88:	4632      	mov	r2, r6
 800bf8a:	463b      	mov	r3, r7
 800bf8c:	f7f4 fc5e 	bl	800084c <__aeabi_ddiv>
 800bf90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf94:	e02b      	b.n	800bfee <_dtoa_r+0x3de>
 800bf96:	2502      	movs	r5, #2
 800bf98:	e7ef      	b.n	800bf7a <_dtoa_r+0x36a>
 800bf9a:	f018 0f01 	tst.w	r8, #1
 800bf9e:	d008      	beq.n	800bfb2 <_dtoa_r+0x3a2>
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	4639      	mov	r1, r7
 800bfa4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bfa8:	f7f4 fb26 	bl	80005f8 <__aeabi_dmul>
 800bfac:	3501      	adds	r5, #1
 800bfae:	4606      	mov	r6, r0
 800bfb0:	460f      	mov	r7, r1
 800bfb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bfb6:	f109 0908 	add.w	r9, r9, #8
 800bfba:	e7e0      	b.n	800bf7e <_dtoa_r+0x36e>
 800bfbc:	f000 809f 	beq.w	800c0fe <_dtoa_r+0x4ee>
 800bfc0:	f1cb 0600 	rsb	r6, fp, #0
 800bfc4:	4ba1      	ldr	r3, [pc, #644]	; (800c24c <_dtoa_r+0x63c>)
 800bfc6:	4fa2      	ldr	r7, [pc, #648]	; (800c250 <_dtoa_r+0x640>)
 800bfc8:	f006 020f 	and.w	r2, r6, #15
 800bfcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bfd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd4:	ec51 0b18 	vmov	r0, r1, d8
 800bfd8:	f7f4 fb0e 	bl	80005f8 <__aeabi_dmul>
 800bfdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bfe0:	1136      	asrs	r6, r6, #4
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	2502      	movs	r5, #2
 800bfe6:	2e00      	cmp	r6, #0
 800bfe8:	d17e      	bne.n	800c0e8 <_dtoa_r+0x4d8>
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1d0      	bne.n	800bf90 <_dtoa_r+0x380>
 800bfee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bff0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	f000 8084 	beq.w	800c102 <_dtoa_r+0x4f2>
 800bffa:	4b96      	ldr	r3, [pc, #600]	; (800c254 <_dtoa_r+0x644>)
 800bffc:	2200      	movs	r2, #0
 800bffe:	4640      	mov	r0, r8
 800c000:	4649      	mov	r1, r9
 800c002:	f7f4 fd6b 	bl	8000adc <__aeabi_dcmplt>
 800c006:	2800      	cmp	r0, #0
 800c008:	d07b      	beq.n	800c102 <_dtoa_r+0x4f2>
 800c00a:	9b04      	ldr	r3, [sp, #16]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d078      	beq.n	800c102 <_dtoa_r+0x4f2>
 800c010:	9b01      	ldr	r3, [sp, #4]
 800c012:	2b00      	cmp	r3, #0
 800c014:	dd39      	ble.n	800c08a <_dtoa_r+0x47a>
 800c016:	4b90      	ldr	r3, [pc, #576]	; (800c258 <_dtoa_r+0x648>)
 800c018:	2200      	movs	r2, #0
 800c01a:	4640      	mov	r0, r8
 800c01c:	4649      	mov	r1, r9
 800c01e:	f7f4 faeb 	bl	80005f8 <__aeabi_dmul>
 800c022:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c026:	9e01      	ldr	r6, [sp, #4]
 800c028:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c02c:	3501      	adds	r5, #1
 800c02e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c032:	4628      	mov	r0, r5
 800c034:	f7f4 fa76 	bl	8000524 <__aeabi_i2d>
 800c038:	4642      	mov	r2, r8
 800c03a:	464b      	mov	r3, r9
 800c03c:	f7f4 fadc 	bl	80005f8 <__aeabi_dmul>
 800c040:	4b86      	ldr	r3, [pc, #536]	; (800c25c <_dtoa_r+0x64c>)
 800c042:	2200      	movs	r2, #0
 800c044:	f7f4 f922 	bl	800028c <__adddf3>
 800c048:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c04c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c050:	9303      	str	r3, [sp, #12]
 800c052:	2e00      	cmp	r6, #0
 800c054:	d158      	bne.n	800c108 <_dtoa_r+0x4f8>
 800c056:	4b82      	ldr	r3, [pc, #520]	; (800c260 <_dtoa_r+0x650>)
 800c058:	2200      	movs	r2, #0
 800c05a:	4640      	mov	r0, r8
 800c05c:	4649      	mov	r1, r9
 800c05e:	f7f4 f913 	bl	8000288 <__aeabi_dsub>
 800c062:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c066:	4680      	mov	r8, r0
 800c068:	4689      	mov	r9, r1
 800c06a:	f7f4 fd55 	bl	8000b18 <__aeabi_dcmpgt>
 800c06e:	2800      	cmp	r0, #0
 800c070:	f040 8296 	bne.w	800c5a0 <_dtoa_r+0x990>
 800c074:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c078:	4640      	mov	r0, r8
 800c07a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c07e:	4649      	mov	r1, r9
 800c080:	f7f4 fd2c 	bl	8000adc <__aeabi_dcmplt>
 800c084:	2800      	cmp	r0, #0
 800c086:	f040 8289 	bne.w	800c59c <_dtoa_r+0x98c>
 800c08a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c08e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c090:	2b00      	cmp	r3, #0
 800c092:	f2c0 814e 	blt.w	800c332 <_dtoa_r+0x722>
 800c096:	f1bb 0f0e 	cmp.w	fp, #14
 800c09a:	f300 814a 	bgt.w	800c332 <_dtoa_r+0x722>
 800c09e:	4b6b      	ldr	r3, [pc, #428]	; (800c24c <_dtoa_r+0x63c>)
 800c0a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c0a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c0a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	f280 80dc 	bge.w	800c268 <_dtoa_r+0x658>
 800c0b0:	9b04      	ldr	r3, [sp, #16]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f300 80d8 	bgt.w	800c268 <_dtoa_r+0x658>
 800c0b8:	f040 826f 	bne.w	800c59a <_dtoa_r+0x98a>
 800c0bc:	4b68      	ldr	r3, [pc, #416]	; (800c260 <_dtoa_r+0x650>)
 800c0be:	2200      	movs	r2, #0
 800c0c0:	4640      	mov	r0, r8
 800c0c2:	4649      	mov	r1, r9
 800c0c4:	f7f4 fa98 	bl	80005f8 <__aeabi_dmul>
 800c0c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0cc:	f7f4 fd1a 	bl	8000b04 <__aeabi_dcmpge>
 800c0d0:	9e04      	ldr	r6, [sp, #16]
 800c0d2:	4637      	mov	r7, r6
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	f040 8245 	bne.w	800c564 <_dtoa_r+0x954>
 800c0da:	9d00      	ldr	r5, [sp, #0]
 800c0dc:	2331      	movs	r3, #49	; 0x31
 800c0de:	f805 3b01 	strb.w	r3, [r5], #1
 800c0e2:	f10b 0b01 	add.w	fp, fp, #1
 800c0e6:	e241      	b.n	800c56c <_dtoa_r+0x95c>
 800c0e8:	07f2      	lsls	r2, r6, #31
 800c0ea:	d505      	bpl.n	800c0f8 <_dtoa_r+0x4e8>
 800c0ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0f0:	f7f4 fa82 	bl	80005f8 <__aeabi_dmul>
 800c0f4:	3501      	adds	r5, #1
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	1076      	asrs	r6, r6, #1
 800c0fa:	3708      	adds	r7, #8
 800c0fc:	e773      	b.n	800bfe6 <_dtoa_r+0x3d6>
 800c0fe:	2502      	movs	r5, #2
 800c100:	e775      	b.n	800bfee <_dtoa_r+0x3de>
 800c102:	9e04      	ldr	r6, [sp, #16]
 800c104:	465f      	mov	r7, fp
 800c106:	e792      	b.n	800c02e <_dtoa_r+0x41e>
 800c108:	9900      	ldr	r1, [sp, #0]
 800c10a:	4b50      	ldr	r3, [pc, #320]	; (800c24c <_dtoa_r+0x63c>)
 800c10c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c110:	4431      	add	r1, r6
 800c112:	9102      	str	r1, [sp, #8]
 800c114:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c116:	eeb0 9a47 	vmov.f32	s18, s14
 800c11a:	eef0 9a67 	vmov.f32	s19, s15
 800c11e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c122:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c126:	2900      	cmp	r1, #0
 800c128:	d044      	beq.n	800c1b4 <_dtoa_r+0x5a4>
 800c12a:	494e      	ldr	r1, [pc, #312]	; (800c264 <_dtoa_r+0x654>)
 800c12c:	2000      	movs	r0, #0
 800c12e:	f7f4 fb8d 	bl	800084c <__aeabi_ddiv>
 800c132:	ec53 2b19 	vmov	r2, r3, d9
 800c136:	f7f4 f8a7 	bl	8000288 <__aeabi_dsub>
 800c13a:	9d00      	ldr	r5, [sp, #0]
 800c13c:	ec41 0b19 	vmov	d9, r0, r1
 800c140:	4649      	mov	r1, r9
 800c142:	4640      	mov	r0, r8
 800c144:	f7f4 fd08 	bl	8000b58 <__aeabi_d2iz>
 800c148:	4606      	mov	r6, r0
 800c14a:	f7f4 f9eb 	bl	8000524 <__aeabi_i2d>
 800c14e:	4602      	mov	r2, r0
 800c150:	460b      	mov	r3, r1
 800c152:	4640      	mov	r0, r8
 800c154:	4649      	mov	r1, r9
 800c156:	f7f4 f897 	bl	8000288 <__aeabi_dsub>
 800c15a:	3630      	adds	r6, #48	; 0x30
 800c15c:	f805 6b01 	strb.w	r6, [r5], #1
 800c160:	ec53 2b19 	vmov	r2, r3, d9
 800c164:	4680      	mov	r8, r0
 800c166:	4689      	mov	r9, r1
 800c168:	f7f4 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800c16c:	2800      	cmp	r0, #0
 800c16e:	d164      	bne.n	800c23a <_dtoa_r+0x62a>
 800c170:	4642      	mov	r2, r8
 800c172:	464b      	mov	r3, r9
 800c174:	4937      	ldr	r1, [pc, #220]	; (800c254 <_dtoa_r+0x644>)
 800c176:	2000      	movs	r0, #0
 800c178:	f7f4 f886 	bl	8000288 <__aeabi_dsub>
 800c17c:	ec53 2b19 	vmov	r2, r3, d9
 800c180:	f7f4 fcac 	bl	8000adc <__aeabi_dcmplt>
 800c184:	2800      	cmp	r0, #0
 800c186:	f040 80b6 	bne.w	800c2f6 <_dtoa_r+0x6e6>
 800c18a:	9b02      	ldr	r3, [sp, #8]
 800c18c:	429d      	cmp	r5, r3
 800c18e:	f43f af7c 	beq.w	800c08a <_dtoa_r+0x47a>
 800c192:	4b31      	ldr	r3, [pc, #196]	; (800c258 <_dtoa_r+0x648>)
 800c194:	ec51 0b19 	vmov	r0, r1, d9
 800c198:	2200      	movs	r2, #0
 800c19a:	f7f4 fa2d 	bl	80005f8 <__aeabi_dmul>
 800c19e:	4b2e      	ldr	r3, [pc, #184]	; (800c258 <_dtoa_r+0x648>)
 800c1a0:	ec41 0b19 	vmov	d9, r0, r1
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	4640      	mov	r0, r8
 800c1a8:	4649      	mov	r1, r9
 800c1aa:	f7f4 fa25 	bl	80005f8 <__aeabi_dmul>
 800c1ae:	4680      	mov	r8, r0
 800c1b0:	4689      	mov	r9, r1
 800c1b2:	e7c5      	b.n	800c140 <_dtoa_r+0x530>
 800c1b4:	ec51 0b17 	vmov	r0, r1, d7
 800c1b8:	f7f4 fa1e 	bl	80005f8 <__aeabi_dmul>
 800c1bc:	9b02      	ldr	r3, [sp, #8]
 800c1be:	9d00      	ldr	r5, [sp, #0]
 800c1c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1c2:	ec41 0b19 	vmov	d9, r0, r1
 800c1c6:	4649      	mov	r1, r9
 800c1c8:	4640      	mov	r0, r8
 800c1ca:	f7f4 fcc5 	bl	8000b58 <__aeabi_d2iz>
 800c1ce:	4606      	mov	r6, r0
 800c1d0:	f7f4 f9a8 	bl	8000524 <__aeabi_i2d>
 800c1d4:	3630      	adds	r6, #48	; 0x30
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	460b      	mov	r3, r1
 800c1da:	4640      	mov	r0, r8
 800c1dc:	4649      	mov	r1, r9
 800c1de:	f7f4 f853 	bl	8000288 <__aeabi_dsub>
 800c1e2:	f805 6b01 	strb.w	r6, [r5], #1
 800c1e6:	9b02      	ldr	r3, [sp, #8]
 800c1e8:	429d      	cmp	r5, r3
 800c1ea:	4680      	mov	r8, r0
 800c1ec:	4689      	mov	r9, r1
 800c1ee:	f04f 0200 	mov.w	r2, #0
 800c1f2:	d124      	bne.n	800c23e <_dtoa_r+0x62e>
 800c1f4:	4b1b      	ldr	r3, [pc, #108]	; (800c264 <_dtoa_r+0x654>)
 800c1f6:	ec51 0b19 	vmov	r0, r1, d9
 800c1fa:	f7f4 f847 	bl	800028c <__adddf3>
 800c1fe:	4602      	mov	r2, r0
 800c200:	460b      	mov	r3, r1
 800c202:	4640      	mov	r0, r8
 800c204:	4649      	mov	r1, r9
 800c206:	f7f4 fc87 	bl	8000b18 <__aeabi_dcmpgt>
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d173      	bne.n	800c2f6 <_dtoa_r+0x6e6>
 800c20e:	ec53 2b19 	vmov	r2, r3, d9
 800c212:	4914      	ldr	r1, [pc, #80]	; (800c264 <_dtoa_r+0x654>)
 800c214:	2000      	movs	r0, #0
 800c216:	f7f4 f837 	bl	8000288 <__aeabi_dsub>
 800c21a:	4602      	mov	r2, r0
 800c21c:	460b      	mov	r3, r1
 800c21e:	4640      	mov	r0, r8
 800c220:	4649      	mov	r1, r9
 800c222:	f7f4 fc5b 	bl	8000adc <__aeabi_dcmplt>
 800c226:	2800      	cmp	r0, #0
 800c228:	f43f af2f 	beq.w	800c08a <_dtoa_r+0x47a>
 800c22c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c22e:	1e6b      	subs	r3, r5, #1
 800c230:	930f      	str	r3, [sp, #60]	; 0x3c
 800c232:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c236:	2b30      	cmp	r3, #48	; 0x30
 800c238:	d0f8      	beq.n	800c22c <_dtoa_r+0x61c>
 800c23a:	46bb      	mov	fp, r7
 800c23c:	e04a      	b.n	800c2d4 <_dtoa_r+0x6c4>
 800c23e:	4b06      	ldr	r3, [pc, #24]	; (800c258 <_dtoa_r+0x648>)
 800c240:	f7f4 f9da 	bl	80005f8 <__aeabi_dmul>
 800c244:	4680      	mov	r8, r0
 800c246:	4689      	mov	r9, r1
 800c248:	e7bd      	b.n	800c1c6 <_dtoa_r+0x5b6>
 800c24a:	bf00      	nop
 800c24c:	0800fa90 	.word	0x0800fa90
 800c250:	0800fa68 	.word	0x0800fa68
 800c254:	3ff00000 	.word	0x3ff00000
 800c258:	40240000 	.word	0x40240000
 800c25c:	401c0000 	.word	0x401c0000
 800c260:	40140000 	.word	0x40140000
 800c264:	3fe00000 	.word	0x3fe00000
 800c268:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c26c:	9d00      	ldr	r5, [sp, #0]
 800c26e:	4642      	mov	r2, r8
 800c270:	464b      	mov	r3, r9
 800c272:	4630      	mov	r0, r6
 800c274:	4639      	mov	r1, r7
 800c276:	f7f4 fae9 	bl	800084c <__aeabi_ddiv>
 800c27a:	f7f4 fc6d 	bl	8000b58 <__aeabi_d2iz>
 800c27e:	9001      	str	r0, [sp, #4]
 800c280:	f7f4 f950 	bl	8000524 <__aeabi_i2d>
 800c284:	4642      	mov	r2, r8
 800c286:	464b      	mov	r3, r9
 800c288:	f7f4 f9b6 	bl	80005f8 <__aeabi_dmul>
 800c28c:	4602      	mov	r2, r0
 800c28e:	460b      	mov	r3, r1
 800c290:	4630      	mov	r0, r6
 800c292:	4639      	mov	r1, r7
 800c294:	f7f3 fff8 	bl	8000288 <__aeabi_dsub>
 800c298:	9e01      	ldr	r6, [sp, #4]
 800c29a:	9f04      	ldr	r7, [sp, #16]
 800c29c:	3630      	adds	r6, #48	; 0x30
 800c29e:	f805 6b01 	strb.w	r6, [r5], #1
 800c2a2:	9e00      	ldr	r6, [sp, #0]
 800c2a4:	1bae      	subs	r6, r5, r6
 800c2a6:	42b7      	cmp	r7, r6
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	460b      	mov	r3, r1
 800c2ac:	d134      	bne.n	800c318 <_dtoa_r+0x708>
 800c2ae:	f7f3 ffed 	bl	800028c <__adddf3>
 800c2b2:	4642      	mov	r2, r8
 800c2b4:	464b      	mov	r3, r9
 800c2b6:	4606      	mov	r6, r0
 800c2b8:	460f      	mov	r7, r1
 800c2ba:	f7f4 fc2d 	bl	8000b18 <__aeabi_dcmpgt>
 800c2be:	b9c8      	cbnz	r0, 800c2f4 <_dtoa_r+0x6e4>
 800c2c0:	4642      	mov	r2, r8
 800c2c2:	464b      	mov	r3, r9
 800c2c4:	4630      	mov	r0, r6
 800c2c6:	4639      	mov	r1, r7
 800c2c8:	f7f4 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2cc:	b110      	cbz	r0, 800c2d4 <_dtoa_r+0x6c4>
 800c2ce:	9b01      	ldr	r3, [sp, #4]
 800c2d0:	07db      	lsls	r3, r3, #31
 800c2d2:	d40f      	bmi.n	800c2f4 <_dtoa_r+0x6e4>
 800c2d4:	4651      	mov	r1, sl
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f000 fe82 	bl	800cfe0 <_Bfree>
 800c2dc:	2300      	movs	r3, #0
 800c2de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c2e0:	702b      	strb	r3, [r5, #0]
 800c2e2:	f10b 0301 	add.w	r3, fp, #1
 800c2e6:	6013      	str	r3, [r2, #0]
 800c2e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	f43f ace2 	beq.w	800bcb4 <_dtoa_r+0xa4>
 800c2f0:	601d      	str	r5, [r3, #0]
 800c2f2:	e4df      	b.n	800bcb4 <_dtoa_r+0xa4>
 800c2f4:	465f      	mov	r7, fp
 800c2f6:	462b      	mov	r3, r5
 800c2f8:	461d      	mov	r5, r3
 800c2fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c2fe:	2a39      	cmp	r2, #57	; 0x39
 800c300:	d106      	bne.n	800c310 <_dtoa_r+0x700>
 800c302:	9a00      	ldr	r2, [sp, #0]
 800c304:	429a      	cmp	r2, r3
 800c306:	d1f7      	bne.n	800c2f8 <_dtoa_r+0x6e8>
 800c308:	9900      	ldr	r1, [sp, #0]
 800c30a:	2230      	movs	r2, #48	; 0x30
 800c30c:	3701      	adds	r7, #1
 800c30e:	700a      	strb	r2, [r1, #0]
 800c310:	781a      	ldrb	r2, [r3, #0]
 800c312:	3201      	adds	r2, #1
 800c314:	701a      	strb	r2, [r3, #0]
 800c316:	e790      	b.n	800c23a <_dtoa_r+0x62a>
 800c318:	4ba3      	ldr	r3, [pc, #652]	; (800c5a8 <_dtoa_r+0x998>)
 800c31a:	2200      	movs	r2, #0
 800c31c:	f7f4 f96c 	bl	80005f8 <__aeabi_dmul>
 800c320:	2200      	movs	r2, #0
 800c322:	2300      	movs	r3, #0
 800c324:	4606      	mov	r6, r0
 800c326:	460f      	mov	r7, r1
 800c328:	f7f4 fbce 	bl	8000ac8 <__aeabi_dcmpeq>
 800c32c:	2800      	cmp	r0, #0
 800c32e:	d09e      	beq.n	800c26e <_dtoa_r+0x65e>
 800c330:	e7d0      	b.n	800c2d4 <_dtoa_r+0x6c4>
 800c332:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c334:	2a00      	cmp	r2, #0
 800c336:	f000 80ca 	beq.w	800c4ce <_dtoa_r+0x8be>
 800c33a:	9a07      	ldr	r2, [sp, #28]
 800c33c:	2a01      	cmp	r2, #1
 800c33e:	f300 80ad 	bgt.w	800c49c <_dtoa_r+0x88c>
 800c342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c344:	2a00      	cmp	r2, #0
 800c346:	f000 80a5 	beq.w	800c494 <_dtoa_r+0x884>
 800c34a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c34e:	9e08      	ldr	r6, [sp, #32]
 800c350:	9d05      	ldr	r5, [sp, #20]
 800c352:	9a05      	ldr	r2, [sp, #20]
 800c354:	441a      	add	r2, r3
 800c356:	9205      	str	r2, [sp, #20]
 800c358:	9a06      	ldr	r2, [sp, #24]
 800c35a:	2101      	movs	r1, #1
 800c35c:	441a      	add	r2, r3
 800c35e:	4620      	mov	r0, r4
 800c360:	9206      	str	r2, [sp, #24]
 800c362:	f000 ff3d 	bl	800d1e0 <__i2b>
 800c366:	4607      	mov	r7, r0
 800c368:	b165      	cbz	r5, 800c384 <_dtoa_r+0x774>
 800c36a:	9b06      	ldr	r3, [sp, #24]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	dd09      	ble.n	800c384 <_dtoa_r+0x774>
 800c370:	42ab      	cmp	r3, r5
 800c372:	9a05      	ldr	r2, [sp, #20]
 800c374:	bfa8      	it	ge
 800c376:	462b      	movge	r3, r5
 800c378:	1ad2      	subs	r2, r2, r3
 800c37a:	9205      	str	r2, [sp, #20]
 800c37c:	9a06      	ldr	r2, [sp, #24]
 800c37e:	1aed      	subs	r5, r5, r3
 800c380:	1ad3      	subs	r3, r2, r3
 800c382:	9306      	str	r3, [sp, #24]
 800c384:	9b08      	ldr	r3, [sp, #32]
 800c386:	b1f3      	cbz	r3, 800c3c6 <_dtoa_r+0x7b6>
 800c388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	f000 80a3 	beq.w	800c4d6 <_dtoa_r+0x8c6>
 800c390:	2e00      	cmp	r6, #0
 800c392:	dd10      	ble.n	800c3b6 <_dtoa_r+0x7a6>
 800c394:	4639      	mov	r1, r7
 800c396:	4632      	mov	r2, r6
 800c398:	4620      	mov	r0, r4
 800c39a:	f000 ffe1 	bl	800d360 <__pow5mult>
 800c39e:	4652      	mov	r2, sl
 800c3a0:	4601      	mov	r1, r0
 800c3a2:	4607      	mov	r7, r0
 800c3a4:	4620      	mov	r0, r4
 800c3a6:	f000 ff31 	bl	800d20c <__multiply>
 800c3aa:	4651      	mov	r1, sl
 800c3ac:	4680      	mov	r8, r0
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	f000 fe16 	bl	800cfe0 <_Bfree>
 800c3b4:	46c2      	mov	sl, r8
 800c3b6:	9b08      	ldr	r3, [sp, #32]
 800c3b8:	1b9a      	subs	r2, r3, r6
 800c3ba:	d004      	beq.n	800c3c6 <_dtoa_r+0x7b6>
 800c3bc:	4651      	mov	r1, sl
 800c3be:	4620      	mov	r0, r4
 800c3c0:	f000 ffce 	bl	800d360 <__pow5mult>
 800c3c4:	4682      	mov	sl, r0
 800c3c6:	2101      	movs	r1, #1
 800c3c8:	4620      	mov	r0, r4
 800c3ca:	f000 ff09 	bl	800d1e0 <__i2b>
 800c3ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	4606      	mov	r6, r0
 800c3d4:	f340 8081 	ble.w	800c4da <_dtoa_r+0x8ca>
 800c3d8:	461a      	mov	r2, r3
 800c3da:	4601      	mov	r1, r0
 800c3dc:	4620      	mov	r0, r4
 800c3de:	f000 ffbf 	bl	800d360 <__pow5mult>
 800c3e2:	9b07      	ldr	r3, [sp, #28]
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	4606      	mov	r6, r0
 800c3e8:	dd7a      	ble.n	800c4e0 <_dtoa_r+0x8d0>
 800c3ea:	f04f 0800 	mov.w	r8, #0
 800c3ee:	6933      	ldr	r3, [r6, #16]
 800c3f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c3f4:	6918      	ldr	r0, [r3, #16]
 800c3f6:	f000 fea5 	bl	800d144 <__hi0bits>
 800c3fa:	f1c0 0020 	rsb	r0, r0, #32
 800c3fe:	9b06      	ldr	r3, [sp, #24]
 800c400:	4418      	add	r0, r3
 800c402:	f010 001f 	ands.w	r0, r0, #31
 800c406:	f000 8094 	beq.w	800c532 <_dtoa_r+0x922>
 800c40a:	f1c0 0320 	rsb	r3, r0, #32
 800c40e:	2b04      	cmp	r3, #4
 800c410:	f340 8085 	ble.w	800c51e <_dtoa_r+0x90e>
 800c414:	9b05      	ldr	r3, [sp, #20]
 800c416:	f1c0 001c 	rsb	r0, r0, #28
 800c41a:	4403      	add	r3, r0
 800c41c:	9305      	str	r3, [sp, #20]
 800c41e:	9b06      	ldr	r3, [sp, #24]
 800c420:	4403      	add	r3, r0
 800c422:	4405      	add	r5, r0
 800c424:	9306      	str	r3, [sp, #24]
 800c426:	9b05      	ldr	r3, [sp, #20]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	dd05      	ble.n	800c438 <_dtoa_r+0x828>
 800c42c:	4651      	mov	r1, sl
 800c42e:	461a      	mov	r2, r3
 800c430:	4620      	mov	r0, r4
 800c432:	f000 ffef 	bl	800d414 <__lshift>
 800c436:	4682      	mov	sl, r0
 800c438:	9b06      	ldr	r3, [sp, #24]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	dd05      	ble.n	800c44a <_dtoa_r+0x83a>
 800c43e:	4631      	mov	r1, r6
 800c440:	461a      	mov	r2, r3
 800c442:	4620      	mov	r0, r4
 800c444:	f000 ffe6 	bl	800d414 <__lshift>
 800c448:	4606      	mov	r6, r0
 800c44a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d072      	beq.n	800c536 <_dtoa_r+0x926>
 800c450:	4631      	mov	r1, r6
 800c452:	4650      	mov	r0, sl
 800c454:	f001 f84a 	bl	800d4ec <__mcmp>
 800c458:	2800      	cmp	r0, #0
 800c45a:	da6c      	bge.n	800c536 <_dtoa_r+0x926>
 800c45c:	2300      	movs	r3, #0
 800c45e:	4651      	mov	r1, sl
 800c460:	220a      	movs	r2, #10
 800c462:	4620      	mov	r0, r4
 800c464:	f000 fdde 	bl	800d024 <__multadd>
 800c468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c46a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c46e:	4682      	mov	sl, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	f000 81b0 	beq.w	800c7d6 <_dtoa_r+0xbc6>
 800c476:	2300      	movs	r3, #0
 800c478:	4639      	mov	r1, r7
 800c47a:	220a      	movs	r2, #10
 800c47c:	4620      	mov	r0, r4
 800c47e:	f000 fdd1 	bl	800d024 <__multadd>
 800c482:	9b01      	ldr	r3, [sp, #4]
 800c484:	2b00      	cmp	r3, #0
 800c486:	4607      	mov	r7, r0
 800c488:	f300 8096 	bgt.w	800c5b8 <_dtoa_r+0x9a8>
 800c48c:	9b07      	ldr	r3, [sp, #28]
 800c48e:	2b02      	cmp	r3, #2
 800c490:	dc59      	bgt.n	800c546 <_dtoa_r+0x936>
 800c492:	e091      	b.n	800c5b8 <_dtoa_r+0x9a8>
 800c494:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c496:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c49a:	e758      	b.n	800c34e <_dtoa_r+0x73e>
 800c49c:	9b04      	ldr	r3, [sp, #16]
 800c49e:	1e5e      	subs	r6, r3, #1
 800c4a0:	9b08      	ldr	r3, [sp, #32]
 800c4a2:	42b3      	cmp	r3, r6
 800c4a4:	bfbf      	itttt	lt
 800c4a6:	9b08      	ldrlt	r3, [sp, #32]
 800c4a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c4aa:	9608      	strlt	r6, [sp, #32]
 800c4ac:	1af3      	sublt	r3, r6, r3
 800c4ae:	bfb4      	ite	lt
 800c4b0:	18d2      	addlt	r2, r2, r3
 800c4b2:	1b9e      	subge	r6, r3, r6
 800c4b4:	9b04      	ldr	r3, [sp, #16]
 800c4b6:	bfbc      	itt	lt
 800c4b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c4ba:	2600      	movlt	r6, #0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	bfb7      	itett	lt
 800c4c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c4c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c4c8:	1a9d      	sublt	r5, r3, r2
 800c4ca:	2300      	movlt	r3, #0
 800c4cc:	e741      	b.n	800c352 <_dtoa_r+0x742>
 800c4ce:	9e08      	ldr	r6, [sp, #32]
 800c4d0:	9d05      	ldr	r5, [sp, #20]
 800c4d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c4d4:	e748      	b.n	800c368 <_dtoa_r+0x758>
 800c4d6:	9a08      	ldr	r2, [sp, #32]
 800c4d8:	e770      	b.n	800c3bc <_dtoa_r+0x7ac>
 800c4da:	9b07      	ldr	r3, [sp, #28]
 800c4dc:	2b01      	cmp	r3, #1
 800c4de:	dc19      	bgt.n	800c514 <_dtoa_r+0x904>
 800c4e0:	9b02      	ldr	r3, [sp, #8]
 800c4e2:	b9bb      	cbnz	r3, 800c514 <_dtoa_r+0x904>
 800c4e4:	9b03      	ldr	r3, [sp, #12]
 800c4e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c4ea:	b99b      	cbnz	r3, 800c514 <_dtoa_r+0x904>
 800c4ec:	9b03      	ldr	r3, [sp, #12]
 800c4ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c4f2:	0d1b      	lsrs	r3, r3, #20
 800c4f4:	051b      	lsls	r3, r3, #20
 800c4f6:	b183      	cbz	r3, 800c51a <_dtoa_r+0x90a>
 800c4f8:	9b05      	ldr	r3, [sp, #20]
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	9305      	str	r3, [sp, #20]
 800c4fe:	9b06      	ldr	r3, [sp, #24]
 800c500:	3301      	adds	r3, #1
 800c502:	9306      	str	r3, [sp, #24]
 800c504:	f04f 0801 	mov.w	r8, #1
 800c508:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	f47f af6f 	bne.w	800c3ee <_dtoa_r+0x7de>
 800c510:	2001      	movs	r0, #1
 800c512:	e774      	b.n	800c3fe <_dtoa_r+0x7ee>
 800c514:	f04f 0800 	mov.w	r8, #0
 800c518:	e7f6      	b.n	800c508 <_dtoa_r+0x8f8>
 800c51a:	4698      	mov	r8, r3
 800c51c:	e7f4      	b.n	800c508 <_dtoa_r+0x8f8>
 800c51e:	d082      	beq.n	800c426 <_dtoa_r+0x816>
 800c520:	9a05      	ldr	r2, [sp, #20]
 800c522:	331c      	adds	r3, #28
 800c524:	441a      	add	r2, r3
 800c526:	9205      	str	r2, [sp, #20]
 800c528:	9a06      	ldr	r2, [sp, #24]
 800c52a:	441a      	add	r2, r3
 800c52c:	441d      	add	r5, r3
 800c52e:	9206      	str	r2, [sp, #24]
 800c530:	e779      	b.n	800c426 <_dtoa_r+0x816>
 800c532:	4603      	mov	r3, r0
 800c534:	e7f4      	b.n	800c520 <_dtoa_r+0x910>
 800c536:	9b04      	ldr	r3, [sp, #16]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	dc37      	bgt.n	800c5ac <_dtoa_r+0x99c>
 800c53c:	9b07      	ldr	r3, [sp, #28]
 800c53e:	2b02      	cmp	r3, #2
 800c540:	dd34      	ble.n	800c5ac <_dtoa_r+0x99c>
 800c542:	9b04      	ldr	r3, [sp, #16]
 800c544:	9301      	str	r3, [sp, #4]
 800c546:	9b01      	ldr	r3, [sp, #4]
 800c548:	b963      	cbnz	r3, 800c564 <_dtoa_r+0x954>
 800c54a:	4631      	mov	r1, r6
 800c54c:	2205      	movs	r2, #5
 800c54e:	4620      	mov	r0, r4
 800c550:	f000 fd68 	bl	800d024 <__multadd>
 800c554:	4601      	mov	r1, r0
 800c556:	4606      	mov	r6, r0
 800c558:	4650      	mov	r0, sl
 800c55a:	f000 ffc7 	bl	800d4ec <__mcmp>
 800c55e:	2800      	cmp	r0, #0
 800c560:	f73f adbb 	bgt.w	800c0da <_dtoa_r+0x4ca>
 800c564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c566:	9d00      	ldr	r5, [sp, #0]
 800c568:	ea6f 0b03 	mvn.w	fp, r3
 800c56c:	f04f 0800 	mov.w	r8, #0
 800c570:	4631      	mov	r1, r6
 800c572:	4620      	mov	r0, r4
 800c574:	f000 fd34 	bl	800cfe0 <_Bfree>
 800c578:	2f00      	cmp	r7, #0
 800c57a:	f43f aeab 	beq.w	800c2d4 <_dtoa_r+0x6c4>
 800c57e:	f1b8 0f00 	cmp.w	r8, #0
 800c582:	d005      	beq.n	800c590 <_dtoa_r+0x980>
 800c584:	45b8      	cmp	r8, r7
 800c586:	d003      	beq.n	800c590 <_dtoa_r+0x980>
 800c588:	4641      	mov	r1, r8
 800c58a:	4620      	mov	r0, r4
 800c58c:	f000 fd28 	bl	800cfe0 <_Bfree>
 800c590:	4639      	mov	r1, r7
 800c592:	4620      	mov	r0, r4
 800c594:	f000 fd24 	bl	800cfe0 <_Bfree>
 800c598:	e69c      	b.n	800c2d4 <_dtoa_r+0x6c4>
 800c59a:	2600      	movs	r6, #0
 800c59c:	4637      	mov	r7, r6
 800c59e:	e7e1      	b.n	800c564 <_dtoa_r+0x954>
 800c5a0:	46bb      	mov	fp, r7
 800c5a2:	4637      	mov	r7, r6
 800c5a4:	e599      	b.n	800c0da <_dtoa_r+0x4ca>
 800c5a6:	bf00      	nop
 800c5a8:	40240000 	.word	0x40240000
 800c5ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	f000 80c8 	beq.w	800c744 <_dtoa_r+0xb34>
 800c5b4:	9b04      	ldr	r3, [sp, #16]
 800c5b6:	9301      	str	r3, [sp, #4]
 800c5b8:	2d00      	cmp	r5, #0
 800c5ba:	dd05      	ble.n	800c5c8 <_dtoa_r+0x9b8>
 800c5bc:	4639      	mov	r1, r7
 800c5be:	462a      	mov	r2, r5
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f000 ff27 	bl	800d414 <__lshift>
 800c5c6:	4607      	mov	r7, r0
 800c5c8:	f1b8 0f00 	cmp.w	r8, #0
 800c5cc:	d05b      	beq.n	800c686 <_dtoa_r+0xa76>
 800c5ce:	6879      	ldr	r1, [r7, #4]
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	f000 fcc5 	bl	800cf60 <_Balloc>
 800c5d6:	4605      	mov	r5, r0
 800c5d8:	b928      	cbnz	r0, 800c5e6 <_dtoa_r+0x9d6>
 800c5da:	4b83      	ldr	r3, [pc, #524]	; (800c7e8 <_dtoa_r+0xbd8>)
 800c5dc:	4602      	mov	r2, r0
 800c5de:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c5e2:	f7ff bb2e 	b.w	800bc42 <_dtoa_r+0x32>
 800c5e6:	693a      	ldr	r2, [r7, #16]
 800c5e8:	3202      	adds	r2, #2
 800c5ea:	0092      	lsls	r2, r2, #2
 800c5ec:	f107 010c 	add.w	r1, r7, #12
 800c5f0:	300c      	adds	r0, #12
 800c5f2:	f7ff fa4e 	bl	800ba92 <memcpy>
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	4629      	mov	r1, r5
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	f000 ff0a 	bl	800d414 <__lshift>
 800c600:	9b00      	ldr	r3, [sp, #0]
 800c602:	3301      	adds	r3, #1
 800c604:	9304      	str	r3, [sp, #16]
 800c606:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c60a:	4413      	add	r3, r2
 800c60c:	9308      	str	r3, [sp, #32]
 800c60e:	9b02      	ldr	r3, [sp, #8]
 800c610:	f003 0301 	and.w	r3, r3, #1
 800c614:	46b8      	mov	r8, r7
 800c616:	9306      	str	r3, [sp, #24]
 800c618:	4607      	mov	r7, r0
 800c61a:	9b04      	ldr	r3, [sp, #16]
 800c61c:	4631      	mov	r1, r6
 800c61e:	3b01      	subs	r3, #1
 800c620:	4650      	mov	r0, sl
 800c622:	9301      	str	r3, [sp, #4]
 800c624:	f7ff fa6a 	bl	800bafc <quorem>
 800c628:	4641      	mov	r1, r8
 800c62a:	9002      	str	r0, [sp, #8]
 800c62c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c630:	4650      	mov	r0, sl
 800c632:	f000 ff5b 	bl	800d4ec <__mcmp>
 800c636:	463a      	mov	r2, r7
 800c638:	9005      	str	r0, [sp, #20]
 800c63a:	4631      	mov	r1, r6
 800c63c:	4620      	mov	r0, r4
 800c63e:	f000 ff71 	bl	800d524 <__mdiff>
 800c642:	68c2      	ldr	r2, [r0, #12]
 800c644:	4605      	mov	r5, r0
 800c646:	bb02      	cbnz	r2, 800c68a <_dtoa_r+0xa7a>
 800c648:	4601      	mov	r1, r0
 800c64a:	4650      	mov	r0, sl
 800c64c:	f000 ff4e 	bl	800d4ec <__mcmp>
 800c650:	4602      	mov	r2, r0
 800c652:	4629      	mov	r1, r5
 800c654:	4620      	mov	r0, r4
 800c656:	9209      	str	r2, [sp, #36]	; 0x24
 800c658:	f000 fcc2 	bl	800cfe0 <_Bfree>
 800c65c:	9b07      	ldr	r3, [sp, #28]
 800c65e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c660:	9d04      	ldr	r5, [sp, #16]
 800c662:	ea43 0102 	orr.w	r1, r3, r2
 800c666:	9b06      	ldr	r3, [sp, #24]
 800c668:	4319      	orrs	r1, r3
 800c66a:	d110      	bne.n	800c68e <_dtoa_r+0xa7e>
 800c66c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c670:	d029      	beq.n	800c6c6 <_dtoa_r+0xab6>
 800c672:	9b05      	ldr	r3, [sp, #20]
 800c674:	2b00      	cmp	r3, #0
 800c676:	dd02      	ble.n	800c67e <_dtoa_r+0xa6e>
 800c678:	9b02      	ldr	r3, [sp, #8]
 800c67a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c67e:	9b01      	ldr	r3, [sp, #4]
 800c680:	f883 9000 	strb.w	r9, [r3]
 800c684:	e774      	b.n	800c570 <_dtoa_r+0x960>
 800c686:	4638      	mov	r0, r7
 800c688:	e7ba      	b.n	800c600 <_dtoa_r+0x9f0>
 800c68a:	2201      	movs	r2, #1
 800c68c:	e7e1      	b.n	800c652 <_dtoa_r+0xa42>
 800c68e:	9b05      	ldr	r3, [sp, #20]
 800c690:	2b00      	cmp	r3, #0
 800c692:	db04      	blt.n	800c69e <_dtoa_r+0xa8e>
 800c694:	9907      	ldr	r1, [sp, #28]
 800c696:	430b      	orrs	r3, r1
 800c698:	9906      	ldr	r1, [sp, #24]
 800c69a:	430b      	orrs	r3, r1
 800c69c:	d120      	bne.n	800c6e0 <_dtoa_r+0xad0>
 800c69e:	2a00      	cmp	r2, #0
 800c6a0:	dded      	ble.n	800c67e <_dtoa_r+0xa6e>
 800c6a2:	4651      	mov	r1, sl
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	f000 feb4 	bl	800d414 <__lshift>
 800c6ac:	4631      	mov	r1, r6
 800c6ae:	4682      	mov	sl, r0
 800c6b0:	f000 ff1c 	bl	800d4ec <__mcmp>
 800c6b4:	2800      	cmp	r0, #0
 800c6b6:	dc03      	bgt.n	800c6c0 <_dtoa_r+0xab0>
 800c6b8:	d1e1      	bne.n	800c67e <_dtoa_r+0xa6e>
 800c6ba:	f019 0f01 	tst.w	r9, #1
 800c6be:	d0de      	beq.n	800c67e <_dtoa_r+0xa6e>
 800c6c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c6c4:	d1d8      	bne.n	800c678 <_dtoa_r+0xa68>
 800c6c6:	9a01      	ldr	r2, [sp, #4]
 800c6c8:	2339      	movs	r3, #57	; 0x39
 800c6ca:	7013      	strb	r3, [r2, #0]
 800c6cc:	462b      	mov	r3, r5
 800c6ce:	461d      	mov	r5, r3
 800c6d0:	3b01      	subs	r3, #1
 800c6d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c6d6:	2a39      	cmp	r2, #57	; 0x39
 800c6d8:	d06c      	beq.n	800c7b4 <_dtoa_r+0xba4>
 800c6da:	3201      	adds	r2, #1
 800c6dc:	701a      	strb	r2, [r3, #0]
 800c6de:	e747      	b.n	800c570 <_dtoa_r+0x960>
 800c6e0:	2a00      	cmp	r2, #0
 800c6e2:	dd07      	ble.n	800c6f4 <_dtoa_r+0xae4>
 800c6e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c6e8:	d0ed      	beq.n	800c6c6 <_dtoa_r+0xab6>
 800c6ea:	9a01      	ldr	r2, [sp, #4]
 800c6ec:	f109 0301 	add.w	r3, r9, #1
 800c6f0:	7013      	strb	r3, [r2, #0]
 800c6f2:	e73d      	b.n	800c570 <_dtoa_r+0x960>
 800c6f4:	9b04      	ldr	r3, [sp, #16]
 800c6f6:	9a08      	ldr	r2, [sp, #32]
 800c6f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d043      	beq.n	800c788 <_dtoa_r+0xb78>
 800c700:	4651      	mov	r1, sl
 800c702:	2300      	movs	r3, #0
 800c704:	220a      	movs	r2, #10
 800c706:	4620      	mov	r0, r4
 800c708:	f000 fc8c 	bl	800d024 <__multadd>
 800c70c:	45b8      	cmp	r8, r7
 800c70e:	4682      	mov	sl, r0
 800c710:	f04f 0300 	mov.w	r3, #0
 800c714:	f04f 020a 	mov.w	r2, #10
 800c718:	4641      	mov	r1, r8
 800c71a:	4620      	mov	r0, r4
 800c71c:	d107      	bne.n	800c72e <_dtoa_r+0xb1e>
 800c71e:	f000 fc81 	bl	800d024 <__multadd>
 800c722:	4680      	mov	r8, r0
 800c724:	4607      	mov	r7, r0
 800c726:	9b04      	ldr	r3, [sp, #16]
 800c728:	3301      	adds	r3, #1
 800c72a:	9304      	str	r3, [sp, #16]
 800c72c:	e775      	b.n	800c61a <_dtoa_r+0xa0a>
 800c72e:	f000 fc79 	bl	800d024 <__multadd>
 800c732:	4639      	mov	r1, r7
 800c734:	4680      	mov	r8, r0
 800c736:	2300      	movs	r3, #0
 800c738:	220a      	movs	r2, #10
 800c73a:	4620      	mov	r0, r4
 800c73c:	f000 fc72 	bl	800d024 <__multadd>
 800c740:	4607      	mov	r7, r0
 800c742:	e7f0      	b.n	800c726 <_dtoa_r+0xb16>
 800c744:	9b04      	ldr	r3, [sp, #16]
 800c746:	9301      	str	r3, [sp, #4]
 800c748:	9d00      	ldr	r5, [sp, #0]
 800c74a:	4631      	mov	r1, r6
 800c74c:	4650      	mov	r0, sl
 800c74e:	f7ff f9d5 	bl	800bafc <quorem>
 800c752:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c756:	9b00      	ldr	r3, [sp, #0]
 800c758:	f805 9b01 	strb.w	r9, [r5], #1
 800c75c:	1aea      	subs	r2, r5, r3
 800c75e:	9b01      	ldr	r3, [sp, #4]
 800c760:	4293      	cmp	r3, r2
 800c762:	dd07      	ble.n	800c774 <_dtoa_r+0xb64>
 800c764:	4651      	mov	r1, sl
 800c766:	2300      	movs	r3, #0
 800c768:	220a      	movs	r2, #10
 800c76a:	4620      	mov	r0, r4
 800c76c:	f000 fc5a 	bl	800d024 <__multadd>
 800c770:	4682      	mov	sl, r0
 800c772:	e7ea      	b.n	800c74a <_dtoa_r+0xb3a>
 800c774:	9b01      	ldr	r3, [sp, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	bfc8      	it	gt
 800c77a:	461d      	movgt	r5, r3
 800c77c:	9b00      	ldr	r3, [sp, #0]
 800c77e:	bfd8      	it	le
 800c780:	2501      	movle	r5, #1
 800c782:	441d      	add	r5, r3
 800c784:	f04f 0800 	mov.w	r8, #0
 800c788:	4651      	mov	r1, sl
 800c78a:	2201      	movs	r2, #1
 800c78c:	4620      	mov	r0, r4
 800c78e:	f000 fe41 	bl	800d414 <__lshift>
 800c792:	4631      	mov	r1, r6
 800c794:	4682      	mov	sl, r0
 800c796:	f000 fea9 	bl	800d4ec <__mcmp>
 800c79a:	2800      	cmp	r0, #0
 800c79c:	dc96      	bgt.n	800c6cc <_dtoa_r+0xabc>
 800c79e:	d102      	bne.n	800c7a6 <_dtoa_r+0xb96>
 800c7a0:	f019 0f01 	tst.w	r9, #1
 800c7a4:	d192      	bne.n	800c6cc <_dtoa_r+0xabc>
 800c7a6:	462b      	mov	r3, r5
 800c7a8:	461d      	mov	r5, r3
 800c7aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7ae:	2a30      	cmp	r2, #48	; 0x30
 800c7b0:	d0fa      	beq.n	800c7a8 <_dtoa_r+0xb98>
 800c7b2:	e6dd      	b.n	800c570 <_dtoa_r+0x960>
 800c7b4:	9a00      	ldr	r2, [sp, #0]
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d189      	bne.n	800c6ce <_dtoa_r+0xabe>
 800c7ba:	f10b 0b01 	add.w	fp, fp, #1
 800c7be:	2331      	movs	r3, #49	; 0x31
 800c7c0:	e796      	b.n	800c6f0 <_dtoa_r+0xae0>
 800c7c2:	4b0a      	ldr	r3, [pc, #40]	; (800c7ec <_dtoa_r+0xbdc>)
 800c7c4:	f7ff ba99 	b.w	800bcfa <_dtoa_r+0xea>
 800c7c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	f47f aa6d 	bne.w	800bcaa <_dtoa_r+0x9a>
 800c7d0:	4b07      	ldr	r3, [pc, #28]	; (800c7f0 <_dtoa_r+0xbe0>)
 800c7d2:	f7ff ba92 	b.w	800bcfa <_dtoa_r+0xea>
 800c7d6:	9b01      	ldr	r3, [sp, #4]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	dcb5      	bgt.n	800c748 <_dtoa_r+0xb38>
 800c7dc:	9b07      	ldr	r3, [sp, #28]
 800c7de:	2b02      	cmp	r3, #2
 800c7e0:	f73f aeb1 	bgt.w	800c546 <_dtoa_r+0x936>
 800c7e4:	e7b0      	b.n	800c748 <_dtoa_r+0xb38>
 800c7e6:	bf00      	nop
 800c7e8:	0800f997 	.word	0x0800f997
 800c7ec:	0800f859 	.word	0x0800f859
 800c7f0:	0800f932 	.word	0x0800f932

0800c7f4 <_free_r>:
 800c7f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c7f6:	2900      	cmp	r1, #0
 800c7f8:	d044      	beq.n	800c884 <_free_r+0x90>
 800c7fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7fe:	9001      	str	r0, [sp, #4]
 800c800:	2b00      	cmp	r3, #0
 800c802:	f1a1 0404 	sub.w	r4, r1, #4
 800c806:	bfb8      	it	lt
 800c808:	18e4      	addlt	r4, r4, r3
 800c80a:	f7fd fc09 	bl	800a020 <__malloc_lock>
 800c80e:	4a1e      	ldr	r2, [pc, #120]	; (800c888 <_free_r+0x94>)
 800c810:	9801      	ldr	r0, [sp, #4]
 800c812:	6813      	ldr	r3, [r2, #0]
 800c814:	b933      	cbnz	r3, 800c824 <_free_r+0x30>
 800c816:	6063      	str	r3, [r4, #4]
 800c818:	6014      	str	r4, [r2, #0]
 800c81a:	b003      	add	sp, #12
 800c81c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c820:	f7fd bc04 	b.w	800a02c <__malloc_unlock>
 800c824:	42a3      	cmp	r3, r4
 800c826:	d908      	bls.n	800c83a <_free_r+0x46>
 800c828:	6825      	ldr	r5, [r4, #0]
 800c82a:	1961      	adds	r1, r4, r5
 800c82c:	428b      	cmp	r3, r1
 800c82e:	bf01      	itttt	eq
 800c830:	6819      	ldreq	r1, [r3, #0]
 800c832:	685b      	ldreq	r3, [r3, #4]
 800c834:	1949      	addeq	r1, r1, r5
 800c836:	6021      	streq	r1, [r4, #0]
 800c838:	e7ed      	b.n	800c816 <_free_r+0x22>
 800c83a:	461a      	mov	r2, r3
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	b10b      	cbz	r3, 800c844 <_free_r+0x50>
 800c840:	42a3      	cmp	r3, r4
 800c842:	d9fa      	bls.n	800c83a <_free_r+0x46>
 800c844:	6811      	ldr	r1, [r2, #0]
 800c846:	1855      	adds	r5, r2, r1
 800c848:	42a5      	cmp	r5, r4
 800c84a:	d10b      	bne.n	800c864 <_free_r+0x70>
 800c84c:	6824      	ldr	r4, [r4, #0]
 800c84e:	4421      	add	r1, r4
 800c850:	1854      	adds	r4, r2, r1
 800c852:	42a3      	cmp	r3, r4
 800c854:	6011      	str	r1, [r2, #0]
 800c856:	d1e0      	bne.n	800c81a <_free_r+0x26>
 800c858:	681c      	ldr	r4, [r3, #0]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	6053      	str	r3, [r2, #4]
 800c85e:	440c      	add	r4, r1
 800c860:	6014      	str	r4, [r2, #0]
 800c862:	e7da      	b.n	800c81a <_free_r+0x26>
 800c864:	d902      	bls.n	800c86c <_free_r+0x78>
 800c866:	230c      	movs	r3, #12
 800c868:	6003      	str	r3, [r0, #0]
 800c86a:	e7d6      	b.n	800c81a <_free_r+0x26>
 800c86c:	6825      	ldr	r5, [r4, #0]
 800c86e:	1961      	adds	r1, r4, r5
 800c870:	428b      	cmp	r3, r1
 800c872:	bf04      	itt	eq
 800c874:	6819      	ldreq	r1, [r3, #0]
 800c876:	685b      	ldreq	r3, [r3, #4]
 800c878:	6063      	str	r3, [r4, #4]
 800c87a:	bf04      	itt	eq
 800c87c:	1949      	addeq	r1, r1, r5
 800c87e:	6021      	streq	r1, [r4, #0]
 800c880:	6054      	str	r4, [r2, #4]
 800c882:	e7ca      	b.n	800c81a <_free_r+0x26>
 800c884:	b003      	add	sp, #12
 800c886:	bd30      	pop	{r4, r5, pc}
 800c888:	200028f0 	.word	0x200028f0

0800c88c <rshift>:
 800c88c:	6903      	ldr	r3, [r0, #16]
 800c88e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c892:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c896:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c89a:	f100 0414 	add.w	r4, r0, #20
 800c89e:	dd45      	ble.n	800c92c <rshift+0xa0>
 800c8a0:	f011 011f 	ands.w	r1, r1, #31
 800c8a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c8a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c8ac:	d10c      	bne.n	800c8c8 <rshift+0x3c>
 800c8ae:	f100 0710 	add.w	r7, r0, #16
 800c8b2:	4629      	mov	r1, r5
 800c8b4:	42b1      	cmp	r1, r6
 800c8b6:	d334      	bcc.n	800c922 <rshift+0x96>
 800c8b8:	1a9b      	subs	r3, r3, r2
 800c8ba:	009b      	lsls	r3, r3, #2
 800c8bc:	1eea      	subs	r2, r5, #3
 800c8be:	4296      	cmp	r6, r2
 800c8c0:	bf38      	it	cc
 800c8c2:	2300      	movcc	r3, #0
 800c8c4:	4423      	add	r3, r4
 800c8c6:	e015      	b.n	800c8f4 <rshift+0x68>
 800c8c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c8cc:	f1c1 0820 	rsb	r8, r1, #32
 800c8d0:	40cf      	lsrs	r7, r1
 800c8d2:	f105 0e04 	add.w	lr, r5, #4
 800c8d6:	46a1      	mov	r9, r4
 800c8d8:	4576      	cmp	r6, lr
 800c8da:	46f4      	mov	ip, lr
 800c8dc:	d815      	bhi.n	800c90a <rshift+0x7e>
 800c8de:	1a9a      	subs	r2, r3, r2
 800c8e0:	0092      	lsls	r2, r2, #2
 800c8e2:	3a04      	subs	r2, #4
 800c8e4:	3501      	adds	r5, #1
 800c8e6:	42ae      	cmp	r6, r5
 800c8e8:	bf38      	it	cc
 800c8ea:	2200      	movcc	r2, #0
 800c8ec:	18a3      	adds	r3, r4, r2
 800c8ee:	50a7      	str	r7, [r4, r2]
 800c8f0:	b107      	cbz	r7, 800c8f4 <rshift+0x68>
 800c8f2:	3304      	adds	r3, #4
 800c8f4:	1b1a      	subs	r2, r3, r4
 800c8f6:	42a3      	cmp	r3, r4
 800c8f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c8fc:	bf08      	it	eq
 800c8fe:	2300      	moveq	r3, #0
 800c900:	6102      	str	r2, [r0, #16]
 800c902:	bf08      	it	eq
 800c904:	6143      	streq	r3, [r0, #20]
 800c906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c90a:	f8dc c000 	ldr.w	ip, [ip]
 800c90e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c912:	ea4c 0707 	orr.w	r7, ip, r7
 800c916:	f849 7b04 	str.w	r7, [r9], #4
 800c91a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c91e:	40cf      	lsrs	r7, r1
 800c920:	e7da      	b.n	800c8d8 <rshift+0x4c>
 800c922:	f851 cb04 	ldr.w	ip, [r1], #4
 800c926:	f847 cf04 	str.w	ip, [r7, #4]!
 800c92a:	e7c3      	b.n	800c8b4 <rshift+0x28>
 800c92c:	4623      	mov	r3, r4
 800c92e:	e7e1      	b.n	800c8f4 <rshift+0x68>

0800c930 <__hexdig_fun>:
 800c930:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c934:	2b09      	cmp	r3, #9
 800c936:	d802      	bhi.n	800c93e <__hexdig_fun+0xe>
 800c938:	3820      	subs	r0, #32
 800c93a:	b2c0      	uxtb	r0, r0
 800c93c:	4770      	bx	lr
 800c93e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c942:	2b05      	cmp	r3, #5
 800c944:	d801      	bhi.n	800c94a <__hexdig_fun+0x1a>
 800c946:	3847      	subs	r0, #71	; 0x47
 800c948:	e7f7      	b.n	800c93a <__hexdig_fun+0xa>
 800c94a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c94e:	2b05      	cmp	r3, #5
 800c950:	d801      	bhi.n	800c956 <__hexdig_fun+0x26>
 800c952:	3827      	subs	r0, #39	; 0x27
 800c954:	e7f1      	b.n	800c93a <__hexdig_fun+0xa>
 800c956:	2000      	movs	r0, #0
 800c958:	4770      	bx	lr
	...

0800c95c <__gethex>:
 800c95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c960:	4617      	mov	r7, r2
 800c962:	680a      	ldr	r2, [r1, #0]
 800c964:	b085      	sub	sp, #20
 800c966:	f102 0b02 	add.w	fp, r2, #2
 800c96a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c96e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c972:	4681      	mov	r9, r0
 800c974:	468a      	mov	sl, r1
 800c976:	9302      	str	r3, [sp, #8]
 800c978:	32fe      	adds	r2, #254	; 0xfe
 800c97a:	eb02 030b 	add.w	r3, r2, fp
 800c97e:	46d8      	mov	r8, fp
 800c980:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	2830      	cmp	r0, #48	; 0x30
 800c988:	d0f7      	beq.n	800c97a <__gethex+0x1e>
 800c98a:	f7ff ffd1 	bl	800c930 <__hexdig_fun>
 800c98e:	4604      	mov	r4, r0
 800c990:	2800      	cmp	r0, #0
 800c992:	d138      	bne.n	800ca06 <__gethex+0xaa>
 800c994:	49a7      	ldr	r1, [pc, #668]	; (800cc34 <__gethex+0x2d8>)
 800c996:	2201      	movs	r2, #1
 800c998:	4640      	mov	r0, r8
 800c99a:	f7fe ff84 	bl	800b8a6 <strncmp>
 800c99e:	4606      	mov	r6, r0
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	d169      	bne.n	800ca78 <__gethex+0x11c>
 800c9a4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c9a8:	465d      	mov	r5, fp
 800c9aa:	f7ff ffc1 	bl	800c930 <__hexdig_fun>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	d064      	beq.n	800ca7c <__gethex+0x120>
 800c9b2:	465a      	mov	r2, fp
 800c9b4:	7810      	ldrb	r0, [r2, #0]
 800c9b6:	2830      	cmp	r0, #48	; 0x30
 800c9b8:	4690      	mov	r8, r2
 800c9ba:	f102 0201 	add.w	r2, r2, #1
 800c9be:	d0f9      	beq.n	800c9b4 <__gethex+0x58>
 800c9c0:	f7ff ffb6 	bl	800c930 <__hexdig_fun>
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	fab0 f480 	clz	r4, r0
 800c9ca:	0964      	lsrs	r4, r4, #5
 800c9cc:	465e      	mov	r6, fp
 800c9ce:	9301      	str	r3, [sp, #4]
 800c9d0:	4642      	mov	r2, r8
 800c9d2:	4615      	mov	r5, r2
 800c9d4:	3201      	adds	r2, #1
 800c9d6:	7828      	ldrb	r0, [r5, #0]
 800c9d8:	f7ff ffaa 	bl	800c930 <__hexdig_fun>
 800c9dc:	2800      	cmp	r0, #0
 800c9de:	d1f8      	bne.n	800c9d2 <__gethex+0x76>
 800c9e0:	4994      	ldr	r1, [pc, #592]	; (800cc34 <__gethex+0x2d8>)
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	4628      	mov	r0, r5
 800c9e6:	f7fe ff5e 	bl	800b8a6 <strncmp>
 800c9ea:	b978      	cbnz	r0, 800ca0c <__gethex+0xb0>
 800c9ec:	b946      	cbnz	r6, 800ca00 <__gethex+0xa4>
 800c9ee:	1c6e      	adds	r6, r5, #1
 800c9f0:	4632      	mov	r2, r6
 800c9f2:	4615      	mov	r5, r2
 800c9f4:	3201      	adds	r2, #1
 800c9f6:	7828      	ldrb	r0, [r5, #0]
 800c9f8:	f7ff ff9a 	bl	800c930 <__hexdig_fun>
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	d1f8      	bne.n	800c9f2 <__gethex+0x96>
 800ca00:	1b73      	subs	r3, r6, r5
 800ca02:	009e      	lsls	r6, r3, #2
 800ca04:	e004      	b.n	800ca10 <__gethex+0xb4>
 800ca06:	2400      	movs	r4, #0
 800ca08:	4626      	mov	r6, r4
 800ca0a:	e7e1      	b.n	800c9d0 <__gethex+0x74>
 800ca0c:	2e00      	cmp	r6, #0
 800ca0e:	d1f7      	bne.n	800ca00 <__gethex+0xa4>
 800ca10:	782b      	ldrb	r3, [r5, #0]
 800ca12:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ca16:	2b50      	cmp	r3, #80	; 0x50
 800ca18:	d13d      	bne.n	800ca96 <__gethex+0x13a>
 800ca1a:	786b      	ldrb	r3, [r5, #1]
 800ca1c:	2b2b      	cmp	r3, #43	; 0x2b
 800ca1e:	d02f      	beq.n	800ca80 <__gethex+0x124>
 800ca20:	2b2d      	cmp	r3, #45	; 0x2d
 800ca22:	d031      	beq.n	800ca88 <__gethex+0x12c>
 800ca24:	1c69      	adds	r1, r5, #1
 800ca26:	f04f 0b00 	mov.w	fp, #0
 800ca2a:	7808      	ldrb	r0, [r1, #0]
 800ca2c:	f7ff ff80 	bl	800c930 <__hexdig_fun>
 800ca30:	1e42      	subs	r2, r0, #1
 800ca32:	b2d2      	uxtb	r2, r2
 800ca34:	2a18      	cmp	r2, #24
 800ca36:	d82e      	bhi.n	800ca96 <__gethex+0x13a>
 800ca38:	f1a0 0210 	sub.w	r2, r0, #16
 800ca3c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ca40:	f7ff ff76 	bl	800c930 <__hexdig_fun>
 800ca44:	f100 3cff 	add.w	ip, r0, #4294967295
 800ca48:	fa5f fc8c 	uxtb.w	ip, ip
 800ca4c:	f1bc 0f18 	cmp.w	ip, #24
 800ca50:	d91d      	bls.n	800ca8e <__gethex+0x132>
 800ca52:	f1bb 0f00 	cmp.w	fp, #0
 800ca56:	d000      	beq.n	800ca5a <__gethex+0xfe>
 800ca58:	4252      	negs	r2, r2
 800ca5a:	4416      	add	r6, r2
 800ca5c:	f8ca 1000 	str.w	r1, [sl]
 800ca60:	b1dc      	cbz	r4, 800ca9a <__gethex+0x13e>
 800ca62:	9b01      	ldr	r3, [sp, #4]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	bf14      	ite	ne
 800ca68:	f04f 0800 	movne.w	r8, #0
 800ca6c:	f04f 0806 	moveq.w	r8, #6
 800ca70:	4640      	mov	r0, r8
 800ca72:	b005      	add	sp, #20
 800ca74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca78:	4645      	mov	r5, r8
 800ca7a:	4626      	mov	r6, r4
 800ca7c:	2401      	movs	r4, #1
 800ca7e:	e7c7      	b.n	800ca10 <__gethex+0xb4>
 800ca80:	f04f 0b00 	mov.w	fp, #0
 800ca84:	1ca9      	adds	r1, r5, #2
 800ca86:	e7d0      	b.n	800ca2a <__gethex+0xce>
 800ca88:	f04f 0b01 	mov.w	fp, #1
 800ca8c:	e7fa      	b.n	800ca84 <__gethex+0x128>
 800ca8e:	230a      	movs	r3, #10
 800ca90:	fb03 0002 	mla	r0, r3, r2, r0
 800ca94:	e7d0      	b.n	800ca38 <__gethex+0xdc>
 800ca96:	4629      	mov	r1, r5
 800ca98:	e7e0      	b.n	800ca5c <__gethex+0x100>
 800ca9a:	eba5 0308 	sub.w	r3, r5, r8
 800ca9e:	3b01      	subs	r3, #1
 800caa0:	4621      	mov	r1, r4
 800caa2:	2b07      	cmp	r3, #7
 800caa4:	dc0a      	bgt.n	800cabc <__gethex+0x160>
 800caa6:	4648      	mov	r0, r9
 800caa8:	f000 fa5a 	bl	800cf60 <_Balloc>
 800caac:	4604      	mov	r4, r0
 800caae:	b940      	cbnz	r0, 800cac2 <__gethex+0x166>
 800cab0:	4b61      	ldr	r3, [pc, #388]	; (800cc38 <__gethex+0x2dc>)
 800cab2:	4602      	mov	r2, r0
 800cab4:	21e4      	movs	r1, #228	; 0xe4
 800cab6:	4861      	ldr	r0, [pc, #388]	; (800cc3c <__gethex+0x2e0>)
 800cab8:	f7ff f802 	bl	800bac0 <__assert_func>
 800cabc:	3101      	adds	r1, #1
 800cabe:	105b      	asrs	r3, r3, #1
 800cac0:	e7ef      	b.n	800caa2 <__gethex+0x146>
 800cac2:	f100 0a14 	add.w	sl, r0, #20
 800cac6:	2300      	movs	r3, #0
 800cac8:	495a      	ldr	r1, [pc, #360]	; (800cc34 <__gethex+0x2d8>)
 800caca:	f8cd a004 	str.w	sl, [sp, #4]
 800cace:	469b      	mov	fp, r3
 800cad0:	45a8      	cmp	r8, r5
 800cad2:	d342      	bcc.n	800cb5a <__gethex+0x1fe>
 800cad4:	9801      	ldr	r0, [sp, #4]
 800cad6:	f840 bb04 	str.w	fp, [r0], #4
 800cada:	eba0 000a 	sub.w	r0, r0, sl
 800cade:	1080      	asrs	r0, r0, #2
 800cae0:	6120      	str	r0, [r4, #16]
 800cae2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800cae6:	4658      	mov	r0, fp
 800cae8:	f000 fb2c 	bl	800d144 <__hi0bits>
 800caec:	683d      	ldr	r5, [r7, #0]
 800caee:	eba8 0000 	sub.w	r0, r8, r0
 800caf2:	42a8      	cmp	r0, r5
 800caf4:	dd59      	ble.n	800cbaa <__gethex+0x24e>
 800caf6:	eba0 0805 	sub.w	r8, r0, r5
 800cafa:	4641      	mov	r1, r8
 800cafc:	4620      	mov	r0, r4
 800cafe:	f000 febb 	bl	800d878 <__any_on>
 800cb02:	4683      	mov	fp, r0
 800cb04:	b1b8      	cbz	r0, 800cb36 <__gethex+0x1da>
 800cb06:	f108 33ff 	add.w	r3, r8, #4294967295
 800cb0a:	1159      	asrs	r1, r3, #5
 800cb0c:	f003 021f 	and.w	r2, r3, #31
 800cb10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cb14:	f04f 0b01 	mov.w	fp, #1
 800cb18:	fa0b f202 	lsl.w	r2, fp, r2
 800cb1c:	420a      	tst	r2, r1
 800cb1e:	d00a      	beq.n	800cb36 <__gethex+0x1da>
 800cb20:	455b      	cmp	r3, fp
 800cb22:	dd06      	ble.n	800cb32 <__gethex+0x1d6>
 800cb24:	f1a8 0102 	sub.w	r1, r8, #2
 800cb28:	4620      	mov	r0, r4
 800cb2a:	f000 fea5 	bl	800d878 <__any_on>
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	d138      	bne.n	800cba4 <__gethex+0x248>
 800cb32:	f04f 0b02 	mov.w	fp, #2
 800cb36:	4641      	mov	r1, r8
 800cb38:	4620      	mov	r0, r4
 800cb3a:	f7ff fea7 	bl	800c88c <rshift>
 800cb3e:	4446      	add	r6, r8
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	42b3      	cmp	r3, r6
 800cb44:	da41      	bge.n	800cbca <__gethex+0x26e>
 800cb46:	4621      	mov	r1, r4
 800cb48:	4648      	mov	r0, r9
 800cb4a:	f000 fa49 	bl	800cfe0 <_Bfree>
 800cb4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb50:	2300      	movs	r3, #0
 800cb52:	6013      	str	r3, [r2, #0]
 800cb54:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800cb58:	e78a      	b.n	800ca70 <__gethex+0x114>
 800cb5a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800cb5e:	2a2e      	cmp	r2, #46	; 0x2e
 800cb60:	d014      	beq.n	800cb8c <__gethex+0x230>
 800cb62:	2b20      	cmp	r3, #32
 800cb64:	d106      	bne.n	800cb74 <__gethex+0x218>
 800cb66:	9b01      	ldr	r3, [sp, #4]
 800cb68:	f843 bb04 	str.w	fp, [r3], #4
 800cb6c:	f04f 0b00 	mov.w	fp, #0
 800cb70:	9301      	str	r3, [sp, #4]
 800cb72:	465b      	mov	r3, fp
 800cb74:	7828      	ldrb	r0, [r5, #0]
 800cb76:	9303      	str	r3, [sp, #12]
 800cb78:	f7ff feda 	bl	800c930 <__hexdig_fun>
 800cb7c:	9b03      	ldr	r3, [sp, #12]
 800cb7e:	f000 000f 	and.w	r0, r0, #15
 800cb82:	4098      	lsls	r0, r3
 800cb84:	ea4b 0b00 	orr.w	fp, fp, r0
 800cb88:	3304      	adds	r3, #4
 800cb8a:	e7a1      	b.n	800cad0 <__gethex+0x174>
 800cb8c:	45a8      	cmp	r8, r5
 800cb8e:	d8e8      	bhi.n	800cb62 <__gethex+0x206>
 800cb90:	2201      	movs	r2, #1
 800cb92:	4628      	mov	r0, r5
 800cb94:	9303      	str	r3, [sp, #12]
 800cb96:	f7fe fe86 	bl	800b8a6 <strncmp>
 800cb9a:	4926      	ldr	r1, [pc, #152]	; (800cc34 <__gethex+0x2d8>)
 800cb9c:	9b03      	ldr	r3, [sp, #12]
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d1df      	bne.n	800cb62 <__gethex+0x206>
 800cba2:	e795      	b.n	800cad0 <__gethex+0x174>
 800cba4:	f04f 0b03 	mov.w	fp, #3
 800cba8:	e7c5      	b.n	800cb36 <__gethex+0x1da>
 800cbaa:	da0b      	bge.n	800cbc4 <__gethex+0x268>
 800cbac:	eba5 0800 	sub.w	r8, r5, r0
 800cbb0:	4621      	mov	r1, r4
 800cbb2:	4642      	mov	r2, r8
 800cbb4:	4648      	mov	r0, r9
 800cbb6:	f000 fc2d 	bl	800d414 <__lshift>
 800cbba:	eba6 0608 	sub.w	r6, r6, r8
 800cbbe:	4604      	mov	r4, r0
 800cbc0:	f100 0a14 	add.w	sl, r0, #20
 800cbc4:	f04f 0b00 	mov.w	fp, #0
 800cbc8:	e7ba      	b.n	800cb40 <__gethex+0x1e4>
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	42b3      	cmp	r3, r6
 800cbce:	dd73      	ble.n	800ccb8 <__gethex+0x35c>
 800cbd0:	1b9e      	subs	r6, r3, r6
 800cbd2:	42b5      	cmp	r5, r6
 800cbd4:	dc34      	bgt.n	800cc40 <__gethex+0x2e4>
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2b02      	cmp	r3, #2
 800cbda:	d023      	beq.n	800cc24 <__gethex+0x2c8>
 800cbdc:	2b03      	cmp	r3, #3
 800cbde:	d025      	beq.n	800cc2c <__gethex+0x2d0>
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d115      	bne.n	800cc10 <__gethex+0x2b4>
 800cbe4:	42b5      	cmp	r5, r6
 800cbe6:	d113      	bne.n	800cc10 <__gethex+0x2b4>
 800cbe8:	2d01      	cmp	r5, #1
 800cbea:	d10b      	bne.n	800cc04 <__gethex+0x2a8>
 800cbec:	9a02      	ldr	r2, [sp, #8]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6013      	str	r3, [r2, #0]
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	6123      	str	r3, [r4, #16]
 800cbf6:	f8ca 3000 	str.w	r3, [sl]
 800cbfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbfc:	f04f 0862 	mov.w	r8, #98	; 0x62
 800cc00:	601c      	str	r4, [r3, #0]
 800cc02:	e735      	b.n	800ca70 <__gethex+0x114>
 800cc04:	1e69      	subs	r1, r5, #1
 800cc06:	4620      	mov	r0, r4
 800cc08:	f000 fe36 	bl	800d878 <__any_on>
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	d1ed      	bne.n	800cbec <__gethex+0x290>
 800cc10:	4621      	mov	r1, r4
 800cc12:	4648      	mov	r0, r9
 800cc14:	f000 f9e4 	bl	800cfe0 <_Bfree>
 800cc18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	6013      	str	r3, [r2, #0]
 800cc1e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800cc22:	e725      	b.n	800ca70 <__gethex+0x114>
 800cc24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d1f2      	bne.n	800cc10 <__gethex+0x2b4>
 800cc2a:	e7df      	b.n	800cbec <__gethex+0x290>
 800cc2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1dc      	bne.n	800cbec <__gethex+0x290>
 800cc32:	e7ed      	b.n	800cc10 <__gethex+0x2b4>
 800cc34:	0800f6f0 	.word	0x0800f6f0
 800cc38:	0800f997 	.word	0x0800f997
 800cc3c:	0800f9a8 	.word	0x0800f9a8
 800cc40:	f106 38ff 	add.w	r8, r6, #4294967295
 800cc44:	f1bb 0f00 	cmp.w	fp, #0
 800cc48:	d133      	bne.n	800ccb2 <__gethex+0x356>
 800cc4a:	f1b8 0f00 	cmp.w	r8, #0
 800cc4e:	d004      	beq.n	800cc5a <__gethex+0x2fe>
 800cc50:	4641      	mov	r1, r8
 800cc52:	4620      	mov	r0, r4
 800cc54:	f000 fe10 	bl	800d878 <__any_on>
 800cc58:	4683      	mov	fp, r0
 800cc5a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cc5e:	2301      	movs	r3, #1
 800cc60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cc64:	f008 081f 	and.w	r8, r8, #31
 800cc68:	fa03 f308 	lsl.w	r3, r3, r8
 800cc6c:	4213      	tst	r3, r2
 800cc6e:	4631      	mov	r1, r6
 800cc70:	4620      	mov	r0, r4
 800cc72:	bf18      	it	ne
 800cc74:	f04b 0b02 	orrne.w	fp, fp, #2
 800cc78:	1bad      	subs	r5, r5, r6
 800cc7a:	f7ff fe07 	bl	800c88c <rshift>
 800cc7e:	687e      	ldr	r6, [r7, #4]
 800cc80:	f04f 0802 	mov.w	r8, #2
 800cc84:	f1bb 0f00 	cmp.w	fp, #0
 800cc88:	d04a      	beq.n	800cd20 <__gethex+0x3c4>
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2b02      	cmp	r3, #2
 800cc8e:	d016      	beq.n	800ccbe <__gethex+0x362>
 800cc90:	2b03      	cmp	r3, #3
 800cc92:	d018      	beq.n	800ccc6 <__gethex+0x36a>
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d109      	bne.n	800ccac <__gethex+0x350>
 800cc98:	f01b 0f02 	tst.w	fp, #2
 800cc9c:	d006      	beq.n	800ccac <__gethex+0x350>
 800cc9e:	f8da 3000 	ldr.w	r3, [sl]
 800cca2:	ea4b 0b03 	orr.w	fp, fp, r3
 800cca6:	f01b 0f01 	tst.w	fp, #1
 800ccaa:	d10f      	bne.n	800cccc <__gethex+0x370>
 800ccac:	f048 0810 	orr.w	r8, r8, #16
 800ccb0:	e036      	b.n	800cd20 <__gethex+0x3c4>
 800ccb2:	f04f 0b01 	mov.w	fp, #1
 800ccb6:	e7d0      	b.n	800cc5a <__gethex+0x2fe>
 800ccb8:	f04f 0801 	mov.w	r8, #1
 800ccbc:	e7e2      	b.n	800cc84 <__gethex+0x328>
 800ccbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccc0:	f1c3 0301 	rsb	r3, r3, #1
 800ccc4:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d0ef      	beq.n	800ccac <__gethex+0x350>
 800cccc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ccd0:	f104 0214 	add.w	r2, r4, #20
 800ccd4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ccd8:	9301      	str	r3, [sp, #4]
 800ccda:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ccde:	2300      	movs	r3, #0
 800cce0:	4694      	mov	ip, r2
 800cce2:	f852 1b04 	ldr.w	r1, [r2], #4
 800cce6:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ccea:	d01e      	beq.n	800cd2a <__gethex+0x3ce>
 800ccec:	3101      	adds	r1, #1
 800ccee:	f8cc 1000 	str.w	r1, [ip]
 800ccf2:	f1b8 0f02 	cmp.w	r8, #2
 800ccf6:	f104 0214 	add.w	r2, r4, #20
 800ccfa:	d13d      	bne.n	800cd78 <__gethex+0x41c>
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	3b01      	subs	r3, #1
 800cd00:	42ab      	cmp	r3, r5
 800cd02:	d10b      	bne.n	800cd1c <__gethex+0x3c0>
 800cd04:	1169      	asrs	r1, r5, #5
 800cd06:	2301      	movs	r3, #1
 800cd08:	f005 051f 	and.w	r5, r5, #31
 800cd0c:	fa03 f505 	lsl.w	r5, r3, r5
 800cd10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd14:	421d      	tst	r5, r3
 800cd16:	bf18      	it	ne
 800cd18:	f04f 0801 	movne.w	r8, #1
 800cd1c:	f048 0820 	orr.w	r8, r8, #32
 800cd20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd22:	601c      	str	r4, [r3, #0]
 800cd24:	9b02      	ldr	r3, [sp, #8]
 800cd26:	601e      	str	r6, [r3, #0]
 800cd28:	e6a2      	b.n	800ca70 <__gethex+0x114>
 800cd2a:	4290      	cmp	r0, r2
 800cd2c:	f842 3c04 	str.w	r3, [r2, #-4]
 800cd30:	d8d6      	bhi.n	800cce0 <__gethex+0x384>
 800cd32:	68a2      	ldr	r2, [r4, #8]
 800cd34:	4593      	cmp	fp, r2
 800cd36:	db17      	blt.n	800cd68 <__gethex+0x40c>
 800cd38:	6861      	ldr	r1, [r4, #4]
 800cd3a:	4648      	mov	r0, r9
 800cd3c:	3101      	adds	r1, #1
 800cd3e:	f000 f90f 	bl	800cf60 <_Balloc>
 800cd42:	4682      	mov	sl, r0
 800cd44:	b918      	cbnz	r0, 800cd4e <__gethex+0x3f2>
 800cd46:	4b1b      	ldr	r3, [pc, #108]	; (800cdb4 <__gethex+0x458>)
 800cd48:	4602      	mov	r2, r0
 800cd4a:	2184      	movs	r1, #132	; 0x84
 800cd4c:	e6b3      	b.n	800cab6 <__gethex+0x15a>
 800cd4e:	6922      	ldr	r2, [r4, #16]
 800cd50:	3202      	adds	r2, #2
 800cd52:	f104 010c 	add.w	r1, r4, #12
 800cd56:	0092      	lsls	r2, r2, #2
 800cd58:	300c      	adds	r0, #12
 800cd5a:	f7fe fe9a 	bl	800ba92 <memcpy>
 800cd5e:	4621      	mov	r1, r4
 800cd60:	4648      	mov	r0, r9
 800cd62:	f000 f93d 	bl	800cfe0 <_Bfree>
 800cd66:	4654      	mov	r4, sl
 800cd68:	6922      	ldr	r2, [r4, #16]
 800cd6a:	1c51      	adds	r1, r2, #1
 800cd6c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800cd70:	6121      	str	r1, [r4, #16]
 800cd72:	2101      	movs	r1, #1
 800cd74:	6151      	str	r1, [r2, #20]
 800cd76:	e7bc      	b.n	800ccf2 <__gethex+0x396>
 800cd78:	6921      	ldr	r1, [r4, #16]
 800cd7a:	4559      	cmp	r1, fp
 800cd7c:	dd0b      	ble.n	800cd96 <__gethex+0x43a>
 800cd7e:	2101      	movs	r1, #1
 800cd80:	4620      	mov	r0, r4
 800cd82:	f7ff fd83 	bl	800c88c <rshift>
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	3601      	adds	r6, #1
 800cd8a:	42b3      	cmp	r3, r6
 800cd8c:	f6ff aedb 	blt.w	800cb46 <__gethex+0x1ea>
 800cd90:	f04f 0801 	mov.w	r8, #1
 800cd94:	e7c2      	b.n	800cd1c <__gethex+0x3c0>
 800cd96:	f015 051f 	ands.w	r5, r5, #31
 800cd9a:	d0f9      	beq.n	800cd90 <__gethex+0x434>
 800cd9c:	9b01      	ldr	r3, [sp, #4]
 800cd9e:	441a      	add	r2, r3
 800cda0:	f1c5 0520 	rsb	r5, r5, #32
 800cda4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cda8:	f000 f9cc 	bl	800d144 <__hi0bits>
 800cdac:	42a8      	cmp	r0, r5
 800cdae:	dbe6      	blt.n	800cd7e <__gethex+0x422>
 800cdb0:	e7ee      	b.n	800cd90 <__gethex+0x434>
 800cdb2:	bf00      	nop
 800cdb4:	0800f997 	.word	0x0800f997

0800cdb8 <L_shift>:
 800cdb8:	f1c2 0208 	rsb	r2, r2, #8
 800cdbc:	0092      	lsls	r2, r2, #2
 800cdbe:	b570      	push	{r4, r5, r6, lr}
 800cdc0:	f1c2 0620 	rsb	r6, r2, #32
 800cdc4:	6843      	ldr	r3, [r0, #4]
 800cdc6:	6804      	ldr	r4, [r0, #0]
 800cdc8:	fa03 f506 	lsl.w	r5, r3, r6
 800cdcc:	432c      	orrs	r4, r5
 800cdce:	40d3      	lsrs	r3, r2
 800cdd0:	6004      	str	r4, [r0, #0]
 800cdd2:	f840 3f04 	str.w	r3, [r0, #4]!
 800cdd6:	4288      	cmp	r0, r1
 800cdd8:	d3f4      	bcc.n	800cdc4 <L_shift+0xc>
 800cdda:	bd70      	pop	{r4, r5, r6, pc}

0800cddc <__match>:
 800cddc:	b530      	push	{r4, r5, lr}
 800cdde:	6803      	ldr	r3, [r0, #0]
 800cde0:	3301      	adds	r3, #1
 800cde2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cde6:	b914      	cbnz	r4, 800cdee <__match+0x12>
 800cde8:	6003      	str	r3, [r0, #0]
 800cdea:	2001      	movs	r0, #1
 800cdec:	bd30      	pop	{r4, r5, pc}
 800cdee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdf2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cdf6:	2d19      	cmp	r5, #25
 800cdf8:	bf98      	it	ls
 800cdfa:	3220      	addls	r2, #32
 800cdfc:	42a2      	cmp	r2, r4
 800cdfe:	d0f0      	beq.n	800cde2 <__match+0x6>
 800ce00:	2000      	movs	r0, #0
 800ce02:	e7f3      	b.n	800cdec <__match+0x10>

0800ce04 <__hexnan>:
 800ce04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce08:	680b      	ldr	r3, [r1, #0]
 800ce0a:	6801      	ldr	r1, [r0, #0]
 800ce0c:	115e      	asrs	r6, r3, #5
 800ce0e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ce12:	f013 031f 	ands.w	r3, r3, #31
 800ce16:	b087      	sub	sp, #28
 800ce18:	bf18      	it	ne
 800ce1a:	3604      	addne	r6, #4
 800ce1c:	2500      	movs	r5, #0
 800ce1e:	1f37      	subs	r7, r6, #4
 800ce20:	4682      	mov	sl, r0
 800ce22:	4690      	mov	r8, r2
 800ce24:	9301      	str	r3, [sp, #4]
 800ce26:	f846 5c04 	str.w	r5, [r6, #-4]
 800ce2a:	46b9      	mov	r9, r7
 800ce2c:	463c      	mov	r4, r7
 800ce2e:	9502      	str	r5, [sp, #8]
 800ce30:	46ab      	mov	fp, r5
 800ce32:	784a      	ldrb	r2, [r1, #1]
 800ce34:	1c4b      	adds	r3, r1, #1
 800ce36:	9303      	str	r3, [sp, #12]
 800ce38:	b342      	cbz	r2, 800ce8c <__hexnan+0x88>
 800ce3a:	4610      	mov	r0, r2
 800ce3c:	9105      	str	r1, [sp, #20]
 800ce3e:	9204      	str	r2, [sp, #16]
 800ce40:	f7ff fd76 	bl	800c930 <__hexdig_fun>
 800ce44:	2800      	cmp	r0, #0
 800ce46:	d14f      	bne.n	800cee8 <__hexnan+0xe4>
 800ce48:	9a04      	ldr	r2, [sp, #16]
 800ce4a:	9905      	ldr	r1, [sp, #20]
 800ce4c:	2a20      	cmp	r2, #32
 800ce4e:	d818      	bhi.n	800ce82 <__hexnan+0x7e>
 800ce50:	9b02      	ldr	r3, [sp, #8]
 800ce52:	459b      	cmp	fp, r3
 800ce54:	dd13      	ble.n	800ce7e <__hexnan+0x7a>
 800ce56:	454c      	cmp	r4, r9
 800ce58:	d206      	bcs.n	800ce68 <__hexnan+0x64>
 800ce5a:	2d07      	cmp	r5, #7
 800ce5c:	dc04      	bgt.n	800ce68 <__hexnan+0x64>
 800ce5e:	462a      	mov	r2, r5
 800ce60:	4649      	mov	r1, r9
 800ce62:	4620      	mov	r0, r4
 800ce64:	f7ff ffa8 	bl	800cdb8 <L_shift>
 800ce68:	4544      	cmp	r4, r8
 800ce6a:	d950      	bls.n	800cf0e <__hexnan+0x10a>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	f1a4 0904 	sub.w	r9, r4, #4
 800ce72:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce76:	f8cd b008 	str.w	fp, [sp, #8]
 800ce7a:	464c      	mov	r4, r9
 800ce7c:	461d      	mov	r5, r3
 800ce7e:	9903      	ldr	r1, [sp, #12]
 800ce80:	e7d7      	b.n	800ce32 <__hexnan+0x2e>
 800ce82:	2a29      	cmp	r2, #41	; 0x29
 800ce84:	d155      	bne.n	800cf32 <__hexnan+0x12e>
 800ce86:	3102      	adds	r1, #2
 800ce88:	f8ca 1000 	str.w	r1, [sl]
 800ce8c:	f1bb 0f00 	cmp.w	fp, #0
 800ce90:	d04f      	beq.n	800cf32 <__hexnan+0x12e>
 800ce92:	454c      	cmp	r4, r9
 800ce94:	d206      	bcs.n	800cea4 <__hexnan+0xa0>
 800ce96:	2d07      	cmp	r5, #7
 800ce98:	dc04      	bgt.n	800cea4 <__hexnan+0xa0>
 800ce9a:	462a      	mov	r2, r5
 800ce9c:	4649      	mov	r1, r9
 800ce9e:	4620      	mov	r0, r4
 800cea0:	f7ff ff8a 	bl	800cdb8 <L_shift>
 800cea4:	4544      	cmp	r4, r8
 800cea6:	d934      	bls.n	800cf12 <__hexnan+0x10e>
 800cea8:	f1a8 0204 	sub.w	r2, r8, #4
 800ceac:	4623      	mov	r3, r4
 800ceae:	f853 1b04 	ldr.w	r1, [r3], #4
 800ceb2:	f842 1f04 	str.w	r1, [r2, #4]!
 800ceb6:	429f      	cmp	r7, r3
 800ceb8:	d2f9      	bcs.n	800ceae <__hexnan+0xaa>
 800ceba:	1b3b      	subs	r3, r7, r4
 800cebc:	f023 0303 	bic.w	r3, r3, #3
 800cec0:	3304      	adds	r3, #4
 800cec2:	3e03      	subs	r6, #3
 800cec4:	3401      	adds	r4, #1
 800cec6:	42a6      	cmp	r6, r4
 800cec8:	bf38      	it	cc
 800ceca:	2304      	movcc	r3, #4
 800cecc:	4443      	add	r3, r8
 800cece:	2200      	movs	r2, #0
 800ced0:	f843 2b04 	str.w	r2, [r3], #4
 800ced4:	429f      	cmp	r7, r3
 800ced6:	d2fb      	bcs.n	800ced0 <__hexnan+0xcc>
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	b91b      	cbnz	r3, 800cee4 <__hexnan+0xe0>
 800cedc:	4547      	cmp	r7, r8
 800cede:	d126      	bne.n	800cf2e <__hexnan+0x12a>
 800cee0:	2301      	movs	r3, #1
 800cee2:	603b      	str	r3, [r7, #0]
 800cee4:	2005      	movs	r0, #5
 800cee6:	e025      	b.n	800cf34 <__hexnan+0x130>
 800cee8:	3501      	adds	r5, #1
 800ceea:	2d08      	cmp	r5, #8
 800ceec:	f10b 0b01 	add.w	fp, fp, #1
 800cef0:	dd06      	ble.n	800cf00 <__hexnan+0xfc>
 800cef2:	4544      	cmp	r4, r8
 800cef4:	d9c3      	bls.n	800ce7e <__hexnan+0x7a>
 800cef6:	2300      	movs	r3, #0
 800cef8:	f844 3c04 	str.w	r3, [r4, #-4]
 800cefc:	2501      	movs	r5, #1
 800cefe:	3c04      	subs	r4, #4
 800cf00:	6822      	ldr	r2, [r4, #0]
 800cf02:	f000 000f 	and.w	r0, r0, #15
 800cf06:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cf0a:	6020      	str	r0, [r4, #0]
 800cf0c:	e7b7      	b.n	800ce7e <__hexnan+0x7a>
 800cf0e:	2508      	movs	r5, #8
 800cf10:	e7b5      	b.n	800ce7e <__hexnan+0x7a>
 800cf12:	9b01      	ldr	r3, [sp, #4]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d0df      	beq.n	800ced8 <__hexnan+0xd4>
 800cf18:	f1c3 0320 	rsb	r3, r3, #32
 800cf1c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf20:	40da      	lsrs	r2, r3
 800cf22:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cf26:	4013      	ands	r3, r2
 800cf28:	f846 3c04 	str.w	r3, [r6, #-4]
 800cf2c:	e7d4      	b.n	800ced8 <__hexnan+0xd4>
 800cf2e:	3f04      	subs	r7, #4
 800cf30:	e7d2      	b.n	800ced8 <__hexnan+0xd4>
 800cf32:	2004      	movs	r0, #4
 800cf34:	b007      	add	sp, #28
 800cf36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf3a <__ascii_mbtowc>:
 800cf3a:	b082      	sub	sp, #8
 800cf3c:	b901      	cbnz	r1, 800cf40 <__ascii_mbtowc+0x6>
 800cf3e:	a901      	add	r1, sp, #4
 800cf40:	b142      	cbz	r2, 800cf54 <__ascii_mbtowc+0x1a>
 800cf42:	b14b      	cbz	r3, 800cf58 <__ascii_mbtowc+0x1e>
 800cf44:	7813      	ldrb	r3, [r2, #0]
 800cf46:	600b      	str	r3, [r1, #0]
 800cf48:	7812      	ldrb	r2, [r2, #0]
 800cf4a:	1e10      	subs	r0, r2, #0
 800cf4c:	bf18      	it	ne
 800cf4e:	2001      	movne	r0, #1
 800cf50:	b002      	add	sp, #8
 800cf52:	4770      	bx	lr
 800cf54:	4610      	mov	r0, r2
 800cf56:	e7fb      	b.n	800cf50 <__ascii_mbtowc+0x16>
 800cf58:	f06f 0001 	mvn.w	r0, #1
 800cf5c:	e7f8      	b.n	800cf50 <__ascii_mbtowc+0x16>
	...

0800cf60 <_Balloc>:
 800cf60:	b570      	push	{r4, r5, r6, lr}
 800cf62:	69c6      	ldr	r6, [r0, #28]
 800cf64:	4604      	mov	r4, r0
 800cf66:	460d      	mov	r5, r1
 800cf68:	b976      	cbnz	r6, 800cf88 <_Balloc+0x28>
 800cf6a:	2010      	movs	r0, #16
 800cf6c:	f7fc ffa8 	bl	8009ec0 <malloc>
 800cf70:	4602      	mov	r2, r0
 800cf72:	61e0      	str	r0, [r4, #28]
 800cf74:	b920      	cbnz	r0, 800cf80 <_Balloc+0x20>
 800cf76:	4b18      	ldr	r3, [pc, #96]	; (800cfd8 <_Balloc+0x78>)
 800cf78:	4818      	ldr	r0, [pc, #96]	; (800cfdc <_Balloc+0x7c>)
 800cf7a:	216b      	movs	r1, #107	; 0x6b
 800cf7c:	f7fe fda0 	bl	800bac0 <__assert_func>
 800cf80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf84:	6006      	str	r6, [r0, #0]
 800cf86:	60c6      	str	r6, [r0, #12]
 800cf88:	69e6      	ldr	r6, [r4, #28]
 800cf8a:	68f3      	ldr	r3, [r6, #12]
 800cf8c:	b183      	cbz	r3, 800cfb0 <_Balloc+0x50>
 800cf8e:	69e3      	ldr	r3, [r4, #28]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf96:	b9b8      	cbnz	r0, 800cfc8 <_Balloc+0x68>
 800cf98:	2101      	movs	r1, #1
 800cf9a:	fa01 f605 	lsl.w	r6, r1, r5
 800cf9e:	1d72      	adds	r2, r6, #5
 800cfa0:	0092      	lsls	r2, r2, #2
 800cfa2:	4620      	mov	r0, r4
 800cfa4:	f000 fecf 	bl	800dd46 <_calloc_r>
 800cfa8:	b160      	cbz	r0, 800cfc4 <_Balloc+0x64>
 800cfaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cfae:	e00e      	b.n	800cfce <_Balloc+0x6e>
 800cfb0:	2221      	movs	r2, #33	; 0x21
 800cfb2:	2104      	movs	r1, #4
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f000 fec6 	bl	800dd46 <_calloc_r>
 800cfba:	69e3      	ldr	r3, [r4, #28]
 800cfbc:	60f0      	str	r0, [r6, #12]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d1e4      	bne.n	800cf8e <_Balloc+0x2e>
 800cfc4:	2000      	movs	r0, #0
 800cfc6:	bd70      	pop	{r4, r5, r6, pc}
 800cfc8:	6802      	ldr	r2, [r0, #0]
 800cfca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cfce:	2300      	movs	r3, #0
 800cfd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cfd4:	e7f7      	b.n	800cfc6 <_Balloc+0x66>
 800cfd6:	bf00      	nop
 800cfd8:	0800f87d 	.word	0x0800f87d
 800cfdc:	0800fa08 	.word	0x0800fa08

0800cfe0 <_Bfree>:
 800cfe0:	b570      	push	{r4, r5, r6, lr}
 800cfe2:	69c6      	ldr	r6, [r0, #28]
 800cfe4:	4605      	mov	r5, r0
 800cfe6:	460c      	mov	r4, r1
 800cfe8:	b976      	cbnz	r6, 800d008 <_Bfree+0x28>
 800cfea:	2010      	movs	r0, #16
 800cfec:	f7fc ff68 	bl	8009ec0 <malloc>
 800cff0:	4602      	mov	r2, r0
 800cff2:	61e8      	str	r0, [r5, #28]
 800cff4:	b920      	cbnz	r0, 800d000 <_Bfree+0x20>
 800cff6:	4b09      	ldr	r3, [pc, #36]	; (800d01c <_Bfree+0x3c>)
 800cff8:	4809      	ldr	r0, [pc, #36]	; (800d020 <_Bfree+0x40>)
 800cffa:	218f      	movs	r1, #143	; 0x8f
 800cffc:	f7fe fd60 	bl	800bac0 <__assert_func>
 800d000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d004:	6006      	str	r6, [r0, #0]
 800d006:	60c6      	str	r6, [r0, #12]
 800d008:	b13c      	cbz	r4, 800d01a <_Bfree+0x3a>
 800d00a:	69eb      	ldr	r3, [r5, #28]
 800d00c:	6862      	ldr	r2, [r4, #4]
 800d00e:	68db      	ldr	r3, [r3, #12]
 800d010:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d014:	6021      	str	r1, [r4, #0]
 800d016:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d01a:	bd70      	pop	{r4, r5, r6, pc}
 800d01c:	0800f87d 	.word	0x0800f87d
 800d020:	0800fa08 	.word	0x0800fa08

0800d024 <__multadd>:
 800d024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d028:	690d      	ldr	r5, [r1, #16]
 800d02a:	4607      	mov	r7, r0
 800d02c:	460c      	mov	r4, r1
 800d02e:	461e      	mov	r6, r3
 800d030:	f101 0c14 	add.w	ip, r1, #20
 800d034:	2000      	movs	r0, #0
 800d036:	f8dc 3000 	ldr.w	r3, [ip]
 800d03a:	b299      	uxth	r1, r3
 800d03c:	fb02 6101 	mla	r1, r2, r1, r6
 800d040:	0c1e      	lsrs	r6, r3, #16
 800d042:	0c0b      	lsrs	r3, r1, #16
 800d044:	fb02 3306 	mla	r3, r2, r6, r3
 800d048:	b289      	uxth	r1, r1
 800d04a:	3001      	adds	r0, #1
 800d04c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d050:	4285      	cmp	r5, r0
 800d052:	f84c 1b04 	str.w	r1, [ip], #4
 800d056:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d05a:	dcec      	bgt.n	800d036 <__multadd+0x12>
 800d05c:	b30e      	cbz	r6, 800d0a2 <__multadd+0x7e>
 800d05e:	68a3      	ldr	r3, [r4, #8]
 800d060:	42ab      	cmp	r3, r5
 800d062:	dc19      	bgt.n	800d098 <__multadd+0x74>
 800d064:	6861      	ldr	r1, [r4, #4]
 800d066:	4638      	mov	r0, r7
 800d068:	3101      	adds	r1, #1
 800d06a:	f7ff ff79 	bl	800cf60 <_Balloc>
 800d06e:	4680      	mov	r8, r0
 800d070:	b928      	cbnz	r0, 800d07e <__multadd+0x5a>
 800d072:	4602      	mov	r2, r0
 800d074:	4b0c      	ldr	r3, [pc, #48]	; (800d0a8 <__multadd+0x84>)
 800d076:	480d      	ldr	r0, [pc, #52]	; (800d0ac <__multadd+0x88>)
 800d078:	21ba      	movs	r1, #186	; 0xba
 800d07a:	f7fe fd21 	bl	800bac0 <__assert_func>
 800d07e:	6922      	ldr	r2, [r4, #16]
 800d080:	3202      	adds	r2, #2
 800d082:	f104 010c 	add.w	r1, r4, #12
 800d086:	0092      	lsls	r2, r2, #2
 800d088:	300c      	adds	r0, #12
 800d08a:	f7fe fd02 	bl	800ba92 <memcpy>
 800d08e:	4621      	mov	r1, r4
 800d090:	4638      	mov	r0, r7
 800d092:	f7ff ffa5 	bl	800cfe0 <_Bfree>
 800d096:	4644      	mov	r4, r8
 800d098:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d09c:	3501      	adds	r5, #1
 800d09e:	615e      	str	r6, [r3, #20]
 800d0a0:	6125      	str	r5, [r4, #16]
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0a8:	0800f997 	.word	0x0800f997
 800d0ac:	0800fa08 	.word	0x0800fa08

0800d0b0 <__s2b>:
 800d0b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0b4:	460c      	mov	r4, r1
 800d0b6:	4615      	mov	r5, r2
 800d0b8:	461f      	mov	r7, r3
 800d0ba:	2209      	movs	r2, #9
 800d0bc:	3308      	adds	r3, #8
 800d0be:	4606      	mov	r6, r0
 800d0c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d0c4:	2100      	movs	r1, #0
 800d0c6:	2201      	movs	r2, #1
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	db09      	blt.n	800d0e0 <__s2b+0x30>
 800d0cc:	4630      	mov	r0, r6
 800d0ce:	f7ff ff47 	bl	800cf60 <_Balloc>
 800d0d2:	b940      	cbnz	r0, 800d0e6 <__s2b+0x36>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	4b19      	ldr	r3, [pc, #100]	; (800d13c <__s2b+0x8c>)
 800d0d8:	4819      	ldr	r0, [pc, #100]	; (800d140 <__s2b+0x90>)
 800d0da:	21d3      	movs	r1, #211	; 0xd3
 800d0dc:	f7fe fcf0 	bl	800bac0 <__assert_func>
 800d0e0:	0052      	lsls	r2, r2, #1
 800d0e2:	3101      	adds	r1, #1
 800d0e4:	e7f0      	b.n	800d0c8 <__s2b+0x18>
 800d0e6:	9b08      	ldr	r3, [sp, #32]
 800d0e8:	6143      	str	r3, [r0, #20]
 800d0ea:	2d09      	cmp	r5, #9
 800d0ec:	f04f 0301 	mov.w	r3, #1
 800d0f0:	6103      	str	r3, [r0, #16]
 800d0f2:	dd16      	ble.n	800d122 <__s2b+0x72>
 800d0f4:	f104 0909 	add.w	r9, r4, #9
 800d0f8:	46c8      	mov	r8, r9
 800d0fa:	442c      	add	r4, r5
 800d0fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d100:	4601      	mov	r1, r0
 800d102:	3b30      	subs	r3, #48	; 0x30
 800d104:	220a      	movs	r2, #10
 800d106:	4630      	mov	r0, r6
 800d108:	f7ff ff8c 	bl	800d024 <__multadd>
 800d10c:	45a0      	cmp	r8, r4
 800d10e:	d1f5      	bne.n	800d0fc <__s2b+0x4c>
 800d110:	f1a5 0408 	sub.w	r4, r5, #8
 800d114:	444c      	add	r4, r9
 800d116:	1b2d      	subs	r5, r5, r4
 800d118:	1963      	adds	r3, r4, r5
 800d11a:	42bb      	cmp	r3, r7
 800d11c:	db04      	blt.n	800d128 <__s2b+0x78>
 800d11e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d122:	340a      	adds	r4, #10
 800d124:	2509      	movs	r5, #9
 800d126:	e7f6      	b.n	800d116 <__s2b+0x66>
 800d128:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d12c:	4601      	mov	r1, r0
 800d12e:	3b30      	subs	r3, #48	; 0x30
 800d130:	220a      	movs	r2, #10
 800d132:	4630      	mov	r0, r6
 800d134:	f7ff ff76 	bl	800d024 <__multadd>
 800d138:	e7ee      	b.n	800d118 <__s2b+0x68>
 800d13a:	bf00      	nop
 800d13c:	0800f997 	.word	0x0800f997
 800d140:	0800fa08 	.word	0x0800fa08

0800d144 <__hi0bits>:
 800d144:	0c03      	lsrs	r3, r0, #16
 800d146:	041b      	lsls	r3, r3, #16
 800d148:	b9d3      	cbnz	r3, 800d180 <__hi0bits+0x3c>
 800d14a:	0400      	lsls	r0, r0, #16
 800d14c:	2310      	movs	r3, #16
 800d14e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d152:	bf04      	itt	eq
 800d154:	0200      	lsleq	r0, r0, #8
 800d156:	3308      	addeq	r3, #8
 800d158:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d15c:	bf04      	itt	eq
 800d15e:	0100      	lsleq	r0, r0, #4
 800d160:	3304      	addeq	r3, #4
 800d162:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d166:	bf04      	itt	eq
 800d168:	0080      	lsleq	r0, r0, #2
 800d16a:	3302      	addeq	r3, #2
 800d16c:	2800      	cmp	r0, #0
 800d16e:	db05      	blt.n	800d17c <__hi0bits+0x38>
 800d170:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d174:	f103 0301 	add.w	r3, r3, #1
 800d178:	bf08      	it	eq
 800d17a:	2320      	moveq	r3, #32
 800d17c:	4618      	mov	r0, r3
 800d17e:	4770      	bx	lr
 800d180:	2300      	movs	r3, #0
 800d182:	e7e4      	b.n	800d14e <__hi0bits+0xa>

0800d184 <__lo0bits>:
 800d184:	6803      	ldr	r3, [r0, #0]
 800d186:	f013 0207 	ands.w	r2, r3, #7
 800d18a:	d00c      	beq.n	800d1a6 <__lo0bits+0x22>
 800d18c:	07d9      	lsls	r1, r3, #31
 800d18e:	d422      	bmi.n	800d1d6 <__lo0bits+0x52>
 800d190:	079a      	lsls	r2, r3, #30
 800d192:	bf49      	itett	mi
 800d194:	085b      	lsrmi	r3, r3, #1
 800d196:	089b      	lsrpl	r3, r3, #2
 800d198:	6003      	strmi	r3, [r0, #0]
 800d19a:	2201      	movmi	r2, #1
 800d19c:	bf5c      	itt	pl
 800d19e:	6003      	strpl	r3, [r0, #0]
 800d1a0:	2202      	movpl	r2, #2
 800d1a2:	4610      	mov	r0, r2
 800d1a4:	4770      	bx	lr
 800d1a6:	b299      	uxth	r1, r3
 800d1a8:	b909      	cbnz	r1, 800d1ae <__lo0bits+0x2a>
 800d1aa:	0c1b      	lsrs	r3, r3, #16
 800d1ac:	2210      	movs	r2, #16
 800d1ae:	b2d9      	uxtb	r1, r3
 800d1b0:	b909      	cbnz	r1, 800d1b6 <__lo0bits+0x32>
 800d1b2:	3208      	adds	r2, #8
 800d1b4:	0a1b      	lsrs	r3, r3, #8
 800d1b6:	0719      	lsls	r1, r3, #28
 800d1b8:	bf04      	itt	eq
 800d1ba:	091b      	lsreq	r3, r3, #4
 800d1bc:	3204      	addeq	r2, #4
 800d1be:	0799      	lsls	r1, r3, #30
 800d1c0:	bf04      	itt	eq
 800d1c2:	089b      	lsreq	r3, r3, #2
 800d1c4:	3202      	addeq	r2, #2
 800d1c6:	07d9      	lsls	r1, r3, #31
 800d1c8:	d403      	bmi.n	800d1d2 <__lo0bits+0x4e>
 800d1ca:	085b      	lsrs	r3, r3, #1
 800d1cc:	f102 0201 	add.w	r2, r2, #1
 800d1d0:	d003      	beq.n	800d1da <__lo0bits+0x56>
 800d1d2:	6003      	str	r3, [r0, #0]
 800d1d4:	e7e5      	b.n	800d1a2 <__lo0bits+0x1e>
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	e7e3      	b.n	800d1a2 <__lo0bits+0x1e>
 800d1da:	2220      	movs	r2, #32
 800d1dc:	e7e1      	b.n	800d1a2 <__lo0bits+0x1e>
	...

0800d1e0 <__i2b>:
 800d1e0:	b510      	push	{r4, lr}
 800d1e2:	460c      	mov	r4, r1
 800d1e4:	2101      	movs	r1, #1
 800d1e6:	f7ff febb 	bl	800cf60 <_Balloc>
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	b928      	cbnz	r0, 800d1fa <__i2b+0x1a>
 800d1ee:	4b05      	ldr	r3, [pc, #20]	; (800d204 <__i2b+0x24>)
 800d1f0:	4805      	ldr	r0, [pc, #20]	; (800d208 <__i2b+0x28>)
 800d1f2:	f240 1145 	movw	r1, #325	; 0x145
 800d1f6:	f7fe fc63 	bl	800bac0 <__assert_func>
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	6144      	str	r4, [r0, #20]
 800d1fe:	6103      	str	r3, [r0, #16]
 800d200:	bd10      	pop	{r4, pc}
 800d202:	bf00      	nop
 800d204:	0800f997 	.word	0x0800f997
 800d208:	0800fa08 	.word	0x0800fa08

0800d20c <__multiply>:
 800d20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d210:	4691      	mov	r9, r2
 800d212:	690a      	ldr	r2, [r1, #16]
 800d214:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d218:	429a      	cmp	r2, r3
 800d21a:	bfb8      	it	lt
 800d21c:	460b      	movlt	r3, r1
 800d21e:	460c      	mov	r4, r1
 800d220:	bfbc      	itt	lt
 800d222:	464c      	movlt	r4, r9
 800d224:	4699      	movlt	r9, r3
 800d226:	6927      	ldr	r7, [r4, #16]
 800d228:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d22c:	68a3      	ldr	r3, [r4, #8]
 800d22e:	6861      	ldr	r1, [r4, #4]
 800d230:	eb07 060a 	add.w	r6, r7, sl
 800d234:	42b3      	cmp	r3, r6
 800d236:	b085      	sub	sp, #20
 800d238:	bfb8      	it	lt
 800d23a:	3101      	addlt	r1, #1
 800d23c:	f7ff fe90 	bl	800cf60 <_Balloc>
 800d240:	b930      	cbnz	r0, 800d250 <__multiply+0x44>
 800d242:	4602      	mov	r2, r0
 800d244:	4b44      	ldr	r3, [pc, #272]	; (800d358 <__multiply+0x14c>)
 800d246:	4845      	ldr	r0, [pc, #276]	; (800d35c <__multiply+0x150>)
 800d248:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d24c:	f7fe fc38 	bl	800bac0 <__assert_func>
 800d250:	f100 0514 	add.w	r5, r0, #20
 800d254:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d258:	462b      	mov	r3, r5
 800d25a:	2200      	movs	r2, #0
 800d25c:	4543      	cmp	r3, r8
 800d25e:	d321      	bcc.n	800d2a4 <__multiply+0x98>
 800d260:	f104 0314 	add.w	r3, r4, #20
 800d264:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d268:	f109 0314 	add.w	r3, r9, #20
 800d26c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d270:	9202      	str	r2, [sp, #8]
 800d272:	1b3a      	subs	r2, r7, r4
 800d274:	3a15      	subs	r2, #21
 800d276:	f022 0203 	bic.w	r2, r2, #3
 800d27a:	3204      	adds	r2, #4
 800d27c:	f104 0115 	add.w	r1, r4, #21
 800d280:	428f      	cmp	r7, r1
 800d282:	bf38      	it	cc
 800d284:	2204      	movcc	r2, #4
 800d286:	9201      	str	r2, [sp, #4]
 800d288:	9a02      	ldr	r2, [sp, #8]
 800d28a:	9303      	str	r3, [sp, #12]
 800d28c:	429a      	cmp	r2, r3
 800d28e:	d80c      	bhi.n	800d2aa <__multiply+0x9e>
 800d290:	2e00      	cmp	r6, #0
 800d292:	dd03      	ble.n	800d29c <__multiply+0x90>
 800d294:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d05b      	beq.n	800d354 <__multiply+0x148>
 800d29c:	6106      	str	r6, [r0, #16]
 800d29e:	b005      	add	sp, #20
 800d2a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2a4:	f843 2b04 	str.w	r2, [r3], #4
 800d2a8:	e7d8      	b.n	800d25c <__multiply+0x50>
 800d2aa:	f8b3 a000 	ldrh.w	sl, [r3]
 800d2ae:	f1ba 0f00 	cmp.w	sl, #0
 800d2b2:	d024      	beq.n	800d2fe <__multiply+0xf2>
 800d2b4:	f104 0e14 	add.w	lr, r4, #20
 800d2b8:	46a9      	mov	r9, r5
 800d2ba:	f04f 0c00 	mov.w	ip, #0
 800d2be:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d2c2:	f8d9 1000 	ldr.w	r1, [r9]
 800d2c6:	fa1f fb82 	uxth.w	fp, r2
 800d2ca:	b289      	uxth	r1, r1
 800d2cc:	fb0a 110b 	mla	r1, sl, fp, r1
 800d2d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d2d4:	f8d9 2000 	ldr.w	r2, [r9]
 800d2d8:	4461      	add	r1, ip
 800d2da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d2de:	fb0a c20b 	mla	r2, sl, fp, ip
 800d2e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d2e6:	b289      	uxth	r1, r1
 800d2e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d2ec:	4577      	cmp	r7, lr
 800d2ee:	f849 1b04 	str.w	r1, [r9], #4
 800d2f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d2f6:	d8e2      	bhi.n	800d2be <__multiply+0xb2>
 800d2f8:	9a01      	ldr	r2, [sp, #4]
 800d2fa:	f845 c002 	str.w	ip, [r5, r2]
 800d2fe:	9a03      	ldr	r2, [sp, #12]
 800d300:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d304:	3304      	adds	r3, #4
 800d306:	f1b9 0f00 	cmp.w	r9, #0
 800d30a:	d021      	beq.n	800d350 <__multiply+0x144>
 800d30c:	6829      	ldr	r1, [r5, #0]
 800d30e:	f104 0c14 	add.w	ip, r4, #20
 800d312:	46ae      	mov	lr, r5
 800d314:	f04f 0a00 	mov.w	sl, #0
 800d318:	f8bc b000 	ldrh.w	fp, [ip]
 800d31c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d320:	fb09 220b 	mla	r2, r9, fp, r2
 800d324:	4452      	add	r2, sl
 800d326:	b289      	uxth	r1, r1
 800d328:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d32c:	f84e 1b04 	str.w	r1, [lr], #4
 800d330:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d334:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d338:	f8be 1000 	ldrh.w	r1, [lr]
 800d33c:	fb09 110a 	mla	r1, r9, sl, r1
 800d340:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d344:	4567      	cmp	r7, ip
 800d346:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d34a:	d8e5      	bhi.n	800d318 <__multiply+0x10c>
 800d34c:	9a01      	ldr	r2, [sp, #4]
 800d34e:	50a9      	str	r1, [r5, r2]
 800d350:	3504      	adds	r5, #4
 800d352:	e799      	b.n	800d288 <__multiply+0x7c>
 800d354:	3e01      	subs	r6, #1
 800d356:	e79b      	b.n	800d290 <__multiply+0x84>
 800d358:	0800f997 	.word	0x0800f997
 800d35c:	0800fa08 	.word	0x0800fa08

0800d360 <__pow5mult>:
 800d360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d364:	4615      	mov	r5, r2
 800d366:	f012 0203 	ands.w	r2, r2, #3
 800d36a:	4606      	mov	r6, r0
 800d36c:	460f      	mov	r7, r1
 800d36e:	d007      	beq.n	800d380 <__pow5mult+0x20>
 800d370:	4c25      	ldr	r4, [pc, #148]	; (800d408 <__pow5mult+0xa8>)
 800d372:	3a01      	subs	r2, #1
 800d374:	2300      	movs	r3, #0
 800d376:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d37a:	f7ff fe53 	bl	800d024 <__multadd>
 800d37e:	4607      	mov	r7, r0
 800d380:	10ad      	asrs	r5, r5, #2
 800d382:	d03d      	beq.n	800d400 <__pow5mult+0xa0>
 800d384:	69f4      	ldr	r4, [r6, #28]
 800d386:	b97c      	cbnz	r4, 800d3a8 <__pow5mult+0x48>
 800d388:	2010      	movs	r0, #16
 800d38a:	f7fc fd99 	bl	8009ec0 <malloc>
 800d38e:	4602      	mov	r2, r0
 800d390:	61f0      	str	r0, [r6, #28]
 800d392:	b928      	cbnz	r0, 800d3a0 <__pow5mult+0x40>
 800d394:	4b1d      	ldr	r3, [pc, #116]	; (800d40c <__pow5mult+0xac>)
 800d396:	481e      	ldr	r0, [pc, #120]	; (800d410 <__pow5mult+0xb0>)
 800d398:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d39c:	f7fe fb90 	bl	800bac0 <__assert_func>
 800d3a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d3a4:	6004      	str	r4, [r0, #0]
 800d3a6:	60c4      	str	r4, [r0, #12]
 800d3a8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d3ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d3b0:	b94c      	cbnz	r4, 800d3c6 <__pow5mult+0x66>
 800d3b2:	f240 2171 	movw	r1, #625	; 0x271
 800d3b6:	4630      	mov	r0, r6
 800d3b8:	f7ff ff12 	bl	800d1e0 <__i2b>
 800d3bc:	2300      	movs	r3, #0
 800d3be:	f8c8 0008 	str.w	r0, [r8, #8]
 800d3c2:	4604      	mov	r4, r0
 800d3c4:	6003      	str	r3, [r0, #0]
 800d3c6:	f04f 0900 	mov.w	r9, #0
 800d3ca:	07eb      	lsls	r3, r5, #31
 800d3cc:	d50a      	bpl.n	800d3e4 <__pow5mult+0x84>
 800d3ce:	4639      	mov	r1, r7
 800d3d0:	4622      	mov	r2, r4
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	f7ff ff1a 	bl	800d20c <__multiply>
 800d3d8:	4639      	mov	r1, r7
 800d3da:	4680      	mov	r8, r0
 800d3dc:	4630      	mov	r0, r6
 800d3de:	f7ff fdff 	bl	800cfe0 <_Bfree>
 800d3e2:	4647      	mov	r7, r8
 800d3e4:	106d      	asrs	r5, r5, #1
 800d3e6:	d00b      	beq.n	800d400 <__pow5mult+0xa0>
 800d3e8:	6820      	ldr	r0, [r4, #0]
 800d3ea:	b938      	cbnz	r0, 800d3fc <__pow5mult+0x9c>
 800d3ec:	4622      	mov	r2, r4
 800d3ee:	4621      	mov	r1, r4
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	f7ff ff0b 	bl	800d20c <__multiply>
 800d3f6:	6020      	str	r0, [r4, #0]
 800d3f8:	f8c0 9000 	str.w	r9, [r0]
 800d3fc:	4604      	mov	r4, r0
 800d3fe:	e7e4      	b.n	800d3ca <__pow5mult+0x6a>
 800d400:	4638      	mov	r0, r7
 800d402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d406:	bf00      	nop
 800d408:	0800fb58 	.word	0x0800fb58
 800d40c:	0800f87d 	.word	0x0800f87d
 800d410:	0800fa08 	.word	0x0800fa08

0800d414 <__lshift>:
 800d414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d418:	460c      	mov	r4, r1
 800d41a:	6849      	ldr	r1, [r1, #4]
 800d41c:	6923      	ldr	r3, [r4, #16]
 800d41e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d422:	68a3      	ldr	r3, [r4, #8]
 800d424:	4607      	mov	r7, r0
 800d426:	4691      	mov	r9, r2
 800d428:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d42c:	f108 0601 	add.w	r6, r8, #1
 800d430:	42b3      	cmp	r3, r6
 800d432:	db0b      	blt.n	800d44c <__lshift+0x38>
 800d434:	4638      	mov	r0, r7
 800d436:	f7ff fd93 	bl	800cf60 <_Balloc>
 800d43a:	4605      	mov	r5, r0
 800d43c:	b948      	cbnz	r0, 800d452 <__lshift+0x3e>
 800d43e:	4602      	mov	r2, r0
 800d440:	4b28      	ldr	r3, [pc, #160]	; (800d4e4 <__lshift+0xd0>)
 800d442:	4829      	ldr	r0, [pc, #164]	; (800d4e8 <__lshift+0xd4>)
 800d444:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d448:	f7fe fb3a 	bl	800bac0 <__assert_func>
 800d44c:	3101      	adds	r1, #1
 800d44e:	005b      	lsls	r3, r3, #1
 800d450:	e7ee      	b.n	800d430 <__lshift+0x1c>
 800d452:	2300      	movs	r3, #0
 800d454:	f100 0114 	add.w	r1, r0, #20
 800d458:	f100 0210 	add.w	r2, r0, #16
 800d45c:	4618      	mov	r0, r3
 800d45e:	4553      	cmp	r3, sl
 800d460:	db33      	blt.n	800d4ca <__lshift+0xb6>
 800d462:	6920      	ldr	r0, [r4, #16]
 800d464:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d468:	f104 0314 	add.w	r3, r4, #20
 800d46c:	f019 091f 	ands.w	r9, r9, #31
 800d470:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d474:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d478:	d02b      	beq.n	800d4d2 <__lshift+0xbe>
 800d47a:	f1c9 0e20 	rsb	lr, r9, #32
 800d47e:	468a      	mov	sl, r1
 800d480:	2200      	movs	r2, #0
 800d482:	6818      	ldr	r0, [r3, #0]
 800d484:	fa00 f009 	lsl.w	r0, r0, r9
 800d488:	4310      	orrs	r0, r2
 800d48a:	f84a 0b04 	str.w	r0, [sl], #4
 800d48e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d492:	459c      	cmp	ip, r3
 800d494:	fa22 f20e 	lsr.w	r2, r2, lr
 800d498:	d8f3      	bhi.n	800d482 <__lshift+0x6e>
 800d49a:	ebac 0304 	sub.w	r3, ip, r4
 800d49e:	3b15      	subs	r3, #21
 800d4a0:	f023 0303 	bic.w	r3, r3, #3
 800d4a4:	3304      	adds	r3, #4
 800d4a6:	f104 0015 	add.w	r0, r4, #21
 800d4aa:	4584      	cmp	ip, r0
 800d4ac:	bf38      	it	cc
 800d4ae:	2304      	movcc	r3, #4
 800d4b0:	50ca      	str	r2, [r1, r3]
 800d4b2:	b10a      	cbz	r2, 800d4b8 <__lshift+0xa4>
 800d4b4:	f108 0602 	add.w	r6, r8, #2
 800d4b8:	3e01      	subs	r6, #1
 800d4ba:	4638      	mov	r0, r7
 800d4bc:	612e      	str	r6, [r5, #16]
 800d4be:	4621      	mov	r1, r4
 800d4c0:	f7ff fd8e 	bl	800cfe0 <_Bfree>
 800d4c4:	4628      	mov	r0, r5
 800d4c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	e7c5      	b.n	800d45e <__lshift+0x4a>
 800d4d2:	3904      	subs	r1, #4
 800d4d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d4dc:	459c      	cmp	ip, r3
 800d4de:	d8f9      	bhi.n	800d4d4 <__lshift+0xc0>
 800d4e0:	e7ea      	b.n	800d4b8 <__lshift+0xa4>
 800d4e2:	bf00      	nop
 800d4e4:	0800f997 	.word	0x0800f997
 800d4e8:	0800fa08 	.word	0x0800fa08

0800d4ec <__mcmp>:
 800d4ec:	b530      	push	{r4, r5, lr}
 800d4ee:	6902      	ldr	r2, [r0, #16]
 800d4f0:	690c      	ldr	r4, [r1, #16]
 800d4f2:	1b12      	subs	r2, r2, r4
 800d4f4:	d10e      	bne.n	800d514 <__mcmp+0x28>
 800d4f6:	f100 0314 	add.w	r3, r0, #20
 800d4fa:	3114      	adds	r1, #20
 800d4fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d500:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d504:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d508:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d50c:	42a5      	cmp	r5, r4
 800d50e:	d003      	beq.n	800d518 <__mcmp+0x2c>
 800d510:	d305      	bcc.n	800d51e <__mcmp+0x32>
 800d512:	2201      	movs	r2, #1
 800d514:	4610      	mov	r0, r2
 800d516:	bd30      	pop	{r4, r5, pc}
 800d518:	4283      	cmp	r3, r0
 800d51a:	d3f3      	bcc.n	800d504 <__mcmp+0x18>
 800d51c:	e7fa      	b.n	800d514 <__mcmp+0x28>
 800d51e:	f04f 32ff 	mov.w	r2, #4294967295
 800d522:	e7f7      	b.n	800d514 <__mcmp+0x28>

0800d524 <__mdiff>:
 800d524:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d528:	460c      	mov	r4, r1
 800d52a:	4606      	mov	r6, r0
 800d52c:	4611      	mov	r1, r2
 800d52e:	4620      	mov	r0, r4
 800d530:	4690      	mov	r8, r2
 800d532:	f7ff ffdb 	bl	800d4ec <__mcmp>
 800d536:	1e05      	subs	r5, r0, #0
 800d538:	d110      	bne.n	800d55c <__mdiff+0x38>
 800d53a:	4629      	mov	r1, r5
 800d53c:	4630      	mov	r0, r6
 800d53e:	f7ff fd0f 	bl	800cf60 <_Balloc>
 800d542:	b930      	cbnz	r0, 800d552 <__mdiff+0x2e>
 800d544:	4b3a      	ldr	r3, [pc, #232]	; (800d630 <__mdiff+0x10c>)
 800d546:	4602      	mov	r2, r0
 800d548:	f240 2137 	movw	r1, #567	; 0x237
 800d54c:	4839      	ldr	r0, [pc, #228]	; (800d634 <__mdiff+0x110>)
 800d54e:	f7fe fab7 	bl	800bac0 <__assert_func>
 800d552:	2301      	movs	r3, #1
 800d554:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d558:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d55c:	bfa4      	itt	ge
 800d55e:	4643      	movge	r3, r8
 800d560:	46a0      	movge	r8, r4
 800d562:	4630      	mov	r0, r6
 800d564:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d568:	bfa6      	itte	ge
 800d56a:	461c      	movge	r4, r3
 800d56c:	2500      	movge	r5, #0
 800d56e:	2501      	movlt	r5, #1
 800d570:	f7ff fcf6 	bl	800cf60 <_Balloc>
 800d574:	b920      	cbnz	r0, 800d580 <__mdiff+0x5c>
 800d576:	4b2e      	ldr	r3, [pc, #184]	; (800d630 <__mdiff+0x10c>)
 800d578:	4602      	mov	r2, r0
 800d57a:	f240 2145 	movw	r1, #581	; 0x245
 800d57e:	e7e5      	b.n	800d54c <__mdiff+0x28>
 800d580:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d584:	6926      	ldr	r6, [r4, #16]
 800d586:	60c5      	str	r5, [r0, #12]
 800d588:	f104 0914 	add.w	r9, r4, #20
 800d58c:	f108 0514 	add.w	r5, r8, #20
 800d590:	f100 0e14 	add.w	lr, r0, #20
 800d594:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d598:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d59c:	f108 0210 	add.w	r2, r8, #16
 800d5a0:	46f2      	mov	sl, lr
 800d5a2:	2100      	movs	r1, #0
 800d5a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d5a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d5ac:	fa11 f88b 	uxtah	r8, r1, fp
 800d5b0:	b299      	uxth	r1, r3
 800d5b2:	0c1b      	lsrs	r3, r3, #16
 800d5b4:	eba8 0801 	sub.w	r8, r8, r1
 800d5b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d5bc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d5c0:	fa1f f888 	uxth.w	r8, r8
 800d5c4:	1419      	asrs	r1, r3, #16
 800d5c6:	454e      	cmp	r6, r9
 800d5c8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d5cc:	f84a 3b04 	str.w	r3, [sl], #4
 800d5d0:	d8e8      	bhi.n	800d5a4 <__mdiff+0x80>
 800d5d2:	1b33      	subs	r3, r6, r4
 800d5d4:	3b15      	subs	r3, #21
 800d5d6:	f023 0303 	bic.w	r3, r3, #3
 800d5da:	3304      	adds	r3, #4
 800d5dc:	3415      	adds	r4, #21
 800d5de:	42a6      	cmp	r6, r4
 800d5e0:	bf38      	it	cc
 800d5e2:	2304      	movcc	r3, #4
 800d5e4:	441d      	add	r5, r3
 800d5e6:	4473      	add	r3, lr
 800d5e8:	469e      	mov	lr, r3
 800d5ea:	462e      	mov	r6, r5
 800d5ec:	4566      	cmp	r6, ip
 800d5ee:	d30e      	bcc.n	800d60e <__mdiff+0xea>
 800d5f0:	f10c 0203 	add.w	r2, ip, #3
 800d5f4:	1b52      	subs	r2, r2, r5
 800d5f6:	f022 0203 	bic.w	r2, r2, #3
 800d5fa:	3d03      	subs	r5, #3
 800d5fc:	45ac      	cmp	ip, r5
 800d5fe:	bf38      	it	cc
 800d600:	2200      	movcc	r2, #0
 800d602:	4413      	add	r3, r2
 800d604:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d608:	b17a      	cbz	r2, 800d62a <__mdiff+0x106>
 800d60a:	6107      	str	r7, [r0, #16]
 800d60c:	e7a4      	b.n	800d558 <__mdiff+0x34>
 800d60e:	f856 8b04 	ldr.w	r8, [r6], #4
 800d612:	fa11 f288 	uxtah	r2, r1, r8
 800d616:	1414      	asrs	r4, r2, #16
 800d618:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d61c:	b292      	uxth	r2, r2
 800d61e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d622:	f84e 2b04 	str.w	r2, [lr], #4
 800d626:	1421      	asrs	r1, r4, #16
 800d628:	e7e0      	b.n	800d5ec <__mdiff+0xc8>
 800d62a:	3f01      	subs	r7, #1
 800d62c:	e7ea      	b.n	800d604 <__mdiff+0xe0>
 800d62e:	bf00      	nop
 800d630:	0800f997 	.word	0x0800f997
 800d634:	0800fa08 	.word	0x0800fa08

0800d638 <__ulp>:
 800d638:	b082      	sub	sp, #8
 800d63a:	ed8d 0b00 	vstr	d0, [sp]
 800d63e:	9a01      	ldr	r2, [sp, #4]
 800d640:	4b0f      	ldr	r3, [pc, #60]	; (800d680 <__ulp+0x48>)
 800d642:	4013      	ands	r3, r2
 800d644:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d648:	2b00      	cmp	r3, #0
 800d64a:	dc08      	bgt.n	800d65e <__ulp+0x26>
 800d64c:	425b      	negs	r3, r3
 800d64e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d652:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d656:	da04      	bge.n	800d662 <__ulp+0x2a>
 800d658:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d65c:	4113      	asrs	r3, r2
 800d65e:	2200      	movs	r2, #0
 800d660:	e008      	b.n	800d674 <__ulp+0x3c>
 800d662:	f1a2 0314 	sub.w	r3, r2, #20
 800d666:	2b1e      	cmp	r3, #30
 800d668:	bfda      	itte	le
 800d66a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d66e:	40da      	lsrle	r2, r3
 800d670:	2201      	movgt	r2, #1
 800d672:	2300      	movs	r3, #0
 800d674:	4619      	mov	r1, r3
 800d676:	4610      	mov	r0, r2
 800d678:	ec41 0b10 	vmov	d0, r0, r1
 800d67c:	b002      	add	sp, #8
 800d67e:	4770      	bx	lr
 800d680:	7ff00000 	.word	0x7ff00000

0800d684 <__b2d>:
 800d684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d688:	6906      	ldr	r6, [r0, #16]
 800d68a:	f100 0814 	add.w	r8, r0, #20
 800d68e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d692:	1f37      	subs	r7, r6, #4
 800d694:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d698:	4610      	mov	r0, r2
 800d69a:	f7ff fd53 	bl	800d144 <__hi0bits>
 800d69e:	f1c0 0320 	rsb	r3, r0, #32
 800d6a2:	280a      	cmp	r0, #10
 800d6a4:	600b      	str	r3, [r1, #0]
 800d6a6:	491b      	ldr	r1, [pc, #108]	; (800d714 <__b2d+0x90>)
 800d6a8:	dc15      	bgt.n	800d6d6 <__b2d+0x52>
 800d6aa:	f1c0 0c0b 	rsb	ip, r0, #11
 800d6ae:	fa22 f30c 	lsr.w	r3, r2, ip
 800d6b2:	45b8      	cmp	r8, r7
 800d6b4:	ea43 0501 	orr.w	r5, r3, r1
 800d6b8:	bf34      	ite	cc
 800d6ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d6be:	2300      	movcs	r3, #0
 800d6c0:	3015      	adds	r0, #21
 800d6c2:	fa02 f000 	lsl.w	r0, r2, r0
 800d6c6:	fa23 f30c 	lsr.w	r3, r3, ip
 800d6ca:	4303      	orrs	r3, r0
 800d6cc:	461c      	mov	r4, r3
 800d6ce:	ec45 4b10 	vmov	d0, r4, r5
 800d6d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6d6:	45b8      	cmp	r8, r7
 800d6d8:	bf3a      	itte	cc
 800d6da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d6de:	f1a6 0708 	subcc.w	r7, r6, #8
 800d6e2:	2300      	movcs	r3, #0
 800d6e4:	380b      	subs	r0, #11
 800d6e6:	d012      	beq.n	800d70e <__b2d+0x8a>
 800d6e8:	f1c0 0120 	rsb	r1, r0, #32
 800d6ec:	fa23 f401 	lsr.w	r4, r3, r1
 800d6f0:	4082      	lsls	r2, r0
 800d6f2:	4322      	orrs	r2, r4
 800d6f4:	4547      	cmp	r7, r8
 800d6f6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800d6fa:	bf8c      	ite	hi
 800d6fc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d700:	2200      	movls	r2, #0
 800d702:	4083      	lsls	r3, r0
 800d704:	40ca      	lsrs	r2, r1
 800d706:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d70a:	4313      	orrs	r3, r2
 800d70c:	e7de      	b.n	800d6cc <__b2d+0x48>
 800d70e:	ea42 0501 	orr.w	r5, r2, r1
 800d712:	e7db      	b.n	800d6cc <__b2d+0x48>
 800d714:	3ff00000 	.word	0x3ff00000

0800d718 <__d2b>:
 800d718:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d71c:	460f      	mov	r7, r1
 800d71e:	2101      	movs	r1, #1
 800d720:	ec59 8b10 	vmov	r8, r9, d0
 800d724:	4616      	mov	r6, r2
 800d726:	f7ff fc1b 	bl	800cf60 <_Balloc>
 800d72a:	4604      	mov	r4, r0
 800d72c:	b930      	cbnz	r0, 800d73c <__d2b+0x24>
 800d72e:	4602      	mov	r2, r0
 800d730:	4b24      	ldr	r3, [pc, #144]	; (800d7c4 <__d2b+0xac>)
 800d732:	4825      	ldr	r0, [pc, #148]	; (800d7c8 <__d2b+0xb0>)
 800d734:	f240 310f 	movw	r1, #783	; 0x30f
 800d738:	f7fe f9c2 	bl	800bac0 <__assert_func>
 800d73c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d740:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d744:	bb2d      	cbnz	r5, 800d792 <__d2b+0x7a>
 800d746:	9301      	str	r3, [sp, #4]
 800d748:	f1b8 0300 	subs.w	r3, r8, #0
 800d74c:	d026      	beq.n	800d79c <__d2b+0x84>
 800d74e:	4668      	mov	r0, sp
 800d750:	9300      	str	r3, [sp, #0]
 800d752:	f7ff fd17 	bl	800d184 <__lo0bits>
 800d756:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d75a:	b1e8      	cbz	r0, 800d798 <__d2b+0x80>
 800d75c:	f1c0 0320 	rsb	r3, r0, #32
 800d760:	fa02 f303 	lsl.w	r3, r2, r3
 800d764:	430b      	orrs	r3, r1
 800d766:	40c2      	lsrs	r2, r0
 800d768:	6163      	str	r3, [r4, #20]
 800d76a:	9201      	str	r2, [sp, #4]
 800d76c:	9b01      	ldr	r3, [sp, #4]
 800d76e:	61a3      	str	r3, [r4, #24]
 800d770:	2b00      	cmp	r3, #0
 800d772:	bf14      	ite	ne
 800d774:	2202      	movne	r2, #2
 800d776:	2201      	moveq	r2, #1
 800d778:	6122      	str	r2, [r4, #16]
 800d77a:	b1bd      	cbz	r5, 800d7ac <__d2b+0x94>
 800d77c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d780:	4405      	add	r5, r0
 800d782:	603d      	str	r5, [r7, #0]
 800d784:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d788:	6030      	str	r0, [r6, #0]
 800d78a:	4620      	mov	r0, r4
 800d78c:	b003      	add	sp, #12
 800d78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d792:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d796:	e7d6      	b.n	800d746 <__d2b+0x2e>
 800d798:	6161      	str	r1, [r4, #20]
 800d79a:	e7e7      	b.n	800d76c <__d2b+0x54>
 800d79c:	a801      	add	r0, sp, #4
 800d79e:	f7ff fcf1 	bl	800d184 <__lo0bits>
 800d7a2:	9b01      	ldr	r3, [sp, #4]
 800d7a4:	6163      	str	r3, [r4, #20]
 800d7a6:	3020      	adds	r0, #32
 800d7a8:	2201      	movs	r2, #1
 800d7aa:	e7e5      	b.n	800d778 <__d2b+0x60>
 800d7ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d7b4:	6038      	str	r0, [r7, #0]
 800d7b6:	6918      	ldr	r0, [r3, #16]
 800d7b8:	f7ff fcc4 	bl	800d144 <__hi0bits>
 800d7bc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7c0:	e7e2      	b.n	800d788 <__d2b+0x70>
 800d7c2:	bf00      	nop
 800d7c4:	0800f997 	.word	0x0800f997
 800d7c8:	0800fa08 	.word	0x0800fa08

0800d7cc <__ratio>:
 800d7cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7d0:	4688      	mov	r8, r1
 800d7d2:	4669      	mov	r1, sp
 800d7d4:	4681      	mov	r9, r0
 800d7d6:	f7ff ff55 	bl	800d684 <__b2d>
 800d7da:	a901      	add	r1, sp, #4
 800d7dc:	4640      	mov	r0, r8
 800d7de:	ec55 4b10 	vmov	r4, r5, d0
 800d7e2:	f7ff ff4f 	bl	800d684 <__b2d>
 800d7e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d7ea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d7ee:	eba3 0c02 	sub.w	ip, r3, r2
 800d7f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d7f6:	1a9b      	subs	r3, r3, r2
 800d7f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d7fc:	ec51 0b10 	vmov	r0, r1, d0
 800d800:	2b00      	cmp	r3, #0
 800d802:	bfd6      	itet	le
 800d804:	460a      	movle	r2, r1
 800d806:	462a      	movgt	r2, r5
 800d808:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d80c:	468b      	mov	fp, r1
 800d80e:	462f      	mov	r7, r5
 800d810:	bfd4      	ite	le
 800d812:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d816:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d81a:	4620      	mov	r0, r4
 800d81c:	ee10 2a10 	vmov	r2, s0
 800d820:	465b      	mov	r3, fp
 800d822:	4639      	mov	r1, r7
 800d824:	f7f3 f812 	bl	800084c <__aeabi_ddiv>
 800d828:	ec41 0b10 	vmov	d0, r0, r1
 800d82c:	b003      	add	sp, #12
 800d82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d832 <__copybits>:
 800d832:	3901      	subs	r1, #1
 800d834:	b570      	push	{r4, r5, r6, lr}
 800d836:	1149      	asrs	r1, r1, #5
 800d838:	6914      	ldr	r4, [r2, #16]
 800d83a:	3101      	adds	r1, #1
 800d83c:	f102 0314 	add.w	r3, r2, #20
 800d840:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d844:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d848:	1f05      	subs	r5, r0, #4
 800d84a:	42a3      	cmp	r3, r4
 800d84c:	d30c      	bcc.n	800d868 <__copybits+0x36>
 800d84e:	1aa3      	subs	r3, r4, r2
 800d850:	3b11      	subs	r3, #17
 800d852:	f023 0303 	bic.w	r3, r3, #3
 800d856:	3211      	adds	r2, #17
 800d858:	42a2      	cmp	r2, r4
 800d85a:	bf88      	it	hi
 800d85c:	2300      	movhi	r3, #0
 800d85e:	4418      	add	r0, r3
 800d860:	2300      	movs	r3, #0
 800d862:	4288      	cmp	r0, r1
 800d864:	d305      	bcc.n	800d872 <__copybits+0x40>
 800d866:	bd70      	pop	{r4, r5, r6, pc}
 800d868:	f853 6b04 	ldr.w	r6, [r3], #4
 800d86c:	f845 6f04 	str.w	r6, [r5, #4]!
 800d870:	e7eb      	b.n	800d84a <__copybits+0x18>
 800d872:	f840 3b04 	str.w	r3, [r0], #4
 800d876:	e7f4      	b.n	800d862 <__copybits+0x30>

0800d878 <__any_on>:
 800d878:	f100 0214 	add.w	r2, r0, #20
 800d87c:	6900      	ldr	r0, [r0, #16]
 800d87e:	114b      	asrs	r3, r1, #5
 800d880:	4298      	cmp	r0, r3
 800d882:	b510      	push	{r4, lr}
 800d884:	db11      	blt.n	800d8aa <__any_on+0x32>
 800d886:	dd0a      	ble.n	800d89e <__any_on+0x26>
 800d888:	f011 011f 	ands.w	r1, r1, #31
 800d88c:	d007      	beq.n	800d89e <__any_on+0x26>
 800d88e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d892:	fa24 f001 	lsr.w	r0, r4, r1
 800d896:	fa00 f101 	lsl.w	r1, r0, r1
 800d89a:	428c      	cmp	r4, r1
 800d89c:	d10b      	bne.n	800d8b6 <__any_on+0x3e>
 800d89e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	d803      	bhi.n	800d8ae <__any_on+0x36>
 800d8a6:	2000      	movs	r0, #0
 800d8a8:	bd10      	pop	{r4, pc}
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	e7f7      	b.n	800d89e <__any_on+0x26>
 800d8ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8b2:	2900      	cmp	r1, #0
 800d8b4:	d0f5      	beq.n	800d8a2 <__any_on+0x2a>
 800d8b6:	2001      	movs	r0, #1
 800d8b8:	e7f6      	b.n	800d8a8 <__any_on+0x30>

0800d8ba <__ascii_wctomb>:
 800d8ba:	b149      	cbz	r1, 800d8d0 <__ascii_wctomb+0x16>
 800d8bc:	2aff      	cmp	r2, #255	; 0xff
 800d8be:	bf85      	ittet	hi
 800d8c0:	238a      	movhi	r3, #138	; 0x8a
 800d8c2:	6003      	strhi	r3, [r0, #0]
 800d8c4:	700a      	strbls	r2, [r1, #0]
 800d8c6:	f04f 30ff 	movhi.w	r0, #4294967295
 800d8ca:	bf98      	it	ls
 800d8cc:	2001      	movls	r0, #1
 800d8ce:	4770      	bx	lr
 800d8d0:	4608      	mov	r0, r1
 800d8d2:	4770      	bx	lr

0800d8d4 <__ssputs_r>:
 800d8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8d8:	688e      	ldr	r6, [r1, #8]
 800d8da:	461f      	mov	r7, r3
 800d8dc:	42be      	cmp	r6, r7
 800d8de:	680b      	ldr	r3, [r1, #0]
 800d8e0:	4682      	mov	sl, r0
 800d8e2:	460c      	mov	r4, r1
 800d8e4:	4690      	mov	r8, r2
 800d8e6:	d82c      	bhi.n	800d942 <__ssputs_r+0x6e>
 800d8e8:	898a      	ldrh	r2, [r1, #12]
 800d8ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d8ee:	d026      	beq.n	800d93e <__ssputs_r+0x6a>
 800d8f0:	6965      	ldr	r5, [r4, #20]
 800d8f2:	6909      	ldr	r1, [r1, #16]
 800d8f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8f8:	eba3 0901 	sub.w	r9, r3, r1
 800d8fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d900:	1c7b      	adds	r3, r7, #1
 800d902:	444b      	add	r3, r9
 800d904:	106d      	asrs	r5, r5, #1
 800d906:	429d      	cmp	r5, r3
 800d908:	bf38      	it	cc
 800d90a:	461d      	movcc	r5, r3
 800d90c:	0553      	lsls	r3, r2, #21
 800d90e:	d527      	bpl.n	800d960 <__ssputs_r+0x8c>
 800d910:	4629      	mov	r1, r5
 800d912:	f7fc fb05 	bl	8009f20 <_malloc_r>
 800d916:	4606      	mov	r6, r0
 800d918:	b360      	cbz	r0, 800d974 <__ssputs_r+0xa0>
 800d91a:	6921      	ldr	r1, [r4, #16]
 800d91c:	464a      	mov	r2, r9
 800d91e:	f7fe f8b8 	bl	800ba92 <memcpy>
 800d922:	89a3      	ldrh	r3, [r4, #12]
 800d924:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d92c:	81a3      	strh	r3, [r4, #12]
 800d92e:	6126      	str	r6, [r4, #16]
 800d930:	6165      	str	r5, [r4, #20]
 800d932:	444e      	add	r6, r9
 800d934:	eba5 0509 	sub.w	r5, r5, r9
 800d938:	6026      	str	r6, [r4, #0]
 800d93a:	60a5      	str	r5, [r4, #8]
 800d93c:	463e      	mov	r6, r7
 800d93e:	42be      	cmp	r6, r7
 800d940:	d900      	bls.n	800d944 <__ssputs_r+0x70>
 800d942:	463e      	mov	r6, r7
 800d944:	6820      	ldr	r0, [r4, #0]
 800d946:	4632      	mov	r2, r6
 800d948:	4641      	mov	r1, r8
 800d94a:	f000 f9db 	bl	800dd04 <memmove>
 800d94e:	68a3      	ldr	r3, [r4, #8]
 800d950:	1b9b      	subs	r3, r3, r6
 800d952:	60a3      	str	r3, [r4, #8]
 800d954:	6823      	ldr	r3, [r4, #0]
 800d956:	4433      	add	r3, r6
 800d958:	6023      	str	r3, [r4, #0]
 800d95a:	2000      	movs	r0, #0
 800d95c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d960:	462a      	mov	r2, r5
 800d962:	f000 fa06 	bl	800dd72 <_realloc_r>
 800d966:	4606      	mov	r6, r0
 800d968:	2800      	cmp	r0, #0
 800d96a:	d1e0      	bne.n	800d92e <__ssputs_r+0x5a>
 800d96c:	6921      	ldr	r1, [r4, #16]
 800d96e:	4650      	mov	r0, sl
 800d970:	f7fe ff40 	bl	800c7f4 <_free_r>
 800d974:	230c      	movs	r3, #12
 800d976:	f8ca 3000 	str.w	r3, [sl]
 800d97a:	89a3      	ldrh	r3, [r4, #12]
 800d97c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d980:	81a3      	strh	r3, [r4, #12]
 800d982:	f04f 30ff 	mov.w	r0, #4294967295
 800d986:	e7e9      	b.n	800d95c <__ssputs_r+0x88>

0800d988 <_svfiprintf_r>:
 800d988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d98c:	4698      	mov	r8, r3
 800d98e:	898b      	ldrh	r3, [r1, #12]
 800d990:	061b      	lsls	r3, r3, #24
 800d992:	b09d      	sub	sp, #116	; 0x74
 800d994:	4607      	mov	r7, r0
 800d996:	460d      	mov	r5, r1
 800d998:	4614      	mov	r4, r2
 800d99a:	d50e      	bpl.n	800d9ba <_svfiprintf_r+0x32>
 800d99c:	690b      	ldr	r3, [r1, #16]
 800d99e:	b963      	cbnz	r3, 800d9ba <_svfiprintf_r+0x32>
 800d9a0:	2140      	movs	r1, #64	; 0x40
 800d9a2:	f7fc fabd 	bl	8009f20 <_malloc_r>
 800d9a6:	6028      	str	r0, [r5, #0]
 800d9a8:	6128      	str	r0, [r5, #16]
 800d9aa:	b920      	cbnz	r0, 800d9b6 <_svfiprintf_r+0x2e>
 800d9ac:	230c      	movs	r3, #12
 800d9ae:	603b      	str	r3, [r7, #0]
 800d9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9b4:	e0d0      	b.n	800db58 <_svfiprintf_r+0x1d0>
 800d9b6:	2340      	movs	r3, #64	; 0x40
 800d9b8:	616b      	str	r3, [r5, #20]
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	9309      	str	r3, [sp, #36]	; 0x24
 800d9be:	2320      	movs	r3, #32
 800d9c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d9c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9c8:	2330      	movs	r3, #48	; 0x30
 800d9ca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800db70 <_svfiprintf_r+0x1e8>
 800d9ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d9d2:	f04f 0901 	mov.w	r9, #1
 800d9d6:	4623      	mov	r3, r4
 800d9d8:	469a      	mov	sl, r3
 800d9da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9de:	b10a      	cbz	r2, 800d9e4 <_svfiprintf_r+0x5c>
 800d9e0:	2a25      	cmp	r2, #37	; 0x25
 800d9e2:	d1f9      	bne.n	800d9d8 <_svfiprintf_r+0x50>
 800d9e4:	ebba 0b04 	subs.w	fp, sl, r4
 800d9e8:	d00b      	beq.n	800da02 <_svfiprintf_r+0x7a>
 800d9ea:	465b      	mov	r3, fp
 800d9ec:	4622      	mov	r2, r4
 800d9ee:	4629      	mov	r1, r5
 800d9f0:	4638      	mov	r0, r7
 800d9f2:	f7ff ff6f 	bl	800d8d4 <__ssputs_r>
 800d9f6:	3001      	adds	r0, #1
 800d9f8:	f000 80a9 	beq.w	800db4e <_svfiprintf_r+0x1c6>
 800d9fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9fe:	445a      	add	r2, fp
 800da00:	9209      	str	r2, [sp, #36]	; 0x24
 800da02:	f89a 3000 	ldrb.w	r3, [sl]
 800da06:	2b00      	cmp	r3, #0
 800da08:	f000 80a1 	beq.w	800db4e <_svfiprintf_r+0x1c6>
 800da0c:	2300      	movs	r3, #0
 800da0e:	f04f 32ff 	mov.w	r2, #4294967295
 800da12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da16:	f10a 0a01 	add.w	sl, sl, #1
 800da1a:	9304      	str	r3, [sp, #16]
 800da1c:	9307      	str	r3, [sp, #28]
 800da1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800da22:	931a      	str	r3, [sp, #104]	; 0x68
 800da24:	4654      	mov	r4, sl
 800da26:	2205      	movs	r2, #5
 800da28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da2c:	4850      	ldr	r0, [pc, #320]	; (800db70 <_svfiprintf_r+0x1e8>)
 800da2e:	f7f2 fbcf 	bl	80001d0 <memchr>
 800da32:	9a04      	ldr	r2, [sp, #16]
 800da34:	b9d8      	cbnz	r0, 800da6e <_svfiprintf_r+0xe6>
 800da36:	06d0      	lsls	r0, r2, #27
 800da38:	bf44      	itt	mi
 800da3a:	2320      	movmi	r3, #32
 800da3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da40:	0711      	lsls	r1, r2, #28
 800da42:	bf44      	itt	mi
 800da44:	232b      	movmi	r3, #43	; 0x2b
 800da46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da4a:	f89a 3000 	ldrb.w	r3, [sl]
 800da4e:	2b2a      	cmp	r3, #42	; 0x2a
 800da50:	d015      	beq.n	800da7e <_svfiprintf_r+0xf6>
 800da52:	9a07      	ldr	r2, [sp, #28]
 800da54:	4654      	mov	r4, sl
 800da56:	2000      	movs	r0, #0
 800da58:	f04f 0c0a 	mov.w	ip, #10
 800da5c:	4621      	mov	r1, r4
 800da5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da62:	3b30      	subs	r3, #48	; 0x30
 800da64:	2b09      	cmp	r3, #9
 800da66:	d94d      	bls.n	800db04 <_svfiprintf_r+0x17c>
 800da68:	b1b0      	cbz	r0, 800da98 <_svfiprintf_r+0x110>
 800da6a:	9207      	str	r2, [sp, #28]
 800da6c:	e014      	b.n	800da98 <_svfiprintf_r+0x110>
 800da6e:	eba0 0308 	sub.w	r3, r0, r8
 800da72:	fa09 f303 	lsl.w	r3, r9, r3
 800da76:	4313      	orrs	r3, r2
 800da78:	9304      	str	r3, [sp, #16]
 800da7a:	46a2      	mov	sl, r4
 800da7c:	e7d2      	b.n	800da24 <_svfiprintf_r+0x9c>
 800da7e:	9b03      	ldr	r3, [sp, #12]
 800da80:	1d19      	adds	r1, r3, #4
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	9103      	str	r1, [sp, #12]
 800da86:	2b00      	cmp	r3, #0
 800da88:	bfbb      	ittet	lt
 800da8a:	425b      	neglt	r3, r3
 800da8c:	f042 0202 	orrlt.w	r2, r2, #2
 800da90:	9307      	strge	r3, [sp, #28]
 800da92:	9307      	strlt	r3, [sp, #28]
 800da94:	bfb8      	it	lt
 800da96:	9204      	strlt	r2, [sp, #16]
 800da98:	7823      	ldrb	r3, [r4, #0]
 800da9a:	2b2e      	cmp	r3, #46	; 0x2e
 800da9c:	d10c      	bne.n	800dab8 <_svfiprintf_r+0x130>
 800da9e:	7863      	ldrb	r3, [r4, #1]
 800daa0:	2b2a      	cmp	r3, #42	; 0x2a
 800daa2:	d134      	bne.n	800db0e <_svfiprintf_r+0x186>
 800daa4:	9b03      	ldr	r3, [sp, #12]
 800daa6:	1d1a      	adds	r2, r3, #4
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	9203      	str	r2, [sp, #12]
 800daac:	2b00      	cmp	r3, #0
 800daae:	bfb8      	it	lt
 800dab0:	f04f 33ff 	movlt.w	r3, #4294967295
 800dab4:	3402      	adds	r4, #2
 800dab6:	9305      	str	r3, [sp, #20]
 800dab8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800db80 <_svfiprintf_r+0x1f8>
 800dabc:	7821      	ldrb	r1, [r4, #0]
 800dabe:	2203      	movs	r2, #3
 800dac0:	4650      	mov	r0, sl
 800dac2:	f7f2 fb85 	bl	80001d0 <memchr>
 800dac6:	b138      	cbz	r0, 800dad8 <_svfiprintf_r+0x150>
 800dac8:	9b04      	ldr	r3, [sp, #16]
 800daca:	eba0 000a 	sub.w	r0, r0, sl
 800dace:	2240      	movs	r2, #64	; 0x40
 800dad0:	4082      	lsls	r2, r0
 800dad2:	4313      	orrs	r3, r2
 800dad4:	3401      	adds	r4, #1
 800dad6:	9304      	str	r3, [sp, #16]
 800dad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dadc:	4825      	ldr	r0, [pc, #148]	; (800db74 <_svfiprintf_r+0x1ec>)
 800dade:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dae2:	2206      	movs	r2, #6
 800dae4:	f7f2 fb74 	bl	80001d0 <memchr>
 800dae8:	2800      	cmp	r0, #0
 800daea:	d038      	beq.n	800db5e <_svfiprintf_r+0x1d6>
 800daec:	4b22      	ldr	r3, [pc, #136]	; (800db78 <_svfiprintf_r+0x1f0>)
 800daee:	bb1b      	cbnz	r3, 800db38 <_svfiprintf_r+0x1b0>
 800daf0:	9b03      	ldr	r3, [sp, #12]
 800daf2:	3307      	adds	r3, #7
 800daf4:	f023 0307 	bic.w	r3, r3, #7
 800daf8:	3308      	adds	r3, #8
 800dafa:	9303      	str	r3, [sp, #12]
 800dafc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dafe:	4433      	add	r3, r6
 800db00:	9309      	str	r3, [sp, #36]	; 0x24
 800db02:	e768      	b.n	800d9d6 <_svfiprintf_r+0x4e>
 800db04:	fb0c 3202 	mla	r2, ip, r2, r3
 800db08:	460c      	mov	r4, r1
 800db0a:	2001      	movs	r0, #1
 800db0c:	e7a6      	b.n	800da5c <_svfiprintf_r+0xd4>
 800db0e:	2300      	movs	r3, #0
 800db10:	3401      	adds	r4, #1
 800db12:	9305      	str	r3, [sp, #20]
 800db14:	4619      	mov	r1, r3
 800db16:	f04f 0c0a 	mov.w	ip, #10
 800db1a:	4620      	mov	r0, r4
 800db1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db20:	3a30      	subs	r2, #48	; 0x30
 800db22:	2a09      	cmp	r2, #9
 800db24:	d903      	bls.n	800db2e <_svfiprintf_r+0x1a6>
 800db26:	2b00      	cmp	r3, #0
 800db28:	d0c6      	beq.n	800dab8 <_svfiprintf_r+0x130>
 800db2a:	9105      	str	r1, [sp, #20]
 800db2c:	e7c4      	b.n	800dab8 <_svfiprintf_r+0x130>
 800db2e:	fb0c 2101 	mla	r1, ip, r1, r2
 800db32:	4604      	mov	r4, r0
 800db34:	2301      	movs	r3, #1
 800db36:	e7f0      	b.n	800db1a <_svfiprintf_r+0x192>
 800db38:	ab03      	add	r3, sp, #12
 800db3a:	9300      	str	r3, [sp, #0]
 800db3c:	462a      	mov	r2, r5
 800db3e:	4b0f      	ldr	r3, [pc, #60]	; (800db7c <_svfiprintf_r+0x1f4>)
 800db40:	a904      	add	r1, sp, #16
 800db42:	4638      	mov	r0, r7
 800db44:	f7fd f9bc 	bl	800aec0 <_printf_float>
 800db48:	1c42      	adds	r2, r0, #1
 800db4a:	4606      	mov	r6, r0
 800db4c:	d1d6      	bne.n	800dafc <_svfiprintf_r+0x174>
 800db4e:	89ab      	ldrh	r3, [r5, #12]
 800db50:	065b      	lsls	r3, r3, #25
 800db52:	f53f af2d 	bmi.w	800d9b0 <_svfiprintf_r+0x28>
 800db56:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db58:	b01d      	add	sp, #116	; 0x74
 800db5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db5e:	ab03      	add	r3, sp, #12
 800db60:	9300      	str	r3, [sp, #0]
 800db62:	462a      	mov	r2, r5
 800db64:	4b05      	ldr	r3, [pc, #20]	; (800db7c <_svfiprintf_r+0x1f4>)
 800db66:	a904      	add	r1, sp, #16
 800db68:	4638      	mov	r0, r7
 800db6a:	f7fd fc4d 	bl	800b408 <_printf_i>
 800db6e:	e7eb      	b.n	800db48 <_svfiprintf_r+0x1c0>
 800db70:	0800fb64 	.word	0x0800fb64
 800db74:	0800fb6e 	.word	0x0800fb6e
 800db78:	0800aec1 	.word	0x0800aec1
 800db7c:	0800d8d5 	.word	0x0800d8d5
 800db80:	0800fb6a 	.word	0x0800fb6a

0800db84 <__sflush_r>:
 800db84:	898a      	ldrh	r2, [r1, #12]
 800db86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db8a:	4605      	mov	r5, r0
 800db8c:	0710      	lsls	r0, r2, #28
 800db8e:	460c      	mov	r4, r1
 800db90:	d458      	bmi.n	800dc44 <__sflush_r+0xc0>
 800db92:	684b      	ldr	r3, [r1, #4]
 800db94:	2b00      	cmp	r3, #0
 800db96:	dc05      	bgt.n	800dba4 <__sflush_r+0x20>
 800db98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	dc02      	bgt.n	800dba4 <__sflush_r+0x20>
 800db9e:	2000      	movs	r0, #0
 800dba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dba4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dba6:	2e00      	cmp	r6, #0
 800dba8:	d0f9      	beq.n	800db9e <__sflush_r+0x1a>
 800dbaa:	2300      	movs	r3, #0
 800dbac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dbb0:	682f      	ldr	r7, [r5, #0]
 800dbb2:	6a21      	ldr	r1, [r4, #32]
 800dbb4:	602b      	str	r3, [r5, #0]
 800dbb6:	d032      	beq.n	800dc1e <__sflush_r+0x9a>
 800dbb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dbba:	89a3      	ldrh	r3, [r4, #12]
 800dbbc:	075a      	lsls	r2, r3, #29
 800dbbe:	d505      	bpl.n	800dbcc <__sflush_r+0x48>
 800dbc0:	6863      	ldr	r3, [r4, #4]
 800dbc2:	1ac0      	subs	r0, r0, r3
 800dbc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dbc6:	b10b      	cbz	r3, 800dbcc <__sflush_r+0x48>
 800dbc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dbca:	1ac0      	subs	r0, r0, r3
 800dbcc:	2300      	movs	r3, #0
 800dbce:	4602      	mov	r2, r0
 800dbd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dbd2:	6a21      	ldr	r1, [r4, #32]
 800dbd4:	4628      	mov	r0, r5
 800dbd6:	47b0      	blx	r6
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	89a3      	ldrh	r3, [r4, #12]
 800dbdc:	d106      	bne.n	800dbec <__sflush_r+0x68>
 800dbde:	6829      	ldr	r1, [r5, #0]
 800dbe0:	291d      	cmp	r1, #29
 800dbe2:	d82b      	bhi.n	800dc3c <__sflush_r+0xb8>
 800dbe4:	4a29      	ldr	r2, [pc, #164]	; (800dc8c <__sflush_r+0x108>)
 800dbe6:	410a      	asrs	r2, r1
 800dbe8:	07d6      	lsls	r6, r2, #31
 800dbea:	d427      	bmi.n	800dc3c <__sflush_r+0xb8>
 800dbec:	2200      	movs	r2, #0
 800dbee:	6062      	str	r2, [r4, #4]
 800dbf0:	04d9      	lsls	r1, r3, #19
 800dbf2:	6922      	ldr	r2, [r4, #16]
 800dbf4:	6022      	str	r2, [r4, #0]
 800dbf6:	d504      	bpl.n	800dc02 <__sflush_r+0x7e>
 800dbf8:	1c42      	adds	r2, r0, #1
 800dbfa:	d101      	bne.n	800dc00 <__sflush_r+0x7c>
 800dbfc:	682b      	ldr	r3, [r5, #0]
 800dbfe:	b903      	cbnz	r3, 800dc02 <__sflush_r+0x7e>
 800dc00:	6560      	str	r0, [r4, #84]	; 0x54
 800dc02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dc04:	602f      	str	r7, [r5, #0]
 800dc06:	2900      	cmp	r1, #0
 800dc08:	d0c9      	beq.n	800db9e <__sflush_r+0x1a>
 800dc0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dc0e:	4299      	cmp	r1, r3
 800dc10:	d002      	beq.n	800dc18 <__sflush_r+0x94>
 800dc12:	4628      	mov	r0, r5
 800dc14:	f7fe fdee 	bl	800c7f4 <_free_r>
 800dc18:	2000      	movs	r0, #0
 800dc1a:	6360      	str	r0, [r4, #52]	; 0x34
 800dc1c:	e7c0      	b.n	800dba0 <__sflush_r+0x1c>
 800dc1e:	2301      	movs	r3, #1
 800dc20:	4628      	mov	r0, r5
 800dc22:	47b0      	blx	r6
 800dc24:	1c41      	adds	r1, r0, #1
 800dc26:	d1c8      	bne.n	800dbba <__sflush_r+0x36>
 800dc28:	682b      	ldr	r3, [r5, #0]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d0c5      	beq.n	800dbba <__sflush_r+0x36>
 800dc2e:	2b1d      	cmp	r3, #29
 800dc30:	d001      	beq.n	800dc36 <__sflush_r+0xb2>
 800dc32:	2b16      	cmp	r3, #22
 800dc34:	d101      	bne.n	800dc3a <__sflush_r+0xb6>
 800dc36:	602f      	str	r7, [r5, #0]
 800dc38:	e7b1      	b.n	800db9e <__sflush_r+0x1a>
 800dc3a:	89a3      	ldrh	r3, [r4, #12]
 800dc3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc40:	81a3      	strh	r3, [r4, #12]
 800dc42:	e7ad      	b.n	800dba0 <__sflush_r+0x1c>
 800dc44:	690f      	ldr	r7, [r1, #16]
 800dc46:	2f00      	cmp	r7, #0
 800dc48:	d0a9      	beq.n	800db9e <__sflush_r+0x1a>
 800dc4a:	0793      	lsls	r3, r2, #30
 800dc4c:	680e      	ldr	r6, [r1, #0]
 800dc4e:	bf08      	it	eq
 800dc50:	694b      	ldreq	r3, [r1, #20]
 800dc52:	600f      	str	r7, [r1, #0]
 800dc54:	bf18      	it	ne
 800dc56:	2300      	movne	r3, #0
 800dc58:	eba6 0807 	sub.w	r8, r6, r7
 800dc5c:	608b      	str	r3, [r1, #8]
 800dc5e:	f1b8 0f00 	cmp.w	r8, #0
 800dc62:	dd9c      	ble.n	800db9e <__sflush_r+0x1a>
 800dc64:	6a21      	ldr	r1, [r4, #32]
 800dc66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dc68:	4643      	mov	r3, r8
 800dc6a:	463a      	mov	r2, r7
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	47b0      	blx	r6
 800dc70:	2800      	cmp	r0, #0
 800dc72:	dc06      	bgt.n	800dc82 <__sflush_r+0xfe>
 800dc74:	89a3      	ldrh	r3, [r4, #12]
 800dc76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc7a:	81a3      	strh	r3, [r4, #12]
 800dc7c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc80:	e78e      	b.n	800dba0 <__sflush_r+0x1c>
 800dc82:	4407      	add	r7, r0
 800dc84:	eba8 0800 	sub.w	r8, r8, r0
 800dc88:	e7e9      	b.n	800dc5e <__sflush_r+0xda>
 800dc8a:	bf00      	nop
 800dc8c:	dfbffffe 	.word	0xdfbffffe

0800dc90 <_fflush_r>:
 800dc90:	b538      	push	{r3, r4, r5, lr}
 800dc92:	690b      	ldr	r3, [r1, #16]
 800dc94:	4605      	mov	r5, r0
 800dc96:	460c      	mov	r4, r1
 800dc98:	b913      	cbnz	r3, 800dca0 <_fflush_r+0x10>
 800dc9a:	2500      	movs	r5, #0
 800dc9c:	4628      	mov	r0, r5
 800dc9e:	bd38      	pop	{r3, r4, r5, pc}
 800dca0:	b118      	cbz	r0, 800dcaa <_fflush_r+0x1a>
 800dca2:	6a03      	ldr	r3, [r0, #32]
 800dca4:	b90b      	cbnz	r3, 800dcaa <_fflush_r+0x1a>
 800dca6:	f7fd fd5d 	bl	800b764 <__sinit>
 800dcaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d0f3      	beq.n	800dc9a <_fflush_r+0xa>
 800dcb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dcb4:	07d0      	lsls	r0, r2, #31
 800dcb6:	d404      	bmi.n	800dcc2 <_fflush_r+0x32>
 800dcb8:	0599      	lsls	r1, r3, #22
 800dcba:	d402      	bmi.n	800dcc2 <_fflush_r+0x32>
 800dcbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dcbe:	f7fd fee6 	bl	800ba8e <__retarget_lock_acquire_recursive>
 800dcc2:	4628      	mov	r0, r5
 800dcc4:	4621      	mov	r1, r4
 800dcc6:	f7ff ff5d 	bl	800db84 <__sflush_r>
 800dcca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dccc:	07da      	lsls	r2, r3, #31
 800dcce:	4605      	mov	r5, r0
 800dcd0:	d4e4      	bmi.n	800dc9c <_fflush_r+0xc>
 800dcd2:	89a3      	ldrh	r3, [r4, #12]
 800dcd4:	059b      	lsls	r3, r3, #22
 800dcd6:	d4e1      	bmi.n	800dc9c <_fflush_r+0xc>
 800dcd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dcda:	f7fd fed9 	bl	800ba90 <__retarget_lock_release_recursive>
 800dcde:	e7dd      	b.n	800dc9c <_fflush_r+0xc>

0800dce0 <fiprintf>:
 800dce0:	b40e      	push	{r1, r2, r3}
 800dce2:	b503      	push	{r0, r1, lr}
 800dce4:	4601      	mov	r1, r0
 800dce6:	ab03      	add	r3, sp, #12
 800dce8:	4805      	ldr	r0, [pc, #20]	; (800dd00 <fiprintf+0x20>)
 800dcea:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcee:	6800      	ldr	r0, [r0, #0]
 800dcf0:	9301      	str	r3, [sp, #4]
 800dcf2:	f000 f897 	bl	800de24 <_vfiprintf_r>
 800dcf6:	b002      	add	sp, #8
 800dcf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dcfc:	b003      	add	sp, #12
 800dcfe:	4770      	bx	lr
 800dd00:	200005d8 	.word	0x200005d8

0800dd04 <memmove>:
 800dd04:	4288      	cmp	r0, r1
 800dd06:	b510      	push	{r4, lr}
 800dd08:	eb01 0402 	add.w	r4, r1, r2
 800dd0c:	d902      	bls.n	800dd14 <memmove+0x10>
 800dd0e:	4284      	cmp	r4, r0
 800dd10:	4623      	mov	r3, r4
 800dd12:	d807      	bhi.n	800dd24 <memmove+0x20>
 800dd14:	1e43      	subs	r3, r0, #1
 800dd16:	42a1      	cmp	r1, r4
 800dd18:	d008      	beq.n	800dd2c <memmove+0x28>
 800dd1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd22:	e7f8      	b.n	800dd16 <memmove+0x12>
 800dd24:	4402      	add	r2, r0
 800dd26:	4601      	mov	r1, r0
 800dd28:	428a      	cmp	r2, r1
 800dd2a:	d100      	bne.n	800dd2e <memmove+0x2a>
 800dd2c:	bd10      	pop	{r4, pc}
 800dd2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd36:	e7f7      	b.n	800dd28 <memmove+0x24>

0800dd38 <abort>:
 800dd38:	b508      	push	{r3, lr}
 800dd3a:	2006      	movs	r0, #6
 800dd3c:	f000 fa4a 	bl	800e1d4 <raise>
 800dd40:	2001      	movs	r0, #1
 800dd42:	f7f4 fd7b 	bl	800283c <_exit>

0800dd46 <_calloc_r>:
 800dd46:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dd48:	fba1 2402 	umull	r2, r4, r1, r2
 800dd4c:	b94c      	cbnz	r4, 800dd62 <_calloc_r+0x1c>
 800dd4e:	4611      	mov	r1, r2
 800dd50:	9201      	str	r2, [sp, #4]
 800dd52:	f7fc f8e5 	bl	8009f20 <_malloc_r>
 800dd56:	9a01      	ldr	r2, [sp, #4]
 800dd58:	4605      	mov	r5, r0
 800dd5a:	b930      	cbnz	r0, 800dd6a <_calloc_r+0x24>
 800dd5c:	4628      	mov	r0, r5
 800dd5e:	b003      	add	sp, #12
 800dd60:	bd30      	pop	{r4, r5, pc}
 800dd62:	220c      	movs	r2, #12
 800dd64:	6002      	str	r2, [r0, #0]
 800dd66:	2500      	movs	r5, #0
 800dd68:	e7f8      	b.n	800dd5c <_calloc_r+0x16>
 800dd6a:	4621      	mov	r1, r4
 800dd6c:	f7fd fd93 	bl	800b896 <memset>
 800dd70:	e7f4      	b.n	800dd5c <_calloc_r+0x16>

0800dd72 <_realloc_r>:
 800dd72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd76:	4680      	mov	r8, r0
 800dd78:	4614      	mov	r4, r2
 800dd7a:	460e      	mov	r6, r1
 800dd7c:	b921      	cbnz	r1, 800dd88 <_realloc_r+0x16>
 800dd7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd82:	4611      	mov	r1, r2
 800dd84:	f7fc b8cc 	b.w	8009f20 <_malloc_r>
 800dd88:	b92a      	cbnz	r2, 800dd96 <_realloc_r+0x24>
 800dd8a:	f7fe fd33 	bl	800c7f4 <_free_r>
 800dd8e:	4625      	mov	r5, r4
 800dd90:	4628      	mov	r0, r5
 800dd92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd96:	f000 fa39 	bl	800e20c <_malloc_usable_size_r>
 800dd9a:	4284      	cmp	r4, r0
 800dd9c:	4607      	mov	r7, r0
 800dd9e:	d802      	bhi.n	800dda6 <_realloc_r+0x34>
 800dda0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dda4:	d812      	bhi.n	800ddcc <_realloc_r+0x5a>
 800dda6:	4621      	mov	r1, r4
 800dda8:	4640      	mov	r0, r8
 800ddaa:	f7fc f8b9 	bl	8009f20 <_malloc_r>
 800ddae:	4605      	mov	r5, r0
 800ddb0:	2800      	cmp	r0, #0
 800ddb2:	d0ed      	beq.n	800dd90 <_realloc_r+0x1e>
 800ddb4:	42bc      	cmp	r4, r7
 800ddb6:	4622      	mov	r2, r4
 800ddb8:	4631      	mov	r1, r6
 800ddba:	bf28      	it	cs
 800ddbc:	463a      	movcs	r2, r7
 800ddbe:	f7fd fe68 	bl	800ba92 <memcpy>
 800ddc2:	4631      	mov	r1, r6
 800ddc4:	4640      	mov	r0, r8
 800ddc6:	f7fe fd15 	bl	800c7f4 <_free_r>
 800ddca:	e7e1      	b.n	800dd90 <_realloc_r+0x1e>
 800ddcc:	4635      	mov	r5, r6
 800ddce:	e7df      	b.n	800dd90 <_realloc_r+0x1e>

0800ddd0 <__sfputc_r>:
 800ddd0:	6893      	ldr	r3, [r2, #8]
 800ddd2:	3b01      	subs	r3, #1
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	b410      	push	{r4}
 800ddd8:	6093      	str	r3, [r2, #8]
 800ddda:	da08      	bge.n	800ddee <__sfputc_r+0x1e>
 800dddc:	6994      	ldr	r4, [r2, #24]
 800ddde:	42a3      	cmp	r3, r4
 800dde0:	db01      	blt.n	800dde6 <__sfputc_r+0x16>
 800dde2:	290a      	cmp	r1, #10
 800dde4:	d103      	bne.n	800ddee <__sfputc_r+0x1e>
 800dde6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ddea:	f000 b935 	b.w	800e058 <__swbuf_r>
 800ddee:	6813      	ldr	r3, [r2, #0]
 800ddf0:	1c58      	adds	r0, r3, #1
 800ddf2:	6010      	str	r0, [r2, #0]
 800ddf4:	7019      	strb	r1, [r3, #0]
 800ddf6:	4608      	mov	r0, r1
 800ddf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ddfc:	4770      	bx	lr

0800ddfe <__sfputs_r>:
 800ddfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de00:	4606      	mov	r6, r0
 800de02:	460f      	mov	r7, r1
 800de04:	4614      	mov	r4, r2
 800de06:	18d5      	adds	r5, r2, r3
 800de08:	42ac      	cmp	r4, r5
 800de0a:	d101      	bne.n	800de10 <__sfputs_r+0x12>
 800de0c:	2000      	movs	r0, #0
 800de0e:	e007      	b.n	800de20 <__sfputs_r+0x22>
 800de10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de14:	463a      	mov	r2, r7
 800de16:	4630      	mov	r0, r6
 800de18:	f7ff ffda 	bl	800ddd0 <__sfputc_r>
 800de1c:	1c43      	adds	r3, r0, #1
 800de1e:	d1f3      	bne.n	800de08 <__sfputs_r+0xa>
 800de20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800de24 <_vfiprintf_r>:
 800de24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de28:	460d      	mov	r5, r1
 800de2a:	b09d      	sub	sp, #116	; 0x74
 800de2c:	4614      	mov	r4, r2
 800de2e:	4698      	mov	r8, r3
 800de30:	4606      	mov	r6, r0
 800de32:	b118      	cbz	r0, 800de3c <_vfiprintf_r+0x18>
 800de34:	6a03      	ldr	r3, [r0, #32]
 800de36:	b90b      	cbnz	r3, 800de3c <_vfiprintf_r+0x18>
 800de38:	f7fd fc94 	bl	800b764 <__sinit>
 800de3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de3e:	07d9      	lsls	r1, r3, #31
 800de40:	d405      	bmi.n	800de4e <_vfiprintf_r+0x2a>
 800de42:	89ab      	ldrh	r3, [r5, #12]
 800de44:	059a      	lsls	r2, r3, #22
 800de46:	d402      	bmi.n	800de4e <_vfiprintf_r+0x2a>
 800de48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de4a:	f7fd fe20 	bl	800ba8e <__retarget_lock_acquire_recursive>
 800de4e:	89ab      	ldrh	r3, [r5, #12]
 800de50:	071b      	lsls	r3, r3, #28
 800de52:	d501      	bpl.n	800de58 <_vfiprintf_r+0x34>
 800de54:	692b      	ldr	r3, [r5, #16]
 800de56:	b99b      	cbnz	r3, 800de80 <_vfiprintf_r+0x5c>
 800de58:	4629      	mov	r1, r5
 800de5a:	4630      	mov	r0, r6
 800de5c:	f000 f93a 	bl	800e0d4 <__swsetup_r>
 800de60:	b170      	cbz	r0, 800de80 <_vfiprintf_r+0x5c>
 800de62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de64:	07dc      	lsls	r4, r3, #31
 800de66:	d504      	bpl.n	800de72 <_vfiprintf_r+0x4e>
 800de68:	f04f 30ff 	mov.w	r0, #4294967295
 800de6c:	b01d      	add	sp, #116	; 0x74
 800de6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de72:	89ab      	ldrh	r3, [r5, #12]
 800de74:	0598      	lsls	r0, r3, #22
 800de76:	d4f7      	bmi.n	800de68 <_vfiprintf_r+0x44>
 800de78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de7a:	f7fd fe09 	bl	800ba90 <__retarget_lock_release_recursive>
 800de7e:	e7f3      	b.n	800de68 <_vfiprintf_r+0x44>
 800de80:	2300      	movs	r3, #0
 800de82:	9309      	str	r3, [sp, #36]	; 0x24
 800de84:	2320      	movs	r3, #32
 800de86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de8a:	f8cd 800c 	str.w	r8, [sp, #12]
 800de8e:	2330      	movs	r3, #48	; 0x30
 800de90:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e044 <_vfiprintf_r+0x220>
 800de94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de98:	f04f 0901 	mov.w	r9, #1
 800de9c:	4623      	mov	r3, r4
 800de9e:	469a      	mov	sl, r3
 800dea0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dea4:	b10a      	cbz	r2, 800deaa <_vfiprintf_r+0x86>
 800dea6:	2a25      	cmp	r2, #37	; 0x25
 800dea8:	d1f9      	bne.n	800de9e <_vfiprintf_r+0x7a>
 800deaa:	ebba 0b04 	subs.w	fp, sl, r4
 800deae:	d00b      	beq.n	800dec8 <_vfiprintf_r+0xa4>
 800deb0:	465b      	mov	r3, fp
 800deb2:	4622      	mov	r2, r4
 800deb4:	4629      	mov	r1, r5
 800deb6:	4630      	mov	r0, r6
 800deb8:	f7ff ffa1 	bl	800ddfe <__sfputs_r>
 800debc:	3001      	adds	r0, #1
 800debe:	f000 80a9 	beq.w	800e014 <_vfiprintf_r+0x1f0>
 800dec2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dec4:	445a      	add	r2, fp
 800dec6:	9209      	str	r2, [sp, #36]	; 0x24
 800dec8:	f89a 3000 	ldrb.w	r3, [sl]
 800decc:	2b00      	cmp	r3, #0
 800dece:	f000 80a1 	beq.w	800e014 <_vfiprintf_r+0x1f0>
 800ded2:	2300      	movs	r3, #0
 800ded4:	f04f 32ff 	mov.w	r2, #4294967295
 800ded8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dedc:	f10a 0a01 	add.w	sl, sl, #1
 800dee0:	9304      	str	r3, [sp, #16]
 800dee2:	9307      	str	r3, [sp, #28]
 800dee4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dee8:	931a      	str	r3, [sp, #104]	; 0x68
 800deea:	4654      	mov	r4, sl
 800deec:	2205      	movs	r2, #5
 800deee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800def2:	4854      	ldr	r0, [pc, #336]	; (800e044 <_vfiprintf_r+0x220>)
 800def4:	f7f2 f96c 	bl	80001d0 <memchr>
 800def8:	9a04      	ldr	r2, [sp, #16]
 800defa:	b9d8      	cbnz	r0, 800df34 <_vfiprintf_r+0x110>
 800defc:	06d1      	lsls	r1, r2, #27
 800defe:	bf44      	itt	mi
 800df00:	2320      	movmi	r3, #32
 800df02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df06:	0713      	lsls	r3, r2, #28
 800df08:	bf44      	itt	mi
 800df0a:	232b      	movmi	r3, #43	; 0x2b
 800df0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df10:	f89a 3000 	ldrb.w	r3, [sl]
 800df14:	2b2a      	cmp	r3, #42	; 0x2a
 800df16:	d015      	beq.n	800df44 <_vfiprintf_r+0x120>
 800df18:	9a07      	ldr	r2, [sp, #28]
 800df1a:	4654      	mov	r4, sl
 800df1c:	2000      	movs	r0, #0
 800df1e:	f04f 0c0a 	mov.w	ip, #10
 800df22:	4621      	mov	r1, r4
 800df24:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df28:	3b30      	subs	r3, #48	; 0x30
 800df2a:	2b09      	cmp	r3, #9
 800df2c:	d94d      	bls.n	800dfca <_vfiprintf_r+0x1a6>
 800df2e:	b1b0      	cbz	r0, 800df5e <_vfiprintf_r+0x13a>
 800df30:	9207      	str	r2, [sp, #28]
 800df32:	e014      	b.n	800df5e <_vfiprintf_r+0x13a>
 800df34:	eba0 0308 	sub.w	r3, r0, r8
 800df38:	fa09 f303 	lsl.w	r3, r9, r3
 800df3c:	4313      	orrs	r3, r2
 800df3e:	9304      	str	r3, [sp, #16]
 800df40:	46a2      	mov	sl, r4
 800df42:	e7d2      	b.n	800deea <_vfiprintf_r+0xc6>
 800df44:	9b03      	ldr	r3, [sp, #12]
 800df46:	1d19      	adds	r1, r3, #4
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	9103      	str	r1, [sp, #12]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	bfbb      	ittet	lt
 800df50:	425b      	neglt	r3, r3
 800df52:	f042 0202 	orrlt.w	r2, r2, #2
 800df56:	9307      	strge	r3, [sp, #28]
 800df58:	9307      	strlt	r3, [sp, #28]
 800df5a:	bfb8      	it	lt
 800df5c:	9204      	strlt	r2, [sp, #16]
 800df5e:	7823      	ldrb	r3, [r4, #0]
 800df60:	2b2e      	cmp	r3, #46	; 0x2e
 800df62:	d10c      	bne.n	800df7e <_vfiprintf_r+0x15a>
 800df64:	7863      	ldrb	r3, [r4, #1]
 800df66:	2b2a      	cmp	r3, #42	; 0x2a
 800df68:	d134      	bne.n	800dfd4 <_vfiprintf_r+0x1b0>
 800df6a:	9b03      	ldr	r3, [sp, #12]
 800df6c:	1d1a      	adds	r2, r3, #4
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	9203      	str	r2, [sp, #12]
 800df72:	2b00      	cmp	r3, #0
 800df74:	bfb8      	it	lt
 800df76:	f04f 33ff 	movlt.w	r3, #4294967295
 800df7a:	3402      	adds	r4, #2
 800df7c:	9305      	str	r3, [sp, #20]
 800df7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e054 <_vfiprintf_r+0x230>
 800df82:	7821      	ldrb	r1, [r4, #0]
 800df84:	2203      	movs	r2, #3
 800df86:	4650      	mov	r0, sl
 800df88:	f7f2 f922 	bl	80001d0 <memchr>
 800df8c:	b138      	cbz	r0, 800df9e <_vfiprintf_r+0x17a>
 800df8e:	9b04      	ldr	r3, [sp, #16]
 800df90:	eba0 000a 	sub.w	r0, r0, sl
 800df94:	2240      	movs	r2, #64	; 0x40
 800df96:	4082      	lsls	r2, r0
 800df98:	4313      	orrs	r3, r2
 800df9a:	3401      	adds	r4, #1
 800df9c:	9304      	str	r3, [sp, #16]
 800df9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfa2:	4829      	ldr	r0, [pc, #164]	; (800e048 <_vfiprintf_r+0x224>)
 800dfa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dfa8:	2206      	movs	r2, #6
 800dfaa:	f7f2 f911 	bl	80001d0 <memchr>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d03f      	beq.n	800e032 <_vfiprintf_r+0x20e>
 800dfb2:	4b26      	ldr	r3, [pc, #152]	; (800e04c <_vfiprintf_r+0x228>)
 800dfb4:	bb1b      	cbnz	r3, 800dffe <_vfiprintf_r+0x1da>
 800dfb6:	9b03      	ldr	r3, [sp, #12]
 800dfb8:	3307      	adds	r3, #7
 800dfba:	f023 0307 	bic.w	r3, r3, #7
 800dfbe:	3308      	adds	r3, #8
 800dfc0:	9303      	str	r3, [sp, #12]
 800dfc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfc4:	443b      	add	r3, r7
 800dfc6:	9309      	str	r3, [sp, #36]	; 0x24
 800dfc8:	e768      	b.n	800de9c <_vfiprintf_r+0x78>
 800dfca:	fb0c 3202 	mla	r2, ip, r2, r3
 800dfce:	460c      	mov	r4, r1
 800dfd0:	2001      	movs	r0, #1
 800dfd2:	e7a6      	b.n	800df22 <_vfiprintf_r+0xfe>
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	3401      	adds	r4, #1
 800dfd8:	9305      	str	r3, [sp, #20]
 800dfda:	4619      	mov	r1, r3
 800dfdc:	f04f 0c0a 	mov.w	ip, #10
 800dfe0:	4620      	mov	r0, r4
 800dfe2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfe6:	3a30      	subs	r2, #48	; 0x30
 800dfe8:	2a09      	cmp	r2, #9
 800dfea:	d903      	bls.n	800dff4 <_vfiprintf_r+0x1d0>
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d0c6      	beq.n	800df7e <_vfiprintf_r+0x15a>
 800dff0:	9105      	str	r1, [sp, #20]
 800dff2:	e7c4      	b.n	800df7e <_vfiprintf_r+0x15a>
 800dff4:	fb0c 2101 	mla	r1, ip, r1, r2
 800dff8:	4604      	mov	r4, r0
 800dffa:	2301      	movs	r3, #1
 800dffc:	e7f0      	b.n	800dfe0 <_vfiprintf_r+0x1bc>
 800dffe:	ab03      	add	r3, sp, #12
 800e000:	9300      	str	r3, [sp, #0]
 800e002:	462a      	mov	r2, r5
 800e004:	4b12      	ldr	r3, [pc, #72]	; (800e050 <_vfiprintf_r+0x22c>)
 800e006:	a904      	add	r1, sp, #16
 800e008:	4630      	mov	r0, r6
 800e00a:	f7fc ff59 	bl	800aec0 <_printf_float>
 800e00e:	4607      	mov	r7, r0
 800e010:	1c78      	adds	r0, r7, #1
 800e012:	d1d6      	bne.n	800dfc2 <_vfiprintf_r+0x19e>
 800e014:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e016:	07d9      	lsls	r1, r3, #31
 800e018:	d405      	bmi.n	800e026 <_vfiprintf_r+0x202>
 800e01a:	89ab      	ldrh	r3, [r5, #12]
 800e01c:	059a      	lsls	r2, r3, #22
 800e01e:	d402      	bmi.n	800e026 <_vfiprintf_r+0x202>
 800e020:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e022:	f7fd fd35 	bl	800ba90 <__retarget_lock_release_recursive>
 800e026:	89ab      	ldrh	r3, [r5, #12]
 800e028:	065b      	lsls	r3, r3, #25
 800e02a:	f53f af1d 	bmi.w	800de68 <_vfiprintf_r+0x44>
 800e02e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e030:	e71c      	b.n	800de6c <_vfiprintf_r+0x48>
 800e032:	ab03      	add	r3, sp, #12
 800e034:	9300      	str	r3, [sp, #0]
 800e036:	462a      	mov	r2, r5
 800e038:	4b05      	ldr	r3, [pc, #20]	; (800e050 <_vfiprintf_r+0x22c>)
 800e03a:	a904      	add	r1, sp, #16
 800e03c:	4630      	mov	r0, r6
 800e03e:	f7fd f9e3 	bl	800b408 <_printf_i>
 800e042:	e7e4      	b.n	800e00e <_vfiprintf_r+0x1ea>
 800e044:	0800fb64 	.word	0x0800fb64
 800e048:	0800fb6e 	.word	0x0800fb6e
 800e04c:	0800aec1 	.word	0x0800aec1
 800e050:	0800ddff 	.word	0x0800ddff
 800e054:	0800fb6a 	.word	0x0800fb6a

0800e058 <__swbuf_r>:
 800e058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e05a:	460e      	mov	r6, r1
 800e05c:	4614      	mov	r4, r2
 800e05e:	4605      	mov	r5, r0
 800e060:	b118      	cbz	r0, 800e06a <__swbuf_r+0x12>
 800e062:	6a03      	ldr	r3, [r0, #32]
 800e064:	b90b      	cbnz	r3, 800e06a <__swbuf_r+0x12>
 800e066:	f7fd fb7d 	bl	800b764 <__sinit>
 800e06a:	69a3      	ldr	r3, [r4, #24]
 800e06c:	60a3      	str	r3, [r4, #8]
 800e06e:	89a3      	ldrh	r3, [r4, #12]
 800e070:	071a      	lsls	r2, r3, #28
 800e072:	d525      	bpl.n	800e0c0 <__swbuf_r+0x68>
 800e074:	6923      	ldr	r3, [r4, #16]
 800e076:	b31b      	cbz	r3, 800e0c0 <__swbuf_r+0x68>
 800e078:	6823      	ldr	r3, [r4, #0]
 800e07a:	6922      	ldr	r2, [r4, #16]
 800e07c:	1a98      	subs	r0, r3, r2
 800e07e:	6963      	ldr	r3, [r4, #20]
 800e080:	b2f6      	uxtb	r6, r6
 800e082:	4283      	cmp	r3, r0
 800e084:	4637      	mov	r7, r6
 800e086:	dc04      	bgt.n	800e092 <__swbuf_r+0x3a>
 800e088:	4621      	mov	r1, r4
 800e08a:	4628      	mov	r0, r5
 800e08c:	f7ff fe00 	bl	800dc90 <_fflush_r>
 800e090:	b9e0      	cbnz	r0, 800e0cc <__swbuf_r+0x74>
 800e092:	68a3      	ldr	r3, [r4, #8]
 800e094:	3b01      	subs	r3, #1
 800e096:	60a3      	str	r3, [r4, #8]
 800e098:	6823      	ldr	r3, [r4, #0]
 800e09a:	1c5a      	adds	r2, r3, #1
 800e09c:	6022      	str	r2, [r4, #0]
 800e09e:	701e      	strb	r6, [r3, #0]
 800e0a0:	6962      	ldr	r2, [r4, #20]
 800e0a2:	1c43      	adds	r3, r0, #1
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d004      	beq.n	800e0b2 <__swbuf_r+0x5a>
 800e0a8:	89a3      	ldrh	r3, [r4, #12]
 800e0aa:	07db      	lsls	r3, r3, #31
 800e0ac:	d506      	bpl.n	800e0bc <__swbuf_r+0x64>
 800e0ae:	2e0a      	cmp	r6, #10
 800e0b0:	d104      	bne.n	800e0bc <__swbuf_r+0x64>
 800e0b2:	4621      	mov	r1, r4
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	f7ff fdeb 	bl	800dc90 <_fflush_r>
 800e0ba:	b938      	cbnz	r0, 800e0cc <__swbuf_r+0x74>
 800e0bc:	4638      	mov	r0, r7
 800e0be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0c0:	4621      	mov	r1, r4
 800e0c2:	4628      	mov	r0, r5
 800e0c4:	f000 f806 	bl	800e0d4 <__swsetup_r>
 800e0c8:	2800      	cmp	r0, #0
 800e0ca:	d0d5      	beq.n	800e078 <__swbuf_r+0x20>
 800e0cc:	f04f 37ff 	mov.w	r7, #4294967295
 800e0d0:	e7f4      	b.n	800e0bc <__swbuf_r+0x64>
	...

0800e0d4 <__swsetup_r>:
 800e0d4:	b538      	push	{r3, r4, r5, lr}
 800e0d6:	4b2a      	ldr	r3, [pc, #168]	; (800e180 <__swsetup_r+0xac>)
 800e0d8:	4605      	mov	r5, r0
 800e0da:	6818      	ldr	r0, [r3, #0]
 800e0dc:	460c      	mov	r4, r1
 800e0de:	b118      	cbz	r0, 800e0e8 <__swsetup_r+0x14>
 800e0e0:	6a03      	ldr	r3, [r0, #32]
 800e0e2:	b90b      	cbnz	r3, 800e0e8 <__swsetup_r+0x14>
 800e0e4:	f7fd fb3e 	bl	800b764 <__sinit>
 800e0e8:	89a3      	ldrh	r3, [r4, #12]
 800e0ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e0ee:	0718      	lsls	r0, r3, #28
 800e0f0:	d422      	bmi.n	800e138 <__swsetup_r+0x64>
 800e0f2:	06d9      	lsls	r1, r3, #27
 800e0f4:	d407      	bmi.n	800e106 <__swsetup_r+0x32>
 800e0f6:	2309      	movs	r3, #9
 800e0f8:	602b      	str	r3, [r5, #0]
 800e0fa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e0fe:	81a3      	strh	r3, [r4, #12]
 800e100:	f04f 30ff 	mov.w	r0, #4294967295
 800e104:	e034      	b.n	800e170 <__swsetup_r+0x9c>
 800e106:	0758      	lsls	r0, r3, #29
 800e108:	d512      	bpl.n	800e130 <__swsetup_r+0x5c>
 800e10a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e10c:	b141      	cbz	r1, 800e120 <__swsetup_r+0x4c>
 800e10e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e112:	4299      	cmp	r1, r3
 800e114:	d002      	beq.n	800e11c <__swsetup_r+0x48>
 800e116:	4628      	mov	r0, r5
 800e118:	f7fe fb6c 	bl	800c7f4 <_free_r>
 800e11c:	2300      	movs	r3, #0
 800e11e:	6363      	str	r3, [r4, #52]	; 0x34
 800e120:	89a3      	ldrh	r3, [r4, #12]
 800e122:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e126:	81a3      	strh	r3, [r4, #12]
 800e128:	2300      	movs	r3, #0
 800e12a:	6063      	str	r3, [r4, #4]
 800e12c:	6923      	ldr	r3, [r4, #16]
 800e12e:	6023      	str	r3, [r4, #0]
 800e130:	89a3      	ldrh	r3, [r4, #12]
 800e132:	f043 0308 	orr.w	r3, r3, #8
 800e136:	81a3      	strh	r3, [r4, #12]
 800e138:	6923      	ldr	r3, [r4, #16]
 800e13a:	b94b      	cbnz	r3, 800e150 <__swsetup_r+0x7c>
 800e13c:	89a3      	ldrh	r3, [r4, #12]
 800e13e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e142:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e146:	d003      	beq.n	800e150 <__swsetup_r+0x7c>
 800e148:	4621      	mov	r1, r4
 800e14a:	4628      	mov	r0, r5
 800e14c:	f000 f88c 	bl	800e268 <__smakebuf_r>
 800e150:	89a0      	ldrh	r0, [r4, #12]
 800e152:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e156:	f010 0301 	ands.w	r3, r0, #1
 800e15a:	d00a      	beq.n	800e172 <__swsetup_r+0x9e>
 800e15c:	2300      	movs	r3, #0
 800e15e:	60a3      	str	r3, [r4, #8]
 800e160:	6963      	ldr	r3, [r4, #20]
 800e162:	425b      	negs	r3, r3
 800e164:	61a3      	str	r3, [r4, #24]
 800e166:	6923      	ldr	r3, [r4, #16]
 800e168:	b943      	cbnz	r3, 800e17c <__swsetup_r+0xa8>
 800e16a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e16e:	d1c4      	bne.n	800e0fa <__swsetup_r+0x26>
 800e170:	bd38      	pop	{r3, r4, r5, pc}
 800e172:	0781      	lsls	r1, r0, #30
 800e174:	bf58      	it	pl
 800e176:	6963      	ldrpl	r3, [r4, #20]
 800e178:	60a3      	str	r3, [r4, #8]
 800e17a:	e7f4      	b.n	800e166 <__swsetup_r+0x92>
 800e17c:	2000      	movs	r0, #0
 800e17e:	e7f7      	b.n	800e170 <__swsetup_r+0x9c>
 800e180:	200005d8 	.word	0x200005d8

0800e184 <_raise_r>:
 800e184:	291f      	cmp	r1, #31
 800e186:	b538      	push	{r3, r4, r5, lr}
 800e188:	4604      	mov	r4, r0
 800e18a:	460d      	mov	r5, r1
 800e18c:	d904      	bls.n	800e198 <_raise_r+0x14>
 800e18e:	2316      	movs	r3, #22
 800e190:	6003      	str	r3, [r0, #0]
 800e192:	f04f 30ff 	mov.w	r0, #4294967295
 800e196:	bd38      	pop	{r3, r4, r5, pc}
 800e198:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e19a:	b112      	cbz	r2, 800e1a2 <_raise_r+0x1e>
 800e19c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e1a0:	b94b      	cbnz	r3, 800e1b6 <_raise_r+0x32>
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	f000 f830 	bl	800e208 <_getpid_r>
 800e1a8:	462a      	mov	r2, r5
 800e1aa:	4601      	mov	r1, r0
 800e1ac:	4620      	mov	r0, r4
 800e1ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e1b2:	f000 b817 	b.w	800e1e4 <_kill_r>
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d00a      	beq.n	800e1d0 <_raise_r+0x4c>
 800e1ba:	1c59      	adds	r1, r3, #1
 800e1bc:	d103      	bne.n	800e1c6 <_raise_r+0x42>
 800e1be:	2316      	movs	r3, #22
 800e1c0:	6003      	str	r3, [r0, #0]
 800e1c2:	2001      	movs	r0, #1
 800e1c4:	e7e7      	b.n	800e196 <_raise_r+0x12>
 800e1c6:	2400      	movs	r4, #0
 800e1c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e1cc:	4628      	mov	r0, r5
 800e1ce:	4798      	blx	r3
 800e1d0:	2000      	movs	r0, #0
 800e1d2:	e7e0      	b.n	800e196 <_raise_r+0x12>

0800e1d4 <raise>:
 800e1d4:	4b02      	ldr	r3, [pc, #8]	; (800e1e0 <raise+0xc>)
 800e1d6:	4601      	mov	r1, r0
 800e1d8:	6818      	ldr	r0, [r3, #0]
 800e1da:	f7ff bfd3 	b.w	800e184 <_raise_r>
 800e1de:	bf00      	nop
 800e1e0:	200005d8 	.word	0x200005d8

0800e1e4 <_kill_r>:
 800e1e4:	b538      	push	{r3, r4, r5, lr}
 800e1e6:	4d07      	ldr	r5, [pc, #28]	; (800e204 <_kill_r+0x20>)
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	4604      	mov	r4, r0
 800e1ec:	4608      	mov	r0, r1
 800e1ee:	4611      	mov	r1, r2
 800e1f0:	602b      	str	r3, [r5, #0]
 800e1f2:	f7f4 fb13 	bl	800281c <_kill>
 800e1f6:	1c43      	adds	r3, r0, #1
 800e1f8:	d102      	bne.n	800e200 <_kill_r+0x1c>
 800e1fa:	682b      	ldr	r3, [r5, #0]
 800e1fc:	b103      	cbz	r3, 800e200 <_kill_r+0x1c>
 800e1fe:	6023      	str	r3, [r4, #0]
 800e200:	bd38      	pop	{r3, r4, r5, pc}
 800e202:	bf00      	nop
 800e204:	20002a34 	.word	0x20002a34

0800e208 <_getpid_r>:
 800e208:	f7f4 bb00 	b.w	800280c <_getpid>

0800e20c <_malloc_usable_size_r>:
 800e20c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e210:	1f18      	subs	r0, r3, #4
 800e212:	2b00      	cmp	r3, #0
 800e214:	bfbc      	itt	lt
 800e216:	580b      	ldrlt	r3, [r1, r0]
 800e218:	18c0      	addlt	r0, r0, r3
 800e21a:	4770      	bx	lr

0800e21c <__swhatbuf_r>:
 800e21c:	b570      	push	{r4, r5, r6, lr}
 800e21e:	460c      	mov	r4, r1
 800e220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e224:	2900      	cmp	r1, #0
 800e226:	b096      	sub	sp, #88	; 0x58
 800e228:	4615      	mov	r5, r2
 800e22a:	461e      	mov	r6, r3
 800e22c:	da0d      	bge.n	800e24a <__swhatbuf_r+0x2e>
 800e22e:	89a3      	ldrh	r3, [r4, #12]
 800e230:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e234:	f04f 0100 	mov.w	r1, #0
 800e238:	bf0c      	ite	eq
 800e23a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e23e:	2340      	movne	r3, #64	; 0x40
 800e240:	2000      	movs	r0, #0
 800e242:	6031      	str	r1, [r6, #0]
 800e244:	602b      	str	r3, [r5, #0]
 800e246:	b016      	add	sp, #88	; 0x58
 800e248:	bd70      	pop	{r4, r5, r6, pc}
 800e24a:	466a      	mov	r2, sp
 800e24c:	f000 f848 	bl	800e2e0 <_fstat_r>
 800e250:	2800      	cmp	r0, #0
 800e252:	dbec      	blt.n	800e22e <__swhatbuf_r+0x12>
 800e254:	9901      	ldr	r1, [sp, #4]
 800e256:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e25a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e25e:	4259      	negs	r1, r3
 800e260:	4159      	adcs	r1, r3
 800e262:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e266:	e7eb      	b.n	800e240 <__swhatbuf_r+0x24>

0800e268 <__smakebuf_r>:
 800e268:	898b      	ldrh	r3, [r1, #12]
 800e26a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e26c:	079d      	lsls	r5, r3, #30
 800e26e:	4606      	mov	r6, r0
 800e270:	460c      	mov	r4, r1
 800e272:	d507      	bpl.n	800e284 <__smakebuf_r+0x1c>
 800e274:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e278:	6023      	str	r3, [r4, #0]
 800e27a:	6123      	str	r3, [r4, #16]
 800e27c:	2301      	movs	r3, #1
 800e27e:	6163      	str	r3, [r4, #20]
 800e280:	b002      	add	sp, #8
 800e282:	bd70      	pop	{r4, r5, r6, pc}
 800e284:	ab01      	add	r3, sp, #4
 800e286:	466a      	mov	r2, sp
 800e288:	f7ff ffc8 	bl	800e21c <__swhatbuf_r>
 800e28c:	9900      	ldr	r1, [sp, #0]
 800e28e:	4605      	mov	r5, r0
 800e290:	4630      	mov	r0, r6
 800e292:	f7fb fe45 	bl	8009f20 <_malloc_r>
 800e296:	b948      	cbnz	r0, 800e2ac <__smakebuf_r+0x44>
 800e298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e29c:	059a      	lsls	r2, r3, #22
 800e29e:	d4ef      	bmi.n	800e280 <__smakebuf_r+0x18>
 800e2a0:	f023 0303 	bic.w	r3, r3, #3
 800e2a4:	f043 0302 	orr.w	r3, r3, #2
 800e2a8:	81a3      	strh	r3, [r4, #12]
 800e2aa:	e7e3      	b.n	800e274 <__smakebuf_r+0xc>
 800e2ac:	89a3      	ldrh	r3, [r4, #12]
 800e2ae:	6020      	str	r0, [r4, #0]
 800e2b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2b4:	81a3      	strh	r3, [r4, #12]
 800e2b6:	9b00      	ldr	r3, [sp, #0]
 800e2b8:	6163      	str	r3, [r4, #20]
 800e2ba:	9b01      	ldr	r3, [sp, #4]
 800e2bc:	6120      	str	r0, [r4, #16]
 800e2be:	b15b      	cbz	r3, 800e2d8 <__smakebuf_r+0x70>
 800e2c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2c4:	4630      	mov	r0, r6
 800e2c6:	f000 f81d 	bl	800e304 <_isatty_r>
 800e2ca:	b128      	cbz	r0, 800e2d8 <__smakebuf_r+0x70>
 800e2cc:	89a3      	ldrh	r3, [r4, #12]
 800e2ce:	f023 0303 	bic.w	r3, r3, #3
 800e2d2:	f043 0301 	orr.w	r3, r3, #1
 800e2d6:	81a3      	strh	r3, [r4, #12]
 800e2d8:	89a3      	ldrh	r3, [r4, #12]
 800e2da:	431d      	orrs	r5, r3
 800e2dc:	81a5      	strh	r5, [r4, #12]
 800e2de:	e7cf      	b.n	800e280 <__smakebuf_r+0x18>

0800e2e0 <_fstat_r>:
 800e2e0:	b538      	push	{r3, r4, r5, lr}
 800e2e2:	4d07      	ldr	r5, [pc, #28]	; (800e300 <_fstat_r+0x20>)
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	4604      	mov	r4, r0
 800e2e8:	4608      	mov	r0, r1
 800e2ea:	4611      	mov	r1, r2
 800e2ec:	602b      	str	r3, [r5, #0]
 800e2ee:	f7f4 faf4 	bl	80028da <_fstat>
 800e2f2:	1c43      	adds	r3, r0, #1
 800e2f4:	d102      	bne.n	800e2fc <_fstat_r+0x1c>
 800e2f6:	682b      	ldr	r3, [r5, #0]
 800e2f8:	b103      	cbz	r3, 800e2fc <_fstat_r+0x1c>
 800e2fa:	6023      	str	r3, [r4, #0]
 800e2fc:	bd38      	pop	{r3, r4, r5, pc}
 800e2fe:	bf00      	nop
 800e300:	20002a34 	.word	0x20002a34

0800e304 <_isatty_r>:
 800e304:	b538      	push	{r3, r4, r5, lr}
 800e306:	4d06      	ldr	r5, [pc, #24]	; (800e320 <_isatty_r+0x1c>)
 800e308:	2300      	movs	r3, #0
 800e30a:	4604      	mov	r4, r0
 800e30c:	4608      	mov	r0, r1
 800e30e:	602b      	str	r3, [r5, #0]
 800e310:	f7f4 faf3 	bl	80028fa <_isatty>
 800e314:	1c43      	adds	r3, r0, #1
 800e316:	d102      	bne.n	800e31e <_isatty_r+0x1a>
 800e318:	682b      	ldr	r3, [r5, #0]
 800e31a:	b103      	cbz	r3, 800e31e <_isatty_r+0x1a>
 800e31c:	6023      	str	r3, [r4, #0]
 800e31e:	bd38      	pop	{r3, r4, r5, pc}
 800e320:	20002a34 	.word	0x20002a34
 800e324:	00000000 	.word	0x00000000

0800e328 <sin>:
 800e328:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e32a:	ec53 2b10 	vmov	r2, r3, d0
 800e32e:	4828      	ldr	r0, [pc, #160]	; (800e3d0 <sin+0xa8>)
 800e330:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e334:	4281      	cmp	r1, r0
 800e336:	dc07      	bgt.n	800e348 <sin+0x20>
 800e338:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800e3c8 <sin+0xa0>
 800e33c:	2000      	movs	r0, #0
 800e33e:	b005      	add	sp, #20
 800e340:	f85d eb04 	ldr.w	lr, [sp], #4
 800e344:	f000 b958 	b.w	800e5f8 <__kernel_sin>
 800e348:	4822      	ldr	r0, [pc, #136]	; (800e3d4 <sin+0xac>)
 800e34a:	4281      	cmp	r1, r0
 800e34c:	dd09      	ble.n	800e362 <sin+0x3a>
 800e34e:	ee10 0a10 	vmov	r0, s0
 800e352:	4619      	mov	r1, r3
 800e354:	f7f1 ff98 	bl	8000288 <__aeabi_dsub>
 800e358:	ec41 0b10 	vmov	d0, r0, r1
 800e35c:	b005      	add	sp, #20
 800e35e:	f85d fb04 	ldr.w	pc, [sp], #4
 800e362:	4668      	mov	r0, sp
 800e364:	f000 fa08 	bl	800e778 <__ieee754_rem_pio2>
 800e368:	f000 0003 	and.w	r0, r0, #3
 800e36c:	2801      	cmp	r0, #1
 800e36e:	d00c      	beq.n	800e38a <sin+0x62>
 800e370:	2802      	cmp	r0, #2
 800e372:	d011      	beq.n	800e398 <sin+0x70>
 800e374:	b9f0      	cbnz	r0, 800e3b4 <sin+0x8c>
 800e376:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e37a:	ed9d 0b00 	vldr	d0, [sp]
 800e37e:	2001      	movs	r0, #1
 800e380:	f000 f93a 	bl	800e5f8 <__kernel_sin>
 800e384:	ec51 0b10 	vmov	r0, r1, d0
 800e388:	e7e6      	b.n	800e358 <sin+0x30>
 800e38a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e38e:	ed9d 0b00 	vldr	d0, [sp]
 800e392:	f000 f869 	bl	800e468 <__kernel_cos>
 800e396:	e7f5      	b.n	800e384 <sin+0x5c>
 800e398:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e39c:	ed9d 0b00 	vldr	d0, [sp]
 800e3a0:	2001      	movs	r0, #1
 800e3a2:	f000 f929 	bl	800e5f8 <__kernel_sin>
 800e3a6:	ec53 2b10 	vmov	r2, r3, d0
 800e3aa:	ee10 0a10 	vmov	r0, s0
 800e3ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e3b2:	e7d1      	b.n	800e358 <sin+0x30>
 800e3b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e3b8:	ed9d 0b00 	vldr	d0, [sp]
 800e3bc:	f000 f854 	bl	800e468 <__kernel_cos>
 800e3c0:	e7f1      	b.n	800e3a6 <sin+0x7e>
 800e3c2:	bf00      	nop
 800e3c4:	f3af 8000 	nop.w
	...
 800e3d0:	3fe921fb 	.word	0x3fe921fb
 800e3d4:	7fefffff 	.word	0x7fefffff

0800e3d8 <round>:
 800e3d8:	ec53 2b10 	vmov	r2, r3, d0
 800e3dc:	b570      	push	{r4, r5, r6, lr}
 800e3de:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800e3e2:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800e3e6:	2813      	cmp	r0, #19
 800e3e8:	ee10 5a10 	vmov	r5, s0
 800e3ec:	4619      	mov	r1, r3
 800e3ee:	dc18      	bgt.n	800e422 <round+0x4a>
 800e3f0:	2800      	cmp	r0, #0
 800e3f2:	da09      	bge.n	800e408 <round+0x30>
 800e3f4:	3001      	adds	r0, #1
 800e3f6:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800e3fa:	d103      	bne.n	800e404 <round+0x2c>
 800e3fc:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800e400:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800e404:	2300      	movs	r3, #0
 800e406:	e02a      	b.n	800e45e <round+0x86>
 800e408:	4c16      	ldr	r4, [pc, #88]	; (800e464 <round+0x8c>)
 800e40a:	4104      	asrs	r4, r0
 800e40c:	ea03 0604 	and.w	r6, r3, r4
 800e410:	4316      	orrs	r6, r2
 800e412:	d011      	beq.n	800e438 <round+0x60>
 800e414:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e418:	4103      	asrs	r3, r0
 800e41a:	440b      	add	r3, r1
 800e41c:	ea23 0104 	bic.w	r1, r3, r4
 800e420:	e7f0      	b.n	800e404 <round+0x2c>
 800e422:	2833      	cmp	r0, #51	; 0x33
 800e424:	dd0b      	ble.n	800e43e <round+0x66>
 800e426:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e42a:	d105      	bne.n	800e438 <round+0x60>
 800e42c:	ee10 0a10 	vmov	r0, s0
 800e430:	f7f1 ff2c 	bl	800028c <__adddf3>
 800e434:	4602      	mov	r2, r0
 800e436:	460b      	mov	r3, r1
 800e438:	ec43 2b10 	vmov	d0, r2, r3
 800e43c:	bd70      	pop	{r4, r5, r6, pc}
 800e43e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800e442:	f04f 34ff 	mov.w	r4, #4294967295
 800e446:	40f4      	lsrs	r4, r6
 800e448:	4214      	tst	r4, r2
 800e44a:	d0f5      	beq.n	800e438 <round+0x60>
 800e44c:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800e450:	2301      	movs	r3, #1
 800e452:	4083      	lsls	r3, r0
 800e454:	195b      	adds	r3, r3, r5
 800e456:	bf28      	it	cs
 800e458:	3101      	addcs	r1, #1
 800e45a:	ea23 0304 	bic.w	r3, r3, r4
 800e45e:	461a      	mov	r2, r3
 800e460:	460b      	mov	r3, r1
 800e462:	e7e9      	b.n	800e438 <round+0x60>
 800e464:	000fffff 	.word	0x000fffff

0800e468 <__kernel_cos>:
 800e468:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e46c:	ec57 6b10 	vmov	r6, r7, d0
 800e470:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e474:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800e478:	ed8d 1b00 	vstr	d1, [sp]
 800e47c:	da07      	bge.n	800e48e <__kernel_cos+0x26>
 800e47e:	ee10 0a10 	vmov	r0, s0
 800e482:	4639      	mov	r1, r7
 800e484:	f7f2 fb68 	bl	8000b58 <__aeabi_d2iz>
 800e488:	2800      	cmp	r0, #0
 800e48a:	f000 8088 	beq.w	800e59e <__kernel_cos+0x136>
 800e48e:	4632      	mov	r2, r6
 800e490:	463b      	mov	r3, r7
 800e492:	4630      	mov	r0, r6
 800e494:	4639      	mov	r1, r7
 800e496:	f7f2 f8af 	bl	80005f8 <__aeabi_dmul>
 800e49a:	4b51      	ldr	r3, [pc, #324]	; (800e5e0 <__kernel_cos+0x178>)
 800e49c:	2200      	movs	r2, #0
 800e49e:	4604      	mov	r4, r0
 800e4a0:	460d      	mov	r5, r1
 800e4a2:	f7f2 f8a9 	bl	80005f8 <__aeabi_dmul>
 800e4a6:	a340      	add	r3, pc, #256	; (adr r3, 800e5a8 <__kernel_cos+0x140>)
 800e4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ac:	4682      	mov	sl, r0
 800e4ae:	468b      	mov	fp, r1
 800e4b0:	4620      	mov	r0, r4
 800e4b2:	4629      	mov	r1, r5
 800e4b4:	f7f2 f8a0 	bl	80005f8 <__aeabi_dmul>
 800e4b8:	a33d      	add	r3, pc, #244	; (adr r3, 800e5b0 <__kernel_cos+0x148>)
 800e4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4be:	f7f1 fee5 	bl	800028c <__adddf3>
 800e4c2:	4622      	mov	r2, r4
 800e4c4:	462b      	mov	r3, r5
 800e4c6:	f7f2 f897 	bl	80005f8 <__aeabi_dmul>
 800e4ca:	a33b      	add	r3, pc, #236	; (adr r3, 800e5b8 <__kernel_cos+0x150>)
 800e4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4d0:	f7f1 feda 	bl	8000288 <__aeabi_dsub>
 800e4d4:	4622      	mov	r2, r4
 800e4d6:	462b      	mov	r3, r5
 800e4d8:	f7f2 f88e 	bl	80005f8 <__aeabi_dmul>
 800e4dc:	a338      	add	r3, pc, #224	; (adr r3, 800e5c0 <__kernel_cos+0x158>)
 800e4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4e2:	f7f1 fed3 	bl	800028c <__adddf3>
 800e4e6:	4622      	mov	r2, r4
 800e4e8:	462b      	mov	r3, r5
 800e4ea:	f7f2 f885 	bl	80005f8 <__aeabi_dmul>
 800e4ee:	a336      	add	r3, pc, #216	; (adr r3, 800e5c8 <__kernel_cos+0x160>)
 800e4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f4:	f7f1 fec8 	bl	8000288 <__aeabi_dsub>
 800e4f8:	4622      	mov	r2, r4
 800e4fa:	462b      	mov	r3, r5
 800e4fc:	f7f2 f87c 	bl	80005f8 <__aeabi_dmul>
 800e500:	a333      	add	r3, pc, #204	; (adr r3, 800e5d0 <__kernel_cos+0x168>)
 800e502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e506:	f7f1 fec1 	bl	800028c <__adddf3>
 800e50a:	4622      	mov	r2, r4
 800e50c:	462b      	mov	r3, r5
 800e50e:	f7f2 f873 	bl	80005f8 <__aeabi_dmul>
 800e512:	4622      	mov	r2, r4
 800e514:	462b      	mov	r3, r5
 800e516:	f7f2 f86f 	bl	80005f8 <__aeabi_dmul>
 800e51a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e51e:	4604      	mov	r4, r0
 800e520:	460d      	mov	r5, r1
 800e522:	4630      	mov	r0, r6
 800e524:	4639      	mov	r1, r7
 800e526:	f7f2 f867 	bl	80005f8 <__aeabi_dmul>
 800e52a:	460b      	mov	r3, r1
 800e52c:	4602      	mov	r2, r0
 800e52e:	4629      	mov	r1, r5
 800e530:	4620      	mov	r0, r4
 800e532:	f7f1 fea9 	bl	8000288 <__aeabi_dsub>
 800e536:	4b2b      	ldr	r3, [pc, #172]	; (800e5e4 <__kernel_cos+0x17c>)
 800e538:	4598      	cmp	r8, r3
 800e53a:	4606      	mov	r6, r0
 800e53c:	460f      	mov	r7, r1
 800e53e:	dc10      	bgt.n	800e562 <__kernel_cos+0xfa>
 800e540:	4602      	mov	r2, r0
 800e542:	460b      	mov	r3, r1
 800e544:	4650      	mov	r0, sl
 800e546:	4659      	mov	r1, fp
 800e548:	f7f1 fe9e 	bl	8000288 <__aeabi_dsub>
 800e54c:	460b      	mov	r3, r1
 800e54e:	4926      	ldr	r1, [pc, #152]	; (800e5e8 <__kernel_cos+0x180>)
 800e550:	4602      	mov	r2, r0
 800e552:	2000      	movs	r0, #0
 800e554:	f7f1 fe98 	bl	8000288 <__aeabi_dsub>
 800e558:	ec41 0b10 	vmov	d0, r0, r1
 800e55c:	b003      	add	sp, #12
 800e55e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e562:	4b22      	ldr	r3, [pc, #136]	; (800e5ec <__kernel_cos+0x184>)
 800e564:	4920      	ldr	r1, [pc, #128]	; (800e5e8 <__kernel_cos+0x180>)
 800e566:	4598      	cmp	r8, r3
 800e568:	bfcc      	ite	gt
 800e56a:	4d21      	ldrgt	r5, [pc, #132]	; (800e5f0 <__kernel_cos+0x188>)
 800e56c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800e570:	2400      	movs	r4, #0
 800e572:	4622      	mov	r2, r4
 800e574:	462b      	mov	r3, r5
 800e576:	2000      	movs	r0, #0
 800e578:	f7f1 fe86 	bl	8000288 <__aeabi_dsub>
 800e57c:	4622      	mov	r2, r4
 800e57e:	4680      	mov	r8, r0
 800e580:	4689      	mov	r9, r1
 800e582:	462b      	mov	r3, r5
 800e584:	4650      	mov	r0, sl
 800e586:	4659      	mov	r1, fp
 800e588:	f7f1 fe7e 	bl	8000288 <__aeabi_dsub>
 800e58c:	4632      	mov	r2, r6
 800e58e:	463b      	mov	r3, r7
 800e590:	f7f1 fe7a 	bl	8000288 <__aeabi_dsub>
 800e594:	4602      	mov	r2, r0
 800e596:	460b      	mov	r3, r1
 800e598:	4640      	mov	r0, r8
 800e59a:	4649      	mov	r1, r9
 800e59c:	e7da      	b.n	800e554 <__kernel_cos+0xec>
 800e59e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800e5d8 <__kernel_cos+0x170>
 800e5a2:	e7db      	b.n	800e55c <__kernel_cos+0xf4>
 800e5a4:	f3af 8000 	nop.w
 800e5a8:	be8838d4 	.word	0xbe8838d4
 800e5ac:	bda8fae9 	.word	0xbda8fae9
 800e5b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800e5b4:	3e21ee9e 	.word	0x3e21ee9e
 800e5b8:	809c52ad 	.word	0x809c52ad
 800e5bc:	3e927e4f 	.word	0x3e927e4f
 800e5c0:	19cb1590 	.word	0x19cb1590
 800e5c4:	3efa01a0 	.word	0x3efa01a0
 800e5c8:	16c15177 	.word	0x16c15177
 800e5cc:	3f56c16c 	.word	0x3f56c16c
 800e5d0:	5555554c 	.word	0x5555554c
 800e5d4:	3fa55555 	.word	0x3fa55555
 800e5d8:	00000000 	.word	0x00000000
 800e5dc:	3ff00000 	.word	0x3ff00000
 800e5e0:	3fe00000 	.word	0x3fe00000
 800e5e4:	3fd33332 	.word	0x3fd33332
 800e5e8:	3ff00000 	.word	0x3ff00000
 800e5ec:	3fe90000 	.word	0x3fe90000
 800e5f0:	3fd20000 	.word	0x3fd20000
 800e5f4:	00000000 	.word	0x00000000

0800e5f8 <__kernel_sin>:
 800e5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5fc:	ed2d 8b04 	vpush	{d8-d9}
 800e600:	eeb0 8a41 	vmov.f32	s16, s2
 800e604:	eef0 8a61 	vmov.f32	s17, s3
 800e608:	ec55 4b10 	vmov	r4, r5, d0
 800e60c:	b083      	sub	sp, #12
 800e60e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e612:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e616:	9001      	str	r0, [sp, #4]
 800e618:	da06      	bge.n	800e628 <__kernel_sin+0x30>
 800e61a:	ee10 0a10 	vmov	r0, s0
 800e61e:	4629      	mov	r1, r5
 800e620:	f7f2 fa9a 	bl	8000b58 <__aeabi_d2iz>
 800e624:	2800      	cmp	r0, #0
 800e626:	d051      	beq.n	800e6cc <__kernel_sin+0xd4>
 800e628:	4622      	mov	r2, r4
 800e62a:	462b      	mov	r3, r5
 800e62c:	4620      	mov	r0, r4
 800e62e:	4629      	mov	r1, r5
 800e630:	f7f1 ffe2 	bl	80005f8 <__aeabi_dmul>
 800e634:	4682      	mov	sl, r0
 800e636:	468b      	mov	fp, r1
 800e638:	4602      	mov	r2, r0
 800e63a:	460b      	mov	r3, r1
 800e63c:	4620      	mov	r0, r4
 800e63e:	4629      	mov	r1, r5
 800e640:	f7f1 ffda 	bl	80005f8 <__aeabi_dmul>
 800e644:	a341      	add	r3, pc, #260	; (adr r3, 800e74c <__kernel_sin+0x154>)
 800e646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e64a:	4680      	mov	r8, r0
 800e64c:	4689      	mov	r9, r1
 800e64e:	4650      	mov	r0, sl
 800e650:	4659      	mov	r1, fp
 800e652:	f7f1 ffd1 	bl	80005f8 <__aeabi_dmul>
 800e656:	a33f      	add	r3, pc, #252	; (adr r3, 800e754 <__kernel_sin+0x15c>)
 800e658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65c:	f7f1 fe14 	bl	8000288 <__aeabi_dsub>
 800e660:	4652      	mov	r2, sl
 800e662:	465b      	mov	r3, fp
 800e664:	f7f1 ffc8 	bl	80005f8 <__aeabi_dmul>
 800e668:	a33c      	add	r3, pc, #240	; (adr r3, 800e75c <__kernel_sin+0x164>)
 800e66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e66e:	f7f1 fe0d 	bl	800028c <__adddf3>
 800e672:	4652      	mov	r2, sl
 800e674:	465b      	mov	r3, fp
 800e676:	f7f1 ffbf 	bl	80005f8 <__aeabi_dmul>
 800e67a:	a33a      	add	r3, pc, #232	; (adr r3, 800e764 <__kernel_sin+0x16c>)
 800e67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e680:	f7f1 fe02 	bl	8000288 <__aeabi_dsub>
 800e684:	4652      	mov	r2, sl
 800e686:	465b      	mov	r3, fp
 800e688:	f7f1 ffb6 	bl	80005f8 <__aeabi_dmul>
 800e68c:	a337      	add	r3, pc, #220	; (adr r3, 800e76c <__kernel_sin+0x174>)
 800e68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e692:	f7f1 fdfb 	bl	800028c <__adddf3>
 800e696:	9b01      	ldr	r3, [sp, #4]
 800e698:	4606      	mov	r6, r0
 800e69a:	460f      	mov	r7, r1
 800e69c:	b9eb      	cbnz	r3, 800e6da <__kernel_sin+0xe2>
 800e69e:	4602      	mov	r2, r0
 800e6a0:	460b      	mov	r3, r1
 800e6a2:	4650      	mov	r0, sl
 800e6a4:	4659      	mov	r1, fp
 800e6a6:	f7f1 ffa7 	bl	80005f8 <__aeabi_dmul>
 800e6aa:	a325      	add	r3, pc, #148	; (adr r3, 800e740 <__kernel_sin+0x148>)
 800e6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b0:	f7f1 fdea 	bl	8000288 <__aeabi_dsub>
 800e6b4:	4642      	mov	r2, r8
 800e6b6:	464b      	mov	r3, r9
 800e6b8:	f7f1 ff9e 	bl	80005f8 <__aeabi_dmul>
 800e6bc:	4602      	mov	r2, r0
 800e6be:	460b      	mov	r3, r1
 800e6c0:	4620      	mov	r0, r4
 800e6c2:	4629      	mov	r1, r5
 800e6c4:	f7f1 fde2 	bl	800028c <__adddf3>
 800e6c8:	4604      	mov	r4, r0
 800e6ca:	460d      	mov	r5, r1
 800e6cc:	ec45 4b10 	vmov	d0, r4, r5
 800e6d0:	b003      	add	sp, #12
 800e6d2:	ecbd 8b04 	vpop	{d8-d9}
 800e6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6da:	4b1b      	ldr	r3, [pc, #108]	; (800e748 <__kernel_sin+0x150>)
 800e6dc:	ec51 0b18 	vmov	r0, r1, d8
 800e6e0:	2200      	movs	r2, #0
 800e6e2:	f7f1 ff89 	bl	80005f8 <__aeabi_dmul>
 800e6e6:	4632      	mov	r2, r6
 800e6e8:	ec41 0b19 	vmov	d9, r0, r1
 800e6ec:	463b      	mov	r3, r7
 800e6ee:	4640      	mov	r0, r8
 800e6f0:	4649      	mov	r1, r9
 800e6f2:	f7f1 ff81 	bl	80005f8 <__aeabi_dmul>
 800e6f6:	4602      	mov	r2, r0
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	ec51 0b19 	vmov	r0, r1, d9
 800e6fe:	f7f1 fdc3 	bl	8000288 <__aeabi_dsub>
 800e702:	4652      	mov	r2, sl
 800e704:	465b      	mov	r3, fp
 800e706:	f7f1 ff77 	bl	80005f8 <__aeabi_dmul>
 800e70a:	ec53 2b18 	vmov	r2, r3, d8
 800e70e:	f7f1 fdbb 	bl	8000288 <__aeabi_dsub>
 800e712:	a30b      	add	r3, pc, #44	; (adr r3, 800e740 <__kernel_sin+0x148>)
 800e714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e718:	4606      	mov	r6, r0
 800e71a:	460f      	mov	r7, r1
 800e71c:	4640      	mov	r0, r8
 800e71e:	4649      	mov	r1, r9
 800e720:	f7f1 ff6a 	bl	80005f8 <__aeabi_dmul>
 800e724:	4602      	mov	r2, r0
 800e726:	460b      	mov	r3, r1
 800e728:	4630      	mov	r0, r6
 800e72a:	4639      	mov	r1, r7
 800e72c:	f7f1 fdae 	bl	800028c <__adddf3>
 800e730:	4602      	mov	r2, r0
 800e732:	460b      	mov	r3, r1
 800e734:	4620      	mov	r0, r4
 800e736:	4629      	mov	r1, r5
 800e738:	f7f1 fda6 	bl	8000288 <__aeabi_dsub>
 800e73c:	e7c4      	b.n	800e6c8 <__kernel_sin+0xd0>
 800e73e:	bf00      	nop
 800e740:	55555549 	.word	0x55555549
 800e744:	3fc55555 	.word	0x3fc55555
 800e748:	3fe00000 	.word	0x3fe00000
 800e74c:	5acfd57c 	.word	0x5acfd57c
 800e750:	3de5d93a 	.word	0x3de5d93a
 800e754:	8a2b9ceb 	.word	0x8a2b9ceb
 800e758:	3e5ae5e6 	.word	0x3e5ae5e6
 800e75c:	57b1fe7d 	.word	0x57b1fe7d
 800e760:	3ec71de3 	.word	0x3ec71de3
 800e764:	19c161d5 	.word	0x19c161d5
 800e768:	3f2a01a0 	.word	0x3f2a01a0
 800e76c:	1110f8a6 	.word	0x1110f8a6
 800e770:	3f811111 	.word	0x3f811111
 800e774:	00000000 	.word	0x00000000

0800e778 <__ieee754_rem_pio2>:
 800e778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e77c:	ed2d 8b02 	vpush	{d8}
 800e780:	ec55 4b10 	vmov	r4, r5, d0
 800e784:	4bca      	ldr	r3, [pc, #808]	; (800eab0 <__ieee754_rem_pio2+0x338>)
 800e786:	b08b      	sub	sp, #44	; 0x2c
 800e788:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e78c:	4598      	cmp	r8, r3
 800e78e:	4682      	mov	sl, r0
 800e790:	9502      	str	r5, [sp, #8]
 800e792:	dc08      	bgt.n	800e7a6 <__ieee754_rem_pio2+0x2e>
 800e794:	2200      	movs	r2, #0
 800e796:	2300      	movs	r3, #0
 800e798:	ed80 0b00 	vstr	d0, [r0]
 800e79c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e7a0:	f04f 0b00 	mov.w	fp, #0
 800e7a4:	e028      	b.n	800e7f8 <__ieee754_rem_pio2+0x80>
 800e7a6:	4bc3      	ldr	r3, [pc, #780]	; (800eab4 <__ieee754_rem_pio2+0x33c>)
 800e7a8:	4598      	cmp	r8, r3
 800e7aa:	dc78      	bgt.n	800e89e <__ieee754_rem_pio2+0x126>
 800e7ac:	9b02      	ldr	r3, [sp, #8]
 800e7ae:	4ec2      	ldr	r6, [pc, #776]	; (800eab8 <__ieee754_rem_pio2+0x340>)
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	ee10 0a10 	vmov	r0, s0
 800e7b6:	a3b0      	add	r3, pc, #704	; (adr r3, 800ea78 <__ieee754_rem_pio2+0x300>)
 800e7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7bc:	4629      	mov	r1, r5
 800e7be:	dd39      	ble.n	800e834 <__ieee754_rem_pio2+0xbc>
 800e7c0:	f7f1 fd62 	bl	8000288 <__aeabi_dsub>
 800e7c4:	45b0      	cmp	r8, r6
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	460d      	mov	r5, r1
 800e7ca:	d01b      	beq.n	800e804 <__ieee754_rem_pio2+0x8c>
 800e7cc:	a3ac      	add	r3, pc, #688	; (adr r3, 800ea80 <__ieee754_rem_pio2+0x308>)
 800e7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d2:	f7f1 fd59 	bl	8000288 <__aeabi_dsub>
 800e7d6:	4602      	mov	r2, r0
 800e7d8:	460b      	mov	r3, r1
 800e7da:	e9ca 2300 	strd	r2, r3, [sl]
 800e7de:	4620      	mov	r0, r4
 800e7e0:	4629      	mov	r1, r5
 800e7e2:	f7f1 fd51 	bl	8000288 <__aeabi_dsub>
 800e7e6:	a3a6      	add	r3, pc, #664	; (adr r3, 800ea80 <__ieee754_rem_pio2+0x308>)
 800e7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ec:	f7f1 fd4c 	bl	8000288 <__aeabi_dsub>
 800e7f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e7f4:	f04f 0b01 	mov.w	fp, #1
 800e7f8:	4658      	mov	r0, fp
 800e7fa:	b00b      	add	sp, #44	; 0x2c
 800e7fc:	ecbd 8b02 	vpop	{d8}
 800e800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e804:	a3a0      	add	r3, pc, #640	; (adr r3, 800ea88 <__ieee754_rem_pio2+0x310>)
 800e806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e80a:	f7f1 fd3d 	bl	8000288 <__aeabi_dsub>
 800e80e:	a3a0      	add	r3, pc, #640	; (adr r3, 800ea90 <__ieee754_rem_pio2+0x318>)
 800e810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e814:	4604      	mov	r4, r0
 800e816:	460d      	mov	r5, r1
 800e818:	f7f1 fd36 	bl	8000288 <__aeabi_dsub>
 800e81c:	4602      	mov	r2, r0
 800e81e:	460b      	mov	r3, r1
 800e820:	e9ca 2300 	strd	r2, r3, [sl]
 800e824:	4620      	mov	r0, r4
 800e826:	4629      	mov	r1, r5
 800e828:	f7f1 fd2e 	bl	8000288 <__aeabi_dsub>
 800e82c:	a398      	add	r3, pc, #608	; (adr r3, 800ea90 <__ieee754_rem_pio2+0x318>)
 800e82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e832:	e7db      	b.n	800e7ec <__ieee754_rem_pio2+0x74>
 800e834:	f7f1 fd2a 	bl	800028c <__adddf3>
 800e838:	45b0      	cmp	r8, r6
 800e83a:	4604      	mov	r4, r0
 800e83c:	460d      	mov	r5, r1
 800e83e:	d016      	beq.n	800e86e <__ieee754_rem_pio2+0xf6>
 800e840:	a38f      	add	r3, pc, #572	; (adr r3, 800ea80 <__ieee754_rem_pio2+0x308>)
 800e842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e846:	f7f1 fd21 	bl	800028c <__adddf3>
 800e84a:	4602      	mov	r2, r0
 800e84c:	460b      	mov	r3, r1
 800e84e:	e9ca 2300 	strd	r2, r3, [sl]
 800e852:	4620      	mov	r0, r4
 800e854:	4629      	mov	r1, r5
 800e856:	f7f1 fd17 	bl	8000288 <__aeabi_dsub>
 800e85a:	a389      	add	r3, pc, #548	; (adr r3, 800ea80 <__ieee754_rem_pio2+0x308>)
 800e85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e860:	f7f1 fd14 	bl	800028c <__adddf3>
 800e864:	f04f 3bff 	mov.w	fp, #4294967295
 800e868:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e86c:	e7c4      	b.n	800e7f8 <__ieee754_rem_pio2+0x80>
 800e86e:	a386      	add	r3, pc, #536	; (adr r3, 800ea88 <__ieee754_rem_pio2+0x310>)
 800e870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e874:	f7f1 fd0a 	bl	800028c <__adddf3>
 800e878:	a385      	add	r3, pc, #532	; (adr r3, 800ea90 <__ieee754_rem_pio2+0x318>)
 800e87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e87e:	4604      	mov	r4, r0
 800e880:	460d      	mov	r5, r1
 800e882:	f7f1 fd03 	bl	800028c <__adddf3>
 800e886:	4602      	mov	r2, r0
 800e888:	460b      	mov	r3, r1
 800e88a:	e9ca 2300 	strd	r2, r3, [sl]
 800e88e:	4620      	mov	r0, r4
 800e890:	4629      	mov	r1, r5
 800e892:	f7f1 fcf9 	bl	8000288 <__aeabi_dsub>
 800e896:	a37e      	add	r3, pc, #504	; (adr r3, 800ea90 <__ieee754_rem_pio2+0x318>)
 800e898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e89c:	e7e0      	b.n	800e860 <__ieee754_rem_pio2+0xe8>
 800e89e:	4b87      	ldr	r3, [pc, #540]	; (800eabc <__ieee754_rem_pio2+0x344>)
 800e8a0:	4598      	cmp	r8, r3
 800e8a2:	f300 80d8 	bgt.w	800ea56 <__ieee754_rem_pio2+0x2de>
 800e8a6:	f000 f96d 	bl	800eb84 <fabs>
 800e8aa:	ec55 4b10 	vmov	r4, r5, d0
 800e8ae:	ee10 0a10 	vmov	r0, s0
 800e8b2:	a379      	add	r3, pc, #484	; (adr r3, 800ea98 <__ieee754_rem_pio2+0x320>)
 800e8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8b8:	4629      	mov	r1, r5
 800e8ba:	f7f1 fe9d 	bl	80005f8 <__aeabi_dmul>
 800e8be:	4b80      	ldr	r3, [pc, #512]	; (800eac0 <__ieee754_rem_pio2+0x348>)
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	f7f1 fce3 	bl	800028c <__adddf3>
 800e8c6:	f7f2 f947 	bl	8000b58 <__aeabi_d2iz>
 800e8ca:	4683      	mov	fp, r0
 800e8cc:	f7f1 fe2a 	bl	8000524 <__aeabi_i2d>
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	460b      	mov	r3, r1
 800e8d4:	ec43 2b18 	vmov	d8, r2, r3
 800e8d8:	a367      	add	r3, pc, #412	; (adr r3, 800ea78 <__ieee754_rem_pio2+0x300>)
 800e8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8de:	f7f1 fe8b 	bl	80005f8 <__aeabi_dmul>
 800e8e2:	4602      	mov	r2, r0
 800e8e4:	460b      	mov	r3, r1
 800e8e6:	4620      	mov	r0, r4
 800e8e8:	4629      	mov	r1, r5
 800e8ea:	f7f1 fccd 	bl	8000288 <__aeabi_dsub>
 800e8ee:	a364      	add	r3, pc, #400	; (adr r3, 800ea80 <__ieee754_rem_pio2+0x308>)
 800e8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f4:	4606      	mov	r6, r0
 800e8f6:	460f      	mov	r7, r1
 800e8f8:	ec51 0b18 	vmov	r0, r1, d8
 800e8fc:	f7f1 fe7c 	bl	80005f8 <__aeabi_dmul>
 800e900:	f1bb 0f1f 	cmp.w	fp, #31
 800e904:	4604      	mov	r4, r0
 800e906:	460d      	mov	r5, r1
 800e908:	dc0d      	bgt.n	800e926 <__ieee754_rem_pio2+0x1ae>
 800e90a:	4b6e      	ldr	r3, [pc, #440]	; (800eac4 <__ieee754_rem_pio2+0x34c>)
 800e90c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e914:	4543      	cmp	r3, r8
 800e916:	d006      	beq.n	800e926 <__ieee754_rem_pio2+0x1ae>
 800e918:	4622      	mov	r2, r4
 800e91a:	462b      	mov	r3, r5
 800e91c:	4630      	mov	r0, r6
 800e91e:	4639      	mov	r1, r7
 800e920:	f7f1 fcb2 	bl	8000288 <__aeabi_dsub>
 800e924:	e00e      	b.n	800e944 <__ieee754_rem_pio2+0x1cc>
 800e926:	462b      	mov	r3, r5
 800e928:	4622      	mov	r2, r4
 800e92a:	4630      	mov	r0, r6
 800e92c:	4639      	mov	r1, r7
 800e92e:	f7f1 fcab 	bl	8000288 <__aeabi_dsub>
 800e932:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e936:	9303      	str	r3, [sp, #12]
 800e938:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e93c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e940:	2b10      	cmp	r3, #16
 800e942:	dc02      	bgt.n	800e94a <__ieee754_rem_pio2+0x1d2>
 800e944:	e9ca 0100 	strd	r0, r1, [sl]
 800e948:	e039      	b.n	800e9be <__ieee754_rem_pio2+0x246>
 800e94a:	a34f      	add	r3, pc, #316	; (adr r3, 800ea88 <__ieee754_rem_pio2+0x310>)
 800e94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e950:	ec51 0b18 	vmov	r0, r1, d8
 800e954:	f7f1 fe50 	bl	80005f8 <__aeabi_dmul>
 800e958:	4604      	mov	r4, r0
 800e95a:	460d      	mov	r5, r1
 800e95c:	4602      	mov	r2, r0
 800e95e:	460b      	mov	r3, r1
 800e960:	4630      	mov	r0, r6
 800e962:	4639      	mov	r1, r7
 800e964:	f7f1 fc90 	bl	8000288 <__aeabi_dsub>
 800e968:	4602      	mov	r2, r0
 800e96a:	460b      	mov	r3, r1
 800e96c:	4680      	mov	r8, r0
 800e96e:	4689      	mov	r9, r1
 800e970:	4630      	mov	r0, r6
 800e972:	4639      	mov	r1, r7
 800e974:	f7f1 fc88 	bl	8000288 <__aeabi_dsub>
 800e978:	4622      	mov	r2, r4
 800e97a:	462b      	mov	r3, r5
 800e97c:	f7f1 fc84 	bl	8000288 <__aeabi_dsub>
 800e980:	a343      	add	r3, pc, #268	; (adr r3, 800ea90 <__ieee754_rem_pio2+0x318>)
 800e982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e986:	4604      	mov	r4, r0
 800e988:	460d      	mov	r5, r1
 800e98a:	ec51 0b18 	vmov	r0, r1, d8
 800e98e:	f7f1 fe33 	bl	80005f8 <__aeabi_dmul>
 800e992:	4622      	mov	r2, r4
 800e994:	462b      	mov	r3, r5
 800e996:	f7f1 fc77 	bl	8000288 <__aeabi_dsub>
 800e99a:	4602      	mov	r2, r0
 800e99c:	460b      	mov	r3, r1
 800e99e:	4604      	mov	r4, r0
 800e9a0:	460d      	mov	r5, r1
 800e9a2:	4640      	mov	r0, r8
 800e9a4:	4649      	mov	r1, r9
 800e9a6:	f7f1 fc6f 	bl	8000288 <__aeabi_dsub>
 800e9aa:	9a03      	ldr	r2, [sp, #12]
 800e9ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e9b0:	1ad3      	subs	r3, r2, r3
 800e9b2:	2b31      	cmp	r3, #49	; 0x31
 800e9b4:	dc24      	bgt.n	800ea00 <__ieee754_rem_pio2+0x288>
 800e9b6:	e9ca 0100 	strd	r0, r1, [sl]
 800e9ba:	4646      	mov	r6, r8
 800e9bc:	464f      	mov	r7, r9
 800e9be:	e9da 8900 	ldrd	r8, r9, [sl]
 800e9c2:	4630      	mov	r0, r6
 800e9c4:	4642      	mov	r2, r8
 800e9c6:	464b      	mov	r3, r9
 800e9c8:	4639      	mov	r1, r7
 800e9ca:	f7f1 fc5d 	bl	8000288 <__aeabi_dsub>
 800e9ce:	462b      	mov	r3, r5
 800e9d0:	4622      	mov	r2, r4
 800e9d2:	f7f1 fc59 	bl	8000288 <__aeabi_dsub>
 800e9d6:	9b02      	ldr	r3, [sp, #8]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e9de:	f6bf af0b 	bge.w	800e7f8 <__ieee754_rem_pio2+0x80>
 800e9e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e9e6:	f8ca 3004 	str.w	r3, [sl, #4]
 800e9ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e9ee:	f8ca 8000 	str.w	r8, [sl]
 800e9f2:	f8ca 0008 	str.w	r0, [sl, #8]
 800e9f6:	f8ca 300c 	str.w	r3, [sl, #12]
 800e9fa:	f1cb 0b00 	rsb	fp, fp, #0
 800e9fe:	e6fb      	b.n	800e7f8 <__ieee754_rem_pio2+0x80>
 800ea00:	a327      	add	r3, pc, #156	; (adr r3, 800eaa0 <__ieee754_rem_pio2+0x328>)
 800ea02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea06:	ec51 0b18 	vmov	r0, r1, d8
 800ea0a:	f7f1 fdf5 	bl	80005f8 <__aeabi_dmul>
 800ea0e:	4604      	mov	r4, r0
 800ea10:	460d      	mov	r5, r1
 800ea12:	4602      	mov	r2, r0
 800ea14:	460b      	mov	r3, r1
 800ea16:	4640      	mov	r0, r8
 800ea18:	4649      	mov	r1, r9
 800ea1a:	f7f1 fc35 	bl	8000288 <__aeabi_dsub>
 800ea1e:	4602      	mov	r2, r0
 800ea20:	460b      	mov	r3, r1
 800ea22:	4606      	mov	r6, r0
 800ea24:	460f      	mov	r7, r1
 800ea26:	4640      	mov	r0, r8
 800ea28:	4649      	mov	r1, r9
 800ea2a:	f7f1 fc2d 	bl	8000288 <__aeabi_dsub>
 800ea2e:	4622      	mov	r2, r4
 800ea30:	462b      	mov	r3, r5
 800ea32:	f7f1 fc29 	bl	8000288 <__aeabi_dsub>
 800ea36:	a31c      	add	r3, pc, #112	; (adr r3, 800eaa8 <__ieee754_rem_pio2+0x330>)
 800ea38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea3c:	4604      	mov	r4, r0
 800ea3e:	460d      	mov	r5, r1
 800ea40:	ec51 0b18 	vmov	r0, r1, d8
 800ea44:	f7f1 fdd8 	bl	80005f8 <__aeabi_dmul>
 800ea48:	4622      	mov	r2, r4
 800ea4a:	462b      	mov	r3, r5
 800ea4c:	f7f1 fc1c 	bl	8000288 <__aeabi_dsub>
 800ea50:	4604      	mov	r4, r0
 800ea52:	460d      	mov	r5, r1
 800ea54:	e760      	b.n	800e918 <__ieee754_rem_pio2+0x1a0>
 800ea56:	4b1c      	ldr	r3, [pc, #112]	; (800eac8 <__ieee754_rem_pio2+0x350>)
 800ea58:	4598      	cmp	r8, r3
 800ea5a:	dd37      	ble.n	800eacc <__ieee754_rem_pio2+0x354>
 800ea5c:	ee10 2a10 	vmov	r2, s0
 800ea60:	462b      	mov	r3, r5
 800ea62:	4620      	mov	r0, r4
 800ea64:	4629      	mov	r1, r5
 800ea66:	f7f1 fc0f 	bl	8000288 <__aeabi_dsub>
 800ea6a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ea6e:	e9ca 0100 	strd	r0, r1, [sl]
 800ea72:	e695      	b.n	800e7a0 <__ieee754_rem_pio2+0x28>
 800ea74:	f3af 8000 	nop.w
 800ea78:	54400000 	.word	0x54400000
 800ea7c:	3ff921fb 	.word	0x3ff921fb
 800ea80:	1a626331 	.word	0x1a626331
 800ea84:	3dd0b461 	.word	0x3dd0b461
 800ea88:	1a600000 	.word	0x1a600000
 800ea8c:	3dd0b461 	.word	0x3dd0b461
 800ea90:	2e037073 	.word	0x2e037073
 800ea94:	3ba3198a 	.word	0x3ba3198a
 800ea98:	6dc9c883 	.word	0x6dc9c883
 800ea9c:	3fe45f30 	.word	0x3fe45f30
 800eaa0:	2e000000 	.word	0x2e000000
 800eaa4:	3ba3198a 	.word	0x3ba3198a
 800eaa8:	252049c1 	.word	0x252049c1
 800eaac:	397b839a 	.word	0x397b839a
 800eab0:	3fe921fb 	.word	0x3fe921fb
 800eab4:	4002d97b 	.word	0x4002d97b
 800eab8:	3ff921fb 	.word	0x3ff921fb
 800eabc:	413921fb 	.word	0x413921fb
 800eac0:	3fe00000 	.word	0x3fe00000
 800eac4:	0800fb78 	.word	0x0800fb78
 800eac8:	7fefffff 	.word	0x7fefffff
 800eacc:	ea4f 5628 	mov.w	r6, r8, asr #20
 800ead0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800ead4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800ead8:	4620      	mov	r0, r4
 800eada:	460d      	mov	r5, r1
 800eadc:	f7f2 f83c 	bl	8000b58 <__aeabi_d2iz>
 800eae0:	f7f1 fd20 	bl	8000524 <__aeabi_i2d>
 800eae4:	4602      	mov	r2, r0
 800eae6:	460b      	mov	r3, r1
 800eae8:	4620      	mov	r0, r4
 800eaea:	4629      	mov	r1, r5
 800eaec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800eaf0:	f7f1 fbca 	bl	8000288 <__aeabi_dsub>
 800eaf4:	4b21      	ldr	r3, [pc, #132]	; (800eb7c <__ieee754_rem_pio2+0x404>)
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	f7f1 fd7e 	bl	80005f8 <__aeabi_dmul>
 800eafc:	460d      	mov	r5, r1
 800eafe:	4604      	mov	r4, r0
 800eb00:	f7f2 f82a 	bl	8000b58 <__aeabi_d2iz>
 800eb04:	f7f1 fd0e 	bl	8000524 <__aeabi_i2d>
 800eb08:	4602      	mov	r2, r0
 800eb0a:	460b      	mov	r3, r1
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	4629      	mov	r1, r5
 800eb10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eb14:	f7f1 fbb8 	bl	8000288 <__aeabi_dsub>
 800eb18:	4b18      	ldr	r3, [pc, #96]	; (800eb7c <__ieee754_rem_pio2+0x404>)
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	f7f1 fd6c 	bl	80005f8 <__aeabi_dmul>
 800eb20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800eb24:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800eb28:	2703      	movs	r7, #3
 800eb2a:	2400      	movs	r4, #0
 800eb2c:	2500      	movs	r5, #0
 800eb2e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800eb32:	4622      	mov	r2, r4
 800eb34:	462b      	mov	r3, r5
 800eb36:	46b9      	mov	r9, r7
 800eb38:	3f01      	subs	r7, #1
 800eb3a:	f7f1 ffc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb3e:	2800      	cmp	r0, #0
 800eb40:	d1f5      	bne.n	800eb2e <__ieee754_rem_pio2+0x3b6>
 800eb42:	4b0f      	ldr	r3, [pc, #60]	; (800eb80 <__ieee754_rem_pio2+0x408>)
 800eb44:	9301      	str	r3, [sp, #4]
 800eb46:	2302      	movs	r3, #2
 800eb48:	9300      	str	r3, [sp, #0]
 800eb4a:	4632      	mov	r2, r6
 800eb4c:	464b      	mov	r3, r9
 800eb4e:	4651      	mov	r1, sl
 800eb50:	a804      	add	r0, sp, #16
 800eb52:	f000 f821 	bl	800eb98 <__kernel_rem_pio2>
 800eb56:	9b02      	ldr	r3, [sp, #8]
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	4683      	mov	fp, r0
 800eb5c:	f6bf ae4c 	bge.w	800e7f8 <__ieee754_rem_pio2+0x80>
 800eb60:	e9da 2100 	ldrd	r2, r1, [sl]
 800eb64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb68:	e9ca 2300 	strd	r2, r3, [sl]
 800eb6c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800eb70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb74:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800eb78:	e73f      	b.n	800e9fa <__ieee754_rem_pio2+0x282>
 800eb7a:	bf00      	nop
 800eb7c:	41700000 	.word	0x41700000
 800eb80:	0800fbf8 	.word	0x0800fbf8

0800eb84 <fabs>:
 800eb84:	ec51 0b10 	vmov	r0, r1, d0
 800eb88:	ee10 2a10 	vmov	r2, s0
 800eb8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eb90:	ec43 2b10 	vmov	d0, r2, r3
 800eb94:	4770      	bx	lr
	...

0800eb98 <__kernel_rem_pio2>:
 800eb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb9c:	ed2d 8b02 	vpush	{d8}
 800eba0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800eba4:	f112 0f14 	cmn.w	r2, #20
 800eba8:	9306      	str	r3, [sp, #24]
 800ebaa:	9104      	str	r1, [sp, #16]
 800ebac:	4bc2      	ldr	r3, [pc, #776]	; (800eeb8 <__kernel_rem_pio2+0x320>)
 800ebae:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800ebb0:	9009      	str	r0, [sp, #36]	; 0x24
 800ebb2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ebb6:	9300      	str	r3, [sp, #0]
 800ebb8:	9b06      	ldr	r3, [sp, #24]
 800ebba:	f103 33ff 	add.w	r3, r3, #4294967295
 800ebbe:	bfa8      	it	ge
 800ebc0:	1ed4      	subge	r4, r2, #3
 800ebc2:	9305      	str	r3, [sp, #20]
 800ebc4:	bfb2      	itee	lt
 800ebc6:	2400      	movlt	r4, #0
 800ebc8:	2318      	movge	r3, #24
 800ebca:	fb94 f4f3 	sdivge	r4, r4, r3
 800ebce:	f06f 0317 	mvn.w	r3, #23
 800ebd2:	fb04 3303 	mla	r3, r4, r3, r3
 800ebd6:	eb03 0a02 	add.w	sl, r3, r2
 800ebda:	9b00      	ldr	r3, [sp, #0]
 800ebdc:	9a05      	ldr	r2, [sp, #20]
 800ebde:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800eea8 <__kernel_rem_pio2+0x310>
 800ebe2:	eb03 0802 	add.w	r8, r3, r2
 800ebe6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ebe8:	1aa7      	subs	r7, r4, r2
 800ebea:	ae20      	add	r6, sp, #128	; 0x80
 800ebec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ebf0:	2500      	movs	r5, #0
 800ebf2:	4545      	cmp	r5, r8
 800ebf4:	dd13      	ble.n	800ec1e <__kernel_rem_pio2+0x86>
 800ebf6:	9b06      	ldr	r3, [sp, #24]
 800ebf8:	aa20      	add	r2, sp, #128	; 0x80
 800ebfa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ebfe:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800ec02:	f04f 0800 	mov.w	r8, #0
 800ec06:	9b00      	ldr	r3, [sp, #0]
 800ec08:	4598      	cmp	r8, r3
 800ec0a:	dc31      	bgt.n	800ec70 <__kernel_rem_pio2+0xd8>
 800ec0c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800eea8 <__kernel_rem_pio2+0x310>
 800ec10:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ec14:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ec18:	462f      	mov	r7, r5
 800ec1a:	2600      	movs	r6, #0
 800ec1c:	e01b      	b.n	800ec56 <__kernel_rem_pio2+0xbe>
 800ec1e:	42ef      	cmn	r7, r5
 800ec20:	d407      	bmi.n	800ec32 <__kernel_rem_pio2+0x9a>
 800ec22:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ec26:	f7f1 fc7d 	bl	8000524 <__aeabi_i2d>
 800ec2a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ec2e:	3501      	adds	r5, #1
 800ec30:	e7df      	b.n	800ebf2 <__kernel_rem_pio2+0x5a>
 800ec32:	ec51 0b18 	vmov	r0, r1, d8
 800ec36:	e7f8      	b.n	800ec2a <__kernel_rem_pio2+0x92>
 800ec38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec3c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ec40:	f7f1 fcda 	bl	80005f8 <__aeabi_dmul>
 800ec44:	4602      	mov	r2, r0
 800ec46:	460b      	mov	r3, r1
 800ec48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec4c:	f7f1 fb1e 	bl	800028c <__adddf3>
 800ec50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec54:	3601      	adds	r6, #1
 800ec56:	9b05      	ldr	r3, [sp, #20]
 800ec58:	429e      	cmp	r6, r3
 800ec5a:	f1a7 0708 	sub.w	r7, r7, #8
 800ec5e:	ddeb      	ble.n	800ec38 <__kernel_rem_pio2+0xa0>
 800ec60:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec64:	f108 0801 	add.w	r8, r8, #1
 800ec68:	ecab 7b02 	vstmia	fp!, {d7}
 800ec6c:	3508      	adds	r5, #8
 800ec6e:	e7ca      	b.n	800ec06 <__kernel_rem_pio2+0x6e>
 800ec70:	9b00      	ldr	r3, [sp, #0]
 800ec72:	aa0c      	add	r2, sp, #48	; 0x30
 800ec74:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec78:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec7a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ec7c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ec80:	9c00      	ldr	r4, [sp, #0]
 800ec82:	930a      	str	r3, [sp, #40]	; 0x28
 800ec84:	00e3      	lsls	r3, r4, #3
 800ec86:	9308      	str	r3, [sp, #32]
 800ec88:	ab98      	add	r3, sp, #608	; 0x260
 800ec8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ec8e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800ec92:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800ec96:	ab70      	add	r3, sp, #448	; 0x1c0
 800ec98:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800ec9c:	46c3      	mov	fp, r8
 800ec9e:	46a1      	mov	r9, r4
 800eca0:	f1b9 0f00 	cmp.w	r9, #0
 800eca4:	f1a5 0508 	sub.w	r5, r5, #8
 800eca8:	dc77      	bgt.n	800ed9a <__kernel_rem_pio2+0x202>
 800ecaa:	ec47 6b10 	vmov	d0, r6, r7
 800ecae:	4650      	mov	r0, sl
 800ecb0:	f000 fac2 	bl	800f238 <scalbn>
 800ecb4:	ec57 6b10 	vmov	r6, r7, d0
 800ecb8:	2200      	movs	r2, #0
 800ecba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ecbe:	ee10 0a10 	vmov	r0, s0
 800ecc2:	4639      	mov	r1, r7
 800ecc4:	f7f1 fc98 	bl	80005f8 <__aeabi_dmul>
 800ecc8:	ec41 0b10 	vmov	d0, r0, r1
 800eccc:	f000 fb34 	bl	800f338 <floor>
 800ecd0:	4b7a      	ldr	r3, [pc, #488]	; (800eebc <__kernel_rem_pio2+0x324>)
 800ecd2:	ec51 0b10 	vmov	r0, r1, d0
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	f7f1 fc8e 	bl	80005f8 <__aeabi_dmul>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	460b      	mov	r3, r1
 800ece0:	4630      	mov	r0, r6
 800ece2:	4639      	mov	r1, r7
 800ece4:	f7f1 fad0 	bl	8000288 <__aeabi_dsub>
 800ece8:	460f      	mov	r7, r1
 800ecea:	4606      	mov	r6, r0
 800ecec:	f7f1 ff34 	bl	8000b58 <__aeabi_d2iz>
 800ecf0:	9002      	str	r0, [sp, #8]
 800ecf2:	f7f1 fc17 	bl	8000524 <__aeabi_i2d>
 800ecf6:	4602      	mov	r2, r0
 800ecf8:	460b      	mov	r3, r1
 800ecfa:	4630      	mov	r0, r6
 800ecfc:	4639      	mov	r1, r7
 800ecfe:	f7f1 fac3 	bl	8000288 <__aeabi_dsub>
 800ed02:	f1ba 0f00 	cmp.w	sl, #0
 800ed06:	4606      	mov	r6, r0
 800ed08:	460f      	mov	r7, r1
 800ed0a:	dd6d      	ble.n	800ede8 <__kernel_rem_pio2+0x250>
 800ed0c:	1e61      	subs	r1, r4, #1
 800ed0e:	ab0c      	add	r3, sp, #48	; 0x30
 800ed10:	9d02      	ldr	r5, [sp, #8]
 800ed12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed16:	f1ca 0018 	rsb	r0, sl, #24
 800ed1a:	fa43 f200 	asr.w	r2, r3, r0
 800ed1e:	4415      	add	r5, r2
 800ed20:	4082      	lsls	r2, r0
 800ed22:	1a9b      	subs	r3, r3, r2
 800ed24:	aa0c      	add	r2, sp, #48	; 0x30
 800ed26:	9502      	str	r5, [sp, #8]
 800ed28:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ed2c:	f1ca 0217 	rsb	r2, sl, #23
 800ed30:	fa43 fb02 	asr.w	fp, r3, r2
 800ed34:	f1bb 0f00 	cmp.w	fp, #0
 800ed38:	dd65      	ble.n	800ee06 <__kernel_rem_pio2+0x26e>
 800ed3a:	9b02      	ldr	r3, [sp, #8]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	3301      	adds	r3, #1
 800ed40:	9302      	str	r3, [sp, #8]
 800ed42:	4615      	mov	r5, r2
 800ed44:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ed48:	4294      	cmp	r4, r2
 800ed4a:	f300 809f 	bgt.w	800ee8c <__kernel_rem_pio2+0x2f4>
 800ed4e:	f1ba 0f00 	cmp.w	sl, #0
 800ed52:	dd07      	ble.n	800ed64 <__kernel_rem_pio2+0x1cc>
 800ed54:	f1ba 0f01 	cmp.w	sl, #1
 800ed58:	f000 80c1 	beq.w	800eede <__kernel_rem_pio2+0x346>
 800ed5c:	f1ba 0f02 	cmp.w	sl, #2
 800ed60:	f000 80c7 	beq.w	800eef2 <__kernel_rem_pio2+0x35a>
 800ed64:	f1bb 0f02 	cmp.w	fp, #2
 800ed68:	d14d      	bne.n	800ee06 <__kernel_rem_pio2+0x26e>
 800ed6a:	4632      	mov	r2, r6
 800ed6c:	463b      	mov	r3, r7
 800ed6e:	4954      	ldr	r1, [pc, #336]	; (800eec0 <__kernel_rem_pio2+0x328>)
 800ed70:	2000      	movs	r0, #0
 800ed72:	f7f1 fa89 	bl	8000288 <__aeabi_dsub>
 800ed76:	4606      	mov	r6, r0
 800ed78:	460f      	mov	r7, r1
 800ed7a:	2d00      	cmp	r5, #0
 800ed7c:	d043      	beq.n	800ee06 <__kernel_rem_pio2+0x26e>
 800ed7e:	4650      	mov	r0, sl
 800ed80:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800eeb0 <__kernel_rem_pio2+0x318>
 800ed84:	f000 fa58 	bl	800f238 <scalbn>
 800ed88:	4630      	mov	r0, r6
 800ed8a:	4639      	mov	r1, r7
 800ed8c:	ec53 2b10 	vmov	r2, r3, d0
 800ed90:	f7f1 fa7a 	bl	8000288 <__aeabi_dsub>
 800ed94:	4606      	mov	r6, r0
 800ed96:	460f      	mov	r7, r1
 800ed98:	e035      	b.n	800ee06 <__kernel_rem_pio2+0x26e>
 800ed9a:	4b4a      	ldr	r3, [pc, #296]	; (800eec4 <__kernel_rem_pio2+0x32c>)
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	4630      	mov	r0, r6
 800eda0:	4639      	mov	r1, r7
 800eda2:	f7f1 fc29 	bl	80005f8 <__aeabi_dmul>
 800eda6:	f7f1 fed7 	bl	8000b58 <__aeabi_d2iz>
 800edaa:	f7f1 fbbb 	bl	8000524 <__aeabi_i2d>
 800edae:	4602      	mov	r2, r0
 800edb0:	460b      	mov	r3, r1
 800edb2:	ec43 2b18 	vmov	d8, r2, r3
 800edb6:	4b44      	ldr	r3, [pc, #272]	; (800eec8 <__kernel_rem_pio2+0x330>)
 800edb8:	2200      	movs	r2, #0
 800edba:	f7f1 fc1d 	bl	80005f8 <__aeabi_dmul>
 800edbe:	4602      	mov	r2, r0
 800edc0:	460b      	mov	r3, r1
 800edc2:	4630      	mov	r0, r6
 800edc4:	4639      	mov	r1, r7
 800edc6:	f7f1 fa5f 	bl	8000288 <__aeabi_dsub>
 800edca:	f7f1 fec5 	bl	8000b58 <__aeabi_d2iz>
 800edce:	e9d5 2300 	ldrd	r2, r3, [r5]
 800edd2:	f84b 0b04 	str.w	r0, [fp], #4
 800edd6:	ec51 0b18 	vmov	r0, r1, d8
 800edda:	f7f1 fa57 	bl	800028c <__adddf3>
 800edde:	f109 39ff 	add.w	r9, r9, #4294967295
 800ede2:	4606      	mov	r6, r0
 800ede4:	460f      	mov	r7, r1
 800ede6:	e75b      	b.n	800eca0 <__kernel_rem_pio2+0x108>
 800ede8:	d106      	bne.n	800edf8 <__kernel_rem_pio2+0x260>
 800edea:	1e63      	subs	r3, r4, #1
 800edec:	aa0c      	add	r2, sp, #48	; 0x30
 800edee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edf2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800edf6:	e79d      	b.n	800ed34 <__kernel_rem_pio2+0x19c>
 800edf8:	4b34      	ldr	r3, [pc, #208]	; (800eecc <__kernel_rem_pio2+0x334>)
 800edfa:	2200      	movs	r2, #0
 800edfc:	f7f1 fe82 	bl	8000b04 <__aeabi_dcmpge>
 800ee00:	2800      	cmp	r0, #0
 800ee02:	d140      	bne.n	800ee86 <__kernel_rem_pio2+0x2ee>
 800ee04:	4683      	mov	fp, r0
 800ee06:	2200      	movs	r2, #0
 800ee08:	2300      	movs	r3, #0
 800ee0a:	4630      	mov	r0, r6
 800ee0c:	4639      	mov	r1, r7
 800ee0e:	f7f1 fe5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee12:	2800      	cmp	r0, #0
 800ee14:	f000 80c1 	beq.w	800ef9a <__kernel_rem_pio2+0x402>
 800ee18:	1e65      	subs	r5, r4, #1
 800ee1a:	462b      	mov	r3, r5
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	9900      	ldr	r1, [sp, #0]
 800ee20:	428b      	cmp	r3, r1
 800ee22:	da6d      	bge.n	800ef00 <__kernel_rem_pio2+0x368>
 800ee24:	2a00      	cmp	r2, #0
 800ee26:	f000 808a 	beq.w	800ef3e <__kernel_rem_pio2+0x3a6>
 800ee2a:	ab0c      	add	r3, sp, #48	; 0x30
 800ee2c:	f1aa 0a18 	sub.w	sl, sl, #24
 800ee30:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	f000 80ae 	beq.w	800ef96 <__kernel_rem_pio2+0x3fe>
 800ee3a:	4650      	mov	r0, sl
 800ee3c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800eeb0 <__kernel_rem_pio2+0x318>
 800ee40:	f000 f9fa 	bl	800f238 <scalbn>
 800ee44:	1c6b      	adds	r3, r5, #1
 800ee46:	00da      	lsls	r2, r3, #3
 800ee48:	9205      	str	r2, [sp, #20]
 800ee4a:	ec57 6b10 	vmov	r6, r7, d0
 800ee4e:	aa70      	add	r2, sp, #448	; 0x1c0
 800ee50:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800eec4 <__kernel_rem_pio2+0x32c>
 800ee54:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800ee58:	462c      	mov	r4, r5
 800ee5a:	f04f 0800 	mov.w	r8, #0
 800ee5e:	2c00      	cmp	r4, #0
 800ee60:	f280 80d4 	bge.w	800f00c <__kernel_rem_pio2+0x474>
 800ee64:	462c      	mov	r4, r5
 800ee66:	2c00      	cmp	r4, #0
 800ee68:	f2c0 8102 	blt.w	800f070 <__kernel_rem_pio2+0x4d8>
 800ee6c:	4b18      	ldr	r3, [pc, #96]	; (800eed0 <__kernel_rem_pio2+0x338>)
 800ee6e:	461e      	mov	r6, r3
 800ee70:	ab70      	add	r3, sp, #448	; 0x1c0
 800ee72:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800ee76:	1b2b      	subs	r3, r5, r4
 800ee78:	f04f 0900 	mov.w	r9, #0
 800ee7c:	f04f 0a00 	mov.w	sl, #0
 800ee80:	2700      	movs	r7, #0
 800ee82:	9306      	str	r3, [sp, #24]
 800ee84:	e0e6      	b.n	800f054 <__kernel_rem_pio2+0x4bc>
 800ee86:	f04f 0b02 	mov.w	fp, #2
 800ee8a:	e756      	b.n	800ed3a <__kernel_rem_pio2+0x1a2>
 800ee8c:	f8d8 3000 	ldr.w	r3, [r8]
 800ee90:	bb05      	cbnz	r5, 800eed4 <__kernel_rem_pio2+0x33c>
 800ee92:	b123      	cbz	r3, 800ee9e <__kernel_rem_pio2+0x306>
 800ee94:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800ee98:	f8c8 3000 	str.w	r3, [r8]
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	3201      	adds	r2, #1
 800eea0:	f108 0804 	add.w	r8, r8, #4
 800eea4:	461d      	mov	r5, r3
 800eea6:	e74f      	b.n	800ed48 <__kernel_rem_pio2+0x1b0>
	...
 800eeb4:	3ff00000 	.word	0x3ff00000
 800eeb8:	0800fd40 	.word	0x0800fd40
 800eebc:	40200000 	.word	0x40200000
 800eec0:	3ff00000 	.word	0x3ff00000
 800eec4:	3e700000 	.word	0x3e700000
 800eec8:	41700000 	.word	0x41700000
 800eecc:	3fe00000 	.word	0x3fe00000
 800eed0:	0800fd00 	.word	0x0800fd00
 800eed4:	1acb      	subs	r3, r1, r3
 800eed6:	f8c8 3000 	str.w	r3, [r8]
 800eeda:	462b      	mov	r3, r5
 800eedc:	e7df      	b.n	800ee9e <__kernel_rem_pio2+0x306>
 800eede:	1e62      	subs	r2, r4, #1
 800eee0:	ab0c      	add	r3, sp, #48	; 0x30
 800eee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eee6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800eeea:	a90c      	add	r1, sp, #48	; 0x30
 800eeec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800eef0:	e738      	b.n	800ed64 <__kernel_rem_pio2+0x1cc>
 800eef2:	1e62      	subs	r2, r4, #1
 800eef4:	ab0c      	add	r3, sp, #48	; 0x30
 800eef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eefa:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eefe:	e7f4      	b.n	800eeea <__kernel_rem_pio2+0x352>
 800ef00:	a90c      	add	r1, sp, #48	; 0x30
 800ef02:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ef06:	3b01      	subs	r3, #1
 800ef08:	430a      	orrs	r2, r1
 800ef0a:	e788      	b.n	800ee1e <__kernel_rem_pio2+0x286>
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ef12:	2900      	cmp	r1, #0
 800ef14:	d0fa      	beq.n	800ef0c <__kernel_rem_pio2+0x374>
 800ef16:	9a08      	ldr	r2, [sp, #32]
 800ef18:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800ef1c:	446a      	add	r2, sp
 800ef1e:	3a98      	subs	r2, #152	; 0x98
 800ef20:	9208      	str	r2, [sp, #32]
 800ef22:	9a06      	ldr	r2, [sp, #24]
 800ef24:	a920      	add	r1, sp, #128	; 0x80
 800ef26:	18a2      	adds	r2, r4, r2
 800ef28:	18e3      	adds	r3, r4, r3
 800ef2a:	f104 0801 	add.w	r8, r4, #1
 800ef2e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ef32:	9302      	str	r3, [sp, #8]
 800ef34:	9b02      	ldr	r3, [sp, #8]
 800ef36:	4543      	cmp	r3, r8
 800ef38:	da04      	bge.n	800ef44 <__kernel_rem_pio2+0x3ac>
 800ef3a:	461c      	mov	r4, r3
 800ef3c:	e6a2      	b.n	800ec84 <__kernel_rem_pio2+0xec>
 800ef3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ef40:	2301      	movs	r3, #1
 800ef42:	e7e4      	b.n	800ef0e <__kernel_rem_pio2+0x376>
 800ef44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef46:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800ef4a:	f7f1 faeb 	bl	8000524 <__aeabi_i2d>
 800ef4e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800ef52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef54:	46ab      	mov	fp, r5
 800ef56:	461c      	mov	r4, r3
 800ef58:	f04f 0900 	mov.w	r9, #0
 800ef5c:	2600      	movs	r6, #0
 800ef5e:	2700      	movs	r7, #0
 800ef60:	9b05      	ldr	r3, [sp, #20]
 800ef62:	4599      	cmp	r9, r3
 800ef64:	dd06      	ble.n	800ef74 <__kernel_rem_pio2+0x3dc>
 800ef66:	9b08      	ldr	r3, [sp, #32]
 800ef68:	e8e3 6702 	strd	r6, r7, [r3], #8
 800ef6c:	f108 0801 	add.w	r8, r8, #1
 800ef70:	9308      	str	r3, [sp, #32]
 800ef72:	e7df      	b.n	800ef34 <__kernel_rem_pio2+0x39c>
 800ef74:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ef78:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ef7c:	f7f1 fb3c 	bl	80005f8 <__aeabi_dmul>
 800ef80:	4602      	mov	r2, r0
 800ef82:	460b      	mov	r3, r1
 800ef84:	4630      	mov	r0, r6
 800ef86:	4639      	mov	r1, r7
 800ef88:	f7f1 f980 	bl	800028c <__adddf3>
 800ef8c:	f109 0901 	add.w	r9, r9, #1
 800ef90:	4606      	mov	r6, r0
 800ef92:	460f      	mov	r7, r1
 800ef94:	e7e4      	b.n	800ef60 <__kernel_rem_pio2+0x3c8>
 800ef96:	3d01      	subs	r5, #1
 800ef98:	e747      	b.n	800ee2a <__kernel_rem_pio2+0x292>
 800ef9a:	ec47 6b10 	vmov	d0, r6, r7
 800ef9e:	f1ca 0000 	rsb	r0, sl, #0
 800efa2:	f000 f949 	bl	800f238 <scalbn>
 800efa6:	ec57 6b10 	vmov	r6, r7, d0
 800efaa:	4ba0      	ldr	r3, [pc, #640]	; (800f22c <__kernel_rem_pio2+0x694>)
 800efac:	ee10 0a10 	vmov	r0, s0
 800efb0:	2200      	movs	r2, #0
 800efb2:	4639      	mov	r1, r7
 800efb4:	f7f1 fda6 	bl	8000b04 <__aeabi_dcmpge>
 800efb8:	b1f8      	cbz	r0, 800effa <__kernel_rem_pio2+0x462>
 800efba:	4b9d      	ldr	r3, [pc, #628]	; (800f230 <__kernel_rem_pio2+0x698>)
 800efbc:	2200      	movs	r2, #0
 800efbe:	4630      	mov	r0, r6
 800efc0:	4639      	mov	r1, r7
 800efc2:	f7f1 fb19 	bl	80005f8 <__aeabi_dmul>
 800efc6:	f7f1 fdc7 	bl	8000b58 <__aeabi_d2iz>
 800efca:	4680      	mov	r8, r0
 800efcc:	f7f1 faaa 	bl	8000524 <__aeabi_i2d>
 800efd0:	4b96      	ldr	r3, [pc, #600]	; (800f22c <__kernel_rem_pio2+0x694>)
 800efd2:	2200      	movs	r2, #0
 800efd4:	f7f1 fb10 	bl	80005f8 <__aeabi_dmul>
 800efd8:	460b      	mov	r3, r1
 800efda:	4602      	mov	r2, r0
 800efdc:	4639      	mov	r1, r7
 800efde:	4630      	mov	r0, r6
 800efe0:	f7f1 f952 	bl	8000288 <__aeabi_dsub>
 800efe4:	f7f1 fdb8 	bl	8000b58 <__aeabi_d2iz>
 800efe8:	1c65      	adds	r5, r4, #1
 800efea:	ab0c      	add	r3, sp, #48	; 0x30
 800efec:	f10a 0a18 	add.w	sl, sl, #24
 800eff0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800eff4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800eff8:	e71f      	b.n	800ee3a <__kernel_rem_pio2+0x2a2>
 800effa:	4630      	mov	r0, r6
 800effc:	4639      	mov	r1, r7
 800effe:	f7f1 fdab 	bl	8000b58 <__aeabi_d2iz>
 800f002:	ab0c      	add	r3, sp, #48	; 0x30
 800f004:	4625      	mov	r5, r4
 800f006:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f00a:	e716      	b.n	800ee3a <__kernel_rem_pio2+0x2a2>
 800f00c:	ab0c      	add	r3, sp, #48	; 0x30
 800f00e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f012:	f7f1 fa87 	bl	8000524 <__aeabi_i2d>
 800f016:	4632      	mov	r2, r6
 800f018:	463b      	mov	r3, r7
 800f01a:	f7f1 faed 	bl	80005f8 <__aeabi_dmul>
 800f01e:	4642      	mov	r2, r8
 800f020:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800f024:	464b      	mov	r3, r9
 800f026:	4630      	mov	r0, r6
 800f028:	4639      	mov	r1, r7
 800f02a:	f7f1 fae5 	bl	80005f8 <__aeabi_dmul>
 800f02e:	3c01      	subs	r4, #1
 800f030:	4606      	mov	r6, r0
 800f032:	460f      	mov	r7, r1
 800f034:	e713      	b.n	800ee5e <__kernel_rem_pio2+0x2c6>
 800f036:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800f03a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800f03e:	f7f1 fadb 	bl	80005f8 <__aeabi_dmul>
 800f042:	4602      	mov	r2, r0
 800f044:	460b      	mov	r3, r1
 800f046:	4648      	mov	r0, r9
 800f048:	4651      	mov	r1, sl
 800f04a:	f7f1 f91f 	bl	800028c <__adddf3>
 800f04e:	3701      	adds	r7, #1
 800f050:	4681      	mov	r9, r0
 800f052:	468a      	mov	sl, r1
 800f054:	9b00      	ldr	r3, [sp, #0]
 800f056:	429f      	cmp	r7, r3
 800f058:	dc02      	bgt.n	800f060 <__kernel_rem_pio2+0x4c8>
 800f05a:	9b06      	ldr	r3, [sp, #24]
 800f05c:	429f      	cmp	r7, r3
 800f05e:	ddea      	ble.n	800f036 <__kernel_rem_pio2+0x49e>
 800f060:	9a06      	ldr	r2, [sp, #24]
 800f062:	ab48      	add	r3, sp, #288	; 0x120
 800f064:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800f068:	e9c6 9a00 	strd	r9, sl, [r6]
 800f06c:	3c01      	subs	r4, #1
 800f06e:	e6fa      	b.n	800ee66 <__kernel_rem_pio2+0x2ce>
 800f070:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f072:	2b02      	cmp	r3, #2
 800f074:	dc0b      	bgt.n	800f08e <__kernel_rem_pio2+0x4f6>
 800f076:	2b00      	cmp	r3, #0
 800f078:	dc39      	bgt.n	800f0ee <__kernel_rem_pio2+0x556>
 800f07a:	d05d      	beq.n	800f138 <__kernel_rem_pio2+0x5a0>
 800f07c:	9b02      	ldr	r3, [sp, #8]
 800f07e:	f003 0007 	and.w	r0, r3, #7
 800f082:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800f086:	ecbd 8b02 	vpop	{d8}
 800f08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f08e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f090:	2b03      	cmp	r3, #3
 800f092:	d1f3      	bne.n	800f07c <__kernel_rem_pio2+0x4e4>
 800f094:	9b05      	ldr	r3, [sp, #20]
 800f096:	9500      	str	r5, [sp, #0]
 800f098:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800f09c:	eb0d 0403 	add.w	r4, sp, r3
 800f0a0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800f0a4:	46a2      	mov	sl, r4
 800f0a6:	9b00      	ldr	r3, [sp, #0]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	f1aa 0a08 	sub.w	sl, sl, #8
 800f0ae:	dc69      	bgt.n	800f184 <__kernel_rem_pio2+0x5ec>
 800f0b0:	46aa      	mov	sl, r5
 800f0b2:	f1ba 0f01 	cmp.w	sl, #1
 800f0b6:	f1a4 0408 	sub.w	r4, r4, #8
 800f0ba:	f300 8083 	bgt.w	800f1c4 <__kernel_rem_pio2+0x62c>
 800f0be:	9c05      	ldr	r4, [sp, #20]
 800f0c0:	ab48      	add	r3, sp, #288	; 0x120
 800f0c2:	441c      	add	r4, r3
 800f0c4:	2000      	movs	r0, #0
 800f0c6:	2100      	movs	r1, #0
 800f0c8:	2d01      	cmp	r5, #1
 800f0ca:	f300 809a 	bgt.w	800f202 <__kernel_rem_pio2+0x66a>
 800f0ce:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800f0d2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800f0d6:	f1bb 0f00 	cmp.w	fp, #0
 800f0da:	f040 8098 	bne.w	800f20e <__kernel_rem_pio2+0x676>
 800f0de:	9b04      	ldr	r3, [sp, #16]
 800f0e0:	e9c3 7800 	strd	r7, r8, [r3]
 800f0e4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800f0e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f0ec:	e7c6      	b.n	800f07c <__kernel_rem_pio2+0x4e4>
 800f0ee:	9e05      	ldr	r6, [sp, #20]
 800f0f0:	ab48      	add	r3, sp, #288	; 0x120
 800f0f2:	441e      	add	r6, r3
 800f0f4:	462c      	mov	r4, r5
 800f0f6:	2000      	movs	r0, #0
 800f0f8:	2100      	movs	r1, #0
 800f0fa:	2c00      	cmp	r4, #0
 800f0fc:	da33      	bge.n	800f166 <__kernel_rem_pio2+0x5ce>
 800f0fe:	f1bb 0f00 	cmp.w	fp, #0
 800f102:	d036      	beq.n	800f172 <__kernel_rem_pio2+0x5da>
 800f104:	4602      	mov	r2, r0
 800f106:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f10a:	9c04      	ldr	r4, [sp, #16]
 800f10c:	e9c4 2300 	strd	r2, r3, [r4]
 800f110:	4602      	mov	r2, r0
 800f112:	460b      	mov	r3, r1
 800f114:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800f118:	f7f1 f8b6 	bl	8000288 <__aeabi_dsub>
 800f11c:	ae4a      	add	r6, sp, #296	; 0x128
 800f11e:	2401      	movs	r4, #1
 800f120:	42a5      	cmp	r5, r4
 800f122:	da29      	bge.n	800f178 <__kernel_rem_pio2+0x5e0>
 800f124:	f1bb 0f00 	cmp.w	fp, #0
 800f128:	d002      	beq.n	800f130 <__kernel_rem_pio2+0x598>
 800f12a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f12e:	4619      	mov	r1, r3
 800f130:	9b04      	ldr	r3, [sp, #16]
 800f132:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f136:	e7a1      	b.n	800f07c <__kernel_rem_pio2+0x4e4>
 800f138:	9c05      	ldr	r4, [sp, #20]
 800f13a:	ab48      	add	r3, sp, #288	; 0x120
 800f13c:	441c      	add	r4, r3
 800f13e:	2000      	movs	r0, #0
 800f140:	2100      	movs	r1, #0
 800f142:	2d00      	cmp	r5, #0
 800f144:	da09      	bge.n	800f15a <__kernel_rem_pio2+0x5c2>
 800f146:	f1bb 0f00 	cmp.w	fp, #0
 800f14a:	d002      	beq.n	800f152 <__kernel_rem_pio2+0x5ba>
 800f14c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f150:	4619      	mov	r1, r3
 800f152:	9b04      	ldr	r3, [sp, #16]
 800f154:	e9c3 0100 	strd	r0, r1, [r3]
 800f158:	e790      	b.n	800f07c <__kernel_rem_pio2+0x4e4>
 800f15a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f15e:	f7f1 f895 	bl	800028c <__adddf3>
 800f162:	3d01      	subs	r5, #1
 800f164:	e7ed      	b.n	800f142 <__kernel_rem_pio2+0x5aa>
 800f166:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800f16a:	f7f1 f88f 	bl	800028c <__adddf3>
 800f16e:	3c01      	subs	r4, #1
 800f170:	e7c3      	b.n	800f0fa <__kernel_rem_pio2+0x562>
 800f172:	4602      	mov	r2, r0
 800f174:	460b      	mov	r3, r1
 800f176:	e7c8      	b.n	800f10a <__kernel_rem_pio2+0x572>
 800f178:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800f17c:	f7f1 f886 	bl	800028c <__adddf3>
 800f180:	3401      	adds	r4, #1
 800f182:	e7cd      	b.n	800f120 <__kernel_rem_pio2+0x588>
 800f184:	e9da 8900 	ldrd	r8, r9, [sl]
 800f188:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f18c:	9b00      	ldr	r3, [sp, #0]
 800f18e:	3b01      	subs	r3, #1
 800f190:	9300      	str	r3, [sp, #0]
 800f192:	4632      	mov	r2, r6
 800f194:	463b      	mov	r3, r7
 800f196:	4640      	mov	r0, r8
 800f198:	4649      	mov	r1, r9
 800f19a:	f7f1 f877 	bl	800028c <__adddf3>
 800f19e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f1a2:	4602      	mov	r2, r0
 800f1a4:	460b      	mov	r3, r1
 800f1a6:	4640      	mov	r0, r8
 800f1a8:	4649      	mov	r1, r9
 800f1aa:	f7f1 f86d 	bl	8000288 <__aeabi_dsub>
 800f1ae:	4632      	mov	r2, r6
 800f1b0:	463b      	mov	r3, r7
 800f1b2:	f7f1 f86b 	bl	800028c <__adddf3>
 800f1b6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800f1ba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f1be:	ed8a 7b00 	vstr	d7, [sl]
 800f1c2:	e770      	b.n	800f0a6 <__kernel_rem_pio2+0x50e>
 800f1c4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f1c8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800f1cc:	4640      	mov	r0, r8
 800f1ce:	4632      	mov	r2, r6
 800f1d0:	463b      	mov	r3, r7
 800f1d2:	4649      	mov	r1, r9
 800f1d4:	f7f1 f85a 	bl	800028c <__adddf3>
 800f1d8:	e9cd 0100 	strd	r0, r1, [sp]
 800f1dc:	4602      	mov	r2, r0
 800f1de:	460b      	mov	r3, r1
 800f1e0:	4640      	mov	r0, r8
 800f1e2:	4649      	mov	r1, r9
 800f1e4:	f7f1 f850 	bl	8000288 <__aeabi_dsub>
 800f1e8:	4632      	mov	r2, r6
 800f1ea:	463b      	mov	r3, r7
 800f1ec:	f7f1 f84e 	bl	800028c <__adddf3>
 800f1f0:	ed9d 7b00 	vldr	d7, [sp]
 800f1f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f1f8:	ed84 7b00 	vstr	d7, [r4]
 800f1fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f200:	e757      	b.n	800f0b2 <__kernel_rem_pio2+0x51a>
 800f202:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f206:	f7f1 f841 	bl	800028c <__adddf3>
 800f20a:	3d01      	subs	r5, #1
 800f20c:	e75c      	b.n	800f0c8 <__kernel_rem_pio2+0x530>
 800f20e:	9b04      	ldr	r3, [sp, #16]
 800f210:	9a04      	ldr	r2, [sp, #16]
 800f212:	601f      	str	r7, [r3, #0]
 800f214:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800f218:	605c      	str	r4, [r3, #4]
 800f21a:	609d      	str	r5, [r3, #8]
 800f21c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f220:	60d3      	str	r3, [r2, #12]
 800f222:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f226:	6110      	str	r0, [r2, #16]
 800f228:	6153      	str	r3, [r2, #20]
 800f22a:	e727      	b.n	800f07c <__kernel_rem_pio2+0x4e4>
 800f22c:	41700000 	.word	0x41700000
 800f230:	3e700000 	.word	0x3e700000
 800f234:	00000000 	.word	0x00000000

0800f238 <scalbn>:
 800f238:	b570      	push	{r4, r5, r6, lr}
 800f23a:	ec55 4b10 	vmov	r4, r5, d0
 800f23e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f242:	4606      	mov	r6, r0
 800f244:	462b      	mov	r3, r5
 800f246:	b999      	cbnz	r1, 800f270 <scalbn+0x38>
 800f248:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f24c:	4323      	orrs	r3, r4
 800f24e:	d03f      	beq.n	800f2d0 <scalbn+0x98>
 800f250:	4b35      	ldr	r3, [pc, #212]	; (800f328 <scalbn+0xf0>)
 800f252:	4629      	mov	r1, r5
 800f254:	ee10 0a10 	vmov	r0, s0
 800f258:	2200      	movs	r2, #0
 800f25a:	f7f1 f9cd 	bl	80005f8 <__aeabi_dmul>
 800f25e:	4b33      	ldr	r3, [pc, #204]	; (800f32c <scalbn+0xf4>)
 800f260:	429e      	cmp	r6, r3
 800f262:	4604      	mov	r4, r0
 800f264:	460d      	mov	r5, r1
 800f266:	da10      	bge.n	800f28a <scalbn+0x52>
 800f268:	a327      	add	r3, pc, #156	; (adr r3, 800f308 <scalbn+0xd0>)
 800f26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26e:	e01f      	b.n	800f2b0 <scalbn+0x78>
 800f270:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f274:	4291      	cmp	r1, r2
 800f276:	d10c      	bne.n	800f292 <scalbn+0x5a>
 800f278:	ee10 2a10 	vmov	r2, s0
 800f27c:	4620      	mov	r0, r4
 800f27e:	4629      	mov	r1, r5
 800f280:	f7f1 f804 	bl	800028c <__adddf3>
 800f284:	4604      	mov	r4, r0
 800f286:	460d      	mov	r5, r1
 800f288:	e022      	b.n	800f2d0 <scalbn+0x98>
 800f28a:	460b      	mov	r3, r1
 800f28c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f290:	3936      	subs	r1, #54	; 0x36
 800f292:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f296:	4296      	cmp	r6, r2
 800f298:	dd0d      	ble.n	800f2b6 <scalbn+0x7e>
 800f29a:	2d00      	cmp	r5, #0
 800f29c:	a11c      	add	r1, pc, #112	; (adr r1, 800f310 <scalbn+0xd8>)
 800f29e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2a2:	da02      	bge.n	800f2aa <scalbn+0x72>
 800f2a4:	a11c      	add	r1, pc, #112	; (adr r1, 800f318 <scalbn+0xe0>)
 800f2a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2aa:	a319      	add	r3, pc, #100	; (adr r3, 800f310 <scalbn+0xd8>)
 800f2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b0:	f7f1 f9a2 	bl	80005f8 <__aeabi_dmul>
 800f2b4:	e7e6      	b.n	800f284 <scalbn+0x4c>
 800f2b6:	1872      	adds	r2, r6, r1
 800f2b8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f2bc:	428a      	cmp	r2, r1
 800f2be:	dcec      	bgt.n	800f29a <scalbn+0x62>
 800f2c0:	2a00      	cmp	r2, #0
 800f2c2:	dd08      	ble.n	800f2d6 <scalbn+0x9e>
 800f2c4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2c8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f2cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f2d0:	ec45 4b10 	vmov	d0, r4, r5
 800f2d4:	bd70      	pop	{r4, r5, r6, pc}
 800f2d6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f2da:	da08      	bge.n	800f2ee <scalbn+0xb6>
 800f2dc:	2d00      	cmp	r5, #0
 800f2de:	a10a      	add	r1, pc, #40	; (adr r1, 800f308 <scalbn+0xd0>)
 800f2e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2e4:	dac0      	bge.n	800f268 <scalbn+0x30>
 800f2e6:	a10e      	add	r1, pc, #56	; (adr r1, 800f320 <scalbn+0xe8>)
 800f2e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2ec:	e7bc      	b.n	800f268 <scalbn+0x30>
 800f2ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f2f2:	3236      	adds	r2, #54	; 0x36
 800f2f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f2f8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	4b0c      	ldr	r3, [pc, #48]	; (800f330 <scalbn+0xf8>)
 800f300:	2200      	movs	r2, #0
 800f302:	e7d5      	b.n	800f2b0 <scalbn+0x78>
 800f304:	f3af 8000 	nop.w
 800f308:	c2f8f359 	.word	0xc2f8f359
 800f30c:	01a56e1f 	.word	0x01a56e1f
 800f310:	8800759c 	.word	0x8800759c
 800f314:	7e37e43c 	.word	0x7e37e43c
 800f318:	8800759c 	.word	0x8800759c
 800f31c:	fe37e43c 	.word	0xfe37e43c
 800f320:	c2f8f359 	.word	0xc2f8f359
 800f324:	81a56e1f 	.word	0x81a56e1f
 800f328:	43500000 	.word	0x43500000
 800f32c:	ffff3cb0 	.word	0xffff3cb0
 800f330:	3c900000 	.word	0x3c900000
 800f334:	00000000 	.word	0x00000000

0800f338 <floor>:
 800f338:	ec51 0b10 	vmov	r0, r1, d0
 800f33c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f344:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800f348:	2e13      	cmp	r6, #19
 800f34a:	ee10 5a10 	vmov	r5, s0
 800f34e:	ee10 8a10 	vmov	r8, s0
 800f352:	460c      	mov	r4, r1
 800f354:	dc31      	bgt.n	800f3ba <floor+0x82>
 800f356:	2e00      	cmp	r6, #0
 800f358:	da14      	bge.n	800f384 <floor+0x4c>
 800f35a:	a333      	add	r3, pc, #204	; (adr r3, 800f428 <floor+0xf0>)
 800f35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f360:	f7f0 ff94 	bl	800028c <__adddf3>
 800f364:	2200      	movs	r2, #0
 800f366:	2300      	movs	r3, #0
 800f368:	f7f1 fbd6 	bl	8000b18 <__aeabi_dcmpgt>
 800f36c:	b138      	cbz	r0, 800f37e <floor+0x46>
 800f36e:	2c00      	cmp	r4, #0
 800f370:	da53      	bge.n	800f41a <floor+0xe2>
 800f372:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800f376:	4325      	orrs	r5, r4
 800f378:	d052      	beq.n	800f420 <floor+0xe8>
 800f37a:	4c2d      	ldr	r4, [pc, #180]	; (800f430 <floor+0xf8>)
 800f37c:	2500      	movs	r5, #0
 800f37e:	4621      	mov	r1, r4
 800f380:	4628      	mov	r0, r5
 800f382:	e024      	b.n	800f3ce <floor+0x96>
 800f384:	4f2b      	ldr	r7, [pc, #172]	; (800f434 <floor+0xfc>)
 800f386:	4137      	asrs	r7, r6
 800f388:	ea01 0307 	and.w	r3, r1, r7
 800f38c:	4303      	orrs	r3, r0
 800f38e:	d01e      	beq.n	800f3ce <floor+0x96>
 800f390:	a325      	add	r3, pc, #148	; (adr r3, 800f428 <floor+0xf0>)
 800f392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f396:	f7f0 ff79 	bl	800028c <__adddf3>
 800f39a:	2200      	movs	r2, #0
 800f39c:	2300      	movs	r3, #0
 800f39e:	f7f1 fbbb 	bl	8000b18 <__aeabi_dcmpgt>
 800f3a2:	2800      	cmp	r0, #0
 800f3a4:	d0eb      	beq.n	800f37e <floor+0x46>
 800f3a6:	2c00      	cmp	r4, #0
 800f3a8:	bfbe      	ittt	lt
 800f3aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800f3ae:	4133      	asrlt	r3, r6
 800f3b0:	18e4      	addlt	r4, r4, r3
 800f3b2:	ea24 0407 	bic.w	r4, r4, r7
 800f3b6:	2500      	movs	r5, #0
 800f3b8:	e7e1      	b.n	800f37e <floor+0x46>
 800f3ba:	2e33      	cmp	r6, #51	; 0x33
 800f3bc:	dd0b      	ble.n	800f3d6 <floor+0x9e>
 800f3be:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f3c2:	d104      	bne.n	800f3ce <floor+0x96>
 800f3c4:	ee10 2a10 	vmov	r2, s0
 800f3c8:	460b      	mov	r3, r1
 800f3ca:	f7f0 ff5f 	bl	800028c <__adddf3>
 800f3ce:	ec41 0b10 	vmov	d0, r0, r1
 800f3d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3d6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800f3da:	f04f 37ff 	mov.w	r7, #4294967295
 800f3de:	40df      	lsrs	r7, r3
 800f3e0:	4238      	tst	r0, r7
 800f3e2:	d0f4      	beq.n	800f3ce <floor+0x96>
 800f3e4:	a310      	add	r3, pc, #64	; (adr r3, 800f428 <floor+0xf0>)
 800f3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ea:	f7f0 ff4f 	bl	800028c <__adddf3>
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	f7f1 fb91 	bl	8000b18 <__aeabi_dcmpgt>
 800f3f6:	2800      	cmp	r0, #0
 800f3f8:	d0c1      	beq.n	800f37e <floor+0x46>
 800f3fa:	2c00      	cmp	r4, #0
 800f3fc:	da0a      	bge.n	800f414 <floor+0xdc>
 800f3fe:	2e14      	cmp	r6, #20
 800f400:	d101      	bne.n	800f406 <floor+0xce>
 800f402:	3401      	adds	r4, #1
 800f404:	e006      	b.n	800f414 <floor+0xdc>
 800f406:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f40a:	2301      	movs	r3, #1
 800f40c:	40b3      	lsls	r3, r6
 800f40e:	441d      	add	r5, r3
 800f410:	45a8      	cmp	r8, r5
 800f412:	d8f6      	bhi.n	800f402 <floor+0xca>
 800f414:	ea25 0507 	bic.w	r5, r5, r7
 800f418:	e7b1      	b.n	800f37e <floor+0x46>
 800f41a:	2500      	movs	r5, #0
 800f41c:	462c      	mov	r4, r5
 800f41e:	e7ae      	b.n	800f37e <floor+0x46>
 800f420:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800f424:	e7ab      	b.n	800f37e <floor+0x46>
 800f426:	bf00      	nop
 800f428:	8800759c 	.word	0x8800759c
 800f42c:	7e37e43c 	.word	0x7e37e43c
 800f430:	bff00000 	.word	0xbff00000
 800f434:	000fffff 	.word	0x000fffff

0800f438 <_init>:
 800f438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f43a:	bf00      	nop
 800f43c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f43e:	bc08      	pop	{r3}
 800f440:	469e      	mov	lr, r3
 800f442:	4770      	bx	lr

0800f444 <_fini>:
 800f444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f446:	bf00      	nop
 800f448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f44a:	bc08      	pop	{r3}
 800f44c:	469e      	mov	lr, r3
 800f44e:	4770      	bx	lr
