library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity demux_1x3 is
    Port (
        a   : in  STD_LOGIC;
        sel : in  STD_LOGIC_VECTOR (1 downto 0);
        x  : out STD_LOGIC;
        y  : out STD_LOGIC;
        z  : out STD_LOGIC
    );
end demux_1x3;

architecture concurrent of demux_1x3 is
begin
    x <= a when sel = "00" else '0';
    y <= a when sel = "01" else '0';
    z <= a when sel = "10" else '0';
end concurrent;
