INFO: [VRFC 10-163] Analyzing VHDL file "D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/digitalElctronics/Digital-Electronics1/LABS/08-trafficLight/project_1/project_1.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
