{
  "2606976376":
  {
    "nodes":
    [
      {
        "name":"kernel_2mm.B0.runOnce"
        , "id":2607070000
        , "start":"0"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":2618893776
            , "start":"0"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"0"
                , "Latency":"17"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_2mm.B1.start"
        , "id":2607014288
        , "start":"17"
        , "end":"125"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":2610420112
            , "start":"17"
            , "end":"52"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_kernel_2mms_c0_enter13_kernel_2mm0"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"35"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":2618760272
                , "start":"21"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"?"
            , "id":2618897024
            , "start":"52"
            , "end":"69"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"35"
                , "Latency":"17"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":15
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":2618947344
            , "start":"69"
            , "end":"93"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"320 bits"
                , "Depth":"0"
                , "Stream Name":"call.kernel_2mm"
                , "Stall-free":"No"
                , "Start Cycle":"52"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":15
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 1"
            , "id":2610658656
            , "start":"93"
            , "end":"125"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_wt_entry_kernel_2mms_c1_enter_kernel_2mm4"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"76"
                , "Cluster Latency":"32"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"FFwd Src"
                , "id":2617852800
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2617561264
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2635715936
                , "start":"94"
                , "end":"125"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"77"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"Fused loop kernel_2mm.B2"
        , "id":2607014368
        , "start":"125"
        , "end":"160"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":2610771248
            , "start":"125"
            , "end":"160"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_kernel_2mms_c0_enter9614_kernel_2mm1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"35"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i,i'"
                , "id":2632509008
                , "start":"129"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i,i'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2632509984
                , "start":"129"
                , "end":"129"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2635707904
                , "start":"129"
                , "end":"160"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B4"
        , "id":2606488992
        , "start":"160"
        , "end":"201"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":2611181136
            , "start":"160"
            , "end":"201"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body9_kernel_2mms_c0_enter10115_kernel_2mm3"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"41"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":2611904688
                , "start":"166"
                , "end":"166"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2617737776
                , "start":"166"
                , "end":"166"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":38
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":2611903360
                , "start":"164"
                , "end":"164"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":36
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2611906016
                , "start":"164"
                , "end":"166"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":2614898448
                , "start":"166"
                , "end":"170"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2613141024
                , "start":"170"
                , "end":"201"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"10"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"384"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B6"
        , "id":2606489152
        , "start":"201"
        , "end":"258"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":2611962480
            , "start":"201"
            , "end":"258"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body15_kernel_2mms_c0_enter11917_kernel_2mm10"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"57"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"tmp_local"
                , "id":2636557200
                , "start":"205"
                , "end":"205"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"D_local"
                , "id":2635629312
                , "start":"226"
                , "end":"227"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"D_local"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":48
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":2619096912
                , "start":"205"
                , "end":"205"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"tmp_local"
                , "id":2615432288
                , "start":"226"
                , "end":"227"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":2615351008
                , "start":"207"
                , "end":"207"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":40
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2619097888
                , "start":"205"
                , "end":"207"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":2632065744
                , "start":"207"
                , "end":"211"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2615433616
                , "start":"207"
                , "end":"207"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":40
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"B_local"
                , "id":2613141376
                , "start":"205"
                , "end":"205"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"B_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2615504672
                , "start":"205"
                , "end":"215"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":2615575600
                , "start":"215"
                , "end":"219"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2632070256
                , "start":"211"
                , "end":"211"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":2615503776
                , "start":"211"
                , "end":"218"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"10"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":2615431936
                , "start":"219"
                , "end":"226"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"18"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2615433264
                , "start":"227"
                , "end":"227"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"26"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":42
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2613523760
                , "start":"227"
                , "end":"258"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"26"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"320"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B5"
        , "id":2606489072
        , "start":"258"
        , "end":"291"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":2611686048
            , "start":"258"
            , "end":"291"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup14_kernel_2mms_c0_enter112_kernel_2mm2"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"33"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"ST"
                , "id":2614311488
                , "start":"259"
                , "end":"260"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":44
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2610949792
                , "start":"260"
                , "end":"291"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B3"
        , "id":2606488912
        , "start":"291"
        , "end":"291"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B9"
        , "id":2606489392
        , "start":"291"
        , "end":"339"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":2612827104
            , "start":"291"
            , "end":"339"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body44_kernel_2mms_c0_enter14516_kernel_2mm3"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"48"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"?"
                , "id":2613991104
                , "start":"297"
                , "end":"297"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":48
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":2611519568
                , "start":"295"
                , "end":"295"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":2611518240
                , "start":"297"
                , "end":"297"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2613989280
                , "start":"297"
                , "end":"297"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":50
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2611520544
                , "start":"295"
                , "end":"297"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":2634544496
                , "start":"297"
                , "end":"301"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2636662016
                , "start":"301"
                , "end":"301"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":2636664768
                , "start":"301"
                , "end":"308"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"10"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2613480176
                , "start":"308"
                , "end":"339"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"17"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"448"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B11"
        , "id":2606489552
        , "start":"339"
        , "end":"388"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 8"
            , "id":2613541184
            , "start":"339"
            , "end":"388"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body55_kernel_2mms_c0_enter18318_kernel_2mm9"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"49"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"tmp_local"
                , "id":2636653648
                , "start":"343"
                , "end":"343"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"tmp_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":39
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":2636652320
                , "start":"343"
                , "end":"343"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":52
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2636654624
                , "start":"343"
                , "end":"345"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":54
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":2614272544
                , "start":"345"
                , "end":"349"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":54
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2636526816
                , "start":"343"
                , "end":"343"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":52
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"D_local"
                , "id":2636525488
                , "start":"356"
                , "end":"357"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"D_local"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"?"
                , "id":2635937392
                , "start":"356"
                , "end":"357"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":48
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"C_local"
                , "id":2631070688
                , "start":"343"
                , "end":"343"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"C_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2631071664
                , "start":"343"
                , "end":"345"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":54
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":2631075552
                , "start":"345"
                , "end":"349"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"6"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":54
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":2636525136
                , "start":"349"
                , "end":"356"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Start Cycle":"10"
                    , "Latency":"7"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":54
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2636526464
                , "start":"357"
                , "end":"357"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":54
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"D_local"
                , "id":2618312528
                , "start":"343"
                , "end":"343"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"D_local"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":51
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2619327088
                , "start":"357"
                , "end":"388"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"18"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"384"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B10"
        , "id":2606489472
        , "start":"388"
        , "end":"421"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":2613290912
            , "start":"388"
            , "end":"421"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup54_kernel_2mms_c0_enter170_kernel_2mm2"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"33"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"ST"
                , "id":2618683360
                , "start":"389"
                , "end":"390"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                      , "line":56
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2612431744
                , "start":"390"
                , "end":"421"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_2mm.B8"
        , "id":2606489312
        , "start":"421"
        , "end":"421"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_2mm.B7"
        , "id":2606489232
        , "start":"421"
        , "end":"462"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"WR"
            , "id":2615442640
            , "start":"421"
            , "end":"445"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"1 bit"
                , "Depth":"0"
                , "Stream Name":"return.kernel_2mm"
                , "Stall-free":"No"
                , "Start Cycle":"0"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp"
                  , "line":68
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":2606489232
        , "to":2607014288
      }
      , {
        "from":2611520544
        , "to":2613480176
      }
      , {
        "from":2611520544
        , "to":2634544496
      }
      , {
        "from":2619097888
        , "to":2632065744
      }
      , {
        "from":2615432288
        , "to":2615433264
      }
      , {
        "from":2636652320
        , "to":2631071664
      }
      , {
        "from":2636652320
        , "to":2636526816
      }
      , {
        "from":2636652320
        , "to":2636654624
      }
      , {
        "from":2606489472
        , "to":2606489312
      }
      , {
        "from":2606489472
        , "to":2606489392
      }
      , {
        "from":2632065744
        , "to":2615503776
      }
      , {
        "from":2606489392
        , "to":2606489552
      }
      , {
        "from":2636557200
        , "to":2613523760
      }
      , {
        "from":2636525136
        , "to":2636526464
      }
      , {
        "from":2606488992
        , "to":2606489152
      }
      , {
        "from":2607070000
        , "to":2607014288
      }
      , {
        "from":2635629312
        , "to":2613523760
      }
      , {
        "from":2614898448
        , "to":2613141024
      }
      , {
        "from":2618897024
        , "to":2618947344
      }
      , {
        "from":2631075552
        , "to":2636525136
      }
      , {
        "from":2618947344
        , "to":2610658656
      }
      , {
        "from":2615504672
        , "to":2615575600
      }
      , {
        "from":2613141376
        , "to":2615504672
      }
      , {
        "from":2632070256
        , "to":2615503776
      }
      , {
        "from":2632509008
        , "to":2632509984
      }
      , {
        "from":2632509008
        , "to":2635707904
      }
      , {
        "from":2636526464
        , "to":2619327088
      }
      , {
        "from":2615351008
        , "to":2615433616
      }
      , {
        "from":2615351008
        , "to":2615504672
      }
      , {
        "from":2615351008
        , "to":2619097888
      }
      , {
        "from":2611903360
        , "to":2611906016
      }
      , {
        "from":2611903360
        , "to":2613141024
      }
      , {
        "from":2607014368
        , "to":2606488992
      }
      , {
        "from":2606489152
        , "to":2606489072
      }
      , {
        "from":2636653648
        , "to":2636654624
      }
      , {
        "from":2607014288
        , "to":2607014368
      }
      , {
        "from":2615503776
        , "to":2615431936
      }
      , {
        "from":2615431936
        , "to":2615433264
      }
      , {
        "from":2615433264
        , "to":2613523760
      }
      , {
        "from":2606488912
        , "to":2606489392
      }
      , {
        "from":2606489072
        , "to":2606488992
      }
      , {
        "from":2606489072
        , "to":2606488912
      }
      , {
        "from":2634544496
        , "to":2636664768
      }
      , {
        "from":2619096912
        , "to":2613523760
      }
      , {
        "from":2619096912
        , "to":2619097888
      }
      , {
        "from":2636654624
        , "to":2614272544
      }
      , {
        "from":2636525488
        , "to":2636526464
      }
      , {
        "from":2611518240
        , "to":2611520544
      }
      , {
        "from":2611518240
        , "to":2613480176
      }
      , {
        "from":2611518240
        , "to":2613989280
      }
      , {
        "from":2636662016
        , "to":2636664768
      }
      , {
        "from":2606489312
        , "to":2606489232
      }
      , {
        "from":2606489312
        , "to":2607014368
      }
      , {
        "from":2618312528
        , "to":2619327088
      }
      , {
        "from":2611906016
        , "to":2613141024
      }
      , {
        "from":2611906016
        , "to":2614898448
      }
      , {
        "from":2636664768
        , "to":2613480176
      }
      , {
        "from":2611904688
        , "to":2611906016
      }
      , {
        "from":2611904688
        , "to":2613141024
      }
      , {
        "from":2611904688
        , "to":2617737776
      }
      , {
        "from":2606489552
        , "to":2606489472
      }
      , {
        "from":2614272544
        , "to":2636525136
      }
      , {
        "from":2611519568
        , "to":2611520544
      }
      , {
        "from":2611519568
        , "to":2613480176
      }
      , {
        "from":2635937392
        , "to":2619327088
      }
      , {
        "from":2631070688
        , "to":2631071664
      }
      , {
        "from":2631071664
        , "to":2631075552
      }
      , {
        "from":2615575600
        , "to":2615431936
      }
      , {
        "from":2613991104
        , "to":2613480176
      }
    ]
  }
}
