{
	"design__instance__displacement__total": 8988.58,
	"design__instance__displacement__mean": 0.588,
	"design__instance__displacement__max": 22.08,
	"route__wirelength__estimated": 184429,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 152,
	"design__die__area": 552095,
	"design__core__area": 527497,
	"design__instance__count": 14414,
	"design__instance__area": 236362,
	"design__instance__count__stdcell": 14413,
	"design__instance__area__stdcell": 71061.9,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.448082,
	"design__instance__utilization__stdcell": 0.196197,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 872,
	"design__instance__count__class:tap_cell": 4884,
	"design__instance__count__class:antenna_cell": 4462,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 78,
	"design__instance__count__class:timing_repair_buffer": 1053,
	"design__instance__count__class:inverter": 557,
	"design__instance__count__class:clock_inverter": 53,
	"design__instance__count__class:sequential_cell": 755,
	"design__instance__count__class:multi_input_combinational_cell": 2569,
	"design__io": 152,
	"design__die__area": 552095,
	"design__core__area": 527497,
	"design__instance__count": 14414,
	"design__instance__area": 236362,
	"design__instance__count__stdcell": 14413,
	"design__instance__area__stdcell": 71061.9,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.448082,
	"design__instance__utilization__stdcell": 0.196197,
	"flow__warnings__count": 13,
	"flow__errors__count": 0
}