{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527688136156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527688136157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 16:48:55 2018 " "Processing started: Wed May 30 16:48:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527688136157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688136157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688136157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527688151680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166944 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux_013 " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux_013" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_013.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux_003 " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux_013 " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux_013" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_013.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166970 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166970 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166970 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166970 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166990 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_016.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_016.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_016_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_016_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166995 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_016 " "Found entity 2: soc_system_mm_interconnect_3_router_016" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166997 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_004 " "Found entity 2: soc_system_mm_interconnect_3_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166998 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_003 " "Found entity 2: soc_system_mm_interconnect_3_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688166998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688166998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688166999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167000 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_002 " "Found entity 2: soc_system_mm_interconnect_3_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167002 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167048 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_005 " "Found entity 2: soc_system_mm_interconnect_2_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167049 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_004 " "Found entity 2: soc_system_mm_interconnect_2_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167051 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_002 " "Found entity 2: soc_system_mm_interconnect_2_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167053 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167067 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167069 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167071 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167085 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688167086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167087 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "soc_system/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167090 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(272) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(272): ignored dangling comma in List of Port Connections" {  } { { "soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v" 272 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527688167091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_video_dma_controller_0 " "Found entity 1: soc_system_video_dma_controller_0" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "soc_system/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_video_csc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_video_csc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_video_csc_0 " "Found entity 1: soc_system_video_csc_0" {  } { { "soc_system/synthesis/submodules/soc_system_video_csc_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_csc_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sw " "Found entity 1: soc_system_sw" {  } { { "soc_system/synthesis/submodules/soc_system_sw.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_st_adapter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_st_adapter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_st_adapter_0 " "Found entity 1: soc_system_st_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_st_adapter_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_st_adapter_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_st_adapter_0_timing_adapter_0 " "Found entity 1: soc_system_st_adapter_0_timing_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_st_adapter_0_timing_adapter_0_fifo " "Found entity 1: soc_system_st_adapter_0_timing_adapter_0_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0_fifo.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_input_efifo_module " "Found entity 1: soc_system_sdram_input_efifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167109 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram " "Found entity 2: soc_system_sdram" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory " "Found entity 1: soc_system_onchip_memory" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mipi_pwdn_n " "Found entity 1: soc_system_mipi_pwdn_n" {  } { { "soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec " "Found entity 1: soc_system_master_non_sec" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_p2b_adapter " "Found entity 1: soc_system_master_non_sec_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_b2p_adapter " "Found entity 1: soc_system_master_non_sec_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_non_sec_timing_adt " "Found entity 1: soc_system_master_non_sec_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167133 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167133 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led " "Found entity 1: soc_system_led" {  } { { "soc_system/synthesis/submodules/soc_system_led.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_key " "Found entity 1: soc_system_key" {  } { { "soc_system/synthesis/submodules/soc_system_key.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167147 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167147 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167147 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167147 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/intr_capturer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file soc_system/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167272 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688167273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (soc_system) " "Found design unit 1: alt_vipvfr131_common_package (soc_system)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167878 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167882 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167890 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167891 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167893 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167895 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167898 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167899 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688167899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688167899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_vfb_0-rtl " "Found design unit 1: soc_system_alt_vip_vfb_0-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169110 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_vfb_0 " "Found entity 1: soc_system_alt_vip_vfb_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_vfb_0_tb-rtl " "Found design unit 1: soc_system_alt_vip_vfb_0_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169114 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_vfb_0_tb " "Found entity 1: soc_system_alt_vip_vfb_0_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_cusp151_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_PACKAGE (altera) " "Found design unit 1: ALT_CUSP151_PACKAGE (altera)" {  } { { "soc_system/synthesis/submodules/alt_cusp151_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP151_PACKAGE-body " "Found design unit 2: ALT_CUSP151_PACKAGE-body" {  } { { "soc_system/synthesis/submodules/alt_cusp151_package.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_clock_reset-rtl " "Found design unit 1: alt_cusp151_clock_reset-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169128 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_clock_reset " "Found entity 1: alt_cusp151_clock_reset" {  } { { "soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_cmp-rtl " "Found design unit 1: alt_cusp151_cmp-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169129 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_cmp " "Found entity 1: alt_cusp151_cmp" {  } { { "soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pc-syn " "Found design unit 1: alt_cusp151_pc-syn" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pc " "Found entity 1: alt_cusp151_pc" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp151_pushing_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169133 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pushing_width_adapter " "Found entity 1: alt_cusp151_pushing_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp151_pulling_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169134 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_pulling_width_adapter " "Found entity 1: alt_cusp151_pulling_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp151_avalon_mm_bursting_master_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169137 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp151_avalon_mm_bursting_master_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_fifo-rtl " "Found design unit 1: alt_cusp151_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169139 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_fifo " "Found entity 1: alt_cusp151_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp151_fifo_usedw_calculator-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169140 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_fifo_usedw_calculator " "Found entity 1: alt_cusp151_fifo_usedw_calculator" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_general_fifo-rtl " "Found design unit 1: alt_cusp151_general_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169142 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_general_fifo " "Found entity 1: alt_cusp151_general_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp151_gray_clock_crosser-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169143 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_gray_clock_crosser " "Found entity 1: alt_cusp151_gray_clock_crosser" {  } { { "soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_logic_fifo-rtl " "Found design unit 1: alt_cusp151_logic_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_logic_fifo " "Found entity 1: alt_cusp151_logic_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_one_bit_delay-rtl " "Found design unit 1: alt_cusp151_one_bit_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169146 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_one_bit_delay " "Found entity 1: alt_cusp151_one_bit_delay" {  } { { "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_ram_fifo-rtl " "Found design unit 1: alt_cusp151_ram_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169147 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_ram_fifo " "Found entity 1: alt_cusp151_ram_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp151_std_logic_vector_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169148 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_std_logic_vector_delay " "Found entity 1: alt_cusp151_std_logic_vector_delay" {  } { { "soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP151_AVALON_ST_OUTPUT-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169150 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP151_AVALON_ST_OUTPUT" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_atlantic_reporter-rtl " "Found design unit 1: alt_cusp151_atlantic_reporter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169151 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_atlantic_reporter " "Found entity 1: alt_cusp151_atlantic_reporter" {  } { { "soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_avalon_st_input-rtl " "Found design unit 1: alt_cusp151_avalon_st_input-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169153 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_avalon_st_input " "Found entity 1: alt_cusp151_avalon_st_input" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_muxhot16-rtl " "Found design unit 1: alt_cusp151_muxhot16-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_muxhot16 " "Found entity 1: alt_cusp151_muxhot16" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_reg-rtl " "Found design unit 1: alt_cusp151_reg-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_reg.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169155 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_reg " "Found entity 1: alt_cusp151_reg" {  } { { "soc_system/synthesis/submodules/alt_cusp151_reg.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AU-rtl " "Found design unit 1: ALT_CUSP151_AU-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_au.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169156 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AU " "Found entity 1: ALT_CUSP151_AU" {  } { { "soc_system/synthesis/submodules/alt_cusp151_au.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp151_asc_carrypropagator-WYSI" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp151_addsubcarry-RTL " "Found design unit 2: alt_cusp151_addsubcarry-RTL" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169158 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_asc_carrypropagator " "Found entity 1: alt_cusp151_asc_carrypropagator" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169158 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp151_addsubcarry " "Found entity 2: alt_cusp151_addsubcarry" {  } { { "soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_muxbin2-rtl " "Found design unit 1: alt_cusp151_muxbin2-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169159 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_muxbin2 " "Found entity 1: alt_cusp151_muxbin2" {  } { { "soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688169159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688169159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_mix_0-rtl " "Found design unit 1: soc_system_alt_vip_mix_0-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170178 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_mix_0 " "Found entity 1: soc_system_alt_vip_mix_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_mix_0_tb-rtl " "Found design unit 1: soc_system_alt_vip_mix_0_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170181 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_mix_0_tb " "Found entity 1: soc_system_alt_vip_mix_0_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP151_AVALON_MM_MEM_SLAVE-rtl " "Found design unit 1: ALT_CUSP151_AVALON_MM_MEM_SLAVE-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP151_AVALON_MM_MEM_SLAVE " "Found entity 1: ALT_CUSP151_AVALON_MM_MEM_SLAVE" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd 8 4 " "Found 8 design units, including 4 entities, in source file soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp151_sync-cusp " "Found design unit 1: alt_cusp151_sync-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp151_sync_vec-cusp " "Found design unit 2: alt_cusp151_sync_vec-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_cusp151_edge_to_pulse-cusp " "Found design unit 3: alt_cusp151_edge_to_pulse-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_cusp151_trigger_to_synced_pulse-cusp " "Found design unit 4: alt_cusp151_trigger_to_synced_pulse-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp151_sync " "Found entity 1: alt_cusp151_sync" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp151_sync_vec " "Found entity 2: alt_cusp151_sync_vec" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_cusp151_edge_to_pulse " "Found entity 3: alt_cusp151_edge_to_pulse" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_cusp151_trigger_to_synced_pulse " "Found entity 4: alt_cusp151_trigger_to_synced_pulse" {  } { { "soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_trigger_to_synced_pulse.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170196 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527688170198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527688170205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527688170211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_cpr_2-rtl " "Found design unit 1: soc_system_alt_vip_cpr_2-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170510 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cpr_2 " "Found entity 1: soc_system_alt_vip_cpr_2" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_cpr_2_tb-rtl " "Found design unit 1: soc_system_alt_vip_cpr_2_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170513 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cpr_2_tb " "Found entity 1: soc_system_alt_vip_cpr_2_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_cpr_0-rtl " "Found design unit 1: soc_system_alt_vip_cpr_0-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170801 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cpr_0 " "Found entity 1: soc_system_alt_vip_cpr_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_cpr_0_tb-rtl " "Found design unit 1: soc_system_alt_vip_cpr_0_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170804 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cpr_0_tb " "Found entity 1: soc_system_alt_vip_cpr_0_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0_tb.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0 " "Found entity 1: soc_system_alt_vip_cl_tpg_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688170806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688170806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/alt_vip_common_pkg.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "soc_system/synthesis/submodules/alt_vip_common_event_packet_decode.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "soc_system/synthesis/submodules/alt_vip_common_event_packet_encode.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_tpg_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_tpg_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_scheduler " "Found entity 1: alt_vip_tpg_scheduler" {  } { { "soc_system/synthesis/submodules/alt_vip_tpg_scheduler.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_tpg_scheduler.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "soc_system/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "soc_system/synthesis/submodules/alt_vip_common_video_packet_empty.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "soc_system/synthesis/submodules/alt_vip_common_video_packet_encode.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688171899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688171899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "soc_system/synthesis/submodules/alt_vip_video_output_bridge.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_tpg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_tpg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_core " "Found entity 1: alt_vip_tpg_core" {  } { { "soc_system/synthesis/submodules/alt_vip_tpg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_tpg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_scl_0 " "Found entity 1: soc_system_alt_vip_cl_scl_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_kernel_creator_step_coeff " "Found entity 1: alt_vip_scaler_kernel_creator_step_coeff" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_coeff.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_kernel_creator_step_line " "Found entity 1: alt_vip_scaler_kernel_creator_step_line" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator_step_line.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_kernel_creator " "Found entity 1: alt_vip_scaler_kernel_creator" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_scheduler " "Found entity 1: alt_vip_scaler_scheduler" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_scheduler.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688172973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688172973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_packet_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_packet_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_mux " "Found entity 1: alt_vip_packet_mux" {  } { { "soc_system/synthesis/submodules/alt_vip_packet_mux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_packet_mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_mult_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_mult_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mult_add " "Found entity 1: alt_vip_common_mult_add" {  } { { "soc_system/synthesis/submodules/alt_vip_common_mult_add.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_mult_add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_h_kernel.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_h_kernel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_h_kernel " "Found entity 1: alt_vip_common_h_kernel" {  } { { "soc_system/synthesis/submodules/alt_vip_common_h_kernel.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_h_kernel.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_mirror.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_mirror.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mirror " "Found entity 1: alt_vip_common_mirror" {  } { { "soc_system/synthesis/submodules/alt_vip_common_mirror.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_mirror.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_edge_detect_chain.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_edge_detect_chain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_edge_detect_chain " "Found entity 1: alt_vip_common_edge_detect_chain" {  } { { "soc_system/synthesis/submodules/alt_vip_common_edge_detect_chain.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_edge_detect_chain.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_step_coeff " "Found entity 1: alt_vip_scaler_alg_core_step_coeff" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_coeff.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_step_line " "Found entity 1: alt_vip_scaler_alg_core_step_line" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_step_line.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_realign " "Found entity 1: alt_vip_scaler_alg_core_realign" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_realign.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688173746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688173746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_controller " "Found entity 1: alt_vip_scaler_alg_core_controller" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_nn_channel " "Found entity 1: alt_vip_scaler_alg_core_nn_channel" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_nn_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_horizontal_channel " "Found entity 1: alt_vip_scaler_alg_core_horizontal_channel" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_vertical_channel " "Found entity 1: alt_vip_scaler_alg_core_vertical_channel" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_edge_detect " "Found entity 1: alt_vip_scaler_alg_core_edge_detect" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_edge_detect.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_bilinear_channel " "Found entity 1: alt_vip_scaler_alg_core_bilinear_channel" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_channel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core_bilinear_coeffs " "Found entity 1: alt_vip_scaler_alg_core_bilinear_coeffs" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_bilinear_coeffs.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_scaler_alg_core " "Found entity 1: alt_vip_scaler_alg_core" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_scl_0_scaler_core " "Found entity 1: soc_system_alt_vip_cl_scl_0_scaler_core" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "soc_system/synthesis/submodules/alt_vip_common_fifo2.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_fifo2.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688174965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688174965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_line_buffer_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_line_buffer_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_controller " "Found entity 1: alt_vip_line_buffer_controller" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_mem_block " "Found entity 1: alt_vip_line_buffer_mem_block" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_line_buffer_multicaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_line_buffer_multicaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer_multicaster " "Found entity 1: alt_vip_line_buffer_multicaster" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer_multicaster.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_multicaster.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_line_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_line_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_line_buffer " "Found entity 1: alt_vip_line_buffer" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_packet_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_packet_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_demux " "Found entity 1: alt_vip_packet_demux" {  } { { "soc_system/synthesis/submodules/alt_vip_packet_demux.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_packet_demux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "soc_system/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "soc_system/synthesis/submodules/alt_vip_common_video_packet_decode.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge " "Found entity 1: alt_vip_video_input_bridge" {  } { { "soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_clp_1 " "Found entity 1: soc_system_alt_vip_cl_clp_1" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688175930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688175930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_control_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_control_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_control_slave " "Found entity 1: alt_vip_control_slave" {  } { { "soc_system/synthesis/submodules/alt_vip_control_slave.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_control_slave.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_clipper_scheduler " "Found entity 1: alt_vip_clipper_scheduler" {  } { { "soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vip_clipper_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vip_clipper_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_clipper_alg_core " "Found entity 1: alt_vip_clipper_alg_core" {  } { { "soc_system/synthesis/submodules/alt_vip_clipper_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_clipper_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/TERASIC_CAMERA.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/TERASIC_CAMERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/CAMERA_RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/CAMERA_RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/CAMERA_RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/CAMERA_Bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/CAMERA_Bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/CAMERA_Bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/Bayer2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/Bayer2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer2RGB.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/Bayer_LineBuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/Bayer_LineBuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176473 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_Linux_FB.v(411) " "Verilog HDL Module Instantiation warning at DE1_SOC_Linux_FB.v(411): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527688176475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SOC_Linux_FB.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SOC_Linux_FB.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_Linux_FB " "Found entity 1: DE1_SOC_Linux_FB" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688176476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688176476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688176622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688176622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688176622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(316) " "Verilog HDL or VHDL warning at soc_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1527688176916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(326) " "Verilog HDL or VHDL warning at soc_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1527688176916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(336) " "Verilog HDL or VHDL warning at soc_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1527688176916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(680) " "Verilog HDL or VHDL warning at soc_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1527688176919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_Linux_FB " "Elaborating entity \"DE1_SOC_Linux_FB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527688177422 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_Linux_FB.v(39) " "Output port \"ADC_DIN\" at DE1_SOC_Linux_FB.v(39) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177426 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_Linux_FB.v(41) " "Output port \"ADC_SCLK\" at DE1_SOC_Linux_FB.v(41) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_Linux_FB.v(47) " "Output port \"AUD_DACDAT\" at DE1_SOC_Linux_FB.v(47) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_Linux_FB.v(49) " "Output port \"AUD_XCK\" at DE1_SOC_Linux_FB.v(49) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_Linux_FB.v(77) " "Output port \"FAN_CTRL\" at DE1_SOC_Linux_FB.v(77) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_Linux_FB.v(80) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_Linux_FB.v(80) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_Linux_FB.v(163) " "Output port \"IRDA_TXD\" at DE1_SOC_Linux_FB.v(163) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_Linux_FB.v(184) " "Output port \"TD_RESET_N\" at DE1_SOC_Linux_FB.v(184) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE1_SOC_Linux_FB.v(204) " "Output port \"MIPI_MCLK\" at DE1_SOC_Linux_FB.v(204) has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688177427 "|DE1_SOC_Linux_FB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE1_SOC_Linux_FB.v" "debounce_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE1_SOC_Linux_FB.v" "u0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA soc_system:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "soc_system/synthesis/soc_system.v" "terasic_camera_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "CAMERA_RGB_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "CAMERA_Bayer_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/CAMERA_RGB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(61) " "Verilog HDL assignment warning at CAMERA_Bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/CAMERA_Bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688177793 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CAMERA_Bayer.v(90) " "Verilog HDL assignment warning at CAMERA_Bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/CAMERA_Bayer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/CAMERA_Bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688177794 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "soc_system/synthesis/submodules/CAMERA_RGB.v" "Bayer2RGB_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/CAMERA_RGB.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 Bayer2RGB.v(167) " "Verilog HDL assignment warning at Bayer2RGB.v(167): truncated value with size 14 to match size of target (12)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer2RGB.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688177814 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Bayer2RGB.v(288) " "Verilog HDL assignment warning at Bayer2RGB.v(288): truncated value with size 32 to match size of target (20)" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer2RGB.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688177816 "|DE1_SOC_Linux_FB|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "Bayer_LineBuffer_Inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer2RGB.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688177844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "ALTSHIFT_TAPS_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178052 ""}  } { { "soc_system/synthesis/submodules/Bayer_LineBuffer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer_LineBuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688178052 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_tr81.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/shift_taps_tr81.tdf" 64 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tr81 " "Found entity 1: shift_taps_tr81" {  } { { "db/shift_taps_tr81.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/shift_taps_tr81.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tr81 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated " "Elaborating entity \"shift_taps_tr81\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ej1 " "Found entity 1: altsyncram_6ej1" {  } { { "db/altsyncram_6ej1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_6ej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ej1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2 " "Elaborating entity \"altsyncram_6ej1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|altsyncram_6ej1:altsyncram2\"" {  } { { "db/shift_taps_tr81.tdf" "altsyncram2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/shift_taps_tr81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_lmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_tr81.tdf" "cntr1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/shift_taps_tr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_lmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_b6h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_tr81:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_tr81.tdf" "cntr3" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/shift_taps_tr81.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add4_avg1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer2RGB.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "parallel_add_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178513 ""}  } { { "soc_system/synthesis/submodules/add4.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688178513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_tne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_tne " "Found entity 1: par_add_tne" {  } { { "db/par_add_tne.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/par_add_tne.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_tne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated " "Elaborating entity \"par_add_tne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_tne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "soc_system/synthesis/submodules/Bayer2RGB.v" "add2_avg3" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/Bayer2RGB.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "parallel_add_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688178628 ""}  } { { "soc_system/synthesis/submodules/add2.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688178628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_qne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_qne " "Found entity 1: par_add_qne" {  } { { "db/par_add_qne.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/par_add_qne.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688178686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688178686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_qne soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated " "Elaborating entity \"par_add_qne\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_qne:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/TERASIC_CAMERA.v" "rgb_fifo_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/TERASIC_CAMERA.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688178723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "dcfifo_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688179138 ""}  } { { "soc_system/synthesis/submodules/rgb_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/rgb_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688179138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vcq1 " "Found entity 1: dcfifo_vcq1" {  } { { "db/dcfifo_vcq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vcq1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated " "Elaborating entity \"dcfifo_vcq1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_graycounter_qv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "rdptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_graycounter_mdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_vcq1.tdf" "wrptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1b1 " "Found entity 1: altsyncram_l1b1" {  } { { "db/altsyncram_l1b1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_l1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1b1 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram " "Elaborating entity \"altsyncram_l1b1\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|altsyncram_l1b1:fifo_ram\"" {  } { { "db/dcfifo_vcq1.tdf" "fifo_ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_vcq1.tdf" "rs_dgwp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_vcq1.tdf" "wraclr" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_vcq1.tdf" "ws_dgrp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_vcq1.tdf" "rdempty_eq_comp1_msb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688179794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688179794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_vcq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_vcq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_vcq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_clp_1 soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1 " "Elaborating entity \"soc_system_alt_vip_cl_clp_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_clp_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in " "Elaborating entity \"alt_vip_video_input_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "video_in" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688179988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" "video_input" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "soc_system/synthesis/submodules/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_video_packet_decode.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" "cmd_input" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" "rsp_output" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_input_bridge:video_in\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" "data_output" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_input_bridge.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_demux soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_demux:user_packet_demux " "Elaborating entity \"alt_vip_packet_demux\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_demux:user_packet_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "user_packet_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_packet_demux.sv" "din_decoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_packet_demux.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_encode:gen_loop_no_fifo\[0\].data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_demux:user_packet_demux\|alt_vip_common_event_packet_encode:gen_loop_no_fifo\[0\].data_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_packet_demux.sv" "gen_loop_no_fifo\[0\].data_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_packet_demux.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_clipper_alg_core soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_alg_core:clipper_core " "Elaborating entity \"alt_vip_clipper_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_alg_core:clipper_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "clipper_core" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688180832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_alg_core:clipper_core\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_alg_core:clipper_core\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/alt_vip_clipper_alg_core.sv" "cmd_input" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_clipper_alg_core.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_mux soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_mux:user_packet_mux " "Elaborating entity \"alt_vip_packet_mux\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_mux:user_packet_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "user_packet_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_mux:user_packet_mux\|alt_vip_common_event_packet_decode:cmd_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_mux:user_packet_mux\|alt_vip_common_event_packet_decode:cmd_decoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_packet_mux.sv" "cmd_decoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_packet_mux.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_mux:user_packet_mux\|alt_vip_common_event_packet_encode:data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_packet_mux:user_packet_mux\|alt_vip_common_event_packet_encode:data_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_packet_mux.sv" "data_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_packet_mux.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_output_bridge:video_out\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "video_out" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "soc_system/synthesis/submodules/alt_vip_video_output_bridge.sv" "video_output" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_video_output_bridge.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "soc_system/synthesis/submodules/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_common_video_packet_encode.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_clipper_scheduler soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler " "Elaborating entity \"alt_vip_clipper_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "scheduler" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688181782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" "vib_cmd_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688182196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\|alt_vip_common_event_packet_encode:alg_core_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\|alt_vip_common_event_packet_encode:alg_core_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" "alg_core_cmd_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688182311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\|alt_vip_common_event_packet_decode:cs_resp_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_scheduler:scheduler\|alt_vip_common_event_packet_decode:cs_resp_decoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" "cs_resp_decoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_clipper_scheduler.sv" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688182504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_control_slave soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_control_slave:control_slave " "Elaborating entity \"alt_vip_control_slave\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_control_slave:control_slave\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" "control_slave" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_clp_1.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688182573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_scl_0 soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0 " "Elaborating entity \"soc_system_alt_vip_cl_scl_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_scl_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688182850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer " "Elaborating entity \"alt_vip_line_buffer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "line_buffer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688183430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_encode:encoder_gen_loop\[0\].data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_common_event_packet_encode:encoder_gen_loop\[0\].data_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer.sv" "encoder_gen_loop\[0\].data_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688183637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_mem_block soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers " "Elaborating entity \"alt_vip_line_buffer_mem_block\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\"" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer.sv" "actual_line_buffers" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688183735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\"" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "main_mem" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688183869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\"" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688183887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 192 " "Parameter \"width_a\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 192 " "Parameter \"width_b\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688183888 ""}  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688183888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3q1 " "Found entity 1: altsyncram_f3q1" {  } { { "db/altsyncram_f3q1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_f3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688184021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688184021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3q1 soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_f3q1:auto_generated " "Elaborating entity \"altsyncram_f3q1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_mem_block:actual_line_buffers\|altsyncram:main_mem\|altsyncram_f3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184030 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_f3q1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_f3q1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer_mem_block.sv" 117 0 0 } } { "soc_system/synthesis/submodules/alt_vip_line_buffer.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer.sv" 515 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 649 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527688184032 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|alt_vip_line_buffer:line_buffer|alt_vip_line_buffer_mem_block:actual_line_buffers|altsyncram:main_mem|altsyncram_f3q1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_controller soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_controller:local_controller " "Elaborating entity \"alt_vip_line_buffer_controller\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_controller:local_controller\"" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer.sv" "local_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer.sv" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_line_buffer_multicaster soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_multicaster:multicaster " "Elaborating entity \"alt_vip_line_buffer_multicaster\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_line_buffer:line_buffer\|alt_vip_line_buffer_multicaster:multicaster\"" {  } { { "soc_system/synthesis/submodules/alt_vip_line_buffer.sv" "multicaster" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_line_buffer.sv" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_scl_0_scaler_core soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core " "Elaborating entity \"soc_system_alt_vip_cl_scl_0_scaler_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "scaler_core" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst " "Elaborating entity \"alt_vip_scaler_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "scaler_core_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "din_decoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:coeff_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_decode:coeff_decoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "coeff_decoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_encode:data_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_event_packet_encode:data_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "data_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_controller soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control " "Elaborating entity \"alt_vip_scaler_alg_core_controller\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "local_control" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688184930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_step_line soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_line:kernel_creator_line_step_block_444 " "Elaborating entity \"alt_vip_scaler_alg_core_step_line\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_line:kernel_creator_line_step_block_444\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "kernel_creator_line_step_block_444" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688185263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_step_coeff soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_coeff:kernel_creator_coeff_step_block_444 " "Elaborating entity \"alt_vip_scaler_alg_core_step_coeff\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|alt_vip_scaler_alg_core_step_coeff:kernel_creator_coeff_step_block_444\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "kernel_creator_coeff_step_block_444" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688185336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "coeff_rom" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688185464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688185481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_alt_vip_cl_scl_0_scaler_core_coeff.mif " "Parameter \"init_file\" = \"soc_system_alt_vip_cl_scl_0_scaler_core_coeff.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 72 " "Parameter \"width_b\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688185481 ""}  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688185481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1e2 " "Found entity 1: altsyncram_n1e2" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688185576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688185576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1e2 soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\|altsyncram_n1e2:auto_generated " "Elaborating entity \"altsyncram_n1e2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\|altsyncram_n1e2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688185584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mirror soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_mirror:core_mirror " "Elaborating entity \"alt_vip_common_mirror\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_common_mirror:core_mirror\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "core_mirror" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688185842 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mirror_by_tap_r " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mirror_by_tap_r\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688186177 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vertical_mux_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vertical_mux_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688186177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_vertical_channel soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst " "Elaborating entity \"alt_vip_scaler_alg_core_vertical_channel\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "poly_gen_loop\[2\].vertical_channel_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688186257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mult_add soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst\|alt_vip_common_mult_add:mult_add_inst " "Elaborating entity \"alt_vip_common_mult_add\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[2\].vertical_channel_inst\|alt_vip_common_mult_add:mult_add_inst\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" "mult_add_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_vertical_channel.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688186359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_horizontal_channel soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst " "Elaborating entity \"alt_vip_scaler_alg_core_horizontal_channel\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "poly_gen_loop\[2\].horizontal_channel_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688186589 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_taps_delay_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_taps_delay_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688186653 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lifo_store " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lifo_store\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688186653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_mult_add soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst\|alt_vip_common_mult_add:mult_add_inst2 " "Elaborating entity \"alt_vip_common_mult_add\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[2\].horizontal_channel_inst\|alt_vip_common_mult_add:mult_add_inst2\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" "mult_add_inst2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_horizontal_channel.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688186728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_horizontal_channel soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[0\].horizontal_channel_inst " "Elaborating entity \"alt_vip_scaler_alg_core_horizontal_channel\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_horizontal_channel:poly_gen_loop\[0\].horizontal_channel_inst\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "poly_gen_loop\[0\].horizontal_channel_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688187137 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "h_taps_delay_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"h_taps_delay_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688187214 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lifo_store " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lifo_store\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688187214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_alg_core_realign soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_realign:realign_block " "Elaborating entity \"alt_vip_scaler_alg_core_realign\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_realign:realign_block\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "realign_block" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688187295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_scheduler soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler " "Elaborating entity \"alt_vip_scaler_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "scheduler" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688187718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:ac_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|alt_vip_common_event_packet_encode:ac_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_scheduler.sv" "ac_cmd_encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_scheduler.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688188512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_kernel_creator soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator " "Elaborating entity \"alt_vip_scaler_kernel_creator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "kernel_creator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688188681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_kernel_creator_step_line soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_line:step_gen_loop\[0\].kernel_creator_line_step_block " "Elaborating entity \"alt_vip_scaler_kernel_creator_step_line\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_line:step_gen_loop\[0\].kernel_creator_line_step_block\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" "step_gen_loop\[0\].kernel_creator_line_step_block" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688189170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_scaler_kernel_creator_step_coeff soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_coeff:step_gen_loop\[0\].kernel_creator_coeff_step_block " "Elaborating entity \"alt_vip_scaler_kernel_creator_step_coeff\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_kernel_creator:kernel_creator\|alt_vip_scaler_kernel_creator_step_coeff:step_gen_loop\[0\].kernel_creator_coeff_step_block\"" {  } { { "soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" "step_gen_loop\[0\].kernel_creator_coeff_step_block" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_kernel_creator.sv" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688189247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0 soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_tpg_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688189293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_core soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_core:tpg_core " "Elaborating entity \"alt_vip_tpg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_core:tpg_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "tpg_core" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688189356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_scheduler:scheduler " "Elaborating entity \"alt_vip_tpg_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "scheduler" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688189859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cpr_0 soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0 " "Elaborating entity \"soc_system_alt_vip_cpr_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cpr_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_avalon_st_input:din0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_avalon_st_input:din0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxbin2:dout0_takeb_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxbin2:dout0_takeb_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "dout0_takeb_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:dout0_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "dout0_wdata_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:dout0_eop_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:dout0_eop_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "dout0_eop_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout0 " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "dout0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_17 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_17\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_17" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_175 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_175\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_175" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_176 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_176\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_176" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_177 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_177\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_177" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_1711 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_non_img_buffer_regs_1711\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_non_img_buffer_regs_1711" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxbin2:plane_regs_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxbin2:plane_regs_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "plane_regs_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "plane_regs" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs_23 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs_23\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "plane_regs_23" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs_232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:plane_regs_232\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "plane_regs_232" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_muxhot16:pc_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "pc_usenextpc_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "pc" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190494 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688190494 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cpr_0:alt_vip_cpr_0|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3m " "Found entity 1: cntr_l3m" {  } { { "db/cntr_l3m.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_l3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688190626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688190626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3m soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated " "Elaborating entity \"cntr_l3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_l3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:width_id_1003_line115 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:width_id_1003_line115\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "width_id_1003_line115" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:header_type_0_0_id_1006_line232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:header_type_0_0_id_1006_line232\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "header_type_0_0_id_1006_line232" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:ctrl_cnt_id_1008_line254 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:ctrl_cnt_id_1008_line254\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "ctrl_cnt_id_1008_line254" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:just_read_din0_1_id_1013_line233 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:just_read_din0_1_id_1013_line233\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "just_read_din0_1_id_1013_line233" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:x_cnt_orig_0_id_1017_line394 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:x_cnt_orig_0_id_1017_line394\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "x_cnt_orig_0_id_1017_line394" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_orig_1_id_1019_line394 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_orig_1_id_1019_line394\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "x_cnt_orig_1_id_1019_line394" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_id_1021_line395 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|ALT_CUSP151_AU:x_cnt_id_1021_line395\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "x_cnt_id_1021_line395" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_justread_0_id_1024_line378 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_justread_0_id_1024_line378\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_justread_0_id_1024_line378" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1314_line242_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1314_line242_28\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "fu_id_1314_line242_28" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1374_line271_85 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_cmp:fu_id_1374_line271_85\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "fu_id_1374_line271_85" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_6_stage_1_id_1613 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_6_stage_1_id_1613\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_6_stage_1_id_1613" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_6_stage_2_id_1616 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_0:alt_vip_cpr_0\|alt_cusp151_reg:din0_6_stage_2_id_1616\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" "din0_6_stage_2_id_1616" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_0.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cpr_2 soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2 " "Elaborating entity \"soc_system_alt_vip_cpr_2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cpr_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688190811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_avalon_st_input:din0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_avalon_st_input:din0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "din0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_muxhot16:dout0_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_muxhot16:dout0_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "dout0_wdata_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AVALON_ST_OUTPUT:dout1 " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AVALON_ST_OUTPUT:dout1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "dout1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:plane_regs_24 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:plane_regs_24\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "plane_regs_24" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:plane_regs_242 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:plane_regs_242\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "plane_regs_242" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_pc:pc " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_pc:pc\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "pc" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191147 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688191147 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cpr_2:alt_vip_cpr_2|alt_cusp151_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:width_id_1016_line115 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:width_id_1016_line115\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "width_id_1016_line115" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:header_type_0_0_id_1019_line232 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:header_type_0_0_id_1019_line232\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "header_type_0_0_id_1019_line232" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:ctrl_cnt_id_1021_line254 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:ctrl_cnt_id_1021_line254\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "ctrl_cnt_id_1021_line254" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:just_read_din0_1_id_1026_line233 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:just_read_din0_1_id_1026_line233\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "just_read_din0_1_id_1026_line233" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:x_cnt_orig_0_id_1028_line394 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:x_cnt_orig_0_id_1028_line394\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "x_cnt_orig_0_id_1028_line394" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_orig_1_id_1030_line394 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_orig_1_id_1030_line394\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "x_cnt_orig_1_id_1030_line394" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_id_1032_line395 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|ALT_CUSP151_AU:x_cnt_id_1032_line395\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "x_cnt_id_1032_line395" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_justread_0_id_1035_line378 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_justread_0_id_1035_line378\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "din0_justread_0_id_1035_line378" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1293_line242_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1293_line242_28\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "fu_id_1293_line242_28" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1353_line271_85 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_cmp:fu_id_1353_line271_85\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "fu_id_1353_line271_85" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_1_id_1598 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_1_id_1598\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "din0_6_stage_1_id_1598" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_2_id_1601 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cpr_2:alt_vip_cpr_2\|alt_cusp151_reg:din0_6_stage_2_id_1601\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" "din0_6_stage_2_id_1601" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cpr_2.vhd" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_itc_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688191342 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 10244 " "Parameter \"lpm_numwords\" = \"10244\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688191917 ""}  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688191917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hrq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hrq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hrq1 " "Found entity 1: dcfifo_hrq1" {  } { { "db/dcfifo_hrq1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688191981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688191981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hrq1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated " "Elaborating entity \"dcfifo_hrq1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688191990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tab " "Found entity 1: a_gray2bin_tab" {  } { { "db/a_gray2bin_tab.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_gray2bin_tab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tab soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_gray2bin_tab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tab\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_gray2bin_tab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hrq1.tdf" "rdptr_g_gray2bin" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sv6 " "Found entity 1: a_graycounter_sv6" {  } { { "db/a_graycounter_sv6.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_graycounter_sv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sv6 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_sv6:rdptr_g1p " "Elaborating entity \"a_graycounter_sv6\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_sv6:rdptr_g1p\"" {  } { { "db/dcfifo_hrq1.tdf" "rdptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_odc " "Found entity 1: a_graycounter_odc" {  } { { "db/a_graycounter_odc.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_graycounter_odc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_odc soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_odc:wrptr_g1p " "Elaborating entity \"a_graycounter_odc\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|a_graycounter_odc:wrptr_g1p\"" {  } { { "db/dcfifo_hrq1.tdf" "wrptr_g1p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09d1 " "Found entity 1: altsyncram_09d1" {  } { { "db/altsyncram_09d1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_09d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09d1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram " "Elaborating entity \"altsyncram_09d1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\"" {  } { { "db/dcfifo_hrq1.tdf" "fifo_ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s07 " "Found entity 1: decode_s07" {  } { { "db/decode_s07.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/decode_s07.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s07 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|decode_s07:decode12 " "Elaborating entity \"decode_s07\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|decode_s07:decode12\"" {  } { { "db/altsyncram_09d1.tdf" "decode12" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_09d1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rs7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rs7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rs7 " "Found entity 1: mux_rs7" {  } { { "db/mux_rs7.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/mux_rs7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rs7 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|mux_rs7:mux13 " "Elaborating entity \"mux_rs7\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|altsyncram_09d1:fifo_ram\|mux_rs7:mux13\"" {  } { { "db/altsyncram_09d1.tdf" "mux13" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_09d1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_1f9:rs_brp " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|dffpipe_1f9:rs_brp\"" {  } { { "db/dcfifo_hrq1.tdf" "rs_brp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_hrq1.tdf" "rs_dgwp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_2f9:dffpipe15 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_2f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe15" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_hrq1.tdf" "ws_dgrp" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dffpipe_3f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe18 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_3f9:dffpipe18\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe18" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688192615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688192615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0v5\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_hrq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hrq1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/dcfifo_hrq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_mix_0 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0 " "Elaborating entity \"soc_system_alt_vip_mix_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_mix_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688192723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output_wdata_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_writenext_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_writenext_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output_writenext_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_readnext_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:to_output_readnext_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output_readnext_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output " "Elaborating entity \"alt_cusp151_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw alt_cusp151_fifo.vhd(56) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(56): object \"wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688193152 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_full alt_cusp151_fifo.vhd(58) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(58): object \"almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688193152 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdusedw alt_cusp151_fifo.vhd(59) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(59): object \"rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688193152 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_empty alt_cusp151_fifo.vhd(61) " "Verilog HDL or VHDL warning at alt_cusp151_fifo.vhd(61): object \"almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688193152 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_fifo.vhd(158) " "VHDL Subtype or Type Declaration warning at alt_cusp151_fifo.vhd(158): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 158 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688193154 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_fifo.vhd(172) " "VHDL Subtype or Type Declaration warning at alt_cusp151_fifo.vhd(172): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 172 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688193154 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" "the_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193186 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_one_bit_delay.vhd(66) " "VHDL Subtype or Type Declaration warning at alt_cusp151_one_bit_delay.vhd(66): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_one_bit_delay.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688193186 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_fifo:to_output|alt_cusp151_general_fifo:the_fifo|alt_cusp151_fifo_usedw_calculator:usedw_calculator|alt_cusp151_one_bit_delay:single_clock_gen:rdreq_delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_fifo:to_output\|alt_cusp151_general_fifo:the_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "output_read_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_width_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_width_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ctrl_packet_width_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ctrl_packet_height_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ctrl_packet_height_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ispreviousendpacket_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:ispreviousendpacket_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ispreviousendpacket_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:ctrl_offset_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:ctrl_offset_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ctrl_offset_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_0 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_1 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_2 " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_avalon_st_input:din_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:dout_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "dout_wdata_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_ST_OUTPUT soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout " "Elaborating entity \"ALT_CUSP151_AVALON_ST_OUTPUT\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_ST_OUTPUT:dout\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "dout" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:control_addr_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:control_addr_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "control_addr_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AVALON_MM_MEM_SLAVE soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control " "Elaborating entity \"ALT_CUSP151_AVALON_MM_MEM_SLAVE\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "control" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193431 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_avalon_mm_mem_slave.vhd(27) " "VHDL warning at alt_cusp151_avalon_mm_mem_slave.vhd(27): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 27 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688193431 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_write alt_cusp151_avalon_mm_mem_slave.vhd(145) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_mem_slave.vhd(145): object \"internal_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688193433 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_avalon_mm_mem_slave.vhd(241) " "VHDL warning at alt_cusp151_avalon_mm_mem_slave.vhd(241): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 241 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688193433 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" "\\ds1:altsyncram_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_mem_slave.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2o1 " "Found entity 1: altsyncram_b2o1" {  } { { "db/altsyncram_b2o1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_b2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688193535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688193535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2o1 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated " "Elaborating entity \"altsyncram_b2o1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_min_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au_1 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_min_au_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au_2 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_min_au_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_min_au_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:x_max_au_l_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:x_max_au_l_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au_l_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au_1 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au_2 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:x_max_au_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_min_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg_1 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_min_reg_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg_2 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:y_min_reg_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_min_reg_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_max_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au_1 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_max_au_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au_2 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:y_max_au_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_max_au_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg_39 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg_39\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_reg_39" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg_392 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_reg_392\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_reg_392" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "widths_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg_41 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg_41\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "widths_reg_41" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg_412 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:widths_reg_412\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "widths_reg_412" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "heights_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg_43 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg_43\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "heights_reg_43" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg_432 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:heights_reg_432\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "heights_reg_432" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:layer_active_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:layer_active_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "layer_active_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:layer_active_reg_45 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:layer_active_reg_45\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "layer_active_reg_45" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_47 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_47\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_47" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_472 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_472\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_472" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_473 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_473\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_473" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_474 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_474\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_474" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_475 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_475\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_475" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_476 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_476\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_476" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_477 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_477\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_477" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_478 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:pixel_sum_au_478\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_478" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_reg_76 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_reg_76\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_reg_76" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:packetdimensions_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:packetdimensions_reg_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688193999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_110 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_110\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_110" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1102 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1102\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_1102" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1103 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:packetdimensions_reg_1103\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_1103" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc0_hold_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc0_hold_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc0_hold_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194063 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688194063 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n3m " "Found entity 1: cntr_n3m" {  } { { "db/cntr_n3m.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_n3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688194151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688194151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n3m soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_n3m:auto_generated " "Elaborating entity \"cntr_n3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_n3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194189 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688194189 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp151_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "\\d2:lpm_counter_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3m " "Found entity 1: cntr_m3m" {  } { { "db/cntr_m3m.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_m3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688194275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688194275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3m soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated " "Elaborating entity \"cntr_m3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:backgroundpatternwidth_id_3016_line148 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:backgroundpatternwidth_id_3016_line148\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "backgroundpatternwidth_id_3016_line148" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_0_id_3020_line216 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_0_id_3020_line216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "wordaddress_0_id_3020_line216" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_0_id_3022_line467 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_0_id_3022_line467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "notdisabled_0_id_3022_line467" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_0_id_3024_line463 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_0_id_3024_line463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "headertype_0_id_3024_line463" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_1_id_3028_line467 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_1_id_3028_line467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "notdisabled_1_id_3028_line467" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_1_id_3030_line463 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_1_id_3030_line463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "headertype_1_id_3030_line463" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_2_id_3034_line467 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:notdisabled_2_id_3034_line467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "notdisabled_2_id_3034_line467" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_2_id_3036_line463 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:headertype_2_id_3036_line463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "headertype_2_id_3036_line463" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_3_id_3038_line216 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_3_id_3038_line216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "wordaddress_3_id_3038_line216" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_5_id_3042_line216 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:wordaddress_5_id_3042_line216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "wordaddress_5_id_3042_line216" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond540_0_id_3044 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond540_0_id_3044\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond540_0_id_3044" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond540_0_id_3050 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond540_0_id_3050\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond540_0_id_3050" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:i_id_3052_line409 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:i_id_3052_line409\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "i_id_3052_line409" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_0_id_3055_line758 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_0_id_3055_line758\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "discard_complete_0_id_3055_line758" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_1_id_3057_line758 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:discard_complete_1_id_3057_line758\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "discard_complete_1_id_3057_line758" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_cp1_id_3059_line605 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_cp1_id_3059_line605\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "j_cp1_id_3059_line605" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_id_3062_line606 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:j_id_3062_line606\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "j_id_3062_line606" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_0_id_3065_line629 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_0_id_3065_line629\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_0_id_3065_line629" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_id_3067_line629 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_id_3067_line629\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_id_3067_line629" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isbackgroundlayer_id_3069_line166 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isbackgroundlayer_id_3069_line166\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "isbackgroundlayer_id_3069_line166" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:k_id_3072_line311 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:k_id_3072_line311\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "k_id_3072_line311" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:replyflag_id_3075_line146 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:replyflag_id_3075_line146\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "replyflag_id_3075_line146" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:newcontrolpacketreceived_id_3078_line145 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:newcontrolpacketreceived_id_3078_line145\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "newcontrolpacketreceived_id_3078_line145" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isnotimagedata_0_id_3081_line164 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:isnotimagedata_0_id_3081_line164\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "isnotimagedata_0_id_3081_line164" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:iscontrolpacket_0_id_3083_line165 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:iscontrolpacket_0_id_3083_line165\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "iscontrolpacket_0_id_3083_line165" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond205_0_id_3085 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond205_0_id_3085\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond205_0_id_3085" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_id_3091_line303 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_id_3091_line303\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_id_3091_line303" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:width_counter_id_3094_line304_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_muxbin2:width_counter_id_3094_line304_a_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "width_counter_id_3094_line304_a_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:width_counter_id_3094_line304 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:width_counter_id_3094_line304\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "width_counter_id_3094_line304" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond288_0_id_3099 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:cond288_0_id_3099\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond288_0_id_3099" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4422_line479_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4422_line479_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4422_line479_65" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4486_line479_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4486_line479_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4486_line479_65" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4550_line479_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4550_line479_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4550_line479_65" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4613_line521_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4613_line521_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4613_line521_65" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4650_line603_28 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4650_line603_28\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4650_line603_28" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4712_line606_65 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4712_line606_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4712_line606_65" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4864_line629_51 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4864_line629_51\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4864_line629_51" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4950_line629_70 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_4950_line629_70\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4950_line629_70" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:fu_id_5022_line629_70 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP151_AU:fu_id_5022_line629_70\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5022_line629_70" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5084_line637_96 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5084_line637_96\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5084_line637_96" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5158_line638_72 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5158_line638_72\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5158_line638_72" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5232_line639_68 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5232_line639_68\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5232_line639_68" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5294_line639_122 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5294_line639_122\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5294_line639_122" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5356_line637_96 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5356_line637_96\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5356_line637_96" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5430_line638_72 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5430_line638_72\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5430_line638_72" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5504_line639_68 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5504_line639_68\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5504_line639_68" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5566_line639_122 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5566_line639_122\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5566_line639_122" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5807_line245_69 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5807_line245_69\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5807_line245_69" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5837_line253_47 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_cmp:fu_id_5837_line253_47\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5837_line253_47" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_0_comb_id_7269 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_0_comb_id_7269\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_0_comb_id_7269" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_2_comb_id_7272 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_2_comb_id_7272\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_2_comb_id_7272" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_1_comb_id_7275 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:eop_1_comb_id_7275\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_1_comb_id_7275" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_1_id_7278 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_1_id_7278\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_1_id_7278" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_2_id_7281 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_1_0_stage_2_id_7281\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_2_id_7281" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_2_0_stage_1_id_7284 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_2_0_stage_1_id_7284\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_2_0_stage_1_id_7284" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_2_0_stage_2_id_7287 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_2_0_stage_2_id_7287\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_2_0_stage_2_id_7287" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_2_0_stage_3_id_7290 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:mix_this_layer_2_0_stage_3_id_7290\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_2_0_stage_3_id_7290" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:din_0_10_stage_1_id_7293 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:din_0_10_stage_1_id_7293\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_0_10_stage_1_id_7293" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_1_id_7296 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_1_id_7296\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_stage_1_id_7296" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_2_id_7299 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_2_id_7299\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_stage_2_id_7299" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_3_id_7302 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:background_eop_1_stage_3_id_7302\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_stage_3_id_7302" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_0_0_comb_id_7305 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_0_0_comb_id_7305\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_output_0_0_comb_id_7305" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_1_0_comb_id_7308 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_1_0_comb_id_7308\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_output_1_0_comb_id_7308" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_2_0_comb_id_7311 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:pixel_output_2_0_comb_id_7311\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_output_2_0_comb_id_7311" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_wires_2_2_comb_id_7314 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_wires_2_2_comb_id_7314\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_wires_2_2_comb_id_7314" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_wires_1_2_comb_id_7317 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_wires_1_2_comb_id_7317\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_wires_1_2_comb_id_7317" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_wires_0_2_comb_id_7320 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:just_read_wires_0_2_comb_id_7320\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_wires_0_2_comb_id_7320" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_5_stage_1_id_7323 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:output_read_5_stage_1_id_7323\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "output_read_5_stage_1_id_7323" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:op_3179_comb_id_7326 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:op_3179_comb_id_7326\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "op_3179_comb_id_7326" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_7329 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_7329\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "justreadqueue_1_2_comb_id_7329" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_7332 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_7332\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "justreadqueue_2_2_comb_id_7332" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_3_comb_id_7335 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp151_reg:justreadqueue_1_3_comb_id_7335\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "justreadqueue_1_3_comb_id_7335" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_vfb_0 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"soc_system_alt_vip_vfb_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_vfb_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688194952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_packet_write_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_packet_write_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_first_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_first_packet_id_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_next_to_last_packet_id_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_overflow_trigger_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_overflow_flag_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_length_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_length_counter_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_word_counter_trigger_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_width_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_height_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_field_interlace_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_write_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_writer_write_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_just_read_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_read_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_read_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_packet_read_address_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_packet_read_address_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_current_packet_id_au " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_current_packet_id_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_st_input soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_st_input:din " "Elaborating entity \"alt_cusp151_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_st_input:din\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "din" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:dout_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "dout_wdata_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:read_master_len_be_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_mm_bursting_master_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp151_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195715 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195715 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195715 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp151_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp151_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195716 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195717 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195717 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195717 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195717 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195718 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195718 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195718 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp151_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195767 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_ram_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp151_ram_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp151_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp151_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688195808 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rrr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rrr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rrr1 " "Found entity 1: altsyncram_rrr1" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688195917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688195917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rrr1 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated " "Elaborating entity \"altsyncram_rrr1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195925 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527688195926 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688195993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pulling_width_adapter soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp151_pulling_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pulling_width_adapter:read_master_pull\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_master_pull" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196055 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196056 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp151_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196056 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196056 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196057 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp151_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196057 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp151_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp151_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196057 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_avalon_mm_bursting_master_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp151_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196081 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196081 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp151_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp151_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp151_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196082 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp151_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp151_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp151_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp151_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196083 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196084 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp151_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196084 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_general_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp151_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp151_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196199 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp151_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp151_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196201 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\|alt_cusp151_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_ram_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp151_ram_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp151_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp151_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688196246 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrr1 " "Found entity 1: altsyncram_vrr1" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688196357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688196357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrr1 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated " "Elaborating entity \"altsyncram_vrr1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196365 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527688196366 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp151_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp151_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_logic_fifo soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp151_logic_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_one_bit_delay soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp151_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pushing_width_adapter soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp151_pushing_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pushing_width_adapter:write_master_push\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_master_push" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packets_word_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_sample_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_packets_word_length_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_131 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_131\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg_131" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1312 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1312\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg_1312" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1313 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:packetdimensions_reg_1313\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "packetdimensions_reg_1313" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_153 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_153\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_153" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1532 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1532\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1532" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1533 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1533\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1533" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1534 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1534\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1534" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1535 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1535\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1535" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1536 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1536\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1536" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1537 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1537\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1537" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1538 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:output_reg_1538\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "output_reg_1538" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196713 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196713 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxhot16 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp151_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_pc soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc1 " "Elaborating entity \"alt_cusp151_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_pc:pc1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "pc1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196755 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp151_pc.vhd(30) " "VHDL warning at alt_cusp151_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp151_pc.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688196755 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_reply_id_3148_line162 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_reply_id_3148_line162\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_id_3153_line170 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_buffer_id_3153_line170\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_buffer_id_3153_line170" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_field_width_id_3157_line172_d_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:msg_field_width_id_3157_line172_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172_d_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_width_id_3157_line172 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_width_id_3157_line172\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_height_id_3161_line174 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_height_id_3161_line174\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_height_id_3161_line174" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_interlace_id_3165_line176 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_field_interlace_id_3165_line176\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3165_line176" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_samples_in_field_id_3169_line178 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_samples_in_field_id_3169_line178\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3169_line178" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_words_in_field_id_3173_line180 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_words_in_field_id_3173_line180\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3173_line180" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_first_packet_id_3177_line222 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_first_packet_id_3177_line222\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_first_packet_id_3177_line222" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_next_to_last_packet_id_3181_line223 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:msg_next_to_last_packet_id_3181_line223\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3181_line223" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_buffer_id_3185_line228 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_buffer_id_3185_line228\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3185_line228" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_buf_id_3188_line153 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_buf_id_3188_line153\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3188_line153" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_ack_id_3191_line164 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:write_to_read_ack_id_3191_line164\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3191_line164" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3194_line204 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_writer_packet_base_address_0_id_3194_line204\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3194_line204" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:isnotimagedata_0_id_3196_line144 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:isnotimagedata_0_id_3196_line144\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3196_line144" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:iscontrolpacket_0_id_3198_line202 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:iscontrolpacket_0_id_3198_line202\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3198_line202" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3200_line301 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3200_line301\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3200_line301" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3204_line585 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:no_last_burst_0_id_3204_line585\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3204_line585" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond588_0_id_3206 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond588_0_id_3206\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond588_0_id_3206" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:drop_0_id_3208_line345 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:drop_0_id_3208_line345\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "drop_0_id_3208_line345" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3210_line367 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3210_line367\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3210_line367" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:burst_trigger_0_id_3212_line563 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:burst_trigger_0_id_3212_line563\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3212_line563" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688196996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond568_0_id_3214 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond568_0_id_3214\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond568_0_id_3214" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond290_0_id_3218 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond290_0_id_3218\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond290_0_id_3218" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_buffer_id_3220_line865 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_buffer_id_3220_line865\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3220_line865" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_ack_id_3223_line156 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_ack_id_3223_line156\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3223_line156" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_buf_id_3226_line160 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:read_to_write_buf_id_3226_line160\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3226_line160" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_width_0_id_3229_line773 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_width_0_id_3229_line773\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3229_line773" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3231_line889 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_samples_in_field_0_id_3231_line889\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3231_line889" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_height_0_id_3233_line775 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_height_0_id_3233_line775\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3233_line775" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3235_line891 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_words_in_field_0_id_3235_line891\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3235_line891" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_interlace_0_id_3237_line777 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_field_interlace_0_id_3237_line777\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3237_line777" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3239_line876" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_sample_length_0_id_3241_line878 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_sample_length_0_id_3241_line878\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3241_line878" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_word_length_0_id_3243_line880 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:reader_packets_word_length_0_id_3243_line880\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3243_line880" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3245_line873 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_packet_base_address_0_id_3245_line873\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3245_line873" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:wrap_packet_id_id_3247_line1077 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:wrap_packet_id_id_3247_line1077\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3247_line1077" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3250_line897 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_length_cnt_3_id_3250_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3250_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3252_line898 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:vfb_reader_word_cnt_0_id_3252_line898\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3252_line898" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3254_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_4_id_3254_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3254_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_muxbin2 soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst " "Elaborating entity \"alt_cusp151_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897_a_muxinst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3256_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3256_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:repeat_0_id_3259_line1140 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:repeat_0_id_3259_line1140\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "repeat_0_id_3259_line1140" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3261_line1148 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:loop_repeat_0_id_3261_line1148\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3261_line1148" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_id_3263 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_id_3263\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_id_3263" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP151_AU soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3265_line897 " "Elaborating entity \"ALT_CUSP151_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP151_AU:vfb_reader_length_cnt_id_3265_line897\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3265_line897" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_id_3268 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_id_3268\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_id_3268" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4494_line325_93 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4494_line325_93\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4494_line325_93" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4510_line325_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4510_line325_52\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4510_line325_52" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4526_line201_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4526_line201_52\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4526_line201_52" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4696_line202_58 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4696_line202_58\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4696_line202_58" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4890_line330_94 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4890_line330_94\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4890_line330_94" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4899_line331_96 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4899_line331_96\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4899_line331_96" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4982_line639_55 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_4982_line639_55\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_4982_line639_55" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5210_line696_38 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5210_line696_38\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5210_line696_38" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5669_line510_66 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5669_line510_66\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5669_line510_66" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5790_line563_105 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5790_line563_105\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5790_line563_105" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5959_line933_38 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_5959_line933_38\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_5959_line933_38" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6197_line1062_114 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6197_line1062_114\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6197_line1062_114" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6213_line1063_112 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6213_line1063_112\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6213_line1063_112" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6229_line1078_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6229_line1078_53\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6229_line1078_53" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6238_line1094_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6238_line1094_53\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6238_line1094_53" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6295_line1188_29 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6295_line1188_29\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6295_line1188_29" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6416_line1248_53 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6416_line1248_53\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6416_line1248_53" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_cmp soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6662_line1126_52 " "Elaborating entity \"alt_cusp151_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_cmp:fu_id_6662_line1126_52\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "fu_id_6662_line1126_52" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_0_comb_id_7786 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_0_comb_id_7786\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_7786" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_1_comb_id_7789 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_1_comb_id_7789\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_7789" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_1_comb_id_7792 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_1_comb_id_7792\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_7792" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_7795 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_2_comb_id_7795\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_7795" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_1_comb_id_7798 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_1_comb_id_7798\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_7798" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_3_comb_id_7801 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_3_comb_id_7801\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_7801" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_4_comb_id_7804 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_4_comb_id_7804\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_7804" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 4982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_4_comb_id_7807 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_4_comb_id_7807\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_7807" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_7810 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_2_comb_id_7810\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_7810" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_5_comb_id_7813 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_5_comb_id_7813\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_7813" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_2_comb_id_7816 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:ispreviousendpacket_2_comb_id_7816\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_7816" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_6_comb_id_7819 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_6_comb_id_7819\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_7819" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_7_comb_id_7822 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadaccesswire_7_comb_id_7822\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_7822" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_7_comb_id_7825 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_7_comb_id_7825\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_7825" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_3_comb_id_7828 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_2_3_comb_id_7828\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_7828" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_8_comb_id_7831 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:justreadqueue_1_8_comb_id_7831\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_7831" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_7834 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:word_counter_trigger_flag_0_comb_id_7834\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_7834" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_id_7837 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_id_7837\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_2226_comb_id_7837" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_0_id_7840 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_2226_comb_0_id_7840\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_2226_comb_0_id_7840" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4405_comb_id_7843 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4405_comb_id_7843\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4405_comb_id_7843" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4407_comb_id_7846 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4407_comb_id_7846\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4407_comb_id_7846" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_id_7852 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_id_7852\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_3252_comb_id_7852" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_0_id_7855 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_3252_comb_0_id_7855\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_3252_comb_0_id_7855" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4420_comb_id_7858 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4420_comb_id_7858\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4420_comb_id_7858" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4421_comb_id_7861 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:op_4421_comb_id_7861\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "op_4421_comb_id_7861" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_1_id_7864 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_1_id_7864\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_7864" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_2_id_7867 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_2_id_7867\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_7867" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_3_id_7870 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1113_0_stage_3_id_7870\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_7870" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:empty_image_0_comb_id_7873 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:empty_image_0_comb_id_7873\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_7873" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_1_id_7876 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_1_id_7876\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_7876" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_2_id_7879 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_2_id_7879\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_7879" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp151_reg soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_3_id_7882 " "Elaborating entity \"alt_cusp151_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_reg:cond1203_0_stage_3_id_7882\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_7882" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_vfr_vga" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688197675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688198318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688198916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688198935 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198935 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198936 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198936 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198936 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198939 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198940 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198941 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198941 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198941 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198941 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198942 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198942 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688198942 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527688198942 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198943 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198943 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1527688198944 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527688198952 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[4\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[4\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[5\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[5\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[6\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[6\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[7\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[7\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[8\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[8\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[9\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[9\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[10\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[10\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198968 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[11\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[11\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198969 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[12\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[12\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198969 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[13\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[13\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198969 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[14\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[14\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198969 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[15\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[15\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688198969 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688199005 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688199077 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199127 ""}  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688199127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvr1 " "Found entity 1: altsyncram_kvr1" {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_kvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688199236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvr1 soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated " "Elaborating entity \"altsyncram_kvr1\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_kvr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199244 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_kvr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_kvr1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527688199246 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688199396 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199421 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1527688199421 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688199459 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 51 " "Parameter \"WIDTH_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 51 " "Parameter \"WIDTH_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688199497 ""}  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688199497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gor1 " "Found entity 1: altsyncram_gor1" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_gor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688199578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gor1 soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated " "Elaborating entity \"altsyncram_gor1\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199586 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_gor1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1527688199588 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199814 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688199820 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688199823 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199836 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199836 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199836 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688199890 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688199900 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688199903 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199954 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199954 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199954 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199955 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688199956 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200013 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688200016 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688200017 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527688200024 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527688200024 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[7..5\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527688200024 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[3..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527688200024 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200027 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200028 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200029 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[72\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[72\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[73\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[73\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[74\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[74\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[75\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[75\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[76\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[76\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[77\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[77\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[78\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[78\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[79\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[79\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200030 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[80\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[80\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[81\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[81\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[82\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[82\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[83\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[83\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[84\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[84\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[85\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[85\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[86\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[86\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[87\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[87\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[88\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[88\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[89\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[89\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[90\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[90\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[91\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[91\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[92\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[92\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200031 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[93\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[93\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200032 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[94\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[94\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200032 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[95\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[95\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200032 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688200297 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688200298 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200307 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200310 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200370 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527688200375 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688200376 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527688200384 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688200384 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688200498 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688200498 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200510 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688200523 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688200523 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688200523 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527688200523 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688200859 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688200859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688200917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688200917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688200968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201282 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1527688201285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688201346 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688201346 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688201346 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688201346 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688201346 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688201346 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores soc_system:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "soc_system/synthesis/soc_system.v" "i2c_opencores_camera" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "soc_system/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688201991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202007 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1527688202009 "|DE1_SOC_Linux_FB|soc_system:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "access_higher_32 intr_capturer.v(20) " "Verilog HDL or VHDL warning at intr_capturer.v(20): object \"access_higher_32\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/intr_capturer.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688202045 "|DE1_SOC_Linux_FB|soc_system:u0|intr_capturer:intr_capturer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688202329 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688202329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4291 " "Found entity 1: scfifo_4291" {  } { { "db/scfifo_4291.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/scfifo_4291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688202387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688202387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated " "Elaborating entity \"scfifo_4291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688202406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688202406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_4291.tdf" "dpfifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/scfifo_4291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688202426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688202426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688202493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688202493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688202566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688202566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688202639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688202639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688202668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203085 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688203085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203158 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_key soc_system:u0\|soc_system_key:key " "Elaborating entity \"soc_system_key\" for hierarchy \"soc_system:u0\|soc_system_key:key\"" {  } { { "soc_system/synthesis/soc_system.v" "key" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led soc_system:u0\|soc_system_led:led " "Elaborating entity \"soc_system_led\" for hierarchy \"soc_system:u0\|soc_system_led:led\"" {  } { { "soc_system/synthesis/soc_system.v" "led" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec soc_system:u0\|soc_system_master_non_sec:master_non_sec " "Elaborating entity \"soc_system_master_non_sec\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\"" {  } { { "soc_system/synthesis/soc_system.v" "master_non_sec" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203246 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688203246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203578 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688203578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688203663 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688203663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_timing_adt soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_timing_adt:timing_adt " "Elaborating entity \"soc_system_master_non_sec_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "timing_adt" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_master_non_sec_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_master_non_sec_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688203736 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "b2p" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "p2b" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "transacto" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_b2p_adapter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_master_non_sec_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "b2p_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_master_non_sec_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_master_non_sec_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688203871 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_master_non_sec_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_master_non_sec_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688203871 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|soc_system_master_non_sec_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_non_sec_p2b_adapter soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_master_non_sec_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|soc_system_master_non_sec_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "p2b_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_non_sec.v" "rst_controller" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_master_non_sec.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688203902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mipi_pwdn_n soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"soc_system_mipi_pwdn_n\" for hierarchy \"soc_system:u0\|soc_system_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "soc_system/synthesis/soc_system.v" "mipi_pwdn_n" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688204037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory soc_system:u0\|soc_system_onchip_memory:onchip_memory " "Elaborating entity \"soc_system_onchip_memory\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688204048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "the_altsyncram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688204070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688204087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688204088 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_onchip_memory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688204088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ib2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ib2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ib2 " "Found entity 1: altsyncram_7ib2" {  } { { "db/altsyncram_7ib2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_7ib2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688204273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688204273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ib2 soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7ib2:auto_generated " "Elaborating entity \"altsyncram_7ib2\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7ib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688204281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688207770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688207770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7ib2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7ib2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_7ib2.tdf" "decode2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_7ib2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688207780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688207850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688207850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7ib2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7ib2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_7ib2.tdf" "mux4" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_7ib2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688207859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208170 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527688208212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 130.000000 MHz " "Parameter \"output_clock_frequency0\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 130.000000 MHz " "Parameter \"output_clock_frequency1\" = \"130.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 5769 ps " "Parameter \"phase_shift1\" = \"5769 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 20.000000 MHz " "Parameter \"output_clock_frequency2\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 65.000000 MHz " "Parameter \"output_clock_frequency3\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208231 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688208231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram soc_system:u0\|soc_system_sdram:sdram " "Elaborating entity \"soc_system_sdram\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_input_efifo_module soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module " "Elaborating entity \"soc_system_sdram_input_efifo_module\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "the_soc_system_sdram_input_efifo_module" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_st_adapter_0 soc_system:u0\|soc_system_st_adapter_0:st_adapter_0 " "Elaborating entity \"soc_system_st_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\"" {  } { { "soc_system/synthesis/soc_system.v" "st_adapter_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_st_adapter_0_timing_adapter_0 soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"soc_system_st_adapter_0_timing_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_st_adapter_0.v" "timing_adapter_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_st_adapter_0.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_st_adapter_0_timing_adapter_0_fifo soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo " "Elaborating entity \"soc_system_st_adapter_0_timing_adapter_0_fifo\" for hierarchy \"soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0.sv" "soc_system_st_adapter_0_timing_adapter_0_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_st_adapter_0_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sw soc_system:u0\|soc_system_sw:sw " "Elaborating entity \"soc_system_sw\" for hierarchy \"soc_system:u0\|soc_system_sw:sw\"" {  } { { "soc_system/synthesis/soc_system.v" "sw" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_video_csc_0 soc_system:u0\|soc_system_video_csc_0:video_csc_0 " "Elaborating entity \"soc_system_video_csc_0\" for hierarchy \"soc_system:u0\|soc_system_video_csc_0:video_csc_0\"" {  } { { "soc_system/synthesis/soc_system.v" "video_csc_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 soc_system_video_csc_0.v(139) " "Verilog HDL assignment warning at soc_system_video_csc_0.v(139): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_video_csc_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_csc_0.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688208397 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_video_csc_0:video_csc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_RGB_to_YCrCb_converter soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb " "Elaborating entity \"altera_up_RGB_to_YCrCb_converter\" for hierarchy \"soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_csc_0.v" "RGB_to_YCrCb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_csc_0.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0\"" {  } { { "soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "lpm_mult_component_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0\"" {  } { { "soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 304 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688208497 ""}  } { { "soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 304 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688208497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vmq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vmq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vmq " "Found entity 1: mult_vmq" {  } { { "db/mult_vmq.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/mult_vmq.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688208555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688208555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vmq soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated " "Elaborating entity \"mult_vmq\" for hierarchy \"soc_system:u0\|soc_system_video_csc_0:video_csc_0\|altera_up_RGB_to_YCrCb_converter:RGB_to_YCrCb\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_video_dma_controller_0 soc_system:u0\|soc_system_video_dma_controller_0:video_dma_controller_0 " "Elaborating entity \"soc_system_video_dma_controller_0\" for hierarchy \"soc_system:u0\|soc_system_video_dma_controller_0:video_dma_controller_0\"" {  } { { "soc_system/synthesis/soc_system.v" "video_dma_controller_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 soc_system_video_dma_controller_0.v(161) " "Verilog HDL assignment warning at soc_system_video_dma_controller_0.v(161): truncated value with size 32 to match size of target (17)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688208681 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_video_dma_controller_0:video_dma_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave soc_system:u0\|soc_system_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"soc_system:u0\|soc_system_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" "DMA_Control_Slave" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688208694 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688208694 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_video_dma_controller_0:video_dma_controller_0|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory soc_system:u0\|soc_system_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"soc_system:u0\|soc_system_video_dma_controller_0:video_dma_controller_0\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" "From_Stream_to_Memory" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_video_dma_controller_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_controller_0_avalon_dma_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_controller_0_avalon_dma_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "video_dma_controller_0_avalon_dma_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_agent_rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688208999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688209100 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory_s1_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfr_vga_avalon_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_vga_avalon_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:master_secure_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:master_secure_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfr_vga_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfr_vga_avalon_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_vga_avalon_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:master_secure_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:master_secure_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688209908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688210228 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router_001.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router_001.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688210284 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:alt_vip_vfr_vga_avalon_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_vga_avalon_master_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:master_secure_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:master_secure_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688210371 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:master_secure_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527688210427 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688210822 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688210823 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688210824 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:master_secure_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "master_secure_master_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210902 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688210925 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688210925 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:master_secure_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688210980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_write_master_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_h2f_axi_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_write_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_agent_rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:onchip_memory_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:onchip_memory_s2_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "onchip_memory_s2_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:onchip_memory_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:onchip_memory_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688211978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:onchip_memory_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:onchip_memory_s2_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "onchip_memory_s2_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_2_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_002:router_002\|soc_system_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_2_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_004" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_005 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_2_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_005" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005\|soc_system_mm_interconnect_2_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_005:router_005\|soc_system_mm_interconnect_2_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:onchip_memory_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:onchip_memory_s2_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "onchip_memory_s2_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:onchip_memory_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:onchip_memory_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:onchip_memory_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:onchip_memory_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212770 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688212795 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688212795 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory_s2_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_h2f_axi_master_wr_to_onchip_memory_s2_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212845 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688212869 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688212869 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_onchip_memory_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212927 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688212948 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1527688212949 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:alt_vip_vfb_0_read_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688212980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213019 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213021 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213021 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_to_alt_vip_vfb_0_read_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:sdram_s1_to_alt_vip_vfb_0_read_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_s1_to_alt_vip_vfb_0_read_master_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213120 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_to_alt_vip_vfb_0_read_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213122 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_to_alt_vip_vfb_0_read_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213122 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sdram_s1_to_alt_vip_vfb_0_read_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:onchip_memory_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:onchip_memory_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "onchip_memory_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213209 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:onchip_memory_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213211 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:onchip_memory_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527688213211 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:onchip_memory_s2_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "crosser_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "avalon_st_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688213478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:video_dma_controller_0_avalon_dma_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "video_dma_controller_0_avalon_dma_control_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:alt_vip_vfr_vga_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:alt_vip_vfr_vga_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "alt_vip_vfr_vga_avalon_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "alt_vip_mix_0_control_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:alt_vip_cl_clp_1_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:alt_vip_cl_clp_1_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "alt_vip_cl_clp_1_control_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "sysid_qsys_control_slave_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "led_s1_translator" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688214979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:master_non_sec_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:master_non_sec_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "master_non_sec_master_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "video_dma_controller_0_avalon_dma_control_slave_agent" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:video_dma_controller_0_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "video_dma_controller_0_avalon_dma_control_slave_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 2776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:alt_vip_cl_clp_1_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:alt_vip_cl_clp_1_control_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "alt_vip_cl_clp_1_control_agent_rsp_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:alt_vip_cl_clp_1_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:alt_vip_cl_clp_1_control_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "alt_vip_cl_clp_1_control_agent_rdata_fifo" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 4991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_002 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_3_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002\|soc_system_mm_interconnect_3_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_002:router_002\|soc_system_mm_interconnect_3_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_003 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_3_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_003" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003\|soc_system_mm_interconnect_3_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_003:router_003\|soc_system_mm_interconnect_3_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_004 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_3_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_004" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_004:router_004\|soc_system_mm_interconnect_3_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_004:router_004\|soc_system_mm_interconnect_3_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_016 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_016:router_016 " "Elaborating entity \"soc_system_mm_interconnect_3_router_016\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_016:router_016\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_016" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_016_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_016:router_016\|soc_system_mm_interconnect_3_router_016_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_016_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_016:router_016\|soc_system_mm_interconnect_3_router_016_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" "the_default_decode" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_016.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:master_non_sec_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:master_non_sec_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "master_non_sec_master_limiter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "video_dma_controller_0_avalon_dma_control_slave_burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:video_dma_controller_0_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688215883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688216768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688216811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688216836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688216868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688216902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688216910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux_013 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux_013\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux_013:cmd_mux_013\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux_013" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux_003 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux_003" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux_013 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux_013\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux_013:rsp_demux_013\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux_013" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 6982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 7071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux_002" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 7213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_002.sv" "arb" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux_002.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "crosser" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 7247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE1_SOC_Linux_FB.v" "uFps" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688217849 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1527688230871 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_master_non_sec:master_non_sec|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527688235400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.30.16:50:43 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2018.05.30.16:50:43 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688243716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688247409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688247811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688249391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688249505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688249653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688249842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688249847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688249848 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1527688250579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688250923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688250923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688251087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688251087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688251090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688251090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688251164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688251164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688251292 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688251292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688251292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688251384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688251384 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_gor1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_gor1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_gor1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_gor1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_gor1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 742 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_vga|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1026 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1067 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1108 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1190 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1395 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1477 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1518 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[37\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[38\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[39\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[40\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1682 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[41\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1723 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[42\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[43\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[44\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[45\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[46\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1928 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[47\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 1969 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[48\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2010 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[49\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[50\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2092 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[51\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2133 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[52\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[53\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[54\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[55\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2297 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[56\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2338 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[57\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2379 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[58\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2420 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[59\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2461 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[60\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2502 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[61\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[62\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2584 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[63\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[64\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[65\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2707 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[66\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[67\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2789 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[68\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[69\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2871 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[70\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2912 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[71\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:edge_coeff_rom\|altsyncram_n1e2:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_n1e2.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_n1e2.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core_controller.sv" 1494 0 0 } } { "soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vip_scaler_alg_core.sv" 528 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0_scaler_core.v" 101 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_cl_scl_0.v" 669 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 540 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:edge_coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688262483 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:read_master|alt_cusp151_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_rrr1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1527688262483 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1527688262483 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "228 " "Ignored 228 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "228 " "Ignored 228 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1527688265613 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1527688265613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688281821 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_non_sec:master_non_sec\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[1\].vertical_channel_inst\|data_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[1\].vertical_channel_inst\|data_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527688314972 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688314972 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1527688314972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688315119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_master_non_sec:master_secure\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688315120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[1\].vertical_channel_inst\|altshift_taps:data_out_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[1\].vertical_channel_inst\|altshift_taps:data_out_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688315374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[1\].vertical_channel_inst\|altshift_taps:data_out_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_vertical_channel:poly_gen_loop\[1\].vertical_channel_inst\|altshift_taps:data_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688315374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9uv " "Found entity 1: shift_taps_9uv" {  } { { "db/shift_taps_9uv.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/shift_taps_9uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfc1 " "Found entity 1: altsyncram_dfc1" {  } { { "db/altsyncram_dfc1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_dfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/cntr_e1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688315876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688315876 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688315876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688315962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688315962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688316021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_st_adapter_0:st_adapter_0\|soc_system_st_adapter_0_timing_adapter_0:timing_adapter_0\|soc_system_st_adapter_0_timing_adapter_0_fifo:soc_system_st_adapter_0_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527688316022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527688316022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50n1 " "Found entity 1: altsyncram_50n1" {  } { { "db/altsyncram_50n1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_50n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527688316112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688316112 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "VIP Scaler II " "\"VIP Scaler II\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1527688319912 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "VIP Test Pattern Generator II " "\"VIP Test Pattern Generator II\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1527688319912 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "VIP Clipper II " "\"VIP Clipper II\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1527688319912 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1527688319912 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1527688319912 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-TEST_PATTERN_GENERATOR_II " "Messages from megafunction that supports OpenCore Plus feature IP-TEST_PATTERN_GENERATOR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-SCALER_II " "Messages from megafunction that supports OpenCore Plus feature IP-SCALER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Scaler II MegaCore function will be disabled after time-out is reached " "The Scaler II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_vfb " "Messages from megafunction that supports OpenCore Plus feature alt_vip_vfb" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Frame Buffer MegaCore will be disabled after the timeout is reached " "Frame Buffer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-CLIPPER_II " "Messages from megafunction that supports OpenCore Plus feature IP-CLIPPER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Clipper II MegaCore function will be disabled after time-out is reached " "The Clipper II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Clipper II MegaCore function will be disabled after time-out is reached " "The Clipper II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_mix " "Messages from megafunction that supports OpenCore Plus feature alt_vip_mix" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Alpha Blending Mixer MegaCore will be disabled after the timeout is reached " "Alpha Blending Mixer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_cpr " "Messages from megafunction that supports OpenCore Plus feature alt_vip_cpr" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Color Plane Sequencer MegaCore will be disabled after the timeout is reached " "Color Plane Sequencer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Color Plane Sequencer MegaCore will be disabled after the timeout is reached " "Color Plane Sequencer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1527688320478 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1527688320478 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1527688320478 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1527688320478 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "64 " "64 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527688320601 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1527688353189 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1527688353189 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688354697 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1527688354697 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527688354701 "|DE1_SOC_Linux_FB|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527688354701 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688355145 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688355145 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 1130 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688355145 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688355145 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688355145 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688355145 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp151_avalon_mm_bursting_master_fifo:write_master|alt_cusp151_general_fifo:cmd_fifo|alt_cusp151_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_vrr1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1527688355145 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1527688355145 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2422 " "2422 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527688379967 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688380319 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688380319 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688380319 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"soc_system:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688380319 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1527688380319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688382584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688384262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688385128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.map.smsg " "Generated suppressed messages file /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688391677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "30 0 4 0 0 " "Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527688631058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527688631058 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634946 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634947 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634947 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634947 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634948 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634948 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634948 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634948 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634949 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634949 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634949 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634950 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634950 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634950 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634951 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634951 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634952 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634952 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634953 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634953 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634953 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634954 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634954 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634954 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634955 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634955 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634955 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634955 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634956 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634956 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634957 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688634957 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635038 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635039 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635039 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635039 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635040 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635040 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635041 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635041 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635041 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635042 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635042 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635042 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635043 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635043 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635043 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635044 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635044 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635044 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635045 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635045 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635045 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635045 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635046 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635046 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635055 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635056 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635056 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635057 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635057 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635086 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635086 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635087 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635087 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635096 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635097 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635097 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635098 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635098 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635098 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635099 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635099 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635100 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635100 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635100 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635101 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635101 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635102 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635102 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635102 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635103 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635103 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635103 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1527688635104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527688638944 "|DE1_SOC_Linux_FB|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527688638944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32748 " "Implemented 32748 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "135 " "Implemented 135 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30706 " "Implemented 30706 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_RAMS" "1001 " "Implemented 1001 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1527688639126 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "27 " "Implemented 27 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1527688639126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527688639126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 580 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 580 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2379 " "Peak virtual memory: 2379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527688639735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 16:57:19 2018 " "Processing ended: Wed May 30 16:57:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527688639735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:24 " "Elapsed time: 00:08:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527688639735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:45 " "Total CPU time (on all processors): 00:10:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527688639735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527688639735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527688652887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527688652888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 16:57:25 2018 " "Processing started: Wed May 30 16:57:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527688652888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527688652888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527688652888 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1527688653083 ""}
{ "Info" "0" "" "Project  = DE1_SOC_Linux_FB" {  } {  } 0 0 "Project  = DE1_SOC_Linux_FB" 0 0 "Fitter" 0 0 1527688653084 ""}
{ "Info" "0" "" "Revision = DE1_SOC_Linux_FB" {  } {  } 0 0 "Revision = DE1_SOC_Linux_FB" 0 0 "Fitter" 0 0 1527688653085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527688654540 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_Linux_FB 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_Linux_FB\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527688655245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527688655369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527688655369 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1527688655717 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\|altsyncram_n1e2:auto_generated\|ram_block1a9 " "Atom \"soc_system:u0\|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core\|alt_vip_scaler_alg_core:scaler_core_inst\|alt_vip_scaler_alg_core_controller:local_control\|altsyncram:coeff_rom\|altsyncram_n1e2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1527688655791 "|DE1_SOC_Linux_FB|soc_system:u0|soc_system_alt_vip_cl_scl_0:alt_vip_cl_scl_0|soc_system_alt_vip_cl_scl_0_scaler_core:scaler_core|alt_vip_scaler_alg_core:scaler_core_inst|alt_vip_scaler_alg_core_controller:local_control|altsyncram:coeff_rom|altsyncram_n1e2:auto_generated|ram_block1a9"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1527688655791 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657264 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657266 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657266 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657267 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657267 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657267 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657268 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657268 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657269 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657269 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657269 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657269 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657270 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657270 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657270 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657271 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657271 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657272 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657272 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657272 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657273 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657273 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657273 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657274 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657274 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657275 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657275 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657275 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657276 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657276 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657276 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657277 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657345 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657346 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657346 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657346 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657347 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657348 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657348 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657348 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657348 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657349 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657349 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657349 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657349 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657350 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657350 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657350 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657351 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657351 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657351 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657351 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657352 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657352 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657352 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657360 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657360 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657361 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657361 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 2074 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657362 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657390 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657391 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657392 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657392 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657401 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657401 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657402 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657402 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657403 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657403 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657404 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657404 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657404 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657405 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657405 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657406 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657406 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657406 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657407 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657408 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657408 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom soc_system:u0\|soc_system_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/ellabuser/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_alt_vip_vfb_0.vhd" 1948 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/soc_system.v" 708 0 0 } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 411 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1527688657408 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1527688657904 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527688671938 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527688675544 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 354 " "No exact pin location assignment(s) for 72 pins of 354 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1527688677033 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2184 10611 11489 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1527688677208 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1527688677208 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527688715620 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver MIPI_PIXEL_CLK~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver MIPI_PIXEL_CLK~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad MIPI_PIXEL_CLK PIN_AA21 " "Refclk input I/O pad MIPI_PIXEL_CLK is placed onto PIN_AA21" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1527688723825 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1527688723825 ""} { "Warning" "WCCLK_REFCLK_IO_ROUTED_THROUGH_CORE_ROUTING_WARNING_WITH_NAME_LOC" "global clock driver CLOCK2_50~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver CLOCK2_50~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLOCK2_50 PIN_AA16 " "Refclk input I/O pad CLOCK2_50 is placed onto PIN_AA16" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1527688723825 ""}  } {  } 0 16469 "Source REFCLK I/O cannot be routed using dedicated clock routing for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1527688723825 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1527688723825 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 48 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 48 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 14965 global CLKCTRL_G6 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 14965 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1 global CLKCTRL_G4 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 267 global CLKCTRL_G1 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 267 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527688723836 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "7 s (7 global) " "Automatically promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 6407 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 6407 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 9016 global CLKCTRL_G2 " "soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 9016 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_alg_core:clipper_core\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0CLKENA0 4098 global CLKCTRL_G3 " "soc_system:u0\|soc_system_alt_vip_cl_clp_1:alt_vip_cl_clp_1\|alt_vip_clipper_alg_core:clipper_core\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0CLKENA0 with 4098 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 3288 global CLKCTRL_G0 " "soc_system:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3288 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MIPI_PIXEL_CLK~inputCLKENA0 415 global CLKCTRL_G10 " "MIPI_PIXEL_CLK~inputCLKENA0 with 415 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 44 global CLKCTRL_G11 " "CLOCK2_50~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK3_50~inputCLKENA0 32 global CLKCTRL_G9 " "CLOCK3_50~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527688723836 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527688723836 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:08 " "Fitter periphery placement operations ending: elapsed time is 00:00:08" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527688723916 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hrq1 " "Entity dcfifo_hrq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vcq1 " "Entity dcfifo_vcq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527688738655 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527688738655 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688740014 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688740187 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688740216 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688740218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1527688740224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743102 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743115 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743115 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688743123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743125 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743125 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743126 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743126 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743126 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743127 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743127 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743128 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743128 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743128 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743129 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743129 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743129 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743130 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743130 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743131 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743131 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743131 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743131 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743132 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743132 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743132 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743133 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743133 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743133 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743134 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743134 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743134 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743134 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743135 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743135 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743135 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743136 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743136 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743136 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743137 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743137 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743137 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743137 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743138 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743138 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743138 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743139 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743139 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743139 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743139 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743140 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743140 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743141 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743141 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743141 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743142 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743142 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743142 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743143 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743143 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743143 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743143 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743144 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743144 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743144 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743145 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743145 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743145 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743146 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743146 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743146 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743146 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743147 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743147 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743147 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743148 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743148 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743148 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743148 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743149 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743149 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743149 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743149 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743150 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743150 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743150 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743151 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743151 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743151 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743152 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743152 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743152 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688743152 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688743153 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1527688743231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743343 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743343 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743344 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743345 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743345 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743346 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743347 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743347 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743348 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743349 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743349 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743350 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743350 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743351 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743351 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743352 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743353 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743353 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743354 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743355 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743355 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743356 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743357 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743357 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743358 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743358 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743359 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743360 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743361 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743361 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743362 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743363 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743363 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743364 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743365 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743365 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743366 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743366 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743367 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743367 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743367 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_Linux_FB.sdc " "Reading SDC File: 'DE1_SOC_Linux_FB.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527688743368 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527688743396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527688743396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527688743396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 26 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 26 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527688743396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527688743396 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1527688743396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1527688743396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_Linux_FB.sdc 50 clk_vga clock " "Ignored filter at DE1_SOC_Linux_FB.sdc(50): clk_vga could not be matched with a clock" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 50 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(50): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743400 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 51 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(51): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743401 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 52 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(52): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743401 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743401 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(54): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743401 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(55): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743402 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_Linux_FB.sdc 56 VGA_BLANK port " "Ignored filter at DE1_SOC_Linux_FB.sdc(56): VGA_BLANK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1527688743402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 56 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743402 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(56): Argument -clock is not an object ID" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527688743402 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(57): Argument -clock is not an object ID" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1527688743402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527688743686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527688743686 "|DE1_SOC_Linux_FB|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527688743686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527688743686 "|DE1_SOC_Linux_FB|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527688743686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527688743686 "|DE1_SOC_Linux_FB|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527688743920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1527688743920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527688745517 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1527688745519 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527688745583 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1527688745583 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527688745591 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 31 clocks " "Found 31 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.692 clk_dram_ext " "   7.692 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_0 " "  20.000   clock_50_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK_ext " "  40.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.923 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.923 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.692 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.692 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.692 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.692 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  50.000 u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  15.384 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384      VGA_CLK " "  15.384      VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527688745592 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527688745592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527688748985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527688748998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527688749033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527688749218 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527688749707 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1527688749708 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1527688749708 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527688749709 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527688750076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527688750189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527688750367 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1527688755518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527688767711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 EC " "Packed 40 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527688767907 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1392 DSP block " "Packed 1392 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527688767907 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527688767907 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527688767907 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "250 " "Created 250 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1527688767907 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527688767907 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:44 " "Fitter preparation operations ending: elapsed time is 00:01:44" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527688774145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527688788910 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1527688798373 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1527688814897 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527688828996 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "7 " "Fitter has implemented the following 7 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1527689021638 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1527689021638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "7 " "Fitter has implemented the following 7 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1527689021640 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1527689021640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:50 " "Fitter placement preparation operations ending: elapsed time is 00:03:50" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527689021640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527689124486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527689247254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:46 " "Fitter placement operations ending: elapsed time is 00:03:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527689247259 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1527689270351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527689274498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1527689355635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 12 { 0 ""} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527689364623 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527689364623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:20 " "Fitter routing operations ending: elapsed time is 00:02:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527689424490 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 203.49 " "Total time spent on timing analysis during the Fitter is 203.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527689463109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527689464786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527689508881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527689511760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527689553426 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1527689558299 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:49 " "Fitter post-fit operations ending: elapsed time is 00:02:49" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527689632932 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527689636118 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "46 " "Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2150 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2155 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2158 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1920 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1921 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1922 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1923 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1924 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1925 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1926 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1927 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1928 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1929 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1930 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1931 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1932 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1933 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1934 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1935 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1936 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1937 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1938 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1939 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1940 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1941 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1942 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1943 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1944 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1945 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1946 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1947 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1948 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1949 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1950 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1951 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1952 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1953 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1954 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 1955 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2218 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2219 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2209 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527689637250 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1527689637250 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2059 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2058 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2057 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2056 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2055 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2054 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2053 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2052 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2051 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2050 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2049 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2048 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2047 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2046 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2045 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2044 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2043 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2042 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2029 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2028 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2027 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2026 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2025 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2024 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2023 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2022 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2021 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2020 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2030 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2031 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2032 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2033 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2034 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2035 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2036 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2037 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2038 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2039 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2040 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ellabuser/altera/15.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ellabuser/altera/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SOC_Linux_FB.v" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/" { { 0 { 0 ""} 0 2041 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1527689637255 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1527689637255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.fit.smsg " "Generated suppressed messages file /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527689643110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 334 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 334 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4339 " "Peak virtual memory: 4339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527689660464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 17:14:20 2018 " "Processing ended: Wed May 30 17:14:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527689660464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:55 " "Elapsed time: 00:16:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527689660464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:31:03 " "Total CPU time (on all processors): 00:31:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527689660464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527689660464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527689682615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527689682615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 17:14:42 2018 " "Processing started: Wed May 30 17:14:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527689682615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527689682615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527689682615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527689717269 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1527689717269 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1527689718216 ""}
{ "Info" "OPGMIO_TIME_LIMITED_SOF" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof " "File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains one or more time-limited megafunctions that support the OpenCore Plus feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "File %1!s! contains one or more time-limited megafunctions that support the OpenCore Plus feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof 6AF7 00B5 " "SRAM Object File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00B5" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1527689721458 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof 6AF7 00C3 " "SRAM Object File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00C3" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1527689721458 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof 6AF7 00C9 " "SRAM Object File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00C9" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1527689721458 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof 6AF7 00E9 " "SRAM Object File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00E9" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1527689721458 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof 6AF7 00F3 " "SRAM Object File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00F3" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1527689721458 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof 6AF7 0115 " "SRAM Object File /home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x0115" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1527689721458 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1527689722386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1469 " "Peak virtual memory: 1469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527689723167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 17:15:23 2018 " "Processing ended: Wed May 30 17:15:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527689723167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527689723167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527689723167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527689723167 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527689724063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527689732823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527689732824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 17:15:27 2018 " "Processing started: Wed May 30 17:15:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527689732824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689732824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB " "Command: quartus_sta DE1_SOC_Linux_FB -c DE1_SOC_Linux_FB" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689732824 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689733009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689739771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689739857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689739858 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hrq1 " "Entity dcfifo_hrq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vcq1 " "Entity dcfifo_vcq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527689746089 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689746089 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689747231 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689747402 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689747426 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689747429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689747435 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689747438 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689750487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750683 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750690 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750690 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689750694 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750697 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750697 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750698 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750698 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750698 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750699 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750699 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750699 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750700 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750700 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750701 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750701 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750701 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750702 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750702 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750703 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750703 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750703 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750703 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750704 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750704 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750704 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750705 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750705 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750705 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750706 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750706 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750706 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750707 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750707 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750707 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750708 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750708 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750708 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750709 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750709 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750709 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750710 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750710 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750710 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750711 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750711 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750711 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750711 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750712 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750712 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750712 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750713 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750713 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750713 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750714 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750714 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750714 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750715 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750715 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750715 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750716 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750716 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750717 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750717 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750717 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750718 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750718 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750718 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750719 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750719 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750719 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750720 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750720 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750720 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750721 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750721 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750721 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750721 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750722 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750722 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750722 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750723 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750723 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750723 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750724 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750724 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750724 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689750724 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750724 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750725 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689750726 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689751068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751177 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751177 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751178 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751179 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751179 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751180 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751181 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751181 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751182 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751183 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751183 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751184 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751184 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751185 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751186 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751186 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751187 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751188 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751188 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751189 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751190 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751190 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751191 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751191 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751192 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751193 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751193 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751194 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751195 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751195 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751198 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751198 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751199 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751199 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751200 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751201 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751201 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751202 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751203 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751203 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751204 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751204 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_Linux_FB.sdc " "Reading SDC File: 'DE1_SOC_Linux_FB.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751204 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527689751230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527689751230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527689751230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 26 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 26 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527689751230 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527689751230 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_Linux_FB.sdc 50 clk_vga clock " "Ignored filter at DE1_SOC_Linux_FB.sdc(50): clk_vga could not be matched with a clock" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 50 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(50): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751234 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 51 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(51): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751234 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 52 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(52): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751235 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751235 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(54): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751235 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(55): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751235 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_Linux_FB.sdc 56 VGA_BLANK port " "Ignored filter at DE1_SOC_Linux_FB.sdc(56): VGA_BLANK could not be matched with a port" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 56 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751236 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(56): Argument -clock is not an object ID" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 57 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1527689751236 ""}  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_Linux_FB.sdc 57 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_Linux_FB.sdc(57): Argument -clock is not an object ID" {  } { { "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" "" { Text "/home/ellabuser/altera/15.1/Projects/DE1_SOC_Linux_FB_onchip/DE1_SOC_Linux_FB.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751236 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689751441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751441 "|DE1_SOC_Linux_FB|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689751441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751441 "|DE1_SOC_Linux_FB|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689751441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751441 "|DE1_SOC_Linux_FB|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689751631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689751631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689754008 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689754009 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689754074 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689754074 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689754082 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689754161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527689755930 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689755930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.577 " "Worst-case setup slack is -3.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.577             -55.688 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.577             -55.688 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 clk_dram_ext  " "    1.598               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.909               0.000 clock_50_1  " "    2.909               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.623               0.000 clock_50_0  " "    6.623               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.472               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.472               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.113               0.000 altera_reserved_tck  " "   10.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.368               0.000 MIPI_PIXEL_CLK  " "   12.368               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.261               0.000 clock_50_2  " "   16.261               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689755938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689755938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.366 " "Worst-case hold slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -7.243 clk_dram_ext  " "   -0.366              -7.243 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 MIPI_PIXEL_CLK  " "    0.214               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.220               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 clock_50_0  " "    0.223               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 altera_reserved_tck  " "    0.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.334               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clock_50_1  " "    0.338               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clock_50_2  " "    0.366               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689756375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.513 " "Worst-case recovery slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.513               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.472               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.472               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.374               0.000 clock_50_0  " "   11.374               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.203               0.000 altera_reserved_tck  " "   14.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.625               0.000 MIPI_PIXEL_CLK  " "   37.625               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689756566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.415               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 MIPI_PIXEL_CLK  " "    0.440               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.483               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 clock_50_0  " "    0.567               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 altera_reserved_tck  " "    0.603               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689756761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.604               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.604               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.698               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.698               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.432               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.432               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.785               0.000 clock_50_1  " "    8.785               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.876               0.000 clock_50_0  " "    8.876               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.247               0.000 clock_50_2  " "    9.247               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.433               0.000 altera_reserved_tck  " "   15.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.531               0.000 MIPI_PIXEL_CLK  " "   18.531               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689756804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689756804 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 190 synchronizer chains. " "Report Metastability: Found 190 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 190 " "Number of Synchronizer Chains Found: 190" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.756 ns " "Worst Case Available Settling Time: 7.756 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689757466 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689757466 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689757817 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689760840 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763429 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689763429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763516 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689763516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763581 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689763581 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689763647 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689763647 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763800 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763800 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.595  0.584" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.595  0.584" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763800 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.307     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.307     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763800 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763800 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763801 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.601  0.334" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.601  0.334" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763801 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.505  0.505" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.505  0.505" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763801 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763801 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689763801 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689764044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689764241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689807752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689811072 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689811072 "|DE1_SOC_Linux_FB|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689811073 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689811073 "|DE1_SOC_Linux_FB|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689811073 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689811073 "|DE1_SOC_Linux_FB|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689811261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689811261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689812906 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689812906 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689812959 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689812959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527689814026 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689814026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.287 " "Worst-case setup slack is -3.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.287             -51.006 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.287             -51.006 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.726               0.000 clk_dram_ext  " "    1.726               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.665               0.000 clock_50_1  " "    3.665               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.911               0.000 clock_50_0  " "    6.911               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.530               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.530               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.332               0.000 altera_reserved_tck  " "   10.332               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.621               0.000 MIPI_PIXEL_CLK  " "   12.621               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.385               0.000 clock_50_2  " "   16.385               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689814066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.322 " "Worst-case hold slack is -0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -6.020 clk_dram_ext  " "   -0.322              -6.020 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.151               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 altera_reserved_tck  " "    0.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clock_50_0  " "    0.212               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 MIPI_PIXEL_CLK  " "    0.255               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.299               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 clock_50_1  " "    0.318               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clock_50_2  " "    0.368               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689814489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.599 " "Worst-case recovery slack is 0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.599               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.531               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.793               0.000 clock_50_0  " "   11.793               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.333               0.000 altera_reserved_tck  " "   14.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.760               0.000 MIPI_PIXEL_CLK  " "   37.760               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689814708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.333 " "Worst-case removal slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.333               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 MIPI_PIXEL_CLK  " "    0.396               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.413               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 clock_50_0  " "    0.520               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689814935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689814935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.579               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.579               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.661               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.661               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.415               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.415               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.809               0.000 clock_50_1  " "    8.809               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.909               0.000 clock_50_0  " "    8.909               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.299               0.000 clock_50_2  " "    9.299               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.426               0.000 altera_reserved_tck  " "   15.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.525               0.000 MIPI_PIXEL_CLK  " "   18.525               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689815016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689815016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 190 synchronizer chains. " "Report Metastability: Found 190 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 190 " "Number of Synchronizer Chains Found: 190" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.897 ns " "Worst Case Available Settling Time: 7.897 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689815560 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689815560 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689815960 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689819004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821170 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689821170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821294 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689821294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821400 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821400 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821400 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821400 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821400 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689821400 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821504 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689821504 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689821504 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821699 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821699 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.581  0.585" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.581  0.585" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.332     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.332     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.609  0.369" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.609  0.369" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.49   0.49" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689821700 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689822025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689822675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689869290 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689872443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689872443 "|DE1_SOC_Linux_FB|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689872443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689872443 "|DE1_SOC_Linux_FB|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689872443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689872443 "|DE1_SOC_Linux_FB|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689872628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689872628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689874177 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689874177 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689874231 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689874231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527689874642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689874642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.179 " "Worst-case setup slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179             -17.756 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.179             -17.756 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.616               0.000 clk_dram_ext  " "    2.616               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.724               0.000 clock_50_1  " "    5.724               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.519               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.519               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.229               0.000 clock_50_0  " "   11.229               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.820               0.000 altera_reserved_tck  " "   12.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.842               0.000 MIPI_PIXEL_CLK  " "   12.842               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.691               0.000 clock_50_2  " "   17.691               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689874728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689874728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 altera_reserved_tck  " "    0.070               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clock_50_0  " "    0.130               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 MIPI_PIXEL_CLK  " "    0.138               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_50_1  " "    0.182               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clock_50_2  " "    0.199               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clk_dram_ext  " "    0.303               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689875189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.762               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.762               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.290               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.290               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.911               0.000 clock_50_0  " "   13.911               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.505               0.000 altera_reserved_tck  " "   15.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.543               0.000 MIPI_PIXEL_CLK  " "   38.543               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689875463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.252 " "Worst-case removal slack is 0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 MIPI_PIXEL_CLK  " "    0.252               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 altera_reserved_tck  " "    0.261               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clock_50_0  " "    0.301               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.302               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689875739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.723               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.723               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.756               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.756               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.564               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.564               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.477               0.000 clock_50_0  " "    8.477               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.682               0.000 clock_50_1  " "    8.682               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.114               0.000 clock_50_2  " "    9.114               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.348               0.000 altera_reserved_tck  " "   15.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.181               0.000 MIPI_PIXEL_CLK  " "   18.181               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689875875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689875875 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 190 synchronizer chains. " "Report Metastability: Found 190 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 190 " "Number of Synchronizer Chains Found: 190" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.790 ns " "Worst Case Available Settling Time: 10.790 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689876482 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689876482 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689876997 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689880039 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882569 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689882569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882737 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689882737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689882882 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689882882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689883030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689883030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689883030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689883030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689883030 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689883030 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883277 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883277 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.635  0.637" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.635  0.637" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883277 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.44     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.44     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883277 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883278 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883278 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.686  0.445" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.686  0.445" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883278 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.582  0.582" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.582  0.582" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883278 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883278 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883278 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689883680 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689886463 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689886463 "|DE1_SOC_Linux_FB|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689886463 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689886463 "|DE1_SOC_Linux_FB|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527689886463 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689886463 "|DE1_SOC_Linux_FB|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[10\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[11\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[12\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[13\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[14\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[16\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT " "From: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0CLKMUX_0  to: soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_vga\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gor1:auto_generated\|q_b\[9\]~FITTER_CREATED_MLAB_CELL0MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527689886646 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689886646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689888216 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689888216 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1527689888269 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689888269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527689888662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689888662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.983 " "Worst-case setup slack is -0.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983             -14.765 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.983             -14.765 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 clk_dram_ext  " "    2.769               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.552               0.000 clock_50_1  " "    6.552               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.928               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.928               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.162               0.000 clock_50_0  " "   12.162               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.831               0.000 MIPI_PIXEL_CLK  " "   12.831               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.367               0.000 altera_reserved_tck  " "   13.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.923               0.000 clock_50_2  " "   17.923               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689888778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689888778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.053 " "Worst-case hold slack is 0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 altera_reserved_tck  " "    0.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.113               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clock_50_0  " "    0.120               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 MIPI_PIXEL_CLK  " "    0.146               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clock_50_1  " "    0.174               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clock_50_2  " "    0.189               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk_dram_ext  " "    0.208               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689889283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.826               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.826               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.354               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.354               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.706               0.000 clock_50_0  " "   14.706               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.740               0.000 altera_reserved_tck  " "   15.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.704               0.000 MIPI_PIXEL_CLK  " "   38.704               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689889585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.203 " "Worst-case removal slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.203               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 MIPI_PIXEL_CLK  " "    0.204               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.223               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 altera_reserved_tck  " "    0.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clock_50_0  " "    0.273               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689889879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689889879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.961               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.727               0.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.752               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.752               0.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.567               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.567               0.000 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.433               0.000 clock_50_0  " "    8.433               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.661               0.000 clock_50_1  " "    8.661               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.076               0.000 clock_50_2  " "    9.076               0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.359               0.000 altera_reserved_tck  " "   15.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.137               0.000 MIPI_PIXEL_CLK  " "   18.137               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527689890040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689890040 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 190 synchronizer chains. " "Report Metastability: Found 190 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 190 " "Number of Synchronizer Chains Found: 190" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.242" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.207 ns " "Worst Case Available Settling Time: 11.207 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527689890596 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689890596 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689891327 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689894391 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897586 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689897586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897785 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689897785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689897964 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689897964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689898147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689898147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689898147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689898147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1527689898147 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689898147 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.598  0.659" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.598  0.659" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.468" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.468" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898415 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.588  0.588" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.588  0.588" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898416 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898416 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1527689898416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689905754 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689905760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 250 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2797 " "Peak virtual memory: 2797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527689907392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 17:18:27 2018 " "Processing ended: Wed May 30 17:18:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527689907392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527689907392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:27 " "Total CPU time (on all processors): 00:06:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527689907392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689907392 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1165 s " "Quartus Prime Full Compilation was successful. 0 errors, 1165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527689910014 ""}
