module grayToBin
(
input logic [ADDR_WIDTH-1:0] gray,
output logic [ADDR_WIDTH-1:0] bin 
);

assign bin[ADDR_WIDTH-1] = gray[ADDR_WIDTH-1];

integer i;
for(i = ADDR_WIDTH-1; i > 0; i = i-1)
begin
	for (i = ADDR_WIDTH-1; i > 0; i - 1)
		bin[i - 1]


end

 