GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\ADC.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\CAU.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\fft\temp\FFT\defile.v'("H:\GOWIN\Project\loongxin3\src\CAU.v":22)
Back to file 'H:\GOWIN\Project\loongxin3\src\CAU.v'("H:\GOWIN\Project\loongxin3\src\CAU.v":22)
Undeclared symbol 'adc_fir_rst', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\CAU.v":390)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\adc_top.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\advanced_fir_filter\advanced_fir_filter.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\box_ave.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\confreg.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\confreg.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\confreg.v'("H:\GOWIN\Project\loongxin3\src\confreg.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\fft\fft.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\fifo_topx\fifo_topx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_pllx\gowin_pllx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\gpio.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hpet.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hpet.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hpet.v'("H:\GOWIN\Project\loongxin3\src\hpet.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\amba\..\config.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v":10)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v":10)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":1)
Undeclared symbol 'interrupt', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":336)
Undeclared symbol 'ljtag_prrst_src', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":406)
Undeclared symbol 'apb_valid', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":599)
Undeclared symbol 'int_o', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":788)
WARN  (EX3638) : 'int_o' is already implicitly declared on line 788("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":793)
WARN  (EX3638) : 'interrupt' is already implicitly declared on line 336("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":794)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\godson_rcg_module.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\io_tools.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\hw\la132_top_pack\la132_top_gowin.vp'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v":45)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v":45)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_slave_bit_ctrl.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_slave_byte_ctrl.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\i2c_top.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\src\hw\config.v'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":1)
Back to file 'H:\GOWIN\Project\loongxin3\src\i2c_top.v'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":1)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\iic_dri.v'
Undeclared symbol 'scl_h2l', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\iic_dri.v":86)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\oled_top.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\pwm.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\simple_spi_top.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\spi_fifo4.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\spi_top.v'
Undeclared symbol 'SPI_CSN1_e', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\spi_top.v":26)
Undeclared symbol 'SPI_CSN2_e', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\spi_top.v":27)
Undeclared symbol 'SPI_CSN3_e', assumed default net type 'wire'("H:\GOWIN\Project\loongxin3\src\spi_top.v":28)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_interrupt.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_rx.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_top.v'
WARN  (EX3801) : Parameter 'RBR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'THR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'DLL' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'IER' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'DLM' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'IIR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":35)
WARN  (EX3801) : Parameter 'FCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'LCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'MCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'LSR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'MSR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'SCR' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":36)
WARN  (EX3801) : Parameter 'TX_FIFO_DEPTH' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":38)
WARN  (EX3801) : Parameter 'RX_FIFO_DEPTH' becomes localparam in 'UART_TOP' with formal parameter declaration list("H:\GOWIN\Project\loongxin3\src\uart_top.v":39)
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\src\uart_tx.v'
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing included file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Back to file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Analyzing Verilog file 'H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'godson_mcu_top'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":3)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 30("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":79)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":86)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":90)
Compiling module 'Gowin_PLL'("H:\GOWIN\Project\loongxin3\src\gowin_pll\gowin_pll.v":10)
Compiling module 'Gowin_PLLx'("H:\GOWIN\Project\loongxin3\src\gowin_pllx\gowin_pllx.v":10)
WARN  (EX3073) : Port 'can_high_freq' remains unconnected for this instance("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
Compiling module 'godson_mcu_cpu'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":3)
Compiling module 'Flash_64k'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":960)
Compiling module 'Gowin_SP'("H:\GOWIN\Project\loongxin3\src\gowin_sp\gowin_sp.v":10)
WARN  (EX3670) : Actual bit length 14 differs from formal bit length 15 for port 'ad'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":985)
Compiling module 'Dram_8k'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":927)
Compiling module 'blk_mem_gen_1'("H:\GOWIN\Project\loongxin3\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v":10)
Compiling module '**'("H:\GOWIN\Project\loongxin3\src\hw\la132_top_pack\la132_top_gowin.vp":59420)
Compiling module 'axi_slave_mux_cpu'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":23)
Compiling module 'nb_sync_fifo_mux'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1981)
Extracting RAM for identifier 'fifo_ram'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":2010)
Compiling module 'axi2apb_bridge'("H:\GOWIN\Project\loongxin3\src\hw\amba\axi2apb.v":12)
Compiling module 'apb_mux9'("H:\GOWIN\Project\loongxin3\src\hw\amba\apb_mux9.v":3)
Compiling module 'GPIO_TOP'("H:\GOWIN\Project\loongxin3\src\gpio.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
Compiling module 'GPIO_IOBUF'("H:\GOWIN\Project\loongxin3\src\hw\io_tools.v":1)
WARN  (EX1998) : Net 'gpioa_i[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\gpio.v":66)
WARN  (EX1998) : Net 'gpiob_i[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\gpio.v":69)
Compiling module 'PWM_TOP'("H:\GOWIN\Project\loongxin3\src\pwm.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
Compiling module 'HPET_TOP'("H:\GOWIN\Project\loongxin3\src\hpet.v":3)
WARN  (EX2420) : Latch inferred for net 'rdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
Compiling module 'CONFREG'("H:\GOWIN\Project\loongxin3\src\confreg.v":3)
Compiling module 'one_int_gen'("H:\GOWIN\Project\loongxin3\src\confreg.v":97)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 20 for port 'apb_paddr'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":773)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":776)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":777)
Compiling module 'UART_TOP'("H:\GOWIN\Project\loongxin3\src\uart_top.v":13)
Compiling module 'uart_rx'("H:\GOWIN\Project\loongxin3\src\uart_rx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("H:\GOWIN\Project\loongxin3\src\uart_rx.v":115)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\GOWIN\Project\loongxin3\src\uart_rx.v":196)
Compiling module 'uart_tx'("H:\GOWIN\Project\loongxin3\src\uart_tx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("H:\GOWIN\Project\loongxin3\src\uart_tx.v":105)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\GOWIN\Project\loongxin3\src\uart_tx.v":176)
Compiling module 'io_generic_fifo(DATA_WIDTH=9,BUFFER_DEPTH=16)'("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":101)
Compiling module 'io_generic_fifo(DATA_WIDTH=8,BUFFER_DEPTH=16)'("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("H:\GOWIN\Project\loongxin3\src\io_generic_fifo.v":101)
Compiling module 'uart_interrupt(TX_FIFO_DEPTH=16,RX_FIFO_DEPTH=16)'("H:\GOWIN\Project\loongxin3\src\uart_interrupt.v":13)
WARN  (EX2420) : Latch inferred for net 'fifo_tx_data[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
Compiling module 'I2C_TOP'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":3)
Compiling module 'I2C_IOBUF'("H:\GOWIN\Project\loongxin3\src\hw\io_tools.v":14)
Compiling module 'i2c_master_byte_ctrl'("H:\GOWIN\Project\loongxin3\src\i2c_master_byte_ctrl.v":2)
Compiling module 'i2c_master_bit_ctrl'("H:\GOWIN\Project\loongxin3\src\i2c_master_bit_ctrl.v":46)
Compiling module 'i2c_sync_module'("H:\GOWIN\Project\loongxin3\src\i2c_top.v":274)
WARN  (EX1998) : Net 'rxr_slave[7]' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":38)
WARN  (EX1998) : Net 'done_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":46)
WARN  (EX1998) : Net 'slave_addressed' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":48)
WARN  (EX1998) : Net 'slave_rw' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":49)
WARN  (EX1998) : Net 'irxack_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":61)
WARN  (EX1998) : Net 'busy_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":66)
WARN  (EX1998) : Net 'sda_oen_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":73)
WARN  (EX1998) : Net 'scl_oen_slave' does not have a driver("H:\GOWIN\Project\loongxin3\src\i2c_top.v":75)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 3 for port 'apb_paddr'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":836)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":839)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":840)
Compiling module 'SPI_TOP'("H:\GOWIN\Project\loongxin3\src\spi_top.v":1)
Compiling module 'spi_fifo4'("H:\GOWIN\Project\loongxin3\src\spi_fifo4.v":3)
Extracting RAM for identifier 'mem'("H:\GOWIN\Project\loongxin3\src\spi_fifo4.v":30)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'apb_paddr'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":856)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_pwdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":859)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'apb_prdata'("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":860)
WARN  (EX1998) : Net 's1_awready' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":77)
WARN  (EX1998) : Net 's1_wready' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":83)
WARN  (EX1998) : Net 's1_bid[3]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":84)
WARN  (EX1998) : Net 's1_bresp[1]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":85)
WARN  (EX1998) : Net 's1_bvalid' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":86)
WARN  (EX1998) : Net 's1_arready' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":97)
WARN  (EX1998) : Net 's1_rid[3]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":98)
WARN  (EX1998) : Net 's1_rdata[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":99)
WARN  (EX1998) : Net 's1_rresp[1]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":100)
WARN  (EX1998) : Net 's1_rlast' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":101)
WARN  (EX1998) : Net 's1_rvalid' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":102)
WARN  (EX1998) : Net 'apb5_prdata[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":260)
WARN  (EX1998) : Net 'apb8_prdata[31]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":284)
WARN  (EX1998) : Net 'interrupt[5]' does not have a driver("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":336)
WARN  (EX2565) : Input 'dcc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'dcc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'dcc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'icc_ram_tagv_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'icc_ram_data_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
WARN  (EX2565) : Input 'icc_ram_lrud_resp_bus[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":438)
Compiling module 'gw_gao'("H:\GOWIN\Project\loongxin3\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v":396)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("H:\GOWIN\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "godson_mcu_top"
WARN  (EX0211) : The output port "ad_pwm" of module "godson_mcu_cpu" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":43)
WARN  (EX0211) : The output port "SCL" of module "godson_mcu_cpu" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_cpu.v":48)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input comp_in is unused("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":43)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'fifo_tx_data[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\uart_top.v":212)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\gpio.v":92)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\pwm.v":100)
WARN  (DI0003) : Latch inferred for net 'rdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
WARN  (DI0003) : Latch inferred for net 'rdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\GOWIN\Project\loongxin3\src\hpet.v":75)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "nb_sync_fifo_mux" instantiated to "rd_fifo" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\hw\amba\axi_mux.v":1954)
WARN  (NL0002) : The module "Gowin_PLLx" instantiated to "pllx" is swept in optimizing("H:\GOWIN\Project\loongxin3\src\hw\godson_mcu_top.v":109)
[95%] Generate netlist file "H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102.vg" completed
[100%] Generate report file "H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102_syn.rpt.html" completed
GowinSynthesis finish
