// Seed: 1045949228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  input wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [id_5 : -  id_5] id_7;
  wire [1 : 'b0] id_8;
  always_latch id_4[1] = id_8;
  wire id_9;
  ;
  wire [-1 : -1] id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9
  );
  wire [1 : ""] id_11;
endmodule
