

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 02:24:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 5 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul23 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul21 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 9 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul21"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul23"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %ret"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 19 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln32 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 20 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split7, void %.loopexit.loopexit9.exitStub" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 23 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_load = load i21 %ret"   --->   Operation 24 'load' 'ret_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 25 'zext' 'zext_ln587' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %zext_ln587" [../src/./write_mem_rnd.hpp:21]   --->   Operation 26 'getelementptr' 'tmpx_V_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 27 'load' 'tmpx_V_load' <Predicate = (!icmp_ln32)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i21 %ret_load"   --->   Operation 28 'trunc' 'trunc_ln1559' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.56ns)   --->   "%switch_ln13 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void" [../src/./write_mem_rnd.hpp:13]   --->   Operation 29 'switch' 'switch_ln13' <Predicate = (!icmp_ln32)> <Delay = 0.56>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_load_1 = load i21 %ret" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 30 'load' 'ret_load_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln32_3 = add i21 %ret_load_1, i21 1" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 31 'add' 'add_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.90ns)   --->   "%icmp_ln32_1 = icmp_ult  i21 %add_ln32_3, i21 3" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln32 = select i1 %icmp_ln32_1, i21 %add_ln32_3, i21 0" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 33 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %i, i21 %i_V" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 34 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %select_ln32, i21 %ret" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 35 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul23_load = load i42 %phi_mul23" [../src/./write_mem_rnd.hpp:13]   --->   Operation 36 'load' 'phi_mul23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul21_load = load i42 %phi_mul21" [../src/./write_mem_rnd.hpp:13]   --->   Operation 37 'load' 'phi_mul21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/./write_mem_rnd.hpp:13]   --->   Operation 38 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 39 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 40 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln34 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:34]   --->   Operation 41 'specmemcore' 'specmemcore_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 42 'load' 'tmpx_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 43 [1/1] (1.20ns)   --->   "%add_ln13 = add i42 %phi_mul_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 43 'add' 'add_ln13' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln13_1 = add i42 %phi_mul21_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 44 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.20ns)   --->   "%add_ln13_2 = add i42 %phi_mul23_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 45 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul21_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 46 'partselect' 'tmp_3' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i19 %tmp_3"   --->   Operation 47 'zext' 'zext_ln587_3' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_3" [../src/./write_mem_rnd.hpp:18]   --->   Operation 48 'getelementptr' 'x_x1_V_addr' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %tmpx_V_load, i19 %x_x1_V_addr" [../src/./write_mem_rnd.hpp:18]   --->   Operation 49 'store' 'store_ln18' <Predicate = (trunc_ln1559 == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:19]   --->   Operation 50 'br' 'br_ln19' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul23_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i19 %tmp_2"   --->   Operation 52 'zext' 'zext_ln587_2' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_2" [../src/./write_mem_rnd.hpp:21]   --->   Operation 53 'getelementptr' 'x_x2_V_addr' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %tmpx_V_load, i19 %x_x2_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 54 'store' 'store_ln21' <Predicate = (trunc_ln1559 == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:22]   --->   Operation 55 'br' 'br_ln22' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 56 'partselect' 'tmp' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i19 %tmp"   --->   Operation 57 'zext' 'zext_ln587_1' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587_1" [../src/./write_mem_rnd.hpp:15]   --->   Operation 58 'getelementptr' 'x_x0_V_addr' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %tmpx_V_load, i19 %x_x0_V_addr" [../src/./write_mem_rnd.hpp:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:16]   --->   Operation 60 'br' 'br_ln16' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13, i42 %phi_mul" [../src/./write_mem_rnd.hpp:13]   --->   Operation 61 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13_1, i42 %phi_mul21" [../src/./write_mem_rnd.hpp:13]   --->   Operation 62 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13_2, i42 %phi_mul23" [../src/./write_mem_rnd.hpp:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmpx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                (alloca           ) [ 0110]
phi_mul23          (alloca           ) [ 0111]
phi_mul21          (alloca           ) [ 0111]
phi_mul            (alloca           ) [ 0111]
i_V                (alloca           ) [ 0110]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_V_1              (load             ) [ 0000]
icmp_ln32          (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0000]
br_ln32            (br               ) [ 0000]
ret_load           (load             ) [ 0000]
zext_ln587         (zext             ) [ 0000]
tmpx_V_addr        (getelementptr    ) [ 0101]
trunc_ln1559       (trunc            ) [ 0101]
switch_ln13        (switch           ) [ 0000]
ret_load_1         (load             ) [ 0000]
add_ln32_3         (add              ) [ 0000]
icmp_ln32_1        (icmp             ) [ 0000]
select_ln32        (select           ) [ 0000]
store_ln32         (store            ) [ 0000]
store_ln32         (store            ) [ 0000]
phi_mul23_load     (load             ) [ 0000]
phi_mul21_load     (load             ) [ 0000]
phi_mul_load       (load             ) [ 0000]
specpipeline_ln321 (specpipeline     ) [ 0000]
specloopname_ln321 (specloopname     ) [ 0000]
specmemcore_ln34   (specmemcore      ) [ 0000]
tmpx_V_load        (load             ) [ 0000]
add_ln13           (add              ) [ 0000]
add_ln13_1         (add              ) [ 0000]
add_ln13_2         (add              ) [ 0000]
tmp_3              (partselect       ) [ 0000]
zext_ln587_3       (zext             ) [ 0000]
x_x1_V_addr        (getelementptr    ) [ 0000]
store_ln18         (store            ) [ 0000]
br_ln19            (br               ) [ 0000]
tmp_2              (partselect       ) [ 0000]
zext_ln587_2       (zext             ) [ 0000]
x_x2_V_addr        (getelementptr    ) [ 0000]
store_ln21         (store            ) [ 0000]
br_ln22            (br               ) [ 0000]
tmp                (partselect       ) [ 0000]
zext_ln587_1       (zext             ) [ 0000]
x_x0_V_addr        (getelementptr    ) [ 0000]
store_ln15         (store            ) [ 0000]
br_ln16            (br               ) [ 0000]
store_ln13         (store            ) [ 0000]
store_ln13         (store            ) [ 0000]
store_ln13         (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmpx_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmpx_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_x0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="ret_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="phi_mul23_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul23/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="phi_mul21_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul21/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="phi_mul_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmpx_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="21" slack="0"/>
<pin id="80" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpx_V_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="21" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpx_V_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="x_x1_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="19" slack="0"/>
<pin id="93" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln18_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="19" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="x_x2_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="19" slack="0"/>
<pin id="107" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln21_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="19" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="x_x0_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="19" slack="0"/>
<pin id="121" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln15_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="19" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="21" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="42" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="42" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="42" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="21" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_V_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="21" slack="1"/>
<pin id="158" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln32_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="21" slack="0"/>
<pin id="161" dir="0" index="1" bw="21" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="21" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ret_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="21" slack="1"/>
<pin id="173" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln587_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="21" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln1559_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="21" slack="0"/>
<pin id="181" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="ret_load_1_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="21" slack="1"/>
<pin id="185" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln32_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="21" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln32_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="21" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln32_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="21" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln32_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="21" slack="0"/>
<pin id="208" dir="0" index="1" bw="21" slack="1"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln32_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="21" slack="0"/>
<pin id="213" dir="0" index="1" bw="21" slack="1"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="phi_mul23_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="42" slack="2"/>
<pin id="218" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul23_load/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="phi_mul21_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="42" slack="2"/>
<pin id="221" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul21_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="phi_mul_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="42" slack="2"/>
<pin id="224" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln13_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="42" slack="0"/>
<pin id="227" dir="0" index="1" bw="23" slack="0"/>
<pin id="228" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln13_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="42" slack="0"/>
<pin id="233" dir="0" index="1" bw="23" slack="0"/>
<pin id="234" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln13_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="23" slack="0"/>
<pin id="240" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="19" slack="0"/>
<pin id="245" dir="0" index="1" bw="42" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln587_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="19" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="19" slack="0"/>
<pin id="260" dir="0" index="1" bw="42" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="7" slack="0"/>
<pin id="263" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln587_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="19" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="0"/>
<pin id="275" dir="0" index="1" bw="42" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln587_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="19" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln13_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="42" slack="0"/>
<pin id="290" dir="0" index="1" bw="42" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln13_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="42" slack="0"/>
<pin id="295" dir="0" index="1" bw="42" slack="2"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln13_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="42" slack="0"/>
<pin id="300" dir="0" index="1" bw="42" slack="2"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="ret_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="21" slack="0"/>
<pin id="305" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="311" class="1005" name="phi_mul23_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="42" slack="0"/>
<pin id="313" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul23 "/>
</bind>
</comp>

<comp id="318" class="1005" name="phi_mul21_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="42" slack="0"/>
<pin id="320" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul21 "/>
</bind>
</comp>

<comp id="325" class="1005" name="phi_mul_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="42" slack="0"/>
<pin id="327" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="21" slack="0"/>
<pin id="334" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmpx_V_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="21" slack="1"/>
<pin id="344" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmpx_V_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="trunc_ln1559_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1559 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="83" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="156" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="182"><net_src comp="171" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="165" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="198" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="216" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="219" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="243" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="216" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="222" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="273" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="292"><net_src comp="225" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="231" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="237" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="56" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="314"><net_src comp="60" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="321"><net_src comp="64" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="328"><net_src comp="68" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="335"><net_src comp="72" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="345"><net_src comp="76" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="350"><net_src comp="179" pin="1"/><net_sink comp="347" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_x0_V | {3 }
	Port: x_x1_V | {3 }
	Port: x_x2_V | {3 }
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_LOAD : tmpx_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln32 : 1
		i : 1
		br_ln32 : 2
		zext_ln587 : 1
		tmpx_V_addr : 2
		tmpx_V_load : 3
		trunc_ln1559 : 1
		switch_ln13 : 2
		add_ln32_3 : 1
		icmp_ln32_1 : 2
		select_ln32 : 3
		store_ln32 : 2
		store_ln32 : 4
	State 3
		add_ln13 : 1
		add_ln13_1 : 1
		add_ln13_2 : 1
		tmp_3 : 1
		zext_ln587_3 : 2
		x_x1_V_addr : 3
		store_ln18 : 4
		tmp_2 : 1
		zext_ln587_2 : 2
		x_x2_V_addr : 3
		store_ln21 : 4
		tmp : 1
		zext_ln587_1 : 2
		x_x0_V_addr : 3
		store_ln15 : 4
		store_ln13 : 2
		store_ln13 : 2
		store_ln13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_165      |    0    |    28   |
|          |  add_ln32_3_fu_186  |    0    |    28   |
|    add   |   add_ln13_fu_225   |    0    |    49   |
|          |  add_ln13_1_fu_231  |    0    |    49   |
|          |  add_ln13_2_fu_237  |    0    |    49   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln32_fu_159  |    0    |    15   |
|          |  icmp_ln32_1_fu_192 |    0    |    15   |
|----------|---------------------|---------|---------|
|  select  |  select_ln32_fu_198 |    0    |    21   |
|----------|---------------------|---------|---------|
|          |  zext_ln587_fu_174  |    0    |    0    |
|   zext   | zext_ln587_3_fu_253 |    0    |    0    |
|          | zext_ln587_2_fu_268 |    0    |    0    |
|          | zext_ln587_1_fu_283 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  | trunc_ln1559_fu_179 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_3_fu_243    |    0    |    0    |
|partselect|     tmp_2_fu_258    |    0    |    0    |
|          |      tmp_fu_273     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   254   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_V_reg_332    |   21   |
|  phi_mul21_reg_318 |   42   |
|  phi_mul23_reg_311 |   42   |
|   phi_mul_reg_325  |   42   |
|     ret_reg_303    |   21   |
| tmpx_V_addr_reg_342|   21   |
|trunc_ln1559_reg_347|    2   |
+--------------------+--------+
|        Total       |   191  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  21  |   42   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   254  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   191  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   191  |   263  |
+-----------+--------+--------+--------+
