git clone --depth 1 --no-tags https://github.com/arturs-lab/cpld-hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95485807
git clone --depth 1 --no-tags https://github.com/alifahmed/conquest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100299852
git clone --depth 1 --no-tags https://github.com/EEAIC/Counting_Fastly_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94307027
git clone --depth 1 --no-tags https://github.com/linjin1130/8t8r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99639729
git clone --depth 1 --no-tags https://github.com/NoahMattV/8-Bit-Adder-Subtractor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95505509
git clone --depth 1 --no-tags https://github.com/satputeaditya/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96068636
git clone --depth 1 --no-tags https://github.com/cyanmishra92/FastFourierTransform-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96126106
git clone --depth 1 --no-tags https://github.com/hoki87/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97891398
git clone --depth 1 --no-tags https://github.com/VitorCBSB/circuito-genetico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98047436
git clone --depth 1 --no-tags https://github.com/albert18711/DCLab_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95084283
git clone --depth 1 --no-tags https://github.com/tino1b2be/YODA_Image_Masking_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94928931
git clone --depth 1 --no-tags https://github.com/nnjens/Verilog-Cramers-Rule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95046612
git clone --depth 1 --no-tags https://github.com/pseudoincorrect/FPGA_MCU_wifi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96317217
git clone --depth 1 --no-tags https://github.com/satputeaditya/Bidding-logic-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97677259
git clone --depth 1 --no-tags https://github.com/rosangela-shigenari/RISC-32-bits-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97770355
git clone --depth 1 --no-tags https://github.com/AndersonMarco/bufferBetweenARMAndFPGA_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95247184
git clone --depth 1 --no-tags https://github.com/ravikiranb1993/AES_Veloce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97626019
git clone --depth 1 --no-tags https://github.com/higuoxing/vga-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94350108
git clone --depth 1 --no-tags https://github.com/bntmorgan/dumb16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94339833
git clone --depth 1 --no-tags https://github.com/aalind45/PS2-Keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98423564
git clone --depth 1 --no-tags https://github.com/manishshakya/osnt-sume-camp2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98333912
git clone --depth 1 --no-tags https://github.com/mariano2AA3/tfm-de1soc-opencl-cluster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94534422
git clone --depth 1 --no-tags https://github.com/craigjb/gameslab-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96505026
git clone --depth 1 --no-tags https://github.com/akatla/PDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98596700
git clone --depth 1 --no-tags https://github.com/smartbench/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95930042
git clone --depth 1 --no-tags https://github.com/xbili/fma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98959706
git clone --depth 1 --no-tags https://github.com/symplex/shd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99676448
git clone --depth 1 --no-tags https://github.com/obiwanus/mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97333023
git clone --depth 1 --no-tags https://github.com/andrea-zanetti/ring-oscillator-macro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96478790
git clone --depth 1 --no-tags https://github.com/magicenglish/Low_Power_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95451164
git clone --depth 1 --no-tags https://github.com/rifam/sistemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100638278
git clone --depth 1 --no-tags https://github.com/marject/CAN_bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100918256
git clone --depth 1 --no-tags https://github.com/jardelufc/RISCME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95249514
git clone --depth 1 --no-tags https://github.com/miet-riscv-workgroup/urv_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98973664
git clone --depth 1 --no-tags https://github.com/shaddygarg/CSN-221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99053005
git clone --depth 1 --no-tags https://github.com/kanaaami/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96166792
git clone --depth 1 --no-tags https://github.com/guolinji/fcp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100125373
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_fpga_interrupt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95165432
git clone --depth 1 --no-tags https://github.com/alter027/notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95889049
git clone --depth 1 --no-tags https://github.com/michaelengel/awe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94538882
git clone --depth 1 --no-tags https://github.com/jairov4/qsys-usb-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95494563
git clone --depth 1 --no-tags https://github.com/DAmesberger/dcmctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96549369
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_de0_nano_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97741313
git clone --depth 1 --no-tags https://github.com/hoki87/BST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97890484
git clone --depth 1 --no-tags https://github.com/taki-d/fpga-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99361598
git clone --depth 1 --no-tags https://github.com/riscveval/Ridecore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98490471
git clone --depth 1 --no-tags https://github.com/blackHatMonkey/ROBO-ESCAPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96238942
git clone --depth 1 --no-tags https://github.com/xzjqx/MiniMIPS32_SYS_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95534748
git clone --depth 1 --no-tags https://github.com/mozanunal/PmodMIC3_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95138870
git clone --depth 1 --no-tags https://github.com/Murashko-Denis/SHA2_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96159290
git clone --depth 1 --no-tags https://github.com/jiaweizzhao/System-Design-Competition-NUAA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94681200
git clone --depth 1 --no-tags https://github.com/Ariskumar/Chaotic-Maps-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100712986
git clone --depth 1 --no-tags https://github.com/jacky821122/CAD2017_D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99092300
git clone --depth 1 --no-tags https://github.com/dakata12345/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99259512
git clone --depth 1 --no-tags https://github.com/winsonbook/image_open_source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97893524
git clone --depth 1 --no-tags https://github.com/hbelatikar/16BitALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98620056
git clone --depth 1 --no-tags https://github.com/Perfec-Yu/CPU_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96063954
git clone --depth 1 --no-tags https://github.com/htuNCSU/MmcCommunicationVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95888822
git clone --depth 1 --no-tags https://github.com/day-dreams/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96174980
git clone --depth 1 --no-tags https://github.com/JulianKaeuser/HDLLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98868660
git clone --depth 1 --no-tags https://github.com/Wahat/CSCB58-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96237594
git clone --depth 1 --no-tags https://github.com/FPGA1988/My_RTL_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100554922
git clone --depth 1 --no-tags https://github.com/LebranceBW/FreqMeasure_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99468692
git clone --depth 1 --no-tags https://github.com/fgr1986/ddr_MIG_ctrl_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99138929
git clone --depth 1 --no-tags https://github.com/jamespan0/gameandwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99973910
git clone --depth 1 --no-tags https://github.com/zhujingyang520/LRAHash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97479045
git clone --depth 1 --no-tags https://github.com/weixu000/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95741054
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96222896
git clone --depth 1 --no-tags https://github.com/JerryLife/Float-Add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95096668
git clone --depth 1 --no-tags https://github.com/pseuuuuu/ADC-Non-linearity-Correction-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96648113
git clone --depth 1 --no-tags https://github.com/mindstation/Famicom_mappers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98795616
git clone --depth 1 --no-tags https://github.com/qiusuor/HIT-computer-design-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97844873
git clone --depth 1 --no-tags https://github.com/vakstrayed/Processador_Nano_Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96964081
git clone --depth 1 --no-tags https://github.com/jomonkjoy/EthernetTimeSynchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94508827
git clone --depth 1 --no-tags https://github.com/laurabecerrafajardo/MachO2ZE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/94340751
git clone --depth 1 --no-tags https://github.com/Roboy/powerlink_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95331190
git clone --depth 1 --no-tags https://github.com/dakata12345/FPGA_TESTE_IXIA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96086433
git clone --depth 1 --no-tags https://github.com/mengjiuxi/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95956893
git clone --depth 1 --no-tags https://github.com/atx/mlsdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96903963
git clone --depth 1 --no-tags https://github.com/keiyaharada/cpu_6puzzle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96738135
git clone --depth 1 --no-tags https://github.com/monotone-RK/Nexys4DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95094576
git clone --depth 1 --no-tags https://github.com/david810113/adaptive-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100560261
git clone --depth 1 --no-tags https://github.com/lucasasselli/or1200-onchip-obfuscator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98330129
git clone --depth 1 --no-tags https://github.com/aroerina/Stereo_spectol_analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99328078
git clone --depth 1 --no-tags https://github.com/harshaone94/fp_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/100752617
git clone --depth 1 --no-tags https://github.com/hoki87/Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97891657
git clone --depth 1 --no-tags https://github.com/zhuzhzh/ctba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99544345
git clone --depth 1 --no-tags https://github.com/lnls-dig/infra-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98916810
git clone --depth 1 --no-tags https://github.com/RimjhimGhosh20/I2C-Interfacing---Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97194784
git clone --depth 1 --no-tags https://github.com/spkenkare/VerilogDivision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/97771699
git clone --depth 1 --no-tags https://github.com/mzpmazeping/altera-ip_pll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/99116600
git clone --depth 1 --no-tags https://github.com/chengsonghust/vlsi-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/98329846
git clone --depth 1 --no-tags https://github.com/bejinariual/IXIA_SC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96086648
git clone --depth 1 --no-tags https://github.com/Jennytsd7/COA-Jump-Instruction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95981628
git clone --depth 1 --no-tags https://github.com/valentinantonescu/Valentin_Antonescu_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96086439
git clone --depth 1 --no-tags https://github.com/csilva25/Value_Display_in_Hex_and_Decimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/96055033
git clone --depth 1 --no-tags https://github.com/allxll/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/95875066
