\doxysection{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct_____i2_c___handle_type_def}{}\label{struct_____i2_c___handle_type_def}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a080380e6051dd88c3a88c24aad4b10c0}{Instance}}
\item 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a8e665bc833889975a33b10bebeab5db2}{Init}}
\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_af699cc26b19f28b9215d3d4a167f068e}{p\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a1b8a62241b4c22d97af542186cef0c39}{Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a314305a14bb912531cfc3c5f87291777}{Xfer\+Count}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a5d3ace2bbb83f44d4fe3df47fa42bb90}{Xfer\+Options}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a028d3e824c01ccc6c9a23bb5802e3313}{Previous\+State}}
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}}(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a27f4f768395d68659c29ba55727182a2}{Xfer\+ISR}} )(struct \mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint32\+\_\+t ITFlags, uint32\+\_\+t ITSources)
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_ad8f3153daebc780294797b448decb190}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a52dcaac577eef13388d209f3f5a6a4b9}{hdmarx}}
\item 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a96ba2c1a4eee1bbbe791b29e81c4c013}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a3421cd62d9e34c4a5ff1706916c8ae7a}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a9e1687f431eaba605b2ae49c1e3ff641}{Mode}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a824099e364465827123cda831284f643}{Error\+Code}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_ac46ddd083fcc3901fa63c96387243c25}{Addr\+Event\+Count}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a7517a9738c41067d8facfb4dea6f4ff3}{Devaddress}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a4261371469c7df0bc57a71949a7e1f75}{Memaddress}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{struct_____i2_c___handle_type_def_ac46ddd083fcc3901fa63c96387243c25}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!AddrEventCount@{AddrEventCount}}
\index{AddrEventCount@{AddrEventCount}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{AddrEventCount}{AddrEventCount}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_ac46ddd083fcc3901fa63c96387243c25} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Addr\+Event\+Count}

I2C Address Event counter ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a7517a9738c41067d8facfb4dea6f4ff3}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Devaddress@{Devaddress}}
\index{Devaddress@{Devaddress}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Devaddress}{Devaddress}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a7517a9738c41067d8facfb4dea6f4ff3} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Devaddress}

I2C Target device address ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a824099e364465827123cda831284f643}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a824099e364465827123cda831284f643} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Error\+Code}

I2C Error code ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a52dcaac577eef13388d209f3f5a6a4b9}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a52dcaac577eef13388d209f3f5a6a4b9} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::hdmarx}

I2C Rx DMA handle parameters ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_ad8f3153daebc780294797b448decb190}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_ad8f3153daebc780294797b448decb190} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::hdmatx}

I2C Tx DMA handle parameters ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a8e665bc833889975a33b10bebeab5db2}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a8e665bc833889975a33b10bebeab5db2} 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Init}

I2C communication parameters ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a080380e6051dd88c3a88c24aad4b10c0}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a080380e6051dd88c3a88c24aad4b10c0} 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Instance}

I2C registers base address ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a96ba2c1a4eee1bbbe791b29e81c4c013}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a96ba2c1a4eee1bbbe791b29e81c4c013} 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Lock}

I2C locking object ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a4261371469c7df0bc57a71949a7e1f75}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Memaddress@{Memaddress}}
\index{Memaddress@{Memaddress}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Memaddress}{Memaddress}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a4261371469c7df0bc57a71949a7e1f75} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Memaddress}

I2C Target memory address ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a9e1687f431eaba605b2ae49c1e3ff641}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a9e1687f431eaba605b2ae49c1e3ff641} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Mode}

I2C communication mode ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_af699cc26b19f28b9215d3d4a167f068e}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!pBuffPtr@{pBuffPtr}}
\index{pBuffPtr@{pBuffPtr}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pBuffPtr}{pBuffPtr}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_af699cc26b19f28b9215d3d4a167f068e} 
uint8\+\_\+t\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::p\+Buff\+Ptr}

Pointer to I2C transfer buffer ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a028d3e824c01ccc6c9a23bb5802e3313}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!PreviousState@{PreviousState}}
\index{PreviousState@{PreviousState}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{PreviousState}{PreviousState}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a028d3e824c01ccc6c9a23bb5802e3313} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Previous\+State}

I2C communication Previous state ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a3421cd62d9e34c4a5ff1706916c8ae7a}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a3421cd62d9e34c4a5ff1706916c8ae7a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+State}

I2C communication state ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a314305a14bb912531cfc3c5f87291777}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferCount@{XferCount}}
\index{XferCount@{XferCount}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCount}{XferCount}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a314305a14bb912531cfc3c5f87291777} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Count}

I2C transfer counter ~\newline
 \Hypertarget{struct_____i2_c___handle_type_def_a27f4f768395d68659c29ba55727182a2}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferISR@{XferISR}}
\index{XferISR@{XferISR}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferISR}{XferISR}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a27f4f768395d68659c29ba55727182a2} 
\mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}}(\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+ISR) (struct \mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint32\+\_\+t ITFlags, uint32\+\_\+t ITSources)}

I2C transfer IRQ handler function pointer \Hypertarget{struct_____i2_c___handle_type_def_a5d3ace2bbb83f44d4fe3df47fa42bb90}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferOptions@{XferOptions}}
\index{XferOptions@{XferOptions}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferOptions}{XferOptions}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a5d3ace2bbb83f44d4fe3df47fa42bb90} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Options}

I2C sequantial transfer options, this parameter can be a value of \doxylink{group___i2_c___x_f_e_r_o_p_t_i_o_n_s}{I2C Sequential Transfer Options} \Hypertarget{struct_____i2_c___handle_type_def_a1b8a62241b4c22d97af542186cef0c39}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferSize@{XferSize}}
\index{XferSize@{XferSize}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferSize}{XferSize}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a1b8a62241b4c22d97af542186cef0c39} 
uint16\+\_\+t \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def\+::\+Xfer\+Size}

I2C transfer size ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+L4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32l4xx__hal__i2c_8h}{stm32l4xx\+\_\+hal\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
