-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (79 downto 0);
    x_V_ap_vld : IN STD_LOGIC;
    y_0_V : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.544500,HLS_SYN_LAT=0,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=82,HLS_SYN_LUT=129,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv8_F8 : STD_LOGIC_VECTOR (7 downto 0) := "11111000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal x_V_preg : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (79 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal tmp_fu_128_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal rhs_V_3_fu_138_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_150_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal rhs_V_fu_160_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1192_fu_146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1192_1_fu_168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1192_fu_172_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_fu_178_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_205_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_195_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_227_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_237_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1192_2_fu_223_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln1192_1_fu_245_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1192_1_fu_251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_V_1_fu_215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1192_2_fu_259_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_2_fu_265_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv80_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_2_fu_265_p2 <= std_logic_vector(unsigned(sub_ln1192_2_fu_259_p2) + unsigned(ap_const_lv8_F8));
    ret_V_fu_178_p2 <= std_logic_vector(unsigned(sub_ln1192_fu_172_p2) + unsigned(ap_const_lv8_F0));
    rhs_V_1_fu_215_p3 <= (tmp_2_fu_205_p4 & ap_const_lv3_0);
    rhs_V_3_fu_138_p3 <= (tmp_fu_128_p4 & ap_const_lv2_0);
    rhs_V_fu_160_p3 <= (tmp_1_fu_150_p4 & ap_const_lv2_0);
        sext_ln1192_1_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_160_p3),8));

        sext_ln1192_2_fu_223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_195_p4),6));

        sext_ln1192_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_138_p3),8));

    shl_ln1192_1_fu_251_p3 <= (sub_ln1192_1_fu_245_p2 & ap_const_lv2_0);
    shl_ln_fu_237_p3 <= (tmp_4_fu_227_p4 & ap_const_lv2_0);
    sub_ln1192_1_fu_245_p2 <= std_logic_vector(unsigned(shl_ln_fu_237_p3) - unsigned(sext_ln1192_2_fu_223_p1));
    sub_ln1192_2_fu_259_p2 <= std_logic_vector(unsigned(shl_ln1192_1_fu_251_p3) - unsigned(rhs_V_1_fu_215_p3));
    sub_ln1192_fu_172_p2 <= std_logic_vector(signed(sext_ln1192_fu_146_p1) - signed(sext_ln1192_1_fu_168_p1));
    tmp_1_fu_150_p4 <= x_V_in_sig(14 downto 10);
    tmp_2_fu_205_p4 <= x_V_in_sig(74 downto 70);
    tmp_3_fu_195_p4 <= x_V_in_sig(19 downto 15);
    tmp_4_fu_227_p4 <= x_V_in_sig(18 downto 15);
    tmp_fu_128_p4 <= x_V_in_sig(79 downto 75);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V, x_V_preg, x_V_ap_vld)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= ret_V_fu_178_p2(7 downto 3);

    y_0_V_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ap_const_lv5_1E;

    y_1_V_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= ret_V_2_fu_265_p2(7 downto 3);

    y_2_V_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= ap_const_lv5_1F;

    y_3_V_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= ap_const_lv5_1F;

    y_4_V_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, x_V_ap_vld_in_sig)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
