INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/EdgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/ModNCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModNCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/SlowerClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowerClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/TxController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sim_1/new/TxTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTestBench
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sim_1/new/TxTestBench.v:67]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sim_1/new/TxTestBench.v:53]
