
IMU_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098c4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000664  08009988  08009988  00019988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fec  08009fec  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009fec  08009fec  00019fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ff4  08009ff4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ff4  08009ff4  00019ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ff8  08009ff8  00019ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009ffc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  200001dc  0800a1d8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  0800a1d8  000202e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c92  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000826  00000000  00000000  00022e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  000236c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  00024190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00008546  00000000  00000000  00024b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00001d19  00000000  00000000  0002d0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0002edc7  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000039f8  00000000  00000000  0002ee18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800996c 	.word	0x0800996c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	0800996c 	.word	0x0800996c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 ff09 	bl	8002254 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fe59 	bl	8002104 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fefb 	bl	8002254 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fef1 	bl	8002254 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe81 	bl	8002188 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fe77 	bl	8002188 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc6f 	bl	8000d94 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fbfb 	bl	8000cbc <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc61 	bl	8000d94 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc57 	bl	8000d94 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc07 	bl	8000d08 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fbfd 	bl	8000d08 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f834 	bl	80005b8 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4647      	mov	r7, r8
 8000562:	b580      	push	{r7, lr}
 8000564:	0007      	movs	r7, r0
 8000566:	4699      	mov	r9, r3
 8000568:	0c3b      	lsrs	r3, r7, #16
 800056a:	469c      	mov	ip, r3
 800056c:	0413      	lsls	r3, r2, #16
 800056e:	0c1b      	lsrs	r3, r3, #16
 8000570:	001d      	movs	r5, r3
 8000572:	000e      	movs	r6, r1
 8000574:	4661      	mov	r1, ip
 8000576:	0400      	lsls	r0, r0, #16
 8000578:	0c14      	lsrs	r4, r2, #16
 800057a:	0c00      	lsrs	r0, r0, #16
 800057c:	4345      	muls	r5, r0
 800057e:	434b      	muls	r3, r1
 8000580:	4360      	muls	r0, r4
 8000582:	4361      	muls	r1, r4
 8000584:	18c0      	adds	r0, r0, r3
 8000586:	0c2c      	lsrs	r4, r5, #16
 8000588:	1820      	adds	r0, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4372      	muls	r2, r6
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	4463      	add	r3, ip
 80005a2:	042d      	lsls	r5, r5, #16
 80005a4:	0c2d      	lsrs	r5, r5, #16
 80005a6:	18c9      	adds	r1, r1, r3
 80005a8:	0400      	lsls	r0, r0, #16
 80005aa:	1940      	adds	r0, r0, r5
 80005ac:	1889      	adds	r1, r1, r2
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__udivmoddi4>:
 80005b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ba:	4657      	mov	r7, sl
 80005bc:	464e      	mov	r6, r9
 80005be:	4645      	mov	r5, r8
 80005c0:	46de      	mov	lr, fp
 80005c2:	b5e0      	push	{r5, r6, r7, lr}
 80005c4:	0004      	movs	r4, r0
 80005c6:	000d      	movs	r5, r1
 80005c8:	4692      	mov	sl, r2
 80005ca:	4699      	mov	r9, r3
 80005cc:	b083      	sub	sp, #12
 80005ce:	428b      	cmp	r3, r1
 80005d0:	d830      	bhi.n	8000634 <__udivmoddi4+0x7c>
 80005d2:	d02d      	beq.n	8000630 <__udivmoddi4+0x78>
 80005d4:	4649      	mov	r1, r9
 80005d6:	4650      	mov	r0, sl
 80005d8:	f002 fdae 	bl	8003138 <__clzdi2>
 80005dc:	0029      	movs	r1, r5
 80005de:	0006      	movs	r6, r0
 80005e0:	0020      	movs	r0, r4
 80005e2:	f002 fda9 	bl	8003138 <__clzdi2>
 80005e6:	1a33      	subs	r3, r6, r0
 80005e8:	4698      	mov	r8, r3
 80005ea:	3b20      	subs	r3, #32
 80005ec:	469b      	mov	fp, r3
 80005ee:	d433      	bmi.n	8000658 <__udivmoddi4+0xa0>
 80005f0:	465a      	mov	r2, fp
 80005f2:	4653      	mov	r3, sl
 80005f4:	4093      	lsls	r3, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	001f      	movs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d83a      	bhi.n	800067a <__udivmoddi4+0xc2>
 8000604:	42af      	cmp	r7, r5
 8000606:	d100      	bne.n	800060a <__udivmoddi4+0x52>
 8000608:	e078      	b.n	80006fc <__udivmoddi4+0x144>
 800060a:	465b      	mov	r3, fp
 800060c:	1ba4      	subs	r4, r4, r6
 800060e:	41bd      	sbcs	r5, r7
 8000610:	2b00      	cmp	r3, #0
 8000612:	da00      	bge.n	8000616 <__udivmoddi4+0x5e>
 8000614:	e075      	b.n	8000702 <__udivmoddi4+0x14a>
 8000616:	2200      	movs	r2, #0
 8000618:	2300      	movs	r3, #0
 800061a:	9200      	str	r2, [sp, #0]
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2301      	movs	r3, #1
 8000620:	465a      	mov	r2, fp
 8000622:	4093      	lsls	r3, r2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	4642      	mov	r2, r8
 800062a:	4093      	lsls	r3, r2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	e028      	b.n	8000682 <__udivmoddi4+0xca>
 8000630:	4282      	cmp	r2, r0
 8000632:	d9cf      	bls.n	80005d4 <__udivmoddi4+0x1c>
 8000634:	2200      	movs	r2, #0
 8000636:	2300      	movs	r3, #0
 8000638:	9200      	str	r2, [sp, #0]
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <__udivmoddi4+0x8e>
 8000642:	601c      	str	r4, [r3, #0]
 8000644:	605d      	str	r5, [r3, #4]
 8000646:	9800      	ldr	r0, [sp, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	b003      	add	sp, #12
 800064c:	bcf0      	pop	{r4, r5, r6, r7}
 800064e:	46bb      	mov	fp, r7
 8000650:	46b2      	mov	sl, r6
 8000652:	46a9      	mov	r9, r5
 8000654:	46a0      	mov	r8, r4
 8000656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000658:	4642      	mov	r2, r8
 800065a:	2320      	movs	r3, #32
 800065c:	1a9b      	subs	r3, r3, r2
 800065e:	4652      	mov	r2, sl
 8000660:	40da      	lsrs	r2, r3
 8000662:	4641      	mov	r1, r8
 8000664:	0013      	movs	r3, r2
 8000666:	464a      	mov	r2, r9
 8000668:	408a      	lsls	r2, r1
 800066a:	0017      	movs	r7, r2
 800066c:	4642      	mov	r2, r8
 800066e:	431f      	orrs	r7, r3
 8000670:	4653      	mov	r3, sl
 8000672:	4093      	lsls	r3, r2
 8000674:	001e      	movs	r6, r3
 8000676:	42af      	cmp	r7, r5
 8000678:	d9c4      	bls.n	8000604 <__udivmoddi4+0x4c>
 800067a:	2200      	movs	r2, #0
 800067c:	2300      	movs	r3, #0
 800067e:	9200      	str	r2, [sp, #0]
 8000680:	9301      	str	r3, [sp, #4]
 8000682:	4643      	mov	r3, r8
 8000684:	2b00      	cmp	r3, #0
 8000686:	d0d9      	beq.n	800063c <__udivmoddi4+0x84>
 8000688:	07fb      	lsls	r3, r7, #31
 800068a:	0872      	lsrs	r2, r6, #1
 800068c:	431a      	orrs	r2, r3
 800068e:	4646      	mov	r6, r8
 8000690:	087b      	lsrs	r3, r7, #1
 8000692:	e00e      	b.n	80006b2 <__udivmoddi4+0xfa>
 8000694:	42ab      	cmp	r3, r5
 8000696:	d101      	bne.n	800069c <__udivmoddi4+0xe4>
 8000698:	42a2      	cmp	r2, r4
 800069a:	d80c      	bhi.n	80006b6 <__udivmoddi4+0xfe>
 800069c:	1aa4      	subs	r4, r4, r2
 800069e:	419d      	sbcs	r5, r3
 80006a0:	2001      	movs	r0, #1
 80006a2:	1924      	adds	r4, r4, r4
 80006a4:	416d      	adcs	r5, r5
 80006a6:	2100      	movs	r1, #0
 80006a8:	3e01      	subs	r6, #1
 80006aa:	1824      	adds	r4, r4, r0
 80006ac:	414d      	adcs	r5, r1
 80006ae:	2e00      	cmp	r6, #0
 80006b0:	d006      	beq.n	80006c0 <__udivmoddi4+0x108>
 80006b2:	42ab      	cmp	r3, r5
 80006b4:	d9ee      	bls.n	8000694 <__udivmoddi4+0xdc>
 80006b6:	3e01      	subs	r6, #1
 80006b8:	1924      	adds	r4, r4, r4
 80006ba:	416d      	adcs	r5, r5
 80006bc:	2e00      	cmp	r6, #0
 80006be:	d1f8      	bne.n	80006b2 <__udivmoddi4+0xfa>
 80006c0:	9800      	ldr	r0, [sp, #0]
 80006c2:	9901      	ldr	r1, [sp, #4]
 80006c4:	465b      	mov	r3, fp
 80006c6:	1900      	adds	r0, r0, r4
 80006c8:	4169      	adcs	r1, r5
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	db24      	blt.n	8000718 <__udivmoddi4+0x160>
 80006ce:	002b      	movs	r3, r5
 80006d0:	465a      	mov	r2, fp
 80006d2:	4644      	mov	r4, r8
 80006d4:	40d3      	lsrs	r3, r2
 80006d6:	002a      	movs	r2, r5
 80006d8:	40e2      	lsrs	r2, r4
 80006da:	001c      	movs	r4, r3
 80006dc:	465b      	mov	r3, fp
 80006de:	0015      	movs	r5, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	db2a      	blt.n	800073a <__udivmoddi4+0x182>
 80006e4:	0026      	movs	r6, r4
 80006e6:	409e      	lsls	r6, r3
 80006e8:	0033      	movs	r3, r6
 80006ea:	0026      	movs	r6, r4
 80006ec:	4647      	mov	r7, r8
 80006ee:	40be      	lsls	r6, r7
 80006f0:	0032      	movs	r2, r6
 80006f2:	1a80      	subs	r0, r0, r2
 80006f4:	4199      	sbcs	r1, r3
 80006f6:	9000      	str	r0, [sp, #0]
 80006f8:	9101      	str	r1, [sp, #4]
 80006fa:	e79f      	b.n	800063c <__udivmoddi4+0x84>
 80006fc:	42a3      	cmp	r3, r4
 80006fe:	d8bc      	bhi.n	800067a <__udivmoddi4+0xc2>
 8000700:	e783      	b.n	800060a <__udivmoddi4+0x52>
 8000702:	4642      	mov	r2, r8
 8000704:	2320      	movs	r3, #32
 8000706:	2100      	movs	r1, #0
 8000708:	1a9b      	subs	r3, r3, r2
 800070a:	2200      	movs	r2, #0
 800070c:	9100      	str	r1, [sp, #0]
 800070e:	9201      	str	r2, [sp, #4]
 8000710:	2201      	movs	r2, #1
 8000712:	40da      	lsrs	r2, r3
 8000714:	9201      	str	r2, [sp, #4]
 8000716:	e786      	b.n	8000626 <__udivmoddi4+0x6e>
 8000718:	4642      	mov	r2, r8
 800071a:	2320      	movs	r3, #32
 800071c:	1a9b      	subs	r3, r3, r2
 800071e:	002a      	movs	r2, r5
 8000720:	4646      	mov	r6, r8
 8000722:	409a      	lsls	r2, r3
 8000724:	0023      	movs	r3, r4
 8000726:	40f3      	lsrs	r3, r6
 8000728:	4644      	mov	r4, r8
 800072a:	4313      	orrs	r3, r2
 800072c:	002a      	movs	r2, r5
 800072e:	40e2      	lsrs	r2, r4
 8000730:	001c      	movs	r4, r3
 8000732:	465b      	mov	r3, fp
 8000734:	0015      	movs	r5, r2
 8000736:	2b00      	cmp	r3, #0
 8000738:	dad4      	bge.n	80006e4 <__udivmoddi4+0x12c>
 800073a:	4642      	mov	r2, r8
 800073c:	002f      	movs	r7, r5
 800073e:	2320      	movs	r3, #32
 8000740:	0026      	movs	r6, r4
 8000742:	4097      	lsls	r7, r2
 8000744:	1a9b      	subs	r3, r3, r2
 8000746:	40de      	lsrs	r6, r3
 8000748:	003b      	movs	r3, r7
 800074a:	4333      	orrs	r3, r6
 800074c:	e7cd      	b.n	80006ea <__udivmoddi4+0x132>
 800074e:	46c0      	nop			; (mov r8, r8)

08000750 <__aeabi_fadd>:
 8000750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000752:	46c6      	mov	lr, r8
 8000754:	0243      	lsls	r3, r0, #9
 8000756:	0a5b      	lsrs	r3, r3, #9
 8000758:	024e      	lsls	r6, r1, #9
 800075a:	0045      	lsls	r5, r0, #1
 800075c:	004f      	lsls	r7, r1, #1
 800075e:	00da      	lsls	r2, r3, #3
 8000760:	0fc4      	lsrs	r4, r0, #31
 8000762:	469c      	mov	ip, r3
 8000764:	0a70      	lsrs	r0, r6, #9
 8000766:	4690      	mov	r8, r2
 8000768:	b500      	push	{lr}
 800076a:	0e2d      	lsrs	r5, r5, #24
 800076c:	0e3f      	lsrs	r7, r7, #24
 800076e:	0fc9      	lsrs	r1, r1, #31
 8000770:	09b6      	lsrs	r6, r6, #6
 8000772:	428c      	cmp	r4, r1
 8000774:	d04b      	beq.n	800080e <__aeabi_fadd+0xbe>
 8000776:	1bea      	subs	r2, r5, r7
 8000778:	2a00      	cmp	r2, #0
 800077a:	dd36      	ble.n	80007ea <__aeabi_fadd+0x9a>
 800077c:	2f00      	cmp	r7, #0
 800077e:	d061      	beq.n	8000844 <__aeabi_fadd+0xf4>
 8000780:	2dff      	cmp	r5, #255	; 0xff
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x36>
 8000784:	e0ad      	b.n	80008e2 <__aeabi_fadd+0x192>
 8000786:	2380      	movs	r3, #128	; 0x80
 8000788:	04db      	lsls	r3, r3, #19
 800078a:	431e      	orrs	r6, r3
 800078c:	2a1b      	cmp	r2, #27
 800078e:	dc00      	bgt.n	8000792 <__aeabi_fadd+0x42>
 8000790:	e0d3      	b.n	800093a <__aeabi_fadd+0x1ea>
 8000792:	2001      	movs	r0, #1
 8000794:	4643      	mov	r3, r8
 8000796:	1a18      	subs	r0, r3, r0
 8000798:	0143      	lsls	r3, r0, #5
 800079a:	d400      	bmi.n	800079e <__aeabi_fadd+0x4e>
 800079c:	e08c      	b.n	80008b8 <__aeabi_fadd+0x168>
 800079e:	0180      	lsls	r0, r0, #6
 80007a0:	0987      	lsrs	r7, r0, #6
 80007a2:	0038      	movs	r0, r7
 80007a4:	f002 fcaa 	bl	80030fc <__clzsi2>
 80007a8:	3805      	subs	r0, #5
 80007aa:	4087      	lsls	r7, r0
 80007ac:	4285      	cmp	r5, r0
 80007ae:	dc00      	bgt.n	80007b2 <__aeabi_fadd+0x62>
 80007b0:	e0b6      	b.n	8000920 <__aeabi_fadd+0x1d0>
 80007b2:	1a2d      	subs	r5, r5, r0
 80007b4:	48b3      	ldr	r0, [pc, #716]	; (8000a84 <__aeabi_fadd+0x334>)
 80007b6:	4038      	ands	r0, r7
 80007b8:	0743      	lsls	r3, r0, #29
 80007ba:	d004      	beq.n	80007c6 <__aeabi_fadd+0x76>
 80007bc:	230f      	movs	r3, #15
 80007be:	4003      	ands	r3, r0
 80007c0:	2b04      	cmp	r3, #4
 80007c2:	d000      	beq.n	80007c6 <__aeabi_fadd+0x76>
 80007c4:	3004      	adds	r0, #4
 80007c6:	0143      	lsls	r3, r0, #5
 80007c8:	d400      	bmi.n	80007cc <__aeabi_fadd+0x7c>
 80007ca:	e078      	b.n	80008be <__aeabi_fadd+0x16e>
 80007cc:	1c6a      	adds	r2, r5, #1
 80007ce:	2dfe      	cmp	r5, #254	; 0xfe
 80007d0:	d065      	beq.n	800089e <__aeabi_fadd+0x14e>
 80007d2:	0180      	lsls	r0, r0, #6
 80007d4:	0a43      	lsrs	r3, r0, #9
 80007d6:	469c      	mov	ip, r3
 80007d8:	b2d2      	uxtb	r2, r2
 80007da:	4663      	mov	r3, ip
 80007dc:	05d0      	lsls	r0, r2, #23
 80007de:	4318      	orrs	r0, r3
 80007e0:	07e4      	lsls	r4, r4, #31
 80007e2:	4320      	orrs	r0, r4
 80007e4:	bc80      	pop	{r7}
 80007e6:	46b8      	mov	r8, r7
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ea:	2a00      	cmp	r2, #0
 80007ec:	d035      	beq.n	800085a <__aeabi_fadd+0x10a>
 80007ee:	1b7a      	subs	r2, r7, r5
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	d000      	beq.n	80007f6 <__aeabi_fadd+0xa6>
 80007f4:	e0af      	b.n	8000956 <__aeabi_fadd+0x206>
 80007f6:	4643      	mov	r3, r8
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_fadd+0xae>
 80007fc:	e0a7      	b.n	800094e <__aeabi_fadd+0x1fe>
 80007fe:	1e53      	subs	r3, r2, #1
 8000800:	2a01      	cmp	r2, #1
 8000802:	d100      	bne.n	8000806 <__aeabi_fadd+0xb6>
 8000804:	e12f      	b.n	8000a66 <__aeabi_fadd+0x316>
 8000806:	2aff      	cmp	r2, #255	; 0xff
 8000808:	d069      	beq.n	80008de <__aeabi_fadd+0x18e>
 800080a:	001a      	movs	r2, r3
 800080c:	e0aa      	b.n	8000964 <__aeabi_fadd+0x214>
 800080e:	1be9      	subs	r1, r5, r7
 8000810:	2900      	cmp	r1, #0
 8000812:	dd70      	ble.n	80008f6 <__aeabi_fadd+0x1a6>
 8000814:	2f00      	cmp	r7, #0
 8000816:	d037      	beq.n	8000888 <__aeabi_fadd+0x138>
 8000818:	2dff      	cmp	r5, #255	; 0xff
 800081a:	d062      	beq.n	80008e2 <__aeabi_fadd+0x192>
 800081c:	2380      	movs	r3, #128	; 0x80
 800081e:	04db      	lsls	r3, r3, #19
 8000820:	431e      	orrs	r6, r3
 8000822:	291b      	cmp	r1, #27
 8000824:	dc00      	bgt.n	8000828 <__aeabi_fadd+0xd8>
 8000826:	e0b0      	b.n	800098a <__aeabi_fadd+0x23a>
 8000828:	2001      	movs	r0, #1
 800082a:	4440      	add	r0, r8
 800082c:	0143      	lsls	r3, r0, #5
 800082e:	d543      	bpl.n	80008b8 <__aeabi_fadd+0x168>
 8000830:	3501      	adds	r5, #1
 8000832:	2dff      	cmp	r5, #255	; 0xff
 8000834:	d033      	beq.n	800089e <__aeabi_fadd+0x14e>
 8000836:	2301      	movs	r3, #1
 8000838:	4a93      	ldr	r2, [pc, #588]	; (8000a88 <__aeabi_fadd+0x338>)
 800083a:	4003      	ands	r3, r0
 800083c:	0840      	lsrs	r0, r0, #1
 800083e:	4010      	ands	r0, r2
 8000840:	4318      	orrs	r0, r3
 8000842:	e7b9      	b.n	80007b8 <__aeabi_fadd+0x68>
 8000844:	2e00      	cmp	r6, #0
 8000846:	d100      	bne.n	800084a <__aeabi_fadd+0xfa>
 8000848:	e083      	b.n	8000952 <__aeabi_fadd+0x202>
 800084a:	1e51      	subs	r1, r2, #1
 800084c:	2a01      	cmp	r2, #1
 800084e:	d100      	bne.n	8000852 <__aeabi_fadd+0x102>
 8000850:	e0d8      	b.n	8000a04 <__aeabi_fadd+0x2b4>
 8000852:	2aff      	cmp	r2, #255	; 0xff
 8000854:	d045      	beq.n	80008e2 <__aeabi_fadd+0x192>
 8000856:	000a      	movs	r2, r1
 8000858:	e798      	b.n	800078c <__aeabi_fadd+0x3c>
 800085a:	27fe      	movs	r7, #254	; 0xfe
 800085c:	1c6a      	adds	r2, r5, #1
 800085e:	4217      	tst	r7, r2
 8000860:	d000      	beq.n	8000864 <__aeabi_fadd+0x114>
 8000862:	e086      	b.n	8000972 <__aeabi_fadd+0x222>
 8000864:	2d00      	cmp	r5, #0
 8000866:	d000      	beq.n	800086a <__aeabi_fadd+0x11a>
 8000868:	e0b7      	b.n	80009da <__aeabi_fadd+0x28a>
 800086a:	4643      	mov	r3, r8
 800086c:	2b00      	cmp	r3, #0
 800086e:	d100      	bne.n	8000872 <__aeabi_fadd+0x122>
 8000870:	e0f3      	b.n	8000a5a <__aeabi_fadd+0x30a>
 8000872:	2200      	movs	r2, #0
 8000874:	2e00      	cmp	r6, #0
 8000876:	d0b0      	beq.n	80007da <__aeabi_fadd+0x8a>
 8000878:	1b98      	subs	r0, r3, r6
 800087a:	0143      	lsls	r3, r0, #5
 800087c:	d400      	bmi.n	8000880 <__aeabi_fadd+0x130>
 800087e:	e0fa      	b.n	8000a76 <__aeabi_fadd+0x326>
 8000880:	4643      	mov	r3, r8
 8000882:	000c      	movs	r4, r1
 8000884:	1af0      	subs	r0, r6, r3
 8000886:	e797      	b.n	80007b8 <__aeabi_fadd+0x68>
 8000888:	2e00      	cmp	r6, #0
 800088a:	d100      	bne.n	800088e <__aeabi_fadd+0x13e>
 800088c:	e0c8      	b.n	8000a20 <__aeabi_fadd+0x2d0>
 800088e:	1e4a      	subs	r2, r1, #1
 8000890:	2901      	cmp	r1, #1
 8000892:	d100      	bne.n	8000896 <__aeabi_fadd+0x146>
 8000894:	e0ae      	b.n	80009f4 <__aeabi_fadd+0x2a4>
 8000896:	29ff      	cmp	r1, #255	; 0xff
 8000898:	d023      	beq.n	80008e2 <__aeabi_fadd+0x192>
 800089a:	0011      	movs	r1, r2
 800089c:	e7c1      	b.n	8000822 <__aeabi_fadd+0xd2>
 800089e:	2300      	movs	r3, #0
 80008a0:	22ff      	movs	r2, #255	; 0xff
 80008a2:	469c      	mov	ip, r3
 80008a4:	e799      	b.n	80007da <__aeabi_fadd+0x8a>
 80008a6:	21fe      	movs	r1, #254	; 0xfe
 80008a8:	1c6a      	adds	r2, r5, #1
 80008aa:	4211      	tst	r1, r2
 80008ac:	d077      	beq.n	800099e <__aeabi_fadd+0x24e>
 80008ae:	2aff      	cmp	r2, #255	; 0xff
 80008b0:	d0f5      	beq.n	800089e <__aeabi_fadd+0x14e>
 80008b2:	0015      	movs	r5, r2
 80008b4:	4446      	add	r6, r8
 80008b6:	0870      	lsrs	r0, r6, #1
 80008b8:	0743      	lsls	r3, r0, #29
 80008ba:	d000      	beq.n	80008be <__aeabi_fadd+0x16e>
 80008bc:	e77e      	b.n	80007bc <__aeabi_fadd+0x6c>
 80008be:	08c3      	lsrs	r3, r0, #3
 80008c0:	2dff      	cmp	r5, #255	; 0xff
 80008c2:	d00e      	beq.n	80008e2 <__aeabi_fadd+0x192>
 80008c4:	025b      	lsls	r3, r3, #9
 80008c6:	0a5b      	lsrs	r3, r3, #9
 80008c8:	469c      	mov	ip, r3
 80008ca:	b2ea      	uxtb	r2, r5
 80008cc:	e785      	b.n	80007da <__aeabi_fadd+0x8a>
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	d007      	beq.n	80008e2 <__aeabi_fadd+0x192>
 80008d2:	2280      	movs	r2, #128	; 0x80
 80008d4:	03d2      	lsls	r2, r2, #15
 80008d6:	4213      	tst	r3, r2
 80008d8:	d003      	beq.n	80008e2 <__aeabi_fadd+0x192>
 80008da:	4210      	tst	r0, r2
 80008dc:	d101      	bne.n	80008e2 <__aeabi_fadd+0x192>
 80008de:	000c      	movs	r4, r1
 80008e0:	0003      	movs	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d0db      	beq.n	800089e <__aeabi_fadd+0x14e>
 80008e6:	2080      	movs	r0, #128	; 0x80
 80008e8:	03c0      	lsls	r0, r0, #15
 80008ea:	4318      	orrs	r0, r3
 80008ec:	0240      	lsls	r0, r0, #9
 80008ee:	0a43      	lsrs	r3, r0, #9
 80008f0:	469c      	mov	ip, r3
 80008f2:	22ff      	movs	r2, #255	; 0xff
 80008f4:	e771      	b.n	80007da <__aeabi_fadd+0x8a>
 80008f6:	2900      	cmp	r1, #0
 80008f8:	d0d5      	beq.n	80008a6 <__aeabi_fadd+0x156>
 80008fa:	1b7a      	subs	r2, r7, r5
 80008fc:	2d00      	cmp	r5, #0
 80008fe:	d160      	bne.n	80009c2 <__aeabi_fadd+0x272>
 8000900:	4643      	mov	r3, r8
 8000902:	2b00      	cmp	r3, #0
 8000904:	d024      	beq.n	8000950 <__aeabi_fadd+0x200>
 8000906:	1e53      	subs	r3, r2, #1
 8000908:	2a01      	cmp	r2, #1
 800090a:	d073      	beq.n	80009f4 <__aeabi_fadd+0x2a4>
 800090c:	2aff      	cmp	r2, #255	; 0xff
 800090e:	d0e7      	beq.n	80008e0 <__aeabi_fadd+0x190>
 8000910:	001a      	movs	r2, r3
 8000912:	2a1b      	cmp	r2, #27
 8000914:	dc00      	bgt.n	8000918 <__aeabi_fadd+0x1c8>
 8000916:	e085      	b.n	8000a24 <__aeabi_fadd+0x2d4>
 8000918:	2001      	movs	r0, #1
 800091a:	003d      	movs	r5, r7
 800091c:	1980      	adds	r0, r0, r6
 800091e:	e785      	b.n	800082c <__aeabi_fadd+0xdc>
 8000920:	2320      	movs	r3, #32
 8000922:	003a      	movs	r2, r7
 8000924:	1b45      	subs	r5, r0, r5
 8000926:	0038      	movs	r0, r7
 8000928:	3501      	adds	r5, #1
 800092a:	40ea      	lsrs	r2, r5
 800092c:	1b5d      	subs	r5, r3, r5
 800092e:	40a8      	lsls	r0, r5
 8000930:	1e43      	subs	r3, r0, #1
 8000932:	4198      	sbcs	r0, r3
 8000934:	2500      	movs	r5, #0
 8000936:	4310      	orrs	r0, r2
 8000938:	e73e      	b.n	80007b8 <__aeabi_fadd+0x68>
 800093a:	2320      	movs	r3, #32
 800093c:	0030      	movs	r0, r6
 800093e:	1a9b      	subs	r3, r3, r2
 8000940:	0031      	movs	r1, r6
 8000942:	4098      	lsls	r0, r3
 8000944:	40d1      	lsrs	r1, r2
 8000946:	1e43      	subs	r3, r0, #1
 8000948:	4198      	sbcs	r0, r3
 800094a:	4308      	orrs	r0, r1
 800094c:	e722      	b.n	8000794 <__aeabi_fadd+0x44>
 800094e:	000c      	movs	r4, r1
 8000950:	0003      	movs	r3, r0
 8000952:	0015      	movs	r5, r2
 8000954:	e7b4      	b.n	80008c0 <__aeabi_fadd+0x170>
 8000956:	2fff      	cmp	r7, #255	; 0xff
 8000958:	d0c1      	beq.n	80008de <__aeabi_fadd+0x18e>
 800095a:	2380      	movs	r3, #128	; 0x80
 800095c:	4640      	mov	r0, r8
 800095e:	04db      	lsls	r3, r3, #19
 8000960:	4318      	orrs	r0, r3
 8000962:	4680      	mov	r8, r0
 8000964:	2a1b      	cmp	r2, #27
 8000966:	dd51      	ble.n	8000a0c <__aeabi_fadd+0x2bc>
 8000968:	2001      	movs	r0, #1
 800096a:	000c      	movs	r4, r1
 800096c:	003d      	movs	r5, r7
 800096e:	1a30      	subs	r0, r6, r0
 8000970:	e712      	b.n	8000798 <__aeabi_fadd+0x48>
 8000972:	4643      	mov	r3, r8
 8000974:	1b9f      	subs	r7, r3, r6
 8000976:	017b      	lsls	r3, r7, #5
 8000978:	d42b      	bmi.n	80009d2 <__aeabi_fadd+0x282>
 800097a:	2f00      	cmp	r7, #0
 800097c:	d000      	beq.n	8000980 <__aeabi_fadd+0x230>
 800097e:	e710      	b.n	80007a2 <__aeabi_fadd+0x52>
 8000980:	2300      	movs	r3, #0
 8000982:	2400      	movs	r4, #0
 8000984:	2200      	movs	r2, #0
 8000986:	469c      	mov	ip, r3
 8000988:	e727      	b.n	80007da <__aeabi_fadd+0x8a>
 800098a:	2320      	movs	r3, #32
 800098c:	0032      	movs	r2, r6
 800098e:	0030      	movs	r0, r6
 8000990:	40ca      	lsrs	r2, r1
 8000992:	1a59      	subs	r1, r3, r1
 8000994:	4088      	lsls	r0, r1
 8000996:	1e43      	subs	r3, r0, #1
 8000998:	4198      	sbcs	r0, r3
 800099a:	4310      	orrs	r0, r2
 800099c:	e745      	b.n	800082a <__aeabi_fadd+0xda>
 800099e:	2d00      	cmp	r5, #0
 80009a0:	d14a      	bne.n	8000a38 <__aeabi_fadd+0x2e8>
 80009a2:	4643      	mov	r3, r8
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d063      	beq.n	8000a70 <__aeabi_fadd+0x320>
 80009a8:	2200      	movs	r2, #0
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d100      	bne.n	80009b0 <__aeabi_fadd+0x260>
 80009ae:	e714      	b.n	80007da <__aeabi_fadd+0x8a>
 80009b0:	0030      	movs	r0, r6
 80009b2:	4440      	add	r0, r8
 80009b4:	0143      	lsls	r3, r0, #5
 80009b6:	d400      	bmi.n	80009ba <__aeabi_fadd+0x26a>
 80009b8:	e77e      	b.n	80008b8 <__aeabi_fadd+0x168>
 80009ba:	4b32      	ldr	r3, [pc, #200]	; (8000a84 <__aeabi_fadd+0x334>)
 80009bc:	3501      	adds	r5, #1
 80009be:	4018      	ands	r0, r3
 80009c0:	e77a      	b.n	80008b8 <__aeabi_fadd+0x168>
 80009c2:	2fff      	cmp	r7, #255	; 0xff
 80009c4:	d08c      	beq.n	80008e0 <__aeabi_fadd+0x190>
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	4641      	mov	r1, r8
 80009ca:	04db      	lsls	r3, r3, #19
 80009cc:	4319      	orrs	r1, r3
 80009ce:	4688      	mov	r8, r1
 80009d0:	e79f      	b.n	8000912 <__aeabi_fadd+0x1c2>
 80009d2:	4643      	mov	r3, r8
 80009d4:	000c      	movs	r4, r1
 80009d6:	1af7      	subs	r7, r6, r3
 80009d8:	e6e3      	b.n	80007a2 <__aeabi_fadd+0x52>
 80009da:	4642      	mov	r2, r8
 80009dc:	2a00      	cmp	r2, #0
 80009de:	d000      	beq.n	80009e2 <__aeabi_fadd+0x292>
 80009e0:	e775      	b.n	80008ce <__aeabi_fadd+0x17e>
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d000      	beq.n	80009e8 <__aeabi_fadd+0x298>
 80009e6:	e77a      	b.n	80008de <__aeabi_fadd+0x18e>
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	03db      	lsls	r3, r3, #15
 80009ec:	2400      	movs	r4, #0
 80009ee:	469c      	mov	ip, r3
 80009f0:	22ff      	movs	r2, #255	; 0xff
 80009f2:	e6f2      	b.n	80007da <__aeabi_fadd+0x8a>
 80009f4:	0030      	movs	r0, r6
 80009f6:	4440      	add	r0, r8
 80009f8:	2501      	movs	r5, #1
 80009fa:	0143      	lsls	r3, r0, #5
 80009fc:	d400      	bmi.n	8000a00 <__aeabi_fadd+0x2b0>
 80009fe:	e75b      	b.n	80008b8 <__aeabi_fadd+0x168>
 8000a00:	2502      	movs	r5, #2
 8000a02:	e718      	b.n	8000836 <__aeabi_fadd+0xe6>
 8000a04:	4643      	mov	r3, r8
 8000a06:	2501      	movs	r5, #1
 8000a08:	1b98      	subs	r0, r3, r6
 8000a0a:	e6c5      	b.n	8000798 <__aeabi_fadd+0x48>
 8000a0c:	2320      	movs	r3, #32
 8000a0e:	4644      	mov	r4, r8
 8000a10:	4640      	mov	r0, r8
 8000a12:	40d4      	lsrs	r4, r2
 8000a14:	1a9a      	subs	r2, r3, r2
 8000a16:	4090      	lsls	r0, r2
 8000a18:	1e43      	subs	r3, r0, #1
 8000a1a:	4198      	sbcs	r0, r3
 8000a1c:	4320      	orrs	r0, r4
 8000a1e:	e7a4      	b.n	800096a <__aeabi_fadd+0x21a>
 8000a20:	000d      	movs	r5, r1
 8000a22:	e74d      	b.n	80008c0 <__aeabi_fadd+0x170>
 8000a24:	2320      	movs	r3, #32
 8000a26:	4641      	mov	r1, r8
 8000a28:	4640      	mov	r0, r8
 8000a2a:	40d1      	lsrs	r1, r2
 8000a2c:	1a9a      	subs	r2, r3, r2
 8000a2e:	4090      	lsls	r0, r2
 8000a30:	1e43      	subs	r3, r0, #1
 8000a32:	4198      	sbcs	r0, r3
 8000a34:	4308      	orrs	r0, r1
 8000a36:	e770      	b.n	800091a <__aeabi_fadd+0x1ca>
 8000a38:	4642      	mov	r2, r8
 8000a3a:	2a00      	cmp	r2, #0
 8000a3c:	d100      	bne.n	8000a40 <__aeabi_fadd+0x2f0>
 8000a3e:	e74f      	b.n	80008e0 <__aeabi_fadd+0x190>
 8000a40:	2e00      	cmp	r6, #0
 8000a42:	d100      	bne.n	8000a46 <__aeabi_fadd+0x2f6>
 8000a44:	e74d      	b.n	80008e2 <__aeabi_fadd+0x192>
 8000a46:	2280      	movs	r2, #128	; 0x80
 8000a48:	03d2      	lsls	r2, r2, #15
 8000a4a:	4213      	tst	r3, r2
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fadd+0x300>
 8000a4e:	e748      	b.n	80008e2 <__aeabi_fadd+0x192>
 8000a50:	4210      	tst	r0, r2
 8000a52:	d000      	beq.n	8000a56 <__aeabi_fadd+0x306>
 8000a54:	e745      	b.n	80008e2 <__aeabi_fadd+0x192>
 8000a56:	0003      	movs	r3, r0
 8000a58:	e743      	b.n	80008e2 <__aeabi_fadd+0x192>
 8000a5a:	2e00      	cmp	r6, #0
 8000a5c:	d090      	beq.n	8000980 <__aeabi_fadd+0x230>
 8000a5e:	000c      	movs	r4, r1
 8000a60:	4684      	mov	ip, r0
 8000a62:	2200      	movs	r2, #0
 8000a64:	e6b9      	b.n	80007da <__aeabi_fadd+0x8a>
 8000a66:	4643      	mov	r3, r8
 8000a68:	000c      	movs	r4, r1
 8000a6a:	1af0      	subs	r0, r6, r3
 8000a6c:	3501      	adds	r5, #1
 8000a6e:	e693      	b.n	8000798 <__aeabi_fadd+0x48>
 8000a70:	4684      	mov	ip, r0
 8000a72:	2200      	movs	r2, #0
 8000a74:	e6b1      	b.n	80007da <__aeabi_fadd+0x8a>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	d000      	beq.n	8000a7c <__aeabi_fadd+0x32c>
 8000a7a:	e71d      	b.n	80008b8 <__aeabi_fadd+0x168>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	2400      	movs	r4, #0
 8000a80:	469c      	mov	ip, r3
 8000a82:	e6aa      	b.n	80007da <__aeabi_fadd+0x8a>
 8000a84:	fbffffff 	.word	0xfbffffff
 8000a88:	7dffffff 	.word	0x7dffffff

08000a8c <__aeabi_fdiv>:
 8000a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a8e:	464f      	mov	r7, r9
 8000a90:	4646      	mov	r6, r8
 8000a92:	46d6      	mov	lr, sl
 8000a94:	0245      	lsls	r5, r0, #9
 8000a96:	b5c0      	push	{r6, r7, lr}
 8000a98:	0047      	lsls	r7, r0, #1
 8000a9a:	1c0c      	adds	r4, r1, #0
 8000a9c:	0a6d      	lsrs	r5, r5, #9
 8000a9e:	0e3f      	lsrs	r7, r7, #24
 8000aa0:	0fc6      	lsrs	r6, r0, #31
 8000aa2:	2f00      	cmp	r7, #0
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_fdiv+0x1c>
 8000aa6:	e070      	b.n	8000b8a <__aeabi_fdiv+0xfe>
 8000aa8:	2fff      	cmp	r7, #255	; 0xff
 8000aaa:	d100      	bne.n	8000aae <__aeabi_fdiv+0x22>
 8000aac:	e075      	b.n	8000b9a <__aeabi_fdiv+0x10e>
 8000aae:	00eb      	lsls	r3, r5, #3
 8000ab0:	2580      	movs	r5, #128	; 0x80
 8000ab2:	04ed      	lsls	r5, r5, #19
 8000ab4:	431d      	orrs	r5, r3
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	4699      	mov	r9, r3
 8000aba:	469a      	mov	sl, r3
 8000abc:	3f7f      	subs	r7, #127	; 0x7f
 8000abe:	0260      	lsls	r0, r4, #9
 8000ac0:	0a43      	lsrs	r3, r0, #9
 8000ac2:	4698      	mov	r8, r3
 8000ac4:	0063      	lsls	r3, r4, #1
 8000ac6:	0e1b      	lsrs	r3, r3, #24
 8000ac8:	0fe4      	lsrs	r4, r4, #31
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d04e      	beq.n	8000b6c <__aeabi_fdiv+0xe0>
 8000ace:	2bff      	cmp	r3, #255	; 0xff
 8000ad0:	d046      	beq.n	8000b60 <__aeabi_fdiv+0xd4>
 8000ad2:	4642      	mov	r2, r8
 8000ad4:	00d0      	lsls	r0, r2, #3
 8000ad6:	2280      	movs	r2, #128	; 0x80
 8000ad8:	04d2      	lsls	r2, r2, #19
 8000ada:	4302      	orrs	r2, r0
 8000adc:	4690      	mov	r8, r2
 8000ade:	2200      	movs	r2, #0
 8000ae0:	3b7f      	subs	r3, #127	; 0x7f
 8000ae2:	0031      	movs	r1, r6
 8000ae4:	1aff      	subs	r7, r7, r3
 8000ae6:	464b      	mov	r3, r9
 8000ae8:	4061      	eors	r1, r4
 8000aea:	b2c9      	uxtb	r1, r1
 8000aec:	4313      	orrs	r3, r2
 8000aee:	2b0f      	cmp	r3, #15
 8000af0:	d900      	bls.n	8000af4 <__aeabi_fdiv+0x68>
 8000af2:	e0b5      	b.n	8000c60 <__aeabi_fdiv+0x1d4>
 8000af4:	486e      	ldr	r0, [pc, #440]	; (8000cb0 <__aeabi_fdiv+0x224>)
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	58c3      	ldr	r3, [r0, r3]
 8000afa:	469f      	mov	pc, r3
 8000afc:	2300      	movs	r3, #0
 8000afe:	4698      	mov	r8, r3
 8000b00:	0026      	movs	r6, r4
 8000b02:	4645      	mov	r5, r8
 8000b04:	4692      	mov	sl, r2
 8000b06:	4653      	mov	r3, sl
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d100      	bne.n	8000b0e <__aeabi_fdiv+0x82>
 8000b0c:	e089      	b.n	8000c22 <__aeabi_fdiv+0x196>
 8000b0e:	2b03      	cmp	r3, #3
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fdiv+0x88>
 8000b12:	e09e      	b.n	8000c52 <__aeabi_fdiv+0x1c6>
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d018      	beq.n	8000b4a <__aeabi_fdiv+0xbe>
 8000b18:	003b      	movs	r3, r7
 8000b1a:	337f      	adds	r3, #127	; 0x7f
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	dd69      	ble.n	8000bf4 <__aeabi_fdiv+0x168>
 8000b20:	076a      	lsls	r2, r5, #29
 8000b22:	d004      	beq.n	8000b2e <__aeabi_fdiv+0xa2>
 8000b24:	220f      	movs	r2, #15
 8000b26:	402a      	ands	r2, r5
 8000b28:	2a04      	cmp	r2, #4
 8000b2a:	d000      	beq.n	8000b2e <__aeabi_fdiv+0xa2>
 8000b2c:	3504      	adds	r5, #4
 8000b2e:	012a      	lsls	r2, r5, #4
 8000b30:	d503      	bpl.n	8000b3a <__aeabi_fdiv+0xae>
 8000b32:	4b60      	ldr	r3, [pc, #384]	; (8000cb4 <__aeabi_fdiv+0x228>)
 8000b34:	401d      	ands	r5, r3
 8000b36:	003b      	movs	r3, r7
 8000b38:	3380      	adds	r3, #128	; 0x80
 8000b3a:	2bfe      	cmp	r3, #254	; 0xfe
 8000b3c:	dd00      	ble.n	8000b40 <__aeabi_fdiv+0xb4>
 8000b3e:	e070      	b.n	8000c22 <__aeabi_fdiv+0x196>
 8000b40:	01ad      	lsls	r5, r5, #6
 8000b42:	0a6d      	lsrs	r5, r5, #9
 8000b44:	b2d8      	uxtb	r0, r3
 8000b46:	e002      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000b48:	000e      	movs	r6, r1
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	2500      	movs	r5, #0
 8000b4e:	05c0      	lsls	r0, r0, #23
 8000b50:	4328      	orrs	r0, r5
 8000b52:	07f6      	lsls	r6, r6, #31
 8000b54:	4330      	orrs	r0, r6
 8000b56:	bce0      	pop	{r5, r6, r7}
 8000b58:	46ba      	mov	sl, r7
 8000b5a:	46b1      	mov	r9, r6
 8000b5c:	46a8      	mov	r8, r5
 8000b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b60:	4643      	mov	r3, r8
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d13f      	bne.n	8000be6 <__aeabi_fdiv+0x15a>
 8000b66:	2202      	movs	r2, #2
 8000b68:	3fff      	subs	r7, #255	; 0xff
 8000b6a:	e003      	b.n	8000b74 <__aeabi_fdiv+0xe8>
 8000b6c:	4643      	mov	r3, r8
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d12d      	bne.n	8000bce <__aeabi_fdiv+0x142>
 8000b72:	2201      	movs	r2, #1
 8000b74:	0031      	movs	r1, r6
 8000b76:	464b      	mov	r3, r9
 8000b78:	4061      	eors	r1, r4
 8000b7a:	b2c9      	uxtb	r1, r1
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	2b0f      	cmp	r3, #15
 8000b80:	d834      	bhi.n	8000bec <__aeabi_fdiv+0x160>
 8000b82:	484d      	ldr	r0, [pc, #308]	; (8000cb8 <__aeabi_fdiv+0x22c>)
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	58c3      	ldr	r3, [r0, r3]
 8000b88:	469f      	mov	pc, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d113      	bne.n	8000bb6 <__aeabi_fdiv+0x12a>
 8000b8e:	2304      	movs	r3, #4
 8000b90:	4699      	mov	r9, r3
 8000b92:	3b03      	subs	r3, #3
 8000b94:	2700      	movs	r7, #0
 8000b96:	469a      	mov	sl, r3
 8000b98:	e791      	b.n	8000abe <__aeabi_fdiv+0x32>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d105      	bne.n	8000baa <__aeabi_fdiv+0x11e>
 8000b9e:	2308      	movs	r3, #8
 8000ba0:	4699      	mov	r9, r3
 8000ba2:	3b06      	subs	r3, #6
 8000ba4:	27ff      	movs	r7, #255	; 0xff
 8000ba6:	469a      	mov	sl, r3
 8000ba8:	e789      	b.n	8000abe <__aeabi_fdiv+0x32>
 8000baa:	230c      	movs	r3, #12
 8000bac:	4699      	mov	r9, r3
 8000bae:	3b09      	subs	r3, #9
 8000bb0:	27ff      	movs	r7, #255	; 0xff
 8000bb2:	469a      	mov	sl, r3
 8000bb4:	e783      	b.n	8000abe <__aeabi_fdiv+0x32>
 8000bb6:	0028      	movs	r0, r5
 8000bb8:	f002 faa0 	bl	80030fc <__clzsi2>
 8000bbc:	2776      	movs	r7, #118	; 0x76
 8000bbe:	1f43      	subs	r3, r0, #5
 8000bc0:	409d      	lsls	r5, r3
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	427f      	negs	r7, r7
 8000bc6:	4699      	mov	r9, r3
 8000bc8:	469a      	mov	sl, r3
 8000bca:	1a3f      	subs	r7, r7, r0
 8000bcc:	e777      	b.n	8000abe <__aeabi_fdiv+0x32>
 8000bce:	4640      	mov	r0, r8
 8000bd0:	f002 fa94 	bl	80030fc <__clzsi2>
 8000bd4:	4642      	mov	r2, r8
 8000bd6:	1f43      	subs	r3, r0, #5
 8000bd8:	409a      	lsls	r2, r3
 8000bda:	2376      	movs	r3, #118	; 0x76
 8000bdc:	425b      	negs	r3, r3
 8000bde:	4690      	mov	r8, r2
 8000be0:	1a1b      	subs	r3, r3, r0
 8000be2:	2200      	movs	r2, #0
 8000be4:	e77d      	b.n	8000ae2 <__aeabi_fdiv+0x56>
 8000be6:	23ff      	movs	r3, #255	; 0xff
 8000be8:	2203      	movs	r2, #3
 8000bea:	e77a      	b.n	8000ae2 <__aeabi_fdiv+0x56>
 8000bec:	000e      	movs	r6, r1
 8000bee:	20ff      	movs	r0, #255	; 0xff
 8000bf0:	2500      	movs	r5, #0
 8000bf2:	e7ac      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	1ac0      	subs	r0, r0, r3
 8000bf8:	281b      	cmp	r0, #27
 8000bfa:	dca6      	bgt.n	8000b4a <__aeabi_fdiv+0xbe>
 8000bfc:	379e      	adds	r7, #158	; 0x9e
 8000bfe:	002a      	movs	r2, r5
 8000c00:	40bd      	lsls	r5, r7
 8000c02:	40c2      	lsrs	r2, r0
 8000c04:	1e6b      	subs	r3, r5, #1
 8000c06:	419d      	sbcs	r5, r3
 8000c08:	4315      	orrs	r5, r2
 8000c0a:	076b      	lsls	r3, r5, #29
 8000c0c:	d004      	beq.n	8000c18 <__aeabi_fdiv+0x18c>
 8000c0e:	230f      	movs	r3, #15
 8000c10:	402b      	ands	r3, r5
 8000c12:	2b04      	cmp	r3, #4
 8000c14:	d000      	beq.n	8000c18 <__aeabi_fdiv+0x18c>
 8000c16:	3504      	adds	r5, #4
 8000c18:	016b      	lsls	r3, r5, #5
 8000c1a:	d544      	bpl.n	8000ca6 <__aeabi_fdiv+0x21a>
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	2500      	movs	r5, #0
 8000c20:	e795      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000c22:	20ff      	movs	r0, #255	; 0xff
 8000c24:	2500      	movs	r5, #0
 8000c26:	e792      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000c28:	2580      	movs	r5, #128	; 0x80
 8000c2a:	2600      	movs	r6, #0
 8000c2c:	20ff      	movs	r0, #255	; 0xff
 8000c2e:	03ed      	lsls	r5, r5, #15
 8000c30:	e78d      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000c32:	2300      	movs	r3, #0
 8000c34:	4698      	mov	r8, r3
 8000c36:	2080      	movs	r0, #128	; 0x80
 8000c38:	03c0      	lsls	r0, r0, #15
 8000c3a:	4205      	tst	r5, r0
 8000c3c:	d009      	beq.n	8000c52 <__aeabi_fdiv+0x1c6>
 8000c3e:	4643      	mov	r3, r8
 8000c40:	4203      	tst	r3, r0
 8000c42:	d106      	bne.n	8000c52 <__aeabi_fdiv+0x1c6>
 8000c44:	4645      	mov	r5, r8
 8000c46:	4305      	orrs	r5, r0
 8000c48:	026d      	lsls	r5, r5, #9
 8000c4a:	0026      	movs	r6, r4
 8000c4c:	20ff      	movs	r0, #255	; 0xff
 8000c4e:	0a6d      	lsrs	r5, r5, #9
 8000c50:	e77d      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000c52:	2080      	movs	r0, #128	; 0x80
 8000c54:	03c0      	lsls	r0, r0, #15
 8000c56:	4305      	orrs	r5, r0
 8000c58:	026d      	lsls	r5, r5, #9
 8000c5a:	20ff      	movs	r0, #255	; 0xff
 8000c5c:	0a6d      	lsrs	r5, r5, #9
 8000c5e:	e776      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000c60:	4642      	mov	r2, r8
 8000c62:	016b      	lsls	r3, r5, #5
 8000c64:	0150      	lsls	r0, r2, #5
 8000c66:	4283      	cmp	r3, r0
 8000c68:	d219      	bcs.n	8000c9e <__aeabi_fdiv+0x212>
 8000c6a:	221b      	movs	r2, #27
 8000c6c:	2500      	movs	r5, #0
 8000c6e:	3f01      	subs	r7, #1
 8000c70:	2601      	movs	r6, #1
 8000c72:	001c      	movs	r4, r3
 8000c74:	006d      	lsls	r5, r5, #1
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	2c00      	cmp	r4, #0
 8000c7a:	db01      	blt.n	8000c80 <__aeabi_fdiv+0x1f4>
 8000c7c:	4298      	cmp	r0, r3
 8000c7e:	d801      	bhi.n	8000c84 <__aeabi_fdiv+0x1f8>
 8000c80:	1a1b      	subs	r3, r3, r0
 8000c82:	4335      	orrs	r5, r6
 8000c84:	3a01      	subs	r2, #1
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d1f3      	bne.n	8000c72 <__aeabi_fdiv+0x1e6>
 8000c8a:	1e5a      	subs	r2, r3, #1
 8000c8c:	4193      	sbcs	r3, r2
 8000c8e:	431d      	orrs	r5, r3
 8000c90:	003b      	movs	r3, r7
 8000c92:	337f      	adds	r3, #127	; 0x7f
 8000c94:	000e      	movs	r6, r1
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	dd00      	ble.n	8000c9c <__aeabi_fdiv+0x210>
 8000c9a:	e741      	b.n	8000b20 <__aeabi_fdiv+0x94>
 8000c9c:	e7aa      	b.n	8000bf4 <__aeabi_fdiv+0x168>
 8000c9e:	221a      	movs	r2, #26
 8000ca0:	2501      	movs	r5, #1
 8000ca2:	1a1b      	subs	r3, r3, r0
 8000ca4:	e7e4      	b.n	8000c70 <__aeabi_fdiv+0x1e4>
 8000ca6:	01ad      	lsls	r5, r5, #6
 8000ca8:	2000      	movs	r0, #0
 8000caa:	0a6d      	lsrs	r5, r5, #9
 8000cac:	e74f      	b.n	8000b4e <__aeabi_fdiv+0xc2>
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	08009a2c 	.word	0x08009a2c
 8000cb4:	f7ffffff 	.word	0xf7ffffff
 8000cb8:	08009a6c 	.word	0x08009a6c

08000cbc <__eqsf2>:
 8000cbc:	b570      	push	{r4, r5, r6, lr}
 8000cbe:	0042      	lsls	r2, r0, #1
 8000cc0:	0245      	lsls	r5, r0, #9
 8000cc2:	024e      	lsls	r6, r1, #9
 8000cc4:	004c      	lsls	r4, r1, #1
 8000cc6:	0fc3      	lsrs	r3, r0, #31
 8000cc8:	0a6d      	lsrs	r5, r5, #9
 8000cca:	2001      	movs	r0, #1
 8000ccc:	0e12      	lsrs	r2, r2, #24
 8000cce:	0a76      	lsrs	r6, r6, #9
 8000cd0:	0e24      	lsrs	r4, r4, #24
 8000cd2:	0fc9      	lsrs	r1, r1, #31
 8000cd4:	2aff      	cmp	r2, #255	; 0xff
 8000cd6:	d006      	beq.n	8000ce6 <__eqsf2+0x2a>
 8000cd8:	2cff      	cmp	r4, #255	; 0xff
 8000cda:	d003      	beq.n	8000ce4 <__eqsf2+0x28>
 8000cdc:	42a2      	cmp	r2, r4
 8000cde:	d101      	bne.n	8000ce4 <__eqsf2+0x28>
 8000ce0:	42b5      	cmp	r5, r6
 8000ce2:	d006      	beq.n	8000cf2 <__eqsf2+0x36>
 8000ce4:	bd70      	pop	{r4, r5, r6, pc}
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d1fc      	bne.n	8000ce4 <__eqsf2+0x28>
 8000cea:	2cff      	cmp	r4, #255	; 0xff
 8000cec:	d1fa      	bne.n	8000ce4 <__eqsf2+0x28>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d1f8      	bne.n	8000ce4 <__eqsf2+0x28>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d006      	beq.n	8000d04 <__eqsf2+0x48>
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	d1f3      	bne.n	8000ce4 <__eqsf2+0x28>
 8000cfc:	0028      	movs	r0, r5
 8000cfe:	1e43      	subs	r3, r0, #1
 8000d00:	4198      	sbcs	r0, r3
 8000d02:	e7ef      	b.n	8000ce4 <__eqsf2+0x28>
 8000d04:	2000      	movs	r0, #0
 8000d06:	e7ed      	b.n	8000ce4 <__eqsf2+0x28>

08000d08 <__gesf2>:
 8000d08:	b570      	push	{r4, r5, r6, lr}
 8000d0a:	0042      	lsls	r2, r0, #1
 8000d0c:	0245      	lsls	r5, r0, #9
 8000d0e:	024e      	lsls	r6, r1, #9
 8000d10:	004c      	lsls	r4, r1, #1
 8000d12:	0fc3      	lsrs	r3, r0, #31
 8000d14:	0a6d      	lsrs	r5, r5, #9
 8000d16:	0e12      	lsrs	r2, r2, #24
 8000d18:	0a76      	lsrs	r6, r6, #9
 8000d1a:	0e24      	lsrs	r4, r4, #24
 8000d1c:	0fc8      	lsrs	r0, r1, #31
 8000d1e:	2aff      	cmp	r2, #255	; 0xff
 8000d20:	d01b      	beq.n	8000d5a <__gesf2+0x52>
 8000d22:	2cff      	cmp	r4, #255	; 0xff
 8000d24:	d00e      	beq.n	8000d44 <__gesf2+0x3c>
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d11b      	bne.n	8000d62 <__gesf2+0x5a>
 8000d2a:	2c00      	cmp	r4, #0
 8000d2c:	d101      	bne.n	8000d32 <__gesf2+0x2a>
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d01c      	beq.n	8000d6c <__gesf2+0x64>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d00c      	beq.n	8000d50 <__gesf2+0x48>
 8000d36:	4283      	cmp	r3, r0
 8000d38:	d01c      	beq.n	8000d74 <__gesf2+0x6c>
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	1e58      	subs	r0, r3, #1
 8000d3e:	4008      	ands	r0, r1
 8000d40:	3801      	subs	r0, #1
 8000d42:	bd70      	pop	{r4, r5, r6, pc}
 8000d44:	2e00      	cmp	r6, #0
 8000d46:	d122      	bne.n	8000d8e <__gesf2+0x86>
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	d1f4      	bne.n	8000d36 <__gesf2+0x2e>
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d1f2      	bne.n	8000d36 <__gesf2+0x2e>
 8000d50:	2800      	cmp	r0, #0
 8000d52:	d1f6      	bne.n	8000d42 <__gesf2+0x3a>
 8000d54:	2001      	movs	r0, #1
 8000d56:	4240      	negs	r0, r0
 8000d58:	e7f3      	b.n	8000d42 <__gesf2+0x3a>
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d117      	bne.n	8000d8e <__gesf2+0x86>
 8000d5e:	2cff      	cmp	r4, #255	; 0xff
 8000d60:	d0f0      	beq.n	8000d44 <__gesf2+0x3c>
 8000d62:	2c00      	cmp	r4, #0
 8000d64:	d1e7      	bne.n	8000d36 <__gesf2+0x2e>
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d1e5      	bne.n	8000d36 <__gesf2+0x2e>
 8000d6a:	e7e6      	b.n	8000d3a <__gesf2+0x32>
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	2d00      	cmp	r5, #0
 8000d70:	d0e7      	beq.n	8000d42 <__gesf2+0x3a>
 8000d72:	e7e2      	b.n	8000d3a <__gesf2+0x32>
 8000d74:	42a2      	cmp	r2, r4
 8000d76:	dc05      	bgt.n	8000d84 <__gesf2+0x7c>
 8000d78:	dbea      	blt.n	8000d50 <__gesf2+0x48>
 8000d7a:	42b5      	cmp	r5, r6
 8000d7c:	d802      	bhi.n	8000d84 <__gesf2+0x7c>
 8000d7e:	d3e7      	bcc.n	8000d50 <__gesf2+0x48>
 8000d80:	2000      	movs	r0, #0
 8000d82:	e7de      	b.n	8000d42 <__gesf2+0x3a>
 8000d84:	4243      	negs	r3, r0
 8000d86:	4158      	adcs	r0, r3
 8000d88:	0040      	lsls	r0, r0, #1
 8000d8a:	3801      	subs	r0, #1
 8000d8c:	e7d9      	b.n	8000d42 <__gesf2+0x3a>
 8000d8e:	2002      	movs	r0, #2
 8000d90:	4240      	negs	r0, r0
 8000d92:	e7d6      	b.n	8000d42 <__gesf2+0x3a>

08000d94 <__lesf2>:
 8000d94:	b570      	push	{r4, r5, r6, lr}
 8000d96:	0042      	lsls	r2, r0, #1
 8000d98:	0245      	lsls	r5, r0, #9
 8000d9a:	024e      	lsls	r6, r1, #9
 8000d9c:	004c      	lsls	r4, r1, #1
 8000d9e:	0fc3      	lsrs	r3, r0, #31
 8000da0:	0a6d      	lsrs	r5, r5, #9
 8000da2:	0e12      	lsrs	r2, r2, #24
 8000da4:	0a76      	lsrs	r6, r6, #9
 8000da6:	0e24      	lsrs	r4, r4, #24
 8000da8:	0fc8      	lsrs	r0, r1, #31
 8000daa:	2aff      	cmp	r2, #255	; 0xff
 8000dac:	d00b      	beq.n	8000dc6 <__lesf2+0x32>
 8000dae:	2cff      	cmp	r4, #255	; 0xff
 8000db0:	d00d      	beq.n	8000dce <__lesf2+0x3a>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	d11f      	bne.n	8000df6 <__lesf2+0x62>
 8000db6:	2c00      	cmp	r4, #0
 8000db8:	d116      	bne.n	8000de8 <__lesf2+0x54>
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d114      	bne.n	8000de8 <__lesf2+0x54>
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	2d00      	cmp	r5, #0
 8000dc2:	d010      	beq.n	8000de6 <__lesf2+0x52>
 8000dc4:	e009      	b.n	8000dda <__lesf2+0x46>
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d10c      	bne.n	8000de4 <__lesf2+0x50>
 8000dca:	2cff      	cmp	r4, #255	; 0xff
 8000dcc:	d113      	bne.n	8000df6 <__lesf2+0x62>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	d108      	bne.n	8000de4 <__lesf2+0x50>
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d008      	beq.n	8000de8 <__lesf2+0x54>
 8000dd6:	4283      	cmp	r3, r0
 8000dd8:	d012      	beq.n	8000e00 <__lesf2+0x6c>
 8000dda:	2102      	movs	r1, #2
 8000ddc:	1e58      	subs	r0, r3, #1
 8000dde:	4008      	ands	r0, r1
 8000de0:	3801      	subs	r0, #1
 8000de2:	e000      	b.n	8000de6 <__lesf2+0x52>
 8000de4:	2002      	movs	r0, #2
 8000de6:	bd70      	pop	{r4, r5, r6, pc}
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d1f4      	bne.n	8000dd6 <__lesf2+0x42>
 8000dec:	2800      	cmp	r0, #0
 8000dee:	d1fa      	bne.n	8000de6 <__lesf2+0x52>
 8000df0:	2001      	movs	r0, #1
 8000df2:	4240      	negs	r0, r0
 8000df4:	e7f7      	b.n	8000de6 <__lesf2+0x52>
 8000df6:	2c00      	cmp	r4, #0
 8000df8:	d1ed      	bne.n	8000dd6 <__lesf2+0x42>
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d1eb      	bne.n	8000dd6 <__lesf2+0x42>
 8000dfe:	e7ec      	b.n	8000dda <__lesf2+0x46>
 8000e00:	42a2      	cmp	r2, r4
 8000e02:	dc05      	bgt.n	8000e10 <__lesf2+0x7c>
 8000e04:	dbf2      	blt.n	8000dec <__lesf2+0x58>
 8000e06:	42b5      	cmp	r5, r6
 8000e08:	d802      	bhi.n	8000e10 <__lesf2+0x7c>
 8000e0a:	d3ef      	bcc.n	8000dec <__lesf2+0x58>
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	e7ea      	b.n	8000de6 <__lesf2+0x52>
 8000e10:	4243      	negs	r3, r0
 8000e12:	4158      	adcs	r0, r3
 8000e14:	0040      	lsls	r0, r0, #1
 8000e16:	3801      	subs	r0, #1
 8000e18:	e7e5      	b.n	8000de6 <__lesf2+0x52>
 8000e1a:	46c0      	nop			; (mov r8, r8)

08000e1c <__aeabi_fmul>:
 8000e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1e:	464f      	mov	r7, r9
 8000e20:	4646      	mov	r6, r8
 8000e22:	46d6      	mov	lr, sl
 8000e24:	0244      	lsls	r4, r0, #9
 8000e26:	0045      	lsls	r5, r0, #1
 8000e28:	b5c0      	push	{r6, r7, lr}
 8000e2a:	0a64      	lsrs	r4, r4, #9
 8000e2c:	1c0f      	adds	r7, r1, #0
 8000e2e:	0e2d      	lsrs	r5, r5, #24
 8000e30:	0fc6      	lsrs	r6, r0, #31
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d100      	bne.n	8000e38 <__aeabi_fmul+0x1c>
 8000e36:	e08d      	b.n	8000f54 <__aeabi_fmul+0x138>
 8000e38:	2dff      	cmp	r5, #255	; 0xff
 8000e3a:	d100      	bne.n	8000e3e <__aeabi_fmul+0x22>
 8000e3c:	e092      	b.n	8000f64 <__aeabi_fmul+0x148>
 8000e3e:	2300      	movs	r3, #0
 8000e40:	2080      	movs	r0, #128	; 0x80
 8000e42:	4699      	mov	r9, r3
 8000e44:	469a      	mov	sl, r3
 8000e46:	00e4      	lsls	r4, r4, #3
 8000e48:	04c0      	lsls	r0, r0, #19
 8000e4a:	4304      	orrs	r4, r0
 8000e4c:	3d7f      	subs	r5, #127	; 0x7f
 8000e4e:	0278      	lsls	r0, r7, #9
 8000e50:	0a43      	lsrs	r3, r0, #9
 8000e52:	4698      	mov	r8, r3
 8000e54:	007b      	lsls	r3, r7, #1
 8000e56:	0e1b      	lsrs	r3, r3, #24
 8000e58:	0fff      	lsrs	r7, r7, #31
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_fmul+0x44>
 8000e5e:	e070      	b.n	8000f42 <__aeabi_fmul+0x126>
 8000e60:	2bff      	cmp	r3, #255	; 0xff
 8000e62:	d100      	bne.n	8000e66 <__aeabi_fmul+0x4a>
 8000e64:	e086      	b.n	8000f74 <__aeabi_fmul+0x158>
 8000e66:	4642      	mov	r2, r8
 8000e68:	00d0      	lsls	r0, r2, #3
 8000e6a:	2280      	movs	r2, #128	; 0x80
 8000e6c:	3b7f      	subs	r3, #127	; 0x7f
 8000e6e:	18ed      	adds	r5, r5, r3
 8000e70:	2300      	movs	r3, #0
 8000e72:	04d2      	lsls	r2, r2, #19
 8000e74:	4302      	orrs	r2, r0
 8000e76:	4690      	mov	r8, r2
 8000e78:	469c      	mov	ip, r3
 8000e7a:	0031      	movs	r1, r6
 8000e7c:	464b      	mov	r3, r9
 8000e7e:	4079      	eors	r1, r7
 8000e80:	1c68      	adds	r0, r5, #1
 8000e82:	2b0f      	cmp	r3, #15
 8000e84:	d81c      	bhi.n	8000ec0 <__aeabi_fmul+0xa4>
 8000e86:	4a76      	ldr	r2, [pc, #472]	; (8001060 <__aeabi_fmul+0x244>)
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	58d3      	ldr	r3, [r2, r3]
 8000e8c:	469f      	mov	pc, r3
 8000e8e:	0039      	movs	r1, r7
 8000e90:	4644      	mov	r4, r8
 8000e92:	46e2      	mov	sl, ip
 8000e94:	4653      	mov	r3, sl
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d00f      	beq.n	8000eba <__aeabi_fmul+0x9e>
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_fmul+0x84>
 8000e9e:	e0d7      	b.n	8001050 <__aeabi_fmul+0x234>
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d137      	bne.n	8000f14 <__aeabi_fmul+0xf8>
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	2400      	movs	r4, #0
 8000ea8:	05c0      	lsls	r0, r0, #23
 8000eaa:	4320      	orrs	r0, r4
 8000eac:	07c9      	lsls	r1, r1, #31
 8000eae:	4308      	orrs	r0, r1
 8000eb0:	bce0      	pop	{r5, r6, r7}
 8000eb2:	46ba      	mov	sl, r7
 8000eb4:	46b1      	mov	r9, r6
 8000eb6:	46a8      	mov	r8, r5
 8000eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eba:	20ff      	movs	r0, #255	; 0xff
 8000ebc:	2400      	movs	r4, #0
 8000ebe:	e7f3      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8000ec0:	0c26      	lsrs	r6, r4, #16
 8000ec2:	0424      	lsls	r4, r4, #16
 8000ec4:	0c22      	lsrs	r2, r4, #16
 8000ec6:	4644      	mov	r4, r8
 8000ec8:	0424      	lsls	r4, r4, #16
 8000eca:	0c24      	lsrs	r4, r4, #16
 8000ecc:	4643      	mov	r3, r8
 8000ece:	0027      	movs	r7, r4
 8000ed0:	0c1b      	lsrs	r3, r3, #16
 8000ed2:	4357      	muls	r7, r2
 8000ed4:	4374      	muls	r4, r6
 8000ed6:	435a      	muls	r2, r3
 8000ed8:	435e      	muls	r6, r3
 8000eda:	1912      	adds	r2, r2, r4
 8000edc:	0c3b      	lsrs	r3, r7, #16
 8000ede:	189b      	adds	r3, r3, r2
 8000ee0:	429c      	cmp	r4, r3
 8000ee2:	d903      	bls.n	8000eec <__aeabi_fmul+0xd0>
 8000ee4:	2280      	movs	r2, #128	; 0x80
 8000ee6:	0252      	lsls	r2, r2, #9
 8000ee8:	4694      	mov	ip, r2
 8000eea:	4466      	add	r6, ip
 8000eec:	043f      	lsls	r7, r7, #16
 8000eee:	041a      	lsls	r2, r3, #16
 8000ef0:	0c3f      	lsrs	r7, r7, #16
 8000ef2:	19d2      	adds	r2, r2, r7
 8000ef4:	0194      	lsls	r4, r2, #6
 8000ef6:	1e67      	subs	r7, r4, #1
 8000ef8:	41bc      	sbcs	r4, r7
 8000efa:	0c1b      	lsrs	r3, r3, #16
 8000efc:	0e92      	lsrs	r2, r2, #26
 8000efe:	199b      	adds	r3, r3, r6
 8000f00:	4314      	orrs	r4, r2
 8000f02:	019b      	lsls	r3, r3, #6
 8000f04:	431c      	orrs	r4, r3
 8000f06:	011b      	lsls	r3, r3, #4
 8000f08:	d400      	bmi.n	8000f0c <__aeabi_fmul+0xf0>
 8000f0a:	e09b      	b.n	8001044 <__aeabi_fmul+0x228>
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	0862      	lsrs	r2, r4, #1
 8000f10:	401c      	ands	r4, r3
 8000f12:	4314      	orrs	r4, r2
 8000f14:	0002      	movs	r2, r0
 8000f16:	327f      	adds	r2, #127	; 0x7f
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	dd64      	ble.n	8000fe6 <__aeabi_fmul+0x1ca>
 8000f1c:	0763      	lsls	r3, r4, #29
 8000f1e:	d004      	beq.n	8000f2a <__aeabi_fmul+0x10e>
 8000f20:	230f      	movs	r3, #15
 8000f22:	4023      	ands	r3, r4
 8000f24:	2b04      	cmp	r3, #4
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fmul+0x10e>
 8000f28:	3404      	adds	r4, #4
 8000f2a:	0123      	lsls	r3, r4, #4
 8000f2c:	d503      	bpl.n	8000f36 <__aeabi_fmul+0x11a>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	4b4c      	ldr	r3, [pc, #304]	; (8001064 <__aeabi_fmul+0x248>)
 8000f32:	3280      	adds	r2, #128	; 0x80
 8000f34:	401c      	ands	r4, r3
 8000f36:	2afe      	cmp	r2, #254	; 0xfe
 8000f38:	dcbf      	bgt.n	8000eba <__aeabi_fmul+0x9e>
 8000f3a:	01a4      	lsls	r4, r4, #6
 8000f3c:	0a64      	lsrs	r4, r4, #9
 8000f3e:	b2d0      	uxtb	r0, r2
 8000f40:	e7b2      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8000f42:	4643      	mov	r3, r8
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d13d      	bne.n	8000fc4 <__aeabi_fmul+0x1a8>
 8000f48:	464a      	mov	r2, r9
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	4691      	mov	r9, r2
 8000f50:	469c      	mov	ip, r3
 8000f52:	e792      	b.n	8000e7a <__aeabi_fmul+0x5e>
 8000f54:	2c00      	cmp	r4, #0
 8000f56:	d129      	bne.n	8000fac <__aeabi_fmul+0x190>
 8000f58:	2304      	movs	r3, #4
 8000f5a:	4699      	mov	r9, r3
 8000f5c:	3b03      	subs	r3, #3
 8000f5e:	2500      	movs	r5, #0
 8000f60:	469a      	mov	sl, r3
 8000f62:	e774      	b.n	8000e4e <__aeabi_fmul+0x32>
 8000f64:	2c00      	cmp	r4, #0
 8000f66:	d11b      	bne.n	8000fa0 <__aeabi_fmul+0x184>
 8000f68:	2308      	movs	r3, #8
 8000f6a:	4699      	mov	r9, r3
 8000f6c:	3b06      	subs	r3, #6
 8000f6e:	25ff      	movs	r5, #255	; 0xff
 8000f70:	469a      	mov	sl, r3
 8000f72:	e76c      	b.n	8000e4e <__aeabi_fmul+0x32>
 8000f74:	4643      	mov	r3, r8
 8000f76:	35ff      	adds	r5, #255	; 0xff
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d10b      	bne.n	8000f94 <__aeabi_fmul+0x178>
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	464a      	mov	r2, r9
 8000f80:	431a      	orrs	r2, r3
 8000f82:	4691      	mov	r9, r2
 8000f84:	469c      	mov	ip, r3
 8000f86:	e778      	b.n	8000e7a <__aeabi_fmul+0x5e>
 8000f88:	4653      	mov	r3, sl
 8000f8a:	0031      	movs	r1, r6
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d000      	beq.n	8000f92 <__aeabi_fmul+0x176>
 8000f90:	e783      	b.n	8000e9a <__aeabi_fmul+0x7e>
 8000f92:	e792      	b.n	8000eba <__aeabi_fmul+0x9e>
 8000f94:	2303      	movs	r3, #3
 8000f96:	464a      	mov	r2, r9
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	4691      	mov	r9, r2
 8000f9c:	469c      	mov	ip, r3
 8000f9e:	e76c      	b.n	8000e7a <__aeabi_fmul+0x5e>
 8000fa0:	230c      	movs	r3, #12
 8000fa2:	4699      	mov	r9, r3
 8000fa4:	3b09      	subs	r3, #9
 8000fa6:	25ff      	movs	r5, #255	; 0xff
 8000fa8:	469a      	mov	sl, r3
 8000faa:	e750      	b.n	8000e4e <__aeabi_fmul+0x32>
 8000fac:	0020      	movs	r0, r4
 8000fae:	f002 f8a5 	bl	80030fc <__clzsi2>
 8000fb2:	2576      	movs	r5, #118	; 0x76
 8000fb4:	1f43      	subs	r3, r0, #5
 8000fb6:	409c      	lsls	r4, r3
 8000fb8:	2300      	movs	r3, #0
 8000fba:	426d      	negs	r5, r5
 8000fbc:	4699      	mov	r9, r3
 8000fbe:	469a      	mov	sl, r3
 8000fc0:	1a2d      	subs	r5, r5, r0
 8000fc2:	e744      	b.n	8000e4e <__aeabi_fmul+0x32>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	f002 f899 	bl	80030fc <__clzsi2>
 8000fca:	4642      	mov	r2, r8
 8000fcc:	1f43      	subs	r3, r0, #5
 8000fce:	409a      	lsls	r2, r3
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	1a2d      	subs	r5, r5, r0
 8000fd4:	4690      	mov	r8, r2
 8000fd6:	469c      	mov	ip, r3
 8000fd8:	3d76      	subs	r5, #118	; 0x76
 8000fda:	e74e      	b.n	8000e7a <__aeabi_fmul+0x5e>
 8000fdc:	2480      	movs	r4, #128	; 0x80
 8000fde:	2100      	movs	r1, #0
 8000fe0:	20ff      	movs	r0, #255	; 0xff
 8000fe2:	03e4      	lsls	r4, r4, #15
 8000fe4:	e760      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	1a9b      	subs	r3, r3, r2
 8000fea:	2b1b      	cmp	r3, #27
 8000fec:	dd00      	ble.n	8000ff0 <__aeabi_fmul+0x1d4>
 8000fee:	e759      	b.n	8000ea4 <__aeabi_fmul+0x88>
 8000ff0:	0022      	movs	r2, r4
 8000ff2:	309e      	adds	r0, #158	; 0x9e
 8000ff4:	40da      	lsrs	r2, r3
 8000ff6:	4084      	lsls	r4, r0
 8000ff8:	0013      	movs	r3, r2
 8000ffa:	1e62      	subs	r2, r4, #1
 8000ffc:	4194      	sbcs	r4, r2
 8000ffe:	431c      	orrs	r4, r3
 8001000:	0763      	lsls	r3, r4, #29
 8001002:	d004      	beq.n	800100e <__aeabi_fmul+0x1f2>
 8001004:	230f      	movs	r3, #15
 8001006:	4023      	ands	r3, r4
 8001008:	2b04      	cmp	r3, #4
 800100a:	d000      	beq.n	800100e <__aeabi_fmul+0x1f2>
 800100c:	3404      	adds	r4, #4
 800100e:	0163      	lsls	r3, r4, #5
 8001010:	d51a      	bpl.n	8001048 <__aeabi_fmul+0x22c>
 8001012:	2001      	movs	r0, #1
 8001014:	2400      	movs	r4, #0
 8001016:	e747      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8001018:	2080      	movs	r0, #128	; 0x80
 800101a:	03c0      	lsls	r0, r0, #15
 800101c:	4204      	tst	r4, r0
 800101e:	d009      	beq.n	8001034 <__aeabi_fmul+0x218>
 8001020:	4643      	mov	r3, r8
 8001022:	4203      	tst	r3, r0
 8001024:	d106      	bne.n	8001034 <__aeabi_fmul+0x218>
 8001026:	4644      	mov	r4, r8
 8001028:	4304      	orrs	r4, r0
 800102a:	0264      	lsls	r4, r4, #9
 800102c:	0039      	movs	r1, r7
 800102e:	20ff      	movs	r0, #255	; 0xff
 8001030:	0a64      	lsrs	r4, r4, #9
 8001032:	e739      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8001034:	2080      	movs	r0, #128	; 0x80
 8001036:	03c0      	lsls	r0, r0, #15
 8001038:	4304      	orrs	r4, r0
 800103a:	0264      	lsls	r4, r4, #9
 800103c:	0031      	movs	r1, r6
 800103e:	20ff      	movs	r0, #255	; 0xff
 8001040:	0a64      	lsrs	r4, r4, #9
 8001042:	e731      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8001044:	0028      	movs	r0, r5
 8001046:	e765      	b.n	8000f14 <__aeabi_fmul+0xf8>
 8001048:	01a4      	lsls	r4, r4, #6
 800104a:	2000      	movs	r0, #0
 800104c:	0a64      	lsrs	r4, r4, #9
 800104e:	e72b      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 8001050:	2080      	movs	r0, #128	; 0x80
 8001052:	03c0      	lsls	r0, r0, #15
 8001054:	4304      	orrs	r4, r0
 8001056:	0264      	lsls	r4, r4, #9
 8001058:	20ff      	movs	r0, #255	; 0xff
 800105a:	0a64      	lsrs	r4, r4, #9
 800105c:	e724      	b.n	8000ea8 <__aeabi_fmul+0x8c>
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	08009aac 	.word	0x08009aac
 8001064:	f7ffffff 	.word	0xf7ffffff

08001068 <__aeabi_fsub>:
 8001068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800106a:	46ce      	mov	lr, r9
 800106c:	4647      	mov	r7, r8
 800106e:	0243      	lsls	r3, r0, #9
 8001070:	0a5b      	lsrs	r3, r3, #9
 8001072:	024e      	lsls	r6, r1, #9
 8001074:	00da      	lsls	r2, r3, #3
 8001076:	4694      	mov	ip, r2
 8001078:	0a72      	lsrs	r2, r6, #9
 800107a:	4691      	mov	r9, r2
 800107c:	0045      	lsls	r5, r0, #1
 800107e:	004a      	lsls	r2, r1, #1
 8001080:	b580      	push	{r7, lr}
 8001082:	0e2d      	lsrs	r5, r5, #24
 8001084:	001f      	movs	r7, r3
 8001086:	0fc4      	lsrs	r4, r0, #31
 8001088:	0e12      	lsrs	r2, r2, #24
 800108a:	0fc9      	lsrs	r1, r1, #31
 800108c:	09b6      	lsrs	r6, r6, #6
 800108e:	2aff      	cmp	r2, #255	; 0xff
 8001090:	d05b      	beq.n	800114a <__aeabi_fsub+0xe2>
 8001092:	2001      	movs	r0, #1
 8001094:	4041      	eors	r1, r0
 8001096:	428c      	cmp	r4, r1
 8001098:	d039      	beq.n	800110e <__aeabi_fsub+0xa6>
 800109a:	1aa8      	subs	r0, r5, r2
 800109c:	2800      	cmp	r0, #0
 800109e:	dd5a      	ble.n	8001156 <__aeabi_fsub+0xee>
 80010a0:	2a00      	cmp	r2, #0
 80010a2:	d06a      	beq.n	800117a <__aeabi_fsub+0x112>
 80010a4:	2dff      	cmp	r5, #255	; 0xff
 80010a6:	d100      	bne.n	80010aa <__aeabi_fsub+0x42>
 80010a8:	e0d9      	b.n	800125e <__aeabi_fsub+0x1f6>
 80010aa:	2280      	movs	r2, #128	; 0x80
 80010ac:	04d2      	lsls	r2, r2, #19
 80010ae:	4316      	orrs	r6, r2
 80010b0:	281b      	cmp	r0, #27
 80010b2:	dc00      	bgt.n	80010b6 <__aeabi_fsub+0x4e>
 80010b4:	e0e9      	b.n	800128a <__aeabi_fsub+0x222>
 80010b6:	2001      	movs	r0, #1
 80010b8:	4663      	mov	r3, ip
 80010ba:	1a18      	subs	r0, r3, r0
 80010bc:	0143      	lsls	r3, r0, #5
 80010be:	d400      	bmi.n	80010c2 <__aeabi_fsub+0x5a>
 80010c0:	e0b4      	b.n	800122c <__aeabi_fsub+0x1c4>
 80010c2:	0180      	lsls	r0, r0, #6
 80010c4:	0987      	lsrs	r7, r0, #6
 80010c6:	0038      	movs	r0, r7
 80010c8:	f002 f818 	bl	80030fc <__clzsi2>
 80010cc:	3805      	subs	r0, #5
 80010ce:	4087      	lsls	r7, r0
 80010d0:	4285      	cmp	r5, r0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_fsub+0x6e>
 80010d4:	e0cc      	b.n	8001270 <__aeabi_fsub+0x208>
 80010d6:	1a2d      	subs	r5, r5, r0
 80010d8:	48b5      	ldr	r0, [pc, #724]	; (80013b0 <__aeabi_fsub+0x348>)
 80010da:	4038      	ands	r0, r7
 80010dc:	0743      	lsls	r3, r0, #29
 80010de:	d004      	beq.n	80010ea <__aeabi_fsub+0x82>
 80010e0:	230f      	movs	r3, #15
 80010e2:	4003      	ands	r3, r0
 80010e4:	2b04      	cmp	r3, #4
 80010e6:	d000      	beq.n	80010ea <__aeabi_fsub+0x82>
 80010e8:	3004      	adds	r0, #4
 80010ea:	0143      	lsls	r3, r0, #5
 80010ec:	d400      	bmi.n	80010f0 <__aeabi_fsub+0x88>
 80010ee:	e0a0      	b.n	8001232 <__aeabi_fsub+0x1ca>
 80010f0:	1c6a      	adds	r2, r5, #1
 80010f2:	2dfe      	cmp	r5, #254	; 0xfe
 80010f4:	d100      	bne.n	80010f8 <__aeabi_fsub+0x90>
 80010f6:	e08d      	b.n	8001214 <__aeabi_fsub+0x1ac>
 80010f8:	0180      	lsls	r0, r0, #6
 80010fa:	0a47      	lsrs	r7, r0, #9
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	05d0      	lsls	r0, r2, #23
 8001100:	4338      	orrs	r0, r7
 8001102:	07e4      	lsls	r4, r4, #31
 8001104:	4320      	orrs	r0, r4
 8001106:	bcc0      	pop	{r6, r7}
 8001108:	46b9      	mov	r9, r7
 800110a:	46b0      	mov	r8, r6
 800110c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800110e:	1aa8      	subs	r0, r5, r2
 8001110:	4680      	mov	r8, r0
 8001112:	2800      	cmp	r0, #0
 8001114:	dd45      	ble.n	80011a2 <__aeabi_fsub+0x13a>
 8001116:	2a00      	cmp	r2, #0
 8001118:	d070      	beq.n	80011fc <__aeabi_fsub+0x194>
 800111a:	2dff      	cmp	r5, #255	; 0xff
 800111c:	d100      	bne.n	8001120 <__aeabi_fsub+0xb8>
 800111e:	e09e      	b.n	800125e <__aeabi_fsub+0x1f6>
 8001120:	2380      	movs	r3, #128	; 0x80
 8001122:	04db      	lsls	r3, r3, #19
 8001124:	431e      	orrs	r6, r3
 8001126:	4643      	mov	r3, r8
 8001128:	2b1b      	cmp	r3, #27
 800112a:	dc00      	bgt.n	800112e <__aeabi_fsub+0xc6>
 800112c:	e0d2      	b.n	80012d4 <__aeabi_fsub+0x26c>
 800112e:	2001      	movs	r0, #1
 8001130:	4460      	add	r0, ip
 8001132:	0143      	lsls	r3, r0, #5
 8001134:	d57a      	bpl.n	800122c <__aeabi_fsub+0x1c4>
 8001136:	3501      	adds	r5, #1
 8001138:	2dff      	cmp	r5, #255	; 0xff
 800113a:	d06b      	beq.n	8001214 <__aeabi_fsub+0x1ac>
 800113c:	2301      	movs	r3, #1
 800113e:	4a9d      	ldr	r2, [pc, #628]	; (80013b4 <__aeabi_fsub+0x34c>)
 8001140:	4003      	ands	r3, r0
 8001142:	0840      	lsrs	r0, r0, #1
 8001144:	4010      	ands	r0, r2
 8001146:	4318      	orrs	r0, r3
 8001148:	e7c8      	b.n	80010dc <__aeabi_fsub+0x74>
 800114a:	2e00      	cmp	r6, #0
 800114c:	d020      	beq.n	8001190 <__aeabi_fsub+0x128>
 800114e:	428c      	cmp	r4, r1
 8001150:	d023      	beq.n	800119a <__aeabi_fsub+0x132>
 8001152:	0028      	movs	r0, r5
 8001154:	38ff      	subs	r0, #255	; 0xff
 8001156:	2800      	cmp	r0, #0
 8001158:	d039      	beq.n	80011ce <__aeabi_fsub+0x166>
 800115a:	1b57      	subs	r7, r2, r5
 800115c:	2d00      	cmp	r5, #0
 800115e:	d000      	beq.n	8001162 <__aeabi_fsub+0xfa>
 8001160:	e09d      	b.n	800129e <__aeabi_fsub+0x236>
 8001162:	4663      	mov	r3, ip
 8001164:	2b00      	cmp	r3, #0
 8001166:	d100      	bne.n	800116a <__aeabi_fsub+0x102>
 8001168:	e0db      	b.n	8001322 <__aeabi_fsub+0x2ba>
 800116a:	1e7b      	subs	r3, r7, #1
 800116c:	2f01      	cmp	r7, #1
 800116e:	d100      	bne.n	8001172 <__aeabi_fsub+0x10a>
 8001170:	e10d      	b.n	800138e <__aeabi_fsub+0x326>
 8001172:	2fff      	cmp	r7, #255	; 0xff
 8001174:	d071      	beq.n	800125a <__aeabi_fsub+0x1f2>
 8001176:	001f      	movs	r7, r3
 8001178:	e098      	b.n	80012ac <__aeabi_fsub+0x244>
 800117a:	2e00      	cmp	r6, #0
 800117c:	d100      	bne.n	8001180 <__aeabi_fsub+0x118>
 800117e:	e0a7      	b.n	80012d0 <__aeabi_fsub+0x268>
 8001180:	1e42      	subs	r2, r0, #1
 8001182:	2801      	cmp	r0, #1
 8001184:	d100      	bne.n	8001188 <__aeabi_fsub+0x120>
 8001186:	e0e6      	b.n	8001356 <__aeabi_fsub+0x2ee>
 8001188:	28ff      	cmp	r0, #255	; 0xff
 800118a:	d068      	beq.n	800125e <__aeabi_fsub+0x1f6>
 800118c:	0010      	movs	r0, r2
 800118e:	e78f      	b.n	80010b0 <__aeabi_fsub+0x48>
 8001190:	2001      	movs	r0, #1
 8001192:	4041      	eors	r1, r0
 8001194:	42a1      	cmp	r1, r4
 8001196:	d000      	beq.n	800119a <__aeabi_fsub+0x132>
 8001198:	e77f      	b.n	800109a <__aeabi_fsub+0x32>
 800119a:	20ff      	movs	r0, #255	; 0xff
 800119c:	4240      	negs	r0, r0
 800119e:	4680      	mov	r8, r0
 80011a0:	44a8      	add	r8, r5
 80011a2:	4640      	mov	r0, r8
 80011a4:	2800      	cmp	r0, #0
 80011a6:	d038      	beq.n	800121a <__aeabi_fsub+0x1b2>
 80011a8:	1b51      	subs	r1, r2, r5
 80011aa:	2d00      	cmp	r5, #0
 80011ac:	d100      	bne.n	80011b0 <__aeabi_fsub+0x148>
 80011ae:	e0ae      	b.n	800130e <__aeabi_fsub+0x2a6>
 80011b0:	2aff      	cmp	r2, #255	; 0xff
 80011b2:	d100      	bne.n	80011b6 <__aeabi_fsub+0x14e>
 80011b4:	e0df      	b.n	8001376 <__aeabi_fsub+0x30e>
 80011b6:	2380      	movs	r3, #128	; 0x80
 80011b8:	4660      	mov	r0, ip
 80011ba:	04db      	lsls	r3, r3, #19
 80011bc:	4318      	orrs	r0, r3
 80011be:	4684      	mov	ip, r0
 80011c0:	291b      	cmp	r1, #27
 80011c2:	dc00      	bgt.n	80011c6 <__aeabi_fsub+0x15e>
 80011c4:	e0d9      	b.n	800137a <__aeabi_fsub+0x312>
 80011c6:	2001      	movs	r0, #1
 80011c8:	0015      	movs	r5, r2
 80011ca:	1980      	adds	r0, r0, r6
 80011cc:	e7b1      	b.n	8001132 <__aeabi_fsub+0xca>
 80011ce:	20fe      	movs	r0, #254	; 0xfe
 80011d0:	1c6a      	adds	r2, r5, #1
 80011d2:	4210      	tst	r0, r2
 80011d4:	d171      	bne.n	80012ba <__aeabi_fsub+0x252>
 80011d6:	2d00      	cmp	r5, #0
 80011d8:	d000      	beq.n	80011dc <__aeabi_fsub+0x174>
 80011da:	e0a6      	b.n	800132a <__aeabi_fsub+0x2c2>
 80011dc:	4663      	mov	r3, ip
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d100      	bne.n	80011e4 <__aeabi_fsub+0x17c>
 80011e2:	e0d9      	b.n	8001398 <__aeabi_fsub+0x330>
 80011e4:	2200      	movs	r2, #0
 80011e6:	2e00      	cmp	r6, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x184>
 80011ea:	e788      	b.n	80010fe <__aeabi_fsub+0x96>
 80011ec:	1b98      	subs	r0, r3, r6
 80011ee:	0143      	lsls	r3, r0, #5
 80011f0:	d400      	bmi.n	80011f4 <__aeabi_fsub+0x18c>
 80011f2:	e0e1      	b.n	80013b8 <__aeabi_fsub+0x350>
 80011f4:	4663      	mov	r3, ip
 80011f6:	000c      	movs	r4, r1
 80011f8:	1af0      	subs	r0, r6, r3
 80011fa:	e76f      	b.n	80010dc <__aeabi_fsub+0x74>
 80011fc:	2e00      	cmp	r6, #0
 80011fe:	d100      	bne.n	8001202 <__aeabi_fsub+0x19a>
 8001200:	e0b7      	b.n	8001372 <__aeabi_fsub+0x30a>
 8001202:	0002      	movs	r2, r0
 8001204:	3a01      	subs	r2, #1
 8001206:	2801      	cmp	r0, #1
 8001208:	d100      	bne.n	800120c <__aeabi_fsub+0x1a4>
 800120a:	e09c      	b.n	8001346 <__aeabi_fsub+0x2de>
 800120c:	28ff      	cmp	r0, #255	; 0xff
 800120e:	d026      	beq.n	800125e <__aeabi_fsub+0x1f6>
 8001210:	4690      	mov	r8, r2
 8001212:	e788      	b.n	8001126 <__aeabi_fsub+0xbe>
 8001214:	22ff      	movs	r2, #255	; 0xff
 8001216:	2700      	movs	r7, #0
 8001218:	e771      	b.n	80010fe <__aeabi_fsub+0x96>
 800121a:	20fe      	movs	r0, #254	; 0xfe
 800121c:	1c6a      	adds	r2, r5, #1
 800121e:	4210      	tst	r0, r2
 8001220:	d064      	beq.n	80012ec <__aeabi_fsub+0x284>
 8001222:	2aff      	cmp	r2, #255	; 0xff
 8001224:	d0f6      	beq.n	8001214 <__aeabi_fsub+0x1ac>
 8001226:	0015      	movs	r5, r2
 8001228:	4466      	add	r6, ip
 800122a:	0870      	lsrs	r0, r6, #1
 800122c:	0743      	lsls	r3, r0, #29
 800122e:	d000      	beq.n	8001232 <__aeabi_fsub+0x1ca>
 8001230:	e756      	b.n	80010e0 <__aeabi_fsub+0x78>
 8001232:	08c3      	lsrs	r3, r0, #3
 8001234:	2dff      	cmp	r5, #255	; 0xff
 8001236:	d012      	beq.n	800125e <__aeabi_fsub+0x1f6>
 8001238:	025b      	lsls	r3, r3, #9
 800123a:	0a5f      	lsrs	r7, r3, #9
 800123c:	b2ea      	uxtb	r2, r5
 800123e:	e75e      	b.n	80010fe <__aeabi_fsub+0x96>
 8001240:	4662      	mov	r2, ip
 8001242:	2a00      	cmp	r2, #0
 8001244:	d100      	bne.n	8001248 <__aeabi_fsub+0x1e0>
 8001246:	e096      	b.n	8001376 <__aeabi_fsub+0x30e>
 8001248:	2e00      	cmp	r6, #0
 800124a:	d008      	beq.n	800125e <__aeabi_fsub+0x1f6>
 800124c:	2280      	movs	r2, #128	; 0x80
 800124e:	03d2      	lsls	r2, r2, #15
 8001250:	4213      	tst	r3, r2
 8001252:	d004      	beq.n	800125e <__aeabi_fsub+0x1f6>
 8001254:	4648      	mov	r0, r9
 8001256:	4210      	tst	r0, r2
 8001258:	d101      	bne.n	800125e <__aeabi_fsub+0x1f6>
 800125a:	000c      	movs	r4, r1
 800125c:	464b      	mov	r3, r9
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0d8      	beq.n	8001214 <__aeabi_fsub+0x1ac>
 8001262:	2780      	movs	r7, #128	; 0x80
 8001264:	03ff      	lsls	r7, r7, #15
 8001266:	431f      	orrs	r7, r3
 8001268:	027f      	lsls	r7, r7, #9
 800126a:	22ff      	movs	r2, #255	; 0xff
 800126c:	0a7f      	lsrs	r7, r7, #9
 800126e:	e746      	b.n	80010fe <__aeabi_fsub+0x96>
 8001270:	2320      	movs	r3, #32
 8001272:	003a      	movs	r2, r7
 8001274:	1b45      	subs	r5, r0, r5
 8001276:	0038      	movs	r0, r7
 8001278:	3501      	adds	r5, #1
 800127a:	40ea      	lsrs	r2, r5
 800127c:	1b5d      	subs	r5, r3, r5
 800127e:	40a8      	lsls	r0, r5
 8001280:	1e43      	subs	r3, r0, #1
 8001282:	4198      	sbcs	r0, r3
 8001284:	2500      	movs	r5, #0
 8001286:	4310      	orrs	r0, r2
 8001288:	e728      	b.n	80010dc <__aeabi_fsub+0x74>
 800128a:	2320      	movs	r3, #32
 800128c:	1a1b      	subs	r3, r3, r0
 800128e:	0032      	movs	r2, r6
 8001290:	409e      	lsls	r6, r3
 8001292:	40c2      	lsrs	r2, r0
 8001294:	0030      	movs	r0, r6
 8001296:	1e43      	subs	r3, r0, #1
 8001298:	4198      	sbcs	r0, r3
 800129a:	4310      	orrs	r0, r2
 800129c:	e70c      	b.n	80010b8 <__aeabi_fsub+0x50>
 800129e:	2aff      	cmp	r2, #255	; 0xff
 80012a0:	d0db      	beq.n	800125a <__aeabi_fsub+0x1f2>
 80012a2:	2380      	movs	r3, #128	; 0x80
 80012a4:	4660      	mov	r0, ip
 80012a6:	04db      	lsls	r3, r3, #19
 80012a8:	4318      	orrs	r0, r3
 80012aa:	4684      	mov	ip, r0
 80012ac:	2f1b      	cmp	r7, #27
 80012ae:	dd56      	ble.n	800135e <__aeabi_fsub+0x2f6>
 80012b0:	2001      	movs	r0, #1
 80012b2:	000c      	movs	r4, r1
 80012b4:	0015      	movs	r5, r2
 80012b6:	1a30      	subs	r0, r6, r0
 80012b8:	e700      	b.n	80010bc <__aeabi_fsub+0x54>
 80012ba:	4663      	mov	r3, ip
 80012bc:	1b9f      	subs	r7, r3, r6
 80012be:	017b      	lsls	r3, r7, #5
 80012c0:	d43d      	bmi.n	800133e <__aeabi_fsub+0x2d6>
 80012c2:	2f00      	cmp	r7, #0
 80012c4:	d000      	beq.n	80012c8 <__aeabi_fsub+0x260>
 80012c6:	e6fe      	b.n	80010c6 <__aeabi_fsub+0x5e>
 80012c8:	2400      	movs	r4, #0
 80012ca:	2200      	movs	r2, #0
 80012cc:	2700      	movs	r7, #0
 80012ce:	e716      	b.n	80010fe <__aeabi_fsub+0x96>
 80012d0:	0005      	movs	r5, r0
 80012d2:	e7af      	b.n	8001234 <__aeabi_fsub+0x1cc>
 80012d4:	0032      	movs	r2, r6
 80012d6:	4643      	mov	r3, r8
 80012d8:	4641      	mov	r1, r8
 80012da:	40da      	lsrs	r2, r3
 80012dc:	2320      	movs	r3, #32
 80012de:	1a5b      	subs	r3, r3, r1
 80012e0:	409e      	lsls	r6, r3
 80012e2:	0030      	movs	r0, r6
 80012e4:	1e43      	subs	r3, r0, #1
 80012e6:	4198      	sbcs	r0, r3
 80012e8:	4310      	orrs	r0, r2
 80012ea:	e721      	b.n	8001130 <__aeabi_fsub+0xc8>
 80012ec:	2d00      	cmp	r5, #0
 80012ee:	d1a7      	bne.n	8001240 <__aeabi_fsub+0x1d8>
 80012f0:	4663      	mov	r3, ip
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d059      	beq.n	80013aa <__aeabi_fsub+0x342>
 80012f6:	2200      	movs	r2, #0
 80012f8:	2e00      	cmp	r6, #0
 80012fa:	d100      	bne.n	80012fe <__aeabi_fsub+0x296>
 80012fc:	e6ff      	b.n	80010fe <__aeabi_fsub+0x96>
 80012fe:	0030      	movs	r0, r6
 8001300:	4460      	add	r0, ip
 8001302:	0143      	lsls	r3, r0, #5
 8001304:	d592      	bpl.n	800122c <__aeabi_fsub+0x1c4>
 8001306:	4b2a      	ldr	r3, [pc, #168]	; (80013b0 <__aeabi_fsub+0x348>)
 8001308:	3501      	adds	r5, #1
 800130a:	4018      	ands	r0, r3
 800130c:	e78e      	b.n	800122c <__aeabi_fsub+0x1c4>
 800130e:	4663      	mov	r3, ip
 8001310:	2b00      	cmp	r3, #0
 8001312:	d047      	beq.n	80013a4 <__aeabi_fsub+0x33c>
 8001314:	1e4b      	subs	r3, r1, #1
 8001316:	2901      	cmp	r1, #1
 8001318:	d015      	beq.n	8001346 <__aeabi_fsub+0x2de>
 800131a:	29ff      	cmp	r1, #255	; 0xff
 800131c:	d02b      	beq.n	8001376 <__aeabi_fsub+0x30e>
 800131e:	0019      	movs	r1, r3
 8001320:	e74e      	b.n	80011c0 <__aeabi_fsub+0x158>
 8001322:	000c      	movs	r4, r1
 8001324:	464b      	mov	r3, r9
 8001326:	003d      	movs	r5, r7
 8001328:	e784      	b.n	8001234 <__aeabi_fsub+0x1cc>
 800132a:	4662      	mov	r2, ip
 800132c:	2a00      	cmp	r2, #0
 800132e:	d18b      	bne.n	8001248 <__aeabi_fsub+0x1e0>
 8001330:	2e00      	cmp	r6, #0
 8001332:	d192      	bne.n	800125a <__aeabi_fsub+0x1f2>
 8001334:	2780      	movs	r7, #128	; 0x80
 8001336:	2400      	movs	r4, #0
 8001338:	22ff      	movs	r2, #255	; 0xff
 800133a:	03ff      	lsls	r7, r7, #15
 800133c:	e6df      	b.n	80010fe <__aeabi_fsub+0x96>
 800133e:	4663      	mov	r3, ip
 8001340:	000c      	movs	r4, r1
 8001342:	1af7      	subs	r7, r6, r3
 8001344:	e6bf      	b.n	80010c6 <__aeabi_fsub+0x5e>
 8001346:	0030      	movs	r0, r6
 8001348:	4460      	add	r0, ip
 800134a:	2501      	movs	r5, #1
 800134c:	0143      	lsls	r3, r0, #5
 800134e:	d400      	bmi.n	8001352 <__aeabi_fsub+0x2ea>
 8001350:	e76c      	b.n	800122c <__aeabi_fsub+0x1c4>
 8001352:	2502      	movs	r5, #2
 8001354:	e6f2      	b.n	800113c <__aeabi_fsub+0xd4>
 8001356:	4663      	mov	r3, ip
 8001358:	2501      	movs	r5, #1
 800135a:	1b98      	subs	r0, r3, r6
 800135c:	e6ae      	b.n	80010bc <__aeabi_fsub+0x54>
 800135e:	2320      	movs	r3, #32
 8001360:	4664      	mov	r4, ip
 8001362:	4660      	mov	r0, ip
 8001364:	40fc      	lsrs	r4, r7
 8001366:	1bdf      	subs	r7, r3, r7
 8001368:	40b8      	lsls	r0, r7
 800136a:	1e43      	subs	r3, r0, #1
 800136c:	4198      	sbcs	r0, r3
 800136e:	4320      	orrs	r0, r4
 8001370:	e79f      	b.n	80012b2 <__aeabi_fsub+0x24a>
 8001372:	0005      	movs	r5, r0
 8001374:	e75e      	b.n	8001234 <__aeabi_fsub+0x1cc>
 8001376:	464b      	mov	r3, r9
 8001378:	e771      	b.n	800125e <__aeabi_fsub+0x1f6>
 800137a:	2320      	movs	r3, #32
 800137c:	4665      	mov	r5, ip
 800137e:	4660      	mov	r0, ip
 8001380:	40cd      	lsrs	r5, r1
 8001382:	1a59      	subs	r1, r3, r1
 8001384:	4088      	lsls	r0, r1
 8001386:	1e43      	subs	r3, r0, #1
 8001388:	4198      	sbcs	r0, r3
 800138a:	4328      	orrs	r0, r5
 800138c:	e71c      	b.n	80011c8 <__aeabi_fsub+0x160>
 800138e:	4663      	mov	r3, ip
 8001390:	000c      	movs	r4, r1
 8001392:	2501      	movs	r5, #1
 8001394:	1af0      	subs	r0, r6, r3
 8001396:	e691      	b.n	80010bc <__aeabi_fsub+0x54>
 8001398:	2e00      	cmp	r6, #0
 800139a:	d095      	beq.n	80012c8 <__aeabi_fsub+0x260>
 800139c:	000c      	movs	r4, r1
 800139e:	464f      	mov	r7, r9
 80013a0:	2200      	movs	r2, #0
 80013a2:	e6ac      	b.n	80010fe <__aeabi_fsub+0x96>
 80013a4:	464b      	mov	r3, r9
 80013a6:	000d      	movs	r5, r1
 80013a8:	e744      	b.n	8001234 <__aeabi_fsub+0x1cc>
 80013aa:	464f      	mov	r7, r9
 80013ac:	2200      	movs	r2, #0
 80013ae:	e6a6      	b.n	80010fe <__aeabi_fsub+0x96>
 80013b0:	fbffffff 	.word	0xfbffffff
 80013b4:	7dffffff 	.word	0x7dffffff
 80013b8:	2800      	cmp	r0, #0
 80013ba:	d000      	beq.n	80013be <__aeabi_fsub+0x356>
 80013bc:	e736      	b.n	800122c <__aeabi_fsub+0x1c4>
 80013be:	2400      	movs	r4, #0
 80013c0:	2700      	movs	r7, #0
 80013c2:	e69c      	b.n	80010fe <__aeabi_fsub+0x96>

080013c4 <__aeabi_f2iz>:
 80013c4:	0241      	lsls	r1, r0, #9
 80013c6:	0042      	lsls	r2, r0, #1
 80013c8:	0fc3      	lsrs	r3, r0, #31
 80013ca:	0a49      	lsrs	r1, r1, #9
 80013cc:	2000      	movs	r0, #0
 80013ce:	0e12      	lsrs	r2, r2, #24
 80013d0:	2a7e      	cmp	r2, #126	; 0x7e
 80013d2:	dd03      	ble.n	80013dc <__aeabi_f2iz+0x18>
 80013d4:	2a9d      	cmp	r2, #157	; 0x9d
 80013d6:	dd02      	ble.n	80013de <__aeabi_f2iz+0x1a>
 80013d8:	4a09      	ldr	r2, [pc, #36]	; (8001400 <__aeabi_f2iz+0x3c>)
 80013da:	1898      	adds	r0, r3, r2
 80013dc:	4770      	bx	lr
 80013de:	2080      	movs	r0, #128	; 0x80
 80013e0:	0400      	lsls	r0, r0, #16
 80013e2:	4301      	orrs	r1, r0
 80013e4:	2a95      	cmp	r2, #149	; 0x95
 80013e6:	dc07      	bgt.n	80013f8 <__aeabi_f2iz+0x34>
 80013e8:	2096      	movs	r0, #150	; 0x96
 80013ea:	1a82      	subs	r2, r0, r2
 80013ec:	40d1      	lsrs	r1, r2
 80013ee:	4248      	negs	r0, r1
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1f3      	bne.n	80013dc <__aeabi_f2iz+0x18>
 80013f4:	0008      	movs	r0, r1
 80013f6:	e7f1      	b.n	80013dc <__aeabi_f2iz+0x18>
 80013f8:	3a96      	subs	r2, #150	; 0x96
 80013fa:	4091      	lsls	r1, r2
 80013fc:	e7f7      	b.n	80013ee <__aeabi_f2iz+0x2a>
 80013fe:	46c0      	nop			; (mov r8, r8)
 8001400:	7fffffff 	.word	0x7fffffff

08001404 <__aeabi_i2f>:
 8001404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001406:	2800      	cmp	r0, #0
 8001408:	d013      	beq.n	8001432 <__aeabi_i2f+0x2e>
 800140a:	17c3      	asrs	r3, r0, #31
 800140c:	18c6      	adds	r6, r0, r3
 800140e:	405e      	eors	r6, r3
 8001410:	0fc4      	lsrs	r4, r0, #31
 8001412:	0030      	movs	r0, r6
 8001414:	f001 fe72 	bl	80030fc <__clzsi2>
 8001418:	239e      	movs	r3, #158	; 0x9e
 800141a:	0005      	movs	r5, r0
 800141c:	1a1b      	subs	r3, r3, r0
 800141e:	2b96      	cmp	r3, #150	; 0x96
 8001420:	dc0f      	bgt.n	8001442 <__aeabi_i2f+0x3e>
 8001422:	2808      	cmp	r0, #8
 8001424:	dd01      	ble.n	800142a <__aeabi_i2f+0x26>
 8001426:	3d08      	subs	r5, #8
 8001428:	40ae      	lsls	r6, r5
 800142a:	0276      	lsls	r6, r6, #9
 800142c:	0a76      	lsrs	r6, r6, #9
 800142e:	b2d8      	uxtb	r0, r3
 8001430:	e002      	b.n	8001438 <__aeabi_i2f+0x34>
 8001432:	2400      	movs	r4, #0
 8001434:	2000      	movs	r0, #0
 8001436:	2600      	movs	r6, #0
 8001438:	05c0      	lsls	r0, r0, #23
 800143a:	4330      	orrs	r0, r6
 800143c:	07e4      	lsls	r4, r4, #31
 800143e:	4320      	orrs	r0, r4
 8001440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001442:	2b99      	cmp	r3, #153	; 0x99
 8001444:	dd0c      	ble.n	8001460 <__aeabi_i2f+0x5c>
 8001446:	2205      	movs	r2, #5
 8001448:	0031      	movs	r1, r6
 800144a:	1a12      	subs	r2, r2, r0
 800144c:	40d1      	lsrs	r1, r2
 800144e:	000a      	movs	r2, r1
 8001450:	0001      	movs	r1, r0
 8001452:	0030      	movs	r0, r6
 8001454:	311b      	adds	r1, #27
 8001456:	4088      	lsls	r0, r1
 8001458:	1e41      	subs	r1, r0, #1
 800145a:	4188      	sbcs	r0, r1
 800145c:	4302      	orrs	r2, r0
 800145e:	0016      	movs	r6, r2
 8001460:	2d05      	cmp	r5, #5
 8001462:	dc12      	bgt.n	800148a <__aeabi_i2f+0x86>
 8001464:	0031      	movs	r1, r6
 8001466:	4f0d      	ldr	r7, [pc, #52]	; (800149c <__aeabi_i2f+0x98>)
 8001468:	4039      	ands	r1, r7
 800146a:	0772      	lsls	r2, r6, #29
 800146c:	d009      	beq.n	8001482 <__aeabi_i2f+0x7e>
 800146e:	200f      	movs	r0, #15
 8001470:	4030      	ands	r0, r6
 8001472:	2804      	cmp	r0, #4
 8001474:	d005      	beq.n	8001482 <__aeabi_i2f+0x7e>
 8001476:	3104      	adds	r1, #4
 8001478:	014a      	lsls	r2, r1, #5
 800147a:	d502      	bpl.n	8001482 <__aeabi_i2f+0x7e>
 800147c:	239f      	movs	r3, #159	; 0x9f
 800147e:	4039      	ands	r1, r7
 8001480:	1b5b      	subs	r3, r3, r5
 8001482:	0189      	lsls	r1, r1, #6
 8001484:	0a4e      	lsrs	r6, r1, #9
 8001486:	b2d8      	uxtb	r0, r3
 8001488:	e7d6      	b.n	8001438 <__aeabi_i2f+0x34>
 800148a:	1f6a      	subs	r2, r5, #5
 800148c:	4096      	lsls	r6, r2
 800148e:	0031      	movs	r1, r6
 8001490:	4f02      	ldr	r7, [pc, #8]	; (800149c <__aeabi_i2f+0x98>)
 8001492:	4039      	ands	r1, r7
 8001494:	0772      	lsls	r2, r6, #29
 8001496:	d0f4      	beq.n	8001482 <__aeabi_i2f+0x7e>
 8001498:	e7e9      	b.n	800146e <__aeabi_i2f+0x6a>
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	fbffffff 	.word	0xfbffffff

080014a0 <__aeabi_dadd>:
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a2:	464f      	mov	r7, r9
 80014a4:	4646      	mov	r6, r8
 80014a6:	46d6      	mov	lr, sl
 80014a8:	000d      	movs	r5, r1
 80014aa:	0004      	movs	r4, r0
 80014ac:	b5c0      	push	{r6, r7, lr}
 80014ae:	001f      	movs	r7, r3
 80014b0:	0011      	movs	r1, r2
 80014b2:	0328      	lsls	r0, r5, #12
 80014b4:	0f62      	lsrs	r2, r4, #29
 80014b6:	0a40      	lsrs	r0, r0, #9
 80014b8:	4310      	orrs	r0, r2
 80014ba:	007a      	lsls	r2, r7, #1
 80014bc:	0d52      	lsrs	r2, r2, #21
 80014be:	00e3      	lsls	r3, r4, #3
 80014c0:	033c      	lsls	r4, r7, #12
 80014c2:	4691      	mov	r9, r2
 80014c4:	0a64      	lsrs	r4, r4, #9
 80014c6:	0ffa      	lsrs	r2, r7, #31
 80014c8:	0f4f      	lsrs	r7, r1, #29
 80014ca:	006e      	lsls	r6, r5, #1
 80014cc:	4327      	orrs	r7, r4
 80014ce:	4692      	mov	sl, r2
 80014d0:	46b8      	mov	r8, r7
 80014d2:	0d76      	lsrs	r6, r6, #21
 80014d4:	0fed      	lsrs	r5, r5, #31
 80014d6:	00c9      	lsls	r1, r1, #3
 80014d8:	4295      	cmp	r5, r2
 80014da:	d100      	bne.n	80014de <__aeabi_dadd+0x3e>
 80014dc:	e099      	b.n	8001612 <__aeabi_dadd+0x172>
 80014de:	464c      	mov	r4, r9
 80014e0:	1b34      	subs	r4, r6, r4
 80014e2:	46a4      	mov	ip, r4
 80014e4:	2c00      	cmp	r4, #0
 80014e6:	dc00      	bgt.n	80014ea <__aeabi_dadd+0x4a>
 80014e8:	e07c      	b.n	80015e4 <__aeabi_dadd+0x144>
 80014ea:	464a      	mov	r2, r9
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	d100      	bne.n	80014f2 <__aeabi_dadd+0x52>
 80014f0:	e0b8      	b.n	8001664 <__aeabi_dadd+0x1c4>
 80014f2:	4ac5      	ldr	r2, [pc, #788]	; (8001808 <__aeabi_dadd+0x368>)
 80014f4:	4296      	cmp	r6, r2
 80014f6:	d100      	bne.n	80014fa <__aeabi_dadd+0x5a>
 80014f8:	e11c      	b.n	8001734 <__aeabi_dadd+0x294>
 80014fa:	2280      	movs	r2, #128	; 0x80
 80014fc:	003c      	movs	r4, r7
 80014fe:	0412      	lsls	r2, r2, #16
 8001500:	4314      	orrs	r4, r2
 8001502:	46a0      	mov	r8, r4
 8001504:	4662      	mov	r2, ip
 8001506:	2a38      	cmp	r2, #56	; 0x38
 8001508:	dd00      	ble.n	800150c <__aeabi_dadd+0x6c>
 800150a:	e161      	b.n	80017d0 <__aeabi_dadd+0x330>
 800150c:	2a1f      	cmp	r2, #31
 800150e:	dd00      	ble.n	8001512 <__aeabi_dadd+0x72>
 8001510:	e1cc      	b.n	80018ac <__aeabi_dadd+0x40c>
 8001512:	4664      	mov	r4, ip
 8001514:	2220      	movs	r2, #32
 8001516:	1b12      	subs	r2, r2, r4
 8001518:	4644      	mov	r4, r8
 800151a:	4094      	lsls	r4, r2
 800151c:	000f      	movs	r7, r1
 800151e:	46a1      	mov	r9, r4
 8001520:	4664      	mov	r4, ip
 8001522:	4091      	lsls	r1, r2
 8001524:	40e7      	lsrs	r7, r4
 8001526:	464c      	mov	r4, r9
 8001528:	1e4a      	subs	r2, r1, #1
 800152a:	4191      	sbcs	r1, r2
 800152c:	433c      	orrs	r4, r7
 800152e:	4642      	mov	r2, r8
 8001530:	4321      	orrs	r1, r4
 8001532:	4664      	mov	r4, ip
 8001534:	40e2      	lsrs	r2, r4
 8001536:	1a80      	subs	r0, r0, r2
 8001538:	1a5c      	subs	r4, r3, r1
 800153a:	42a3      	cmp	r3, r4
 800153c:	419b      	sbcs	r3, r3
 800153e:	425f      	negs	r7, r3
 8001540:	1bc7      	subs	r7, r0, r7
 8001542:	023b      	lsls	r3, r7, #8
 8001544:	d400      	bmi.n	8001548 <__aeabi_dadd+0xa8>
 8001546:	e0d0      	b.n	80016ea <__aeabi_dadd+0x24a>
 8001548:	027f      	lsls	r7, r7, #9
 800154a:	0a7f      	lsrs	r7, r7, #9
 800154c:	2f00      	cmp	r7, #0
 800154e:	d100      	bne.n	8001552 <__aeabi_dadd+0xb2>
 8001550:	e0ff      	b.n	8001752 <__aeabi_dadd+0x2b2>
 8001552:	0038      	movs	r0, r7
 8001554:	f001 fdd2 	bl	80030fc <__clzsi2>
 8001558:	0001      	movs	r1, r0
 800155a:	3908      	subs	r1, #8
 800155c:	2320      	movs	r3, #32
 800155e:	0022      	movs	r2, r4
 8001560:	1a5b      	subs	r3, r3, r1
 8001562:	408f      	lsls	r7, r1
 8001564:	40da      	lsrs	r2, r3
 8001566:	408c      	lsls	r4, r1
 8001568:	4317      	orrs	r7, r2
 800156a:	42b1      	cmp	r1, r6
 800156c:	da00      	bge.n	8001570 <__aeabi_dadd+0xd0>
 800156e:	e0ff      	b.n	8001770 <__aeabi_dadd+0x2d0>
 8001570:	1b89      	subs	r1, r1, r6
 8001572:	1c4b      	adds	r3, r1, #1
 8001574:	2b1f      	cmp	r3, #31
 8001576:	dd00      	ble.n	800157a <__aeabi_dadd+0xda>
 8001578:	e0a8      	b.n	80016cc <__aeabi_dadd+0x22c>
 800157a:	2220      	movs	r2, #32
 800157c:	0039      	movs	r1, r7
 800157e:	1ad2      	subs	r2, r2, r3
 8001580:	0020      	movs	r0, r4
 8001582:	4094      	lsls	r4, r2
 8001584:	4091      	lsls	r1, r2
 8001586:	40d8      	lsrs	r0, r3
 8001588:	1e62      	subs	r2, r4, #1
 800158a:	4194      	sbcs	r4, r2
 800158c:	40df      	lsrs	r7, r3
 800158e:	2600      	movs	r6, #0
 8001590:	4301      	orrs	r1, r0
 8001592:	430c      	orrs	r4, r1
 8001594:	0763      	lsls	r3, r4, #29
 8001596:	d009      	beq.n	80015ac <__aeabi_dadd+0x10c>
 8001598:	230f      	movs	r3, #15
 800159a:	4023      	ands	r3, r4
 800159c:	2b04      	cmp	r3, #4
 800159e:	d005      	beq.n	80015ac <__aeabi_dadd+0x10c>
 80015a0:	1d23      	adds	r3, r4, #4
 80015a2:	42a3      	cmp	r3, r4
 80015a4:	41a4      	sbcs	r4, r4
 80015a6:	4264      	negs	r4, r4
 80015a8:	193f      	adds	r7, r7, r4
 80015aa:	001c      	movs	r4, r3
 80015ac:	023b      	lsls	r3, r7, #8
 80015ae:	d400      	bmi.n	80015b2 <__aeabi_dadd+0x112>
 80015b0:	e09e      	b.n	80016f0 <__aeabi_dadd+0x250>
 80015b2:	4b95      	ldr	r3, [pc, #596]	; (8001808 <__aeabi_dadd+0x368>)
 80015b4:	3601      	adds	r6, #1
 80015b6:	429e      	cmp	r6, r3
 80015b8:	d100      	bne.n	80015bc <__aeabi_dadd+0x11c>
 80015ba:	e0b7      	b.n	800172c <__aeabi_dadd+0x28c>
 80015bc:	4a93      	ldr	r2, [pc, #588]	; (800180c <__aeabi_dadd+0x36c>)
 80015be:	08e4      	lsrs	r4, r4, #3
 80015c0:	4017      	ands	r7, r2
 80015c2:	077b      	lsls	r3, r7, #29
 80015c4:	0571      	lsls	r1, r6, #21
 80015c6:	027f      	lsls	r7, r7, #9
 80015c8:	4323      	orrs	r3, r4
 80015ca:	0b3f      	lsrs	r7, r7, #12
 80015cc:	0d4a      	lsrs	r2, r1, #21
 80015ce:	0512      	lsls	r2, r2, #20
 80015d0:	433a      	orrs	r2, r7
 80015d2:	07ed      	lsls	r5, r5, #31
 80015d4:	432a      	orrs	r2, r5
 80015d6:	0018      	movs	r0, r3
 80015d8:	0011      	movs	r1, r2
 80015da:	bce0      	pop	{r5, r6, r7}
 80015dc:	46ba      	mov	sl, r7
 80015de:	46b1      	mov	r9, r6
 80015e0:	46a8      	mov	r8, r5
 80015e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015e4:	2c00      	cmp	r4, #0
 80015e6:	d04b      	beq.n	8001680 <__aeabi_dadd+0x1e0>
 80015e8:	464c      	mov	r4, r9
 80015ea:	1ba4      	subs	r4, r4, r6
 80015ec:	46a4      	mov	ip, r4
 80015ee:	2e00      	cmp	r6, #0
 80015f0:	d000      	beq.n	80015f4 <__aeabi_dadd+0x154>
 80015f2:	e123      	b.n	800183c <__aeabi_dadd+0x39c>
 80015f4:	0004      	movs	r4, r0
 80015f6:	431c      	orrs	r4, r3
 80015f8:	d100      	bne.n	80015fc <__aeabi_dadd+0x15c>
 80015fa:	e1af      	b.n	800195c <__aeabi_dadd+0x4bc>
 80015fc:	4662      	mov	r2, ip
 80015fe:	1e54      	subs	r4, r2, #1
 8001600:	2a01      	cmp	r2, #1
 8001602:	d100      	bne.n	8001606 <__aeabi_dadd+0x166>
 8001604:	e215      	b.n	8001a32 <__aeabi_dadd+0x592>
 8001606:	4d80      	ldr	r5, [pc, #512]	; (8001808 <__aeabi_dadd+0x368>)
 8001608:	45ac      	cmp	ip, r5
 800160a:	d100      	bne.n	800160e <__aeabi_dadd+0x16e>
 800160c:	e1c8      	b.n	80019a0 <__aeabi_dadd+0x500>
 800160e:	46a4      	mov	ip, r4
 8001610:	e11b      	b.n	800184a <__aeabi_dadd+0x3aa>
 8001612:	464a      	mov	r2, r9
 8001614:	1ab2      	subs	r2, r6, r2
 8001616:	4694      	mov	ip, r2
 8001618:	2a00      	cmp	r2, #0
 800161a:	dc00      	bgt.n	800161e <__aeabi_dadd+0x17e>
 800161c:	e0ac      	b.n	8001778 <__aeabi_dadd+0x2d8>
 800161e:	464a      	mov	r2, r9
 8001620:	2a00      	cmp	r2, #0
 8001622:	d043      	beq.n	80016ac <__aeabi_dadd+0x20c>
 8001624:	4a78      	ldr	r2, [pc, #480]	; (8001808 <__aeabi_dadd+0x368>)
 8001626:	4296      	cmp	r6, r2
 8001628:	d100      	bne.n	800162c <__aeabi_dadd+0x18c>
 800162a:	e1af      	b.n	800198c <__aeabi_dadd+0x4ec>
 800162c:	2280      	movs	r2, #128	; 0x80
 800162e:	003c      	movs	r4, r7
 8001630:	0412      	lsls	r2, r2, #16
 8001632:	4314      	orrs	r4, r2
 8001634:	46a0      	mov	r8, r4
 8001636:	4662      	mov	r2, ip
 8001638:	2a38      	cmp	r2, #56	; 0x38
 800163a:	dc67      	bgt.n	800170c <__aeabi_dadd+0x26c>
 800163c:	2a1f      	cmp	r2, #31
 800163e:	dc00      	bgt.n	8001642 <__aeabi_dadd+0x1a2>
 8001640:	e15f      	b.n	8001902 <__aeabi_dadd+0x462>
 8001642:	4647      	mov	r7, r8
 8001644:	3a20      	subs	r2, #32
 8001646:	40d7      	lsrs	r7, r2
 8001648:	4662      	mov	r2, ip
 800164a:	2a20      	cmp	r2, #32
 800164c:	d005      	beq.n	800165a <__aeabi_dadd+0x1ba>
 800164e:	4664      	mov	r4, ip
 8001650:	2240      	movs	r2, #64	; 0x40
 8001652:	1b12      	subs	r2, r2, r4
 8001654:	4644      	mov	r4, r8
 8001656:	4094      	lsls	r4, r2
 8001658:	4321      	orrs	r1, r4
 800165a:	1e4a      	subs	r2, r1, #1
 800165c:	4191      	sbcs	r1, r2
 800165e:	000c      	movs	r4, r1
 8001660:	433c      	orrs	r4, r7
 8001662:	e057      	b.n	8001714 <__aeabi_dadd+0x274>
 8001664:	003a      	movs	r2, r7
 8001666:	430a      	orrs	r2, r1
 8001668:	d100      	bne.n	800166c <__aeabi_dadd+0x1cc>
 800166a:	e105      	b.n	8001878 <__aeabi_dadd+0x3d8>
 800166c:	0022      	movs	r2, r4
 800166e:	3a01      	subs	r2, #1
 8001670:	2c01      	cmp	r4, #1
 8001672:	d100      	bne.n	8001676 <__aeabi_dadd+0x1d6>
 8001674:	e182      	b.n	800197c <__aeabi_dadd+0x4dc>
 8001676:	4c64      	ldr	r4, [pc, #400]	; (8001808 <__aeabi_dadd+0x368>)
 8001678:	45a4      	cmp	ip, r4
 800167a:	d05b      	beq.n	8001734 <__aeabi_dadd+0x294>
 800167c:	4694      	mov	ip, r2
 800167e:	e741      	b.n	8001504 <__aeabi_dadd+0x64>
 8001680:	4c63      	ldr	r4, [pc, #396]	; (8001810 <__aeabi_dadd+0x370>)
 8001682:	1c77      	adds	r7, r6, #1
 8001684:	4227      	tst	r7, r4
 8001686:	d000      	beq.n	800168a <__aeabi_dadd+0x1ea>
 8001688:	e0c4      	b.n	8001814 <__aeabi_dadd+0x374>
 800168a:	0004      	movs	r4, r0
 800168c:	431c      	orrs	r4, r3
 800168e:	2e00      	cmp	r6, #0
 8001690:	d000      	beq.n	8001694 <__aeabi_dadd+0x1f4>
 8001692:	e169      	b.n	8001968 <__aeabi_dadd+0x4c8>
 8001694:	2c00      	cmp	r4, #0
 8001696:	d100      	bne.n	800169a <__aeabi_dadd+0x1fa>
 8001698:	e1bf      	b.n	8001a1a <__aeabi_dadd+0x57a>
 800169a:	4644      	mov	r4, r8
 800169c:	430c      	orrs	r4, r1
 800169e:	d000      	beq.n	80016a2 <__aeabi_dadd+0x202>
 80016a0:	e1d0      	b.n	8001a44 <__aeabi_dadd+0x5a4>
 80016a2:	0742      	lsls	r2, r0, #29
 80016a4:	08db      	lsrs	r3, r3, #3
 80016a6:	4313      	orrs	r3, r2
 80016a8:	08c0      	lsrs	r0, r0, #3
 80016aa:	e029      	b.n	8001700 <__aeabi_dadd+0x260>
 80016ac:	003a      	movs	r2, r7
 80016ae:	430a      	orrs	r2, r1
 80016b0:	d100      	bne.n	80016b4 <__aeabi_dadd+0x214>
 80016b2:	e170      	b.n	8001996 <__aeabi_dadd+0x4f6>
 80016b4:	4662      	mov	r2, ip
 80016b6:	4664      	mov	r4, ip
 80016b8:	3a01      	subs	r2, #1
 80016ba:	2c01      	cmp	r4, #1
 80016bc:	d100      	bne.n	80016c0 <__aeabi_dadd+0x220>
 80016be:	e0e0      	b.n	8001882 <__aeabi_dadd+0x3e2>
 80016c0:	4c51      	ldr	r4, [pc, #324]	; (8001808 <__aeabi_dadd+0x368>)
 80016c2:	45a4      	cmp	ip, r4
 80016c4:	d100      	bne.n	80016c8 <__aeabi_dadd+0x228>
 80016c6:	e161      	b.n	800198c <__aeabi_dadd+0x4ec>
 80016c8:	4694      	mov	ip, r2
 80016ca:	e7b4      	b.n	8001636 <__aeabi_dadd+0x196>
 80016cc:	003a      	movs	r2, r7
 80016ce:	391f      	subs	r1, #31
 80016d0:	40ca      	lsrs	r2, r1
 80016d2:	0011      	movs	r1, r2
 80016d4:	2b20      	cmp	r3, #32
 80016d6:	d003      	beq.n	80016e0 <__aeabi_dadd+0x240>
 80016d8:	2240      	movs	r2, #64	; 0x40
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	409f      	lsls	r7, r3
 80016de:	433c      	orrs	r4, r7
 80016e0:	1e63      	subs	r3, r4, #1
 80016e2:	419c      	sbcs	r4, r3
 80016e4:	2700      	movs	r7, #0
 80016e6:	2600      	movs	r6, #0
 80016e8:	430c      	orrs	r4, r1
 80016ea:	0763      	lsls	r3, r4, #29
 80016ec:	d000      	beq.n	80016f0 <__aeabi_dadd+0x250>
 80016ee:	e753      	b.n	8001598 <__aeabi_dadd+0xf8>
 80016f0:	46b4      	mov	ip, r6
 80016f2:	08e4      	lsrs	r4, r4, #3
 80016f4:	077b      	lsls	r3, r7, #29
 80016f6:	4323      	orrs	r3, r4
 80016f8:	08f8      	lsrs	r0, r7, #3
 80016fa:	4a43      	ldr	r2, [pc, #268]	; (8001808 <__aeabi_dadd+0x368>)
 80016fc:	4594      	cmp	ip, r2
 80016fe:	d01d      	beq.n	800173c <__aeabi_dadd+0x29c>
 8001700:	4662      	mov	r2, ip
 8001702:	0307      	lsls	r7, r0, #12
 8001704:	0552      	lsls	r2, r2, #21
 8001706:	0b3f      	lsrs	r7, r7, #12
 8001708:	0d52      	lsrs	r2, r2, #21
 800170a:	e760      	b.n	80015ce <__aeabi_dadd+0x12e>
 800170c:	4644      	mov	r4, r8
 800170e:	430c      	orrs	r4, r1
 8001710:	1e62      	subs	r2, r4, #1
 8001712:	4194      	sbcs	r4, r2
 8001714:	18e4      	adds	r4, r4, r3
 8001716:	429c      	cmp	r4, r3
 8001718:	419b      	sbcs	r3, r3
 800171a:	425f      	negs	r7, r3
 800171c:	183f      	adds	r7, r7, r0
 800171e:	023b      	lsls	r3, r7, #8
 8001720:	d5e3      	bpl.n	80016ea <__aeabi_dadd+0x24a>
 8001722:	4b39      	ldr	r3, [pc, #228]	; (8001808 <__aeabi_dadd+0x368>)
 8001724:	3601      	adds	r6, #1
 8001726:	429e      	cmp	r6, r3
 8001728:	d000      	beq.n	800172c <__aeabi_dadd+0x28c>
 800172a:	e0b5      	b.n	8001898 <__aeabi_dadd+0x3f8>
 800172c:	0032      	movs	r2, r6
 800172e:	2700      	movs	r7, #0
 8001730:	2300      	movs	r3, #0
 8001732:	e74c      	b.n	80015ce <__aeabi_dadd+0x12e>
 8001734:	0742      	lsls	r2, r0, #29
 8001736:	08db      	lsrs	r3, r3, #3
 8001738:	4313      	orrs	r3, r2
 800173a:	08c0      	lsrs	r0, r0, #3
 800173c:	001a      	movs	r2, r3
 800173e:	4302      	orrs	r2, r0
 8001740:	d100      	bne.n	8001744 <__aeabi_dadd+0x2a4>
 8001742:	e1e1      	b.n	8001b08 <__aeabi_dadd+0x668>
 8001744:	2780      	movs	r7, #128	; 0x80
 8001746:	033f      	lsls	r7, r7, #12
 8001748:	4307      	orrs	r7, r0
 800174a:	033f      	lsls	r7, r7, #12
 800174c:	4a2e      	ldr	r2, [pc, #184]	; (8001808 <__aeabi_dadd+0x368>)
 800174e:	0b3f      	lsrs	r7, r7, #12
 8001750:	e73d      	b.n	80015ce <__aeabi_dadd+0x12e>
 8001752:	0020      	movs	r0, r4
 8001754:	f001 fcd2 	bl	80030fc <__clzsi2>
 8001758:	0001      	movs	r1, r0
 800175a:	3118      	adds	r1, #24
 800175c:	291f      	cmp	r1, #31
 800175e:	dc00      	bgt.n	8001762 <__aeabi_dadd+0x2c2>
 8001760:	e6fc      	b.n	800155c <__aeabi_dadd+0xbc>
 8001762:	3808      	subs	r0, #8
 8001764:	4084      	lsls	r4, r0
 8001766:	0027      	movs	r7, r4
 8001768:	2400      	movs	r4, #0
 800176a:	42b1      	cmp	r1, r6
 800176c:	db00      	blt.n	8001770 <__aeabi_dadd+0x2d0>
 800176e:	e6ff      	b.n	8001570 <__aeabi_dadd+0xd0>
 8001770:	4a26      	ldr	r2, [pc, #152]	; (800180c <__aeabi_dadd+0x36c>)
 8001772:	1a76      	subs	r6, r6, r1
 8001774:	4017      	ands	r7, r2
 8001776:	e70d      	b.n	8001594 <__aeabi_dadd+0xf4>
 8001778:	2a00      	cmp	r2, #0
 800177a:	d02f      	beq.n	80017dc <__aeabi_dadd+0x33c>
 800177c:	464a      	mov	r2, r9
 800177e:	1b92      	subs	r2, r2, r6
 8001780:	4694      	mov	ip, r2
 8001782:	2e00      	cmp	r6, #0
 8001784:	d100      	bne.n	8001788 <__aeabi_dadd+0x2e8>
 8001786:	e0ad      	b.n	80018e4 <__aeabi_dadd+0x444>
 8001788:	4a1f      	ldr	r2, [pc, #124]	; (8001808 <__aeabi_dadd+0x368>)
 800178a:	4591      	cmp	r9, r2
 800178c:	d100      	bne.n	8001790 <__aeabi_dadd+0x2f0>
 800178e:	e10f      	b.n	80019b0 <__aeabi_dadd+0x510>
 8001790:	2280      	movs	r2, #128	; 0x80
 8001792:	0412      	lsls	r2, r2, #16
 8001794:	4310      	orrs	r0, r2
 8001796:	4662      	mov	r2, ip
 8001798:	2a38      	cmp	r2, #56	; 0x38
 800179a:	dd00      	ble.n	800179e <__aeabi_dadd+0x2fe>
 800179c:	e10f      	b.n	80019be <__aeabi_dadd+0x51e>
 800179e:	2a1f      	cmp	r2, #31
 80017a0:	dd00      	ble.n	80017a4 <__aeabi_dadd+0x304>
 80017a2:	e180      	b.n	8001aa6 <__aeabi_dadd+0x606>
 80017a4:	4664      	mov	r4, ip
 80017a6:	2220      	movs	r2, #32
 80017a8:	001e      	movs	r6, r3
 80017aa:	1b12      	subs	r2, r2, r4
 80017ac:	4667      	mov	r7, ip
 80017ae:	0004      	movs	r4, r0
 80017b0:	4093      	lsls	r3, r2
 80017b2:	4094      	lsls	r4, r2
 80017b4:	40fe      	lsrs	r6, r7
 80017b6:	1e5a      	subs	r2, r3, #1
 80017b8:	4193      	sbcs	r3, r2
 80017ba:	40f8      	lsrs	r0, r7
 80017bc:	4334      	orrs	r4, r6
 80017be:	431c      	orrs	r4, r3
 80017c0:	4480      	add	r8, r0
 80017c2:	1864      	adds	r4, r4, r1
 80017c4:	428c      	cmp	r4, r1
 80017c6:	41bf      	sbcs	r7, r7
 80017c8:	427f      	negs	r7, r7
 80017ca:	464e      	mov	r6, r9
 80017cc:	4447      	add	r7, r8
 80017ce:	e7a6      	b.n	800171e <__aeabi_dadd+0x27e>
 80017d0:	4642      	mov	r2, r8
 80017d2:	430a      	orrs	r2, r1
 80017d4:	0011      	movs	r1, r2
 80017d6:	1e4a      	subs	r2, r1, #1
 80017d8:	4191      	sbcs	r1, r2
 80017da:	e6ad      	b.n	8001538 <__aeabi_dadd+0x98>
 80017dc:	4c0c      	ldr	r4, [pc, #48]	; (8001810 <__aeabi_dadd+0x370>)
 80017de:	1c72      	adds	r2, r6, #1
 80017e0:	4222      	tst	r2, r4
 80017e2:	d000      	beq.n	80017e6 <__aeabi_dadd+0x346>
 80017e4:	e0a1      	b.n	800192a <__aeabi_dadd+0x48a>
 80017e6:	0002      	movs	r2, r0
 80017e8:	431a      	orrs	r2, r3
 80017ea:	2e00      	cmp	r6, #0
 80017ec:	d000      	beq.n	80017f0 <__aeabi_dadd+0x350>
 80017ee:	e0fa      	b.n	80019e6 <__aeabi_dadd+0x546>
 80017f0:	2a00      	cmp	r2, #0
 80017f2:	d100      	bne.n	80017f6 <__aeabi_dadd+0x356>
 80017f4:	e145      	b.n	8001a82 <__aeabi_dadd+0x5e2>
 80017f6:	003a      	movs	r2, r7
 80017f8:	430a      	orrs	r2, r1
 80017fa:	d000      	beq.n	80017fe <__aeabi_dadd+0x35e>
 80017fc:	e146      	b.n	8001a8c <__aeabi_dadd+0x5ec>
 80017fe:	0742      	lsls	r2, r0, #29
 8001800:	08db      	lsrs	r3, r3, #3
 8001802:	4313      	orrs	r3, r2
 8001804:	08c0      	lsrs	r0, r0, #3
 8001806:	e77b      	b.n	8001700 <__aeabi_dadd+0x260>
 8001808:	000007ff 	.word	0x000007ff
 800180c:	ff7fffff 	.word	0xff7fffff
 8001810:	000007fe 	.word	0x000007fe
 8001814:	4647      	mov	r7, r8
 8001816:	1a5c      	subs	r4, r3, r1
 8001818:	1bc2      	subs	r2, r0, r7
 800181a:	42a3      	cmp	r3, r4
 800181c:	41bf      	sbcs	r7, r7
 800181e:	427f      	negs	r7, r7
 8001820:	46b9      	mov	r9, r7
 8001822:	0017      	movs	r7, r2
 8001824:	464a      	mov	r2, r9
 8001826:	1abf      	subs	r7, r7, r2
 8001828:	023a      	lsls	r2, r7, #8
 800182a:	d500      	bpl.n	800182e <__aeabi_dadd+0x38e>
 800182c:	e08d      	b.n	800194a <__aeabi_dadd+0x4aa>
 800182e:	0023      	movs	r3, r4
 8001830:	433b      	orrs	r3, r7
 8001832:	d000      	beq.n	8001836 <__aeabi_dadd+0x396>
 8001834:	e68a      	b.n	800154c <__aeabi_dadd+0xac>
 8001836:	2000      	movs	r0, #0
 8001838:	2500      	movs	r5, #0
 800183a:	e761      	b.n	8001700 <__aeabi_dadd+0x260>
 800183c:	4cb4      	ldr	r4, [pc, #720]	; (8001b10 <__aeabi_dadd+0x670>)
 800183e:	45a1      	cmp	r9, r4
 8001840:	d100      	bne.n	8001844 <__aeabi_dadd+0x3a4>
 8001842:	e0ad      	b.n	80019a0 <__aeabi_dadd+0x500>
 8001844:	2480      	movs	r4, #128	; 0x80
 8001846:	0424      	lsls	r4, r4, #16
 8001848:	4320      	orrs	r0, r4
 800184a:	4664      	mov	r4, ip
 800184c:	2c38      	cmp	r4, #56	; 0x38
 800184e:	dc3d      	bgt.n	80018cc <__aeabi_dadd+0x42c>
 8001850:	4662      	mov	r2, ip
 8001852:	2c1f      	cmp	r4, #31
 8001854:	dd00      	ble.n	8001858 <__aeabi_dadd+0x3b8>
 8001856:	e0b7      	b.n	80019c8 <__aeabi_dadd+0x528>
 8001858:	2520      	movs	r5, #32
 800185a:	001e      	movs	r6, r3
 800185c:	1b2d      	subs	r5, r5, r4
 800185e:	0004      	movs	r4, r0
 8001860:	40ab      	lsls	r3, r5
 8001862:	40ac      	lsls	r4, r5
 8001864:	40d6      	lsrs	r6, r2
 8001866:	40d0      	lsrs	r0, r2
 8001868:	4642      	mov	r2, r8
 800186a:	1e5d      	subs	r5, r3, #1
 800186c:	41ab      	sbcs	r3, r5
 800186e:	4334      	orrs	r4, r6
 8001870:	1a12      	subs	r2, r2, r0
 8001872:	4690      	mov	r8, r2
 8001874:	4323      	orrs	r3, r4
 8001876:	e02c      	b.n	80018d2 <__aeabi_dadd+0x432>
 8001878:	0742      	lsls	r2, r0, #29
 800187a:	08db      	lsrs	r3, r3, #3
 800187c:	4313      	orrs	r3, r2
 800187e:	08c0      	lsrs	r0, r0, #3
 8001880:	e73b      	b.n	80016fa <__aeabi_dadd+0x25a>
 8001882:	185c      	adds	r4, r3, r1
 8001884:	429c      	cmp	r4, r3
 8001886:	419b      	sbcs	r3, r3
 8001888:	4440      	add	r0, r8
 800188a:	425b      	negs	r3, r3
 800188c:	18c7      	adds	r7, r0, r3
 800188e:	2601      	movs	r6, #1
 8001890:	023b      	lsls	r3, r7, #8
 8001892:	d400      	bmi.n	8001896 <__aeabi_dadd+0x3f6>
 8001894:	e729      	b.n	80016ea <__aeabi_dadd+0x24a>
 8001896:	2602      	movs	r6, #2
 8001898:	4a9e      	ldr	r2, [pc, #632]	; (8001b14 <__aeabi_dadd+0x674>)
 800189a:	0863      	lsrs	r3, r4, #1
 800189c:	4017      	ands	r7, r2
 800189e:	2201      	movs	r2, #1
 80018a0:	4014      	ands	r4, r2
 80018a2:	431c      	orrs	r4, r3
 80018a4:	07fb      	lsls	r3, r7, #31
 80018a6:	431c      	orrs	r4, r3
 80018a8:	087f      	lsrs	r7, r7, #1
 80018aa:	e673      	b.n	8001594 <__aeabi_dadd+0xf4>
 80018ac:	4644      	mov	r4, r8
 80018ae:	3a20      	subs	r2, #32
 80018b0:	40d4      	lsrs	r4, r2
 80018b2:	4662      	mov	r2, ip
 80018b4:	2a20      	cmp	r2, #32
 80018b6:	d005      	beq.n	80018c4 <__aeabi_dadd+0x424>
 80018b8:	4667      	mov	r7, ip
 80018ba:	2240      	movs	r2, #64	; 0x40
 80018bc:	1bd2      	subs	r2, r2, r7
 80018be:	4647      	mov	r7, r8
 80018c0:	4097      	lsls	r7, r2
 80018c2:	4339      	orrs	r1, r7
 80018c4:	1e4a      	subs	r2, r1, #1
 80018c6:	4191      	sbcs	r1, r2
 80018c8:	4321      	orrs	r1, r4
 80018ca:	e635      	b.n	8001538 <__aeabi_dadd+0x98>
 80018cc:	4303      	orrs	r3, r0
 80018ce:	1e58      	subs	r0, r3, #1
 80018d0:	4183      	sbcs	r3, r0
 80018d2:	1acc      	subs	r4, r1, r3
 80018d4:	42a1      	cmp	r1, r4
 80018d6:	41bf      	sbcs	r7, r7
 80018d8:	4643      	mov	r3, r8
 80018da:	427f      	negs	r7, r7
 80018dc:	4655      	mov	r5, sl
 80018de:	464e      	mov	r6, r9
 80018e0:	1bdf      	subs	r7, r3, r7
 80018e2:	e62e      	b.n	8001542 <__aeabi_dadd+0xa2>
 80018e4:	0002      	movs	r2, r0
 80018e6:	431a      	orrs	r2, r3
 80018e8:	d100      	bne.n	80018ec <__aeabi_dadd+0x44c>
 80018ea:	e0bd      	b.n	8001a68 <__aeabi_dadd+0x5c8>
 80018ec:	4662      	mov	r2, ip
 80018ee:	4664      	mov	r4, ip
 80018f0:	3a01      	subs	r2, #1
 80018f2:	2c01      	cmp	r4, #1
 80018f4:	d100      	bne.n	80018f8 <__aeabi_dadd+0x458>
 80018f6:	e0e5      	b.n	8001ac4 <__aeabi_dadd+0x624>
 80018f8:	4c85      	ldr	r4, [pc, #532]	; (8001b10 <__aeabi_dadd+0x670>)
 80018fa:	45a4      	cmp	ip, r4
 80018fc:	d058      	beq.n	80019b0 <__aeabi_dadd+0x510>
 80018fe:	4694      	mov	ip, r2
 8001900:	e749      	b.n	8001796 <__aeabi_dadd+0x2f6>
 8001902:	4664      	mov	r4, ip
 8001904:	2220      	movs	r2, #32
 8001906:	1b12      	subs	r2, r2, r4
 8001908:	4644      	mov	r4, r8
 800190a:	4094      	lsls	r4, r2
 800190c:	000f      	movs	r7, r1
 800190e:	46a1      	mov	r9, r4
 8001910:	4664      	mov	r4, ip
 8001912:	4091      	lsls	r1, r2
 8001914:	40e7      	lsrs	r7, r4
 8001916:	464c      	mov	r4, r9
 8001918:	1e4a      	subs	r2, r1, #1
 800191a:	4191      	sbcs	r1, r2
 800191c:	433c      	orrs	r4, r7
 800191e:	4642      	mov	r2, r8
 8001920:	430c      	orrs	r4, r1
 8001922:	4661      	mov	r1, ip
 8001924:	40ca      	lsrs	r2, r1
 8001926:	1880      	adds	r0, r0, r2
 8001928:	e6f4      	b.n	8001714 <__aeabi_dadd+0x274>
 800192a:	4c79      	ldr	r4, [pc, #484]	; (8001b10 <__aeabi_dadd+0x670>)
 800192c:	42a2      	cmp	r2, r4
 800192e:	d100      	bne.n	8001932 <__aeabi_dadd+0x492>
 8001930:	e6fd      	b.n	800172e <__aeabi_dadd+0x28e>
 8001932:	1859      	adds	r1, r3, r1
 8001934:	4299      	cmp	r1, r3
 8001936:	419b      	sbcs	r3, r3
 8001938:	4440      	add	r0, r8
 800193a:	425f      	negs	r7, r3
 800193c:	19c7      	adds	r7, r0, r7
 800193e:	07fc      	lsls	r4, r7, #31
 8001940:	0849      	lsrs	r1, r1, #1
 8001942:	0016      	movs	r6, r2
 8001944:	430c      	orrs	r4, r1
 8001946:	087f      	lsrs	r7, r7, #1
 8001948:	e6cf      	b.n	80016ea <__aeabi_dadd+0x24a>
 800194a:	1acc      	subs	r4, r1, r3
 800194c:	42a1      	cmp	r1, r4
 800194e:	41bf      	sbcs	r7, r7
 8001950:	4643      	mov	r3, r8
 8001952:	427f      	negs	r7, r7
 8001954:	1a18      	subs	r0, r3, r0
 8001956:	4655      	mov	r5, sl
 8001958:	1bc7      	subs	r7, r0, r7
 800195a:	e5f7      	b.n	800154c <__aeabi_dadd+0xac>
 800195c:	08c9      	lsrs	r1, r1, #3
 800195e:	077b      	lsls	r3, r7, #29
 8001960:	4655      	mov	r5, sl
 8001962:	430b      	orrs	r3, r1
 8001964:	08f8      	lsrs	r0, r7, #3
 8001966:	e6c8      	b.n	80016fa <__aeabi_dadd+0x25a>
 8001968:	2c00      	cmp	r4, #0
 800196a:	d000      	beq.n	800196e <__aeabi_dadd+0x4ce>
 800196c:	e081      	b.n	8001a72 <__aeabi_dadd+0x5d2>
 800196e:	4643      	mov	r3, r8
 8001970:	430b      	orrs	r3, r1
 8001972:	d115      	bne.n	80019a0 <__aeabi_dadd+0x500>
 8001974:	2080      	movs	r0, #128	; 0x80
 8001976:	2500      	movs	r5, #0
 8001978:	0300      	lsls	r0, r0, #12
 800197a:	e6e3      	b.n	8001744 <__aeabi_dadd+0x2a4>
 800197c:	1a5c      	subs	r4, r3, r1
 800197e:	42a3      	cmp	r3, r4
 8001980:	419b      	sbcs	r3, r3
 8001982:	1bc7      	subs	r7, r0, r7
 8001984:	425b      	negs	r3, r3
 8001986:	2601      	movs	r6, #1
 8001988:	1aff      	subs	r7, r7, r3
 800198a:	e5da      	b.n	8001542 <__aeabi_dadd+0xa2>
 800198c:	0742      	lsls	r2, r0, #29
 800198e:	08db      	lsrs	r3, r3, #3
 8001990:	4313      	orrs	r3, r2
 8001992:	08c0      	lsrs	r0, r0, #3
 8001994:	e6d2      	b.n	800173c <__aeabi_dadd+0x29c>
 8001996:	0742      	lsls	r2, r0, #29
 8001998:	08db      	lsrs	r3, r3, #3
 800199a:	4313      	orrs	r3, r2
 800199c:	08c0      	lsrs	r0, r0, #3
 800199e:	e6ac      	b.n	80016fa <__aeabi_dadd+0x25a>
 80019a0:	4643      	mov	r3, r8
 80019a2:	4642      	mov	r2, r8
 80019a4:	08c9      	lsrs	r1, r1, #3
 80019a6:	075b      	lsls	r3, r3, #29
 80019a8:	4655      	mov	r5, sl
 80019aa:	430b      	orrs	r3, r1
 80019ac:	08d0      	lsrs	r0, r2, #3
 80019ae:	e6c5      	b.n	800173c <__aeabi_dadd+0x29c>
 80019b0:	4643      	mov	r3, r8
 80019b2:	4642      	mov	r2, r8
 80019b4:	075b      	lsls	r3, r3, #29
 80019b6:	08c9      	lsrs	r1, r1, #3
 80019b8:	430b      	orrs	r3, r1
 80019ba:	08d0      	lsrs	r0, r2, #3
 80019bc:	e6be      	b.n	800173c <__aeabi_dadd+0x29c>
 80019be:	4303      	orrs	r3, r0
 80019c0:	001c      	movs	r4, r3
 80019c2:	1e63      	subs	r3, r4, #1
 80019c4:	419c      	sbcs	r4, r3
 80019c6:	e6fc      	b.n	80017c2 <__aeabi_dadd+0x322>
 80019c8:	0002      	movs	r2, r0
 80019ca:	3c20      	subs	r4, #32
 80019cc:	40e2      	lsrs	r2, r4
 80019ce:	0014      	movs	r4, r2
 80019d0:	4662      	mov	r2, ip
 80019d2:	2a20      	cmp	r2, #32
 80019d4:	d003      	beq.n	80019de <__aeabi_dadd+0x53e>
 80019d6:	2540      	movs	r5, #64	; 0x40
 80019d8:	1aad      	subs	r5, r5, r2
 80019da:	40a8      	lsls	r0, r5
 80019dc:	4303      	orrs	r3, r0
 80019de:	1e58      	subs	r0, r3, #1
 80019e0:	4183      	sbcs	r3, r0
 80019e2:	4323      	orrs	r3, r4
 80019e4:	e775      	b.n	80018d2 <__aeabi_dadd+0x432>
 80019e6:	2a00      	cmp	r2, #0
 80019e8:	d0e2      	beq.n	80019b0 <__aeabi_dadd+0x510>
 80019ea:	003a      	movs	r2, r7
 80019ec:	430a      	orrs	r2, r1
 80019ee:	d0cd      	beq.n	800198c <__aeabi_dadd+0x4ec>
 80019f0:	0742      	lsls	r2, r0, #29
 80019f2:	08db      	lsrs	r3, r3, #3
 80019f4:	4313      	orrs	r3, r2
 80019f6:	2280      	movs	r2, #128	; 0x80
 80019f8:	08c0      	lsrs	r0, r0, #3
 80019fa:	0312      	lsls	r2, r2, #12
 80019fc:	4210      	tst	r0, r2
 80019fe:	d006      	beq.n	8001a0e <__aeabi_dadd+0x56e>
 8001a00:	08fc      	lsrs	r4, r7, #3
 8001a02:	4214      	tst	r4, r2
 8001a04:	d103      	bne.n	8001a0e <__aeabi_dadd+0x56e>
 8001a06:	0020      	movs	r0, r4
 8001a08:	08cb      	lsrs	r3, r1, #3
 8001a0a:	077a      	lsls	r2, r7, #29
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	0f5a      	lsrs	r2, r3, #29
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	0752      	lsls	r2, r2, #29
 8001a14:	08db      	lsrs	r3, r3, #3
 8001a16:	4313      	orrs	r3, r2
 8001a18:	e690      	b.n	800173c <__aeabi_dadd+0x29c>
 8001a1a:	4643      	mov	r3, r8
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dadd+0x582>
 8001a20:	e709      	b.n	8001836 <__aeabi_dadd+0x396>
 8001a22:	4643      	mov	r3, r8
 8001a24:	4642      	mov	r2, r8
 8001a26:	08c9      	lsrs	r1, r1, #3
 8001a28:	075b      	lsls	r3, r3, #29
 8001a2a:	4655      	mov	r5, sl
 8001a2c:	430b      	orrs	r3, r1
 8001a2e:	08d0      	lsrs	r0, r2, #3
 8001a30:	e666      	b.n	8001700 <__aeabi_dadd+0x260>
 8001a32:	1acc      	subs	r4, r1, r3
 8001a34:	42a1      	cmp	r1, r4
 8001a36:	4189      	sbcs	r1, r1
 8001a38:	1a3f      	subs	r7, r7, r0
 8001a3a:	4249      	negs	r1, r1
 8001a3c:	4655      	mov	r5, sl
 8001a3e:	2601      	movs	r6, #1
 8001a40:	1a7f      	subs	r7, r7, r1
 8001a42:	e57e      	b.n	8001542 <__aeabi_dadd+0xa2>
 8001a44:	4642      	mov	r2, r8
 8001a46:	1a5c      	subs	r4, r3, r1
 8001a48:	1a87      	subs	r7, r0, r2
 8001a4a:	42a3      	cmp	r3, r4
 8001a4c:	4192      	sbcs	r2, r2
 8001a4e:	4252      	negs	r2, r2
 8001a50:	1abf      	subs	r7, r7, r2
 8001a52:	023a      	lsls	r2, r7, #8
 8001a54:	d53d      	bpl.n	8001ad2 <__aeabi_dadd+0x632>
 8001a56:	1acc      	subs	r4, r1, r3
 8001a58:	42a1      	cmp	r1, r4
 8001a5a:	4189      	sbcs	r1, r1
 8001a5c:	4643      	mov	r3, r8
 8001a5e:	4249      	negs	r1, r1
 8001a60:	1a1f      	subs	r7, r3, r0
 8001a62:	4655      	mov	r5, sl
 8001a64:	1a7f      	subs	r7, r7, r1
 8001a66:	e595      	b.n	8001594 <__aeabi_dadd+0xf4>
 8001a68:	077b      	lsls	r3, r7, #29
 8001a6a:	08c9      	lsrs	r1, r1, #3
 8001a6c:	430b      	orrs	r3, r1
 8001a6e:	08f8      	lsrs	r0, r7, #3
 8001a70:	e643      	b.n	80016fa <__aeabi_dadd+0x25a>
 8001a72:	4644      	mov	r4, r8
 8001a74:	08db      	lsrs	r3, r3, #3
 8001a76:	430c      	orrs	r4, r1
 8001a78:	d130      	bne.n	8001adc <__aeabi_dadd+0x63c>
 8001a7a:	0742      	lsls	r2, r0, #29
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	08c0      	lsrs	r0, r0, #3
 8001a80:	e65c      	b.n	800173c <__aeabi_dadd+0x29c>
 8001a82:	077b      	lsls	r3, r7, #29
 8001a84:	08c9      	lsrs	r1, r1, #3
 8001a86:	430b      	orrs	r3, r1
 8001a88:	08f8      	lsrs	r0, r7, #3
 8001a8a:	e639      	b.n	8001700 <__aeabi_dadd+0x260>
 8001a8c:	185c      	adds	r4, r3, r1
 8001a8e:	429c      	cmp	r4, r3
 8001a90:	419b      	sbcs	r3, r3
 8001a92:	4440      	add	r0, r8
 8001a94:	425b      	negs	r3, r3
 8001a96:	18c7      	adds	r7, r0, r3
 8001a98:	023b      	lsls	r3, r7, #8
 8001a9a:	d400      	bmi.n	8001a9e <__aeabi_dadd+0x5fe>
 8001a9c:	e625      	b.n	80016ea <__aeabi_dadd+0x24a>
 8001a9e:	4b1d      	ldr	r3, [pc, #116]	; (8001b14 <__aeabi_dadd+0x674>)
 8001aa0:	2601      	movs	r6, #1
 8001aa2:	401f      	ands	r7, r3
 8001aa4:	e621      	b.n	80016ea <__aeabi_dadd+0x24a>
 8001aa6:	0004      	movs	r4, r0
 8001aa8:	3a20      	subs	r2, #32
 8001aaa:	40d4      	lsrs	r4, r2
 8001aac:	4662      	mov	r2, ip
 8001aae:	2a20      	cmp	r2, #32
 8001ab0:	d004      	beq.n	8001abc <__aeabi_dadd+0x61c>
 8001ab2:	2240      	movs	r2, #64	; 0x40
 8001ab4:	4666      	mov	r6, ip
 8001ab6:	1b92      	subs	r2, r2, r6
 8001ab8:	4090      	lsls	r0, r2
 8001aba:	4303      	orrs	r3, r0
 8001abc:	1e5a      	subs	r2, r3, #1
 8001abe:	4193      	sbcs	r3, r2
 8001ac0:	431c      	orrs	r4, r3
 8001ac2:	e67e      	b.n	80017c2 <__aeabi_dadd+0x322>
 8001ac4:	185c      	adds	r4, r3, r1
 8001ac6:	428c      	cmp	r4, r1
 8001ac8:	4189      	sbcs	r1, r1
 8001aca:	4440      	add	r0, r8
 8001acc:	4249      	negs	r1, r1
 8001ace:	1847      	adds	r7, r0, r1
 8001ad0:	e6dd      	b.n	800188e <__aeabi_dadd+0x3ee>
 8001ad2:	0023      	movs	r3, r4
 8001ad4:	433b      	orrs	r3, r7
 8001ad6:	d100      	bne.n	8001ada <__aeabi_dadd+0x63a>
 8001ad8:	e6ad      	b.n	8001836 <__aeabi_dadd+0x396>
 8001ada:	e606      	b.n	80016ea <__aeabi_dadd+0x24a>
 8001adc:	0744      	lsls	r4, r0, #29
 8001ade:	4323      	orrs	r3, r4
 8001ae0:	2480      	movs	r4, #128	; 0x80
 8001ae2:	08c0      	lsrs	r0, r0, #3
 8001ae4:	0324      	lsls	r4, r4, #12
 8001ae6:	4220      	tst	r0, r4
 8001ae8:	d008      	beq.n	8001afc <__aeabi_dadd+0x65c>
 8001aea:	4642      	mov	r2, r8
 8001aec:	08d6      	lsrs	r6, r2, #3
 8001aee:	4226      	tst	r6, r4
 8001af0:	d104      	bne.n	8001afc <__aeabi_dadd+0x65c>
 8001af2:	4655      	mov	r5, sl
 8001af4:	0030      	movs	r0, r6
 8001af6:	08cb      	lsrs	r3, r1, #3
 8001af8:	0751      	lsls	r1, r2, #29
 8001afa:	430b      	orrs	r3, r1
 8001afc:	0f5a      	lsrs	r2, r3, #29
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	08db      	lsrs	r3, r3, #3
 8001b02:	0752      	lsls	r2, r2, #29
 8001b04:	4313      	orrs	r3, r2
 8001b06:	e619      	b.n	800173c <__aeabi_dadd+0x29c>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	4a01      	ldr	r2, [pc, #4]	; (8001b10 <__aeabi_dadd+0x670>)
 8001b0c:	001f      	movs	r7, r3
 8001b0e:	e55e      	b.n	80015ce <__aeabi_dadd+0x12e>
 8001b10:	000007ff 	.word	0x000007ff
 8001b14:	ff7fffff 	.word	0xff7fffff

08001b18 <__aeabi_ddiv>:
 8001b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b1a:	4657      	mov	r7, sl
 8001b1c:	464e      	mov	r6, r9
 8001b1e:	4645      	mov	r5, r8
 8001b20:	46de      	mov	lr, fp
 8001b22:	b5e0      	push	{r5, r6, r7, lr}
 8001b24:	4681      	mov	r9, r0
 8001b26:	0005      	movs	r5, r0
 8001b28:	030c      	lsls	r4, r1, #12
 8001b2a:	0048      	lsls	r0, r1, #1
 8001b2c:	4692      	mov	sl, r2
 8001b2e:	001f      	movs	r7, r3
 8001b30:	b085      	sub	sp, #20
 8001b32:	0b24      	lsrs	r4, r4, #12
 8001b34:	0d40      	lsrs	r0, r0, #21
 8001b36:	0fce      	lsrs	r6, r1, #31
 8001b38:	2800      	cmp	r0, #0
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_ddiv+0x26>
 8001b3c:	e156      	b.n	8001dec <__aeabi_ddiv+0x2d4>
 8001b3e:	4bd4      	ldr	r3, [pc, #848]	; (8001e90 <__aeabi_ddiv+0x378>)
 8001b40:	4298      	cmp	r0, r3
 8001b42:	d100      	bne.n	8001b46 <__aeabi_ddiv+0x2e>
 8001b44:	e172      	b.n	8001e2c <__aeabi_ddiv+0x314>
 8001b46:	0f6b      	lsrs	r3, r5, #29
 8001b48:	00e4      	lsls	r4, r4, #3
 8001b4a:	431c      	orrs	r4, r3
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	041b      	lsls	r3, r3, #16
 8001b50:	4323      	orrs	r3, r4
 8001b52:	4698      	mov	r8, r3
 8001b54:	4bcf      	ldr	r3, [pc, #828]	; (8001e94 <__aeabi_ddiv+0x37c>)
 8001b56:	00ed      	lsls	r5, r5, #3
 8001b58:	469b      	mov	fp, r3
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	4699      	mov	r9, r3
 8001b5e:	4483      	add	fp, r0
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	033c      	lsls	r4, r7, #12
 8001b64:	007b      	lsls	r3, r7, #1
 8001b66:	4650      	mov	r0, sl
 8001b68:	0b24      	lsrs	r4, r4, #12
 8001b6a:	0d5b      	lsrs	r3, r3, #21
 8001b6c:	0fff      	lsrs	r7, r7, #31
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d100      	bne.n	8001b74 <__aeabi_ddiv+0x5c>
 8001b72:	e11f      	b.n	8001db4 <__aeabi_ddiv+0x29c>
 8001b74:	4ac6      	ldr	r2, [pc, #792]	; (8001e90 <__aeabi_ddiv+0x378>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d100      	bne.n	8001b7c <__aeabi_ddiv+0x64>
 8001b7a:	e162      	b.n	8001e42 <__aeabi_ddiv+0x32a>
 8001b7c:	49c5      	ldr	r1, [pc, #788]	; (8001e94 <__aeabi_ddiv+0x37c>)
 8001b7e:	0f42      	lsrs	r2, r0, #29
 8001b80:	468c      	mov	ip, r1
 8001b82:	00e4      	lsls	r4, r4, #3
 8001b84:	4659      	mov	r1, fp
 8001b86:	4314      	orrs	r4, r2
 8001b88:	2280      	movs	r2, #128	; 0x80
 8001b8a:	4463      	add	r3, ip
 8001b8c:	0412      	lsls	r2, r2, #16
 8001b8e:	1acb      	subs	r3, r1, r3
 8001b90:	4314      	orrs	r4, r2
 8001b92:	469b      	mov	fp, r3
 8001b94:	00c2      	lsls	r2, r0, #3
 8001b96:	2000      	movs	r0, #0
 8001b98:	0033      	movs	r3, r6
 8001b9a:	407b      	eors	r3, r7
 8001b9c:	469a      	mov	sl, r3
 8001b9e:	464b      	mov	r3, r9
 8001ba0:	2b0f      	cmp	r3, #15
 8001ba2:	d827      	bhi.n	8001bf4 <__aeabi_ddiv+0xdc>
 8001ba4:	49bc      	ldr	r1, [pc, #752]	; (8001e98 <__aeabi_ddiv+0x380>)
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	58cb      	ldr	r3, [r1, r3]
 8001baa:	469f      	mov	pc, r3
 8001bac:	46b2      	mov	sl, r6
 8001bae:	9b00      	ldr	r3, [sp, #0]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d016      	beq.n	8001be2 <__aeabi_ddiv+0xca>
 8001bb4:	2b03      	cmp	r3, #3
 8001bb6:	d100      	bne.n	8001bba <__aeabi_ddiv+0xa2>
 8001bb8:	e28e      	b.n	80020d8 <__aeabi_ddiv+0x5c0>
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d000      	beq.n	8001bc0 <__aeabi_ddiv+0xa8>
 8001bbe:	e0d9      	b.n	8001d74 <__aeabi_ddiv+0x25c>
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	2400      	movs	r4, #0
 8001bc4:	2500      	movs	r5, #0
 8001bc6:	4652      	mov	r2, sl
 8001bc8:	051b      	lsls	r3, r3, #20
 8001bca:	4323      	orrs	r3, r4
 8001bcc:	07d2      	lsls	r2, r2, #31
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	0028      	movs	r0, r5
 8001bd2:	0019      	movs	r1, r3
 8001bd4:	b005      	add	sp, #20
 8001bd6:	bcf0      	pop	{r4, r5, r6, r7}
 8001bd8:	46bb      	mov	fp, r7
 8001bda:	46b2      	mov	sl, r6
 8001bdc:	46a9      	mov	r9, r5
 8001bde:	46a0      	mov	r8, r4
 8001be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001be2:	2400      	movs	r4, #0
 8001be4:	2500      	movs	r5, #0
 8001be6:	4baa      	ldr	r3, [pc, #680]	; (8001e90 <__aeabi_ddiv+0x378>)
 8001be8:	e7ed      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 8001bea:	46ba      	mov	sl, r7
 8001bec:	46a0      	mov	r8, r4
 8001bee:	0015      	movs	r5, r2
 8001bf0:	9000      	str	r0, [sp, #0]
 8001bf2:	e7dc      	b.n	8001bae <__aeabi_ddiv+0x96>
 8001bf4:	4544      	cmp	r4, r8
 8001bf6:	d200      	bcs.n	8001bfa <__aeabi_ddiv+0xe2>
 8001bf8:	e1c7      	b.n	8001f8a <__aeabi_ddiv+0x472>
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_ddiv+0xe6>
 8001bfc:	e1c2      	b.n	8001f84 <__aeabi_ddiv+0x46c>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	425b      	negs	r3, r3
 8001c02:	469c      	mov	ip, r3
 8001c04:	002e      	movs	r6, r5
 8001c06:	4640      	mov	r0, r8
 8001c08:	2500      	movs	r5, #0
 8001c0a:	44e3      	add	fp, ip
 8001c0c:	0223      	lsls	r3, r4, #8
 8001c0e:	0e14      	lsrs	r4, r2, #24
 8001c10:	431c      	orrs	r4, r3
 8001c12:	0c1b      	lsrs	r3, r3, #16
 8001c14:	4699      	mov	r9, r3
 8001c16:	0423      	lsls	r3, r4, #16
 8001c18:	0c1f      	lsrs	r7, r3, #16
 8001c1a:	0212      	lsls	r2, r2, #8
 8001c1c:	4649      	mov	r1, r9
 8001c1e:	9200      	str	r2, [sp, #0]
 8001c20:	9701      	str	r7, [sp, #4]
 8001c22:	f7fe fb13 	bl	800024c <__aeabi_uidivmod>
 8001c26:	0002      	movs	r2, r0
 8001c28:	437a      	muls	r2, r7
 8001c2a:	040b      	lsls	r3, r1, #16
 8001c2c:	0c31      	lsrs	r1, r6, #16
 8001c2e:	4680      	mov	r8, r0
 8001c30:	4319      	orrs	r1, r3
 8001c32:	428a      	cmp	r2, r1
 8001c34:	d907      	bls.n	8001c46 <__aeabi_ddiv+0x12e>
 8001c36:	2301      	movs	r3, #1
 8001c38:	425b      	negs	r3, r3
 8001c3a:	469c      	mov	ip, r3
 8001c3c:	1909      	adds	r1, r1, r4
 8001c3e:	44e0      	add	r8, ip
 8001c40:	428c      	cmp	r4, r1
 8001c42:	d800      	bhi.n	8001c46 <__aeabi_ddiv+0x12e>
 8001c44:	e207      	b.n	8002056 <__aeabi_ddiv+0x53e>
 8001c46:	1a88      	subs	r0, r1, r2
 8001c48:	4649      	mov	r1, r9
 8001c4a:	f7fe faff 	bl	800024c <__aeabi_uidivmod>
 8001c4e:	0409      	lsls	r1, r1, #16
 8001c50:	468c      	mov	ip, r1
 8001c52:	0431      	lsls	r1, r6, #16
 8001c54:	4666      	mov	r6, ip
 8001c56:	9a01      	ldr	r2, [sp, #4]
 8001c58:	0c09      	lsrs	r1, r1, #16
 8001c5a:	4342      	muls	r2, r0
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	4331      	orrs	r1, r6
 8001c60:	428a      	cmp	r2, r1
 8001c62:	d904      	bls.n	8001c6e <__aeabi_ddiv+0x156>
 8001c64:	1909      	adds	r1, r1, r4
 8001c66:	3b01      	subs	r3, #1
 8001c68:	428c      	cmp	r4, r1
 8001c6a:	d800      	bhi.n	8001c6e <__aeabi_ddiv+0x156>
 8001c6c:	e1ed      	b.n	800204a <__aeabi_ddiv+0x532>
 8001c6e:	1a88      	subs	r0, r1, r2
 8001c70:	4642      	mov	r2, r8
 8001c72:	0412      	lsls	r2, r2, #16
 8001c74:	431a      	orrs	r2, r3
 8001c76:	4690      	mov	r8, r2
 8001c78:	4641      	mov	r1, r8
 8001c7a:	9b00      	ldr	r3, [sp, #0]
 8001c7c:	040e      	lsls	r6, r1, #16
 8001c7e:	0c1b      	lsrs	r3, r3, #16
 8001c80:	001f      	movs	r7, r3
 8001c82:	9302      	str	r3, [sp, #8]
 8001c84:	9b00      	ldr	r3, [sp, #0]
 8001c86:	0c36      	lsrs	r6, r6, #16
 8001c88:	041b      	lsls	r3, r3, #16
 8001c8a:	0c19      	lsrs	r1, r3, #16
 8001c8c:	000b      	movs	r3, r1
 8001c8e:	4373      	muls	r3, r6
 8001c90:	0c12      	lsrs	r2, r2, #16
 8001c92:	437e      	muls	r6, r7
 8001c94:	9103      	str	r1, [sp, #12]
 8001c96:	4351      	muls	r1, r2
 8001c98:	437a      	muls	r2, r7
 8001c9a:	0c1f      	lsrs	r7, r3, #16
 8001c9c:	46bc      	mov	ip, r7
 8001c9e:	1876      	adds	r6, r6, r1
 8001ca0:	4466      	add	r6, ip
 8001ca2:	42b1      	cmp	r1, r6
 8001ca4:	d903      	bls.n	8001cae <__aeabi_ddiv+0x196>
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	0249      	lsls	r1, r1, #9
 8001caa:	468c      	mov	ip, r1
 8001cac:	4462      	add	r2, ip
 8001cae:	0c31      	lsrs	r1, r6, #16
 8001cb0:	188a      	adds	r2, r1, r2
 8001cb2:	0431      	lsls	r1, r6, #16
 8001cb4:	041e      	lsls	r6, r3, #16
 8001cb6:	0c36      	lsrs	r6, r6, #16
 8001cb8:	198e      	adds	r6, r1, r6
 8001cba:	4290      	cmp	r0, r2
 8001cbc:	d302      	bcc.n	8001cc4 <__aeabi_ddiv+0x1ac>
 8001cbe:	d112      	bne.n	8001ce6 <__aeabi_ddiv+0x1ce>
 8001cc0:	42b5      	cmp	r5, r6
 8001cc2:	d210      	bcs.n	8001ce6 <__aeabi_ddiv+0x1ce>
 8001cc4:	4643      	mov	r3, r8
 8001cc6:	1e59      	subs	r1, r3, #1
 8001cc8:	9b00      	ldr	r3, [sp, #0]
 8001cca:	469c      	mov	ip, r3
 8001ccc:	4465      	add	r5, ip
 8001cce:	001f      	movs	r7, r3
 8001cd0:	429d      	cmp	r5, r3
 8001cd2:	419b      	sbcs	r3, r3
 8001cd4:	425b      	negs	r3, r3
 8001cd6:	191b      	adds	r3, r3, r4
 8001cd8:	18c0      	adds	r0, r0, r3
 8001cda:	4284      	cmp	r4, r0
 8001cdc:	d200      	bcs.n	8001ce0 <__aeabi_ddiv+0x1c8>
 8001cde:	e1a0      	b.n	8002022 <__aeabi_ddiv+0x50a>
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_ddiv+0x1cc>
 8001ce2:	e19b      	b.n	800201c <__aeabi_ddiv+0x504>
 8001ce4:	4688      	mov	r8, r1
 8001ce6:	1bae      	subs	r6, r5, r6
 8001ce8:	42b5      	cmp	r5, r6
 8001cea:	41ad      	sbcs	r5, r5
 8001cec:	1a80      	subs	r0, r0, r2
 8001cee:	426d      	negs	r5, r5
 8001cf0:	1b40      	subs	r0, r0, r5
 8001cf2:	4284      	cmp	r4, r0
 8001cf4:	d100      	bne.n	8001cf8 <__aeabi_ddiv+0x1e0>
 8001cf6:	e1d5      	b.n	80020a4 <__aeabi_ddiv+0x58c>
 8001cf8:	4649      	mov	r1, r9
 8001cfa:	f7fe faa7 	bl	800024c <__aeabi_uidivmod>
 8001cfe:	9a01      	ldr	r2, [sp, #4]
 8001d00:	040b      	lsls	r3, r1, #16
 8001d02:	4342      	muls	r2, r0
 8001d04:	0c31      	lsrs	r1, r6, #16
 8001d06:	0005      	movs	r5, r0
 8001d08:	4319      	orrs	r1, r3
 8001d0a:	428a      	cmp	r2, r1
 8001d0c:	d900      	bls.n	8001d10 <__aeabi_ddiv+0x1f8>
 8001d0e:	e16c      	b.n	8001fea <__aeabi_ddiv+0x4d2>
 8001d10:	1a88      	subs	r0, r1, r2
 8001d12:	4649      	mov	r1, r9
 8001d14:	f7fe fa9a 	bl	800024c <__aeabi_uidivmod>
 8001d18:	9a01      	ldr	r2, [sp, #4]
 8001d1a:	0436      	lsls	r6, r6, #16
 8001d1c:	4342      	muls	r2, r0
 8001d1e:	0409      	lsls	r1, r1, #16
 8001d20:	0c36      	lsrs	r6, r6, #16
 8001d22:	0003      	movs	r3, r0
 8001d24:	430e      	orrs	r6, r1
 8001d26:	42b2      	cmp	r2, r6
 8001d28:	d900      	bls.n	8001d2c <__aeabi_ddiv+0x214>
 8001d2a:	e153      	b.n	8001fd4 <__aeabi_ddiv+0x4bc>
 8001d2c:	9803      	ldr	r0, [sp, #12]
 8001d2e:	1ab6      	subs	r6, r6, r2
 8001d30:	0002      	movs	r2, r0
 8001d32:	042d      	lsls	r5, r5, #16
 8001d34:	431d      	orrs	r5, r3
 8001d36:	9f02      	ldr	r7, [sp, #8]
 8001d38:	042b      	lsls	r3, r5, #16
 8001d3a:	0c1b      	lsrs	r3, r3, #16
 8001d3c:	435a      	muls	r2, r3
 8001d3e:	437b      	muls	r3, r7
 8001d40:	469c      	mov	ip, r3
 8001d42:	0c29      	lsrs	r1, r5, #16
 8001d44:	4348      	muls	r0, r1
 8001d46:	0c13      	lsrs	r3, r2, #16
 8001d48:	4484      	add	ip, r0
 8001d4a:	4463      	add	r3, ip
 8001d4c:	4379      	muls	r1, r7
 8001d4e:	4298      	cmp	r0, r3
 8001d50:	d903      	bls.n	8001d5a <__aeabi_ddiv+0x242>
 8001d52:	2080      	movs	r0, #128	; 0x80
 8001d54:	0240      	lsls	r0, r0, #9
 8001d56:	4684      	mov	ip, r0
 8001d58:	4461      	add	r1, ip
 8001d5a:	0c18      	lsrs	r0, r3, #16
 8001d5c:	0412      	lsls	r2, r2, #16
 8001d5e:	041b      	lsls	r3, r3, #16
 8001d60:	0c12      	lsrs	r2, r2, #16
 8001d62:	1841      	adds	r1, r0, r1
 8001d64:	189b      	adds	r3, r3, r2
 8001d66:	428e      	cmp	r6, r1
 8001d68:	d200      	bcs.n	8001d6c <__aeabi_ddiv+0x254>
 8001d6a:	e0ff      	b.n	8001f6c <__aeabi_ddiv+0x454>
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_ddiv+0x258>
 8001d6e:	e0fa      	b.n	8001f66 <__aeabi_ddiv+0x44e>
 8001d70:	2301      	movs	r3, #1
 8001d72:	431d      	orrs	r5, r3
 8001d74:	4a49      	ldr	r2, [pc, #292]	; (8001e9c <__aeabi_ddiv+0x384>)
 8001d76:	445a      	add	r2, fp
 8001d78:	2a00      	cmp	r2, #0
 8001d7a:	dc00      	bgt.n	8001d7e <__aeabi_ddiv+0x266>
 8001d7c:	e0aa      	b.n	8001ed4 <__aeabi_ddiv+0x3bc>
 8001d7e:	076b      	lsls	r3, r5, #29
 8001d80:	d000      	beq.n	8001d84 <__aeabi_ddiv+0x26c>
 8001d82:	e13d      	b.n	8002000 <__aeabi_ddiv+0x4e8>
 8001d84:	08ed      	lsrs	r5, r5, #3
 8001d86:	4643      	mov	r3, r8
 8001d88:	01db      	lsls	r3, r3, #7
 8001d8a:	d506      	bpl.n	8001d9a <__aeabi_ddiv+0x282>
 8001d8c:	4642      	mov	r2, r8
 8001d8e:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <__aeabi_ddiv+0x388>)
 8001d90:	401a      	ands	r2, r3
 8001d92:	4690      	mov	r8, r2
 8001d94:	2280      	movs	r2, #128	; 0x80
 8001d96:	00d2      	lsls	r2, r2, #3
 8001d98:	445a      	add	r2, fp
 8001d9a:	4b42      	ldr	r3, [pc, #264]	; (8001ea4 <__aeabi_ddiv+0x38c>)
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	dd00      	ble.n	8001da2 <__aeabi_ddiv+0x28a>
 8001da0:	e71f      	b.n	8001be2 <__aeabi_ddiv+0xca>
 8001da2:	4643      	mov	r3, r8
 8001da4:	075b      	lsls	r3, r3, #29
 8001da6:	431d      	orrs	r5, r3
 8001da8:	4643      	mov	r3, r8
 8001daa:	0552      	lsls	r2, r2, #21
 8001dac:	025c      	lsls	r4, r3, #9
 8001dae:	0b24      	lsrs	r4, r4, #12
 8001db0:	0d53      	lsrs	r3, r2, #21
 8001db2:	e708      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 8001db4:	4652      	mov	r2, sl
 8001db6:	4322      	orrs	r2, r4
 8001db8:	d100      	bne.n	8001dbc <__aeabi_ddiv+0x2a4>
 8001dba:	e07b      	b.n	8001eb4 <__aeabi_ddiv+0x39c>
 8001dbc:	2c00      	cmp	r4, #0
 8001dbe:	d100      	bne.n	8001dc2 <__aeabi_ddiv+0x2aa>
 8001dc0:	e0fa      	b.n	8001fb8 <__aeabi_ddiv+0x4a0>
 8001dc2:	0020      	movs	r0, r4
 8001dc4:	f001 f99a 	bl	80030fc <__clzsi2>
 8001dc8:	0002      	movs	r2, r0
 8001dca:	3a0b      	subs	r2, #11
 8001dcc:	231d      	movs	r3, #29
 8001dce:	0001      	movs	r1, r0
 8001dd0:	1a9b      	subs	r3, r3, r2
 8001dd2:	4652      	mov	r2, sl
 8001dd4:	3908      	subs	r1, #8
 8001dd6:	40da      	lsrs	r2, r3
 8001dd8:	408c      	lsls	r4, r1
 8001dda:	4314      	orrs	r4, r2
 8001ddc:	4652      	mov	r2, sl
 8001dde:	408a      	lsls	r2, r1
 8001de0:	4b31      	ldr	r3, [pc, #196]	; (8001ea8 <__aeabi_ddiv+0x390>)
 8001de2:	4458      	add	r0, fp
 8001de4:	469b      	mov	fp, r3
 8001de6:	4483      	add	fp, r0
 8001de8:	2000      	movs	r0, #0
 8001dea:	e6d5      	b.n	8001b98 <__aeabi_ddiv+0x80>
 8001dec:	464b      	mov	r3, r9
 8001dee:	4323      	orrs	r3, r4
 8001df0:	4698      	mov	r8, r3
 8001df2:	d044      	beq.n	8001e7e <__aeabi_ddiv+0x366>
 8001df4:	2c00      	cmp	r4, #0
 8001df6:	d100      	bne.n	8001dfa <__aeabi_ddiv+0x2e2>
 8001df8:	e0ce      	b.n	8001f98 <__aeabi_ddiv+0x480>
 8001dfa:	0020      	movs	r0, r4
 8001dfc:	f001 f97e 	bl	80030fc <__clzsi2>
 8001e00:	0001      	movs	r1, r0
 8001e02:	0002      	movs	r2, r0
 8001e04:	390b      	subs	r1, #11
 8001e06:	231d      	movs	r3, #29
 8001e08:	1a5b      	subs	r3, r3, r1
 8001e0a:	4649      	mov	r1, r9
 8001e0c:	0010      	movs	r0, r2
 8001e0e:	40d9      	lsrs	r1, r3
 8001e10:	3808      	subs	r0, #8
 8001e12:	4084      	lsls	r4, r0
 8001e14:	000b      	movs	r3, r1
 8001e16:	464d      	mov	r5, r9
 8001e18:	4323      	orrs	r3, r4
 8001e1a:	4698      	mov	r8, r3
 8001e1c:	4085      	lsls	r5, r0
 8001e1e:	4823      	ldr	r0, [pc, #140]	; (8001eac <__aeabi_ddiv+0x394>)
 8001e20:	1a83      	subs	r3, r0, r2
 8001e22:	469b      	mov	fp, r3
 8001e24:	2300      	movs	r3, #0
 8001e26:	4699      	mov	r9, r3
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	e69a      	b.n	8001b62 <__aeabi_ddiv+0x4a>
 8001e2c:	464b      	mov	r3, r9
 8001e2e:	4323      	orrs	r3, r4
 8001e30:	4698      	mov	r8, r3
 8001e32:	d11d      	bne.n	8001e70 <__aeabi_ddiv+0x358>
 8001e34:	2308      	movs	r3, #8
 8001e36:	4699      	mov	r9, r3
 8001e38:	3b06      	subs	r3, #6
 8001e3a:	2500      	movs	r5, #0
 8001e3c:	4683      	mov	fp, r0
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	e68f      	b.n	8001b62 <__aeabi_ddiv+0x4a>
 8001e42:	4652      	mov	r2, sl
 8001e44:	4322      	orrs	r2, r4
 8001e46:	d109      	bne.n	8001e5c <__aeabi_ddiv+0x344>
 8001e48:	2302      	movs	r3, #2
 8001e4a:	4649      	mov	r1, r9
 8001e4c:	4319      	orrs	r1, r3
 8001e4e:	4b18      	ldr	r3, [pc, #96]	; (8001eb0 <__aeabi_ddiv+0x398>)
 8001e50:	4689      	mov	r9, r1
 8001e52:	469c      	mov	ip, r3
 8001e54:	2400      	movs	r4, #0
 8001e56:	2002      	movs	r0, #2
 8001e58:	44e3      	add	fp, ip
 8001e5a:	e69d      	b.n	8001b98 <__aeabi_ddiv+0x80>
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	464a      	mov	r2, r9
 8001e60:	431a      	orrs	r2, r3
 8001e62:	4b13      	ldr	r3, [pc, #76]	; (8001eb0 <__aeabi_ddiv+0x398>)
 8001e64:	4691      	mov	r9, r2
 8001e66:	469c      	mov	ip, r3
 8001e68:	4652      	mov	r2, sl
 8001e6a:	2003      	movs	r0, #3
 8001e6c:	44e3      	add	fp, ip
 8001e6e:	e693      	b.n	8001b98 <__aeabi_ddiv+0x80>
 8001e70:	230c      	movs	r3, #12
 8001e72:	4699      	mov	r9, r3
 8001e74:	3b09      	subs	r3, #9
 8001e76:	46a0      	mov	r8, r4
 8001e78:	4683      	mov	fp, r0
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	e671      	b.n	8001b62 <__aeabi_ddiv+0x4a>
 8001e7e:	2304      	movs	r3, #4
 8001e80:	4699      	mov	r9, r3
 8001e82:	2300      	movs	r3, #0
 8001e84:	469b      	mov	fp, r3
 8001e86:	3301      	adds	r3, #1
 8001e88:	2500      	movs	r5, #0
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	e669      	b.n	8001b62 <__aeabi_ddiv+0x4a>
 8001e8e:	46c0      	nop			; (mov r8, r8)
 8001e90:	000007ff 	.word	0x000007ff
 8001e94:	fffffc01 	.word	0xfffffc01
 8001e98:	08009aec 	.word	0x08009aec
 8001e9c:	000003ff 	.word	0x000003ff
 8001ea0:	feffffff 	.word	0xfeffffff
 8001ea4:	000007fe 	.word	0x000007fe
 8001ea8:	000003f3 	.word	0x000003f3
 8001eac:	fffffc0d 	.word	0xfffffc0d
 8001eb0:	fffff801 	.word	0xfffff801
 8001eb4:	4649      	mov	r1, r9
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	4319      	orrs	r1, r3
 8001eba:	4689      	mov	r9, r1
 8001ebc:	2400      	movs	r4, #0
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	e66a      	b.n	8001b98 <__aeabi_ddiv+0x80>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	2480      	movs	r4, #128	; 0x80
 8001ec6:	469a      	mov	sl, r3
 8001ec8:	2500      	movs	r5, #0
 8001eca:	4b8a      	ldr	r3, [pc, #552]	; (80020f4 <__aeabi_ddiv+0x5dc>)
 8001ecc:	0324      	lsls	r4, r4, #12
 8001ece:	e67a      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 8001ed0:	2501      	movs	r5, #1
 8001ed2:	426d      	negs	r5, r5
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	1a9b      	subs	r3, r3, r2
 8001ed8:	2b38      	cmp	r3, #56	; 0x38
 8001eda:	dd00      	ble.n	8001ede <__aeabi_ddiv+0x3c6>
 8001edc:	e670      	b.n	8001bc0 <__aeabi_ddiv+0xa8>
 8001ede:	2b1f      	cmp	r3, #31
 8001ee0:	dc00      	bgt.n	8001ee4 <__aeabi_ddiv+0x3cc>
 8001ee2:	e0bf      	b.n	8002064 <__aeabi_ddiv+0x54c>
 8001ee4:	211f      	movs	r1, #31
 8001ee6:	4249      	negs	r1, r1
 8001ee8:	1a8a      	subs	r2, r1, r2
 8001eea:	4641      	mov	r1, r8
 8001eec:	40d1      	lsrs	r1, r2
 8001eee:	000a      	movs	r2, r1
 8001ef0:	2b20      	cmp	r3, #32
 8001ef2:	d004      	beq.n	8001efe <__aeabi_ddiv+0x3e6>
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	4b80      	ldr	r3, [pc, #512]	; (80020f8 <__aeabi_ddiv+0x5e0>)
 8001ef8:	445b      	add	r3, fp
 8001efa:	4099      	lsls	r1, r3
 8001efc:	430d      	orrs	r5, r1
 8001efe:	1e6b      	subs	r3, r5, #1
 8001f00:	419d      	sbcs	r5, r3
 8001f02:	2307      	movs	r3, #7
 8001f04:	432a      	orrs	r2, r5
 8001f06:	001d      	movs	r5, r3
 8001f08:	2400      	movs	r4, #0
 8001f0a:	4015      	ands	r5, r2
 8001f0c:	4213      	tst	r3, r2
 8001f0e:	d100      	bne.n	8001f12 <__aeabi_ddiv+0x3fa>
 8001f10:	e0d4      	b.n	80020bc <__aeabi_ddiv+0x5a4>
 8001f12:	210f      	movs	r1, #15
 8001f14:	2300      	movs	r3, #0
 8001f16:	4011      	ands	r1, r2
 8001f18:	2904      	cmp	r1, #4
 8001f1a:	d100      	bne.n	8001f1e <__aeabi_ddiv+0x406>
 8001f1c:	e0cb      	b.n	80020b6 <__aeabi_ddiv+0x59e>
 8001f1e:	1d11      	adds	r1, r2, #4
 8001f20:	4291      	cmp	r1, r2
 8001f22:	4192      	sbcs	r2, r2
 8001f24:	4252      	negs	r2, r2
 8001f26:	189b      	adds	r3, r3, r2
 8001f28:	000a      	movs	r2, r1
 8001f2a:	0219      	lsls	r1, r3, #8
 8001f2c:	d400      	bmi.n	8001f30 <__aeabi_ddiv+0x418>
 8001f2e:	e0c2      	b.n	80020b6 <__aeabi_ddiv+0x59e>
 8001f30:	2301      	movs	r3, #1
 8001f32:	2400      	movs	r4, #0
 8001f34:	2500      	movs	r5, #0
 8001f36:	e646      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 8001f38:	2380      	movs	r3, #128	; 0x80
 8001f3a:	4641      	mov	r1, r8
 8001f3c:	031b      	lsls	r3, r3, #12
 8001f3e:	4219      	tst	r1, r3
 8001f40:	d008      	beq.n	8001f54 <__aeabi_ddiv+0x43c>
 8001f42:	421c      	tst	r4, r3
 8001f44:	d106      	bne.n	8001f54 <__aeabi_ddiv+0x43c>
 8001f46:	431c      	orrs	r4, r3
 8001f48:	0324      	lsls	r4, r4, #12
 8001f4a:	46ba      	mov	sl, r7
 8001f4c:	0015      	movs	r5, r2
 8001f4e:	4b69      	ldr	r3, [pc, #420]	; (80020f4 <__aeabi_ddiv+0x5dc>)
 8001f50:	0b24      	lsrs	r4, r4, #12
 8001f52:	e638      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 8001f54:	2480      	movs	r4, #128	; 0x80
 8001f56:	4643      	mov	r3, r8
 8001f58:	0324      	lsls	r4, r4, #12
 8001f5a:	431c      	orrs	r4, r3
 8001f5c:	0324      	lsls	r4, r4, #12
 8001f5e:	46b2      	mov	sl, r6
 8001f60:	4b64      	ldr	r3, [pc, #400]	; (80020f4 <__aeabi_ddiv+0x5dc>)
 8001f62:	0b24      	lsrs	r4, r4, #12
 8001f64:	e62f      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d100      	bne.n	8001f6c <__aeabi_ddiv+0x454>
 8001f6a:	e703      	b.n	8001d74 <__aeabi_ddiv+0x25c>
 8001f6c:	19a6      	adds	r6, r4, r6
 8001f6e:	1e68      	subs	r0, r5, #1
 8001f70:	42a6      	cmp	r6, r4
 8001f72:	d200      	bcs.n	8001f76 <__aeabi_ddiv+0x45e>
 8001f74:	e08d      	b.n	8002092 <__aeabi_ddiv+0x57a>
 8001f76:	428e      	cmp	r6, r1
 8001f78:	d200      	bcs.n	8001f7c <__aeabi_ddiv+0x464>
 8001f7a:	e0a3      	b.n	80020c4 <__aeabi_ddiv+0x5ac>
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_ddiv+0x468>
 8001f7e:	e0b3      	b.n	80020e8 <__aeabi_ddiv+0x5d0>
 8001f80:	0005      	movs	r5, r0
 8001f82:	e6f5      	b.n	8001d70 <__aeabi_ddiv+0x258>
 8001f84:	42aa      	cmp	r2, r5
 8001f86:	d900      	bls.n	8001f8a <__aeabi_ddiv+0x472>
 8001f88:	e639      	b.n	8001bfe <__aeabi_ddiv+0xe6>
 8001f8a:	4643      	mov	r3, r8
 8001f8c:	07de      	lsls	r6, r3, #31
 8001f8e:	0858      	lsrs	r0, r3, #1
 8001f90:	086b      	lsrs	r3, r5, #1
 8001f92:	431e      	orrs	r6, r3
 8001f94:	07ed      	lsls	r5, r5, #31
 8001f96:	e639      	b.n	8001c0c <__aeabi_ddiv+0xf4>
 8001f98:	4648      	mov	r0, r9
 8001f9a:	f001 f8af 	bl	80030fc <__clzsi2>
 8001f9e:	0001      	movs	r1, r0
 8001fa0:	0002      	movs	r2, r0
 8001fa2:	3115      	adds	r1, #21
 8001fa4:	3220      	adds	r2, #32
 8001fa6:	291c      	cmp	r1, #28
 8001fa8:	dc00      	bgt.n	8001fac <__aeabi_ddiv+0x494>
 8001faa:	e72c      	b.n	8001e06 <__aeabi_ddiv+0x2ee>
 8001fac:	464b      	mov	r3, r9
 8001fae:	3808      	subs	r0, #8
 8001fb0:	4083      	lsls	r3, r0
 8001fb2:	2500      	movs	r5, #0
 8001fb4:	4698      	mov	r8, r3
 8001fb6:	e732      	b.n	8001e1e <__aeabi_ddiv+0x306>
 8001fb8:	f001 f8a0 	bl	80030fc <__clzsi2>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	001a      	movs	r2, r3
 8001fc0:	3215      	adds	r2, #21
 8001fc2:	3020      	adds	r0, #32
 8001fc4:	2a1c      	cmp	r2, #28
 8001fc6:	dc00      	bgt.n	8001fca <__aeabi_ddiv+0x4b2>
 8001fc8:	e700      	b.n	8001dcc <__aeabi_ddiv+0x2b4>
 8001fca:	4654      	mov	r4, sl
 8001fcc:	3b08      	subs	r3, #8
 8001fce:	2200      	movs	r2, #0
 8001fd0:	409c      	lsls	r4, r3
 8001fd2:	e705      	b.n	8001de0 <__aeabi_ddiv+0x2c8>
 8001fd4:	1936      	adds	r6, r6, r4
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	42b4      	cmp	r4, r6
 8001fda:	d900      	bls.n	8001fde <__aeabi_ddiv+0x4c6>
 8001fdc:	e6a6      	b.n	8001d2c <__aeabi_ddiv+0x214>
 8001fde:	42b2      	cmp	r2, r6
 8001fe0:	d800      	bhi.n	8001fe4 <__aeabi_ddiv+0x4cc>
 8001fe2:	e6a3      	b.n	8001d2c <__aeabi_ddiv+0x214>
 8001fe4:	1e83      	subs	r3, r0, #2
 8001fe6:	1936      	adds	r6, r6, r4
 8001fe8:	e6a0      	b.n	8001d2c <__aeabi_ddiv+0x214>
 8001fea:	1909      	adds	r1, r1, r4
 8001fec:	3d01      	subs	r5, #1
 8001fee:	428c      	cmp	r4, r1
 8001ff0:	d900      	bls.n	8001ff4 <__aeabi_ddiv+0x4dc>
 8001ff2:	e68d      	b.n	8001d10 <__aeabi_ddiv+0x1f8>
 8001ff4:	428a      	cmp	r2, r1
 8001ff6:	d800      	bhi.n	8001ffa <__aeabi_ddiv+0x4e2>
 8001ff8:	e68a      	b.n	8001d10 <__aeabi_ddiv+0x1f8>
 8001ffa:	1e85      	subs	r5, r0, #2
 8001ffc:	1909      	adds	r1, r1, r4
 8001ffe:	e687      	b.n	8001d10 <__aeabi_ddiv+0x1f8>
 8002000:	230f      	movs	r3, #15
 8002002:	402b      	ands	r3, r5
 8002004:	2b04      	cmp	r3, #4
 8002006:	d100      	bne.n	800200a <__aeabi_ddiv+0x4f2>
 8002008:	e6bc      	b.n	8001d84 <__aeabi_ddiv+0x26c>
 800200a:	2305      	movs	r3, #5
 800200c:	425b      	negs	r3, r3
 800200e:	42ab      	cmp	r3, r5
 8002010:	419b      	sbcs	r3, r3
 8002012:	3504      	adds	r5, #4
 8002014:	425b      	negs	r3, r3
 8002016:	08ed      	lsrs	r5, r5, #3
 8002018:	4498      	add	r8, r3
 800201a:	e6b4      	b.n	8001d86 <__aeabi_ddiv+0x26e>
 800201c:	42af      	cmp	r7, r5
 800201e:	d900      	bls.n	8002022 <__aeabi_ddiv+0x50a>
 8002020:	e660      	b.n	8001ce4 <__aeabi_ddiv+0x1cc>
 8002022:	4282      	cmp	r2, r0
 8002024:	d804      	bhi.n	8002030 <__aeabi_ddiv+0x518>
 8002026:	d000      	beq.n	800202a <__aeabi_ddiv+0x512>
 8002028:	e65c      	b.n	8001ce4 <__aeabi_ddiv+0x1cc>
 800202a:	42ae      	cmp	r6, r5
 800202c:	d800      	bhi.n	8002030 <__aeabi_ddiv+0x518>
 800202e:	e659      	b.n	8001ce4 <__aeabi_ddiv+0x1cc>
 8002030:	2302      	movs	r3, #2
 8002032:	425b      	negs	r3, r3
 8002034:	469c      	mov	ip, r3
 8002036:	9b00      	ldr	r3, [sp, #0]
 8002038:	44e0      	add	r8, ip
 800203a:	469c      	mov	ip, r3
 800203c:	4465      	add	r5, ip
 800203e:	429d      	cmp	r5, r3
 8002040:	419b      	sbcs	r3, r3
 8002042:	425b      	negs	r3, r3
 8002044:	191b      	adds	r3, r3, r4
 8002046:	18c0      	adds	r0, r0, r3
 8002048:	e64d      	b.n	8001ce6 <__aeabi_ddiv+0x1ce>
 800204a:	428a      	cmp	r2, r1
 800204c:	d800      	bhi.n	8002050 <__aeabi_ddiv+0x538>
 800204e:	e60e      	b.n	8001c6e <__aeabi_ddiv+0x156>
 8002050:	1e83      	subs	r3, r0, #2
 8002052:	1909      	adds	r1, r1, r4
 8002054:	e60b      	b.n	8001c6e <__aeabi_ddiv+0x156>
 8002056:	428a      	cmp	r2, r1
 8002058:	d800      	bhi.n	800205c <__aeabi_ddiv+0x544>
 800205a:	e5f4      	b.n	8001c46 <__aeabi_ddiv+0x12e>
 800205c:	1e83      	subs	r3, r0, #2
 800205e:	4698      	mov	r8, r3
 8002060:	1909      	adds	r1, r1, r4
 8002062:	e5f0      	b.n	8001c46 <__aeabi_ddiv+0x12e>
 8002064:	4925      	ldr	r1, [pc, #148]	; (80020fc <__aeabi_ddiv+0x5e4>)
 8002066:	0028      	movs	r0, r5
 8002068:	4459      	add	r1, fp
 800206a:	408d      	lsls	r5, r1
 800206c:	4642      	mov	r2, r8
 800206e:	408a      	lsls	r2, r1
 8002070:	1e69      	subs	r1, r5, #1
 8002072:	418d      	sbcs	r5, r1
 8002074:	4641      	mov	r1, r8
 8002076:	40d8      	lsrs	r0, r3
 8002078:	40d9      	lsrs	r1, r3
 800207a:	4302      	orrs	r2, r0
 800207c:	432a      	orrs	r2, r5
 800207e:	000b      	movs	r3, r1
 8002080:	0751      	lsls	r1, r2, #29
 8002082:	d100      	bne.n	8002086 <__aeabi_ddiv+0x56e>
 8002084:	e751      	b.n	8001f2a <__aeabi_ddiv+0x412>
 8002086:	210f      	movs	r1, #15
 8002088:	4011      	ands	r1, r2
 800208a:	2904      	cmp	r1, #4
 800208c:	d000      	beq.n	8002090 <__aeabi_ddiv+0x578>
 800208e:	e746      	b.n	8001f1e <__aeabi_ddiv+0x406>
 8002090:	e74b      	b.n	8001f2a <__aeabi_ddiv+0x412>
 8002092:	0005      	movs	r5, r0
 8002094:	428e      	cmp	r6, r1
 8002096:	d000      	beq.n	800209a <__aeabi_ddiv+0x582>
 8002098:	e66a      	b.n	8001d70 <__aeabi_ddiv+0x258>
 800209a:	9a00      	ldr	r2, [sp, #0]
 800209c:	4293      	cmp	r3, r2
 800209e:	d000      	beq.n	80020a2 <__aeabi_ddiv+0x58a>
 80020a0:	e666      	b.n	8001d70 <__aeabi_ddiv+0x258>
 80020a2:	e667      	b.n	8001d74 <__aeabi_ddiv+0x25c>
 80020a4:	4a16      	ldr	r2, [pc, #88]	; (8002100 <__aeabi_ddiv+0x5e8>)
 80020a6:	445a      	add	r2, fp
 80020a8:	2a00      	cmp	r2, #0
 80020aa:	dc00      	bgt.n	80020ae <__aeabi_ddiv+0x596>
 80020ac:	e710      	b.n	8001ed0 <__aeabi_ddiv+0x3b8>
 80020ae:	2301      	movs	r3, #1
 80020b0:	2500      	movs	r5, #0
 80020b2:	4498      	add	r8, r3
 80020b4:	e667      	b.n	8001d86 <__aeabi_ddiv+0x26e>
 80020b6:	075d      	lsls	r5, r3, #29
 80020b8:	025b      	lsls	r3, r3, #9
 80020ba:	0b1c      	lsrs	r4, r3, #12
 80020bc:	08d2      	lsrs	r2, r2, #3
 80020be:	2300      	movs	r3, #0
 80020c0:	4315      	orrs	r5, r2
 80020c2:	e580      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 80020c4:	9800      	ldr	r0, [sp, #0]
 80020c6:	3d02      	subs	r5, #2
 80020c8:	0042      	lsls	r2, r0, #1
 80020ca:	4282      	cmp	r2, r0
 80020cc:	41bf      	sbcs	r7, r7
 80020ce:	427f      	negs	r7, r7
 80020d0:	193c      	adds	r4, r7, r4
 80020d2:	1936      	adds	r6, r6, r4
 80020d4:	9200      	str	r2, [sp, #0]
 80020d6:	e7dd      	b.n	8002094 <__aeabi_ddiv+0x57c>
 80020d8:	2480      	movs	r4, #128	; 0x80
 80020da:	4643      	mov	r3, r8
 80020dc:	0324      	lsls	r4, r4, #12
 80020de:	431c      	orrs	r4, r3
 80020e0:	0324      	lsls	r4, r4, #12
 80020e2:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <__aeabi_ddiv+0x5dc>)
 80020e4:	0b24      	lsrs	r4, r4, #12
 80020e6:	e56e      	b.n	8001bc6 <__aeabi_ddiv+0xae>
 80020e8:	9a00      	ldr	r2, [sp, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d3ea      	bcc.n	80020c4 <__aeabi_ddiv+0x5ac>
 80020ee:	0005      	movs	r5, r0
 80020f0:	e7d3      	b.n	800209a <__aeabi_ddiv+0x582>
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	000007ff 	.word	0x000007ff
 80020f8:	0000043e 	.word	0x0000043e
 80020fc:	0000041e 	.word	0x0000041e
 8002100:	000003ff 	.word	0x000003ff

08002104 <__eqdf2>:
 8002104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002106:	464e      	mov	r6, r9
 8002108:	4645      	mov	r5, r8
 800210a:	46de      	mov	lr, fp
 800210c:	4657      	mov	r7, sl
 800210e:	4690      	mov	r8, r2
 8002110:	b5e0      	push	{r5, r6, r7, lr}
 8002112:	0017      	movs	r7, r2
 8002114:	031a      	lsls	r2, r3, #12
 8002116:	0b12      	lsrs	r2, r2, #12
 8002118:	0005      	movs	r5, r0
 800211a:	4684      	mov	ip, r0
 800211c:	4819      	ldr	r0, [pc, #100]	; (8002184 <__eqdf2+0x80>)
 800211e:	030e      	lsls	r6, r1, #12
 8002120:	004c      	lsls	r4, r1, #1
 8002122:	4691      	mov	r9, r2
 8002124:	005a      	lsls	r2, r3, #1
 8002126:	0fdb      	lsrs	r3, r3, #31
 8002128:	469b      	mov	fp, r3
 800212a:	0b36      	lsrs	r6, r6, #12
 800212c:	0d64      	lsrs	r4, r4, #21
 800212e:	0fc9      	lsrs	r1, r1, #31
 8002130:	0d52      	lsrs	r2, r2, #21
 8002132:	4284      	cmp	r4, r0
 8002134:	d019      	beq.n	800216a <__eqdf2+0x66>
 8002136:	4282      	cmp	r2, r0
 8002138:	d010      	beq.n	800215c <__eqdf2+0x58>
 800213a:	2001      	movs	r0, #1
 800213c:	4294      	cmp	r4, r2
 800213e:	d10e      	bne.n	800215e <__eqdf2+0x5a>
 8002140:	454e      	cmp	r6, r9
 8002142:	d10c      	bne.n	800215e <__eqdf2+0x5a>
 8002144:	2001      	movs	r0, #1
 8002146:	45c4      	cmp	ip, r8
 8002148:	d109      	bne.n	800215e <__eqdf2+0x5a>
 800214a:	4559      	cmp	r1, fp
 800214c:	d017      	beq.n	800217e <__eqdf2+0x7a>
 800214e:	2c00      	cmp	r4, #0
 8002150:	d105      	bne.n	800215e <__eqdf2+0x5a>
 8002152:	0030      	movs	r0, r6
 8002154:	4328      	orrs	r0, r5
 8002156:	1e43      	subs	r3, r0, #1
 8002158:	4198      	sbcs	r0, r3
 800215a:	e000      	b.n	800215e <__eqdf2+0x5a>
 800215c:	2001      	movs	r0, #1
 800215e:	bcf0      	pop	{r4, r5, r6, r7}
 8002160:	46bb      	mov	fp, r7
 8002162:	46b2      	mov	sl, r6
 8002164:	46a9      	mov	r9, r5
 8002166:	46a0      	mov	r8, r4
 8002168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800216a:	0033      	movs	r3, r6
 800216c:	2001      	movs	r0, #1
 800216e:	432b      	orrs	r3, r5
 8002170:	d1f5      	bne.n	800215e <__eqdf2+0x5a>
 8002172:	42a2      	cmp	r2, r4
 8002174:	d1f3      	bne.n	800215e <__eqdf2+0x5a>
 8002176:	464b      	mov	r3, r9
 8002178:	433b      	orrs	r3, r7
 800217a:	d1f0      	bne.n	800215e <__eqdf2+0x5a>
 800217c:	e7e2      	b.n	8002144 <__eqdf2+0x40>
 800217e:	2000      	movs	r0, #0
 8002180:	e7ed      	b.n	800215e <__eqdf2+0x5a>
 8002182:	46c0      	nop			; (mov r8, r8)
 8002184:	000007ff 	.word	0x000007ff

08002188 <__gedf2>:
 8002188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800218a:	4647      	mov	r7, r8
 800218c:	46ce      	mov	lr, r9
 800218e:	0004      	movs	r4, r0
 8002190:	0018      	movs	r0, r3
 8002192:	0016      	movs	r6, r2
 8002194:	031b      	lsls	r3, r3, #12
 8002196:	0b1b      	lsrs	r3, r3, #12
 8002198:	4d2d      	ldr	r5, [pc, #180]	; (8002250 <__gedf2+0xc8>)
 800219a:	004a      	lsls	r2, r1, #1
 800219c:	4699      	mov	r9, r3
 800219e:	b580      	push	{r7, lr}
 80021a0:	0043      	lsls	r3, r0, #1
 80021a2:	030f      	lsls	r7, r1, #12
 80021a4:	46a4      	mov	ip, r4
 80021a6:	46b0      	mov	r8, r6
 80021a8:	0b3f      	lsrs	r7, r7, #12
 80021aa:	0d52      	lsrs	r2, r2, #21
 80021ac:	0fc9      	lsrs	r1, r1, #31
 80021ae:	0d5b      	lsrs	r3, r3, #21
 80021b0:	0fc0      	lsrs	r0, r0, #31
 80021b2:	42aa      	cmp	r2, r5
 80021b4:	d021      	beq.n	80021fa <__gedf2+0x72>
 80021b6:	42ab      	cmp	r3, r5
 80021b8:	d013      	beq.n	80021e2 <__gedf2+0x5a>
 80021ba:	2a00      	cmp	r2, #0
 80021bc:	d122      	bne.n	8002204 <__gedf2+0x7c>
 80021be:	433c      	orrs	r4, r7
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d102      	bne.n	80021ca <__gedf2+0x42>
 80021c4:	464d      	mov	r5, r9
 80021c6:	432e      	orrs	r6, r5
 80021c8:	d022      	beq.n	8002210 <__gedf2+0x88>
 80021ca:	2c00      	cmp	r4, #0
 80021cc:	d010      	beq.n	80021f0 <__gedf2+0x68>
 80021ce:	4281      	cmp	r1, r0
 80021d0:	d022      	beq.n	8002218 <__gedf2+0x90>
 80021d2:	2002      	movs	r0, #2
 80021d4:	3901      	subs	r1, #1
 80021d6:	4008      	ands	r0, r1
 80021d8:	3801      	subs	r0, #1
 80021da:	bcc0      	pop	{r6, r7}
 80021dc:	46b9      	mov	r9, r7
 80021de:	46b0      	mov	r8, r6
 80021e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021e2:	464d      	mov	r5, r9
 80021e4:	432e      	orrs	r6, r5
 80021e6:	d129      	bne.n	800223c <__gedf2+0xb4>
 80021e8:	2a00      	cmp	r2, #0
 80021ea:	d1f0      	bne.n	80021ce <__gedf2+0x46>
 80021ec:	433c      	orrs	r4, r7
 80021ee:	d1ee      	bne.n	80021ce <__gedf2+0x46>
 80021f0:	2800      	cmp	r0, #0
 80021f2:	d1f2      	bne.n	80021da <__gedf2+0x52>
 80021f4:	2001      	movs	r0, #1
 80021f6:	4240      	negs	r0, r0
 80021f8:	e7ef      	b.n	80021da <__gedf2+0x52>
 80021fa:	003d      	movs	r5, r7
 80021fc:	4325      	orrs	r5, r4
 80021fe:	d11d      	bne.n	800223c <__gedf2+0xb4>
 8002200:	4293      	cmp	r3, r2
 8002202:	d0ee      	beq.n	80021e2 <__gedf2+0x5a>
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1e2      	bne.n	80021ce <__gedf2+0x46>
 8002208:	464c      	mov	r4, r9
 800220a:	4326      	orrs	r6, r4
 800220c:	d1df      	bne.n	80021ce <__gedf2+0x46>
 800220e:	e7e0      	b.n	80021d2 <__gedf2+0x4a>
 8002210:	2000      	movs	r0, #0
 8002212:	2c00      	cmp	r4, #0
 8002214:	d0e1      	beq.n	80021da <__gedf2+0x52>
 8002216:	e7dc      	b.n	80021d2 <__gedf2+0x4a>
 8002218:	429a      	cmp	r2, r3
 800221a:	dc0a      	bgt.n	8002232 <__gedf2+0xaa>
 800221c:	dbe8      	blt.n	80021f0 <__gedf2+0x68>
 800221e:	454f      	cmp	r7, r9
 8002220:	d8d7      	bhi.n	80021d2 <__gedf2+0x4a>
 8002222:	d00e      	beq.n	8002242 <__gedf2+0xba>
 8002224:	2000      	movs	r0, #0
 8002226:	454f      	cmp	r7, r9
 8002228:	d2d7      	bcs.n	80021da <__gedf2+0x52>
 800222a:	2900      	cmp	r1, #0
 800222c:	d0e2      	beq.n	80021f4 <__gedf2+0x6c>
 800222e:	0008      	movs	r0, r1
 8002230:	e7d3      	b.n	80021da <__gedf2+0x52>
 8002232:	4243      	negs	r3, r0
 8002234:	4158      	adcs	r0, r3
 8002236:	0040      	lsls	r0, r0, #1
 8002238:	3801      	subs	r0, #1
 800223a:	e7ce      	b.n	80021da <__gedf2+0x52>
 800223c:	2002      	movs	r0, #2
 800223e:	4240      	negs	r0, r0
 8002240:	e7cb      	b.n	80021da <__gedf2+0x52>
 8002242:	45c4      	cmp	ip, r8
 8002244:	d8c5      	bhi.n	80021d2 <__gedf2+0x4a>
 8002246:	2000      	movs	r0, #0
 8002248:	45c4      	cmp	ip, r8
 800224a:	d2c6      	bcs.n	80021da <__gedf2+0x52>
 800224c:	e7ed      	b.n	800222a <__gedf2+0xa2>
 800224e:	46c0      	nop			; (mov r8, r8)
 8002250:	000007ff 	.word	0x000007ff

08002254 <__ledf2>:
 8002254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002256:	4647      	mov	r7, r8
 8002258:	46ce      	mov	lr, r9
 800225a:	0004      	movs	r4, r0
 800225c:	0018      	movs	r0, r3
 800225e:	0016      	movs	r6, r2
 8002260:	031b      	lsls	r3, r3, #12
 8002262:	0b1b      	lsrs	r3, r3, #12
 8002264:	4d2c      	ldr	r5, [pc, #176]	; (8002318 <__ledf2+0xc4>)
 8002266:	004a      	lsls	r2, r1, #1
 8002268:	4699      	mov	r9, r3
 800226a:	b580      	push	{r7, lr}
 800226c:	0043      	lsls	r3, r0, #1
 800226e:	030f      	lsls	r7, r1, #12
 8002270:	46a4      	mov	ip, r4
 8002272:	46b0      	mov	r8, r6
 8002274:	0b3f      	lsrs	r7, r7, #12
 8002276:	0d52      	lsrs	r2, r2, #21
 8002278:	0fc9      	lsrs	r1, r1, #31
 800227a:	0d5b      	lsrs	r3, r3, #21
 800227c:	0fc0      	lsrs	r0, r0, #31
 800227e:	42aa      	cmp	r2, r5
 8002280:	d00d      	beq.n	800229e <__ledf2+0x4a>
 8002282:	42ab      	cmp	r3, r5
 8002284:	d010      	beq.n	80022a8 <__ledf2+0x54>
 8002286:	2a00      	cmp	r2, #0
 8002288:	d127      	bne.n	80022da <__ledf2+0x86>
 800228a:	433c      	orrs	r4, r7
 800228c:	2b00      	cmp	r3, #0
 800228e:	d111      	bne.n	80022b4 <__ledf2+0x60>
 8002290:	464d      	mov	r5, r9
 8002292:	432e      	orrs	r6, r5
 8002294:	d10e      	bne.n	80022b4 <__ledf2+0x60>
 8002296:	2000      	movs	r0, #0
 8002298:	2c00      	cmp	r4, #0
 800229a:	d015      	beq.n	80022c8 <__ledf2+0x74>
 800229c:	e00e      	b.n	80022bc <__ledf2+0x68>
 800229e:	003d      	movs	r5, r7
 80022a0:	4325      	orrs	r5, r4
 80022a2:	d110      	bne.n	80022c6 <__ledf2+0x72>
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d118      	bne.n	80022da <__ledf2+0x86>
 80022a8:	464d      	mov	r5, r9
 80022aa:	432e      	orrs	r6, r5
 80022ac:	d10b      	bne.n	80022c6 <__ledf2+0x72>
 80022ae:	2a00      	cmp	r2, #0
 80022b0:	d102      	bne.n	80022b8 <__ledf2+0x64>
 80022b2:	433c      	orrs	r4, r7
 80022b4:	2c00      	cmp	r4, #0
 80022b6:	d00b      	beq.n	80022d0 <__ledf2+0x7c>
 80022b8:	4281      	cmp	r1, r0
 80022ba:	d014      	beq.n	80022e6 <__ledf2+0x92>
 80022bc:	2002      	movs	r0, #2
 80022be:	3901      	subs	r1, #1
 80022c0:	4008      	ands	r0, r1
 80022c2:	3801      	subs	r0, #1
 80022c4:	e000      	b.n	80022c8 <__ledf2+0x74>
 80022c6:	2002      	movs	r0, #2
 80022c8:	bcc0      	pop	{r6, r7}
 80022ca:	46b9      	mov	r9, r7
 80022cc:	46b0      	mov	r8, r6
 80022ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d0:	2800      	cmp	r0, #0
 80022d2:	d1f9      	bne.n	80022c8 <__ledf2+0x74>
 80022d4:	2001      	movs	r0, #1
 80022d6:	4240      	negs	r0, r0
 80022d8:	e7f6      	b.n	80022c8 <__ledf2+0x74>
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1ec      	bne.n	80022b8 <__ledf2+0x64>
 80022de:	464c      	mov	r4, r9
 80022e0:	4326      	orrs	r6, r4
 80022e2:	d1e9      	bne.n	80022b8 <__ledf2+0x64>
 80022e4:	e7ea      	b.n	80022bc <__ledf2+0x68>
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dd04      	ble.n	80022f4 <__ledf2+0xa0>
 80022ea:	4243      	negs	r3, r0
 80022ec:	4158      	adcs	r0, r3
 80022ee:	0040      	lsls	r0, r0, #1
 80022f0:	3801      	subs	r0, #1
 80022f2:	e7e9      	b.n	80022c8 <__ledf2+0x74>
 80022f4:	429a      	cmp	r2, r3
 80022f6:	dbeb      	blt.n	80022d0 <__ledf2+0x7c>
 80022f8:	454f      	cmp	r7, r9
 80022fa:	d8df      	bhi.n	80022bc <__ledf2+0x68>
 80022fc:	d006      	beq.n	800230c <__ledf2+0xb8>
 80022fe:	2000      	movs	r0, #0
 8002300:	454f      	cmp	r7, r9
 8002302:	d2e1      	bcs.n	80022c8 <__ledf2+0x74>
 8002304:	2900      	cmp	r1, #0
 8002306:	d0e5      	beq.n	80022d4 <__ledf2+0x80>
 8002308:	0008      	movs	r0, r1
 800230a:	e7dd      	b.n	80022c8 <__ledf2+0x74>
 800230c:	45c4      	cmp	ip, r8
 800230e:	d8d5      	bhi.n	80022bc <__ledf2+0x68>
 8002310:	2000      	movs	r0, #0
 8002312:	45c4      	cmp	ip, r8
 8002314:	d2d8      	bcs.n	80022c8 <__ledf2+0x74>
 8002316:	e7f5      	b.n	8002304 <__ledf2+0xb0>
 8002318:	000007ff 	.word	0x000007ff

0800231c <__aeabi_dmul>:
 800231c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800231e:	4657      	mov	r7, sl
 8002320:	464e      	mov	r6, r9
 8002322:	4645      	mov	r5, r8
 8002324:	46de      	mov	lr, fp
 8002326:	b5e0      	push	{r5, r6, r7, lr}
 8002328:	4698      	mov	r8, r3
 800232a:	030c      	lsls	r4, r1, #12
 800232c:	004b      	lsls	r3, r1, #1
 800232e:	0006      	movs	r6, r0
 8002330:	4692      	mov	sl, r2
 8002332:	b087      	sub	sp, #28
 8002334:	0b24      	lsrs	r4, r4, #12
 8002336:	0d5b      	lsrs	r3, r3, #21
 8002338:	0fcf      	lsrs	r7, r1, #31
 800233a:	2b00      	cmp	r3, #0
 800233c:	d100      	bne.n	8002340 <__aeabi_dmul+0x24>
 800233e:	e15c      	b.n	80025fa <__aeabi_dmul+0x2de>
 8002340:	4ad9      	ldr	r2, [pc, #868]	; (80026a8 <__aeabi_dmul+0x38c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d100      	bne.n	8002348 <__aeabi_dmul+0x2c>
 8002346:	e175      	b.n	8002634 <__aeabi_dmul+0x318>
 8002348:	0f42      	lsrs	r2, r0, #29
 800234a:	00e4      	lsls	r4, r4, #3
 800234c:	4314      	orrs	r4, r2
 800234e:	2280      	movs	r2, #128	; 0x80
 8002350:	0412      	lsls	r2, r2, #16
 8002352:	4314      	orrs	r4, r2
 8002354:	4ad5      	ldr	r2, [pc, #852]	; (80026ac <__aeabi_dmul+0x390>)
 8002356:	00c5      	lsls	r5, r0, #3
 8002358:	4694      	mov	ip, r2
 800235a:	4463      	add	r3, ip
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	2300      	movs	r3, #0
 8002360:	4699      	mov	r9, r3
 8002362:	469b      	mov	fp, r3
 8002364:	4643      	mov	r3, r8
 8002366:	4642      	mov	r2, r8
 8002368:	031e      	lsls	r6, r3, #12
 800236a:	0fd2      	lsrs	r2, r2, #31
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4650      	mov	r0, sl
 8002370:	4690      	mov	r8, r2
 8002372:	0b36      	lsrs	r6, r6, #12
 8002374:	0d5b      	lsrs	r3, r3, #21
 8002376:	d100      	bne.n	800237a <__aeabi_dmul+0x5e>
 8002378:	e120      	b.n	80025bc <__aeabi_dmul+0x2a0>
 800237a:	4acb      	ldr	r2, [pc, #812]	; (80026a8 <__aeabi_dmul+0x38c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d100      	bne.n	8002382 <__aeabi_dmul+0x66>
 8002380:	e162      	b.n	8002648 <__aeabi_dmul+0x32c>
 8002382:	49ca      	ldr	r1, [pc, #808]	; (80026ac <__aeabi_dmul+0x390>)
 8002384:	0f42      	lsrs	r2, r0, #29
 8002386:	468c      	mov	ip, r1
 8002388:	9900      	ldr	r1, [sp, #0]
 800238a:	4463      	add	r3, ip
 800238c:	00f6      	lsls	r6, r6, #3
 800238e:	468c      	mov	ip, r1
 8002390:	4316      	orrs	r6, r2
 8002392:	2280      	movs	r2, #128	; 0x80
 8002394:	449c      	add	ip, r3
 8002396:	0412      	lsls	r2, r2, #16
 8002398:	4663      	mov	r3, ip
 800239a:	4316      	orrs	r6, r2
 800239c:	00c2      	lsls	r2, r0, #3
 800239e:	2000      	movs	r0, #0
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	9900      	ldr	r1, [sp, #0]
 80023a4:	4643      	mov	r3, r8
 80023a6:	3101      	adds	r1, #1
 80023a8:	468c      	mov	ip, r1
 80023aa:	4649      	mov	r1, r9
 80023ac:	407b      	eors	r3, r7
 80023ae:	9301      	str	r3, [sp, #4]
 80023b0:	290f      	cmp	r1, #15
 80023b2:	d826      	bhi.n	8002402 <__aeabi_dmul+0xe6>
 80023b4:	4bbe      	ldr	r3, [pc, #760]	; (80026b0 <__aeabi_dmul+0x394>)
 80023b6:	0089      	lsls	r1, r1, #2
 80023b8:	5859      	ldr	r1, [r3, r1]
 80023ba:	468f      	mov	pc, r1
 80023bc:	4643      	mov	r3, r8
 80023be:	9301      	str	r3, [sp, #4]
 80023c0:	0034      	movs	r4, r6
 80023c2:	0015      	movs	r5, r2
 80023c4:	4683      	mov	fp, r0
 80023c6:	465b      	mov	r3, fp
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d016      	beq.n	80023fa <__aeabi_dmul+0xde>
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dmul+0xb6>
 80023d0:	e203      	b.n	80027da <__aeabi_dmul+0x4be>
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d000      	beq.n	80023d8 <__aeabi_dmul+0xbc>
 80023d6:	e0cd      	b.n	8002574 <__aeabi_dmul+0x258>
 80023d8:	2200      	movs	r2, #0
 80023da:	2400      	movs	r4, #0
 80023dc:	2500      	movs	r5, #0
 80023de:	9b01      	ldr	r3, [sp, #4]
 80023e0:	0512      	lsls	r2, r2, #20
 80023e2:	4322      	orrs	r2, r4
 80023e4:	07db      	lsls	r3, r3, #31
 80023e6:	431a      	orrs	r2, r3
 80023e8:	0028      	movs	r0, r5
 80023ea:	0011      	movs	r1, r2
 80023ec:	b007      	add	sp, #28
 80023ee:	bcf0      	pop	{r4, r5, r6, r7}
 80023f0:	46bb      	mov	fp, r7
 80023f2:	46b2      	mov	sl, r6
 80023f4:	46a9      	mov	r9, r5
 80023f6:	46a0      	mov	r8, r4
 80023f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023fa:	2400      	movs	r4, #0
 80023fc:	2500      	movs	r5, #0
 80023fe:	4aaa      	ldr	r2, [pc, #680]	; (80026a8 <__aeabi_dmul+0x38c>)
 8002400:	e7ed      	b.n	80023de <__aeabi_dmul+0xc2>
 8002402:	0c28      	lsrs	r0, r5, #16
 8002404:	042d      	lsls	r5, r5, #16
 8002406:	0c2d      	lsrs	r5, r5, #16
 8002408:	002b      	movs	r3, r5
 800240a:	0c11      	lsrs	r1, r2, #16
 800240c:	0412      	lsls	r2, r2, #16
 800240e:	0c12      	lsrs	r2, r2, #16
 8002410:	4353      	muls	r3, r2
 8002412:	4698      	mov	r8, r3
 8002414:	0013      	movs	r3, r2
 8002416:	002f      	movs	r7, r5
 8002418:	4343      	muls	r3, r0
 800241a:	4699      	mov	r9, r3
 800241c:	434f      	muls	r7, r1
 800241e:	444f      	add	r7, r9
 8002420:	46bb      	mov	fp, r7
 8002422:	4647      	mov	r7, r8
 8002424:	000b      	movs	r3, r1
 8002426:	0c3f      	lsrs	r7, r7, #16
 8002428:	46ba      	mov	sl, r7
 800242a:	4343      	muls	r3, r0
 800242c:	44da      	add	sl, fp
 800242e:	9302      	str	r3, [sp, #8]
 8002430:	45d1      	cmp	r9, sl
 8002432:	d904      	bls.n	800243e <__aeabi_dmul+0x122>
 8002434:	2780      	movs	r7, #128	; 0x80
 8002436:	027f      	lsls	r7, r7, #9
 8002438:	46b9      	mov	r9, r7
 800243a:	444b      	add	r3, r9
 800243c:	9302      	str	r3, [sp, #8]
 800243e:	4653      	mov	r3, sl
 8002440:	0c1b      	lsrs	r3, r3, #16
 8002442:	469b      	mov	fp, r3
 8002444:	4653      	mov	r3, sl
 8002446:	041f      	lsls	r7, r3, #16
 8002448:	4643      	mov	r3, r8
 800244a:	041b      	lsls	r3, r3, #16
 800244c:	0c1b      	lsrs	r3, r3, #16
 800244e:	4698      	mov	r8, r3
 8002450:	003b      	movs	r3, r7
 8002452:	4443      	add	r3, r8
 8002454:	9304      	str	r3, [sp, #16]
 8002456:	0c33      	lsrs	r3, r6, #16
 8002458:	0436      	lsls	r6, r6, #16
 800245a:	0c36      	lsrs	r6, r6, #16
 800245c:	4698      	mov	r8, r3
 800245e:	0033      	movs	r3, r6
 8002460:	4343      	muls	r3, r0
 8002462:	4699      	mov	r9, r3
 8002464:	4643      	mov	r3, r8
 8002466:	4343      	muls	r3, r0
 8002468:	002f      	movs	r7, r5
 800246a:	469a      	mov	sl, r3
 800246c:	4643      	mov	r3, r8
 800246e:	4377      	muls	r7, r6
 8002470:	435d      	muls	r5, r3
 8002472:	0c38      	lsrs	r0, r7, #16
 8002474:	444d      	add	r5, r9
 8002476:	1945      	adds	r5, r0, r5
 8002478:	45a9      	cmp	r9, r5
 800247a:	d903      	bls.n	8002484 <__aeabi_dmul+0x168>
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	025b      	lsls	r3, r3, #9
 8002480:	4699      	mov	r9, r3
 8002482:	44ca      	add	sl, r9
 8002484:	043f      	lsls	r7, r7, #16
 8002486:	0c28      	lsrs	r0, r5, #16
 8002488:	0c3f      	lsrs	r7, r7, #16
 800248a:	042d      	lsls	r5, r5, #16
 800248c:	19ed      	adds	r5, r5, r7
 800248e:	0c27      	lsrs	r7, r4, #16
 8002490:	0424      	lsls	r4, r4, #16
 8002492:	0c24      	lsrs	r4, r4, #16
 8002494:	0003      	movs	r3, r0
 8002496:	0020      	movs	r0, r4
 8002498:	4350      	muls	r0, r2
 800249a:	437a      	muls	r2, r7
 800249c:	4691      	mov	r9, r2
 800249e:	003a      	movs	r2, r7
 80024a0:	4453      	add	r3, sl
 80024a2:	9305      	str	r3, [sp, #20]
 80024a4:	0c03      	lsrs	r3, r0, #16
 80024a6:	469a      	mov	sl, r3
 80024a8:	434a      	muls	r2, r1
 80024aa:	4361      	muls	r1, r4
 80024ac:	4449      	add	r1, r9
 80024ae:	4451      	add	r1, sl
 80024b0:	44ab      	add	fp, r5
 80024b2:	4589      	cmp	r9, r1
 80024b4:	d903      	bls.n	80024be <__aeabi_dmul+0x1a2>
 80024b6:	2380      	movs	r3, #128	; 0x80
 80024b8:	025b      	lsls	r3, r3, #9
 80024ba:	4699      	mov	r9, r3
 80024bc:	444a      	add	r2, r9
 80024be:	0400      	lsls	r0, r0, #16
 80024c0:	0c0b      	lsrs	r3, r1, #16
 80024c2:	0c00      	lsrs	r0, r0, #16
 80024c4:	0409      	lsls	r1, r1, #16
 80024c6:	1809      	adds	r1, r1, r0
 80024c8:	0020      	movs	r0, r4
 80024ca:	4699      	mov	r9, r3
 80024cc:	4643      	mov	r3, r8
 80024ce:	4370      	muls	r0, r6
 80024d0:	435c      	muls	r4, r3
 80024d2:	437e      	muls	r6, r7
 80024d4:	435f      	muls	r7, r3
 80024d6:	0c03      	lsrs	r3, r0, #16
 80024d8:	4698      	mov	r8, r3
 80024da:	19a4      	adds	r4, r4, r6
 80024dc:	4444      	add	r4, r8
 80024de:	444a      	add	r2, r9
 80024e0:	9703      	str	r7, [sp, #12]
 80024e2:	42a6      	cmp	r6, r4
 80024e4:	d904      	bls.n	80024f0 <__aeabi_dmul+0x1d4>
 80024e6:	2380      	movs	r3, #128	; 0x80
 80024e8:	025b      	lsls	r3, r3, #9
 80024ea:	4698      	mov	r8, r3
 80024ec:	4447      	add	r7, r8
 80024ee:	9703      	str	r7, [sp, #12]
 80024f0:	0423      	lsls	r3, r4, #16
 80024f2:	9e02      	ldr	r6, [sp, #8]
 80024f4:	469a      	mov	sl, r3
 80024f6:	9b05      	ldr	r3, [sp, #20]
 80024f8:	445e      	add	r6, fp
 80024fa:	4698      	mov	r8, r3
 80024fc:	42ae      	cmp	r6, r5
 80024fe:	41ad      	sbcs	r5, r5
 8002500:	1876      	adds	r6, r6, r1
 8002502:	428e      	cmp	r6, r1
 8002504:	4189      	sbcs	r1, r1
 8002506:	0400      	lsls	r0, r0, #16
 8002508:	0c00      	lsrs	r0, r0, #16
 800250a:	4450      	add	r0, sl
 800250c:	4440      	add	r0, r8
 800250e:	426d      	negs	r5, r5
 8002510:	1947      	adds	r7, r0, r5
 8002512:	46b8      	mov	r8, r7
 8002514:	4693      	mov	fp, r2
 8002516:	4249      	negs	r1, r1
 8002518:	4689      	mov	r9, r1
 800251a:	44c3      	add	fp, r8
 800251c:	44d9      	add	r9, fp
 800251e:	4298      	cmp	r0, r3
 8002520:	4180      	sbcs	r0, r0
 8002522:	45a8      	cmp	r8, r5
 8002524:	41ad      	sbcs	r5, r5
 8002526:	4593      	cmp	fp, r2
 8002528:	4192      	sbcs	r2, r2
 800252a:	4589      	cmp	r9, r1
 800252c:	4189      	sbcs	r1, r1
 800252e:	426d      	negs	r5, r5
 8002530:	4240      	negs	r0, r0
 8002532:	4328      	orrs	r0, r5
 8002534:	0c24      	lsrs	r4, r4, #16
 8002536:	4252      	negs	r2, r2
 8002538:	4249      	negs	r1, r1
 800253a:	430a      	orrs	r2, r1
 800253c:	9b03      	ldr	r3, [sp, #12]
 800253e:	1900      	adds	r0, r0, r4
 8002540:	1880      	adds	r0, r0, r2
 8002542:	18c7      	adds	r7, r0, r3
 8002544:	464b      	mov	r3, r9
 8002546:	0ddc      	lsrs	r4, r3, #23
 8002548:	9b04      	ldr	r3, [sp, #16]
 800254a:	0275      	lsls	r5, r6, #9
 800254c:	431d      	orrs	r5, r3
 800254e:	1e6a      	subs	r2, r5, #1
 8002550:	4195      	sbcs	r5, r2
 8002552:	464b      	mov	r3, r9
 8002554:	0df6      	lsrs	r6, r6, #23
 8002556:	027f      	lsls	r7, r7, #9
 8002558:	4335      	orrs	r5, r6
 800255a:	025a      	lsls	r2, r3, #9
 800255c:	433c      	orrs	r4, r7
 800255e:	4315      	orrs	r5, r2
 8002560:	01fb      	lsls	r3, r7, #7
 8002562:	d400      	bmi.n	8002566 <__aeabi_dmul+0x24a>
 8002564:	e11c      	b.n	80027a0 <__aeabi_dmul+0x484>
 8002566:	2101      	movs	r1, #1
 8002568:	086a      	lsrs	r2, r5, #1
 800256a:	400d      	ands	r5, r1
 800256c:	4315      	orrs	r5, r2
 800256e:	07e2      	lsls	r2, r4, #31
 8002570:	4315      	orrs	r5, r2
 8002572:	0864      	lsrs	r4, r4, #1
 8002574:	494f      	ldr	r1, [pc, #316]	; (80026b4 <__aeabi_dmul+0x398>)
 8002576:	4461      	add	r1, ip
 8002578:	2900      	cmp	r1, #0
 800257a:	dc00      	bgt.n	800257e <__aeabi_dmul+0x262>
 800257c:	e0b0      	b.n	80026e0 <__aeabi_dmul+0x3c4>
 800257e:	076b      	lsls	r3, r5, #29
 8002580:	d009      	beq.n	8002596 <__aeabi_dmul+0x27a>
 8002582:	220f      	movs	r2, #15
 8002584:	402a      	ands	r2, r5
 8002586:	2a04      	cmp	r2, #4
 8002588:	d005      	beq.n	8002596 <__aeabi_dmul+0x27a>
 800258a:	1d2a      	adds	r2, r5, #4
 800258c:	42aa      	cmp	r2, r5
 800258e:	41ad      	sbcs	r5, r5
 8002590:	426d      	negs	r5, r5
 8002592:	1964      	adds	r4, r4, r5
 8002594:	0015      	movs	r5, r2
 8002596:	01e3      	lsls	r3, r4, #7
 8002598:	d504      	bpl.n	80025a4 <__aeabi_dmul+0x288>
 800259a:	2180      	movs	r1, #128	; 0x80
 800259c:	4a46      	ldr	r2, [pc, #280]	; (80026b8 <__aeabi_dmul+0x39c>)
 800259e:	00c9      	lsls	r1, r1, #3
 80025a0:	4014      	ands	r4, r2
 80025a2:	4461      	add	r1, ip
 80025a4:	4a45      	ldr	r2, [pc, #276]	; (80026bc <__aeabi_dmul+0x3a0>)
 80025a6:	4291      	cmp	r1, r2
 80025a8:	dd00      	ble.n	80025ac <__aeabi_dmul+0x290>
 80025aa:	e726      	b.n	80023fa <__aeabi_dmul+0xde>
 80025ac:	0762      	lsls	r2, r4, #29
 80025ae:	08ed      	lsrs	r5, r5, #3
 80025b0:	0264      	lsls	r4, r4, #9
 80025b2:	0549      	lsls	r1, r1, #21
 80025b4:	4315      	orrs	r5, r2
 80025b6:	0b24      	lsrs	r4, r4, #12
 80025b8:	0d4a      	lsrs	r2, r1, #21
 80025ba:	e710      	b.n	80023de <__aeabi_dmul+0xc2>
 80025bc:	4652      	mov	r2, sl
 80025be:	4332      	orrs	r2, r6
 80025c0:	d100      	bne.n	80025c4 <__aeabi_dmul+0x2a8>
 80025c2:	e07f      	b.n	80026c4 <__aeabi_dmul+0x3a8>
 80025c4:	2e00      	cmp	r6, #0
 80025c6:	d100      	bne.n	80025ca <__aeabi_dmul+0x2ae>
 80025c8:	e0dc      	b.n	8002784 <__aeabi_dmul+0x468>
 80025ca:	0030      	movs	r0, r6
 80025cc:	f000 fd96 	bl	80030fc <__clzsi2>
 80025d0:	0002      	movs	r2, r0
 80025d2:	3a0b      	subs	r2, #11
 80025d4:	231d      	movs	r3, #29
 80025d6:	0001      	movs	r1, r0
 80025d8:	1a9b      	subs	r3, r3, r2
 80025da:	4652      	mov	r2, sl
 80025dc:	3908      	subs	r1, #8
 80025de:	40da      	lsrs	r2, r3
 80025e0:	408e      	lsls	r6, r1
 80025e2:	4316      	orrs	r6, r2
 80025e4:	4652      	mov	r2, sl
 80025e6:	408a      	lsls	r2, r1
 80025e8:	9b00      	ldr	r3, [sp, #0]
 80025ea:	4935      	ldr	r1, [pc, #212]	; (80026c0 <__aeabi_dmul+0x3a4>)
 80025ec:	1a18      	subs	r0, r3, r0
 80025ee:	0003      	movs	r3, r0
 80025f0:	468c      	mov	ip, r1
 80025f2:	4463      	add	r3, ip
 80025f4:	2000      	movs	r0, #0
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	e6d3      	b.n	80023a2 <__aeabi_dmul+0x86>
 80025fa:	0025      	movs	r5, r4
 80025fc:	4305      	orrs	r5, r0
 80025fe:	d04a      	beq.n	8002696 <__aeabi_dmul+0x37a>
 8002600:	2c00      	cmp	r4, #0
 8002602:	d100      	bne.n	8002606 <__aeabi_dmul+0x2ea>
 8002604:	e0b0      	b.n	8002768 <__aeabi_dmul+0x44c>
 8002606:	0020      	movs	r0, r4
 8002608:	f000 fd78 	bl	80030fc <__clzsi2>
 800260c:	0001      	movs	r1, r0
 800260e:	0002      	movs	r2, r0
 8002610:	390b      	subs	r1, #11
 8002612:	231d      	movs	r3, #29
 8002614:	0010      	movs	r0, r2
 8002616:	1a5b      	subs	r3, r3, r1
 8002618:	0031      	movs	r1, r6
 800261a:	0035      	movs	r5, r6
 800261c:	3808      	subs	r0, #8
 800261e:	4084      	lsls	r4, r0
 8002620:	40d9      	lsrs	r1, r3
 8002622:	4085      	lsls	r5, r0
 8002624:	430c      	orrs	r4, r1
 8002626:	4826      	ldr	r0, [pc, #152]	; (80026c0 <__aeabi_dmul+0x3a4>)
 8002628:	1a83      	subs	r3, r0, r2
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	2300      	movs	r3, #0
 800262e:	4699      	mov	r9, r3
 8002630:	469b      	mov	fp, r3
 8002632:	e697      	b.n	8002364 <__aeabi_dmul+0x48>
 8002634:	0005      	movs	r5, r0
 8002636:	4325      	orrs	r5, r4
 8002638:	d126      	bne.n	8002688 <__aeabi_dmul+0x36c>
 800263a:	2208      	movs	r2, #8
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2302      	movs	r3, #2
 8002640:	2400      	movs	r4, #0
 8002642:	4691      	mov	r9, r2
 8002644:	469b      	mov	fp, r3
 8002646:	e68d      	b.n	8002364 <__aeabi_dmul+0x48>
 8002648:	4652      	mov	r2, sl
 800264a:	9b00      	ldr	r3, [sp, #0]
 800264c:	4332      	orrs	r2, r6
 800264e:	d110      	bne.n	8002672 <__aeabi_dmul+0x356>
 8002650:	4915      	ldr	r1, [pc, #84]	; (80026a8 <__aeabi_dmul+0x38c>)
 8002652:	2600      	movs	r6, #0
 8002654:	468c      	mov	ip, r1
 8002656:	4463      	add	r3, ip
 8002658:	4649      	mov	r1, r9
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	2302      	movs	r3, #2
 800265e:	4319      	orrs	r1, r3
 8002660:	4689      	mov	r9, r1
 8002662:	2002      	movs	r0, #2
 8002664:	e69d      	b.n	80023a2 <__aeabi_dmul+0x86>
 8002666:	465b      	mov	r3, fp
 8002668:	9701      	str	r7, [sp, #4]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d000      	beq.n	8002670 <__aeabi_dmul+0x354>
 800266e:	e6ad      	b.n	80023cc <__aeabi_dmul+0xb0>
 8002670:	e6c3      	b.n	80023fa <__aeabi_dmul+0xde>
 8002672:	4a0d      	ldr	r2, [pc, #52]	; (80026a8 <__aeabi_dmul+0x38c>)
 8002674:	2003      	movs	r0, #3
 8002676:	4694      	mov	ip, r2
 8002678:	4463      	add	r3, ip
 800267a:	464a      	mov	r2, r9
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	2303      	movs	r3, #3
 8002680:	431a      	orrs	r2, r3
 8002682:	4691      	mov	r9, r2
 8002684:	4652      	mov	r2, sl
 8002686:	e68c      	b.n	80023a2 <__aeabi_dmul+0x86>
 8002688:	220c      	movs	r2, #12
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	2303      	movs	r3, #3
 800268e:	0005      	movs	r5, r0
 8002690:	4691      	mov	r9, r2
 8002692:	469b      	mov	fp, r3
 8002694:	e666      	b.n	8002364 <__aeabi_dmul+0x48>
 8002696:	2304      	movs	r3, #4
 8002698:	4699      	mov	r9, r3
 800269a:	2300      	movs	r3, #0
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	3301      	adds	r3, #1
 80026a0:	2400      	movs	r4, #0
 80026a2:	469b      	mov	fp, r3
 80026a4:	e65e      	b.n	8002364 <__aeabi_dmul+0x48>
 80026a6:	46c0      	nop			; (mov r8, r8)
 80026a8:	000007ff 	.word	0x000007ff
 80026ac:	fffffc01 	.word	0xfffffc01
 80026b0:	08009b2c 	.word	0x08009b2c
 80026b4:	000003ff 	.word	0x000003ff
 80026b8:	feffffff 	.word	0xfeffffff
 80026bc:	000007fe 	.word	0x000007fe
 80026c0:	fffffc0d 	.word	0xfffffc0d
 80026c4:	4649      	mov	r1, r9
 80026c6:	2301      	movs	r3, #1
 80026c8:	4319      	orrs	r1, r3
 80026ca:	4689      	mov	r9, r1
 80026cc:	2600      	movs	r6, #0
 80026ce:	2001      	movs	r0, #1
 80026d0:	e667      	b.n	80023a2 <__aeabi_dmul+0x86>
 80026d2:	2300      	movs	r3, #0
 80026d4:	2480      	movs	r4, #128	; 0x80
 80026d6:	2500      	movs	r5, #0
 80026d8:	4a43      	ldr	r2, [pc, #268]	; (80027e8 <__aeabi_dmul+0x4cc>)
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	0324      	lsls	r4, r4, #12
 80026de:	e67e      	b.n	80023de <__aeabi_dmul+0xc2>
 80026e0:	2001      	movs	r0, #1
 80026e2:	1a40      	subs	r0, r0, r1
 80026e4:	2838      	cmp	r0, #56	; 0x38
 80026e6:	dd00      	ble.n	80026ea <__aeabi_dmul+0x3ce>
 80026e8:	e676      	b.n	80023d8 <__aeabi_dmul+0xbc>
 80026ea:	281f      	cmp	r0, #31
 80026ec:	dd5b      	ble.n	80027a6 <__aeabi_dmul+0x48a>
 80026ee:	221f      	movs	r2, #31
 80026f0:	0023      	movs	r3, r4
 80026f2:	4252      	negs	r2, r2
 80026f4:	1a51      	subs	r1, r2, r1
 80026f6:	40cb      	lsrs	r3, r1
 80026f8:	0019      	movs	r1, r3
 80026fa:	2820      	cmp	r0, #32
 80026fc:	d003      	beq.n	8002706 <__aeabi_dmul+0x3ea>
 80026fe:	4a3b      	ldr	r2, [pc, #236]	; (80027ec <__aeabi_dmul+0x4d0>)
 8002700:	4462      	add	r2, ip
 8002702:	4094      	lsls	r4, r2
 8002704:	4325      	orrs	r5, r4
 8002706:	1e6a      	subs	r2, r5, #1
 8002708:	4195      	sbcs	r5, r2
 800270a:	002a      	movs	r2, r5
 800270c:	430a      	orrs	r2, r1
 800270e:	2107      	movs	r1, #7
 8002710:	000d      	movs	r5, r1
 8002712:	2400      	movs	r4, #0
 8002714:	4015      	ands	r5, r2
 8002716:	4211      	tst	r1, r2
 8002718:	d05b      	beq.n	80027d2 <__aeabi_dmul+0x4b6>
 800271a:	210f      	movs	r1, #15
 800271c:	2400      	movs	r4, #0
 800271e:	4011      	ands	r1, r2
 8002720:	2904      	cmp	r1, #4
 8002722:	d053      	beq.n	80027cc <__aeabi_dmul+0x4b0>
 8002724:	1d11      	adds	r1, r2, #4
 8002726:	4291      	cmp	r1, r2
 8002728:	4192      	sbcs	r2, r2
 800272a:	4252      	negs	r2, r2
 800272c:	18a4      	adds	r4, r4, r2
 800272e:	000a      	movs	r2, r1
 8002730:	0223      	lsls	r3, r4, #8
 8002732:	d54b      	bpl.n	80027cc <__aeabi_dmul+0x4b0>
 8002734:	2201      	movs	r2, #1
 8002736:	2400      	movs	r4, #0
 8002738:	2500      	movs	r5, #0
 800273a:	e650      	b.n	80023de <__aeabi_dmul+0xc2>
 800273c:	2380      	movs	r3, #128	; 0x80
 800273e:	031b      	lsls	r3, r3, #12
 8002740:	421c      	tst	r4, r3
 8002742:	d009      	beq.n	8002758 <__aeabi_dmul+0x43c>
 8002744:	421e      	tst	r6, r3
 8002746:	d107      	bne.n	8002758 <__aeabi_dmul+0x43c>
 8002748:	4333      	orrs	r3, r6
 800274a:	031c      	lsls	r4, r3, #12
 800274c:	4643      	mov	r3, r8
 800274e:	0015      	movs	r5, r2
 8002750:	0b24      	lsrs	r4, r4, #12
 8002752:	4a25      	ldr	r2, [pc, #148]	; (80027e8 <__aeabi_dmul+0x4cc>)
 8002754:	9301      	str	r3, [sp, #4]
 8002756:	e642      	b.n	80023de <__aeabi_dmul+0xc2>
 8002758:	2280      	movs	r2, #128	; 0x80
 800275a:	0312      	lsls	r2, r2, #12
 800275c:	4314      	orrs	r4, r2
 800275e:	0324      	lsls	r4, r4, #12
 8002760:	4a21      	ldr	r2, [pc, #132]	; (80027e8 <__aeabi_dmul+0x4cc>)
 8002762:	0b24      	lsrs	r4, r4, #12
 8002764:	9701      	str	r7, [sp, #4]
 8002766:	e63a      	b.n	80023de <__aeabi_dmul+0xc2>
 8002768:	f000 fcc8 	bl	80030fc <__clzsi2>
 800276c:	0001      	movs	r1, r0
 800276e:	0002      	movs	r2, r0
 8002770:	3115      	adds	r1, #21
 8002772:	3220      	adds	r2, #32
 8002774:	291c      	cmp	r1, #28
 8002776:	dc00      	bgt.n	800277a <__aeabi_dmul+0x45e>
 8002778:	e74b      	b.n	8002612 <__aeabi_dmul+0x2f6>
 800277a:	0034      	movs	r4, r6
 800277c:	3808      	subs	r0, #8
 800277e:	2500      	movs	r5, #0
 8002780:	4084      	lsls	r4, r0
 8002782:	e750      	b.n	8002626 <__aeabi_dmul+0x30a>
 8002784:	f000 fcba 	bl	80030fc <__clzsi2>
 8002788:	0003      	movs	r3, r0
 800278a:	001a      	movs	r2, r3
 800278c:	3215      	adds	r2, #21
 800278e:	3020      	adds	r0, #32
 8002790:	2a1c      	cmp	r2, #28
 8002792:	dc00      	bgt.n	8002796 <__aeabi_dmul+0x47a>
 8002794:	e71e      	b.n	80025d4 <__aeabi_dmul+0x2b8>
 8002796:	4656      	mov	r6, sl
 8002798:	3b08      	subs	r3, #8
 800279a:	2200      	movs	r2, #0
 800279c:	409e      	lsls	r6, r3
 800279e:	e723      	b.n	80025e8 <__aeabi_dmul+0x2cc>
 80027a0:	9b00      	ldr	r3, [sp, #0]
 80027a2:	469c      	mov	ip, r3
 80027a4:	e6e6      	b.n	8002574 <__aeabi_dmul+0x258>
 80027a6:	4912      	ldr	r1, [pc, #72]	; (80027f0 <__aeabi_dmul+0x4d4>)
 80027a8:	0022      	movs	r2, r4
 80027aa:	4461      	add	r1, ip
 80027ac:	002e      	movs	r6, r5
 80027ae:	408d      	lsls	r5, r1
 80027b0:	408a      	lsls	r2, r1
 80027b2:	40c6      	lsrs	r6, r0
 80027b4:	1e69      	subs	r1, r5, #1
 80027b6:	418d      	sbcs	r5, r1
 80027b8:	4332      	orrs	r2, r6
 80027ba:	432a      	orrs	r2, r5
 80027bc:	40c4      	lsrs	r4, r0
 80027be:	0753      	lsls	r3, r2, #29
 80027c0:	d0b6      	beq.n	8002730 <__aeabi_dmul+0x414>
 80027c2:	210f      	movs	r1, #15
 80027c4:	4011      	ands	r1, r2
 80027c6:	2904      	cmp	r1, #4
 80027c8:	d1ac      	bne.n	8002724 <__aeabi_dmul+0x408>
 80027ca:	e7b1      	b.n	8002730 <__aeabi_dmul+0x414>
 80027cc:	0765      	lsls	r5, r4, #29
 80027ce:	0264      	lsls	r4, r4, #9
 80027d0:	0b24      	lsrs	r4, r4, #12
 80027d2:	08d2      	lsrs	r2, r2, #3
 80027d4:	4315      	orrs	r5, r2
 80027d6:	2200      	movs	r2, #0
 80027d8:	e601      	b.n	80023de <__aeabi_dmul+0xc2>
 80027da:	2280      	movs	r2, #128	; 0x80
 80027dc:	0312      	lsls	r2, r2, #12
 80027de:	4314      	orrs	r4, r2
 80027e0:	0324      	lsls	r4, r4, #12
 80027e2:	4a01      	ldr	r2, [pc, #4]	; (80027e8 <__aeabi_dmul+0x4cc>)
 80027e4:	0b24      	lsrs	r4, r4, #12
 80027e6:	e5fa      	b.n	80023de <__aeabi_dmul+0xc2>
 80027e8:	000007ff 	.word	0x000007ff
 80027ec:	0000043e 	.word	0x0000043e
 80027f0:	0000041e 	.word	0x0000041e

080027f4 <__aeabi_dsub>:
 80027f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f6:	4657      	mov	r7, sl
 80027f8:	464e      	mov	r6, r9
 80027fa:	4645      	mov	r5, r8
 80027fc:	46de      	mov	lr, fp
 80027fe:	b5e0      	push	{r5, r6, r7, lr}
 8002800:	001e      	movs	r6, r3
 8002802:	0017      	movs	r7, r2
 8002804:	004a      	lsls	r2, r1, #1
 8002806:	030b      	lsls	r3, r1, #12
 8002808:	0d52      	lsrs	r2, r2, #21
 800280a:	0a5b      	lsrs	r3, r3, #9
 800280c:	4690      	mov	r8, r2
 800280e:	0f42      	lsrs	r2, r0, #29
 8002810:	431a      	orrs	r2, r3
 8002812:	0fcd      	lsrs	r5, r1, #31
 8002814:	4ccd      	ldr	r4, [pc, #820]	; (8002b4c <__aeabi_dsub+0x358>)
 8002816:	0331      	lsls	r1, r6, #12
 8002818:	00c3      	lsls	r3, r0, #3
 800281a:	4694      	mov	ip, r2
 800281c:	0070      	lsls	r0, r6, #1
 800281e:	0f7a      	lsrs	r2, r7, #29
 8002820:	0a49      	lsrs	r1, r1, #9
 8002822:	00ff      	lsls	r7, r7, #3
 8002824:	469a      	mov	sl, r3
 8002826:	46b9      	mov	r9, r7
 8002828:	0d40      	lsrs	r0, r0, #21
 800282a:	0ff6      	lsrs	r6, r6, #31
 800282c:	4311      	orrs	r1, r2
 800282e:	42a0      	cmp	r0, r4
 8002830:	d100      	bne.n	8002834 <__aeabi_dsub+0x40>
 8002832:	e0b1      	b.n	8002998 <__aeabi_dsub+0x1a4>
 8002834:	2201      	movs	r2, #1
 8002836:	4056      	eors	r6, r2
 8002838:	46b3      	mov	fp, r6
 800283a:	42b5      	cmp	r5, r6
 800283c:	d100      	bne.n	8002840 <__aeabi_dsub+0x4c>
 800283e:	e088      	b.n	8002952 <__aeabi_dsub+0x15e>
 8002840:	4642      	mov	r2, r8
 8002842:	1a12      	subs	r2, r2, r0
 8002844:	2a00      	cmp	r2, #0
 8002846:	dc00      	bgt.n	800284a <__aeabi_dsub+0x56>
 8002848:	e0ae      	b.n	80029a8 <__aeabi_dsub+0x1b4>
 800284a:	2800      	cmp	r0, #0
 800284c:	d100      	bne.n	8002850 <__aeabi_dsub+0x5c>
 800284e:	e0c1      	b.n	80029d4 <__aeabi_dsub+0x1e0>
 8002850:	48be      	ldr	r0, [pc, #760]	; (8002b4c <__aeabi_dsub+0x358>)
 8002852:	4580      	cmp	r8, r0
 8002854:	d100      	bne.n	8002858 <__aeabi_dsub+0x64>
 8002856:	e151      	b.n	8002afc <__aeabi_dsub+0x308>
 8002858:	2080      	movs	r0, #128	; 0x80
 800285a:	0400      	lsls	r0, r0, #16
 800285c:	4301      	orrs	r1, r0
 800285e:	2a38      	cmp	r2, #56	; 0x38
 8002860:	dd00      	ble.n	8002864 <__aeabi_dsub+0x70>
 8002862:	e17b      	b.n	8002b5c <__aeabi_dsub+0x368>
 8002864:	2a1f      	cmp	r2, #31
 8002866:	dd00      	ble.n	800286a <__aeabi_dsub+0x76>
 8002868:	e1ee      	b.n	8002c48 <__aeabi_dsub+0x454>
 800286a:	2020      	movs	r0, #32
 800286c:	003e      	movs	r6, r7
 800286e:	1a80      	subs	r0, r0, r2
 8002870:	000c      	movs	r4, r1
 8002872:	40d6      	lsrs	r6, r2
 8002874:	40d1      	lsrs	r1, r2
 8002876:	4087      	lsls	r7, r0
 8002878:	4662      	mov	r2, ip
 800287a:	4084      	lsls	r4, r0
 800287c:	1a52      	subs	r2, r2, r1
 800287e:	1e78      	subs	r0, r7, #1
 8002880:	4187      	sbcs	r7, r0
 8002882:	4694      	mov	ip, r2
 8002884:	4334      	orrs	r4, r6
 8002886:	4327      	orrs	r7, r4
 8002888:	1bdc      	subs	r4, r3, r7
 800288a:	42a3      	cmp	r3, r4
 800288c:	419b      	sbcs	r3, r3
 800288e:	4662      	mov	r2, ip
 8002890:	425b      	negs	r3, r3
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	4699      	mov	r9, r3
 8002896:	464b      	mov	r3, r9
 8002898:	021b      	lsls	r3, r3, #8
 800289a:	d400      	bmi.n	800289e <__aeabi_dsub+0xaa>
 800289c:	e118      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 800289e:	464b      	mov	r3, r9
 80028a0:	0258      	lsls	r0, r3, #9
 80028a2:	0a43      	lsrs	r3, r0, #9
 80028a4:	4699      	mov	r9, r3
 80028a6:	464b      	mov	r3, r9
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d100      	bne.n	80028ae <__aeabi_dsub+0xba>
 80028ac:	e137      	b.n	8002b1e <__aeabi_dsub+0x32a>
 80028ae:	4648      	mov	r0, r9
 80028b0:	f000 fc24 	bl	80030fc <__clzsi2>
 80028b4:	0001      	movs	r1, r0
 80028b6:	3908      	subs	r1, #8
 80028b8:	2320      	movs	r3, #32
 80028ba:	0022      	movs	r2, r4
 80028bc:	4648      	mov	r0, r9
 80028be:	1a5b      	subs	r3, r3, r1
 80028c0:	40da      	lsrs	r2, r3
 80028c2:	4088      	lsls	r0, r1
 80028c4:	408c      	lsls	r4, r1
 80028c6:	4643      	mov	r3, r8
 80028c8:	4310      	orrs	r0, r2
 80028ca:	4588      	cmp	r8, r1
 80028cc:	dd00      	ble.n	80028d0 <__aeabi_dsub+0xdc>
 80028ce:	e136      	b.n	8002b3e <__aeabi_dsub+0x34a>
 80028d0:	1ac9      	subs	r1, r1, r3
 80028d2:	1c4b      	adds	r3, r1, #1
 80028d4:	2b1f      	cmp	r3, #31
 80028d6:	dd00      	ble.n	80028da <__aeabi_dsub+0xe6>
 80028d8:	e0ea      	b.n	8002ab0 <__aeabi_dsub+0x2bc>
 80028da:	2220      	movs	r2, #32
 80028dc:	0026      	movs	r6, r4
 80028de:	1ad2      	subs	r2, r2, r3
 80028e0:	0001      	movs	r1, r0
 80028e2:	4094      	lsls	r4, r2
 80028e4:	40de      	lsrs	r6, r3
 80028e6:	40d8      	lsrs	r0, r3
 80028e8:	2300      	movs	r3, #0
 80028ea:	4091      	lsls	r1, r2
 80028ec:	1e62      	subs	r2, r4, #1
 80028ee:	4194      	sbcs	r4, r2
 80028f0:	4681      	mov	r9, r0
 80028f2:	4698      	mov	r8, r3
 80028f4:	4331      	orrs	r1, r6
 80028f6:	430c      	orrs	r4, r1
 80028f8:	0763      	lsls	r3, r4, #29
 80028fa:	d009      	beq.n	8002910 <__aeabi_dsub+0x11c>
 80028fc:	230f      	movs	r3, #15
 80028fe:	4023      	ands	r3, r4
 8002900:	2b04      	cmp	r3, #4
 8002902:	d005      	beq.n	8002910 <__aeabi_dsub+0x11c>
 8002904:	1d23      	adds	r3, r4, #4
 8002906:	42a3      	cmp	r3, r4
 8002908:	41a4      	sbcs	r4, r4
 800290a:	4264      	negs	r4, r4
 800290c:	44a1      	add	r9, r4
 800290e:	001c      	movs	r4, r3
 8002910:	464b      	mov	r3, r9
 8002912:	021b      	lsls	r3, r3, #8
 8002914:	d400      	bmi.n	8002918 <__aeabi_dsub+0x124>
 8002916:	e0de      	b.n	8002ad6 <__aeabi_dsub+0x2e2>
 8002918:	4641      	mov	r1, r8
 800291a:	4b8c      	ldr	r3, [pc, #560]	; (8002b4c <__aeabi_dsub+0x358>)
 800291c:	3101      	adds	r1, #1
 800291e:	4299      	cmp	r1, r3
 8002920:	d100      	bne.n	8002924 <__aeabi_dsub+0x130>
 8002922:	e0e7      	b.n	8002af4 <__aeabi_dsub+0x300>
 8002924:	464b      	mov	r3, r9
 8002926:	488a      	ldr	r0, [pc, #552]	; (8002b50 <__aeabi_dsub+0x35c>)
 8002928:	08e4      	lsrs	r4, r4, #3
 800292a:	4003      	ands	r3, r0
 800292c:	0018      	movs	r0, r3
 800292e:	0549      	lsls	r1, r1, #21
 8002930:	075b      	lsls	r3, r3, #29
 8002932:	0240      	lsls	r0, r0, #9
 8002934:	4323      	orrs	r3, r4
 8002936:	0d4a      	lsrs	r2, r1, #21
 8002938:	0b04      	lsrs	r4, r0, #12
 800293a:	0512      	lsls	r2, r2, #20
 800293c:	07ed      	lsls	r5, r5, #31
 800293e:	4322      	orrs	r2, r4
 8002940:	432a      	orrs	r2, r5
 8002942:	0018      	movs	r0, r3
 8002944:	0011      	movs	r1, r2
 8002946:	bcf0      	pop	{r4, r5, r6, r7}
 8002948:	46bb      	mov	fp, r7
 800294a:	46b2      	mov	sl, r6
 800294c:	46a9      	mov	r9, r5
 800294e:	46a0      	mov	r8, r4
 8002950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002952:	4642      	mov	r2, r8
 8002954:	1a12      	subs	r2, r2, r0
 8002956:	2a00      	cmp	r2, #0
 8002958:	dd52      	ble.n	8002a00 <__aeabi_dsub+0x20c>
 800295a:	2800      	cmp	r0, #0
 800295c:	d100      	bne.n	8002960 <__aeabi_dsub+0x16c>
 800295e:	e09c      	b.n	8002a9a <__aeabi_dsub+0x2a6>
 8002960:	45a0      	cmp	r8, r4
 8002962:	d100      	bne.n	8002966 <__aeabi_dsub+0x172>
 8002964:	e0ca      	b.n	8002afc <__aeabi_dsub+0x308>
 8002966:	2080      	movs	r0, #128	; 0x80
 8002968:	0400      	lsls	r0, r0, #16
 800296a:	4301      	orrs	r1, r0
 800296c:	2a38      	cmp	r2, #56	; 0x38
 800296e:	dd00      	ble.n	8002972 <__aeabi_dsub+0x17e>
 8002970:	e149      	b.n	8002c06 <__aeabi_dsub+0x412>
 8002972:	2a1f      	cmp	r2, #31
 8002974:	dc00      	bgt.n	8002978 <__aeabi_dsub+0x184>
 8002976:	e197      	b.n	8002ca8 <__aeabi_dsub+0x4b4>
 8002978:	0010      	movs	r0, r2
 800297a:	000e      	movs	r6, r1
 800297c:	3820      	subs	r0, #32
 800297e:	40c6      	lsrs	r6, r0
 8002980:	2a20      	cmp	r2, #32
 8002982:	d004      	beq.n	800298e <__aeabi_dsub+0x19a>
 8002984:	2040      	movs	r0, #64	; 0x40
 8002986:	1a82      	subs	r2, r0, r2
 8002988:	4091      	lsls	r1, r2
 800298a:	430f      	orrs	r7, r1
 800298c:	46b9      	mov	r9, r7
 800298e:	464c      	mov	r4, r9
 8002990:	1e62      	subs	r2, r4, #1
 8002992:	4194      	sbcs	r4, r2
 8002994:	4334      	orrs	r4, r6
 8002996:	e13a      	b.n	8002c0e <__aeabi_dsub+0x41a>
 8002998:	000a      	movs	r2, r1
 800299a:	433a      	orrs	r2, r7
 800299c:	d028      	beq.n	80029f0 <__aeabi_dsub+0x1fc>
 800299e:	46b3      	mov	fp, r6
 80029a0:	42b5      	cmp	r5, r6
 80029a2:	d02b      	beq.n	80029fc <__aeabi_dsub+0x208>
 80029a4:	4a6b      	ldr	r2, [pc, #428]	; (8002b54 <__aeabi_dsub+0x360>)
 80029a6:	4442      	add	r2, r8
 80029a8:	2a00      	cmp	r2, #0
 80029aa:	d05d      	beq.n	8002a68 <__aeabi_dsub+0x274>
 80029ac:	4642      	mov	r2, r8
 80029ae:	4644      	mov	r4, r8
 80029b0:	1a82      	subs	r2, r0, r2
 80029b2:	2c00      	cmp	r4, #0
 80029b4:	d000      	beq.n	80029b8 <__aeabi_dsub+0x1c4>
 80029b6:	e0f5      	b.n	8002ba4 <__aeabi_dsub+0x3b0>
 80029b8:	4665      	mov	r5, ip
 80029ba:	431d      	orrs	r5, r3
 80029bc:	d100      	bne.n	80029c0 <__aeabi_dsub+0x1cc>
 80029be:	e19c      	b.n	8002cfa <__aeabi_dsub+0x506>
 80029c0:	1e55      	subs	r5, r2, #1
 80029c2:	2a01      	cmp	r2, #1
 80029c4:	d100      	bne.n	80029c8 <__aeabi_dsub+0x1d4>
 80029c6:	e1fb      	b.n	8002dc0 <__aeabi_dsub+0x5cc>
 80029c8:	4c60      	ldr	r4, [pc, #384]	; (8002b4c <__aeabi_dsub+0x358>)
 80029ca:	42a2      	cmp	r2, r4
 80029cc:	d100      	bne.n	80029d0 <__aeabi_dsub+0x1dc>
 80029ce:	e1bd      	b.n	8002d4c <__aeabi_dsub+0x558>
 80029d0:	002a      	movs	r2, r5
 80029d2:	e0f0      	b.n	8002bb6 <__aeabi_dsub+0x3c2>
 80029d4:	0008      	movs	r0, r1
 80029d6:	4338      	orrs	r0, r7
 80029d8:	d100      	bne.n	80029dc <__aeabi_dsub+0x1e8>
 80029da:	e0c3      	b.n	8002b64 <__aeabi_dsub+0x370>
 80029dc:	1e50      	subs	r0, r2, #1
 80029de:	2a01      	cmp	r2, #1
 80029e0:	d100      	bne.n	80029e4 <__aeabi_dsub+0x1f0>
 80029e2:	e1a8      	b.n	8002d36 <__aeabi_dsub+0x542>
 80029e4:	4c59      	ldr	r4, [pc, #356]	; (8002b4c <__aeabi_dsub+0x358>)
 80029e6:	42a2      	cmp	r2, r4
 80029e8:	d100      	bne.n	80029ec <__aeabi_dsub+0x1f8>
 80029ea:	e087      	b.n	8002afc <__aeabi_dsub+0x308>
 80029ec:	0002      	movs	r2, r0
 80029ee:	e736      	b.n	800285e <__aeabi_dsub+0x6a>
 80029f0:	2201      	movs	r2, #1
 80029f2:	4056      	eors	r6, r2
 80029f4:	46b3      	mov	fp, r6
 80029f6:	42b5      	cmp	r5, r6
 80029f8:	d000      	beq.n	80029fc <__aeabi_dsub+0x208>
 80029fa:	e721      	b.n	8002840 <__aeabi_dsub+0x4c>
 80029fc:	4a55      	ldr	r2, [pc, #340]	; (8002b54 <__aeabi_dsub+0x360>)
 80029fe:	4442      	add	r2, r8
 8002a00:	2a00      	cmp	r2, #0
 8002a02:	d100      	bne.n	8002a06 <__aeabi_dsub+0x212>
 8002a04:	e0b5      	b.n	8002b72 <__aeabi_dsub+0x37e>
 8002a06:	4642      	mov	r2, r8
 8002a08:	4644      	mov	r4, r8
 8002a0a:	1a82      	subs	r2, r0, r2
 8002a0c:	2c00      	cmp	r4, #0
 8002a0e:	d100      	bne.n	8002a12 <__aeabi_dsub+0x21e>
 8002a10:	e138      	b.n	8002c84 <__aeabi_dsub+0x490>
 8002a12:	4e4e      	ldr	r6, [pc, #312]	; (8002b4c <__aeabi_dsub+0x358>)
 8002a14:	42b0      	cmp	r0, r6
 8002a16:	d100      	bne.n	8002a1a <__aeabi_dsub+0x226>
 8002a18:	e1de      	b.n	8002dd8 <__aeabi_dsub+0x5e4>
 8002a1a:	2680      	movs	r6, #128	; 0x80
 8002a1c:	4664      	mov	r4, ip
 8002a1e:	0436      	lsls	r6, r6, #16
 8002a20:	4334      	orrs	r4, r6
 8002a22:	46a4      	mov	ip, r4
 8002a24:	2a38      	cmp	r2, #56	; 0x38
 8002a26:	dd00      	ble.n	8002a2a <__aeabi_dsub+0x236>
 8002a28:	e196      	b.n	8002d58 <__aeabi_dsub+0x564>
 8002a2a:	2a1f      	cmp	r2, #31
 8002a2c:	dd00      	ble.n	8002a30 <__aeabi_dsub+0x23c>
 8002a2e:	e224      	b.n	8002e7a <__aeabi_dsub+0x686>
 8002a30:	2620      	movs	r6, #32
 8002a32:	1ab4      	subs	r4, r6, r2
 8002a34:	46a2      	mov	sl, r4
 8002a36:	4664      	mov	r4, ip
 8002a38:	4656      	mov	r6, sl
 8002a3a:	40b4      	lsls	r4, r6
 8002a3c:	46a1      	mov	r9, r4
 8002a3e:	001c      	movs	r4, r3
 8002a40:	464e      	mov	r6, r9
 8002a42:	40d4      	lsrs	r4, r2
 8002a44:	4326      	orrs	r6, r4
 8002a46:	0034      	movs	r4, r6
 8002a48:	4656      	mov	r6, sl
 8002a4a:	40b3      	lsls	r3, r6
 8002a4c:	1e5e      	subs	r6, r3, #1
 8002a4e:	41b3      	sbcs	r3, r6
 8002a50:	431c      	orrs	r4, r3
 8002a52:	4663      	mov	r3, ip
 8002a54:	40d3      	lsrs	r3, r2
 8002a56:	18c9      	adds	r1, r1, r3
 8002a58:	19e4      	adds	r4, r4, r7
 8002a5a:	42bc      	cmp	r4, r7
 8002a5c:	41bf      	sbcs	r7, r7
 8002a5e:	427f      	negs	r7, r7
 8002a60:	46b9      	mov	r9, r7
 8002a62:	4680      	mov	r8, r0
 8002a64:	4489      	add	r9, r1
 8002a66:	e0d8      	b.n	8002c1a <__aeabi_dsub+0x426>
 8002a68:	4640      	mov	r0, r8
 8002a6a:	4c3b      	ldr	r4, [pc, #236]	; (8002b58 <__aeabi_dsub+0x364>)
 8002a6c:	3001      	adds	r0, #1
 8002a6e:	4220      	tst	r0, r4
 8002a70:	d000      	beq.n	8002a74 <__aeabi_dsub+0x280>
 8002a72:	e0b4      	b.n	8002bde <__aeabi_dsub+0x3ea>
 8002a74:	4640      	mov	r0, r8
 8002a76:	2800      	cmp	r0, #0
 8002a78:	d000      	beq.n	8002a7c <__aeabi_dsub+0x288>
 8002a7a:	e144      	b.n	8002d06 <__aeabi_dsub+0x512>
 8002a7c:	4660      	mov	r0, ip
 8002a7e:	4318      	orrs	r0, r3
 8002a80:	d100      	bne.n	8002a84 <__aeabi_dsub+0x290>
 8002a82:	e190      	b.n	8002da6 <__aeabi_dsub+0x5b2>
 8002a84:	0008      	movs	r0, r1
 8002a86:	4338      	orrs	r0, r7
 8002a88:	d000      	beq.n	8002a8c <__aeabi_dsub+0x298>
 8002a8a:	e1aa      	b.n	8002de2 <__aeabi_dsub+0x5ee>
 8002a8c:	4661      	mov	r1, ip
 8002a8e:	08db      	lsrs	r3, r3, #3
 8002a90:	0749      	lsls	r1, r1, #29
 8002a92:	430b      	orrs	r3, r1
 8002a94:	4661      	mov	r1, ip
 8002a96:	08cc      	lsrs	r4, r1, #3
 8002a98:	e027      	b.n	8002aea <__aeabi_dsub+0x2f6>
 8002a9a:	0008      	movs	r0, r1
 8002a9c:	4338      	orrs	r0, r7
 8002a9e:	d061      	beq.n	8002b64 <__aeabi_dsub+0x370>
 8002aa0:	1e50      	subs	r0, r2, #1
 8002aa2:	2a01      	cmp	r2, #1
 8002aa4:	d100      	bne.n	8002aa8 <__aeabi_dsub+0x2b4>
 8002aa6:	e139      	b.n	8002d1c <__aeabi_dsub+0x528>
 8002aa8:	42a2      	cmp	r2, r4
 8002aaa:	d027      	beq.n	8002afc <__aeabi_dsub+0x308>
 8002aac:	0002      	movs	r2, r0
 8002aae:	e75d      	b.n	800296c <__aeabi_dsub+0x178>
 8002ab0:	0002      	movs	r2, r0
 8002ab2:	391f      	subs	r1, #31
 8002ab4:	40ca      	lsrs	r2, r1
 8002ab6:	0011      	movs	r1, r2
 8002ab8:	2b20      	cmp	r3, #32
 8002aba:	d003      	beq.n	8002ac4 <__aeabi_dsub+0x2d0>
 8002abc:	2240      	movs	r2, #64	; 0x40
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	4098      	lsls	r0, r3
 8002ac2:	4304      	orrs	r4, r0
 8002ac4:	1e63      	subs	r3, r4, #1
 8002ac6:	419c      	sbcs	r4, r3
 8002ac8:	2300      	movs	r3, #0
 8002aca:	4699      	mov	r9, r3
 8002acc:	4698      	mov	r8, r3
 8002ace:	430c      	orrs	r4, r1
 8002ad0:	0763      	lsls	r3, r4, #29
 8002ad2:	d000      	beq.n	8002ad6 <__aeabi_dsub+0x2e2>
 8002ad4:	e712      	b.n	80028fc <__aeabi_dsub+0x108>
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	464a      	mov	r2, r9
 8002ada:	08e4      	lsrs	r4, r4, #3
 8002adc:	075b      	lsls	r3, r3, #29
 8002ade:	4323      	orrs	r3, r4
 8002ae0:	08d4      	lsrs	r4, r2, #3
 8002ae2:	4642      	mov	r2, r8
 8002ae4:	4919      	ldr	r1, [pc, #100]	; (8002b4c <__aeabi_dsub+0x358>)
 8002ae6:	428a      	cmp	r2, r1
 8002ae8:	d00e      	beq.n	8002b08 <__aeabi_dsub+0x314>
 8002aea:	0324      	lsls	r4, r4, #12
 8002aec:	0552      	lsls	r2, r2, #21
 8002aee:	0b24      	lsrs	r4, r4, #12
 8002af0:	0d52      	lsrs	r2, r2, #21
 8002af2:	e722      	b.n	800293a <__aeabi_dsub+0x146>
 8002af4:	000a      	movs	r2, r1
 8002af6:	2400      	movs	r4, #0
 8002af8:	2300      	movs	r3, #0
 8002afa:	e71e      	b.n	800293a <__aeabi_dsub+0x146>
 8002afc:	08db      	lsrs	r3, r3, #3
 8002afe:	4662      	mov	r2, ip
 8002b00:	0752      	lsls	r2, r2, #29
 8002b02:	4313      	orrs	r3, r2
 8002b04:	4662      	mov	r2, ip
 8002b06:	08d4      	lsrs	r4, r2, #3
 8002b08:	001a      	movs	r2, r3
 8002b0a:	4322      	orrs	r2, r4
 8002b0c:	d100      	bne.n	8002b10 <__aeabi_dsub+0x31c>
 8002b0e:	e1fc      	b.n	8002f0a <__aeabi_dsub+0x716>
 8002b10:	2280      	movs	r2, #128	; 0x80
 8002b12:	0312      	lsls	r2, r2, #12
 8002b14:	4314      	orrs	r4, r2
 8002b16:	0324      	lsls	r4, r4, #12
 8002b18:	4a0c      	ldr	r2, [pc, #48]	; (8002b4c <__aeabi_dsub+0x358>)
 8002b1a:	0b24      	lsrs	r4, r4, #12
 8002b1c:	e70d      	b.n	800293a <__aeabi_dsub+0x146>
 8002b1e:	0020      	movs	r0, r4
 8002b20:	f000 faec 	bl	80030fc <__clzsi2>
 8002b24:	0001      	movs	r1, r0
 8002b26:	3118      	adds	r1, #24
 8002b28:	291f      	cmp	r1, #31
 8002b2a:	dc00      	bgt.n	8002b2e <__aeabi_dsub+0x33a>
 8002b2c:	e6c4      	b.n	80028b8 <__aeabi_dsub+0xc4>
 8002b2e:	3808      	subs	r0, #8
 8002b30:	4084      	lsls	r4, r0
 8002b32:	4643      	mov	r3, r8
 8002b34:	0020      	movs	r0, r4
 8002b36:	2400      	movs	r4, #0
 8002b38:	4588      	cmp	r8, r1
 8002b3a:	dc00      	bgt.n	8002b3e <__aeabi_dsub+0x34a>
 8002b3c:	e6c8      	b.n	80028d0 <__aeabi_dsub+0xdc>
 8002b3e:	4a04      	ldr	r2, [pc, #16]	; (8002b50 <__aeabi_dsub+0x35c>)
 8002b40:	1a5b      	subs	r3, r3, r1
 8002b42:	4010      	ands	r0, r2
 8002b44:	4698      	mov	r8, r3
 8002b46:	4681      	mov	r9, r0
 8002b48:	e6d6      	b.n	80028f8 <__aeabi_dsub+0x104>
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	000007ff 	.word	0x000007ff
 8002b50:	ff7fffff 	.word	0xff7fffff
 8002b54:	fffff801 	.word	0xfffff801
 8002b58:	000007fe 	.word	0x000007fe
 8002b5c:	430f      	orrs	r7, r1
 8002b5e:	1e7a      	subs	r2, r7, #1
 8002b60:	4197      	sbcs	r7, r2
 8002b62:	e691      	b.n	8002888 <__aeabi_dsub+0x94>
 8002b64:	4661      	mov	r1, ip
 8002b66:	08db      	lsrs	r3, r3, #3
 8002b68:	0749      	lsls	r1, r1, #29
 8002b6a:	430b      	orrs	r3, r1
 8002b6c:	4661      	mov	r1, ip
 8002b6e:	08cc      	lsrs	r4, r1, #3
 8002b70:	e7b8      	b.n	8002ae4 <__aeabi_dsub+0x2f0>
 8002b72:	4640      	mov	r0, r8
 8002b74:	4cd3      	ldr	r4, [pc, #844]	; (8002ec4 <__aeabi_dsub+0x6d0>)
 8002b76:	3001      	adds	r0, #1
 8002b78:	4220      	tst	r0, r4
 8002b7a:	d000      	beq.n	8002b7e <__aeabi_dsub+0x38a>
 8002b7c:	e0a2      	b.n	8002cc4 <__aeabi_dsub+0x4d0>
 8002b7e:	4640      	mov	r0, r8
 8002b80:	2800      	cmp	r0, #0
 8002b82:	d000      	beq.n	8002b86 <__aeabi_dsub+0x392>
 8002b84:	e101      	b.n	8002d8a <__aeabi_dsub+0x596>
 8002b86:	4660      	mov	r0, ip
 8002b88:	4318      	orrs	r0, r3
 8002b8a:	d100      	bne.n	8002b8e <__aeabi_dsub+0x39a>
 8002b8c:	e15e      	b.n	8002e4c <__aeabi_dsub+0x658>
 8002b8e:	0008      	movs	r0, r1
 8002b90:	4338      	orrs	r0, r7
 8002b92:	d000      	beq.n	8002b96 <__aeabi_dsub+0x3a2>
 8002b94:	e15f      	b.n	8002e56 <__aeabi_dsub+0x662>
 8002b96:	4661      	mov	r1, ip
 8002b98:	08db      	lsrs	r3, r3, #3
 8002b9a:	0749      	lsls	r1, r1, #29
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	4661      	mov	r1, ip
 8002ba0:	08cc      	lsrs	r4, r1, #3
 8002ba2:	e7a2      	b.n	8002aea <__aeabi_dsub+0x2f6>
 8002ba4:	4dc8      	ldr	r5, [pc, #800]	; (8002ec8 <__aeabi_dsub+0x6d4>)
 8002ba6:	42a8      	cmp	r0, r5
 8002ba8:	d100      	bne.n	8002bac <__aeabi_dsub+0x3b8>
 8002baa:	e0cf      	b.n	8002d4c <__aeabi_dsub+0x558>
 8002bac:	2580      	movs	r5, #128	; 0x80
 8002bae:	4664      	mov	r4, ip
 8002bb0:	042d      	lsls	r5, r5, #16
 8002bb2:	432c      	orrs	r4, r5
 8002bb4:	46a4      	mov	ip, r4
 8002bb6:	2a38      	cmp	r2, #56	; 0x38
 8002bb8:	dc56      	bgt.n	8002c68 <__aeabi_dsub+0x474>
 8002bba:	2a1f      	cmp	r2, #31
 8002bbc:	dd00      	ble.n	8002bc0 <__aeabi_dsub+0x3cc>
 8002bbe:	e0d1      	b.n	8002d64 <__aeabi_dsub+0x570>
 8002bc0:	2520      	movs	r5, #32
 8002bc2:	001e      	movs	r6, r3
 8002bc4:	1aad      	subs	r5, r5, r2
 8002bc6:	4664      	mov	r4, ip
 8002bc8:	40ab      	lsls	r3, r5
 8002bca:	40ac      	lsls	r4, r5
 8002bcc:	40d6      	lsrs	r6, r2
 8002bce:	1e5d      	subs	r5, r3, #1
 8002bd0:	41ab      	sbcs	r3, r5
 8002bd2:	4334      	orrs	r4, r6
 8002bd4:	4323      	orrs	r3, r4
 8002bd6:	4664      	mov	r4, ip
 8002bd8:	40d4      	lsrs	r4, r2
 8002bda:	1b09      	subs	r1, r1, r4
 8002bdc:	e049      	b.n	8002c72 <__aeabi_dsub+0x47e>
 8002bde:	4660      	mov	r0, ip
 8002be0:	1bdc      	subs	r4, r3, r7
 8002be2:	1a46      	subs	r6, r0, r1
 8002be4:	42a3      	cmp	r3, r4
 8002be6:	4180      	sbcs	r0, r0
 8002be8:	4240      	negs	r0, r0
 8002bea:	4681      	mov	r9, r0
 8002bec:	0030      	movs	r0, r6
 8002bee:	464e      	mov	r6, r9
 8002bf0:	1b80      	subs	r0, r0, r6
 8002bf2:	4681      	mov	r9, r0
 8002bf4:	0200      	lsls	r0, r0, #8
 8002bf6:	d476      	bmi.n	8002ce6 <__aeabi_dsub+0x4f2>
 8002bf8:	464b      	mov	r3, r9
 8002bfa:	4323      	orrs	r3, r4
 8002bfc:	d000      	beq.n	8002c00 <__aeabi_dsub+0x40c>
 8002bfe:	e652      	b.n	80028a6 <__aeabi_dsub+0xb2>
 8002c00:	2400      	movs	r4, #0
 8002c02:	2500      	movs	r5, #0
 8002c04:	e771      	b.n	8002aea <__aeabi_dsub+0x2f6>
 8002c06:	4339      	orrs	r1, r7
 8002c08:	000c      	movs	r4, r1
 8002c0a:	1e62      	subs	r2, r4, #1
 8002c0c:	4194      	sbcs	r4, r2
 8002c0e:	18e4      	adds	r4, r4, r3
 8002c10:	429c      	cmp	r4, r3
 8002c12:	419b      	sbcs	r3, r3
 8002c14:	425b      	negs	r3, r3
 8002c16:	4463      	add	r3, ip
 8002c18:	4699      	mov	r9, r3
 8002c1a:	464b      	mov	r3, r9
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	d400      	bmi.n	8002c22 <__aeabi_dsub+0x42e>
 8002c20:	e756      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 8002c22:	2301      	movs	r3, #1
 8002c24:	469c      	mov	ip, r3
 8002c26:	4ba8      	ldr	r3, [pc, #672]	; (8002ec8 <__aeabi_dsub+0x6d4>)
 8002c28:	44e0      	add	r8, ip
 8002c2a:	4598      	cmp	r8, r3
 8002c2c:	d038      	beq.n	8002ca0 <__aeabi_dsub+0x4ac>
 8002c2e:	464b      	mov	r3, r9
 8002c30:	48a6      	ldr	r0, [pc, #664]	; (8002ecc <__aeabi_dsub+0x6d8>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	4003      	ands	r3, r0
 8002c36:	0018      	movs	r0, r3
 8002c38:	0863      	lsrs	r3, r4, #1
 8002c3a:	4014      	ands	r4, r2
 8002c3c:	431c      	orrs	r4, r3
 8002c3e:	07c3      	lsls	r3, r0, #31
 8002c40:	431c      	orrs	r4, r3
 8002c42:	0843      	lsrs	r3, r0, #1
 8002c44:	4699      	mov	r9, r3
 8002c46:	e657      	b.n	80028f8 <__aeabi_dsub+0x104>
 8002c48:	0010      	movs	r0, r2
 8002c4a:	000e      	movs	r6, r1
 8002c4c:	3820      	subs	r0, #32
 8002c4e:	40c6      	lsrs	r6, r0
 8002c50:	2a20      	cmp	r2, #32
 8002c52:	d004      	beq.n	8002c5e <__aeabi_dsub+0x46a>
 8002c54:	2040      	movs	r0, #64	; 0x40
 8002c56:	1a82      	subs	r2, r0, r2
 8002c58:	4091      	lsls	r1, r2
 8002c5a:	430f      	orrs	r7, r1
 8002c5c:	46b9      	mov	r9, r7
 8002c5e:	464f      	mov	r7, r9
 8002c60:	1e7a      	subs	r2, r7, #1
 8002c62:	4197      	sbcs	r7, r2
 8002c64:	4337      	orrs	r7, r6
 8002c66:	e60f      	b.n	8002888 <__aeabi_dsub+0x94>
 8002c68:	4662      	mov	r2, ip
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	0013      	movs	r3, r2
 8002c6e:	1e5a      	subs	r2, r3, #1
 8002c70:	4193      	sbcs	r3, r2
 8002c72:	1afc      	subs	r4, r7, r3
 8002c74:	42a7      	cmp	r7, r4
 8002c76:	41bf      	sbcs	r7, r7
 8002c78:	427f      	negs	r7, r7
 8002c7a:	1bcb      	subs	r3, r1, r7
 8002c7c:	4699      	mov	r9, r3
 8002c7e:	465d      	mov	r5, fp
 8002c80:	4680      	mov	r8, r0
 8002c82:	e608      	b.n	8002896 <__aeabi_dsub+0xa2>
 8002c84:	4666      	mov	r6, ip
 8002c86:	431e      	orrs	r6, r3
 8002c88:	d100      	bne.n	8002c8c <__aeabi_dsub+0x498>
 8002c8a:	e0be      	b.n	8002e0a <__aeabi_dsub+0x616>
 8002c8c:	1e56      	subs	r6, r2, #1
 8002c8e:	2a01      	cmp	r2, #1
 8002c90:	d100      	bne.n	8002c94 <__aeabi_dsub+0x4a0>
 8002c92:	e109      	b.n	8002ea8 <__aeabi_dsub+0x6b4>
 8002c94:	4c8c      	ldr	r4, [pc, #560]	; (8002ec8 <__aeabi_dsub+0x6d4>)
 8002c96:	42a2      	cmp	r2, r4
 8002c98:	d100      	bne.n	8002c9c <__aeabi_dsub+0x4a8>
 8002c9a:	e119      	b.n	8002ed0 <__aeabi_dsub+0x6dc>
 8002c9c:	0032      	movs	r2, r6
 8002c9e:	e6c1      	b.n	8002a24 <__aeabi_dsub+0x230>
 8002ca0:	4642      	mov	r2, r8
 8002ca2:	2400      	movs	r4, #0
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e648      	b.n	800293a <__aeabi_dsub+0x146>
 8002ca8:	2020      	movs	r0, #32
 8002caa:	000c      	movs	r4, r1
 8002cac:	1a80      	subs	r0, r0, r2
 8002cae:	003e      	movs	r6, r7
 8002cb0:	4087      	lsls	r7, r0
 8002cb2:	4084      	lsls	r4, r0
 8002cb4:	40d6      	lsrs	r6, r2
 8002cb6:	1e78      	subs	r0, r7, #1
 8002cb8:	4187      	sbcs	r7, r0
 8002cba:	40d1      	lsrs	r1, r2
 8002cbc:	4334      	orrs	r4, r6
 8002cbe:	433c      	orrs	r4, r7
 8002cc0:	448c      	add	ip, r1
 8002cc2:	e7a4      	b.n	8002c0e <__aeabi_dsub+0x41a>
 8002cc4:	4a80      	ldr	r2, [pc, #512]	; (8002ec8 <__aeabi_dsub+0x6d4>)
 8002cc6:	4290      	cmp	r0, r2
 8002cc8:	d100      	bne.n	8002ccc <__aeabi_dsub+0x4d8>
 8002cca:	e0e9      	b.n	8002ea0 <__aeabi_dsub+0x6ac>
 8002ccc:	19df      	adds	r7, r3, r7
 8002cce:	429f      	cmp	r7, r3
 8002cd0:	419b      	sbcs	r3, r3
 8002cd2:	4461      	add	r1, ip
 8002cd4:	425b      	negs	r3, r3
 8002cd6:	18c9      	adds	r1, r1, r3
 8002cd8:	07cc      	lsls	r4, r1, #31
 8002cda:	087f      	lsrs	r7, r7, #1
 8002cdc:	084b      	lsrs	r3, r1, #1
 8002cde:	4699      	mov	r9, r3
 8002ce0:	4680      	mov	r8, r0
 8002ce2:	433c      	orrs	r4, r7
 8002ce4:	e6f4      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 8002ce6:	1afc      	subs	r4, r7, r3
 8002ce8:	42a7      	cmp	r7, r4
 8002cea:	41bf      	sbcs	r7, r7
 8002cec:	4663      	mov	r3, ip
 8002cee:	427f      	negs	r7, r7
 8002cf0:	1ac9      	subs	r1, r1, r3
 8002cf2:	1bcb      	subs	r3, r1, r7
 8002cf4:	4699      	mov	r9, r3
 8002cf6:	465d      	mov	r5, fp
 8002cf8:	e5d5      	b.n	80028a6 <__aeabi_dsub+0xb2>
 8002cfa:	08ff      	lsrs	r7, r7, #3
 8002cfc:	074b      	lsls	r3, r1, #29
 8002cfe:	465d      	mov	r5, fp
 8002d00:	433b      	orrs	r3, r7
 8002d02:	08cc      	lsrs	r4, r1, #3
 8002d04:	e6ee      	b.n	8002ae4 <__aeabi_dsub+0x2f0>
 8002d06:	4662      	mov	r2, ip
 8002d08:	431a      	orrs	r2, r3
 8002d0a:	d000      	beq.n	8002d0e <__aeabi_dsub+0x51a>
 8002d0c:	e082      	b.n	8002e14 <__aeabi_dsub+0x620>
 8002d0e:	000b      	movs	r3, r1
 8002d10:	433b      	orrs	r3, r7
 8002d12:	d11b      	bne.n	8002d4c <__aeabi_dsub+0x558>
 8002d14:	2480      	movs	r4, #128	; 0x80
 8002d16:	2500      	movs	r5, #0
 8002d18:	0324      	lsls	r4, r4, #12
 8002d1a:	e6f9      	b.n	8002b10 <__aeabi_dsub+0x31c>
 8002d1c:	19dc      	adds	r4, r3, r7
 8002d1e:	429c      	cmp	r4, r3
 8002d20:	419b      	sbcs	r3, r3
 8002d22:	4461      	add	r1, ip
 8002d24:	4689      	mov	r9, r1
 8002d26:	425b      	negs	r3, r3
 8002d28:	4499      	add	r9, r3
 8002d2a:	464b      	mov	r3, r9
 8002d2c:	021b      	lsls	r3, r3, #8
 8002d2e:	d444      	bmi.n	8002dba <__aeabi_dsub+0x5c6>
 8002d30:	2301      	movs	r3, #1
 8002d32:	4698      	mov	r8, r3
 8002d34:	e6cc      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 8002d36:	1bdc      	subs	r4, r3, r7
 8002d38:	4662      	mov	r2, ip
 8002d3a:	42a3      	cmp	r3, r4
 8002d3c:	419b      	sbcs	r3, r3
 8002d3e:	1a51      	subs	r1, r2, r1
 8002d40:	425b      	negs	r3, r3
 8002d42:	1acb      	subs	r3, r1, r3
 8002d44:	4699      	mov	r9, r3
 8002d46:	2301      	movs	r3, #1
 8002d48:	4698      	mov	r8, r3
 8002d4a:	e5a4      	b.n	8002896 <__aeabi_dsub+0xa2>
 8002d4c:	08ff      	lsrs	r7, r7, #3
 8002d4e:	074b      	lsls	r3, r1, #29
 8002d50:	465d      	mov	r5, fp
 8002d52:	433b      	orrs	r3, r7
 8002d54:	08cc      	lsrs	r4, r1, #3
 8002d56:	e6d7      	b.n	8002b08 <__aeabi_dsub+0x314>
 8002d58:	4662      	mov	r2, ip
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	0014      	movs	r4, r2
 8002d5e:	1e63      	subs	r3, r4, #1
 8002d60:	419c      	sbcs	r4, r3
 8002d62:	e679      	b.n	8002a58 <__aeabi_dsub+0x264>
 8002d64:	0015      	movs	r5, r2
 8002d66:	4664      	mov	r4, ip
 8002d68:	3d20      	subs	r5, #32
 8002d6a:	40ec      	lsrs	r4, r5
 8002d6c:	46a0      	mov	r8, r4
 8002d6e:	2a20      	cmp	r2, #32
 8002d70:	d005      	beq.n	8002d7e <__aeabi_dsub+0x58a>
 8002d72:	2540      	movs	r5, #64	; 0x40
 8002d74:	4664      	mov	r4, ip
 8002d76:	1aaa      	subs	r2, r5, r2
 8002d78:	4094      	lsls	r4, r2
 8002d7a:	4323      	orrs	r3, r4
 8002d7c:	469a      	mov	sl, r3
 8002d7e:	4654      	mov	r4, sl
 8002d80:	1e63      	subs	r3, r4, #1
 8002d82:	419c      	sbcs	r4, r3
 8002d84:	4643      	mov	r3, r8
 8002d86:	4323      	orrs	r3, r4
 8002d88:	e773      	b.n	8002c72 <__aeabi_dsub+0x47e>
 8002d8a:	4662      	mov	r2, ip
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	d023      	beq.n	8002dd8 <__aeabi_dsub+0x5e4>
 8002d90:	000a      	movs	r2, r1
 8002d92:	433a      	orrs	r2, r7
 8002d94:	d000      	beq.n	8002d98 <__aeabi_dsub+0x5a4>
 8002d96:	e0a0      	b.n	8002eda <__aeabi_dsub+0x6e6>
 8002d98:	4662      	mov	r2, ip
 8002d9a:	08db      	lsrs	r3, r3, #3
 8002d9c:	0752      	lsls	r2, r2, #29
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	4662      	mov	r2, ip
 8002da2:	08d4      	lsrs	r4, r2, #3
 8002da4:	e6b0      	b.n	8002b08 <__aeabi_dsub+0x314>
 8002da6:	000b      	movs	r3, r1
 8002da8:	433b      	orrs	r3, r7
 8002daa:	d100      	bne.n	8002dae <__aeabi_dsub+0x5ba>
 8002dac:	e728      	b.n	8002c00 <__aeabi_dsub+0x40c>
 8002dae:	08ff      	lsrs	r7, r7, #3
 8002db0:	074b      	lsls	r3, r1, #29
 8002db2:	465d      	mov	r5, fp
 8002db4:	433b      	orrs	r3, r7
 8002db6:	08cc      	lsrs	r4, r1, #3
 8002db8:	e697      	b.n	8002aea <__aeabi_dsub+0x2f6>
 8002dba:	2302      	movs	r3, #2
 8002dbc:	4698      	mov	r8, r3
 8002dbe:	e736      	b.n	8002c2e <__aeabi_dsub+0x43a>
 8002dc0:	1afc      	subs	r4, r7, r3
 8002dc2:	42a7      	cmp	r7, r4
 8002dc4:	41bf      	sbcs	r7, r7
 8002dc6:	4663      	mov	r3, ip
 8002dc8:	427f      	negs	r7, r7
 8002dca:	1ac9      	subs	r1, r1, r3
 8002dcc:	1bcb      	subs	r3, r1, r7
 8002dce:	4699      	mov	r9, r3
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	465d      	mov	r5, fp
 8002dd4:	4698      	mov	r8, r3
 8002dd6:	e55e      	b.n	8002896 <__aeabi_dsub+0xa2>
 8002dd8:	074b      	lsls	r3, r1, #29
 8002dda:	08ff      	lsrs	r7, r7, #3
 8002ddc:	433b      	orrs	r3, r7
 8002dde:	08cc      	lsrs	r4, r1, #3
 8002de0:	e692      	b.n	8002b08 <__aeabi_dsub+0x314>
 8002de2:	1bdc      	subs	r4, r3, r7
 8002de4:	4660      	mov	r0, ip
 8002de6:	42a3      	cmp	r3, r4
 8002de8:	41b6      	sbcs	r6, r6
 8002dea:	1a40      	subs	r0, r0, r1
 8002dec:	4276      	negs	r6, r6
 8002dee:	1b80      	subs	r0, r0, r6
 8002df0:	4681      	mov	r9, r0
 8002df2:	0200      	lsls	r0, r0, #8
 8002df4:	d560      	bpl.n	8002eb8 <__aeabi_dsub+0x6c4>
 8002df6:	1afc      	subs	r4, r7, r3
 8002df8:	42a7      	cmp	r7, r4
 8002dfa:	41bf      	sbcs	r7, r7
 8002dfc:	4663      	mov	r3, ip
 8002dfe:	427f      	negs	r7, r7
 8002e00:	1ac9      	subs	r1, r1, r3
 8002e02:	1bcb      	subs	r3, r1, r7
 8002e04:	4699      	mov	r9, r3
 8002e06:	465d      	mov	r5, fp
 8002e08:	e576      	b.n	80028f8 <__aeabi_dsub+0x104>
 8002e0a:	08ff      	lsrs	r7, r7, #3
 8002e0c:	074b      	lsls	r3, r1, #29
 8002e0e:	433b      	orrs	r3, r7
 8002e10:	08cc      	lsrs	r4, r1, #3
 8002e12:	e667      	b.n	8002ae4 <__aeabi_dsub+0x2f0>
 8002e14:	000a      	movs	r2, r1
 8002e16:	08db      	lsrs	r3, r3, #3
 8002e18:	433a      	orrs	r2, r7
 8002e1a:	d100      	bne.n	8002e1e <__aeabi_dsub+0x62a>
 8002e1c:	e66f      	b.n	8002afe <__aeabi_dsub+0x30a>
 8002e1e:	4662      	mov	r2, ip
 8002e20:	0752      	lsls	r2, r2, #29
 8002e22:	4313      	orrs	r3, r2
 8002e24:	4662      	mov	r2, ip
 8002e26:	08d4      	lsrs	r4, r2, #3
 8002e28:	2280      	movs	r2, #128	; 0x80
 8002e2a:	0312      	lsls	r2, r2, #12
 8002e2c:	4214      	tst	r4, r2
 8002e2e:	d007      	beq.n	8002e40 <__aeabi_dsub+0x64c>
 8002e30:	08c8      	lsrs	r0, r1, #3
 8002e32:	4210      	tst	r0, r2
 8002e34:	d104      	bne.n	8002e40 <__aeabi_dsub+0x64c>
 8002e36:	465d      	mov	r5, fp
 8002e38:	0004      	movs	r4, r0
 8002e3a:	08fb      	lsrs	r3, r7, #3
 8002e3c:	0749      	lsls	r1, r1, #29
 8002e3e:	430b      	orrs	r3, r1
 8002e40:	0f5a      	lsrs	r2, r3, #29
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	08db      	lsrs	r3, r3, #3
 8002e46:	0752      	lsls	r2, r2, #29
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	e65d      	b.n	8002b08 <__aeabi_dsub+0x314>
 8002e4c:	074b      	lsls	r3, r1, #29
 8002e4e:	08ff      	lsrs	r7, r7, #3
 8002e50:	433b      	orrs	r3, r7
 8002e52:	08cc      	lsrs	r4, r1, #3
 8002e54:	e649      	b.n	8002aea <__aeabi_dsub+0x2f6>
 8002e56:	19dc      	adds	r4, r3, r7
 8002e58:	429c      	cmp	r4, r3
 8002e5a:	419b      	sbcs	r3, r3
 8002e5c:	4461      	add	r1, ip
 8002e5e:	4689      	mov	r9, r1
 8002e60:	425b      	negs	r3, r3
 8002e62:	4499      	add	r9, r3
 8002e64:	464b      	mov	r3, r9
 8002e66:	021b      	lsls	r3, r3, #8
 8002e68:	d400      	bmi.n	8002e6c <__aeabi_dsub+0x678>
 8002e6a:	e631      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 8002e6c:	464a      	mov	r2, r9
 8002e6e:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <__aeabi_dsub+0x6d8>)
 8002e70:	401a      	ands	r2, r3
 8002e72:	2301      	movs	r3, #1
 8002e74:	4691      	mov	r9, r2
 8002e76:	4698      	mov	r8, r3
 8002e78:	e62a      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 8002e7a:	0016      	movs	r6, r2
 8002e7c:	4664      	mov	r4, ip
 8002e7e:	3e20      	subs	r6, #32
 8002e80:	40f4      	lsrs	r4, r6
 8002e82:	46a0      	mov	r8, r4
 8002e84:	2a20      	cmp	r2, #32
 8002e86:	d005      	beq.n	8002e94 <__aeabi_dsub+0x6a0>
 8002e88:	2640      	movs	r6, #64	; 0x40
 8002e8a:	4664      	mov	r4, ip
 8002e8c:	1ab2      	subs	r2, r6, r2
 8002e8e:	4094      	lsls	r4, r2
 8002e90:	4323      	orrs	r3, r4
 8002e92:	469a      	mov	sl, r3
 8002e94:	4654      	mov	r4, sl
 8002e96:	1e63      	subs	r3, r4, #1
 8002e98:	419c      	sbcs	r4, r3
 8002e9a:	4643      	mov	r3, r8
 8002e9c:	431c      	orrs	r4, r3
 8002e9e:	e5db      	b.n	8002a58 <__aeabi_dsub+0x264>
 8002ea0:	0002      	movs	r2, r0
 8002ea2:	2400      	movs	r4, #0
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	e548      	b.n	800293a <__aeabi_dsub+0x146>
 8002ea8:	19dc      	adds	r4, r3, r7
 8002eaa:	42bc      	cmp	r4, r7
 8002eac:	41bf      	sbcs	r7, r7
 8002eae:	4461      	add	r1, ip
 8002eb0:	4689      	mov	r9, r1
 8002eb2:	427f      	negs	r7, r7
 8002eb4:	44b9      	add	r9, r7
 8002eb6:	e738      	b.n	8002d2a <__aeabi_dsub+0x536>
 8002eb8:	464b      	mov	r3, r9
 8002eba:	4323      	orrs	r3, r4
 8002ebc:	d100      	bne.n	8002ec0 <__aeabi_dsub+0x6cc>
 8002ebe:	e69f      	b.n	8002c00 <__aeabi_dsub+0x40c>
 8002ec0:	e606      	b.n	8002ad0 <__aeabi_dsub+0x2dc>
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	000007fe 	.word	0x000007fe
 8002ec8:	000007ff 	.word	0x000007ff
 8002ecc:	ff7fffff 	.word	0xff7fffff
 8002ed0:	08ff      	lsrs	r7, r7, #3
 8002ed2:	074b      	lsls	r3, r1, #29
 8002ed4:	433b      	orrs	r3, r7
 8002ed6:	08cc      	lsrs	r4, r1, #3
 8002ed8:	e616      	b.n	8002b08 <__aeabi_dsub+0x314>
 8002eda:	4662      	mov	r2, ip
 8002edc:	08db      	lsrs	r3, r3, #3
 8002ede:	0752      	lsls	r2, r2, #29
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	4662      	mov	r2, ip
 8002ee4:	08d4      	lsrs	r4, r2, #3
 8002ee6:	2280      	movs	r2, #128	; 0x80
 8002ee8:	0312      	lsls	r2, r2, #12
 8002eea:	4214      	tst	r4, r2
 8002eec:	d007      	beq.n	8002efe <__aeabi_dsub+0x70a>
 8002eee:	08c8      	lsrs	r0, r1, #3
 8002ef0:	4210      	tst	r0, r2
 8002ef2:	d104      	bne.n	8002efe <__aeabi_dsub+0x70a>
 8002ef4:	465d      	mov	r5, fp
 8002ef6:	0004      	movs	r4, r0
 8002ef8:	08fb      	lsrs	r3, r7, #3
 8002efa:	0749      	lsls	r1, r1, #29
 8002efc:	430b      	orrs	r3, r1
 8002efe:	0f5a      	lsrs	r2, r3, #29
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	0752      	lsls	r2, r2, #29
 8002f04:	08db      	lsrs	r3, r3, #3
 8002f06:	4313      	orrs	r3, r2
 8002f08:	e5fe      	b.n	8002b08 <__aeabi_dsub+0x314>
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	4a01      	ldr	r2, [pc, #4]	; (8002f14 <__aeabi_dsub+0x720>)
 8002f0e:	001c      	movs	r4, r3
 8002f10:	e513      	b.n	800293a <__aeabi_dsub+0x146>
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	000007ff 	.word	0x000007ff

08002f18 <__aeabi_dcmpun>:
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	0005      	movs	r5, r0
 8002f1c:	480c      	ldr	r0, [pc, #48]	; (8002f50 <__aeabi_dcmpun+0x38>)
 8002f1e:	031c      	lsls	r4, r3, #12
 8002f20:	0016      	movs	r6, r2
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	030a      	lsls	r2, r1, #12
 8002f26:	0049      	lsls	r1, r1, #1
 8002f28:	0b12      	lsrs	r2, r2, #12
 8002f2a:	0d49      	lsrs	r1, r1, #21
 8002f2c:	0b24      	lsrs	r4, r4, #12
 8002f2e:	0d5b      	lsrs	r3, r3, #21
 8002f30:	4281      	cmp	r1, r0
 8002f32:	d008      	beq.n	8002f46 <__aeabi_dcmpun+0x2e>
 8002f34:	4a06      	ldr	r2, [pc, #24]	; (8002f50 <__aeabi_dcmpun+0x38>)
 8002f36:	2000      	movs	r0, #0
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d103      	bne.n	8002f44 <__aeabi_dcmpun+0x2c>
 8002f3c:	0020      	movs	r0, r4
 8002f3e:	4330      	orrs	r0, r6
 8002f40:	1e43      	subs	r3, r0, #1
 8002f42:	4198      	sbcs	r0, r3
 8002f44:	bd70      	pop	{r4, r5, r6, pc}
 8002f46:	2001      	movs	r0, #1
 8002f48:	432a      	orrs	r2, r5
 8002f4a:	d1fb      	bne.n	8002f44 <__aeabi_dcmpun+0x2c>
 8002f4c:	e7f2      	b.n	8002f34 <__aeabi_dcmpun+0x1c>
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	000007ff 	.word	0x000007ff

08002f54 <__aeabi_d2iz>:
 8002f54:	000a      	movs	r2, r1
 8002f56:	b530      	push	{r4, r5, lr}
 8002f58:	4c13      	ldr	r4, [pc, #76]	; (8002fa8 <__aeabi_d2iz+0x54>)
 8002f5a:	0053      	lsls	r3, r2, #1
 8002f5c:	0309      	lsls	r1, r1, #12
 8002f5e:	0005      	movs	r5, r0
 8002f60:	0b09      	lsrs	r1, r1, #12
 8002f62:	2000      	movs	r0, #0
 8002f64:	0d5b      	lsrs	r3, r3, #21
 8002f66:	0fd2      	lsrs	r2, r2, #31
 8002f68:	42a3      	cmp	r3, r4
 8002f6a:	dd04      	ble.n	8002f76 <__aeabi_d2iz+0x22>
 8002f6c:	480f      	ldr	r0, [pc, #60]	; (8002fac <__aeabi_d2iz+0x58>)
 8002f6e:	4283      	cmp	r3, r0
 8002f70:	dd02      	ble.n	8002f78 <__aeabi_d2iz+0x24>
 8002f72:	4b0f      	ldr	r3, [pc, #60]	; (8002fb0 <__aeabi_d2iz+0x5c>)
 8002f74:	18d0      	adds	r0, r2, r3
 8002f76:	bd30      	pop	{r4, r5, pc}
 8002f78:	2080      	movs	r0, #128	; 0x80
 8002f7a:	0340      	lsls	r0, r0, #13
 8002f7c:	4301      	orrs	r1, r0
 8002f7e:	480d      	ldr	r0, [pc, #52]	; (8002fb4 <__aeabi_d2iz+0x60>)
 8002f80:	1ac0      	subs	r0, r0, r3
 8002f82:	281f      	cmp	r0, #31
 8002f84:	dd08      	ble.n	8002f98 <__aeabi_d2iz+0x44>
 8002f86:	480c      	ldr	r0, [pc, #48]	; (8002fb8 <__aeabi_d2iz+0x64>)
 8002f88:	1ac3      	subs	r3, r0, r3
 8002f8a:	40d9      	lsrs	r1, r3
 8002f8c:	000b      	movs	r3, r1
 8002f8e:	4258      	negs	r0, r3
 8002f90:	2a00      	cmp	r2, #0
 8002f92:	d1f0      	bne.n	8002f76 <__aeabi_d2iz+0x22>
 8002f94:	0018      	movs	r0, r3
 8002f96:	e7ee      	b.n	8002f76 <__aeabi_d2iz+0x22>
 8002f98:	4c08      	ldr	r4, [pc, #32]	; (8002fbc <__aeabi_d2iz+0x68>)
 8002f9a:	40c5      	lsrs	r5, r0
 8002f9c:	46a4      	mov	ip, r4
 8002f9e:	4463      	add	r3, ip
 8002fa0:	4099      	lsls	r1, r3
 8002fa2:	000b      	movs	r3, r1
 8002fa4:	432b      	orrs	r3, r5
 8002fa6:	e7f2      	b.n	8002f8e <__aeabi_d2iz+0x3a>
 8002fa8:	000003fe 	.word	0x000003fe
 8002fac:	0000041d 	.word	0x0000041d
 8002fb0:	7fffffff 	.word	0x7fffffff
 8002fb4:	00000433 	.word	0x00000433
 8002fb8:	00000413 	.word	0x00000413
 8002fbc:	fffffbed 	.word	0xfffffbed

08002fc0 <__aeabi_i2d>:
 8002fc0:	b570      	push	{r4, r5, r6, lr}
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d016      	beq.n	8002ff4 <__aeabi_i2d+0x34>
 8002fc6:	17c3      	asrs	r3, r0, #31
 8002fc8:	18c5      	adds	r5, r0, r3
 8002fca:	405d      	eors	r5, r3
 8002fcc:	0fc4      	lsrs	r4, r0, #31
 8002fce:	0028      	movs	r0, r5
 8002fd0:	f000 f894 	bl	80030fc <__clzsi2>
 8002fd4:	4a11      	ldr	r2, [pc, #68]	; (800301c <__aeabi_i2d+0x5c>)
 8002fd6:	1a12      	subs	r2, r2, r0
 8002fd8:	280a      	cmp	r0, #10
 8002fda:	dc16      	bgt.n	800300a <__aeabi_i2d+0x4a>
 8002fdc:	0003      	movs	r3, r0
 8002fde:	002e      	movs	r6, r5
 8002fe0:	3315      	adds	r3, #21
 8002fe2:	409e      	lsls	r6, r3
 8002fe4:	230b      	movs	r3, #11
 8002fe6:	1a18      	subs	r0, r3, r0
 8002fe8:	40c5      	lsrs	r5, r0
 8002fea:	0552      	lsls	r2, r2, #21
 8002fec:	032d      	lsls	r5, r5, #12
 8002fee:	0b2d      	lsrs	r5, r5, #12
 8002ff0:	0d53      	lsrs	r3, r2, #21
 8002ff2:	e003      	b.n	8002ffc <__aeabi_i2d+0x3c>
 8002ff4:	2400      	movs	r4, #0
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	2500      	movs	r5, #0
 8002ffa:	2600      	movs	r6, #0
 8002ffc:	051b      	lsls	r3, r3, #20
 8002ffe:	432b      	orrs	r3, r5
 8003000:	07e4      	lsls	r4, r4, #31
 8003002:	4323      	orrs	r3, r4
 8003004:	0030      	movs	r0, r6
 8003006:	0019      	movs	r1, r3
 8003008:	bd70      	pop	{r4, r5, r6, pc}
 800300a:	380b      	subs	r0, #11
 800300c:	4085      	lsls	r5, r0
 800300e:	0552      	lsls	r2, r2, #21
 8003010:	032d      	lsls	r5, r5, #12
 8003012:	2600      	movs	r6, #0
 8003014:	0b2d      	lsrs	r5, r5, #12
 8003016:	0d53      	lsrs	r3, r2, #21
 8003018:	e7f0      	b.n	8002ffc <__aeabi_i2d+0x3c>
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	0000041e 	.word	0x0000041e

08003020 <__aeabi_ui2d>:
 8003020:	b510      	push	{r4, lr}
 8003022:	1e04      	subs	r4, r0, #0
 8003024:	d010      	beq.n	8003048 <__aeabi_ui2d+0x28>
 8003026:	f000 f869 	bl	80030fc <__clzsi2>
 800302a:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <__aeabi_ui2d+0x48>)
 800302c:	1a1b      	subs	r3, r3, r0
 800302e:	280a      	cmp	r0, #10
 8003030:	dc11      	bgt.n	8003056 <__aeabi_ui2d+0x36>
 8003032:	220b      	movs	r2, #11
 8003034:	0021      	movs	r1, r4
 8003036:	1a12      	subs	r2, r2, r0
 8003038:	40d1      	lsrs	r1, r2
 800303a:	3015      	adds	r0, #21
 800303c:	030a      	lsls	r2, r1, #12
 800303e:	055b      	lsls	r3, r3, #21
 8003040:	4084      	lsls	r4, r0
 8003042:	0b12      	lsrs	r2, r2, #12
 8003044:	0d5b      	lsrs	r3, r3, #21
 8003046:	e001      	b.n	800304c <__aeabi_ui2d+0x2c>
 8003048:	2300      	movs	r3, #0
 800304a:	2200      	movs	r2, #0
 800304c:	051b      	lsls	r3, r3, #20
 800304e:	4313      	orrs	r3, r2
 8003050:	0020      	movs	r0, r4
 8003052:	0019      	movs	r1, r3
 8003054:	bd10      	pop	{r4, pc}
 8003056:	0022      	movs	r2, r4
 8003058:	380b      	subs	r0, #11
 800305a:	4082      	lsls	r2, r0
 800305c:	055b      	lsls	r3, r3, #21
 800305e:	0312      	lsls	r2, r2, #12
 8003060:	2400      	movs	r4, #0
 8003062:	0b12      	lsrs	r2, r2, #12
 8003064:	0d5b      	lsrs	r3, r3, #21
 8003066:	e7f1      	b.n	800304c <__aeabi_ui2d+0x2c>
 8003068:	0000041e 	.word	0x0000041e

0800306c <__aeabi_f2d>:
 800306c:	b570      	push	{r4, r5, r6, lr}
 800306e:	0043      	lsls	r3, r0, #1
 8003070:	0246      	lsls	r6, r0, #9
 8003072:	0fc4      	lsrs	r4, r0, #31
 8003074:	20fe      	movs	r0, #254	; 0xfe
 8003076:	0e1b      	lsrs	r3, r3, #24
 8003078:	1c59      	adds	r1, r3, #1
 800307a:	0a75      	lsrs	r5, r6, #9
 800307c:	4208      	tst	r0, r1
 800307e:	d00c      	beq.n	800309a <__aeabi_f2d+0x2e>
 8003080:	22e0      	movs	r2, #224	; 0xe0
 8003082:	0092      	lsls	r2, r2, #2
 8003084:	4694      	mov	ip, r2
 8003086:	076d      	lsls	r5, r5, #29
 8003088:	0b36      	lsrs	r6, r6, #12
 800308a:	4463      	add	r3, ip
 800308c:	051b      	lsls	r3, r3, #20
 800308e:	4333      	orrs	r3, r6
 8003090:	07e4      	lsls	r4, r4, #31
 8003092:	4323      	orrs	r3, r4
 8003094:	0028      	movs	r0, r5
 8003096:	0019      	movs	r1, r3
 8003098:	bd70      	pop	{r4, r5, r6, pc}
 800309a:	2b00      	cmp	r3, #0
 800309c:	d114      	bne.n	80030c8 <__aeabi_f2d+0x5c>
 800309e:	2d00      	cmp	r5, #0
 80030a0:	d01b      	beq.n	80030da <__aeabi_f2d+0x6e>
 80030a2:	0028      	movs	r0, r5
 80030a4:	f000 f82a 	bl	80030fc <__clzsi2>
 80030a8:	280a      	cmp	r0, #10
 80030aa:	dc1c      	bgt.n	80030e6 <__aeabi_f2d+0x7a>
 80030ac:	230b      	movs	r3, #11
 80030ae:	002e      	movs	r6, r5
 80030b0:	1a1b      	subs	r3, r3, r0
 80030b2:	40de      	lsrs	r6, r3
 80030b4:	0003      	movs	r3, r0
 80030b6:	3315      	adds	r3, #21
 80030b8:	409d      	lsls	r5, r3
 80030ba:	4a0e      	ldr	r2, [pc, #56]	; (80030f4 <__aeabi_f2d+0x88>)
 80030bc:	0336      	lsls	r6, r6, #12
 80030be:	1a12      	subs	r2, r2, r0
 80030c0:	0552      	lsls	r2, r2, #21
 80030c2:	0b36      	lsrs	r6, r6, #12
 80030c4:	0d53      	lsrs	r3, r2, #21
 80030c6:	e7e1      	b.n	800308c <__aeabi_f2d+0x20>
 80030c8:	2d00      	cmp	r5, #0
 80030ca:	d009      	beq.n	80030e0 <__aeabi_f2d+0x74>
 80030cc:	2280      	movs	r2, #128	; 0x80
 80030ce:	0b36      	lsrs	r6, r6, #12
 80030d0:	0312      	lsls	r2, r2, #12
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <__aeabi_f2d+0x8c>)
 80030d4:	076d      	lsls	r5, r5, #29
 80030d6:	4316      	orrs	r6, r2
 80030d8:	e7d8      	b.n	800308c <__aeabi_f2d+0x20>
 80030da:	2300      	movs	r3, #0
 80030dc:	2600      	movs	r6, #0
 80030de:	e7d5      	b.n	800308c <__aeabi_f2d+0x20>
 80030e0:	2600      	movs	r6, #0
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <__aeabi_f2d+0x8c>)
 80030e4:	e7d2      	b.n	800308c <__aeabi_f2d+0x20>
 80030e6:	0003      	movs	r3, r0
 80030e8:	3b0b      	subs	r3, #11
 80030ea:	409d      	lsls	r5, r3
 80030ec:	002e      	movs	r6, r5
 80030ee:	2500      	movs	r5, #0
 80030f0:	e7e3      	b.n	80030ba <__aeabi_f2d+0x4e>
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	00000389 	.word	0x00000389
 80030f8:	000007ff 	.word	0x000007ff

080030fc <__clzsi2>:
 80030fc:	211c      	movs	r1, #28
 80030fe:	2301      	movs	r3, #1
 8003100:	041b      	lsls	r3, r3, #16
 8003102:	4298      	cmp	r0, r3
 8003104:	d301      	bcc.n	800310a <__clzsi2+0xe>
 8003106:	0c00      	lsrs	r0, r0, #16
 8003108:	3910      	subs	r1, #16
 800310a:	0a1b      	lsrs	r3, r3, #8
 800310c:	4298      	cmp	r0, r3
 800310e:	d301      	bcc.n	8003114 <__clzsi2+0x18>
 8003110:	0a00      	lsrs	r0, r0, #8
 8003112:	3908      	subs	r1, #8
 8003114:	091b      	lsrs	r3, r3, #4
 8003116:	4298      	cmp	r0, r3
 8003118:	d301      	bcc.n	800311e <__clzsi2+0x22>
 800311a:	0900      	lsrs	r0, r0, #4
 800311c:	3904      	subs	r1, #4
 800311e:	a202      	add	r2, pc, #8	; (adr r2, 8003128 <__clzsi2+0x2c>)
 8003120:	5c10      	ldrb	r0, [r2, r0]
 8003122:	1840      	adds	r0, r0, r1
 8003124:	4770      	bx	lr
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	02020304 	.word	0x02020304
 800312c:	01010101 	.word	0x01010101
	...

08003138 <__clzdi2>:
 8003138:	b510      	push	{r4, lr}
 800313a:	2900      	cmp	r1, #0
 800313c:	d103      	bne.n	8003146 <__clzdi2+0xe>
 800313e:	f7ff ffdd 	bl	80030fc <__clzsi2>
 8003142:	3020      	adds	r0, #32
 8003144:	e002      	b.n	800314c <__clzdi2+0x14>
 8003146:	0008      	movs	r0, r1
 8003148:	f7ff ffd8 	bl	80030fc <__clzsi2>
 800314c:	bd10      	pop	{r4, pc}
 800314e:	46c0      	nop			; (mov r8, r8)

08003150 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003152:	b089      	sub	sp, #36	; 0x24
 8003154:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003156:	f000 fe55 	bl	8003e04 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800315a:	f000 f90d 	bl	8003378 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800315e:	f000 f9e9 	bl	8003534 <MX_GPIO_Init>
	MX_I2C1_Init();
 8003162:	f000 f977 	bl	8003454 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 8003166:	f000 f9b5 	bl	80034d4 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	uint8_t rslt;
	rslt = bmx160_if_init(&bmx160dev, &hi2c1);
 800316a:	251f      	movs	r5, #31
 800316c:	197c      	adds	r4, r7, r5
 800316e:	4a76      	ldr	r2, [pc, #472]	; (8003348 <main+0x1f8>)
 8003170:	4b76      	ldr	r3, [pc, #472]	; (800334c <main+0x1fc>)
 8003172:	0011      	movs	r1, r2
 8003174:	0018      	movs	r0, r3
 8003176:	f000 fc79 	bl	8003a6c <bmx160_if_init>
 800317a:	0003      	movs	r3, r0
 800317c:	7023      	strb	r3, [r4, #0]
	if (rslt == BMX160_OK) {
 800317e:	197b      	adds	r3, r7, r5
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10b      	bne.n	800319e <main+0x4e>
		printf("\nBMX160 IF Init succesful\r");
 8003186:	4b72      	ldr	r3, [pc, #456]	; (8003350 <main+0x200>)
 8003188:	0018      	movs	r0, r3
 800318a:	f004 f807 	bl	800719c <iprintf>
		printf("\nDevice ID: 0x%02X\r", bmx160dev.chip_id);
 800318e:	4b6f      	ldr	r3, [pc, #444]	; (800334c <main+0x1fc>)
 8003190:	791b      	ldrb	r3, [r3, #4]
 8003192:	001a      	movs	r2, r3
 8003194:	4b6f      	ldr	r3, [pc, #444]	; (8003354 <main+0x204>)
 8003196:	0011      	movs	r1, r2
 8003198:	0018      	movs	r0, r3
 800319a:	f003 ffff 	bl	800719c <iprintf>
	}
	rslt = bmx160_mag_init(&bmx160dev);
 800319e:	251f      	movs	r5, #31
 80031a0:	197c      	adds	r4, r7, r5
 80031a2:	4b6a      	ldr	r3, [pc, #424]	; (800334c <main+0x1fc>)
 80031a4:	0018      	movs	r0, r3
 80031a6:	f000 fcba 	bl	8003b1e <bmx160_mag_init>
 80031aa:	0003      	movs	r3, r0
 80031ac:	7023      	strb	r3, [r4, #0]
	if (rslt == BMX160_OK) {
 80031ae:	197b      	adds	r3, r7, r5
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d103      	bne.n	80031be <main+0x6e>
		printf("\nBMX160 Mag Init succesful\r");
 80031b6:	4b68      	ldr	r3, [pc, #416]	; (8003358 <main+0x208>)
 80031b8:	0018      	movs	r0, r3
 80031ba:	f003 ffef 	bl	800719c <iprintf>
	}

	uint16_t mag_data_x_raw;
	uint16_t mag_data_y_raw;
	uint16_t mag_data_z_raw;
	int16_t mag_data_x = 0;
 80031be:	231c      	movs	r3, #28
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	2200      	movs	r2, #0
 80031c4:	801a      	strh	r2, [r3, #0]
	int16_t mag_data_y = 0;
 80031c6:	231a      	movs	r3, #26
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	2200      	movs	r2, #0
 80031cc:	801a      	strh	r2, [r3, #0]
	int16_t mag_data_z = 0;
 80031ce:	2318      	movs	r3, #24
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	2200      	movs	r2, #0
 80031d4:	801a      	strh	r2, [r3, #0]
	int16_t mag_tot;
	int16_t angle;
	float_t xy_factor = 0.035;
 80031d6:	4b61      	ldr	r3, [pc, #388]	; (800335c <main+0x20c>)
 80031d8:	617b      	str	r3, [r7, #20]
	float_t z_factor = 0.076;
 80031da:	4b61      	ldr	r3, [pc, #388]	; (8003360 <main+0x210>)
 80031dc:	613b      	str	r3, [r7, #16]
		 angle_test_deg = angle_test * 180.0 / M_PI;
		 printf("\nAngle (rad): %f rad\r", angle_test);
		 printf("\nAngle (deg): %f rad\r", angle_test_deg);
		 */
		// read magnetometer data:
		bmx160_mag_read_data(&bmx160dev, &mag_data_x_raw, &mag_data_y_raw,
 80031de:	1dbb      	adds	r3, r7, #6
 80031e0:	2608      	movs	r6, #8
 80031e2:	19ba      	adds	r2, r7, r6
 80031e4:	240a      	movs	r4, #10
 80031e6:	1939      	adds	r1, r7, r4
 80031e8:	4858      	ldr	r0, [pc, #352]	; (800334c <main+0x1fc>)
 80031ea:	f000 fd5a 	bl	8003ca2 <bmx160_mag_read_data>
				&mag_data_z_raw);
		mag_data_x = (int16_t) ((int16_t)mag_data_x_raw * xy_factor);
 80031ee:	193b      	adds	r3, r7, r4
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	b21b      	sxth	r3, r3
 80031f4:	0018      	movs	r0, r3
 80031f6:	f7fe f905 	bl	8001404 <__aeabi_i2f>
 80031fa:	1c03      	adds	r3, r0, #0
 80031fc:	6979      	ldr	r1, [r7, #20]
 80031fe:	1c18      	adds	r0, r3, #0
 8003200:	f7fd fe0c 	bl	8000e1c <__aeabi_fmul>
 8003204:	1c03      	adds	r3, r0, #0
 8003206:	251c      	movs	r5, #28
 8003208:	197c      	adds	r4, r7, r5
 800320a:	1c18      	adds	r0, r3, #0
 800320c:	f7fe f8da 	bl	80013c4 <__aeabi_f2iz>
 8003210:	0003      	movs	r3, r0
 8003212:	8023      	strh	r3, [r4, #0]
		mag_data_y = (int16_t) ((int16_t)mag_data_y_raw * xy_factor);
 8003214:	19bb      	adds	r3, r7, r6
 8003216:	881b      	ldrh	r3, [r3, #0]
 8003218:	b21b      	sxth	r3, r3
 800321a:	0018      	movs	r0, r3
 800321c:	f7fe f8f2 	bl	8001404 <__aeabi_i2f>
 8003220:	1c03      	adds	r3, r0, #0
 8003222:	6979      	ldr	r1, [r7, #20]
 8003224:	1c18      	adds	r0, r3, #0
 8003226:	f7fd fdf9 	bl	8000e1c <__aeabi_fmul>
 800322a:	1c03      	adds	r3, r0, #0
 800322c:	261a      	movs	r6, #26
 800322e:	19bc      	adds	r4, r7, r6
 8003230:	1c18      	adds	r0, r3, #0
 8003232:	f7fe f8c7 	bl	80013c4 <__aeabi_f2iz>
 8003236:	0003      	movs	r3, r0
 8003238:	8023      	strh	r3, [r4, #0]
		mag_data_z = (int16_t) ((int16_t)mag_data_z_raw * z_factor);
 800323a:	1dbb      	adds	r3, r7, #6
 800323c:	881b      	ldrh	r3, [r3, #0]
 800323e:	b21b      	sxth	r3, r3
 8003240:	0018      	movs	r0, r3
 8003242:	f7fe f8df 	bl	8001404 <__aeabi_i2f>
 8003246:	1c03      	adds	r3, r0, #0
 8003248:	6939      	ldr	r1, [r7, #16]
 800324a:	1c18      	adds	r0, r3, #0
 800324c:	f7fd fde6 	bl	8000e1c <__aeabi_fmul>
 8003250:	1c03      	adds	r3, r0, #0
 8003252:	2118      	movs	r1, #24
 8003254:	187c      	adds	r4, r7, r1
 8003256:	1c18      	adds	r0, r3, #0
 8003258:	f7fe f8b4 	bl	80013c4 <__aeabi_f2iz>
 800325c:	0003      	movs	r3, r0
 800325e:	8023      	strh	r3, [r4, #0]

		mag_tot = sqrt(
				(mag_data_x * mag_data_x) + (mag_data_y * mag_data_y)
 8003260:	197b      	adds	r3, r7, r5
 8003262:	2200      	movs	r2, #0
 8003264:	5e9b      	ldrsh	r3, [r3, r2]
 8003266:	197a      	adds	r2, r7, r5
 8003268:	2000      	movs	r0, #0
 800326a:	5e12      	ldrsh	r2, [r2, r0]
 800326c:	435a      	muls	r2, r3
 800326e:	19bb      	adds	r3, r7, r6
 8003270:	2000      	movs	r0, #0
 8003272:	5e1b      	ldrsh	r3, [r3, r0]
 8003274:	19b9      	adds	r1, r7, r6
 8003276:	2000      	movs	r0, #0
 8003278:	5e09      	ldrsh	r1, [r1, r0]
 800327a:	434b      	muls	r3, r1
 800327c:	18d2      	adds	r2, r2, r3
						+ (mag_data_z * mag_data_z));
 800327e:	2118      	movs	r1, #24
 8003280:	187b      	adds	r3, r7, r1
 8003282:	2000      	movs	r0, #0
 8003284:	5e1b      	ldrsh	r3, [r3, r0]
 8003286:	1879      	adds	r1, r7, r1
 8003288:	2000      	movs	r0, #0
 800328a:	5e09      	ldrsh	r1, [r1, r0]
 800328c:	434b      	muls	r3, r1
 800328e:	18d3      	adds	r3, r2, r3
		mag_tot = sqrt(
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff fe95 	bl	8002fc0 <__aeabi_i2d>
 8003296:	0002      	movs	r2, r0
 8003298:	000b      	movs	r3, r1
 800329a:	0010      	movs	r0, r2
 800329c:	0019      	movs	r1, r3
 800329e:	f006 f8f5 	bl	800948c <sqrt>
 80032a2:	0002      	movs	r2, r0
 80032a4:	000b      	movs	r3, r1
 80032a6:	200e      	movs	r0, #14
 80032a8:	183c      	adds	r4, r7, r0
 80032aa:	0010      	movs	r0, r2
 80032ac:	0019      	movs	r1, r3
 80032ae:	f7ff fe51 	bl	8002f54 <__aeabi_d2iz>
 80032b2:	0003      	movs	r3, r0
 80032b4:	8023      	strh	r3, [r4, #0]

		angle = atan2f(mag_data_x, mag_data_y) * (180.0 / M_PI);
 80032b6:	197b      	adds	r3, r7, r5
 80032b8:	2200      	movs	r2, #0
 80032ba:	5e9b      	ldrsh	r3, [r3, r2]
 80032bc:	0018      	movs	r0, r3
 80032be:	f7fe f8a1 	bl	8001404 <__aeabi_i2f>
 80032c2:	1c04      	adds	r4, r0, #0
 80032c4:	19bb      	adds	r3, r7, r6
 80032c6:	2200      	movs	r2, #0
 80032c8:	5e9b      	ldrsh	r3, [r3, r2]
 80032ca:	0018      	movs	r0, r3
 80032cc:	f7fe f89a 	bl	8001404 <__aeabi_i2f>
 80032d0:	1c03      	adds	r3, r0, #0
 80032d2:	1c19      	adds	r1, r3, #0
 80032d4:	1c20      	adds	r0, r4, #0
 80032d6:	f006 f8ff 	bl	80094d8 <atan2f>
 80032da:	1c03      	adds	r3, r0, #0
 80032dc:	1c18      	adds	r0, r3, #0
 80032de:	f7ff fec5 	bl	800306c <__aeabi_f2d>
 80032e2:	4a20      	ldr	r2, [pc, #128]	; (8003364 <main+0x214>)
 80032e4:	4b20      	ldr	r3, [pc, #128]	; (8003368 <main+0x218>)
 80032e6:	f7ff f819 	bl	800231c <__aeabi_dmul>
 80032ea:	0002      	movs	r2, r0
 80032ec:	000b      	movs	r3, r1
 80032ee:	240c      	movs	r4, #12
 80032f0:	193c      	adds	r4, r7, r4
 80032f2:	0010      	movs	r0, r2
 80032f4:	0019      	movs	r1, r3
 80032f6:	f7ff fe2d 	bl	8002f54 <__aeabi_d2iz>
 80032fa:	0003      	movs	r3, r0
 80032fc:	8023      	strh	r3, [r4, #0]
		printf("\nMagnetometer (X,Y,Z): %d, %d, %d\r", mag_data_x, mag_data_y,
 80032fe:	197b      	adds	r3, r7, r5
 8003300:	2200      	movs	r2, #0
 8003302:	5e99      	ldrsh	r1, [r3, r2]
 8003304:	19bb      	adds	r3, r7, r6
 8003306:	2500      	movs	r5, #0
 8003308:	5f5a      	ldrsh	r2, [r3, r5]
 800330a:	2318      	movs	r3, #24
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	2500      	movs	r5, #0
 8003310:	5f5b      	ldrsh	r3, [r3, r5]
 8003312:	4816      	ldr	r0, [pc, #88]	; (800336c <main+0x21c>)
 8003314:	f003 ff42 	bl	800719c <iprintf>
				mag_data_z);
		printf("\nTotal B-field: %d uT\r", mag_tot);
 8003318:	200e      	movs	r0, #14
 800331a:	183b      	adds	r3, r7, r0
 800331c:	2200      	movs	r2, #0
 800331e:	5e9a      	ldrsh	r2, [r3, r2]
 8003320:	4b13      	ldr	r3, [pc, #76]	; (8003370 <main+0x220>)
 8003322:	0011      	movs	r1, r2
 8003324:	0018      	movs	r0, r3
 8003326:	f003 ff39 	bl	800719c <iprintf>
		printf("\nAngle: %d\r", angle);
 800332a:	240c      	movs	r4, #12
 800332c:	193b      	adds	r3, r7, r4
 800332e:	2200      	movs	r2, #0
 8003330:	5e9a      	ldrsh	r2, [r3, r2]
 8003332:	4b10      	ldr	r3, [pc, #64]	; (8003374 <main+0x224>)
 8003334:	0011      	movs	r1, r2
 8003336:	0018      	movs	r0, r3
 8003338:	f003 ff30 	bl	800719c <iprintf>
		// Magnetometer hat wahrscheinlich
		HAL_Delay(1000);
 800333c:	23fa      	movs	r3, #250	; 0xfa
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	0018      	movs	r0, r3
 8003342:	f000 fdcf 	bl	8003ee4 <HAL_Delay>
		bmx160_mag_read_data(&bmx160dev, &mag_data_x_raw, &mag_data_y_raw,
 8003346:	e74a      	b.n	80031de <main+0x8e>
 8003348:	200001f8 	.word	0x200001f8
 800334c:	200002c8 	.word	0x200002c8
 8003350:	08009988 	.word	0x08009988
 8003354:	080099a4 	.word	0x080099a4
 8003358:	080099b8 	.word	0x080099b8
 800335c:	3d0f5c29 	.word	0x3d0f5c29
 8003360:	3d9ba5e3 	.word	0x3d9ba5e3
 8003364:	1a63c1f8 	.word	0x1a63c1f8
 8003368:	404ca5dc 	.word	0x404ca5dc
 800336c:	080099d4 	.word	0x080099d4
 8003370:	080099f8 	.word	0x080099f8
 8003374:	08009a10 	.word	0x08009a10

08003378 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003378:	b590      	push	{r4, r7, lr}
 800337a:	b09d      	sub	sp, #116	; 0x74
 800337c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800337e:	2438      	movs	r4, #56	; 0x38
 8003380:	193b      	adds	r3, r7, r4
 8003382:	0018      	movs	r0, r3
 8003384:	2338      	movs	r3, #56	; 0x38
 8003386:	001a      	movs	r2, r3
 8003388:	2100      	movs	r1, #0
 800338a:	f003 fa91 	bl	80068b0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800338e:	2324      	movs	r3, #36	; 0x24
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	0018      	movs	r0, r3
 8003394:	2314      	movs	r3, #20
 8003396:	001a      	movs	r2, r3
 8003398:	2100      	movs	r1, #0
 800339a:	f003 fa89 	bl	80068b0 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800339e:	003b      	movs	r3, r7
 80033a0:	0018      	movs	r0, r3
 80033a2:	2324      	movs	r3, #36	; 0x24
 80033a4:	001a      	movs	r2, r3
 80033a6:	2100      	movs	r1, #0
 80033a8:	f003 fa82 	bl	80068b0 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033ac:	4b27      	ldr	r3, [pc, #156]	; (800344c <SystemClock_Config+0xd4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a27      	ldr	r2, [pc, #156]	; (8003450 <SystemClock_Config+0xd8>)
 80033b2:	401a      	ands	r2, r3
 80033b4:	4b25      	ldr	r3, [pc, #148]	; (800344c <SystemClock_Config+0xd4>)
 80033b6:	2180      	movs	r1, #128	; 0x80
 80033b8:	0109      	lsls	r1, r1, #4
 80033ba:	430a      	orrs	r2, r1
 80033bc:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80033be:	0021      	movs	r1, r4
 80033c0:	187b      	adds	r3, r7, r1
 80033c2:	2210      	movs	r2, #16
 80033c4:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80033c6:	187b      	adds	r3, r7, r1
 80033c8:	2201      	movs	r2, #1
 80033ca:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80033cc:	187b      	adds	r3, r7, r1
 80033ce:	2200      	movs	r2, #0
 80033d0:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80033d2:	187b      	adds	r3, r7, r1
 80033d4:	22a0      	movs	r2, #160	; 0xa0
 80033d6:	0212      	lsls	r2, r2, #8
 80033d8:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80033da:	187b      	adds	r3, r7, r1
 80033dc:	2200      	movs	r2, #0
 80033de:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80033e0:	187b      	adds	r3, r7, r1
 80033e2:	0018      	movs	r0, r3
 80033e4:	f001 fdae 	bl	8004f44 <HAL_RCC_OscConfig>
 80033e8:	1e03      	subs	r3, r0, #0
 80033ea:	d001      	beq.n	80033f0 <SystemClock_Config+0x78>
		Error_Handler();
 80033ec:	f000 f8d8 	bl	80035a0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80033f0:	2124      	movs	r1, #36	; 0x24
 80033f2:	187b      	adds	r3, r7, r1
 80033f4:	220f      	movs	r2, #15
 80033f6:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80033f8:	187b      	adds	r3, r7, r1
 80033fa:	2200      	movs	r2, #0
 80033fc:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033fe:	187b      	adds	r3, r7, r1
 8003400:	2200      	movs	r2, #0
 8003402:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003404:	187b      	adds	r3, r7, r1
 8003406:	2200      	movs	r2, #0
 8003408:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800340a:	187b      	adds	r3, r7, r1
 800340c:	2200      	movs	r2, #0
 800340e:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8003410:	187b      	adds	r3, r7, r1
 8003412:	2100      	movs	r1, #0
 8003414:	0018      	movs	r0, r3
 8003416:	f002 f959 	bl	80056cc <HAL_RCC_ClockConfig>
 800341a:	1e03      	subs	r3, r0, #0
 800341c:	d001      	beq.n	8003422 <SystemClock_Config+0xaa>
		Error_Handler();
 800341e:	f000 f8bf 	bl	80035a0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8003422:	003b      	movs	r3, r7
 8003424:	220a      	movs	r2, #10
 8003426:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003428:	003b      	movs	r3, r7
 800342a:	2200      	movs	r2, #0
 800342c:	611a      	str	r2, [r3, #16]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800342e:	003b      	movs	r3, r7
 8003430:	2200      	movs	r2, #0
 8003432:	619a      	str	r2, [r3, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8003434:	003b      	movs	r3, r7
 8003436:	0018      	movs	r0, r3
 8003438:	f002 fb6c 	bl	8005b14 <HAL_RCCEx_PeriphCLKConfig>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d001      	beq.n	8003444 <SystemClock_Config+0xcc>
		Error_Handler();
 8003440:	f000 f8ae 	bl	80035a0 <Error_Handler>
	}
}
 8003444:	46c0      	nop			; (mov r8, r8)
 8003446:	46bd      	mov	sp, r7
 8003448:	b01d      	add	sp, #116	; 0x74
 800344a:	bd90      	pop	{r4, r7, pc}
 800344c:	40007000 	.word	0x40007000
 8003450:	ffffe7ff 	.word	0xffffe7ff

08003454 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8003458:	4b1c      	ldr	r3, [pc, #112]	; (80034cc <MX_I2C1_Init+0x78>)
 800345a:	4a1d      	ldr	r2, [pc, #116]	; (80034d0 <MX_I2C1_Init+0x7c>)
 800345c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000708;
 800345e:	4b1b      	ldr	r3, [pc, #108]	; (80034cc <MX_I2C1_Init+0x78>)
 8003460:	22e1      	movs	r2, #225	; 0xe1
 8003462:	00d2      	lsls	r2, r2, #3
 8003464:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8003466:	4b19      	ldr	r3, [pc, #100]	; (80034cc <MX_I2C1_Init+0x78>)
 8003468:	2200      	movs	r2, #0
 800346a:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800346c:	4b17      	ldr	r3, [pc, #92]	; (80034cc <MX_I2C1_Init+0x78>)
 800346e:	2201      	movs	r2, #1
 8003470:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003472:	4b16      	ldr	r3, [pc, #88]	; (80034cc <MX_I2C1_Init+0x78>)
 8003474:	2200      	movs	r2, #0
 8003476:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8003478:	4b14      	ldr	r3, [pc, #80]	; (80034cc <MX_I2C1_Init+0x78>)
 800347a:	2200      	movs	r2, #0
 800347c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800347e:	4b13      	ldr	r3, [pc, #76]	; (80034cc <MX_I2C1_Init+0x78>)
 8003480:	2200      	movs	r2, #0
 8003482:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <MX_I2C1_Init+0x78>)
 8003486:	2200      	movs	r2, #0
 8003488:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <MX_I2C1_Init+0x78>)
 800348c:	2200      	movs	r2, #0
 800348e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8003490:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <MX_I2C1_Init+0x78>)
 8003492:	0018      	movs	r0, r3
 8003494:	f000 ff74 	bl	8004380 <HAL_I2C_Init>
 8003498:	1e03      	subs	r3, r0, #0
 800349a:	d001      	beq.n	80034a0 <MX_I2C1_Init+0x4c>
		Error_Handler();
 800349c:	f000 f880 	bl	80035a0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 80034a0:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <MX_I2C1_Init+0x78>)
 80034a2:	2100      	movs	r1, #0
 80034a4:	0018      	movs	r0, r3
 80034a6:	f001 fcb5 	bl	8004e14 <HAL_I2CEx_ConfigAnalogFilter>
 80034aa:	1e03      	subs	r3, r0, #0
 80034ac:	d001      	beq.n	80034b2 <MX_I2C1_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 80034ae:	f000 f877 	bl	80035a0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <MX_I2C1_Init+0x78>)
 80034b4:	2100      	movs	r1, #0
 80034b6:	0018      	movs	r0, r3
 80034b8:	f001 fcf8 	bl	8004eac <HAL_I2CEx_ConfigDigitalFilter>
 80034bc:	1e03      	subs	r3, r0, #0
 80034be:	d001      	beq.n	80034c4 <MX_I2C1_Init+0x70>
		Error_Handler();
 80034c0:	f000 f86e 	bl	80035a0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80034c4:	46c0      	nop			; (mov r8, r8)
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	200001f8 	.word	0x200001f8
 80034d0:	40005400 	.word	0x40005400

080034d4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80034d8:	4b14      	ldr	r3, [pc, #80]	; (800352c <MX_USART2_UART_Init+0x58>)
 80034da:	4a15      	ldr	r2, [pc, #84]	; (8003530 <MX_USART2_UART_Init+0x5c>)
 80034dc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80034de:	4b13      	ldr	r3, [pc, #76]	; (800352c <MX_USART2_UART_Init+0x58>)
 80034e0:	22e1      	movs	r2, #225	; 0xe1
 80034e2:	0252      	lsls	r2, r2, #9
 80034e4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80034e6:	4b11      	ldr	r3, [pc, #68]	; (800352c <MX_USART2_UART_Init+0x58>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80034ec:	4b0f      	ldr	r3, [pc, #60]	; (800352c <MX_USART2_UART_Init+0x58>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80034f2:	4b0e      	ldr	r3, [pc, #56]	; (800352c <MX_USART2_UART_Init+0x58>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80034f8:	4b0c      	ldr	r3, [pc, #48]	; (800352c <MX_USART2_UART_Init+0x58>)
 80034fa:	220c      	movs	r2, #12
 80034fc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034fe:	4b0b      	ldr	r3, [pc, #44]	; (800352c <MX_USART2_UART_Init+0x58>)
 8003500:	2200      	movs	r2, #0
 8003502:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003504:	4b09      	ldr	r3, [pc, #36]	; (800352c <MX_USART2_UART_Init+0x58>)
 8003506:	2200      	movs	r2, #0
 8003508:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800350a:	4b08      	ldr	r3, [pc, #32]	; (800352c <MX_USART2_UART_Init+0x58>)
 800350c:	2200      	movs	r2, #0
 800350e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003510:	4b06      	ldr	r3, [pc, #24]	; (800352c <MX_USART2_UART_Init+0x58>)
 8003512:	2200      	movs	r2, #0
 8003514:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003516:	4b05      	ldr	r3, [pc, #20]	; (800352c <MX_USART2_UART_Init+0x58>)
 8003518:	0018      	movs	r0, r3
 800351a:	f002 fc5f 	bl	8005ddc <HAL_UART_Init>
 800351e:	1e03      	subs	r3, r0, #0
 8003520:	d001      	beq.n	8003526 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8003522:	f000 f83d 	bl	80035a0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	20000244 	.word	0x20000244
 8003530:	40004400 	.word	0x40004400

08003534 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800353a:	4b0e      	ldr	r3, [pc, #56]	; (8003574 <MX_GPIO_Init+0x40>)
 800353c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800353e:	4b0d      	ldr	r3, [pc, #52]	; (8003574 <MX_GPIO_Init+0x40>)
 8003540:	2101      	movs	r1, #1
 8003542:	430a      	orrs	r2, r1
 8003544:	62da      	str	r2, [r3, #44]	; 0x2c
 8003546:	4b0b      	ldr	r3, [pc, #44]	; (8003574 <MX_GPIO_Init+0x40>)
 8003548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354a:	2201      	movs	r2, #1
 800354c:	4013      	ands	r3, r2
 800354e:	607b      	str	r3, [r7, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003552:	4b08      	ldr	r3, [pc, #32]	; (8003574 <MX_GPIO_Init+0x40>)
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	4b07      	ldr	r3, [pc, #28]	; (8003574 <MX_GPIO_Init+0x40>)
 8003558:	2102      	movs	r1, #2
 800355a:	430a      	orrs	r2, r1
 800355c:	62da      	str	r2, [r3, #44]	; 0x2c
 800355e:	4b05      	ldr	r3, [pc, #20]	; (8003574 <MX_GPIO_Init+0x40>)
 8003560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003562:	2202      	movs	r2, #2
 8003564:	4013      	ands	r3, r2
 8003566:	603b      	str	r3, [r7, #0]
 8003568:	683b      	ldr	r3, [r7, #0]

}
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	46bd      	mov	sp, r7
 800356e:	b002      	add	sp, #8
 8003570:	bd80      	pop	{r7, pc}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	40021000 	.word	0x40021000

08003578 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE {
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8003580:	4b05      	ldr	r3, [pc, #20]	; (8003598 <__io_putchar+0x20>)
 8003582:	1d39      	adds	r1, r7, #4
 8003584:	4805      	ldr	r0, [pc, #20]	; (800359c <__io_putchar+0x24>)
 8003586:	2201      	movs	r2, #1
 8003588:	f002 fc7c 	bl	8005e84 <HAL_UART_Transmit>

	return ch;
 800358c:	687b      	ldr	r3, [r7, #4]
}
 800358e:	0018      	movs	r0, r3
 8003590:	46bd      	mov	sp, r7
 8003592:	b002      	add	sp, #8
 8003594:	bd80      	pop	{r7, pc}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	0000ffff 	.word	0x0000ffff
 800359c:	20000244 	.word	0x20000244

080035a0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035a4:	b672      	cpsid	i
}
 80035a6:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80035a8:	e7fe      	b.n	80035a8 <Error_Handler+0x8>
	...

080035ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b0:	4b07      	ldr	r3, [pc, #28]	; (80035d0 <HAL_MspInit+0x24>)
 80035b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035b4:	4b06      	ldr	r3, [pc, #24]	; (80035d0 <HAL_MspInit+0x24>)
 80035b6:	2101      	movs	r1, #1
 80035b8:	430a      	orrs	r2, r1
 80035ba:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80035bc:	4b04      	ldr	r3, [pc, #16]	; (80035d0 <HAL_MspInit+0x24>)
 80035be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035c0:	4b03      	ldr	r3, [pc, #12]	; (80035d0 <HAL_MspInit+0x24>)
 80035c2:	2180      	movs	r1, #128	; 0x80
 80035c4:	0549      	lsls	r1, r1, #21
 80035c6:	430a      	orrs	r2, r1
 80035c8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035ca:	46c0      	nop			; (mov r8, r8)
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40021000 	.word	0x40021000

080035d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80035d4:	b590      	push	{r4, r7, lr}
 80035d6:	b089      	sub	sp, #36	; 0x24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035dc:	240c      	movs	r4, #12
 80035de:	193b      	adds	r3, r7, r4
 80035e0:	0018      	movs	r0, r3
 80035e2:	2314      	movs	r3, #20
 80035e4:	001a      	movs	r2, r3
 80035e6:	2100      	movs	r1, #0
 80035e8:	f003 f962 	bl	80068b0 <memset>
  if(hi2c->Instance==I2C1)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a17      	ldr	r2, [pc, #92]	; (8003650 <HAL_I2C_MspInit+0x7c>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d128      	bne.n	8003648 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f6:	4b17      	ldr	r3, [pc, #92]	; (8003654 <HAL_I2C_MspInit+0x80>)
 80035f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035fa:	4b16      	ldr	r3, [pc, #88]	; (8003654 <HAL_I2C_MspInit+0x80>)
 80035fc:	2102      	movs	r1, #2
 80035fe:	430a      	orrs	r2, r1
 8003600:	62da      	str	r2, [r3, #44]	; 0x2c
 8003602:	4b14      	ldr	r3, [pc, #80]	; (8003654 <HAL_I2C_MspInit+0x80>)
 8003604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003606:	2202      	movs	r2, #2
 8003608:	4013      	ands	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]
 800360c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800360e:	0021      	movs	r1, r4
 8003610:	187b      	adds	r3, r7, r1
 8003612:	22c0      	movs	r2, #192	; 0xc0
 8003614:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003616:	187b      	adds	r3, r7, r1
 8003618:	2212      	movs	r2, #18
 800361a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361c:	187b      	adds	r3, r7, r1
 800361e:	2200      	movs	r2, #0
 8003620:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003622:	187b      	adds	r3, r7, r1
 8003624:	2203      	movs	r2, #3
 8003626:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003628:	187b      	adds	r3, r7, r1
 800362a:	2201      	movs	r2, #1
 800362c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800362e:	187b      	adds	r3, r7, r1
 8003630:	4a09      	ldr	r2, [pc, #36]	; (8003658 <HAL_I2C_MspInit+0x84>)
 8003632:	0019      	movs	r1, r3
 8003634:	0010      	movs	r0, r2
 8003636:	f000 fd2d 	bl	8004094 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <HAL_I2C_MspInit+0x80>)
 800363c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800363e:	4b05      	ldr	r3, [pc, #20]	; (8003654 <HAL_I2C_MspInit+0x80>)
 8003640:	2180      	movs	r1, #128	; 0x80
 8003642:	0389      	lsls	r1, r1, #14
 8003644:	430a      	orrs	r2, r1
 8003646:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003648:	46c0      	nop			; (mov r8, r8)
 800364a:	46bd      	mov	sp, r7
 800364c:	b009      	add	sp, #36	; 0x24
 800364e:	bd90      	pop	{r4, r7, pc}
 8003650:	40005400 	.word	0x40005400
 8003654:	40021000 	.word	0x40021000
 8003658:	50000400 	.word	0x50000400

0800365c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800365c:	b590      	push	{r4, r7, lr}
 800365e:	b089      	sub	sp, #36	; 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003664:	240c      	movs	r4, #12
 8003666:	193b      	adds	r3, r7, r4
 8003668:	0018      	movs	r0, r3
 800366a:	2314      	movs	r3, #20
 800366c:	001a      	movs	r2, r3
 800366e:	2100      	movs	r1, #0
 8003670:	f003 f91e 	bl	80068b0 <memset>
  if(huart->Instance==USART2)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a18      	ldr	r2, [pc, #96]	; (80036dc <HAL_UART_MspInit+0x80>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d129      	bne.n	80036d2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800367e:	4b18      	ldr	r3, [pc, #96]	; (80036e0 <HAL_UART_MspInit+0x84>)
 8003680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003682:	4b17      	ldr	r3, [pc, #92]	; (80036e0 <HAL_UART_MspInit+0x84>)
 8003684:	2180      	movs	r1, #128	; 0x80
 8003686:	0289      	lsls	r1, r1, #10
 8003688:	430a      	orrs	r2, r1
 800368a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800368c:	4b14      	ldr	r3, [pc, #80]	; (80036e0 <HAL_UART_MspInit+0x84>)
 800368e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003690:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <HAL_UART_MspInit+0x84>)
 8003692:	2101      	movs	r1, #1
 8003694:	430a      	orrs	r2, r1
 8003696:	62da      	str	r2, [r3, #44]	; 0x2c
 8003698:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <HAL_UART_MspInit+0x84>)
 800369a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369c:	2201      	movs	r2, #1
 800369e:	4013      	ands	r3, r2
 80036a0:	60bb      	str	r3, [r7, #8]
 80036a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80036a4:	0021      	movs	r1, r4
 80036a6:	187b      	adds	r3, r7, r1
 80036a8:	220c      	movs	r2, #12
 80036aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ac:	187b      	adds	r3, r7, r1
 80036ae:	2202      	movs	r2, #2
 80036b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b2:	187b      	adds	r3, r7, r1
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b8:	187b      	adds	r3, r7, r1
 80036ba:	2203      	movs	r2, #3
 80036bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80036be:	187b      	adds	r3, r7, r1
 80036c0:	2204      	movs	r2, #4
 80036c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c4:	187a      	adds	r2, r7, r1
 80036c6:	23a0      	movs	r3, #160	; 0xa0
 80036c8:	05db      	lsls	r3, r3, #23
 80036ca:	0011      	movs	r1, r2
 80036cc:	0018      	movs	r0, r3
 80036ce:	f000 fce1 	bl	8004094 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b009      	add	sp, #36	; 0x24
 80036d8:	bd90      	pop	{r4, r7, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	40004400 	.word	0x40004400
 80036e0:	40021000 	.word	0x40021000

080036e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036e8:	e7fe      	b.n	80036e8 <NMI_Handler+0x4>

080036ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ee:	e7fe      	b.n	80036ee <HardFault_Handler+0x4>

080036f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80036f4:	46c0      	nop			; (mov r8, r8)
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036fe:	46c0      	nop			; (mov r8, r8)
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003708:	f000 fbd0 	bl	8003eac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	af00      	add	r7, sp, #0
	return 1;
 8003716:	2301      	movs	r3, #1
}
 8003718:	0018      	movs	r0, r3
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <_kill>:

int _kill(int pid, int sig)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
 8003726:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003728:	f003 f898 	bl	800685c <__errno>
 800372c:	0003      	movs	r3, r0
 800372e:	2216      	movs	r2, #22
 8003730:	601a      	str	r2, [r3, #0]
	return -1;
 8003732:	2301      	movs	r3, #1
 8003734:	425b      	negs	r3, r3
}
 8003736:	0018      	movs	r0, r3
 8003738:	46bd      	mov	sp, r7
 800373a:	b002      	add	sp, #8
 800373c:	bd80      	pop	{r7, pc}

0800373e <_exit>:

void _exit (int status)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b082      	sub	sp, #8
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003746:	2301      	movs	r3, #1
 8003748:	425a      	negs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	0011      	movs	r1, r2
 800374e:	0018      	movs	r0, r3
 8003750:	f7ff ffe5 	bl	800371e <_kill>
	while (1) {}		/* Make sure we hang here */
 8003754:	e7fe      	b.n	8003754 <_exit+0x16>

08003756 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b086      	sub	sp, #24
 800375a:	af00      	add	r7, sp, #0
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	60b9      	str	r1, [r7, #8]
 8003760:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	e00a      	b.n	800377e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003768:	e000      	b.n	800376c <_read+0x16>
 800376a:	bf00      	nop
 800376c:	0001      	movs	r1, r0
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	1c5a      	adds	r2, r3, #1
 8003772:	60ba      	str	r2, [r7, #8]
 8003774:	b2ca      	uxtb	r2, r1
 8003776:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	3301      	adds	r3, #1
 800377c:	617b      	str	r3, [r7, #20]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	429a      	cmp	r2, r3
 8003784:	dbf0      	blt.n	8003768 <_read+0x12>
	}

return len;
 8003786:	687b      	ldr	r3, [r7, #4]
}
 8003788:	0018      	movs	r0, r3
 800378a:	46bd      	mov	sp, r7
 800378c:	b006      	add	sp, #24
 800378e:	bd80      	pop	{r7, pc}

08003790 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800379c:	2300      	movs	r3, #0
 800379e:	617b      	str	r3, [r7, #20]
 80037a0:	e009      	b.n	80037b6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	60ba      	str	r2, [r7, #8]
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	0018      	movs	r0, r3
 80037ac:	f7ff fee4 	bl	8003578 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	3301      	adds	r3, #1
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	dbf1      	blt.n	80037a2 <_write+0x12>
	}
	return len;
 80037be:	687b      	ldr	r3, [r7, #4]
}
 80037c0:	0018      	movs	r0, r3
 80037c2:	46bd      	mov	sp, r7
 80037c4:	b006      	add	sp, #24
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <_close>:

int _close(int file)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
	return -1;
 80037d0:	2301      	movs	r3, #1
 80037d2:	425b      	negs	r3, r3
}
 80037d4:	0018      	movs	r0, r3
 80037d6:	46bd      	mov	sp, r7
 80037d8:	b002      	add	sp, #8
 80037da:	bd80      	pop	{r7, pc}

080037dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	2280      	movs	r2, #128	; 0x80
 80037ea:	0192      	lsls	r2, r2, #6
 80037ec:	605a      	str	r2, [r3, #4]
	return 0;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	0018      	movs	r0, r3
 80037f2:	46bd      	mov	sp, r7
 80037f4:	b002      	add	sp, #8
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <_isatty>:

int _isatty(int file)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
	return 1;
 8003800:	2301      	movs	r3, #1
}
 8003802:	0018      	movs	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	b002      	add	sp, #8
 8003808:	bd80      	pop	{r7, pc}

0800380a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b084      	sub	sp, #16
 800380e:	af00      	add	r7, sp, #0
 8003810:	60f8      	str	r0, [r7, #12]
 8003812:	60b9      	str	r1, [r7, #8]
 8003814:	607a      	str	r2, [r7, #4]
	return 0;
 8003816:	2300      	movs	r3, #0
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b004      	add	sp, #16
 800381e:	bd80      	pop	{r7, pc}

08003820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003828:	4a14      	ldr	r2, [pc, #80]	; (800387c <_sbrk+0x5c>)
 800382a:	4b15      	ldr	r3, [pc, #84]	; (8003880 <_sbrk+0x60>)
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003834:	4b13      	ldr	r3, [pc, #76]	; (8003884 <_sbrk+0x64>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800383c:	4b11      	ldr	r3, [pc, #68]	; (8003884 <_sbrk+0x64>)
 800383e:	4a12      	ldr	r2, [pc, #72]	; (8003888 <_sbrk+0x68>)
 8003840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003842:	4b10      	ldr	r3, [pc, #64]	; (8003884 <_sbrk+0x64>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	18d3      	adds	r3, r2, r3
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	429a      	cmp	r2, r3
 800384e:	d207      	bcs.n	8003860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003850:	f003 f804 	bl	800685c <__errno>
 8003854:	0003      	movs	r3, r0
 8003856:	220c      	movs	r2, #12
 8003858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800385a:	2301      	movs	r3, #1
 800385c:	425b      	negs	r3, r3
 800385e:	e009      	b.n	8003874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003860:	4b08      	ldr	r3, [pc, #32]	; (8003884 <_sbrk+0x64>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003866:	4b07      	ldr	r3, [pc, #28]	; (8003884 <_sbrk+0x64>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	18d2      	adds	r2, r2, r3
 800386e:	4b05      	ldr	r3, [pc, #20]	; (8003884 <_sbrk+0x64>)
 8003870:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003872:	68fb      	ldr	r3, [r7, #12]
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	b006      	add	sp, #24
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20002000 	.word	0x20002000
 8003880:	00000400 	.word	0x00000400
 8003884:	200002d0 	.word	0x200002d0
 8003888:	200002e8 	.word	0x200002e8

0800388c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003890:	46c0      	nop			; (mov r8, r8)
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
	...

08003898 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003898:	480d      	ldr	r0, [pc, #52]	; (80038d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800389a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800389c:	480d      	ldr	r0, [pc, #52]	; (80038d4 <LoopForever+0x6>)
  ldr r1, =_edata
 800389e:	490e      	ldr	r1, [pc, #56]	; (80038d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80038a0:	4a0e      	ldr	r2, [pc, #56]	; (80038dc <LoopForever+0xe>)
  movs r3, #0
 80038a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a4:	e002      	b.n	80038ac <LoopCopyDataInit>

080038a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038aa:	3304      	adds	r3, #4

080038ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b0:	d3f9      	bcc.n	80038a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038b2:	4a0b      	ldr	r2, [pc, #44]	; (80038e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038b4:	4c0b      	ldr	r4, [pc, #44]	; (80038e4 <LoopForever+0x16>)
  movs r3, #0
 80038b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038b8:	e001      	b.n	80038be <LoopFillZerobss>

080038ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038bc:	3204      	adds	r2, #4

080038be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c0:	d3fb      	bcc.n	80038ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80038c2:	f7ff ffe3 	bl	800388c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038c6:	f002 ffcf 	bl	8006868 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038ca:	f7ff fc41 	bl	8003150 <main>

080038ce <LoopForever>:

LoopForever:
    b LoopForever
 80038ce:	e7fe      	b.n	80038ce <LoopForever>
  ldr   r0, =_estack
 80038d0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80038d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80038dc:	08009ffc 	.word	0x08009ffc
  ldr r2, =_sbss
 80038e0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80038e4:	200002e8 	.word	0x200002e8

080038e8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038e8:	e7fe      	b.n	80038e8 <ADC1_COMP_IRQHandler>

080038ea <BMX160_write_byte>:
 return:     result of API execution status
 retval Zero Success
 retval other than Zero Error
 Info:
 ******************************************************************************/
static uint8_t BMX160_write_byte(bmx160_dev *dev, uint8_t reg, uint8_t value) {
 80038ea:	b590      	push	{r4, r7, lr}
 80038ec:	b089      	sub	sp, #36	; 0x24
 80038ee:	af04      	add	r7, sp, #16
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	0008      	movs	r0, r1
 80038f4:	0011      	movs	r1, r2
 80038f6:	1cfb      	adds	r3, r7, #3
 80038f8:	1c02      	adds	r2, r0, #0
 80038fa:	701a      	strb	r2, [r3, #0]
 80038fc:	1cbb      	adds	r3, r7, #2
 80038fe:	1c0a      	adds	r2, r1, #0
 8003900:	701a      	strb	r2, [r3, #0]
	uint8_t buf = value;
 8003902:	240f      	movs	r4, #15
 8003904:	193b      	adds	r3, r7, r4
 8003906:	1cba      	adds	r2, r7, #2
 8003908:	7812      	ldrb	r2, [r2, #0]
 800390a:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Write(dev->i2cHandle, (dev->address << 1), reg,
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6818      	ldr	r0, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	795b      	ldrb	r3, [r3, #5]
 8003914:	b29b      	uxth	r3, r3
 8003916:	18db      	adds	r3, r3, r3
 8003918:	b299      	uxth	r1, r3
 800391a:	1cfb      	adds	r3, r7, #3
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	b29a      	uxth	r2, r3
 8003920:	2320      	movs	r3, #32
 8003922:	9302      	str	r3, [sp, #8]
 8003924:	2301      	movs	r3, #1
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	193b      	adds	r3, r7, r4
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	2301      	movs	r3, #1
 800392e:	f000 fdbd 	bl	80044ac <HAL_I2C_Mem_Write>
 8003932:	0003      	movs	r3, r0
	MEMADDSIZE8, &buf, 1, BMX160_I2C_TIMEOUT_DURATION);
}
 8003934:	0018      	movs	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	b005      	add	sp, #20
 800393a:	bd90      	pop	{r4, r7, pc}

0800393c <BMX160_read_byte>:
 return:     result of API execution status
 retval Zero Success
 retval other than zero Error
 Info:		This API reads the data from the register, stores it in the data pointer passed by the user
 ******************************************************************************/
static uint8_t BMX160_read_byte(bmx160_dev *dev, uint8_t reg, uint8_t *data) {
 800393c:	b590      	push	{r4, r7, lr}
 800393e:	b08b      	sub	sp, #44	; 0x2c
 8003940:	af04      	add	r7, sp, #16
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	607a      	str	r2, [r7, #4]
 8003946:	240b      	movs	r4, #11
 8003948:	193b      	adds	r3, r7, r4
 800394a:	1c0a      	adds	r2, r1, #0
 800394c:	701a      	strb	r2, [r3, #0]
	uint8_t *buf = data;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	617b      	str	r3, [r7, #20]
	return HAL_I2C_Mem_Read(dev->i2cHandle, (dev->address << 1), reg,
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6818      	ldr	r0, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	795b      	ldrb	r3, [r3, #5]
 800395a:	b29b      	uxth	r3, r3
 800395c:	18db      	adds	r3, r3, r3
 800395e:	b299      	uxth	r1, r3
 8003960:	193b      	adds	r3, r7, r4
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	b29a      	uxth	r2, r3
 8003966:	2320      	movs	r3, #32
 8003968:	9302      	str	r3, [sp, #8]
 800396a:	2301      	movs	r3, #1
 800396c:	9301      	str	r3, [sp, #4]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	2301      	movs	r3, #1
 8003974:	f000 fec8 	bl	8004708 <HAL_I2C_Mem_Read>
 8003978:	0003      	movs	r3, r0
	MEMADDSIZE8, buf, 1, BMX160_I2C_TIMEOUT_DURATION);
}
 800397a:	0018      	movs	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	b007      	add	sp, #28
 8003980:	bd90      	pop	{r4, r7, pc}

08003982 <bmx160_wait_conf>:
 retval other than zero Error
 Info:		This API waits for the bit number given in bit_number in the register reg to become 0.
 After the number of loops in try has been reached, the API is quit with a timeout.
 ******************************************************************************/
static uint8_t bmx160_wait_conf(bmx160_dev *dev, uint8_t reg,
		uint8_t bit_number, uint8_t try) {
 8003982:	b590      	push	{r4, r7, lr}
 8003984:	b085      	sub	sp, #20
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
 800398a:	000c      	movs	r4, r1
 800398c:	0010      	movs	r0, r2
 800398e:	0019      	movs	r1, r3
 8003990:	1cfb      	adds	r3, r7, #3
 8003992:	1c22      	adds	r2, r4, #0
 8003994:	701a      	strb	r2, [r3, #0]
 8003996:	1cbb      	adds	r3, r7, #2
 8003998:	1c02      	adds	r2, r0, #0
 800399a:	701a      	strb	r2, [r3, #0]
 800399c:	1c7b      	adds	r3, r7, #1
 800399e:	1c0a      	adds	r2, r1, #0
 80039a0:	701a      	strb	r2, [r3, #0]
	uint8_t rslt;
	uint8_t read_data;
	while (try--) {
 80039a2:	e00b      	b.n	80039bc <bmx160_wait_conf+0x3a>
		rslt = BMX160_read_byte(dev, reg, &read_data);
 80039a4:	230f      	movs	r3, #15
 80039a6:	18fc      	adds	r4, r7, r3
 80039a8:	230e      	movs	r3, #14
 80039aa:	18fa      	adds	r2, r7, r3
 80039ac:	1cfb      	adds	r3, r7, #3
 80039ae:	7819      	ldrb	r1, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	0018      	movs	r0, r3
 80039b4:	f7ff ffc2 	bl	800393c <BMX160_read_byte>
 80039b8:	0003      	movs	r3, r0
 80039ba:	7023      	strb	r3, [r4, #0]
	while (try--) {
 80039bc:	1c7b      	adds	r3, r7, #1
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	1c7a      	adds	r2, r7, #1
 80039c2:	1e59      	subs	r1, r3, #1
 80039c4:	7011      	strb	r1, [r2, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1ec      	bne.n	80039a4 <bmx160_wait_conf+0x22>
		if ((rslt == BMX160_OK) && (read_data & (0 << bit_number))) {
			return rslt;
		}
	}
	if (try == 0) {
 80039ca:	1c7b      	adds	r3, r7, #1
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <bmx160_wait_conf+0x54>
		return BMX160_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e002      	b.n	80039dc <bmx160_wait_conf+0x5a>
	} else {
		return rslt;
 80039d6:	230f      	movs	r3, #15
 80039d8:	18fb      	adds	r3, r7, r3
 80039da:	781b      	ldrb	r3, [r3, #0]
	}
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b005      	add	sp, #20
 80039e2:	bd90      	pop	{r4, r7, pc}

080039e4 <bmx160_indirect_write_byte>:
 retval other than zero Error
 Info:		This API performs an indirect write operation.
 The data to be written is written into register 0x4F MAG_IF[3]
 ******************************************************************************/
static uint8_t bmx160_indirect_write_byte(bmx160_dev *dev, uint8_t reg,
		uint8_t value) {
 80039e4:	b5b0      	push	{r4, r5, r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	0008      	movs	r0, r1
 80039ee:	0011      	movs	r1, r2
 80039f0:	1cfb      	adds	r3, r7, #3
 80039f2:	1c02      	adds	r2, r0, #0
 80039f4:	701a      	strb	r2, [r3, #0]
 80039f6:	1cbb      	adds	r3, r7, #2
 80039f8:	1c0a      	adds	r2, r1, #0
 80039fa:	701a      	strb	r2, [r3, #0]
	uint8_t rslt;
	rslt = BMX160_write_byte(dev, BMX160_MAG_IF3_WRITE_DATA_ADDR, value);
 80039fc:	250f      	movs	r5, #15
 80039fe:	197c      	adds	r4, r7, r5
 8003a00:	1cbb      	adds	r3, r7, #2
 8003a02:	781a      	ldrb	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	214f      	movs	r1, #79	; 0x4f
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f7ff ff6e 	bl	80038ea <BMX160_write_byte>
 8003a0e:	0003      	movs	r3, r0
 8003a10:	7023      	strb	r3, [r4, #0]
	if (rslt == BMX160_OK) {
 8003a12:	197b      	adds	r3, r7, r5
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d109      	bne.n	8003a2e <bmx160_indirect_write_byte+0x4a>
		rslt = BMX160_write_byte(dev, BMX160_MAG_IF2_WRITE_ADDR_ADDR, reg);
 8003a1a:	197c      	adds	r4, r7, r5
 8003a1c:	1cfb      	adds	r3, r7, #3
 8003a1e:	781a      	ldrb	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	214e      	movs	r1, #78	; 0x4e
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7ff ff60 	bl	80038ea <BMX160_write_byte>
 8003a2a:	0003      	movs	r3, r0
 8003a2c:	7023      	strb	r3, [r4, #0]
	}
	if (rslt == BMX160_OK) {
 8003a2e:	250f      	movs	r5, #15
 8003a30:	197b      	adds	r3, r7, r5
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10f      	bne.n	8003a58 <bmx160_indirect_write_byte+0x74>
		rslt = bmx160_wait_conf(dev, BMX160_STATUS_ADDR,
 8003a38:	197c      	adds	r4, r7, r5
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	2364      	movs	r3, #100	; 0x64
 8003a3e:	2202      	movs	r2, #2
 8003a40:	211b      	movs	r1, #27
 8003a42:	f7ff ff9e 	bl	8003982 <bmx160_wait_conf>
 8003a46:	0003      	movs	r3, r0
 8003a48:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_MAN_OP_BIT_NUMBER, BMX160_MAG_WAIT_STATUS);
		printf("\nrslt: %d\r", rslt);
 8003a4a:	197b      	adds	r3, r7, r5
 8003a4c:	781a      	ldrb	r2, [r3, #0]
 8003a4e:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <bmx160_indirect_write_byte+0x84>)
 8003a50:	0011      	movs	r1, r2
 8003a52:	0018      	movs	r0, r3
 8003a54:	f003 fba2 	bl	800719c <iprintf>
	}
	return rslt;
 8003a58:	230f      	movs	r3, #15
 8003a5a:	18fb      	adds	r3, r7, r3
 8003a5c:	781b      	ldrb	r3, [r3, #0]
}
 8003a5e:	0018      	movs	r0, r3
 8003a60:	46bd      	mov	sp, r7
 8003a62:	b004      	add	sp, #16
 8003a64:	bdb0      	pop	{r4, r5, r7, pc}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	08009a20 	.word	0x08009a20

08003a6c <bmx160_if_init>:
 return:     Result of API execution status
 retval Zero Success
 retval other than zero Error
 Info:		-
 ******************************************************************************/
uint8_t bmx160_if_init(bmx160_dev *dev, I2C_HandleTypeDef *i2c_handle) {
 8003a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
	uint8_t rslt;
	uint8_t chip_id;
	uint8_t try = 3;
 8003a76:	230f      	movs	r3, #15
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	701a      	strb	r2, [r3, #0]
	dev->address = BMX160_ADDR_I2C;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2268      	movs	r2, #104	; 0x68
 8003a82:	715a      	strb	r2, [r3, #5]
	dev->i2cHandle = i2c_handle;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	601a      	str	r2, [r3, #0]
	while ((try--) && (dev->chip_id != BMX160_CHIP_ID)) {
 8003a8a:	e017      	b.n	8003abc <bmx160_if_init+0x50>
		rslt = BMX160_read_byte(dev, BMX160_CHIP_ID_ADDR, &chip_id);
 8003a8c:	260e      	movs	r6, #14
 8003a8e:	19bc      	adds	r4, r7, r6
 8003a90:	250d      	movs	r5, #13
 8003a92:	197a      	adds	r2, r7, r5
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2100      	movs	r1, #0
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f7ff ff4f 	bl	800393c <BMX160_read_byte>
 8003a9e:	0003      	movs	r3, r0
 8003aa0:	7023      	strb	r3, [r4, #0]

		if ((rslt == BMX160_OK) && (chip_id == BMX160_CHIP_ID)) {
 8003aa2:	19bb      	adds	r3, r7, r6
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d108      	bne.n	8003abc <bmx160_if_init+0x50>
 8003aaa:	197b      	adds	r3, r7, r5
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	2bd8      	cmp	r3, #216	; 0xd8
 8003ab0:	d104      	bne.n	8003abc <bmx160_if_init+0x50>
			dev->chip_id = chip_id;
 8003ab2:	197b      	adds	r3, r7, r5
 8003ab4:	781a      	ldrb	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	711a      	strb	r2, [r3, #4]
			break;
 8003aba:	e00b      	b.n	8003ad4 <bmx160_if_init+0x68>
	while ((try--) && (dev->chip_id != BMX160_CHIP_ID)) {
 8003abc:	220f      	movs	r2, #15
 8003abe:	18bb      	adds	r3, r7, r2
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	18ba      	adds	r2, r7, r2
 8003ac4:	1e59      	subs	r1, r3, #1
 8003ac6:	7011      	strb	r1, [r2, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <bmx160_if_init+0x68>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	791b      	ldrb	r3, [r3, #4]
 8003ad0:	2bd8      	cmp	r3, #216	; 0xd8
 8003ad2:	d1db      	bne.n	8003a8c <bmx160_if_init+0x20>
		}
	}
	rslt = bmx160_soft_reset(dev);
 8003ad4:	250e      	movs	r5, #14
 8003ad6:	197c      	adds	r4, r7, r5
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	0018      	movs	r0, r3
 8003adc:	f000 f808 	bl	8003af0 <bmx160_soft_reset>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	7023      	strb	r3, [r4, #0]
	return rslt;
 8003ae4:	197b      	adds	r3, r7, r5
 8003ae6:	781b      	ldrb	r3, [r3, #0]
}
 8003ae8:	0018      	movs	r0, r3
 8003aea:	46bd      	mov	sp, r7
 8003aec:	b005      	add	sp, #20
 8003aee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003af0 <bmx160_soft_reset>:
 retval other than zero Error
 Info:		 It triggers a reset including a reboot. Other values are ignored.
 Following a delay, all user configuration settings are overwritten with their
 default state or the setting stored in the NVM, wherever applicable.
 ******************************************************************************/
uint8_t bmx160_soft_reset(bmx160_dev *dev) {
 8003af0:	b5b0      	push	{r4, r5, r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	uint8_t rslt;
	rslt = BMX160_write_byte(dev, BMX160_COMMAND_REG_ADDR,
 8003af8:	250f      	movs	r5, #15
 8003afa:	197c      	adds	r4, r7, r5
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	22b6      	movs	r2, #182	; 0xb6
 8003b00:	217e      	movs	r1, #126	; 0x7e
 8003b02:	0018      	movs	r0, r3
 8003b04:	f7ff fef1 	bl	80038ea <BMX160_write_byte>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	7023      	strb	r3, [r4, #0]
	BMX160_SOFT_RESET_CMD);
	HAL_Delay(BMX160_SOFT_RESET_DELAY_MS);
 8003b0c:	2005      	movs	r0, #5
 8003b0e:	f000 f9e9 	bl	8003ee4 <HAL_Delay>
	return rslt;
 8003b12:	197b      	adds	r3, r7, r5
 8003b14:	781b      	ldrb	r3, [r3, #0]
}
 8003b16:	0018      	movs	r0, r3
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	b004      	add	sp, #16
 8003b1c:	bdb0      	pop	{r4, r5, r7, pc}

08003b1e <bmx160_mag_init>:
 retval Zero Success
 retval other than zero Error
 Info:		This API initializes the sensor acc. to datasheet p.25
 initialize magnetometer to low power preset at 12.5Hz and enable magnetometer interface data mode
 ******************************************************************************/
uint8_t bmx160_mag_init(bmx160_dev *dev) {
 8003b1e:	b5b0      	push	{r4, r5, r7, lr}
 8003b20:	b084      	sub	sp, #16
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
	uint8_t rslt;
// mag if to normal mode
	rslt = BMX160_write_byte(dev, BMX160_COMMAND_REG_ADDR,
 8003b26:	250f      	movs	r5, #15
 8003b28:	197c      	adds	r4, r7, r5
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2219      	movs	r2, #25
 8003b2e:	217e      	movs	r1, #126	; 0x7e
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7ff feda 	bl	80038ea <BMX160_write_byte>
 8003b36:	0003      	movs	r3, r0
 8003b38:	7023      	strb	r3, [r4, #0]
	BMX160_MAG_NORMAL_MODE);

	if (rslt == BMX160_OK) {
 8003b3a:	197b      	adds	r3, r7, r5
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d102      	bne.n	8003b48 <bmx160_mag_init+0x2a>
		HAL_Delay(BMX160_WAIT_ONE_MS);
 8003b42:	2001      	movs	r0, #1
 8003b44:	f000 f9ce 	bl	8003ee4 <HAL_Delay>
	}
// mag if to setup mode and mag-offset to maximum offset
	if (rslt == BMX160_OK) {
 8003b48:	220f      	movs	r2, #15
 8003b4a:	18bb      	adds	r3, r7, r2
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d108      	bne.n	8003b64 <bmx160_mag_init+0x46>
		rslt = BMX160_write_byte(dev, BMX160_MAG_IF0_ADDR,
 8003b52:	18bc      	adds	r4, r7, r2
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2280      	movs	r2, #128	; 0x80
 8003b58:	214c      	movs	r1, #76	; 0x4c
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f7ff fec5 	bl	80038ea <BMX160_write_byte>
 8003b60:	0003      	movs	r3, r0
 8003b62:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_SETUP_MODE_EN_MSK);
	}
// indirect write 0x01 to mag register 0x4B, put mag into sleep mode
	if (rslt == BMX160_OK) {
 8003b64:	220f      	movs	r2, #15
 8003b66:	18bb      	adds	r3, r7, r2
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d108      	bne.n	8003b80 <bmx160_mag_init+0x62>
		rslt = bmx160_indirect_write_byte(dev, 0x4B, 0x01);
 8003b6e:	18bc      	adds	r4, r7, r2
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	214b      	movs	r1, #75	; 0x4b
 8003b76:	0018      	movs	r0, r3
 8003b78:	f7ff ff34 	bl	80039e4 <bmx160_indirect_write_byte>
 8003b7c:	0003      	movs	r3, r0
 8003b7e:	7023      	strb	r3, [r4, #0]
	}
// indirect set of low power preset for repxy, temp. on high accuracy *WATCH OUT*
	if (rslt == BMX160_OK) {
 8003b80:	220f      	movs	r2, #15
 8003b82:	18bb      	adds	r3, r7, r2
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d108      	bne.n	8003b9c <bmx160_mag_init+0x7e>
		rslt = bmx160_indirect_write_byte(dev, BMX160_INT_ENABLE_1_ADDR,
 8003b8a:	18bc      	adds	r4, r7, r2
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2217      	movs	r2, #23
 8003b90:	2151      	movs	r1, #81	; 0x51
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff ff26 	bl	80039e4 <bmx160_indirect_write_byte>
 8003b98:	0003      	movs	r3, r0
 8003b9a:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_REPXY_HIGH_ACCURACY_PRESET);
	}
// indirect set of regular preset for repz, temp. on high accuracy *WATCH OUT*
	if (rslt == BMX160_OK) {
 8003b9c:	220f      	movs	r2, #15
 8003b9e:	18bb      	adds	r3, r7, r2
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d108      	bne.n	8003bb8 <bmx160_mag_init+0x9a>
		rslt = bmx160_indirect_write_byte(dev, BMX160_INT_ENABLE_2_ADDR,
 8003ba6:	18bc      	adds	r4, r7, r2
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2252      	movs	r2, #82	; 0x52
 8003bac:	2152      	movs	r1, #82	; 0x52
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f7ff ff18 	bl	80039e4 <bmx160_indirect_write_byte>
 8003bb4:	0003      	movs	r3, r0
 8003bb6:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_REPZ_HIGH_ACCURACY_PRESET);
	}
// prepare MAG_IF[1-3] for mag_if data mode
	if (rslt == BMX160_OK) {
 8003bb8:	220f      	movs	r2, #15
 8003bba:	18bb      	adds	r3, r7, r2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d106      	bne.n	8003bd0 <bmx160_mag_init+0xb2>
		rslt = bmx160_mag_setup2datamode(dev);
 8003bc2:	18bc      	adds	r4, r7, r2
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f000 f83b 	bl	8003c42 <bmx160_mag_setup2datamode>
 8003bcc:	0003      	movs	r3, r0
 8003bce:	7023      	strb	r3, [r4, #0]
	}
// set output data rate ODR to 12.5 Hz
	if (rslt == BMX160_OK) {
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	18bb      	adds	r3, r7, r2
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d108      	bne.n	8003bec <bmx160_mag_init+0xce>
		rslt = BMX160_write_byte(dev, BMX160_MAG_CONF_ADDR,
 8003bda:	18bc      	adds	r4, r7, r2
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2205      	movs	r2, #5
 8003be0:	2144      	movs	r1, #68	; 0x44
 8003be2:	0018      	movs	r0, r3
 8003be4:	f7ff fe81 	bl	80038ea <BMX160_write_byte>
 8003be8:	0003      	movs	r3, r0
 8003bea:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_ODR_12_5HZ);
	}
// mag_if data mode and maximum offset
	if (rslt == BMX160_OK) {
 8003bec:	220f      	movs	r2, #15
 8003bee:	18bb      	adds	r3, r7, r2
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d108      	bne.n	8003c08 <bmx160_mag_init+0xea>
		rslt = BMX160_write_byte(dev, BMX160_MAG_IF0_ADDR,
 8003bf6:	18bc      	adds	r4, r7, r2
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	214c      	movs	r1, #76	; 0x4c
 8003bfe:	0018      	movs	r0, r3
 8003c00:	f7ff fe73 	bl	80038ea <BMX160_write_byte>
 8003c04:	0003      	movs	r3, r0
 8003c06:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_DATA_MODE_EN_MSK);
	}
// put mag_if to low power mode
	if (rslt == BMX160_OK) {
 8003c08:	220f      	movs	r2, #15
 8003c0a:	18bb      	adds	r3, r7, r2
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d108      	bne.n	8003c24 <bmx160_mag_init+0x106>
		rslt = BMX160_write_byte(dev, BMX160_COMMAND_REG_ADDR,
 8003c12:	18bc      	adds	r4, r7, r2
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	221a      	movs	r2, #26
 8003c18:	217e      	movs	r1, #126	; 0x7e
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f7ff fe65 	bl	80038ea <BMX160_write_byte>
 8003c20:	0003      	movs	r3, r0
 8003c22:	7023      	strb	r3, [r4, #0]
		BMX160_MAG_LOWPOWER_MODE);
	}
// delay to make sure all the settings are stored
	if (rslt == BMX160_OK) {
 8003c24:	230f      	movs	r3, #15
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d102      	bne.n	8003c34 <bmx160_mag_init+0x116>
		HAL_Delay(BMX160_WAIT_ONE_MS);
 8003c2e:	2001      	movs	r0, #1
 8003c30:	f000 f958 	bl	8003ee4 <HAL_Delay>
	}
	return rslt;
 8003c34:	230f      	movs	r3, #15
 8003c36:	18fb      	adds	r3, r7, r3
 8003c38:	781b      	ldrb	r3, [r3, #0]
}
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	b004      	add	sp, #16
 8003c40:	bdb0      	pop	{r4, r5, r7, pc}

08003c42 <bmx160_mag_setup2datamode>:
 return:     Result of API execution status
 retval Zero Success
 retval other than zero Error
 Info:		 see also datasheet p.24
 ******************************************************************************/
uint8_t bmx160_mag_setup2datamode(bmx160_dev *dev) {
 8003c42:	b5b0      	push	{r4, r5, r7, lr}
 8003c44:	b084      	sub	sp, #16
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
	uint8_t rslt;
	rslt = BMX160_write_byte(dev, BMX160_MAG_IF3_WRITE_DATA_ADDR, 0x02);
 8003c4a:	250f      	movs	r5, #15
 8003c4c:	197c      	adds	r4, r7, r5
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	214f      	movs	r1, #79	; 0x4f
 8003c54:	0018      	movs	r0, r3
 8003c56:	f7ff fe48 	bl	80038ea <BMX160_write_byte>
 8003c5a:	0003      	movs	r3, r0
 8003c5c:	7023      	strb	r3, [r4, #0]
	if (rslt == BMX160_OK) {
 8003c5e:	197b      	adds	r3, r7, r5
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d108      	bne.n	8003c78 <bmx160_mag_setup2datamode+0x36>
		rslt = BMX160_write_byte(dev, BMX160_MAG_IF2_WRITE_ADDR_ADDR, 0x4C);
 8003c66:	197c      	adds	r4, r7, r5
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	224c      	movs	r2, #76	; 0x4c
 8003c6c:	214e      	movs	r1, #78	; 0x4e
 8003c6e:	0018      	movs	r0, r3
 8003c70:	f7ff fe3b 	bl	80038ea <BMX160_write_byte>
 8003c74:	0003      	movs	r3, r0
 8003c76:	7023      	strb	r3, [r4, #0]
	}
	if (rslt == BMX160_OK) {
 8003c78:	220f      	movs	r2, #15
 8003c7a:	18bb      	adds	r3, r7, r2
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d108      	bne.n	8003c94 <bmx160_mag_setup2datamode+0x52>
		rslt = BMX160_write_byte(dev, BMX160_MAG_IF1_READ_ADDR_ADDR, 0x42);
 8003c82:	18bc      	adds	r4, r7, r2
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2242      	movs	r2, #66	; 0x42
 8003c88:	214d      	movs	r1, #77	; 0x4d
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f7ff fe2d 	bl	80038ea <BMX160_write_byte>
 8003c90:	0003      	movs	r3, r0
 8003c92:	7023      	strb	r3, [r4, #0]
	}
	return rslt;
 8003c94:	230f      	movs	r3, #15
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	781b      	ldrb	r3, [r3, #0]
}
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	b004      	add	sp, #16
 8003ca0:	bdb0      	pop	{r4, r5, r7, pc}

08003ca2 <bmx160_mag_read_data>:
 retval Zero Success
 retval other than zero Error
 Info:		 see also datasheet p.24
 ******************************************************************************/
uint8_t bmx160_mag_read_data(bmx160_dev *dev, uint16_t *data_x,
		uint16_t *data_y, uint16_t *data_z) {
 8003ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ca4:	b089      	sub	sp, #36	; 0x24
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	60f8      	str	r0, [r7, #12]
 8003caa:	60b9      	str	r1, [r7, #8]
 8003cac:	607a      	str	r2, [r7, #4]
 8003cae:	603b      	str	r3, [r7, #0]
	uint8_t rslt;
	uint8_t reg_status;
	uint8_t mag_x[2] = { 0, 0 };
 8003cb0:	261c      	movs	r6, #28
 8003cb2:	19bb      	adds	r3, r7, r6
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	801a      	strh	r2, [r3, #0]
	uint8_t mag_y[2] = { 0, 0 };
 8003cb8:	2318      	movs	r3, #24
 8003cba:	18fb      	adds	r3, r7, r3
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	801a      	strh	r2, [r3, #0]
	uint8_t mag_z[2] = { 0, 0 };
 8003cc0:	2314      	movs	r3, #20
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	801a      	strh	r2, [r3, #0]
// check if data is ready
	rslt = BMX160_read_byte(dev, BMX160_STATUS_ADDR, &reg_status);
 8003cc8:	251f      	movs	r5, #31
 8003cca:	197c      	adds	r4, r7, r5
 8003ccc:	231e      	movs	r3, #30
 8003cce:	18fa      	adds	r2, r7, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	211b      	movs	r1, #27
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	f7ff fe31 	bl	800393c <BMX160_read_byte>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	7023      	strb	r3, [r4, #0]
	if ((rslt == BMX160_OK) && (reg_status & BMX160_MAG_DATA_RDY_MSK)) {
 8003cde:	0029      	movs	r1, r5
 8003ce0:	187b      	adds	r3, r7, r1
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d000      	beq.n	8003cea <bmx160_mag_read_data+0x48>
 8003ce8:	e084      	b.n	8003df4 <bmx160_mag_read_data+0x152>
 8003cea:	231e      	movs	r3, #30
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	001a      	movs	r2, r3
 8003cf2:	2320      	movs	r3, #32
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d100      	bne.n	8003cfa <bmx160_mag_read_data+0x58>
 8003cf8:	e07c      	b.n	8003df4 <bmx160_mag_read_data+0x152>
		// read each magnetometer register (2 per channel)
		rslt = BMX160_read_byte(dev, BMX160_MAG_X_DATA_LSB_ADDR, &mag_x[0]);
 8003cfa:	000d      	movs	r5, r1
 8003cfc:	187c      	adds	r4, r7, r1
 8003cfe:	19ba      	adds	r2, r7, r6
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2104      	movs	r1, #4
 8003d04:	0018      	movs	r0, r3
 8003d06:	f7ff fe19 	bl	800393c <BMX160_read_byte>
 8003d0a:	0003      	movs	r3, r0
 8003d0c:	7023      	strb	r3, [r4, #0]
		if (rslt == BMX160_OK) {
 8003d0e:	197b      	adds	r3, r7, r5
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d109      	bne.n	8003d2a <bmx160_mag_read_data+0x88>
			rslt = BMX160_read_byte(dev, BMX160_MAG_X_DATA_MSB_ADDR, &mag_x[1]);
 8003d16:	197c      	adds	r4, r7, r5
 8003d18:	19bb      	adds	r3, r7, r6
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2105      	movs	r1, #5
 8003d20:	0018      	movs	r0, r3
 8003d22:	f7ff fe0b 	bl	800393c <BMX160_read_byte>
 8003d26:	0003      	movs	r3, r0
 8003d28:	7023      	strb	r3, [r4, #0]
		}
		if (rslt == BMX160_OK) {
 8003d2a:	221f      	movs	r2, #31
 8003d2c:	18bb      	adds	r3, r7, r2
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d109      	bne.n	8003d48 <bmx160_mag_read_data+0xa6>
			rslt = BMX160_read_byte(dev, BMX160_MAG_Y_DATA_LSB_ADDR, &mag_y[0]);
 8003d34:	18bc      	adds	r4, r7, r2
 8003d36:	2318      	movs	r3, #24
 8003d38:	18fa      	adds	r2, r7, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2106      	movs	r1, #6
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f7ff fdfc 	bl	800393c <BMX160_read_byte>
 8003d44:	0003      	movs	r3, r0
 8003d46:	7023      	strb	r3, [r4, #0]
		}
		if (rslt == BMX160_OK) {
 8003d48:	221f      	movs	r2, #31
 8003d4a:	18bb      	adds	r3, r7, r2
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10a      	bne.n	8003d68 <bmx160_mag_read_data+0xc6>
			rslt = BMX160_read_byte(dev, BMX160_MAG_Y_DATA_MSB_ADDR, &mag_y[1]);
 8003d52:	18bc      	adds	r4, r7, r2
 8003d54:	2318      	movs	r3, #24
 8003d56:	18fb      	adds	r3, r7, r3
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2107      	movs	r1, #7
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f7ff fdec 	bl	800393c <BMX160_read_byte>
 8003d64:	0003      	movs	r3, r0
 8003d66:	7023      	strb	r3, [r4, #0]
		}
		if (rslt == BMX160_OK) {
 8003d68:	221f      	movs	r2, #31
 8003d6a:	18bb      	adds	r3, r7, r2
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d109      	bne.n	8003d86 <bmx160_mag_read_data+0xe4>
			rslt = BMX160_read_byte(dev, BMX160_MAG_Z_DATA_LSB_ADDR, &mag_z[0]);
 8003d72:	18bc      	adds	r4, r7, r2
 8003d74:	2314      	movs	r3, #20
 8003d76:	18fa      	adds	r2, r7, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2108      	movs	r1, #8
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f7ff fddd 	bl	800393c <BMX160_read_byte>
 8003d82:	0003      	movs	r3, r0
 8003d84:	7023      	strb	r3, [r4, #0]
		}
		if (rslt == BMX160_OK) {
 8003d86:	221f      	movs	r2, #31
 8003d88:	18bb      	adds	r3, r7, r2
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d10a      	bne.n	8003da6 <bmx160_mag_read_data+0x104>
			rslt = BMX160_read_byte(dev, BMX160_MAG_Z_DATA_MSB_ADDR, &mag_z[1]);
 8003d90:	18bc      	adds	r4, r7, r2
 8003d92:	2314      	movs	r3, #20
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2109      	movs	r1, #9
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f7ff fdcd 	bl	800393c <BMX160_read_byte>
 8003da2:	0003      	movs	r3, r0
 8003da4:	7023      	strb	r3, [r4, #0]
		}
		*data_x = (int16_t) ((mag_x[1] << 8) | (mag_x[0]));
 8003da6:	211c      	movs	r1, #28
 8003da8:	187b      	adds	r3, r7, r1
 8003daa:	785b      	ldrb	r3, [r3, #1]
 8003dac:	021b      	lsls	r3, r3, #8
 8003dae:	b21a      	sxth	r2, r3
 8003db0:	187b      	adds	r3, r7, r1
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	b21b      	sxth	r3, r3
 8003db6:	4313      	orrs	r3, r2
 8003db8:	b21b      	sxth	r3, r3
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	801a      	strh	r2, [r3, #0]
		*data_y = (int16_t) ((mag_y[1] << 8) | (mag_y[0]));
 8003dc0:	2118      	movs	r1, #24
 8003dc2:	187b      	adds	r3, r7, r1
 8003dc4:	785b      	ldrb	r3, [r3, #1]
 8003dc6:	021b      	lsls	r3, r3, #8
 8003dc8:	b21a      	sxth	r2, r3
 8003dca:	187b      	adds	r3, r7, r1
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	b21b      	sxth	r3, r3
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	b21b      	sxth	r3, r3
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	801a      	strh	r2, [r3, #0]
		*data_z = (int16_t) ((mag_z[1] << 8) | (mag_z[0]));
 8003dda:	2114      	movs	r1, #20
 8003ddc:	187b      	adds	r3, r7, r1
 8003dde:	785b      	ldrb	r3, [r3, #1]
 8003de0:	021b      	lsls	r3, r3, #8
 8003de2:	b21a      	sxth	r2, r3
 8003de4:	187b      	adds	r3, r7, r1
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	b21b      	sxth	r3, r3
 8003dea:	4313      	orrs	r3, r2
 8003dec:	b21b      	sxth	r3, r3
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	801a      	strh	r2, [r3, #0]
	}

	return rslt;
 8003df4:	231f      	movs	r3, #31
 8003df6:	18fb      	adds	r3, r7, r3
 8003df8:	781b      	ldrb	r3, [r3, #0]
}
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	b009      	add	sp, #36	; 0x24
 8003e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003e04 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e0a:	1dfb      	adds	r3, r7, #7
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003e10:	4b0b      	ldr	r3, [pc, #44]	; (8003e40 <HAL_Init+0x3c>)
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <HAL_Init+0x3c>)
 8003e16:	2140      	movs	r1, #64	; 0x40
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e1c:	2003      	movs	r0, #3
 8003e1e:	f000 f811 	bl	8003e44 <HAL_InitTick>
 8003e22:	1e03      	subs	r3, r0, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003e26:	1dfb      	adds	r3, r7, #7
 8003e28:	2201      	movs	r2, #1
 8003e2a:	701a      	strb	r2, [r3, #0]
 8003e2c:	e001      	b.n	8003e32 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003e2e:	f7ff fbbd 	bl	80035ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e32:	1dfb      	adds	r3, r7, #7
 8003e34:	781b      	ldrb	r3, [r3, #0]
}
 8003e36:	0018      	movs	r0, r3
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	b002      	add	sp, #8
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	40022000 	.word	0x40022000

08003e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e4c:	4b14      	ldr	r3, [pc, #80]	; (8003ea0 <HAL_InitTick+0x5c>)
 8003e4e:	681c      	ldr	r4, [r3, #0]
 8003e50:	4b14      	ldr	r3, [pc, #80]	; (8003ea4 <HAL_InitTick+0x60>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	0019      	movs	r1, r3
 8003e56:	23fa      	movs	r3, #250	; 0xfa
 8003e58:	0098      	lsls	r0, r3, #2
 8003e5a:	f7fc f971 	bl	8000140 <__udivsi3>
 8003e5e:	0003      	movs	r3, r0
 8003e60:	0019      	movs	r1, r3
 8003e62:	0020      	movs	r0, r4
 8003e64:	f7fc f96c 	bl	8000140 <__udivsi3>
 8003e68:	0003      	movs	r3, r0
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f000 f905 	bl	800407a <HAL_SYSTICK_Config>
 8003e70:	1e03      	subs	r3, r0, #0
 8003e72:	d001      	beq.n	8003e78 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e00f      	b.n	8003e98 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b03      	cmp	r3, #3
 8003e7c:	d80b      	bhi.n	8003e96 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e7e:	6879      	ldr	r1, [r7, #4]
 8003e80:	2301      	movs	r3, #1
 8003e82:	425b      	negs	r3, r3
 8003e84:	2200      	movs	r2, #0
 8003e86:	0018      	movs	r0, r3
 8003e88:	f000 f8e2 	bl	8004050 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e8c:	4b06      	ldr	r3, [pc, #24]	; (8003ea8 <HAL_InitTick+0x64>)
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	e000      	b.n	8003e98 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b003      	add	sp, #12
 8003e9e:	bd90      	pop	{r4, r7, pc}
 8003ea0:	20000000 	.word	0x20000000
 8003ea4:	20000008 	.word	0x20000008
 8003ea8:	20000004 	.word	0x20000004

08003eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003eb0:	4b05      	ldr	r3, [pc, #20]	; (8003ec8 <HAL_IncTick+0x1c>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	001a      	movs	r2, r3
 8003eb6:	4b05      	ldr	r3, [pc, #20]	; (8003ecc <HAL_IncTick+0x20>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	18d2      	adds	r2, r2, r3
 8003ebc:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <HAL_IncTick+0x20>)
 8003ebe:	601a      	str	r2, [r3, #0]
}
 8003ec0:	46c0      	nop			; (mov r8, r8)
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	46c0      	nop			; (mov r8, r8)
 8003ec8:	20000008 	.word	0x20000008
 8003ecc:	200002d4 	.word	0x200002d4

08003ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8003ed4:	4b02      	ldr	r3, [pc, #8]	; (8003ee0 <HAL_GetTick+0x10>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
}
 8003ed8:	0018      	movs	r0, r3
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	200002d4 	.word	0x200002d4

08003ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003eec:	f7ff fff0 	bl	8003ed0 <HAL_GetTick>
 8003ef0:	0003      	movs	r3, r0
 8003ef2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	3301      	adds	r3, #1
 8003efc:	d005      	beq.n	8003f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003efe:	4b0a      	ldr	r3, [pc, #40]	; (8003f28 <HAL_Delay+0x44>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	001a      	movs	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	189b      	adds	r3, r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f0a:	46c0      	nop			; (mov r8, r8)
 8003f0c:	f7ff ffe0 	bl	8003ed0 <HAL_GetTick>
 8003f10:	0002      	movs	r2, r0
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d8f7      	bhi.n	8003f0c <HAL_Delay+0x28>
  {
  }
}
 8003f1c:	46c0      	nop			; (mov r8, r8)
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b004      	add	sp, #16
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	20000008 	.word	0x20000008

08003f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f2c:	b590      	push	{r4, r7, lr}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	0002      	movs	r2, r0
 8003f34:	6039      	str	r1, [r7, #0]
 8003f36:	1dfb      	adds	r3, r7, #7
 8003f38:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003f3a:	1dfb      	adds	r3, r7, #7
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b7f      	cmp	r3, #127	; 0x7f
 8003f40:	d828      	bhi.n	8003f94 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f42:	4a2f      	ldr	r2, [pc, #188]	; (8004000 <__NVIC_SetPriority+0xd4>)
 8003f44:	1dfb      	adds	r3, r7, #7
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	b25b      	sxtb	r3, r3
 8003f4a:	089b      	lsrs	r3, r3, #2
 8003f4c:	33c0      	adds	r3, #192	; 0xc0
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	589b      	ldr	r3, [r3, r2]
 8003f52:	1dfa      	adds	r2, r7, #7
 8003f54:	7812      	ldrb	r2, [r2, #0]
 8003f56:	0011      	movs	r1, r2
 8003f58:	2203      	movs	r2, #3
 8003f5a:	400a      	ands	r2, r1
 8003f5c:	00d2      	lsls	r2, r2, #3
 8003f5e:	21ff      	movs	r1, #255	; 0xff
 8003f60:	4091      	lsls	r1, r2
 8003f62:	000a      	movs	r2, r1
 8003f64:	43d2      	mvns	r2, r2
 8003f66:	401a      	ands	r2, r3
 8003f68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	019b      	lsls	r3, r3, #6
 8003f6e:	22ff      	movs	r2, #255	; 0xff
 8003f70:	401a      	ands	r2, r3
 8003f72:	1dfb      	adds	r3, r7, #7
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	0018      	movs	r0, r3
 8003f78:	2303      	movs	r3, #3
 8003f7a:	4003      	ands	r3, r0
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f80:	481f      	ldr	r0, [pc, #124]	; (8004000 <__NVIC_SetPriority+0xd4>)
 8003f82:	1dfb      	adds	r3, r7, #7
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	b25b      	sxtb	r3, r3
 8003f88:	089b      	lsrs	r3, r3, #2
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	33c0      	adds	r3, #192	; 0xc0
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003f92:	e031      	b.n	8003ff8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003f94:	4a1b      	ldr	r2, [pc, #108]	; (8004004 <__NVIC_SetPriority+0xd8>)
 8003f96:	1dfb      	adds	r3, r7, #7
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	0019      	movs	r1, r3
 8003f9c:	230f      	movs	r3, #15
 8003f9e:	400b      	ands	r3, r1
 8003fa0:	3b08      	subs	r3, #8
 8003fa2:	089b      	lsrs	r3, r3, #2
 8003fa4:	3306      	adds	r3, #6
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	18d3      	adds	r3, r2, r3
 8003faa:	3304      	adds	r3, #4
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	1dfa      	adds	r2, r7, #7
 8003fb0:	7812      	ldrb	r2, [r2, #0]
 8003fb2:	0011      	movs	r1, r2
 8003fb4:	2203      	movs	r2, #3
 8003fb6:	400a      	ands	r2, r1
 8003fb8:	00d2      	lsls	r2, r2, #3
 8003fba:	21ff      	movs	r1, #255	; 0xff
 8003fbc:	4091      	lsls	r1, r2
 8003fbe:	000a      	movs	r2, r1
 8003fc0:	43d2      	mvns	r2, r2
 8003fc2:	401a      	ands	r2, r3
 8003fc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	019b      	lsls	r3, r3, #6
 8003fca:	22ff      	movs	r2, #255	; 0xff
 8003fcc:	401a      	ands	r2, r3
 8003fce:	1dfb      	adds	r3, r7, #7
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	4003      	ands	r3, r0
 8003fd8:	00db      	lsls	r3, r3, #3
 8003fda:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003fdc:	4809      	ldr	r0, [pc, #36]	; (8004004 <__NVIC_SetPriority+0xd8>)
 8003fde:	1dfb      	adds	r3, r7, #7
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	001c      	movs	r4, r3
 8003fe4:	230f      	movs	r3, #15
 8003fe6:	4023      	ands	r3, r4
 8003fe8:	3b08      	subs	r3, #8
 8003fea:	089b      	lsrs	r3, r3, #2
 8003fec:	430a      	orrs	r2, r1
 8003fee:	3306      	adds	r3, #6
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	18c3      	adds	r3, r0, r3
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	601a      	str	r2, [r3, #0]
}
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b003      	add	sp, #12
 8003ffe:	bd90      	pop	{r4, r7, pc}
 8004000:	e000e100 	.word	0xe000e100
 8004004:	e000ed00 	.word	0xe000ed00

08004008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	1e5a      	subs	r2, r3, #1
 8004014:	2380      	movs	r3, #128	; 0x80
 8004016:	045b      	lsls	r3, r3, #17
 8004018:	429a      	cmp	r2, r3
 800401a:	d301      	bcc.n	8004020 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800401c:	2301      	movs	r3, #1
 800401e:	e010      	b.n	8004042 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004020:	4b0a      	ldr	r3, [pc, #40]	; (800404c <SysTick_Config+0x44>)
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	3a01      	subs	r2, #1
 8004026:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004028:	2301      	movs	r3, #1
 800402a:	425b      	negs	r3, r3
 800402c:	2103      	movs	r1, #3
 800402e:	0018      	movs	r0, r3
 8004030:	f7ff ff7c 	bl	8003f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004034:	4b05      	ldr	r3, [pc, #20]	; (800404c <SysTick_Config+0x44>)
 8004036:	2200      	movs	r2, #0
 8004038:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800403a:	4b04      	ldr	r3, [pc, #16]	; (800404c <SysTick_Config+0x44>)
 800403c:	2207      	movs	r2, #7
 800403e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004040:	2300      	movs	r3, #0
}
 8004042:	0018      	movs	r0, r3
 8004044:	46bd      	mov	sp, r7
 8004046:	b002      	add	sp, #8
 8004048:	bd80      	pop	{r7, pc}
 800404a:	46c0      	nop			; (mov r8, r8)
 800404c:	e000e010 	.word	0xe000e010

08004050 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	60b9      	str	r1, [r7, #8]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	210f      	movs	r1, #15
 800405c:	187b      	adds	r3, r7, r1
 800405e:	1c02      	adds	r2, r0, #0
 8004060:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	187b      	adds	r3, r7, r1
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	b25b      	sxtb	r3, r3
 800406a:	0011      	movs	r1, r2
 800406c:	0018      	movs	r0, r3
 800406e:	f7ff ff5d 	bl	8003f2c <__NVIC_SetPriority>
}
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	46bd      	mov	sp, r7
 8004076:	b004      	add	sp, #16
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b082      	sub	sp, #8
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	0018      	movs	r0, r3
 8004086:	f7ff ffbf 	bl	8004008 <SysTick_Config>
 800408a:	0003      	movs	r3, r0
}
 800408c:	0018      	movs	r0, r3
 800408e:	46bd      	mov	sp, r7
 8004090:	b002      	add	sp, #8
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80040aa:	e14f      	b.n	800434c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2101      	movs	r1, #1
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4091      	lsls	r1, r2
 80040b6:	000a      	movs	r2, r1
 80040b8:	4013      	ands	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d100      	bne.n	80040c4 <HAL_GPIO_Init+0x30>
 80040c2:	e140      	b.n	8004346 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2203      	movs	r2, #3
 80040ca:	4013      	ands	r3, r2
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d005      	beq.n	80040dc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2203      	movs	r2, #3
 80040d6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d130      	bne.n	800413e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	2203      	movs	r2, #3
 80040e8:	409a      	lsls	r2, r3
 80040ea:	0013      	movs	r3, r2
 80040ec:	43da      	mvns	r2, r3
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4013      	ands	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	409a      	lsls	r2, r3
 80040fe:	0013      	movs	r3, r2
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	4313      	orrs	r3, r2
 8004104:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004112:	2201      	movs	r2, #1
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	409a      	lsls	r2, r3
 8004118:	0013      	movs	r3, r2
 800411a:	43da      	mvns	r2, r3
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	4013      	ands	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	091b      	lsrs	r3, r3, #4
 8004128:	2201      	movs	r2, #1
 800412a:	401a      	ands	r2, r3
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	409a      	lsls	r2, r3
 8004130:	0013      	movs	r3, r2
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2203      	movs	r2, #3
 8004144:	4013      	ands	r3, r2
 8004146:	2b03      	cmp	r3, #3
 8004148:	d017      	beq.n	800417a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	2203      	movs	r2, #3
 8004156:	409a      	lsls	r2, r3
 8004158:	0013      	movs	r3, r2
 800415a:	43da      	mvns	r2, r3
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	4013      	ands	r3, r2
 8004160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	409a      	lsls	r2, r3
 800416c:	0013      	movs	r3, r2
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	693a      	ldr	r2, [r7, #16]
 8004178:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2203      	movs	r2, #3
 8004180:	4013      	ands	r3, r2
 8004182:	2b02      	cmp	r3, #2
 8004184:	d123      	bne.n	80041ce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	08da      	lsrs	r2, r3, #3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	3208      	adds	r2, #8
 800418e:	0092      	lsls	r2, r2, #2
 8004190:	58d3      	ldr	r3, [r2, r3]
 8004192:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	2207      	movs	r2, #7
 8004198:	4013      	ands	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	220f      	movs	r2, #15
 800419e:	409a      	lsls	r2, r3
 80041a0:	0013      	movs	r3, r2
 80041a2:	43da      	mvns	r2, r3
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	691a      	ldr	r2, [r3, #16]
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	2107      	movs	r1, #7
 80041b2:	400b      	ands	r3, r1
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	409a      	lsls	r2, r3
 80041b8:	0013      	movs	r3, r2
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	08da      	lsrs	r2, r3, #3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3208      	adds	r2, #8
 80041c8:	0092      	lsls	r2, r2, #2
 80041ca:	6939      	ldr	r1, [r7, #16]
 80041cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	2203      	movs	r2, #3
 80041da:	409a      	lsls	r2, r3
 80041dc:	0013      	movs	r3, r2
 80041de:	43da      	mvns	r2, r3
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	4013      	ands	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2203      	movs	r2, #3
 80041ec:	401a      	ands	r2, r3
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	409a      	lsls	r2, r3
 80041f4:	0013      	movs	r3, r2
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	23c0      	movs	r3, #192	; 0xc0
 8004208:	029b      	lsls	r3, r3, #10
 800420a:	4013      	ands	r3, r2
 800420c:	d100      	bne.n	8004210 <HAL_GPIO_Init+0x17c>
 800420e:	e09a      	b.n	8004346 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004210:	4b54      	ldr	r3, [pc, #336]	; (8004364 <HAL_GPIO_Init+0x2d0>)
 8004212:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004214:	4b53      	ldr	r3, [pc, #332]	; (8004364 <HAL_GPIO_Init+0x2d0>)
 8004216:	2101      	movs	r1, #1
 8004218:	430a      	orrs	r2, r1
 800421a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800421c:	4a52      	ldr	r2, [pc, #328]	; (8004368 <HAL_GPIO_Init+0x2d4>)
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	089b      	lsrs	r3, r3, #2
 8004222:	3302      	adds	r3, #2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	589b      	ldr	r3, [r3, r2]
 8004228:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	2203      	movs	r2, #3
 800422e:	4013      	ands	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	220f      	movs	r2, #15
 8004234:	409a      	lsls	r2, r3
 8004236:	0013      	movs	r3, r2
 8004238:	43da      	mvns	r2, r3
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	4013      	ands	r3, r2
 800423e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	23a0      	movs	r3, #160	; 0xa0
 8004244:	05db      	lsls	r3, r3, #23
 8004246:	429a      	cmp	r2, r3
 8004248:	d019      	beq.n	800427e <HAL_GPIO_Init+0x1ea>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a47      	ldr	r2, [pc, #284]	; (800436c <HAL_GPIO_Init+0x2d8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d013      	beq.n	800427a <HAL_GPIO_Init+0x1e6>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a46      	ldr	r2, [pc, #280]	; (8004370 <HAL_GPIO_Init+0x2dc>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00d      	beq.n	8004276 <HAL_GPIO_Init+0x1e2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a45      	ldr	r2, [pc, #276]	; (8004374 <HAL_GPIO_Init+0x2e0>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d007      	beq.n	8004272 <HAL_GPIO_Init+0x1de>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a44      	ldr	r2, [pc, #272]	; (8004378 <HAL_GPIO_Init+0x2e4>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d101      	bne.n	800426e <HAL_GPIO_Init+0x1da>
 800426a:	2305      	movs	r3, #5
 800426c:	e008      	b.n	8004280 <HAL_GPIO_Init+0x1ec>
 800426e:	2306      	movs	r3, #6
 8004270:	e006      	b.n	8004280 <HAL_GPIO_Init+0x1ec>
 8004272:	2303      	movs	r3, #3
 8004274:	e004      	b.n	8004280 <HAL_GPIO_Init+0x1ec>
 8004276:	2302      	movs	r3, #2
 8004278:	e002      	b.n	8004280 <HAL_GPIO_Init+0x1ec>
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <HAL_GPIO_Init+0x1ec>
 800427e:	2300      	movs	r3, #0
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	2103      	movs	r1, #3
 8004284:	400a      	ands	r2, r1
 8004286:	0092      	lsls	r2, r2, #2
 8004288:	4093      	lsls	r3, r2
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004290:	4935      	ldr	r1, [pc, #212]	; (8004368 <HAL_GPIO_Init+0x2d4>)
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	089b      	lsrs	r3, r3, #2
 8004296:	3302      	adds	r3, #2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800429e:	4b37      	ldr	r3, [pc, #220]	; (800437c <HAL_GPIO_Init+0x2e8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	43da      	mvns	r2, r3
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	2380      	movs	r3, #128	; 0x80
 80042b4:	025b      	lsls	r3, r3, #9
 80042b6:	4013      	ands	r3, r2
 80042b8:	d003      	beq.n	80042c2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80042c2:	4b2e      	ldr	r3, [pc, #184]	; (800437c <HAL_GPIO_Init+0x2e8>)
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80042c8:	4b2c      	ldr	r3, [pc, #176]	; (800437c <HAL_GPIO_Init+0x2e8>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	43da      	mvns	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	029b      	lsls	r3, r3, #10
 80042e0:	4013      	ands	r3, r2
 80042e2:	d003      	beq.n	80042ec <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80042ec:	4b23      	ldr	r3, [pc, #140]	; (800437c <HAL_GPIO_Init+0x2e8>)
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042f2:	4b22      	ldr	r3, [pc, #136]	; (800437c <HAL_GPIO_Init+0x2e8>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	43da      	mvns	r2, r3
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	4013      	ands	r3, r2
 8004300:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	2380      	movs	r3, #128	; 0x80
 8004308:	035b      	lsls	r3, r3, #13
 800430a:	4013      	ands	r3, r2
 800430c:	d003      	beq.n	8004316 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4313      	orrs	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004316:	4b19      	ldr	r3, [pc, #100]	; (800437c <HAL_GPIO_Init+0x2e8>)
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800431c:	4b17      	ldr	r3, [pc, #92]	; (800437c <HAL_GPIO_Init+0x2e8>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	43da      	mvns	r2, r3
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	4013      	ands	r3, r2
 800432a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	039b      	lsls	r3, r3, #14
 8004334:	4013      	ands	r3, r2
 8004336:	d003      	beq.n	8004340 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004340:	4b0e      	ldr	r3, [pc, #56]	; (800437c <HAL_GPIO_Init+0x2e8>)
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	3301      	adds	r3, #1
 800434a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	40da      	lsrs	r2, r3
 8004354:	1e13      	subs	r3, r2, #0
 8004356:	d000      	beq.n	800435a <HAL_GPIO_Init+0x2c6>
 8004358:	e6a8      	b.n	80040ac <HAL_GPIO_Init+0x18>
  }
}
 800435a:	46c0      	nop			; (mov r8, r8)
 800435c:	46c0      	nop			; (mov r8, r8)
 800435e:	46bd      	mov	sp, r7
 8004360:	b006      	add	sp, #24
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40021000 	.word	0x40021000
 8004368:	40010000 	.word	0x40010000
 800436c:	50000400 	.word	0x50000400
 8004370:	50000800 	.word	0x50000800
 8004374:	50000c00 	.word	0x50000c00
 8004378:	50001c00 	.word	0x50001c00
 800437c:	40010400 	.word	0x40010400

08004380 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e082      	b.n	8004498 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2241      	movs	r2, #65	; 0x41
 8004396:	5c9b      	ldrb	r3, [r3, r2]
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d107      	bne.n	80043ae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2240      	movs	r2, #64	; 0x40
 80043a2:	2100      	movs	r1, #0
 80043a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	0018      	movs	r0, r3
 80043aa:	f7ff f913 	bl	80035d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2241      	movs	r2, #65	; 0x41
 80043b2:	2124      	movs	r1, #36	; 0x24
 80043b4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2101      	movs	r1, #1
 80043c2:	438a      	bics	r2, r1
 80043c4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4934      	ldr	r1, [pc, #208]	; (80044a0 <HAL_I2C_Init+0x120>)
 80043d0:	400a      	ands	r2, r1
 80043d2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689a      	ldr	r2, [r3, #8]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4931      	ldr	r1, [pc, #196]	; (80044a4 <HAL_I2C_Init+0x124>)
 80043e0:	400a      	ands	r2, r1
 80043e2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d108      	bne.n	80043fe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2180      	movs	r1, #128	; 0x80
 80043f6:	0209      	lsls	r1, r1, #8
 80043f8:	430a      	orrs	r2, r1
 80043fa:	609a      	str	r2, [r3, #8]
 80043fc:	e007      	b.n	800440e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689a      	ldr	r2, [r3, #8]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2184      	movs	r1, #132	; 0x84
 8004408:	0209      	lsls	r1, r1, #8
 800440a:	430a      	orrs	r2, r1
 800440c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d104      	bne.n	8004420 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2280      	movs	r2, #128	; 0x80
 800441c:	0112      	lsls	r2, r2, #4
 800441e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	491f      	ldr	r1, [pc, #124]	; (80044a8 <HAL_I2C_Init+0x128>)
 800442c:	430a      	orrs	r2, r1
 800442e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68da      	ldr	r2, [r3, #12]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	491a      	ldr	r1, [pc, #104]	; (80044a4 <HAL_I2C_Init+0x124>)
 800443c:	400a      	ands	r2, r1
 800443e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	695b      	ldr	r3, [r3, #20]
 8004448:	431a      	orrs	r2, r3
 800444a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	69d9      	ldr	r1, [r3, #28]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1a      	ldr	r2, [r3, #32]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2101      	movs	r1, #1
 8004476:	430a      	orrs	r2, r1
 8004478:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2241      	movs	r2, #65	; 0x41
 8004484:	2120      	movs	r1, #32
 8004486:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2242      	movs	r2, #66	; 0x42
 8004492:	2100      	movs	r1, #0
 8004494:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	0018      	movs	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	b002      	add	sp, #8
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	f0ffffff 	.word	0xf0ffffff
 80044a4:	ffff7fff 	.word	0xffff7fff
 80044a8:	02008000 	.word	0x02008000

080044ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044ac:	b590      	push	{r4, r7, lr}
 80044ae:	b089      	sub	sp, #36	; 0x24
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	000c      	movs	r4, r1
 80044b6:	0010      	movs	r0, r2
 80044b8:	0019      	movs	r1, r3
 80044ba:	230a      	movs	r3, #10
 80044bc:	18fb      	adds	r3, r7, r3
 80044be:	1c22      	adds	r2, r4, #0
 80044c0:	801a      	strh	r2, [r3, #0]
 80044c2:	2308      	movs	r3, #8
 80044c4:	18fb      	adds	r3, r7, r3
 80044c6:	1c02      	adds	r2, r0, #0
 80044c8:	801a      	strh	r2, [r3, #0]
 80044ca:	1dbb      	adds	r3, r7, #6
 80044cc:	1c0a      	adds	r2, r1, #0
 80044ce:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2241      	movs	r2, #65	; 0x41
 80044d4:	5c9b      	ldrb	r3, [r3, r2]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b20      	cmp	r3, #32
 80044da:	d000      	beq.n	80044de <HAL_I2C_Mem_Write+0x32>
 80044dc:	e10c      	b.n	80046f8 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d004      	beq.n	80044ee <HAL_I2C_Mem_Write+0x42>
 80044e4:	232c      	movs	r3, #44	; 0x2c
 80044e6:	18fb      	adds	r3, r7, r3
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d105      	bne.n	80044fa <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2280      	movs	r2, #128	; 0x80
 80044f2:	0092      	lsls	r2, r2, #2
 80044f4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e0ff      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2240      	movs	r2, #64	; 0x40
 80044fe:	5c9b      	ldrb	r3, [r3, r2]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_I2C_Mem_Write+0x5c>
 8004504:	2302      	movs	r3, #2
 8004506:	e0f8      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2240      	movs	r2, #64	; 0x40
 800450c:	2101      	movs	r1, #1
 800450e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004510:	f7ff fcde 	bl	8003ed0 <HAL_GetTick>
 8004514:	0003      	movs	r3, r0
 8004516:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004518:	2380      	movs	r3, #128	; 0x80
 800451a:	0219      	lsls	r1, r3, #8
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	2319      	movs	r3, #25
 8004524:	2201      	movs	r2, #1
 8004526:	f000 fb0b 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 800452a:	1e03      	subs	r3, r0, #0
 800452c:	d001      	beq.n	8004532 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e0e3      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2241      	movs	r2, #65	; 0x41
 8004536:	2121      	movs	r1, #33	; 0x21
 8004538:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2242      	movs	r2, #66	; 0x42
 800453e:	2140      	movs	r1, #64	; 0x40
 8004540:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800454c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	222c      	movs	r2, #44	; 0x2c
 8004552:	18ba      	adds	r2, r7, r2
 8004554:	8812      	ldrh	r2, [r2, #0]
 8004556:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800455e:	1dbb      	adds	r3, r7, #6
 8004560:	881c      	ldrh	r4, [r3, #0]
 8004562:	2308      	movs	r3, #8
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	881a      	ldrh	r2, [r3, #0]
 8004568:	230a      	movs	r3, #10
 800456a:	18fb      	adds	r3, r7, r3
 800456c:	8819      	ldrh	r1, [r3, #0]
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	9301      	str	r3, [sp, #4]
 8004574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	0023      	movs	r3, r4
 800457a:	f000 f9f9 	bl	8004970 <I2C_RequestMemoryWrite>
 800457e:	1e03      	subs	r3, r0, #0
 8004580:	d005      	beq.n	800458e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2240      	movs	r2, #64	; 0x40
 8004586:	2100      	movs	r1, #0
 8004588:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e0b5      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	2bff      	cmp	r3, #255	; 0xff
 8004596:	d911      	bls.n	80045bc <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	22ff      	movs	r2, #255	; 0xff
 800459c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	2380      	movs	r3, #128	; 0x80
 80045a6:	045c      	lsls	r4, r3, #17
 80045a8:	230a      	movs	r3, #10
 80045aa:	18fb      	adds	r3, r7, r3
 80045ac:	8819      	ldrh	r1, [r3, #0]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	2300      	movs	r3, #0
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	0023      	movs	r3, r4
 80045b6:	f000 fbf7 	bl	8004da8 <I2C_TransferConfig>
 80045ba:	e012      	b.n	80045e2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	2380      	movs	r3, #128	; 0x80
 80045ce:	049c      	lsls	r4, r3, #18
 80045d0:	230a      	movs	r3, #10
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	8819      	ldrh	r1, [r3, #0]
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	2300      	movs	r3, #0
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	0023      	movs	r3, r4
 80045de:	f000 fbe3 	bl	8004da8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	0018      	movs	r0, r3
 80045ea:	f000 fae8 	bl	8004bbe <I2C_WaitOnTXISFlagUntilTimeout>
 80045ee:	1e03      	subs	r3, r0, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e081      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	781a      	ldrb	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004606:	1c5a      	adds	r2, r3, #1
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004610:	b29b      	uxth	r3, r3
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800461e:	3b01      	subs	r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800462a:	b29b      	uxth	r3, r3
 800462c:	2b00      	cmp	r3, #0
 800462e:	d03a      	beq.n	80046a6 <HAL_I2C_Mem_Write+0x1fa>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004634:	2b00      	cmp	r3, #0
 8004636:	d136      	bne.n	80046a6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	0013      	movs	r3, r2
 8004642:	2200      	movs	r2, #0
 8004644:	2180      	movs	r1, #128	; 0x80
 8004646:	f000 fa7b 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 800464a:	1e03      	subs	r3, r0, #0
 800464c:	d001      	beq.n	8004652 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e053      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004656:	b29b      	uxth	r3, r3
 8004658:	2bff      	cmp	r3, #255	; 0xff
 800465a:	d911      	bls.n	8004680 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	22ff      	movs	r2, #255	; 0xff
 8004660:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004666:	b2da      	uxtb	r2, r3
 8004668:	2380      	movs	r3, #128	; 0x80
 800466a:	045c      	lsls	r4, r3, #17
 800466c:	230a      	movs	r3, #10
 800466e:	18fb      	adds	r3, r7, r3
 8004670:	8819      	ldrh	r1, [r3, #0]
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	2300      	movs	r3, #0
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	0023      	movs	r3, r4
 800467a:	f000 fb95 	bl	8004da8 <I2C_TransferConfig>
 800467e:	e012      	b.n	80046a6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004684:	b29a      	uxth	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800468e:	b2da      	uxtb	r2, r3
 8004690:	2380      	movs	r3, #128	; 0x80
 8004692:	049c      	lsls	r4, r3, #18
 8004694:	230a      	movs	r3, #10
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	8819      	ldrh	r1, [r3, #0]
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	2300      	movs	r3, #0
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	0023      	movs	r3, r4
 80046a2:	f000 fb81 	bl	8004da8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d198      	bne.n	80045e2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	0018      	movs	r0, r3
 80046b8:	f000 fac0 	bl	8004c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80046bc:	1e03      	subs	r3, r0, #0
 80046be:	d001      	beq.n	80046c4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e01a      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2220      	movs	r2, #32
 80046ca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	490b      	ldr	r1, [pc, #44]	; (8004704 <HAL_I2C_Mem_Write+0x258>)
 80046d8:	400a      	ands	r2, r1
 80046da:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2241      	movs	r2, #65	; 0x41
 80046e0:	2120      	movs	r1, #32
 80046e2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2242      	movs	r2, #66	; 0x42
 80046e8:	2100      	movs	r1, #0
 80046ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2240      	movs	r2, #64	; 0x40
 80046f0:	2100      	movs	r1, #0
 80046f2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	e000      	b.n	80046fa <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80046f8:	2302      	movs	r3, #2
  }
}
 80046fa:	0018      	movs	r0, r3
 80046fc:	46bd      	mov	sp, r7
 80046fe:	b007      	add	sp, #28
 8004700:	bd90      	pop	{r4, r7, pc}
 8004702:	46c0      	nop			; (mov r8, r8)
 8004704:	fe00e800 	.word	0xfe00e800

08004708 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004708:	b590      	push	{r4, r7, lr}
 800470a:	b089      	sub	sp, #36	; 0x24
 800470c:	af02      	add	r7, sp, #8
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	000c      	movs	r4, r1
 8004712:	0010      	movs	r0, r2
 8004714:	0019      	movs	r1, r3
 8004716:	230a      	movs	r3, #10
 8004718:	18fb      	adds	r3, r7, r3
 800471a:	1c22      	adds	r2, r4, #0
 800471c:	801a      	strh	r2, [r3, #0]
 800471e:	2308      	movs	r3, #8
 8004720:	18fb      	adds	r3, r7, r3
 8004722:	1c02      	adds	r2, r0, #0
 8004724:	801a      	strh	r2, [r3, #0]
 8004726:	1dbb      	adds	r3, r7, #6
 8004728:	1c0a      	adds	r2, r1, #0
 800472a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2241      	movs	r2, #65	; 0x41
 8004730:	5c9b      	ldrb	r3, [r3, r2]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b20      	cmp	r3, #32
 8004736:	d000      	beq.n	800473a <HAL_I2C_Mem_Read+0x32>
 8004738:	e110      	b.n	800495c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800473a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473c:	2b00      	cmp	r3, #0
 800473e:	d004      	beq.n	800474a <HAL_I2C_Mem_Read+0x42>
 8004740:	232c      	movs	r3, #44	; 0x2c
 8004742:	18fb      	adds	r3, r7, r3
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d105      	bne.n	8004756 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2280      	movs	r2, #128	; 0x80
 800474e:	0092      	lsls	r2, r2, #2
 8004750:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e103      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2240      	movs	r2, #64	; 0x40
 800475a:	5c9b      	ldrb	r3, [r3, r2]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d101      	bne.n	8004764 <HAL_I2C_Mem_Read+0x5c>
 8004760:	2302      	movs	r3, #2
 8004762:	e0fc      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2240      	movs	r2, #64	; 0x40
 8004768:	2101      	movs	r1, #1
 800476a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800476c:	f7ff fbb0 	bl	8003ed0 <HAL_GetTick>
 8004770:	0003      	movs	r3, r0
 8004772:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004774:	2380      	movs	r3, #128	; 0x80
 8004776:	0219      	lsls	r1, r3, #8
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	2319      	movs	r3, #25
 8004780:	2201      	movs	r2, #1
 8004782:	f000 f9dd 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 8004786:	1e03      	subs	r3, r0, #0
 8004788:	d001      	beq.n	800478e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e0e7      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2241      	movs	r2, #65	; 0x41
 8004792:	2122      	movs	r1, #34	; 0x22
 8004794:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2242      	movs	r2, #66	; 0x42
 800479a:	2140      	movs	r1, #64	; 0x40
 800479c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	222c      	movs	r2, #44	; 0x2c
 80047ae:	18ba      	adds	r2, r7, r2
 80047b0:	8812      	ldrh	r2, [r2, #0]
 80047b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047ba:	1dbb      	adds	r3, r7, #6
 80047bc:	881c      	ldrh	r4, [r3, #0]
 80047be:	2308      	movs	r3, #8
 80047c0:	18fb      	adds	r3, r7, r3
 80047c2:	881a      	ldrh	r2, [r3, #0]
 80047c4:	230a      	movs	r3, #10
 80047c6:	18fb      	adds	r3, r7, r3
 80047c8:	8819      	ldrh	r1, [r3, #0]
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	9301      	str	r3, [sp, #4]
 80047d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	0023      	movs	r3, r4
 80047d6:	f000 f92f 	bl	8004a38 <I2C_RequestMemoryRead>
 80047da:	1e03      	subs	r3, r0, #0
 80047dc:	d005      	beq.n	80047ea <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2240      	movs	r2, #64	; 0x40
 80047e2:	2100      	movs	r1, #0
 80047e4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e0b9      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	2bff      	cmp	r3, #255	; 0xff
 80047f2:	d911      	bls.n	8004818 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	22ff      	movs	r2, #255	; 0xff
 80047f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047fe:	b2da      	uxtb	r2, r3
 8004800:	2380      	movs	r3, #128	; 0x80
 8004802:	045c      	lsls	r4, r3, #17
 8004804:	230a      	movs	r3, #10
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	8819      	ldrh	r1, [r3, #0]
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	4b56      	ldr	r3, [pc, #344]	; (8004968 <HAL_I2C_Mem_Read+0x260>)
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	0023      	movs	r3, r4
 8004812:	f000 fac9 	bl	8004da8 <I2C_TransferConfig>
 8004816:	e012      	b.n	800483e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004826:	b2da      	uxtb	r2, r3
 8004828:	2380      	movs	r3, #128	; 0x80
 800482a:	049c      	lsls	r4, r3, #18
 800482c:	230a      	movs	r3, #10
 800482e:	18fb      	adds	r3, r7, r3
 8004830:	8819      	ldrh	r1, [r3, #0]
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	4b4c      	ldr	r3, [pc, #304]	; (8004968 <HAL_I2C_Mem_Read+0x260>)
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	0023      	movs	r3, r4
 800483a:	f000 fab5 	bl	8004da8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800483e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	0013      	movs	r3, r2
 8004848:	2200      	movs	r2, #0
 800484a:	2104      	movs	r1, #4
 800484c:	f000 f978 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 8004850:	1e03      	subs	r3, r0, #0
 8004852:	d001      	beq.n	8004858 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e082      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004862:	b2d2      	uxtb	r2, r2
 8004864:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	1c5a      	adds	r2, r3, #1
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004880:	b29b      	uxth	r3, r3
 8004882:	3b01      	subs	r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800488e:	b29b      	uxth	r3, r3
 8004890:	2b00      	cmp	r3, #0
 8004892:	d03a      	beq.n	800490a <HAL_I2C_Mem_Read+0x202>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004898:	2b00      	cmp	r3, #0
 800489a:	d136      	bne.n	800490a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800489c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	0013      	movs	r3, r2
 80048a6:	2200      	movs	r2, #0
 80048a8:	2180      	movs	r1, #128	; 0x80
 80048aa:	f000 f949 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 80048ae:	1e03      	subs	r3, r0, #0
 80048b0:	d001      	beq.n	80048b6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e053      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2bff      	cmp	r3, #255	; 0xff
 80048be:	d911      	bls.n	80048e4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	22ff      	movs	r2, #255	; 0xff
 80048c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ca:	b2da      	uxtb	r2, r3
 80048cc:	2380      	movs	r3, #128	; 0x80
 80048ce:	045c      	lsls	r4, r3, #17
 80048d0:	230a      	movs	r3, #10
 80048d2:	18fb      	adds	r3, r7, r3
 80048d4:	8819      	ldrh	r1, [r3, #0]
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	2300      	movs	r3, #0
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	0023      	movs	r3, r4
 80048de:	f000 fa63 	bl	8004da8 <I2C_TransferConfig>
 80048e2:	e012      	b.n	800490a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	049c      	lsls	r4, r3, #18
 80048f8:	230a      	movs	r3, #10
 80048fa:	18fb      	adds	r3, r7, r3
 80048fc:	8819      	ldrh	r1, [r3, #0]
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	2300      	movs	r3, #0
 8004902:	9300      	str	r3, [sp, #0]
 8004904:	0023      	movs	r3, r4
 8004906:	f000 fa4f 	bl	8004da8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d194      	bne.n	800483e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	0018      	movs	r0, r3
 800491c:	f000 f98e 	bl	8004c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004920:	1e03      	subs	r3, r0, #0
 8004922:	d001      	beq.n	8004928 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e01a      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2220      	movs	r2, #32
 800492e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685a      	ldr	r2, [r3, #4]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	490c      	ldr	r1, [pc, #48]	; (800496c <HAL_I2C_Mem_Read+0x264>)
 800493c:	400a      	ands	r2, r1
 800493e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2241      	movs	r2, #65	; 0x41
 8004944:	2120      	movs	r1, #32
 8004946:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2242      	movs	r2, #66	; 0x42
 800494c:	2100      	movs	r1, #0
 800494e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2240      	movs	r2, #64	; 0x40
 8004954:	2100      	movs	r1, #0
 8004956:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004958:	2300      	movs	r3, #0
 800495a:	e000      	b.n	800495e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800495c:	2302      	movs	r3, #2
  }
}
 800495e:	0018      	movs	r0, r3
 8004960:	46bd      	mov	sp, r7
 8004962:	b007      	add	sp, #28
 8004964:	bd90      	pop	{r4, r7, pc}
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	80002400 	.word	0x80002400
 800496c:	fe00e800 	.word	0xfe00e800

08004970 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004970:	b5b0      	push	{r4, r5, r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af02      	add	r7, sp, #8
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	000c      	movs	r4, r1
 800497a:	0010      	movs	r0, r2
 800497c:	0019      	movs	r1, r3
 800497e:	250a      	movs	r5, #10
 8004980:	197b      	adds	r3, r7, r5
 8004982:	1c22      	adds	r2, r4, #0
 8004984:	801a      	strh	r2, [r3, #0]
 8004986:	2308      	movs	r3, #8
 8004988:	18fb      	adds	r3, r7, r3
 800498a:	1c02      	adds	r2, r0, #0
 800498c:	801a      	strh	r2, [r3, #0]
 800498e:	1dbb      	adds	r3, r7, #6
 8004990:	1c0a      	adds	r2, r1, #0
 8004992:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004994:	1dbb      	adds	r3, r7, #6
 8004996:	881b      	ldrh	r3, [r3, #0]
 8004998:	b2da      	uxtb	r2, r3
 800499a:	2380      	movs	r3, #128	; 0x80
 800499c:	045c      	lsls	r4, r3, #17
 800499e:	197b      	adds	r3, r7, r5
 80049a0:	8819      	ldrh	r1, [r3, #0]
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	4b23      	ldr	r3, [pc, #140]	; (8004a34 <I2C_RequestMemoryWrite+0xc4>)
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	0023      	movs	r3, r4
 80049aa:	f000 f9fd 	bl	8004da8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049b0:	6a39      	ldr	r1, [r7, #32]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	0018      	movs	r0, r3
 80049b6:	f000 f902 	bl	8004bbe <I2C_WaitOnTXISFlagUntilTimeout>
 80049ba:	1e03      	subs	r3, r0, #0
 80049bc:	d001      	beq.n	80049c2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e033      	b.n	8004a2a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049c2:	1dbb      	adds	r3, r7, #6
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d107      	bne.n	80049da <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049ca:	2308      	movs	r3, #8
 80049cc:	18fb      	adds	r3, r7, r3
 80049ce:	881b      	ldrh	r3, [r3, #0]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	629a      	str	r2, [r3, #40]	; 0x28
 80049d8:	e019      	b.n	8004a0e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049da:	2308      	movs	r3, #8
 80049dc:	18fb      	adds	r3, r7, r3
 80049de:	881b      	ldrh	r3, [r3, #0]
 80049e0:	0a1b      	lsrs	r3, r3, #8
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ee:	6a39      	ldr	r1, [r7, #32]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	0018      	movs	r0, r3
 80049f4:	f000 f8e3 	bl	8004bbe <I2C_WaitOnTXISFlagUntilTimeout>
 80049f8:	1e03      	subs	r3, r0, #0
 80049fa:	d001      	beq.n	8004a00 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e014      	b.n	8004a2a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a00:	2308      	movs	r3, #8
 8004a02:	18fb      	adds	r3, r7, r3
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004a0e:	6a3a      	ldr	r2, [r7, #32]
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	0013      	movs	r3, r2
 8004a18:	2200      	movs	r2, #0
 8004a1a:	2180      	movs	r1, #128	; 0x80
 8004a1c:	f000 f890 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 8004a20:	1e03      	subs	r3, r0, #0
 8004a22:	d001      	beq.n	8004a28 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e000      	b.n	8004a2a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	0018      	movs	r0, r3
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	b004      	add	sp, #16
 8004a30:	bdb0      	pop	{r4, r5, r7, pc}
 8004a32:	46c0      	nop			; (mov r8, r8)
 8004a34:	80002000 	.word	0x80002000

08004a38 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004a38:	b5b0      	push	{r4, r5, r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af02      	add	r7, sp, #8
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	000c      	movs	r4, r1
 8004a42:	0010      	movs	r0, r2
 8004a44:	0019      	movs	r1, r3
 8004a46:	250a      	movs	r5, #10
 8004a48:	197b      	adds	r3, r7, r5
 8004a4a:	1c22      	adds	r2, r4, #0
 8004a4c:	801a      	strh	r2, [r3, #0]
 8004a4e:	2308      	movs	r3, #8
 8004a50:	18fb      	adds	r3, r7, r3
 8004a52:	1c02      	adds	r2, r0, #0
 8004a54:	801a      	strh	r2, [r3, #0]
 8004a56:	1dbb      	adds	r3, r7, #6
 8004a58:	1c0a      	adds	r2, r1, #0
 8004a5a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004a5c:	1dbb      	adds	r3, r7, #6
 8004a5e:	881b      	ldrh	r3, [r3, #0]
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	197b      	adds	r3, r7, r5
 8004a64:	8819      	ldrh	r1, [r3, #0]
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	4b23      	ldr	r3, [pc, #140]	; (8004af8 <I2C_RequestMemoryRead+0xc0>)
 8004a6a:	9300      	str	r3, [sp, #0]
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	f000 f99b 	bl	8004da8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a74:	6a39      	ldr	r1, [r7, #32]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f000 f8a0 	bl	8004bbe <I2C_WaitOnTXISFlagUntilTimeout>
 8004a7e:	1e03      	subs	r3, r0, #0
 8004a80:	d001      	beq.n	8004a86 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e033      	b.n	8004aee <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a86:	1dbb      	adds	r3, r7, #6
 8004a88:	881b      	ldrh	r3, [r3, #0]
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d107      	bne.n	8004a9e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a8e:	2308      	movs	r3, #8
 8004a90:	18fb      	adds	r3, r7, r3
 8004a92:	881b      	ldrh	r3, [r3, #0]
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a9c:	e019      	b.n	8004ad2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a9e:	2308      	movs	r3, #8
 8004aa0:	18fb      	adds	r3, r7, r3
 8004aa2:	881b      	ldrh	r3, [r3, #0]
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	b2da      	uxtb	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ab2:	6a39      	ldr	r1, [r7, #32]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f000 f881 	bl	8004bbe <I2C_WaitOnTXISFlagUntilTimeout>
 8004abc:	1e03      	subs	r3, r0, #0
 8004abe:	d001      	beq.n	8004ac4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e014      	b.n	8004aee <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ac4:	2308      	movs	r3, #8
 8004ac6:	18fb      	adds	r3, r7, r3
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004ad2:	6a3a      	ldr	r2, [r7, #32]
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	0013      	movs	r3, r2
 8004adc:	2200      	movs	r2, #0
 8004ade:	2140      	movs	r1, #64	; 0x40
 8004ae0:	f000 f82e 	bl	8004b40 <I2C_WaitOnFlagUntilTimeout>
 8004ae4:	1e03      	subs	r3, r0, #0
 8004ae6:	d001      	beq.n	8004aec <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e000      	b.n	8004aee <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	0018      	movs	r0, r3
 8004af0:	46bd      	mov	sp, r7
 8004af2:	b004      	add	sp, #16
 8004af4:	bdb0      	pop	{r4, r5, r7, pc}
 8004af6:	46c0      	nop			; (mov r8, r8)
 8004af8:	80002000 	.word	0x80002000

08004afc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d103      	bne.n	8004b1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2200      	movs	r2, #0
 8004b18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	2201      	movs	r2, #1
 8004b22:	4013      	ands	r3, r2
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d007      	beq.n	8004b38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699a      	ldr	r2, [r3, #24]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2101      	movs	r1, #1
 8004b34:	430a      	orrs	r2, r1
 8004b36:	619a      	str	r2, [r3, #24]
  }
}
 8004b38:	46c0      	nop			; (mov r8, r8)
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	b002      	add	sp, #8
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	603b      	str	r3, [r7, #0]
 8004b4c:	1dfb      	adds	r3, r7, #7
 8004b4e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b50:	e021      	b.n	8004b96 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	3301      	adds	r3, #1
 8004b56:	d01e      	beq.n	8004b96 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b58:	f7ff f9ba 	bl	8003ed0 <HAL_GetTick>
 8004b5c:	0002      	movs	r2, r0
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d302      	bcc.n	8004b6e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d113      	bne.n	8004b96 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b72:	2220      	movs	r2, #32
 8004b74:	431a      	orrs	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2241      	movs	r2, #65	; 0x41
 8004b7e:	2120      	movs	r1, #32
 8004b80:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2242      	movs	r2, #66	; 0x42
 8004b86:	2100      	movs	r1, #0
 8004b88:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2240      	movs	r2, #64	; 0x40
 8004b8e:	2100      	movs	r1, #0
 8004b90:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e00f      	b.n	8004bb6 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	425a      	negs	r2, r3
 8004ba6:	4153      	adcs	r3, r2
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	001a      	movs	r2, r3
 8004bac:	1dfb      	adds	r3, r7, #7
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d0ce      	beq.n	8004b52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	0018      	movs	r0, r3
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	b004      	add	sp, #16
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b084      	sub	sp, #16
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004bca:	e02b      	b.n	8004c24 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	68b9      	ldr	r1, [r7, #8]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	f000 f86e 	bl	8004cb4 <I2C_IsAcknowledgeFailed>
 8004bd8:	1e03      	subs	r3, r0, #0
 8004bda:	d001      	beq.n	8004be0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e029      	b.n	8004c34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	3301      	adds	r3, #1
 8004be4:	d01e      	beq.n	8004c24 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be6:	f7ff f973 	bl	8003ed0 <HAL_GetTick>
 8004bea:	0002      	movs	r2, r0
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d302      	bcc.n	8004bfc <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d113      	bne.n	8004c24 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c00:	2220      	movs	r2, #32
 8004c02:	431a      	orrs	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2241      	movs	r2, #65	; 0x41
 8004c0c:	2120      	movs	r1, #32
 8004c0e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2242      	movs	r2, #66	; 0x42
 8004c14:	2100      	movs	r1, #0
 8004c16:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2240      	movs	r2, #64	; 0x40
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e007      	b.n	8004c34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d1cc      	bne.n	8004bcc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	0018      	movs	r0, r3
 8004c36:	46bd      	mov	sp, r7
 8004c38:	b004      	add	sp, #16
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c48:	e028      	b.n	8004c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	68b9      	ldr	r1, [r7, #8]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	0018      	movs	r0, r3
 8004c52:	f000 f82f 	bl	8004cb4 <I2C_IsAcknowledgeFailed>
 8004c56:	1e03      	subs	r3, r0, #0
 8004c58:	d001      	beq.n	8004c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e026      	b.n	8004cac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c5e:	f7ff f937 	bl	8003ed0 <HAL_GetTick>
 8004c62:	0002      	movs	r2, r0
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d302      	bcc.n	8004c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d113      	bne.n	8004c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c78:	2220      	movs	r2, #32
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2241      	movs	r2, #65	; 0x41
 8004c84:	2120      	movs	r1, #32
 8004c86:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2242      	movs	r2, #66	; 0x42
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2240      	movs	r2, #64	; 0x40
 8004c94:	2100      	movs	r1, #0
 8004c96:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e007      	b.n	8004cac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	2b20      	cmp	r3, #32
 8004ca8:	d1cf      	bne.n	8004c4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	0018      	movs	r0, r3
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	b004      	add	sp, #16
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	4013      	ands	r3, r2
 8004cca:	2b10      	cmp	r3, #16
 8004ccc:	d164      	bne.n	8004d98 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	2380      	movs	r3, #128	; 0x80
 8004cd6:	049b      	lsls	r3, r3, #18
 8004cd8:	401a      	ands	r2, r3
 8004cda:	2380      	movs	r3, #128	; 0x80
 8004cdc:	049b      	lsls	r3, r3, #18
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d02b      	beq.n	8004d3a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2180      	movs	r1, #128	; 0x80
 8004cee:	01c9      	lsls	r1, r1, #7
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf4:	e021      	b.n	8004d3a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	d01e      	beq.n	8004d3a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfc:	f7ff f8e8 	bl	8003ed0 <HAL_GetTick>
 8004d00:	0002      	movs	r2, r0
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d302      	bcc.n	8004d12 <I2C_IsAcknowledgeFailed+0x5e>
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d113      	bne.n	8004d3a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d16:	2220      	movs	r2, #32
 8004d18:	431a      	orrs	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2241      	movs	r2, #65	; 0x41
 8004d22:	2120      	movs	r1, #32
 8004d24:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2242      	movs	r2, #66	; 0x42
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2240      	movs	r2, #64	; 0x40
 8004d32:	2100      	movs	r1, #0
 8004d34:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e02f      	b.n	8004d9a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	2220      	movs	r2, #32
 8004d42:	4013      	ands	r3, r2
 8004d44:	2b20      	cmp	r3, #32
 8004d46:	d1d6      	bne.n	8004cf6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2210      	movs	r2, #16
 8004d4e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2220      	movs	r2, #32
 8004d56:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f7ff fece 	bl	8004afc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685a      	ldr	r2, [r3, #4]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	490e      	ldr	r1, [pc, #56]	; (8004da4 <I2C_IsAcknowledgeFailed+0xf0>)
 8004d6c:	400a      	ands	r2, r1
 8004d6e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d74:	2204      	movs	r2, #4
 8004d76:	431a      	orrs	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2241      	movs	r2, #65	; 0x41
 8004d80:	2120      	movs	r1, #32
 8004d82:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2242      	movs	r2, #66	; 0x42
 8004d88:	2100      	movs	r1, #0
 8004d8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2240      	movs	r2, #64	; 0x40
 8004d90:	2100      	movs	r1, #0
 8004d92:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e000      	b.n	8004d9a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	b004      	add	sp, #16
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	46c0      	nop			; (mov r8, r8)
 8004da4:	fe00e800 	.word	0xfe00e800

08004da8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004da8:	b590      	push	{r4, r7, lr}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	0008      	movs	r0, r1
 8004db2:	0011      	movs	r1, r2
 8004db4:	607b      	str	r3, [r7, #4]
 8004db6:	240a      	movs	r4, #10
 8004db8:	193b      	adds	r3, r7, r4
 8004dba:	1c02      	adds	r2, r0, #0
 8004dbc:	801a      	strh	r2, [r3, #0]
 8004dbe:	2009      	movs	r0, #9
 8004dc0:	183b      	adds	r3, r7, r0
 8004dc2:	1c0a      	adds	r2, r1, #0
 8004dc4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	6a3a      	ldr	r2, [r7, #32]
 8004dce:	0d51      	lsrs	r1, r2, #21
 8004dd0:	2280      	movs	r2, #128	; 0x80
 8004dd2:	00d2      	lsls	r2, r2, #3
 8004dd4:	400a      	ands	r2, r1
 8004dd6:	490e      	ldr	r1, [pc, #56]	; (8004e10 <I2C_TransferConfig+0x68>)
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	43d2      	mvns	r2, r2
 8004ddc:	401a      	ands	r2, r3
 8004dde:	0011      	movs	r1, r2
 8004de0:	193b      	adds	r3, r7, r4
 8004de2:	881b      	ldrh	r3, [r3, #0]
 8004de4:	059b      	lsls	r3, r3, #22
 8004de6:	0d9a      	lsrs	r2, r3, #22
 8004de8:	183b      	adds	r3, r7, r0
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	0418      	lsls	r0, r3, #16
 8004dee:	23ff      	movs	r3, #255	; 0xff
 8004df0:	041b      	lsls	r3, r3, #16
 8004df2:	4003      	ands	r3, r0
 8004df4:	431a      	orrs	r2, r3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8004e06:	46c0      	nop			; (mov r8, r8)
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	b005      	add	sp, #20
 8004e0c:	bd90      	pop	{r4, r7, pc}
 8004e0e:	46c0      	nop			; (mov r8, r8)
 8004e10:	03ff63ff 	.word	0x03ff63ff

08004e14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2241      	movs	r2, #65	; 0x41
 8004e22:	5c9b      	ldrb	r3, [r3, r2]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b20      	cmp	r3, #32
 8004e28:	d138      	bne.n	8004e9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2240      	movs	r2, #64	; 0x40
 8004e2e:	5c9b      	ldrb	r3, [r3, r2]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e032      	b.n	8004e9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2240      	movs	r2, #64	; 0x40
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2241      	movs	r2, #65	; 0x41
 8004e44:	2124      	movs	r1, #36	; 0x24
 8004e46:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2101      	movs	r1, #1
 8004e54:	438a      	bics	r2, r1
 8004e56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4911      	ldr	r1, [pc, #68]	; (8004ea8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004e64:	400a      	ands	r2, r1
 8004e66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6819      	ldr	r1, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	430a      	orrs	r2, r1
 8004e76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2101      	movs	r1, #1
 8004e84:	430a      	orrs	r2, r1
 8004e86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2241      	movs	r2, #65	; 0x41
 8004e8c:	2120      	movs	r1, #32
 8004e8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2240      	movs	r2, #64	; 0x40
 8004e94:	2100      	movs	r1, #0
 8004e96:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	e000      	b.n	8004e9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e9c:	2302      	movs	r3, #2
  }
}
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	b002      	add	sp, #8
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	ffffefff 	.word	0xffffefff

08004eac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2241      	movs	r2, #65	; 0x41
 8004eba:	5c9b      	ldrb	r3, [r3, r2]
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b20      	cmp	r3, #32
 8004ec0:	d139      	bne.n	8004f36 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2240      	movs	r2, #64	; 0x40
 8004ec6:	5c9b      	ldrb	r3, [r3, r2]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d101      	bne.n	8004ed0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	e033      	b.n	8004f38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2240      	movs	r2, #64	; 0x40
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2241      	movs	r2, #65	; 0x41
 8004edc:	2124      	movs	r1, #36	; 0x24
 8004ede:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2101      	movs	r1, #1
 8004eec:	438a      	bics	r2, r1
 8004eee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4a11      	ldr	r2, [pc, #68]	; (8004f40 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004efc:	4013      	ands	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	021b      	lsls	r3, r3, #8
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2101      	movs	r1, #1
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2241      	movs	r2, #65	; 0x41
 8004f26:	2120      	movs	r1, #32
 8004f28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2240      	movs	r2, #64	; 0x40
 8004f2e:	2100      	movs	r1, #0
 8004f30:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f32:	2300      	movs	r3, #0
 8004f34:	e000      	b.n	8004f38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f36:	2302      	movs	r3, #2
  }
}
 8004f38:	0018      	movs	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b004      	add	sp, #16
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	fffff0ff 	.word	0xfffff0ff

08004f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f44:	b5b0      	push	{r4, r5, r7, lr}
 8004f46:	b08a      	sub	sp, #40	; 0x28
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d102      	bne.n	8004f58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	f000 fbaf 	bl	80056b6 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f58:	4bcf      	ldr	r3, [pc, #828]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	220c      	movs	r2, #12
 8004f5e:	4013      	ands	r3, r2
 8004f60:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f62:	4bcd      	ldr	r3, [pc, #820]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	2380      	movs	r3, #128	; 0x80
 8004f68:	025b      	lsls	r3, r3, #9
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2201      	movs	r2, #1
 8004f74:	4013      	ands	r3, r2
 8004f76:	d100      	bne.n	8004f7a <HAL_RCC_OscConfig+0x36>
 8004f78:	e07e      	b.n	8005078 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f7a:	6a3b      	ldr	r3, [r7, #32]
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d007      	beq.n	8004f90 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	2b0c      	cmp	r3, #12
 8004f84:	d112      	bne.n	8004fac <HAL_RCC_OscConfig+0x68>
 8004f86:	69fa      	ldr	r2, [r7, #28]
 8004f88:	2380      	movs	r3, #128	; 0x80
 8004f8a:	025b      	lsls	r3, r3, #9
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d10d      	bne.n	8004fac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f90:	4bc1      	ldr	r3, [pc, #772]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	2380      	movs	r3, #128	; 0x80
 8004f96:	029b      	lsls	r3, r3, #10
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d100      	bne.n	8004f9e <HAL_RCC_OscConfig+0x5a>
 8004f9c:	e06b      	b.n	8005076 <HAL_RCC_OscConfig+0x132>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d167      	bne.n	8005076 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f000 fb85 	bl	80056b6 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	2380      	movs	r3, #128	; 0x80
 8004fb2:	025b      	lsls	r3, r3, #9
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d107      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x84>
 8004fb8:	4bb7      	ldr	r3, [pc, #732]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	4bb6      	ldr	r3, [pc, #728]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004fbe:	2180      	movs	r1, #128	; 0x80
 8004fc0:	0249      	lsls	r1, r1, #9
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	e027      	b.n	8005018 <HAL_RCC_OscConfig+0xd4>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	23a0      	movs	r3, #160	; 0xa0
 8004fce:	02db      	lsls	r3, r3, #11
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d10e      	bne.n	8004ff2 <HAL_RCC_OscConfig+0xae>
 8004fd4:	4bb0      	ldr	r3, [pc, #704]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	4baf      	ldr	r3, [pc, #700]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004fda:	2180      	movs	r1, #128	; 0x80
 8004fdc:	02c9      	lsls	r1, r1, #11
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	4bad      	ldr	r3, [pc, #692]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	4bac      	ldr	r3, [pc, #688]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004fe8:	2180      	movs	r1, #128	; 0x80
 8004fea:	0249      	lsls	r1, r1, #9
 8004fec:	430a      	orrs	r2, r1
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	e012      	b.n	8005018 <HAL_RCC_OscConfig+0xd4>
 8004ff2:	4ba9      	ldr	r3, [pc, #676]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	4ba8      	ldr	r3, [pc, #672]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8004ff8:	49a8      	ldr	r1, [pc, #672]	; (800529c <HAL_RCC_OscConfig+0x358>)
 8004ffa:	400a      	ands	r2, r1
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	4ba6      	ldr	r3, [pc, #664]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	2380      	movs	r3, #128	; 0x80
 8005004:	025b      	lsls	r3, r3, #9
 8005006:	4013      	ands	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	4ba2      	ldr	r3, [pc, #648]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	4ba1      	ldr	r3, [pc, #644]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005012:	49a3      	ldr	r1, [pc, #652]	; (80052a0 <HAL_RCC_OscConfig+0x35c>)
 8005014:	400a      	ands	r2, r1
 8005016:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d015      	beq.n	800504c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005020:	f7fe ff56 	bl	8003ed0 <HAL_GetTick>
 8005024:	0003      	movs	r3, r0
 8005026:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005028:	e009      	b.n	800503e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800502a:	f7fe ff51 	bl	8003ed0 <HAL_GetTick>
 800502e:	0002      	movs	r2, r0
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b64      	cmp	r3, #100	; 0x64
 8005036:	d902      	bls.n	800503e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	f000 fb3c 	bl	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800503e:	4b96      	ldr	r3, [pc, #600]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	2380      	movs	r3, #128	; 0x80
 8005044:	029b      	lsls	r3, r3, #10
 8005046:	4013      	ands	r3, r2
 8005048:	d0ef      	beq.n	800502a <HAL_RCC_OscConfig+0xe6>
 800504a:	e015      	b.n	8005078 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504c:	f7fe ff40 	bl	8003ed0 <HAL_GetTick>
 8005050:	0003      	movs	r3, r0
 8005052:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005056:	f7fe ff3b 	bl	8003ed0 <HAL_GetTick>
 800505a:	0002      	movs	r2, r0
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b64      	cmp	r3, #100	; 0x64
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e326      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005068:	4b8b      	ldr	r3, [pc, #556]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	2380      	movs	r3, #128	; 0x80
 800506e:	029b      	lsls	r3, r3, #10
 8005070:	4013      	ands	r3, r2
 8005072:	d1f0      	bne.n	8005056 <HAL_RCC_OscConfig+0x112>
 8005074:	e000      	b.n	8005078 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005076:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2202      	movs	r2, #2
 800507e:	4013      	ands	r3, r2
 8005080:	d100      	bne.n	8005084 <HAL_RCC_OscConfig+0x140>
 8005082:	e08b      	b.n	800519c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	2b04      	cmp	r3, #4
 800508e:	d005      	beq.n	800509c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005090:	6a3b      	ldr	r3, [r7, #32]
 8005092:	2b0c      	cmp	r3, #12
 8005094:	d13e      	bne.n	8005114 <HAL_RCC_OscConfig+0x1d0>
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d13b      	bne.n	8005114 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800509c:	4b7e      	ldr	r3, [pc, #504]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2204      	movs	r2, #4
 80050a2:	4013      	ands	r3, r2
 80050a4:	d004      	beq.n	80050b0 <HAL_RCC_OscConfig+0x16c>
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e302      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050b0:	4b79      	ldr	r3, [pc, #484]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	4a7b      	ldr	r2, [pc, #492]	; (80052a4 <HAL_RCC_OscConfig+0x360>)
 80050b6:	4013      	ands	r3, r2
 80050b8:	0019      	movs	r1, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	021a      	lsls	r2, r3, #8
 80050c0:	4b75      	ldr	r3, [pc, #468]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80050c2:	430a      	orrs	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80050c6:	4b74      	ldr	r3, [pc, #464]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2209      	movs	r2, #9
 80050cc:	4393      	bics	r3, r2
 80050ce:	0019      	movs	r1, r3
 80050d0:	4b71      	ldr	r3, [pc, #452]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	430a      	orrs	r2, r1
 80050d6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050d8:	f000 fc40 	bl	800595c <HAL_RCC_GetSysClockFreq>
 80050dc:	0001      	movs	r1, r0
 80050de:	4b6e      	ldr	r3, [pc, #440]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	091b      	lsrs	r3, r3, #4
 80050e4:	220f      	movs	r2, #15
 80050e6:	4013      	ands	r3, r2
 80050e8:	4a6f      	ldr	r2, [pc, #444]	; (80052a8 <HAL_RCC_OscConfig+0x364>)
 80050ea:	5cd3      	ldrb	r3, [r2, r3]
 80050ec:	000a      	movs	r2, r1
 80050ee:	40da      	lsrs	r2, r3
 80050f0:	4b6e      	ldr	r3, [pc, #440]	; (80052ac <HAL_RCC_OscConfig+0x368>)
 80050f2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80050f4:	4b6e      	ldr	r3, [pc, #440]	; (80052b0 <HAL_RCC_OscConfig+0x36c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2513      	movs	r5, #19
 80050fa:	197c      	adds	r4, r7, r5
 80050fc:	0018      	movs	r0, r3
 80050fe:	f7fe fea1 	bl	8003e44 <HAL_InitTick>
 8005102:	0003      	movs	r3, r0
 8005104:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005106:	197b      	adds	r3, r7, r5
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d046      	beq.n	800519c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800510e:	197b      	adds	r3, r7, r5
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	e2d0      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d027      	beq.n	800516a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800511a:	4b5f      	ldr	r3, [pc, #380]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2209      	movs	r2, #9
 8005120:	4393      	bics	r3, r2
 8005122:	0019      	movs	r1, r3
 8005124:	4b5c      	ldr	r3, [pc, #368]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	430a      	orrs	r2, r1
 800512a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800512c:	f7fe fed0 	bl	8003ed0 <HAL_GetTick>
 8005130:	0003      	movs	r3, r0
 8005132:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005134:	e008      	b.n	8005148 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005136:	f7fe fecb 	bl	8003ed0 <HAL_GetTick>
 800513a:	0002      	movs	r2, r0
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e2b6      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005148:	4b53      	ldr	r3, [pc, #332]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2204      	movs	r2, #4
 800514e:	4013      	ands	r3, r2
 8005150:	d0f1      	beq.n	8005136 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005152:	4b51      	ldr	r3, [pc, #324]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	4a53      	ldr	r2, [pc, #332]	; (80052a4 <HAL_RCC_OscConfig+0x360>)
 8005158:	4013      	ands	r3, r2
 800515a:	0019      	movs	r1, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	021a      	lsls	r2, r3, #8
 8005162:	4b4d      	ldr	r3, [pc, #308]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005164:	430a      	orrs	r2, r1
 8005166:	605a      	str	r2, [r3, #4]
 8005168:	e018      	b.n	800519c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800516a:	4b4b      	ldr	r3, [pc, #300]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	4b4a      	ldr	r3, [pc, #296]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005170:	2101      	movs	r1, #1
 8005172:	438a      	bics	r2, r1
 8005174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005176:	f7fe feab 	bl	8003ed0 <HAL_GetTick>
 800517a:	0003      	movs	r3, r0
 800517c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005180:	f7fe fea6 	bl	8003ed0 <HAL_GetTick>
 8005184:	0002      	movs	r2, r0
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e291      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005192:	4b41      	ldr	r3, [pc, #260]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2204      	movs	r2, #4
 8005198:	4013      	ands	r3, r2
 800519a:	d1f1      	bne.n	8005180 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2210      	movs	r2, #16
 80051a2:	4013      	ands	r3, r2
 80051a4:	d100      	bne.n	80051a8 <HAL_RCC_OscConfig+0x264>
 80051a6:	e0a1      	b.n	80052ec <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051a8:	6a3b      	ldr	r3, [r7, #32]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d140      	bne.n	8005230 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051ae:	4b3a      	ldr	r3, [pc, #232]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	2380      	movs	r3, #128	; 0x80
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4013      	ands	r3, r2
 80051b8:	d005      	beq.n	80051c6 <HAL_RCC_OscConfig+0x282>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e277      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051c6:	4b34      	ldr	r3, [pc, #208]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	4a3a      	ldr	r2, [pc, #232]	; (80052b4 <HAL_RCC_OscConfig+0x370>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	0019      	movs	r1, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051d4:	4b30      	ldr	r3, [pc, #192]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80051d6:	430a      	orrs	r2, r1
 80051d8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051da:	4b2f      	ldr	r3, [pc, #188]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	021b      	lsls	r3, r3, #8
 80051e0:	0a19      	lsrs	r1, r3, #8
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	061a      	lsls	r2, r3, #24
 80051e8:	4b2b      	ldr	r3, [pc, #172]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80051ea:	430a      	orrs	r2, r1
 80051ec:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f2:	0b5b      	lsrs	r3, r3, #13
 80051f4:	3301      	adds	r3, #1
 80051f6:	2280      	movs	r2, #128	; 0x80
 80051f8:	0212      	lsls	r2, r2, #8
 80051fa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80051fc:	4b26      	ldr	r3, [pc, #152]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	091b      	lsrs	r3, r3, #4
 8005202:	210f      	movs	r1, #15
 8005204:	400b      	ands	r3, r1
 8005206:	4928      	ldr	r1, [pc, #160]	; (80052a8 <HAL_RCC_OscConfig+0x364>)
 8005208:	5ccb      	ldrb	r3, [r1, r3]
 800520a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800520c:	4b27      	ldr	r3, [pc, #156]	; (80052ac <HAL_RCC_OscConfig+0x368>)
 800520e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005210:	4b27      	ldr	r3, [pc, #156]	; (80052b0 <HAL_RCC_OscConfig+0x36c>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2513      	movs	r5, #19
 8005216:	197c      	adds	r4, r7, r5
 8005218:	0018      	movs	r0, r3
 800521a:	f7fe fe13 	bl	8003e44 <HAL_InitTick>
 800521e:	0003      	movs	r3, r0
 8005220:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005222:	197b      	adds	r3, r7, r5
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d060      	beq.n	80052ec <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800522a:	197b      	adds	r3, r7, r5
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	e242      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d03f      	beq.n	80052b8 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005238:	4b17      	ldr	r3, [pc, #92]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	4b16      	ldr	r3, [pc, #88]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800523e:	2180      	movs	r1, #128	; 0x80
 8005240:	0049      	lsls	r1, r1, #1
 8005242:	430a      	orrs	r2, r1
 8005244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005246:	f7fe fe43 	bl	8003ed0 <HAL_GetTick>
 800524a:	0003      	movs	r3, r0
 800524c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800524e:	e008      	b.n	8005262 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005250:	f7fe fe3e 	bl	8003ed0 <HAL_GetTick>
 8005254:	0002      	movs	r2, r0
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e229      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005262:	4b0d      	ldr	r3, [pc, #52]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	2380      	movs	r3, #128	; 0x80
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	4013      	ands	r3, r2
 800526c:	d0f0      	beq.n	8005250 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800526e:	4b0a      	ldr	r3, [pc, #40]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	4a10      	ldr	r2, [pc, #64]	; (80052b4 <HAL_RCC_OscConfig+0x370>)
 8005274:	4013      	ands	r3, r2
 8005276:	0019      	movs	r1, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800527c:	4b06      	ldr	r3, [pc, #24]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 800527e:	430a      	orrs	r2, r1
 8005280:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005282:	4b05      	ldr	r3, [pc, #20]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	021b      	lsls	r3, r3, #8
 8005288:	0a19      	lsrs	r1, r3, #8
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	061a      	lsls	r2, r3, #24
 8005290:	4b01      	ldr	r3, [pc, #4]	; (8005298 <HAL_RCC_OscConfig+0x354>)
 8005292:	430a      	orrs	r2, r1
 8005294:	605a      	str	r2, [r3, #4]
 8005296:	e029      	b.n	80052ec <HAL_RCC_OscConfig+0x3a8>
 8005298:	40021000 	.word	0x40021000
 800529c:	fffeffff 	.word	0xfffeffff
 80052a0:	fffbffff 	.word	0xfffbffff
 80052a4:	ffffe0ff 	.word	0xffffe0ff
 80052a8:	08009b6c 	.word	0x08009b6c
 80052ac:	20000000 	.word	0x20000000
 80052b0:	20000004 	.word	0x20000004
 80052b4:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80052b8:	4bbd      	ldr	r3, [pc, #756]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	4bbc      	ldr	r3, [pc, #752]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80052be:	49bd      	ldr	r1, [pc, #756]	; (80055b4 <HAL_RCC_OscConfig+0x670>)
 80052c0:	400a      	ands	r2, r1
 80052c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c4:	f7fe fe04 	bl	8003ed0 <HAL_GetTick>
 80052c8:	0003      	movs	r3, r0
 80052ca:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80052cc:	e008      	b.n	80052e0 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052ce:	f7fe fdff 	bl	8003ed0 <HAL_GetTick>
 80052d2:	0002      	movs	r2, r0
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	2b02      	cmp	r3, #2
 80052da:	d901      	bls.n	80052e0 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	e1ea      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80052e0:	4bb3      	ldr	r3, [pc, #716]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	2380      	movs	r3, #128	; 0x80
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	4013      	ands	r3, r2
 80052ea:	d1f0      	bne.n	80052ce <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2208      	movs	r2, #8
 80052f2:	4013      	ands	r3, r2
 80052f4:	d036      	beq.n	8005364 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d019      	beq.n	8005332 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052fe:	4bac      	ldr	r3, [pc, #688]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005300:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005302:	4bab      	ldr	r3, [pc, #684]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005304:	2101      	movs	r1, #1
 8005306:	430a      	orrs	r2, r1
 8005308:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800530a:	f7fe fde1 	bl	8003ed0 <HAL_GetTick>
 800530e:	0003      	movs	r3, r0
 8005310:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005314:	f7fe fddc 	bl	8003ed0 <HAL_GetTick>
 8005318:	0002      	movs	r2, r0
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e1c7      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005326:	4ba2      	ldr	r3, [pc, #648]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800532a:	2202      	movs	r2, #2
 800532c:	4013      	ands	r3, r2
 800532e:	d0f1      	beq.n	8005314 <HAL_RCC_OscConfig+0x3d0>
 8005330:	e018      	b.n	8005364 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005332:	4b9f      	ldr	r3, [pc, #636]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005334:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005336:	4b9e      	ldr	r3, [pc, #632]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005338:	2101      	movs	r1, #1
 800533a:	438a      	bics	r2, r1
 800533c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800533e:	f7fe fdc7 	bl	8003ed0 <HAL_GetTick>
 8005342:	0003      	movs	r3, r0
 8005344:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005346:	e008      	b.n	800535a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005348:	f7fe fdc2 	bl	8003ed0 <HAL_GetTick>
 800534c:	0002      	movs	r2, r0
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e1ad      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800535a:	4b95      	ldr	r3, [pc, #596]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 800535c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800535e:	2202      	movs	r2, #2
 8005360:	4013      	ands	r3, r2
 8005362:	d1f1      	bne.n	8005348 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2204      	movs	r2, #4
 800536a:	4013      	ands	r3, r2
 800536c:	d100      	bne.n	8005370 <HAL_RCC_OscConfig+0x42c>
 800536e:	e0ae      	b.n	80054ce <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005370:	2027      	movs	r0, #39	; 0x27
 8005372:	183b      	adds	r3, r7, r0
 8005374:	2200      	movs	r2, #0
 8005376:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005378:	4b8d      	ldr	r3, [pc, #564]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 800537a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800537c:	2380      	movs	r3, #128	; 0x80
 800537e:	055b      	lsls	r3, r3, #21
 8005380:	4013      	ands	r3, r2
 8005382:	d109      	bne.n	8005398 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005384:	4b8a      	ldr	r3, [pc, #552]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005386:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005388:	4b89      	ldr	r3, [pc, #548]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 800538a:	2180      	movs	r1, #128	; 0x80
 800538c:	0549      	lsls	r1, r1, #21
 800538e:	430a      	orrs	r2, r1
 8005390:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005392:	183b      	adds	r3, r7, r0
 8005394:	2201      	movs	r2, #1
 8005396:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005398:	4b87      	ldr	r3, [pc, #540]	; (80055b8 <HAL_RCC_OscConfig+0x674>)
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	2380      	movs	r3, #128	; 0x80
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	4013      	ands	r3, r2
 80053a2:	d11a      	bne.n	80053da <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053a4:	4b84      	ldr	r3, [pc, #528]	; (80055b8 <HAL_RCC_OscConfig+0x674>)
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	4b83      	ldr	r3, [pc, #524]	; (80055b8 <HAL_RCC_OscConfig+0x674>)
 80053aa:	2180      	movs	r1, #128	; 0x80
 80053ac:	0049      	lsls	r1, r1, #1
 80053ae:	430a      	orrs	r2, r1
 80053b0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053b2:	f7fe fd8d 	bl	8003ed0 <HAL_GetTick>
 80053b6:	0003      	movs	r3, r0
 80053b8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053bc:	f7fe fd88 	bl	8003ed0 <HAL_GetTick>
 80053c0:	0002      	movs	r2, r0
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b64      	cmp	r3, #100	; 0x64
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e173      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ce:	4b7a      	ldr	r3, [pc, #488]	; (80055b8 <HAL_RCC_OscConfig+0x674>)
 80053d0:	681a      	ldr	r2, [r3, #0]
 80053d2:	2380      	movs	r3, #128	; 0x80
 80053d4:	005b      	lsls	r3, r3, #1
 80053d6:	4013      	ands	r3, r2
 80053d8:	d0f0      	beq.n	80053bc <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	2380      	movs	r3, #128	; 0x80
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d107      	bne.n	80053f6 <HAL_RCC_OscConfig+0x4b2>
 80053e6:	4b72      	ldr	r3, [pc, #456]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80053e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053ea:	4b71      	ldr	r3, [pc, #452]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80053ec:	2180      	movs	r1, #128	; 0x80
 80053ee:	0049      	lsls	r1, r1, #1
 80053f0:	430a      	orrs	r2, r1
 80053f2:	651a      	str	r2, [r3, #80]	; 0x50
 80053f4:	e031      	b.n	800545a <HAL_RCC_OscConfig+0x516>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10c      	bne.n	8005418 <HAL_RCC_OscConfig+0x4d4>
 80053fe:	4b6c      	ldr	r3, [pc, #432]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005400:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005402:	4b6b      	ldr	r3, [pc, #428]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005404:	496b      	ldr	r1, [pc, #428]	; (80055b4 <HAL_RCC_OscConfig+0x670>)
 8005406:	400a      	ands	r2, r1
 8005408:	651a      	str	r2, [r3, #80]	; 0x50
 800540a:	4b69      	ldr	r3, [pc, #420]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 800540c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800540e:	4b68      	ldr	r3, [pc, #416]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005410:	496a      	ldr	r1, [pc, #424]	; (80055bc <HAL_RCC_OscConfig+0x678>)
 8005412:	400a      	ands	r2, r1
 8005414:	651a      	str	r2, [r3, #80]	; 0x50
 8005416:	e020      	b.n	800545a <HAL_RCC_OscConfig+0x516>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	23a0      	movs	r3, #160	; 0xa0
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	429a      	cmp	r2, r3
 8005422:	d10e      	bne.n	8005442 <HAL_RCC_OscConfig+0x4fe>
 8005424:	4b62      	ldr	r3, [pc, #392]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005428:	4b61      	ldr	r3, [pc, #388]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 800542a:	2180      	movs	r1, #128	; 0x80
 800542c:	00c9      	lsls	r1, r1, #3
 800542e:	430a      	orrs	r2, r1
 8005430:	651a      	str	r2, [r3, #80]	; 0x50
 8005432:	4b5f      	ldr	r3, [pc, #380]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005434:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005436:	4b5e      	ldr	r3, [pc, #376]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005438:	2180      	movs	r1, #128	; 0x80
 800543a:	0049      	lsls	r1, r1, #1
 800543c:	430a      	orrs	r2, r1
 800543e:	651a      	str	r2, [r3, #80]	; 0x50
 8005440:	e00b      	b.n	800545a <HAL_RCC_OscConfig+0x516>
 8005442:	4b5b      	ldr	r3, [pc, #364]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005444:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005446:	4b5a      	ldr	r3, [pc, #360]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005448:	495a      	ldr	r1, [pc, #360]	; (80055b4 <HAL_RCC_OscConfig+0x670>)
 800544a:	400a      	ands	r2, r1
 800544c:	651a      	str	r2, [r3, #80]	; 0x50
 800544e:	4b58      	ldr	r3, [pc, #352]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005450:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005452:	4b57      	ldr	r3, [pc, #348]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005454:	4959      	ldr	r1, [pc, #356]	; (80055bc <HAL_RCC_OscConfig+0x678>)
 8005456:	400a      	ands	r2, r1
 8005458:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d015      	beq.n	800548e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005462:	f7fe fd35 	bl	8003ed0 <HAL_GetTick>
 8005466:	0003      	movs	r3, r0
 8005468:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800546a:	e009      	b.n	8005480 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800546c:	f7fe fd30 	bl	8003ed0 <HAL_GetTick>
 8005470:	0002      	movs	r2, r0
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	4a52      	ldr	r2, [pc, #328]	; (80055c0 <HAL_RCC_OscConfig+0x67c>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d901      	bls.n	8005480 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e11a      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005480:	4b4b      	ldr	r3, [pc, #300]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005482:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005484:	2380      	movs	r3, #128	; 0x80
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4013      	ands	r3, r2
 800548a:	d0ef      	beq.n	800546c <HAL_RCC_OscConfig+0x528>
 800548c:	e014      	b.n	80054b8 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800548e:	f7fe fd1f 	bl	8003ed0 <HAL_GetTick>
 8005492:	0003      	movs	r3, r0
 8005494:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005496:	e009      	b.n	80054ac <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005498:	f7fe fd1a 	bl	8003ed0 <HAL_GetTick>
 800549c:	0002      	movs	r2, r0
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	4a47      	ldr	r2, [pc, #284]	; (80055c0 <HAL_RCC_OscConfig+0x67c>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d901      	bls.n	80054ac <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e104      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80054ac:	4b40      	ldr	r3, [pc, #256]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054b0:	2380      	movs	r3, #128	; 0x80
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4013      	ands	r3, r2
 80054b6:	d1ef      	bne.n	8005498 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80054b8:	2327      	movs	r3, #39	; 0x27
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d105      	bne.n	80054ce <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054c2:	4b3b      	ldr	r3, [pc, #236]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054c6:	4b3a      	ldr	r3, [pc, #232]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054c8:	493e      	ldr	r1, [pc, #248]	; (80055c4 <HAL_RCC_OscConfig+0x680>)
 80054ca:	400a      	ands	r2, r1
 80054cc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2220      	movs	r2, #32
 80054d4:	4013      	ands	r3, r2
 80054d6:	d049      	beq.n	800556c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d026      	beq.n	800552e <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80054e0:	4b33      	ldr	r3, [pc, #204]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	4b32      	ldr	r3, [pc, #200]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054e6:	2101      	movs	r1, #1
 80054e8:	430a      	orrs	r2, r1
 80054ea:	609a      	str	r2, [r3, #8]
 80054ec:	4b30      	ldr	r3, [pc, #192]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054f0:	4b2f      	ldr	r3, [pc, #188]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 80054f2:	2101      	movs	r1, #1
 80054f4:	430a      	orrs	r2, r1
 80054f6:	635a      	str	r2, [r3, #52]	; 0x34
 80054f8:	4b33      	ldr	r3, [pc, #204]	; (80055c8 <HAL_RCC_OscConfig+0x684>)
 80054fa:	6a1a      	ldr	r2, [r3, #32]
 80054fc:	4b32      	ldr	r3, [pc, #200]	; (80055c8 <HAL_RCC_OscConfig+0x684>)
 80054fe:	2180      	movs	r1, #128	; 0x80
 8005500:	0189      	lsls	r1, r1, #6
 8005502:	430a      	orrs	r2, r1
 8005504:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005506:	f7fe fce3 	bl	8003ed0 <HAL_GetTick>
 800550a:	0003      	movs	r3, r0
 800550c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800550e:	e008      	b.n	8005522 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005510:	f7fe fcde 	bl	8003ed0 <HAL_GetTick>
 8005514:	0002      	movs	r2, r0
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b02      	cmp	r3, #2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e0c9      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005522:	4b23      	ldr	r3, [pc, #140]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	2202      	movs	r2, #2
 8005528:	4013      	ands	r3, r2
 800552a:	d0f1      	beq.n	8005510 <HAL_RCC_OscConfig+0x5cc>
 800552c:	e01e      	b.n	800556c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800552e:	4b20      	ldr	r3, [pc, #128]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005530:	689a      	ldr	r2, [r3, #8]
 8005532:	4b1f      	ldr	r3, [pc, #124]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005534:	2101      	movs	r1, #1
 8005536:	438a      	bics	r2, r1
 8005538:	609a      	str	r2, [r3, #8]
 800553a:	4b23      	ldr	r3, [pc, #140]	; (80055c8 <HAL_RCC_OscConfig+0x684>)
 800553c:	6a1a      	ldr	r2, [r3, #32]
 800553e:	4b22      	ldr	r3, [pc, #136]	; (80055c8 <HAL_RCC_OscConfig+0x684>)
 8005540:	4922      	ldr	r1, [pc, #136]	; (80055cc <HAL_RCC_OscConfig+0x688>)
 8005542:	400a      	ands	r2, r1
 8005544:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005546:	f7fe fcc3 	bl	8003ed0 <HAL_GetTick>
 800554a:	0003      	movs	r3, r0
 800554c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800554e:	e008      	b.n	8005562 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005550:	f7fe fcbe 	bl	8003ed0 <HAL_GetTick>
 8005554:	0002      	movs	r2, r0
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b02      	cmp	r3, #2
 800555c:	d901      	bls.n	8005562 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e0a9      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005562:	4b13      	ldr	r3, [pc, #76]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	2202      	movs	r2, #2
 8005568:	4013      	ands	r3, r2
 800556a:	d1f1      	bne.n	8005550 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d100      	bne.n	8005576 <HAL_RCC_OscConfig+0x632>
 8005574:	e09e      	b.n	80056b4 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	2b0c      	cmp	r3, #12
 800557a:	d100      	bne.n	800557e <HAL_RCC_OscConfig+0x63a>
 800557c:	e077      	b.n	800566e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005582:	2b02      	cmp	r3, #2
 8005584:	d158      	bne.n	8005638 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005586:	4b0a      	ldr	r3, [pc, #40]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	4b09      	ldr	r3, [pc, #36]	; (80055b0 <HAL_RCC_OscConfig+0x66c>)
 800558c:	4910      	ldr	r1, [pc, #64]	; (80055d0 <HAL_RCC_OscConfig+0x68c>)
 800558e:	400a      	ands	r2, r1
 8005590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005592:	f7fe fc9d 	bl	8003ed0 <HAL_GetTick>
 8005596:	0003      	movs	r3, r0
 8005598:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800559a:	e01b      	b.n	80055d4 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800559c:	f7fe fc98 	bl	8003ed0 <HAL_GetTick>
 80055a0:	0002      	movs	r2, r0
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d914      	bls.n	80055d4 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e083      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	40021000 	.word	0x40021000
 80055b4:	fffffeff 	.word	0xfffffeff
 80055b8:	40007000 	.word	0x40007000
 80055bc:	fffffbff 	.word	0xfffffbff
 80055c0:	00001388 	.word	0x00001388
 80055c4:	efffffff 	.word	0xefffffff
 80055c8:	40010000 	.word	0x40010000
 80055cc:	ffffdfff 	.word	0xffffdfff
 80055d0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80055d4:	4b3a      	ldr	r3, [pc, #232]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	2380      	movs	r3, #128	; 0x80
 80055da:	049b      	lsls	r3, r3, #18
 80055dc:	4013      	ands	r3, r2
 80055de:	d1dd      	bne.n	800559c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055e0:	4b37      	ldr	r3, [pc, #220]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	4a37      	ldr	r2, [pc, #220]	; (80056c4 <HAL_RCC_OscConfig+0x780>)
 80055e6:	4013      	ands	r3, r2
 80055e8:	0019      	movs	r1, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f2:	431a      	orrs	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f8:	431a      	orrs	r2, r3
 80055fa:	4b31      	ldr	r3, [pc, #196]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 80055fc:	430a      	orrs	r2, r1
 80055fe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005600:	4b2f      	ldr	r3, [pc, #188]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	4b2e      	ldr	r3, [pc, #184]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 8005606:	2180      	movs	r1, #128	; 0x80
 8005608:	0449      	lsls	r1, r1, #17
 800560a:	430a      	orrs	r2, r1
 800560c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800560e:	f7fe fc5f 	bl	8003ed0 <HAL_GetTick>
 8005612:	0003      	movs	r3, r0
 8005614:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005616:	e008      	b.n	800562a <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005618:	f7fe fc5a 	bl	8003ed0 <HAL_GetTick>
 800561c:	0002      	movs	r2, r0
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b02      	cmp	r3, #2
 8005624:	d901      	bls.n	800562a <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e045      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800562a:	4b25      	ldr	r3, [pc, #148]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	2380      	movs	r3, #128	; 0x80
 8005630:	049b      	lsls	r3, r3, #18
 8005632:	4013      	ands	r3, r2
 8005634:	d0f0      	beq.n	8005618 <HAL_RCC_OscConfig+0x6d4>
 8005636:	e03d      	b.n	80056b4 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005638:	4b21      	ldr	r3, [pc, #132]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4b20      	ldr	r3, [pc, #128]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 800563e:	4922      	ldr	r1, [pc, #136]	; (80056c8 <HAL_RCC_OscConfig+0x784>)
 8005640:	400a      	ands	r2, r1
 8005642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005644:	f7fe fc44 	bl	8003ed0 <HAL_GetTick>
 8005648:	0003      	movs	r3, r0
 800564a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800564c:	e008      	b.n	8005660 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800564e:	f7fe fc3f 	bl	8003ed0 <HAL_GetTick>
 8005652:	0002      	movs	r2, r0
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b02      	cmp	r3, #2
 800565a:	d901      	bls.n	8005660 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e02a      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005660:	4b17      	ldr	r3, [pc, #92]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	2380      	movs	r3, #128	; 0x80
 8005666:	049b      	lsls	r3, r3, #18
 8005668:	4013      	ands	r3, r2
 800566a:	d1f0      	bne.n	800564e <HAL_RCC_OscConfig+0x70a>
 800566c:	e022      	b.n	80056b4 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005672:	2b01      	cmp	r3, #1
 8005674:	d101      	bne.n	800567a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e01d      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800567a:	4b11      	ldr	r3, [pc, #68]	; (80056c0 <HAL_RCC_OscConfig+0x77c>)
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	2380      	movs	r3, #128	; 0x80
 8005684:	025b      	lsls	r3, r3, #9
 8005686:	401a      	ands	r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568c:	429a      	cmp	r2, r3
 800568e:	d10f      	bne.n	80056b0 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005690:	69fa      	ldr	r2, [r7, #28]
 8005692:	23f0      	movs	r3, #240	; 0xf0
 8005694:	039b      	lsls	r3, r3, #14
 8005696:	401a      	ands	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800569c:	429a      	cmp	r2, r3
 800569e:	d107      	bne.n	80056b0 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80056a0:	69fa      	ldr	r2, [r7, #28]
 80056a2:	23c0      	movs	r3, #192	; 0xc0
 80056a4:	041b      	lsls	r3, r3, #16
 80056a6:	401a      	ands	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e000      	b.n	80056b6 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	0018      	movs	r0, r3
 80056b8:	46bd      	mov	sp, r7
 80056ba:	b00a      	add	sp, #40	; 0x28
 80056bc:	bdb0      	pop	{r4, r5, r7, pc}
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	40021000 	.word	0x40021000
 80056c4:	ff02ffff 	.word	0xff02ffff
 80056c8:	feffffff 	.word	0xfeffffff

080056cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056cc:	b5b0      	push	{r4, r5, r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e128      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056e0:	4b96      	ldr	r3, [pc, #600]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2201      	movs	r2, #1
 80056e6:	4013      	ands	r3, r2
 80056e8:	683a      	ldr	r2, [r7, #0]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d91e      	bls.n	800572c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ee:	4b93      	ldr	r3, [pc, #588]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4393      	bics	r3, r2
 80056f6:	0019      	movs	r1, r3
 80056f8:	4b90      	ldr	r3, [pc, #576]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	430a      	orrs	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005700:	f7fe fbe6 	bl	8003ed0 <HAL_GetTick>
 8005704:	0003      	movs	r3, r0
 8005706:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005708:	e009      	b.n	800571e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800570a:	f7fe fbe1 	bl	8003ed0 <HAL_GetTick>
 800570e:	0002      	movs	r2, r0
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	4a8a      	ldr	r2, [pc, #552]	; (8005940 <HAL_RCC_ClockConfig+0x274>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d901      	bls.n	800571e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e109      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800571e:	4b87      	ldr	r3, [pc, #540]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2201      	movs	r2, #1
 8005724:	4013      	ands	r3, r2
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	429a      	cmp	r2, r3
 800572a:	d1ee      	bne.n	800570a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2202      	movs	r2, #2
 8005732:	4013      	ands	r3, r2
 8005734:	d009      	beq.n	800574a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005736:	4b83      	ldr	r3, [pc, #524]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	22f0      	movs	r2, #240	; 0xf0
 800573c:	4393      	bics	r3, r2
 800573e:	0019      	movs	r1, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	4b7f      	ldr	r3, [pc, #508]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005746:	430a      	orrs	r2, r1
 8005748:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2201      	movs	r2, #1
 8005750:	4013      	ands	r3, r2
 8005752:	d100      	bne.n	8005756 <HAL_RCC_ClockConfig+0x8a>
 8005754:	e089      	b.n	800586a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d107      	bne.n	800576e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800575e:	4b79      	ldr	r3, [pc, #484]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	2380      	movs	r3, #128	; 0x80
 8005764:	029b      	lsls	r3, r3, #10
 8005766:	4013      	ands	r3, r2
 8005768:	d120      	bne.n	80057ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e0e1      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	2b03      	cmp	r3, #3
 8005774:	d107      	bne.n	8005786 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005776:	4b73      	ldr	r3, [pc, #460]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	2380      	movs	r3, #128	; 0x80
 800577c:	049b      	lsls	r3, r3, #18
 800577e:	4013      	ands	r3, r2
 8005780:	d114      	bne.n	80057ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e0d5      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d106      	bne.n	800579c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800578e:	4b6d      	ldr	r3, [pc, #436]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2204      	movs	r2, #4
 8005794:	4013      	ands	r3, r2
 8005796:	d109      	bne.n	80057ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e0ca      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800579c:	4b69      	ldr	r3, [pc, #420]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	2380      	movs	r3, #128	; 0x80
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	4013      	ands	r3, r2
 80057a6:	d101      	bne.n	80057ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e0c2      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057ac:	4b65      	ldr	r3, [pc, #404]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	2203      	movs	r2, #3
 80057b2:	4393      	bics	r3, r2
 80057b4:	0019      	movs	r1, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	4b62      	ldr	r3, [pc, #392]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80057bc:	430a      	orrs	r2, r1
 80057be:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057c0:	f7fe fb86 	bl	8003ed0 <HAL_GetTick>
 80057c4:	0003      	movs	r3, r0
 80057c6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d111      	bne.n	80057f4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057d0:	e009      	b.n	80057e6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057d2:	f7fe fb7d 	bl	8003ed0 <HAL_GetTick>
 80057d6:	0002      	movs	r2, r0
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	4a58      	ldr	r2, [pc, #352]	; (8005940 <HAL_RCC_ClockConfig+0x274>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e0a5      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057e6:	4b57      	ldr	r3, [pc, #348]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	220c      	movs	r2, #12
 80057ec:	4013      	ands	r3, r2
 80057ee:	2b08      	cmp	r3, #8
 80057f0:	d1ef      	bne.n	80057d2 <HAL_RCC_ClockConfig+0x106>
 80057f2:	e03a      	b.n	800586a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	2b03      	cmp	r3, #3
 80057fa:	d111      	bne.n	8005820 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057fc:	e009      	b.n	8005812 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057fe:	f7fe fb67 	bl	8003ed0 <HAL_GetTick>
 8005802:	0002      	movs	r2, r0
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	4a4d      	ldr	r2, [pc, #308]	; (8005940 <HAL_RCC_ClockConfig+0x274>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e08f      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005812:	4b4c      	ldr	r3, [pc, #304]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	220c      	movs	r2, #12
 8005818:	4013      	ands	r3, r2
 800581a:	2b0c      	cmp	r3, #12
 800581c:	d1ef      	bne.n	80057fe <HAL_RCC_ClockConfig+0x132>
 800581e:	e024      	b.n	800586a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	2b01      	cmp	r3, #1
 8005826:	d11b      	bne.n	8005860 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005828:	e009      	b.n	800583e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800582a:	f7fe fb51 	bl	8003ed0 <HAL_GetTick>
 800582e:	0002      	movs	r2, r0
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	4a42      	ldr	r2, [pc, #264]	; (8005940 <HAL_RCC_ClockConfig+0x274>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d901      	bls.n	800583e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e079      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800583e:	4b41      	ldr	r3, [pc, #260]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	220c      	movs	r2, #12
 8005844:	4013      	ands	r3, r2
 8005846:	2b04      	cmp	r3, #4
 8005848:	d1ef      	bne.n	800582a <HAL_RCC_ClockConfig+0x15e>
 800584a:	e00e      	b.n	800586a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800584c:	f7fe fb40 	bl	8003ed0 <HAL_GetTick>
 8005850:	0002      	movs	r2, r0
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	1ad3      	subs	r3, r2, r3
 8005856:	4a3a      	ldr	r2, [pc, #232]	; (8005940 <HAL_RCC_ClockConfig+0x274>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e068      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005860:	4b38      	ldr	r3, [pc, #224]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	220c      	movs	r2, #12
 8005866:	4013      	ands	r3, r2
 8005868:	d1f0      	bne.n	800584c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800586a:	4b34      	ldr	r3, [pc, #208]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2201      	movs	r2, #1
 8005870:	4013      	ands	r3, r2
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d21e      	bcs.n	80058b6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005878:	4b30      	ldr	r3, [pc, #192]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2201      	movs	r2, #1
 800587e:	4393      	bics	r3, r2
 8005880:	0019      	movs	r1, r3
 8005882:	4b2e      	ldr	r3, [pc, #184]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	430a      	orrs	r2, r1
 8005888:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800588a:	f7fe fb21 	bl	8003ed0 <HAL_GetTick>
 800588e:	0003      	movs	r3, r0
 8005890:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005892:	e009      	b.n	80058a8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005894:	f7fe fb1c 	bl	8003ed0 <HAL_GetTick>
 8005898:	0002      	movs	r2, r0
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	4a28      	ldr	r2, [pc, #160]	; (8005940 <HAL_RCC_ClockConfig+0x274>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d901      	bls.n	80058a8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e044      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a8:	4b24      	ldr	r3, [pc, #144]	; (800593c <HAL_RCC_ClockConfig+0x270>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2201      	movs	r2, #1
 80058ae:	4013      	ands	r3, r2
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d1ee      	bne.n	8005894 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2204      	movs	r2, #4
 80058bc:	4013      	ands	r3, r2
 80058be:	d009      	beq.n	80058d4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c0:	4b20      	ldr	r3, [pc, #128]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	4a20      	ldr	r2, [pc, #128]	; (8005948 <HAL_RCC_ClockConfig+0x27c>)
 80058c6:	4013      	ands	r3, r2
 80058c8:	0019      	movs	r1, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	4b1d      	ldr	r3, [pc, #116]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80058d0:	430a      	orrs	r2, r1
 80058d2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2208      	movs	r2, #8
 80058da:	4013      	ands	r3, r2
 80058dc:	d00a      	beq.n	80058f4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80058de:	4b19      	ldr	r3, [pc, #100]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	4a1a      	ldr	r2, [pc, #104]	; (800594c <HAL_RCC_ClockConfig+0x280>)
 80058e4:	4013      	ands	r3, r2
 80058e6:	0019      	movs	r1, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	00da      	lsls	r2, r3, #3
 80058ee:	4b15      	ldr	r3, [pc, #84]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80058f0:	430a      	orrs	r2, r1
 80058f2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058f4:	f000 f832 	bl	800595c <HAL_RCC_GetSysClockFreq>
 80058f8:	0001      	movs	r1, r0
 80058fa:	4b12      	ldr	r3, [pc, #72]	; (8005944 <HAL_RCC_ClockConfig+0x278>)
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	091b      	lsrs	r3, r3, #4
 8005900:	220f      	movs	r2, #15
 8005902:	4013      	ands	r3, r2
 8005904:	4a12      	ldr	r2, [pc, #72]	; (8005950 <HAL_RCC_ClockConfig+0x284>)
 8005906:	5cd3      	ldrb	r3, [r2, r3]
 8005908:	000a      	movs	r2, r1
 800590a:	40da      	lsrs	r2, r3
 800590c:	4b11      	ldr	r3, [pc, #68]	; (8005954 <HAL_RCC_ClockConfig+0x288>)
 800590e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005910:	4b11      	ldr	r3, [pc, #68]	; (8005958 <HAL_RCC_ClockConfig+0x28c>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	250b      	movs	r5, #11
 8005916:	197c      	adds	r4, r7, r5
 8005918:	0018      	movs	r0, r3
 800591a:	f7fe fa93 	bl	8003e44 <HAL_InitTick>
 800591e:	0003      	movs	r3, r0
 8005920:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005922:	197b      	adds	r3, r7, r5
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d002      	beq.n	8005930 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800592a:	197b      	adds	r3, r7, r5
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	e000      	b.n	8005932 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005930:	2300      	movs	r3, #0
}
 8005932:	0018      	movs	r0, r3
 8005934:	46bd      	mov	sp, r7
 8005936:	b004      	add	sp, #16
 8005938:	bdb0      	pop	{r4, r5, r7, pc}
 800593a:	46c0      	nop			; (mov r8, r8)
 800593c:	40022000 	.word	0x40022000
 8005940:	00001388 	.word	0x00001388
 8005944:	40021000 	.word	0x40021000
 8005948:	fffff8ff 	.word	0xfffff8ff
 800594c:	ffffc7ff 	.word	0xffffc7ff
 8005950:	08009b6c 	.word	0x08009b6c
 8005954:	20000000 	.word	0x20000000
 8005958:	20000004 	.word	0x20000004

0800595c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800595c:	b5b0      	push	{r4, r5, r7, lr}
 800595e:	b08e      	sub	sp, #56	; 0x38
 8005960:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005962:	4b4c      	ldr	r3, [pc, #304]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x138>)
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005968:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800596a:	230c      	movs	r3, #12
 800596c:	4013      	ands	r3, r2
 800596e:	2b0c      	cmp	r3, #12
 8005970:	d014      	beq.n	800599c <HAL_RCC_GetSysClockFreq+0x40>
 8005972:	d900      	bls.n	8005976 <HAL_RCC_GetSysClockFreq+0x1a>
 8005974:	e07b      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x112>
 8005976:	2b04      	cmp	r3, #4
 8005978:	d002      	beq.n	8005980 <HAL_RCC_GetSysClockFreq+0x24>
 800597a:	2b08      	cmp	r3, #8
 800597c:	d00b      	beq.n	8005996 <HAL_RCC_GetSysClockFreq+0x3a>
 800597e:	e076      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005980:	4b44      	ldr	r3, [pc, #272]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x138>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2210      	movs	r2, #16
 8005986:	4013      	ands	r3, r2
 8005988:	d002      	beq.n	8005990 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800598a:	4b43      	ldr	r3, [pc, #268]	; (8005a98 <HAL_RCC_GetSysClockFreq+0x13c>)
 800598c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800598e:	e07c      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005990:	4b42      	ldr	r3, [pc, #264]	; (8005a9c <HAL_RCC_GetSysClockFreq+0x140>)
 8005992:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005994:	e079      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005996:	4b42      	ldr	r3, [pc, #264]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x144>)
 8005998:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800599a:	e076      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800599c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800599e:	0c9a      	lsrs	r2, r3, #18
 80059a0:	230f      	movs	r3, #15
 80059a2:	401a      	ands	r2, r3
 80059a4:	4b3f      	ldr	r3, [pc, #252]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x148>)
 80059a6:	5c9b      	ldrb	r3, [r3, r2]
 80059a8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80059aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ac:	0d9a      	lsrs	r2, r3, #22
 80059ae:	2303      	movs	r3, #3
 80059b0:	4013      	ands	r3, r2
 80059b2:	3301      	adds	r3, #1
 80059b4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059b6:	4b37      	ldr	r3, [pc, #220]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x138>)
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	2380      	movs	r3, #128	; 0x80
 80059bc:	025b      	lsls	r3, r3, #9
 80059be:	4013      	ands	r3, r2
 80059c0:	d01a      	beq.n	80059f8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80059c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c4:	61bb      	str	r3, [r7, #24]
 80059c6:	2300      	movs	r3, #0
 80059c8:	61fb      	str	r3, [r7, #28]
 80059ca:	4a35      	ldr	r2, [pc, #212]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x144>)
 80059cc:	2300      	movs	r3, #0
 80059ce:	69b8      	ldr	r0, [r7, #24]
 80059d0:	69f9      	ldr	r1, [r7, #28]
 80059d2:	f7fa fdc3 	bl	800055c <__aeabi_lmul>
 80059d6:	0002      	movs	r2, r0
 80059d8:	000b      	movs	r3, r1
 80059da:	0010      	movs	r0, r2
 80059dc:	0019      	movs	r1, r3
 80059de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	2300      	movs	r3, #0
 80059e4:	617b      	str	r3, [r7, #20]
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f7fa fd97 	bl	800051c <__aeabi_uldivmod>
 80059ee:	0002      	movs	r2, r0
 80059f0:	000b      	movs	r3, r1
 80059f2:	0013      	movs	r3, r2
 80059f4:	637b      	str	r3, [r7, #52]	; 0x34
 80059f6:	e037      	b.n	8005a68 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80059f8:	4b26      	ldr	r3, [pc, #152]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x138>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2210      	movs	r2, #16
 80059fe:	4013      	ands	r3, r2
 8005a00:	d01a      	beq.n	8005a38 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8005a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a04:	60bb      	str	r3, [r7, #8]
 8005a06:	2300      	movs	r3, #0
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	4a23      	ldr	r2, [pc, #140]	; (8005a98 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	68b8      	ldr	r0, [r7, #8]
 8005a10:	68f9      	ldr	r1, [r7, #12]
 8005a12:	f7fa fda3 	bl	800055c <__aeabi_lmul>
 8005a16:	0002      	movs	r2, r0
 8005a18:	000b      	movs	r3, r1
 8005a1a:	0010      	movs	r0, r2
 8005a1c:	0019      	movs	r1, r3
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a20:	603b      	str	r3, [r7, #0]
 8005a22:	2300      	movs	r3, #0
 8005a24:	607b      	str	r3, [r7, #4]
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f7fa fd77 	bl	800051c <__aeabi_uldivmod>
 8005a2e:	0002      	movs	r2, r0
 8005a30:	000b      	movs	r3, r1
 8005a32:	0013      	movs	r3, r2
 8005a34:	637b      	str	r3, [r7, #52]	; 0x34
 8005a36:	e017      	b.n	8005a68 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3a:	0018      	movs	r0, r3
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	0019      	movs	r1, r3
 8005a40:	4a16      	ldr	r2, [pc, #88]	; (8005a9c <HAL_RCC_GetSysClockFreq+0x140>)
 8005a42:	2300      	movs	r3, #0
 8005a44:	f7fa fd8a 	bl	800055c <__aeabi_lmul>
 8005a48:	0002      	movs	r2, r0
 8005a4a:	000b      	movs	r3, r1
 8005a4c:	0010      	movs	r0, r2
 8005a4e:	0019      	movs	r1, r3
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	001c      	movs	r4, r3
 8005a54:	2300      	movs	r3, #0
 8005a56:	001d      	movs	r5, r3
 8005a58:	0022      	movs	r2, r4
 8005a5a:	002b      	movs	r3, r5
 8005a5c:	f7fa fd5e 	bl	800051c <__aeabi_uldivmod>
 8005a60:	0002      	movs	r2, r0
 8005a62:	000b      	movs	r3, r1
 8005a64:	0013      	movs	r3, r2
 8005a66:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8005a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005a6c:	e00d      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005a6e:	4b09      	ldr	r3, [pc, #36]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x138>)
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	0b5b      	lsrs	r3, r3, #13
 8005a74:	2207      	movs	r2, #7
 8005a76:	4013      	ands	r3, r2
 8005a78:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005a7a:	6a3b      	ldr	r3, [r7, #32]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	2280      	movs	r2, #128	; 0x80
 8005a80:	0212      	lsls	r2, r2, #8
 8005a82:	409a      	lsls	r2, r3
 8005a84:	0013      	movs	r3, r2
 8005a86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005a88:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	b00e      	add	sp, #56	; 0x38
 8005a92:	bdb0      	pop	{r4, r5, r7, pc}
 8005a94:	40021000 	.word	0x40021000
 8005a98:	003d0900 	.word	0x003d0900
 8005a9c:	00f42400 	.word	0x00f42400
 8005aa0:	007a1200 	.word	0x007a1200
 8005aa4:	08009b84 	.word	0x08009b84

08005aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005aac:	4b02      	ldr	r3, [pc, #8]	; (8005ab8 <HAL_RCC_GetHCLKFreq+0x10>)
 8005aae:	681b      	ldr	r3, [r3, #0]
}
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	46c0      	nop			; (mov r8, r8)
 8005ab8:	20000000 	.word	0x20000000

08005abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ac0:	f7ff fff2 	bl	8005aa8 <HAL_RCC_GetHCLKFreq>
 8005ac4:	0001      	movs	r1, r0
 8005ac6:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	0a1b      	lsrs	r3, r3, #8
 8005acc:	2207      	movs	r2, #7
 8005ace:	4013      	ands	r3, r2
 8005ad0:	4a04      	ldr	r2, [pc, #16]	; (8005ae4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ad2:	5cd3      	ldrb	r3, [r2, r3]
 8005ad4:	40d9      	lsrs	r1, r3
 8005ad6:	000b      	movs	r3, r1
}
 8005ad8:	0018      	movs	r0, r3
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	46c0      	nop			; (mov r8, r8)
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	08009b7c 	.word	0x08009b7c

08005ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005aec:	f7ff ffdc 	bl	8005aa8 <HAL_RCC_GetHCLKFreq>
 8005af0:	0001      	movs	r1, r0
 8005af2:	4b06      	ldr	r3, [pc, #24]	; (8005b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	0adb      	lsrs	r3, r3, #11
 8005af8:	2207      	movs	r2, #7
 8005afa:	4013      	ands	r3, r2
 8005afc:	4a04      	ldr	r2, [pc, #16]	; (8005b10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005afe:	5cd3      	ldrb	r3, [r2, r3]
 8005b00:	40d9      	lsrs	r1, r3
 8005b02:	000b      	movs	r3, r1
}
 8005b04:	0018      	movs	r0, r3
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
 8005b0a:	46c0      	nop			; (mov r8, r8)
 8005b0c:	40021000 	.word	0x40021000
 8005b10:	08009b7c 	.word	0x08009b7c

08005b14 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005b1c:	2317      	movs	r3, #23
 8005b1e:	18fb      	adds	r3, r7, r3
 8005b20:	2200      	movs	r2, #0
 8005b22:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	d106      	bne.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	2380      	movs	r3, #128	; 0x80
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	4013      	ands	r3, r2
 8005b38:	d100      	bne.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8005b3a:	e0d9      	b.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b3c:	4b9c      	ldr	r3, [pc, #624]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b40:	2380      	movs	r3, #128	; 0x80
 8005b42:	055b      	lsls	r3, r3, #21
 8005b44:	4013      	ands	r3, r2
 8005b46:	d10a      	bne.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b48:	4b99      	ldr	r3, [pc, #612]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b4c:	4b98      	ldr	r3, [pc, #608]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b4e:	2180      	movs	r1, #128	; 0x80
 8005b50:	0549      	lsls	r1, r1, #21
 8005b52:	430a      	orrs	r2, r1
 8005b54:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005b56:	2317      	movs	r3, #23
 8005b58:	18fb      	adds	r3, r7, r3
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b5e:	4b95      	ldr	r3, [pc, #596]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	2380      	movs	r3, #128	; 0x80
 8005b64:	005b      	lsls	r3, r3, #1
 8005b66:	4013      	ands	r3, r2
 8005b68:	d11a      	bne.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b6a:	4b92      	ldr	r3, [pc, #584]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	4b91      	ldr	r3, [pc, #580]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b70:	2180      	movs	r1, #128	; 0x80
 8005b72:	0049      	lsls	r1, r1, #1
 8005b74:	430a      	orrs	r2, r1
 8005b76:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b78:	f7fe f9aa 	bl	8003ed0 <HAL_GetTick>
 8005b7c:	0003      	movs	r3, r0
 8005b7e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b80:	e008      	b.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b82:	f7fe f9a5 	bl	8003ed0 <HAL_GetTick>
 8005b86:	0002      	movs	r2, r0
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	2b64      	cmp	r3, #100	; 0x64
 8005b8e:	d901      	bls.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e108      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b94:	4b87      	ldr	r3, [pc, #540]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	2380      	movs	r3, #128	; 0x80
 8005b9a:	005b      	lsls	r3, r3, #1
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	d0f0      	beq.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005ba0:	4b83      	ldr	r3, [pc, #524]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	23c0      	movs	r3, #192	; 0xc0
 8005ba6:	039b      	lsls	r3, r3, #14
 8005ba8:	4013      	ands	r3, r2
 8005baa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	23c0      	movs	r3, #192	; 0xc0
 8005bb2:	039b      	lsls	r3, r3, #14
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d107      	bne.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	23c0      	movs	r3, #192	; 0xc0
 8005bc2:	039b      	lsls	r3, r3, #14
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d013      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	23c0      	movs	r3, #192	; 0xc0
 8005bd2:	029b      	lsls	r3, r3, #10
 8005bd4:	401a      	ands	r2, r3
 8005bd6:	23c0      	movs	r3, #192	; 0xc0
 8005bd8:	029b      	lsls	r3, r3, #10
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d10a      	bne.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005bde:	4b74      	ldr	r3, [pc, #464]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	2380      	movs	r3, #128	; 0x80
 8005be4:	029b      	lsls	r3, r3, #10
 8005be6:	401a      	ands	r2, r3
 8005be8:	2380      	movs	r3, #128	; 0x80
 8005bea:	029b      	lsls	r3, r3, #10
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d101      	bne.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e0d8      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005bf4:	4b6e      	ldr	r3, [pc, #440]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005bf6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bf8:	23c0      	movs	r3, #192	; 0xc0
 8005bfa:	029b      	lsls	r3, r3, #10
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d049      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	23c0      	movs	r3, #192	; 0xc0
 8005c0c:	029b      	lsls	r3, r3, #10
 8005c0e:	4013      	ands	r3, r2
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d004      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d10d      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	23c0      	movs	r3, #192	; 0xc0
 8005c26:	029b      	lsls	r3, r3, #10
 8005c28:	4013      	ands	r3, r2
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d034      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	2380      	movs	r3, #128	; 0x80
 8005c36:	011b      	lsls	r3, r3, #4
 8005c38:	4013      	ands	r3, r2
 8005c3a:	d02e      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005c3c:	4b5c      	ldr	r3, [pc, #368]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c40:	4a5d      	ldr	r2, [pc, #372]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8005c42:	4013      	ands	r3, r2
 8005c44:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c46:	4b5a      	ldr	r3, [pc, #360]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c4a:	4b59      	ldr	r3, [pc, #356]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c4c:	2180      	movs	r1, #128	; 0x80
 8005c4e:	0309      	lsls	r1, r1, #12
 8005c50:	430a      	orrs	r2, r1
 8005c52:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c54:	4b56      	ldr	r3, [pc, #344]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c58:	4b55      	ldr	r3, [pc, #340]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c5a:	4958      	ldr	r1, [pc, #352]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005c5c:	400a      	ands	r2, r1
 8005c5e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005c60:	4b53      	ldr	r3, [pc, #332]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	2380      	movs	r3, #128	; 0x80
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	d014      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c70:	f7fe f92e 	bl	8003ed0 <HAL_GetTick>
 8005c74:	0003      	movs	r3, r0
 8005c76:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c78:	e009      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c7a:	f7fe f929 	bl	8003ed0 <HAL_GetTick>
 8005c7e:	0002      	movs	r2, r0
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	4a4e      	ldr	r2, [pc, #312]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d901      	bls.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e08b      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c8e:	4b48      	ldr	r3, [pc, #288]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c92:	2380      	movs	r3, #128	; 0x80
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	4013      	ands	r3, r2
 8005c98:	d0ef      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	23c0      	movs	r3, #192	; 0xc0
 8005ca0:	029b      	lsls	r3, r3, #10
 8005ca2:	401a      	ands	r2, r3
 8005ca4:	23c0      	movs	r3, #192	; 0xc0
 8005ca6:	029b      	lsls	r3, r3, #10
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d10c      	bne.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005cac:	4b40      	ldr	r3, [pc, #256]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a44      	ldr	r2, [pc, #272]	; (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	0019      	movs	r1, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685a      	ldr	r2, [r3, #4]
 8005cba:	23c0      	movs	r3, #192	; 0xc0
 8005cbc:	039b      	lsls	r3, r3, #14
 8005cbe:	401a      	ands	r2, r3
 8005cc0:	4b3b      	ldr	r3, [pc, #236]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	4b3a      	ldr	r3, [pc, #232]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cc8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	23c0      	movs	r3, #192	; 0xc0
 8005cd0:	029b      	lsls	r3, r3, #10
 8005cd2:	401a      	ands	r2, r3
 8005cd4:	4b36      	ldr	r3, [pc, #216]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005cda:	2317      	movs	r3, #23
 8005cdc:	18fb      	adds	r3, r7, r3
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d105      	bne.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ce4:	4b32      	ldr	r3, [pc, #200]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ce6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ce8:	4b31      	ldr	r3, [pc, #196]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cea:	4937      	ldr	r1, [pc, #220]	; (8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8005cec:	400a      	ands	r2, r1
 8005cee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	d009      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cfa:	4b2d      	ldr	r3, [pc, #180]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cfe:	2203      	movs	r2, #3
 8005d00:	4393      	bics	r3, r2
 8005d02:	0019      	movs	r1, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68da      	ldr	r2, [r3, #12]
 8005d08:	4b29      	ldr	r3, [pc, #164]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2202      	movs	r2, #2
 8005d14:	4013      	ands	r3, r2
 8005d16:	d009      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d18:	4b25      	ldr	r3, [pc, #148]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d1c:	220c      	movs	r2, #12
 8005d1e:	4393      	bics	r3, r2
 8005d20:	0019      	movs	r1, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	691a      	ldr	r2, [r3, #16]
 8005d26:	4b22      	ldr	r3, [pc, #136]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d28:	430a      	orrs	r2, r1
 8005d2a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2204      	movs	r2, #4
 8005d32:	4013      	ands	r3, r2
 8005d34:	d009      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d36:	4b1e      	ldr	r3, [pc, #120]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d3a:	4a24      	ldr	r2, [pc, #144]	; (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	0019      	movs	r1, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	695a      	ldr	r2, [r3, #20]
 8005d44:	4b1a      	ldr	r3, [pc, #104]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d46:	430a      	orrs	r2, r1
 8005d48:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2208      	movs	r2, #8
 8005d50:	4013      	ands	r3, r2
 8005d52:	d009      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d54:	4b16      	ldr	r3, [pc, #88]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d58:	4a1d      	ldr	r2, [pc, #116]	; (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	0019      	movs	r1, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	699a      	ldr	r2, [r3, #24]
 8005d62:	4b13      	ldr	r3, [pc, #76]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d64:	430a      	orrs	r2, r1
 8005d66:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2240      	movs	r2, #64	; 0x40
 8005d6e:	4013      	ands	r3, r2
 8005d70:	d009      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d72:	4b0f      	ldr	r3, [pc, #60]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d76:	4a17      	ldr	r2, [pc, #92]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	0019      	movs	r1, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1a      	ldr	r2, [r3, #32]
 8005d80:	4b0b      	ldr	r3, [pc, #44]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d82:	430a      	orrs	r2, r1
 8005d84:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2280      	movs	r2, #128	; 0x80
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	d009      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005d90:	4b07      	ldr	r3, [pc, #28]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d94:	4a10      	ldr	r2, [pc, #64]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d96:	4013      	ands	r3, r2
 8005d98:	0019      	movs	r1, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	69da      	ldr	r2, [r3, #28]
 8005d9e:	4b04      	ldr	r3, [pc, #16]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005da0:	430a      	orrs	r2, r1
 8005da2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	0018      	movs	r0, r3
 8005da8:	46bd      	mov	sp, r7
 8005daa:	b006      	add	sp, #24
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	46c0      	nop			; (mov r8, r8)
 8005db0:	40021000 	.word	0x40021000
 8005db4:	40007000 	.word	0x40007000
 8005db8:	fffcffff 	.word	0xfffcffff
 8005dbc:	fff7ffff 	.word	0xfff7ffff
 8005dc0:	00001388 	.word	0x00001388
 8005dc4:	ffcfffff 	.word	0xffcfffff
 8005dc8:	efffffff 	.word	0xefffffff
 8005dcc:	fffff3ff 	.word	0xfffff3ff
 8005dd0:	ffffcfff 	.word	0xffffcfff
 8005dd4:	fbffffff 	.word	0xfbffffff
 8005dd8:	fff3ffff 	.word	0xfff3ffff

08005ddc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e044      	b.n	8005e78 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d107      	bne.n	8005e06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2274      	movs	r2, #116	; 0x74
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	0018      	movs	r0, r3
 8005e02:	f7fd fc2b 	bl	800365c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2224      	movs	r2, #36	; 0x24
 8005e0a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2101      	movs	r1, #1
 8005e18:	438a      	bics	r2, r1
 8005e1a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	0018      	movs	r0, r3
 8005e20:	f000 f8d8 	bl	8005fd4 <UART_SetConfig>
 8005e24:	0003      	movs	r3, r0
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d101      	bne.n	8005e2e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e024      	b.n	8005e78 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	0018      	movs	r0, r3
 8005e3a:	f000 fb4f 	bl	80064dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	490d      	ldr	r1, [pc, #52]	; (8005e80 <HAL_UART_Init+0xa4>)
 8005e4a:	400a      	ands	r2, r1
 8005e4c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	689a      	ldr	r2, [r3, #8]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	212a      	movs	r1, #42	; 0x2a
 8005e5a:	438a      	bics	r2, r1
 8005e5c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2101      	movs	r1, #1
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	0018      	movs	r0, r3
 8005e72:	f000 fbe7 	bl	8006644 <UART_CheckIdleState>
 8005e76:	0003      	movs	r3, r0
}
 8005e78:	0018      	movs	r0, r3
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	b002      	add	sp, #8
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	ffffb7ff 	.word	0xffffb7ff

08005e84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b08a      	sub	sp, #40	; 0x28
 8005e88:	af02      	add	r7, sp, #8
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	603b      	str	r3, [r7, #0]
 8005e90:	1dbb      	adds	r3, r7, #6
 8005e92:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e98:	2b20      	cmp	r3, #32
 8005e9a:	d000      	beq.n	8005e9e <HAL_UART_Transmit+0x1a>
 8005e9c:	e095      	b.n	8005fca <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d003      	beq.n	8005eac <HAL_UART_Transmit+0x28>
 8005ea4:	1dbb      	adds	r3, r7, #6
 8005ea6:	881b      	ldrh	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e08d      	b.n	8005fcc <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	2380      	movs	r3, #128	; 0x80
 8005eb6:	015b      	lsls	r3, r3, #5
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d109      	bne.n	8005ed0 <HAL_UART_Transmit+0x4c>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d105      	bne.n	8005ed0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	4013      	ands	r3, r2
 8005eca:	d001      	beq.n	8005ed0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e07d      	b.n	8005fcc <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2274      	movs	r2, #116	; 0x74
 8005ed4:	5c9b      	ldrb	r3, [r3, r2]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d101      	bne.n	8005ede <HAL_UART_Transmit+0x5a>
 8005eda:	2302      	movs	r3, #2
 8005edc:	e076      	b.n	8005fcc <HAL_UART_Transmit+0x148>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2274      	movs	r2, #116	; 0x74
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2280      	movs	r2, #128	; 0x80
 8005eea:	2100      	movs	r1, #0
 8005eec:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2221      	movs	r2, #33	; 0x21
 8005ef2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ef4:	f7fd ffec 	bl	8003ed0 <HAL_GetTick>
 8005ef8:	0003      	movs	r3, r0
 8005efa:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	1dba      	adds	r2, r7, #6
 8005f00:	2150      	movs	r1, #80	; 0x50
 8005f02:	8812      	ldrh	r2, [r2, #0]
 8005f04:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	1dba      	adds	r2, r7, #6
 8005f0a:	2152      	movs	r1, #82	; 0x52
 8005f0c:	8812      	ldrh	r2, [r2, #0]
 8005f0e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	689a      	ldr	r2, [r3, #8]
 8005f14:	2380      	movs	r3, #128	; 0x80
 8005f16:	015b      	lsls	r3, r3, #5
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d108      	bne.n	8005f2e <HAL_UART_Transmit+0xaa>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d104      	bne.n	8005f2e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005f24:	2300      	movs	r3, #0
 8005f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	61bb      	str	r3, [r7, #24]
 8005f2c:	e003      	b.n	8005f36 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2274      	movs	r2, #116	; 0x74
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005f3e:	e02c      	b.n	8005f9a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	9300      	str	r3, [sp, #0]
 8005f48:	0013      	movs	r3, r2
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	2180      	movs	r1, #128	; 0x80
 8005f4e:	f000 fbc1 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 8005f52:	1e03      	subs	r3, r0, #0
 8005f54:	d001      	beq.n	8005f5a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e038      	b.n	8005fcc <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10b      	bne.n	8005f78 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	881b      	ldrh	r3, [r3, #0]
 8005f64:	001a      	movs	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	05d2      	lsls	r2, r2, #23
 8005f6c:	0dd2      	lsrs	r2, r2, #23
 8005f6e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	3302      	adds	r3, #2
 8005f74:	61bb      	str	r3, [r7, #24]
 8005f76:	e007      	b.n	8005f88 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	781a      	ldrb	r2, [r3, #0]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3301      	adds	r3, #1
 8005f86:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2252      	movs	r2, #82	; 0x52
 8005f8c:	5a9b      	ldrh	r3, [r3, r2]
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	3b01      	subs	r3, #1
 8005f92:	b299      	uxth	r1, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2252      	movs	r2, #82	; 0x52
 8005f98:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2252      	movs	r2, #82	; 0x52
 8005f9e:	5a9b      	ldrh	r3, [r3, r2]
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1cc      	bne.n	8005f40 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fa6:	697a      	ldr	r2, [r7, #20]
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	0013      	movs	r3, r2
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2140      	movs	r1, #64	; 0x40
 8005fb4:	f000 fb8e 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 8005fb8:	1e03      	subs	r3, r0, #0
 8005fba:	d001      	beq.n	8005fc0 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	e005      	b.n	8005fcc <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e000      	b.n	8005fcc <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8005fca:	2302      	movs	r3, #2
  }
}
 8005fcc:	0018      	movs	r0, r3
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b008      	add	sp, #32
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fd4:	b5b0      	push	{r4, r5, r7, lr}
 8005fd6:	b08e      	sub	sp, #56	; 0x38
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fdc:	231a      	movs	r3, #26
 8005fde:	2218      	movs	r2, #24
 8005fe0:	189b      	adds	r3, r3, r2
 8005fe2:	19db      	adds	r3, r3, r7
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	689a      	ldr	r2, [r3, #8]
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4ac6      	ldr	r2, [pc, #792]	; (8006320 <UART_SetConfig+0x34c>)
 8006008:	4013      	ands	r3, r2
 800600a:	0019      	movs	r1, r3
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006012:	430a      	orrs	r2, r1
 8006014:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4ac1      	ldr	r2, [pc, #772]	; (8006324 <UART_SetConfig+0x350>)
 800601e:	4013      	ands	r3, r2
 8006020:	0019      	movs	r1, r3
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	68da      	ldr	r2, [r3, #12]
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	430a      	orrs	r2, r1
 800602c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4abb      	ldr	r2, [pc, #748]	; (8006328 <UART_SetConfig+0x354>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d004      	beq.n	8006048 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006044:	4313      	orrs	r3, r2
 8006046:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	4ab7      	ldr	r2, [pc, #732]	; (800632c <UART_SetConfig+0x358>)
 8006050:	4013      	ands	r3, r2
 8006052:	0019      	movs	r1, r3
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800605a:	430a      	orrs	r2, r1
 800605c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4ab3      	ldr	r2, [pc, #716]	; (8006330 <UART_SetConfig+0x35c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d131      	bne.n	80060cc <UART_SetConfig+0xf8>
 8006068:	4bb2      	ldr	r3, [pc, #712]	; (8006334 <UART_SetConfig+0x360>)
 800606a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800606c:	2203      	movs	r2, #3
 800606e:	4013      	ands	r3, r2
 8006070:	2b03      	cmp	r3, #3
 8006072:	d01d      	beq.n	80060b0 <UART_SetConfig+0xdc>
 8006074:	d823      	bhi.n	80060be <UART_SetConfig+0xea>
 8006076:	2b02      	cmp	r3, #2
 8006078:	d00c      	beq.n	8006094 <UART_SetConfig+0xc0>
 800607a:	d820      	bhi.n	80060be <UART_SetConfig+0xea>
 800607c:	2b00      	cmp	r3, #0
 800607e:	d002      	beq.n	8006086 <UART_SetConfig+0xb2>
 8006080:	2b01      	cmp	r3, #1
 8006082:	d00e      	beq.n	80060a2 <UART_SetConfig+0xce>
 8006084:	e01b      	b.n	80060be <UART_SetConfig+0xea>
 8006086:	231b      	movs	r3, #27
 8006088:	2218      	movs	r2, #24
 800608a:	189b      	adds	r3, r3, r2
 800608c:	19db      	adds	r3, r3, r7
 800608e:	2201      	movs	r2, #1
 8006090:	701a      	strb	r2, [r3, #0]
 8006092:	e09c      	b.n	80061ce <UART_SetConfig+0x1fa>
 8006094:	231b      	movs	r3, #27
 8006096:	2218      	movs	r2, #24
 8006098:	189b      	adds	r3, r3, r2
 800609a:	19db      	adds	r3, r3, r7
 800609c:	2202      	movs	r2, #2
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e095      	b.n	80061ce <UART_SetConfig+0x1fa>
 80060a2:	231b      	movs	r3, #27
 80060a4:	2218      	movs	r2, #24
 80060a6:	189b      	adds	r3, r3, r2
 80060a8:	19db      	adds	r3, r3, r7
 80060aa:	2204      	movs	r2, #4
 80060ac:	701a      	strb	r2, [r3, #0]
 80060ae:	e08e      	b.n	80061ce <UART_SetConfig+0x1fa>
 80060b0:	231b      	movs	r3, #27
 80060b2:	2218      	movs	r2, #24
 80060b4:	189b      	adds	r3, r3, r2
 80060b6:	19db      	adds	r3, r3, r7
 80060b8:	2208      	movs	r2, #8
 80060ba:	701a      	strb	r2, [r3, #0]
 80060bc:	e087      	b.n	80061ce <UART_SetConfig+0x1fa>
 80060be:	231b      	movs	r3, #27
 80060c0:	2218      	movs	r2, #24
 80060c2:	189b      	adds	r3, r3, r2
 80060c4:	19db      	adds	r3, r3, r7
 80060c6:	2210      	movs	r2, #16
 80060c8:	701a      	strb	r2, [r3, #0]
 80060ca:	e080      	b.n	80061ce <UART_SetConfig+0x1fa>
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a99      	ldr	r2, [pc, #612]	; (8006338 <UART_SetConfig+0x364>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d131      	bne.n	800613a <UART_SetConfig+0x166>
 80060d6:	4b97      	ldr	r3, [pc, #604]	; (8006334 <UART_SetConfig+0x360>)
 80060d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060da:	220c      	movs	r2, #12
 80060dc:	4013      	ands	r3, r2
 80060de:	2b0c      	cmp	r3, #12
 80060e0:	d01d      	beq.n	800611e <UART_SetConfig+0x14a>
 80060e2:	d823      	bhi.n	800612c <UART_SetConfig+0x158>
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d00c      	beq.n	8006102 <UART_SetConfig+0x12e>
 80060e8:	d820      	bhi.n	800612c <UART_SetConfig+0x158>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d002      	beq.n	80060f4 <UART_SetConfig+0x120>
 80060ee:	2b04      	cmp	r3, #4
 80060f0:	d00e      	beq.n	8006110 <UART_SetConfig+0x13c>
 80060f2:	e01b      	b.n	800612c <UART_SetConfig+0x158>
 80060f4:	231b      	movs	r3, #27
 80060f6:	2218      	movs	r2, #24
 80060f8:	189b      	adds	r3, r3, r2
 80060fa:	19db      	adds	r3, r3, r7
 80060fc:	2200      	movs	r2, #0
 80060fe:	701a      	strb	r2, [r3, #0]
 8006100:	e065      	b.n	80061ce <UART_SetConfig+0x1fa>
 8006102:	231b      	movs	r3, #27
 8006104:	2218      	movs	r2, #24
 8006106:	189b      	adds	r3, r3, r2
 8006108:	19db      	adds	r3, r3, r7
 800610a:	2202      	movs	r2, #2
 800610c:	701a      	strb	r2, [r3, #0]
 800610e:	e05e      	b.n	80061ce <UART_SetConfig+0x1fa>
 8006110:	231b      	movs	r3, #27
 8006112:	2218      	movs	r2, #24
 8006114:	189b      	adds	r3, r3, r2
 8006116:	19db      	adds	r3, r3, r7
 8006118:	2204      	movs	r2, #4
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	e057      	b.n	80061ce <UART_SetConfig+0x1fa>
 800611e:	231b      	movs	r3, #27
 8006120:	2218      	movs	r2, #24
 8006122:	189b      	adds	r3, r3, r2
 8006124:	19db      	adds	r3, r3, r7
 8006126:	2208      	movs	r2, #8
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e050      	b.n	80061ce <UART_SetConfig+0x1fa>
 800612c:	231b      	movs	r3, #27
 800612e:	2218      	movs	r2, #24
 8006130:	189b      	adds	r3, r3, r2
 8006132:	19db      	adds	r3, r3, r7
 8006134:	2210      	movs	r2, #16
 8006136:	701a      	strb	r2, [r3, #0]
 8006138:	e049      	b.n	80061ce <UART_SetConfig+0x1fa>
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a7a      	ldr	r2, [pc, #488]	; (8006328 <UART_SetConfig+0x354>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d13e      	bne.n	80061c2 <UART_SetConfig+0x1ee>
 8006144:	4b7b      	ldr	r3, [pc, #492]	; (8006334 <UART_SetConfig+0x360>)
 8006146:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006148:	23c0      	movs	r3, #192	; 0xc0
 800614a:	011b      	lsls	r3, r3, #4
 800614c:	4013      	ands	r3, r2
 800614e:	22c0      	movs	r2, #192	; 0xc0
 8006150:	0112      	lsls	r2, r2, #4
 8006152:	4293      	cmp	r3, r2
 8006154:	d027      	beq.n	80061a6 <UART_SetConfig+0x1d2>
 8006156:	22c0      	movs	r2, #192	; 0xc0
 8006158:	0112      	lsls	r2, r2, #4
 800615a:	4293      	cmp	r3, r2
 800615c:	d82a      	bhi.n	80061b4 <UART_SetConfig+0x1e0>
 800615e:	2280      	movs	r2, #128	; 0x80
 8006160:	0112      	lsls	r2, r2, #4
 8006162:	4293      	cmp	r3, r2
 8006164:	d011      	beq.n	800618a <UART_SetConfig+0x1b6>
 8006166:	2280      	movs	r2, #128	; 0x80
 8006168:	0112      	lsls	r2, r2, #4
 800616a:	4293      	cmp	r3, r2
 800616c:	d822      	bhi.n	80061b4 <UART_SetConfig+0x1e0>
 800616e:	2b00      	cmp	r3, #0
 8006170:	d004      	beq.n	800617c <UART_SetConfig+0x1a8>
 8006172:	2280      	movs	r2, #128	; 0x80
 8006174:	00d2      	lsls	r2, r2, #3
 8006176:	4293      	cmp	r3, r2
 8006178:	d00e      	beq.n	8006198 <UART_SetConfig+0x1c4>
 800617a:	e01b      	b.n	80061b4 <UART_SetConfig+0x1e0>
 800617c:	231b      	movs	r3, #27
 800617e:	2218      	movs	r2, #24
 8006180:	189b      	adds	r3, r3, r2
 8006182:	19db      	adds	r3, r3, r7
 8006184:	2200      	movs	r2, #0
 8006186:	701a      	strb	r2, [r3, #0]
 8006188:	e021      	b.n	80061ce <UART_SetConfig+0x1fa>
 800618a:	231b      	movs	r3, #27
 800618c:	2218      	movs	r2, #24
 800618e:	189b      	adds	r3, r3, r2
 8006190:	19db      	adds	r3, r3, r7
 8006192:	2202      	movs	r2, #2
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	e01a      	b.n	80061ce <UART_SetConfig+0x1fa>
 8006198:	231b      	movs	r3, #27
 800619a:	2218      	movs	r2, #24
 800619c:	189b      	adds	r3, r3, r2
 800619e:	19db      	adds	r3, r3, r7
 80061a0:	2204      	movs	r2, #4
 80061a2:	701a      	strb	r2, [r3, #0]
 80061a4:	e013      	b.n	80061ce <UART_SetConfig+0x1fa>
 80061a6:	231b      	movs	r3, #27
 80061a8:	2218      	movs	r2, #24
 80061aa:	189b      	adds	r3, r3, r2
 80061ac:	19db      	adds	r3, r3, r7
 80061ae:	2208      	movs	r2, #8
 80061b0:	701a      	strb	r2, [r3, #0]
 80061b2:	e00c      	b.n	80061ce <UART_SetConfig+0x1fa>
 80061b4:	231b      	movs	r3, #27
 80061b6:	2218      	movs	r2, #24
 80061b8:	189b      	adds	r3, r3, r2
 80061ba:	19db      	adds	r3, r3, r7
 80061bc:	2210      	movs	r2, #16
 80061be:	701a      	strb	r2, [r3, #0]
 80061c0:	e005      	b.n	80061ce <UART_SetConfig+0x1fa>
 80061c2:	231b      	movs	r3, #27
 80061c4:	2218      	movs	r2, #24
 80061c6:	189b      	adds	r3, r3, r2
 80061c8:	19db      	adds	r3, r3, r7
 80061ca:	2210      	movs	r2, #16
 80061cc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a55      	ldr	r2, [pc, #340]	; (8006328 <UART_SetConfig+0x354>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d000      	beq.n	80061da <UART_SetConfig+0x206>
 80061d8:	e084      	b.n	80062e4 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80061da:	231b      	movs	r3, #27
 80061dc:	2218      	movs	r2, #24
 80061de:	189b      	adds	r3, r3, r2
 80061e0:	19db      	adds	r3, r3, r7
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d01d      	beq.n	8006224 <UART_SetConfig+0x250>
 80061e8:	dc20      	bgt.n	800622c <UART_SetConfig+0x258>
 80061ea:	2b04      	cmp	r3, #4
 80061ec:	d015      	beq.n	800621a <UART_SetConfig+0x246>
 80061ee:	dc1d      	bgt.n	800622c <UART_SetConfig+0x258>
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d002      	beq.n	80061fa <UART_SetConfig+0x226>
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d005      	beq.n	8006204 <UART_SetConfig+0x230>
 80061f8:	e018      	b.n	800622c <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061fa:	f7ff fc5f 	bl	8005abc <HAL_RCC_GetPCLK1Freq>
 80061fe:	0003      	movs	r3, r0
 8006200:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006202:	e01c      	b.n	800623e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006204:	4b4b      	ldr	r3, [pc, #300]	; (8006334 <UART_SetConfig+0x360>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2210      	movs	r2, #16
 800620a:	4013      	ands	r3, r2
 800620c:	d002      	beq.n	8006214 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800620e:	4b4b      	ldr	r3, [pc, #300]	; (800633c <UART_SetConfig+0x368>)
 8006210:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006212:	e014      	b.n	800623e <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8006214:	4b4a      	ldr	r3, [pc, #296]	; (8006340 <UART_SetConfig+0x36c>)
 8006216:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006218:	e011      	b.n	800623e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800621a:	f7ff fb9f 	bl	800595c <HAL_RCC_GetSysClockFreq>
 800621e:	0003      	movs	r3, r0
 8006220:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006222:	e00c      	b.n	800623e <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006224:	2380      	movs	r3, #128	; 0x80
 8006226:	021b      	lsls	r3, r3, #8
 8006228:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800622a:	e008      	b.n	800623e <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006230:	231a      	movs	r3, #26
 8006232:	2218      	movs	r2, #24
 8006234:	189b      	adds	r3, r3, r2
 8006236:	19db      	adds	r3, r3, r7
 8006238:	2201      	movs	r2, #1
 800623a:	701a      	strb	r2, [r3, #0]
        break;
 800623c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800623e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006240:	2b00      	cmp	r3, #0
 8006242:	d100      	bne.n	8006246 <UART_SetConfig+0x272>
 8006244:	e133      	b.n	80064ae <UART_SetConfig+0x4da>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	0013      	movs	r3, r2
 800624c:	005b      	lsls	r3, r3, #1
 800624e:	189b      	adds	r3, r3, r2
 8006250:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006252:	429a      	cmp	r2, r3
 8006254:	d305      	bcc.n	8006262 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800625c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800625e:	429a      	cmp	r2, r3
 8006260:	d906      	bls.n	8006270 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8006262:	231a      	movs	r3, #26
 8006264:	2218      	movs	r2, #24
 8006266:	189b      	adds	r3, r3, r2
 8006268:	19db      	adds	r3, r3, r7
 800626a:	2201      	movs	r2, #1
 800626c:	701a      	strb	r2, [r3, #0]
 800626e:	e11e      	b.n	80064ae <UART_SetConfig+0x4da>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006272:	613b      	str	r3, [r7, #16]
 8006274:	2300      	movs	r3, #0
 8006276:	617b      	str	r3, [r7, #20]
 8006278:	6939      	ldr	r1, [r7, #16]
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	000b      	movs	r3, r1
 800627e:	0e1b      	lsrs	r3, r3, #24
 8006280:	0010      	movs	r0, r2
 8006282:	0205      	lsls	r5, r0, #8
 8006284:	431d      	orrs	r5, r3
 8006286:	000b      	movs	r3, r1
 8006288:	021c      	lsls	r4, r3, #8
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	085b      	lsrs	r3, r3, #1
 8006290:	60bb      	str	r3, [r7, #8]
 8006292:	2300      	movs	r3, #0
 8006294:	60fb      	str	r3, [r7, #12]
 8006296:	68b8      	ldr	r0, [r7, #8]
 8006298:	68f9      	ldr	r1, [r7, #12]
 800629a:	1900      	adds	r0, r0, r4
 800629c:	4169      	adcs	r1, r5
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	603b      	str	r3, [r7, #0]
 80062a4:	2300      	movs	r3, #0
 80062a6:	607b      	str	r3, [r7, #4]
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f7fa f936 	bl	800051c <__aeabi_uldivmod>
 80062b0:	0002      	movs	r2, r0
 80062b2:	000b      	movs	r3, r1
 80062b4:	0013      	movs	r3, r2
 80062b6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062ba:	23c0      	movs	r3, #192	; 0xc0
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	429a      	cmp	r2, r3
 80062c0:	d309      	bcc.n	80062d6 <UART_SetConfig+0x302>
 80062c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062c4:	2380      	movs	r3, #128	; 0x80
 80062c6:	035b      	lsls	r3, r3, #13
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d204      	bcs.n	80062d6 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062d2:	60da      	str	r2, [r3, #12]
 80062d4:	e0eb      	b.n	80064ae <UART_SetConfig+0x4da>
        }
        else
        {
          ret = HAL_ERROR;
 80062d6:	231a      	movs	r3, #26
 80062d8:	2218      	movs	r2, #24
 80062da:	189b      	adds	r3, r3, r2
 80062dc:	19db      	adds	r3, r3, r7
 80062de:	2201      	movs	r2, #1
 80062e0:	701a      	strb	r2, [r3, #0]
 80062e2:	e0e4      	b.n	80064ae <UART_SetConfig+0x4da>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	69da      	ldr	r2, [r3, #28]
 80062e8:	2380      	movs	r3, #128	; 0x80
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d000      	beq.n	80062f2 <UART_SetConfig+0x31e>
 80062f0:	e086      	b.n	8006400 <UART_SetConfig+0x42c>
  {
    switch (clocksource)
 80062f2:	231b      	movs	r3, #27
 80062f4:	2218      	movs	r2, #24
 80062f6:	189b      	adds	r3, r3, r2
 80062f8:	19db      	adds	r3, r3, r7
 80062fa:	781b      	ldrb	r3, [r3, #0]
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d837      	bhi.n	8006370 <UART_SetConfig+0x39c>
 8006300:	009a      	lsls	r2, r3, #2
 8006302:	4b10      	ldr	r3, [pc, #64]	; (8006344 <UART_SetConfig+0x370>)
 8006304:	18d3      	adds	r3, r2, r3
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800630a:	f7ff fbd7 	bl	8005abc <HAL_RCC_GetPCLK1Freq>
 800630e:	0003      	movs	r3, r0
 8006310:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006312:	e036      	b.n	8006382 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006314:	f7ff fbe8 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
 8006318:	0003      	movs	r3, r0
 800631a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800631c:	e031      	b.n	8006382 <UART_SetConfig+0x3ae>
 800631e:	46c0      	nop			; (mov r8, r8)
 8006320:	efff69f3 	.word	0xefff69f3
 8006324:	ffffcfff 	.word	0xffffcfff
 8006328:	40004800 	.word	0x40004800
 800632c:	fffff4ff 	.word	0xfffff4ff
 8006330:	40013800 	.word	0x40013800
 8006334:	40021000 	.word	0x40021000
 8006338:	40004400 	.word	0x40004400
 800633c:	003d0900 	.word	0x003d0900
 8006340:	00f42400 	.word	0x00f42400
 8006344:	08009b90 	.word	0x08009b90
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006348:	4b60      	ldr	r3, [pc, #384]	; (80064cc <UART_SetConfig+0x4f8>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2210      	movs	r2, #16
 800634e:	4013      	ands	r3, r2
 8006350:	d002      	beq.n	8006358 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006352:	4b5f      	ldr	r3, [pc, #380]	; (80064d0 <UART_SetConfig+0x4fc>)
 8006354:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006356:	e014      	b.n	8006382 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8006358:	4b5e      	ldr	r3, [pc, #376]	; (80064d4 <UART_SetConfig+0x500>)
 800635a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800635c:	e011      	b.n	8006382 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800635e:	f7ff fafd 	bl	800595c <HAL_RCC_GetSysClockFreq>
 8006362:	0003      	movs	r3, r0
 8006364:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006366:	e00c      	b.n	8006382 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006368:	2380      	movs	r3, #128	; 0x80
 800636a:	021b      	lsls	r3, r3, #8
 800636c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800636e:	e008      	b.n	8006382 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8006370:	2300      	movs	r3, #0
 8006372:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006374:	231a      	movs	r3, #26
 8006376:	2218      	movs	r2, #24
 8006378:	189b      	adds	r3, r3, r2
 800637a:	19db      	adds	r3, r3, r7
 800637c:	2201      	movs	r2, #1
 800637e:	701a      	strb	r2, [r3, #0]
        break;
 8006380:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006384:	2b00      	cmp	r3, #0
 8006386:	d100      	bne.n	800638a <UART_SetConfig+0x3b6>
 8006388:	e091      	b.n	80064ae <UART_SetConfig+0x4da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800638a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638c:	005a      	lsls	r2, r3, #1
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	085b      	lsrs	r3, r3, #1
 8006394:	18d2      	adds	r2, r2, r3
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	0019      	movs	r1, r3
 800639c:	0010      	movs	r0, r2
 800639e:	f7f9 fecf 	bl	8000140 <__udivsi3>
 80063a2:	0003      	movs	r3, r0
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063aa:	2b0f      	cmp	r3, #15
 80063ac:	d921      	bls.n	80063f2 <UART_SetConfig+0x41e>
 80063ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063b0:	2380      	movs	r3, #128	; 0x80
 80063b2:	025b      	lsls	r3, r3, #9
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d21c      	bcs.n	80063f2 <UART_SetConfig+0x41e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	200e      	movs	r0, #14
 80063be:	2418      	movs	r4, #24
 80063c0:	1903      	adds	r3, r0, r4
 80063c2:	19db      	adds	r3, r3, r7
 80063c4:	210f      	movs	r1, #15
 80063c6:	438a      	bics	r2, r1
 80063c8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063cc:	085b      	lsrs	r3, r3, #1
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	2207      	movs	r2, #7
 80063d2:	4013      	ands	r3, r2
 80063d4:	b299      	uxth	r1, r3
 80063d6:	1903      	adds	r3, r0, r4
 80063d8:	19db      	adds	r3, r3, r7
 80063da:	1902      	adds	r2, r0, r4
 80063dc:	19d2      	adds	r2, r2, r7
 80063de:	8812      	ldrh	r2, [r2, #0]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	1902      	adds	r2, r0, r4
 80063ea:	19d2      	adds	r2, r2, r7
 80063ec:	8812      	ldrh	r2, [r2, #0]
 80063ee:	60da      	str	r2, [r3, #12]
 80063f0:	e05d      	b.n	80064ae <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 80063f2:	231a      	movs	r3, #26
 80063f4:	2218      	movs	r2, #24
 80063f6:	189b      	adds	r3, r3, r2
 80063f8:	19db      	adds	r3, r3, r7
 80063fa:	2201      	movs	r2, #1
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	e056      	b.n	80064ae <UART_SetConfig+0x4da>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006400:	231b      	movs	r3, #27
 8006402:	2218      	movs	r2, #24
 8006404:	189b      	adds	r3, r3, r2
 8006406:	19db      	adds	r3, r3, r7
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	2b08      	cmp	r3, #8
 800640c:	d822      	bhi.n	8006454 <UART_SetConfig+0x480>
 800640e:	009a      	lsls	r2, r3, #2
 8006410:	4b31      	ldr	r3, [pc, #196]	; (80064d8 <UART_SetConfig+0x504>)
 8006412:	18d3      	adds	r3, r2, r3
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006418:	f7ff fb50 	bl	8005abc <HAL_RCC_GetPCLK1Freq>
 800641c:	0003      	movs	r3, r0
 800641e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006420:	e021      	b.n	8006466 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006422:	f7ff fb61 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
 8006426:	0003      	movs	r3, r0
 8006428:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800642a:	e01c      	b.n	8006466 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800642c:	4b27      	ldr	r3, [pc, #156]	; (80064cc <UART_SetConfig+0x4f8>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2210      	movs	r2, #16
 8006432:	4013      	ands	r3, r2
 8006434:	d002      	beq.n	800643c <UART_SetConfig+0x468>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006436:	4b26      	ldr	r3, [pc, #152]	; (80064d0 <UART_SetConfig+0x4fc>)
 8006438:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800643a:	e014      	b.n	8006466 <UART_SetConfig+0x492>
          pclk = (uint32_t) HSI_VALUE;
 800643c:	4b25      	ldr	r3, [pc, #148]	; (80064d4 <UART_SetConfig+0x500>)
 800643e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006440:	e011      	b.n	8006466 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006442:	f7ff fa8b 	bl	800595c <HAL_RCC_GetSysClockFreq>
 8006446:	0003      	movs	r3, r0
 8006448:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800644a:	e00c      	b.n	8006466 <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800644c:	2380      	movs	r3, #128	; 0x80
 800644e:	021b      	lsls	r3, r3, #8
 8006450:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006452:	e008      	b.n	8006466 <UART_SetConfig+0x492>
      default:
        pclk = 0U;
 8006454:	2300      	movs	r3, #0
 8006456:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006458:	231a      	movs	r3, #26
 800645a:	2218      	movs	r2, #24
 800645c:	189b      	adds	r3, r3, r2
 800645e:	19db      	adds	r3, r3, r7
 8006460:	2201      	movs	r2, #1
 8006462:	701a      	strb	r2, [r3, #0]
        break;
 8006464:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006468:	2b00      	cmp	r3, #0
 800646a:	d020      	beq.n	80064ae <UART_SetConfig+0x4da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	085a      	lsrs	r2, r3, #1
 8006472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006474:	18d2      	adds	r2, r2, r3
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	0019      	movs	r1, r3
 800647c:	0010      	movs	r0, r2
 800647e:	f7f9 fe5f 	bl	8000140 <__udivsi3>
 8006482:	0003      	movs	r3, r0
 8006484:	b29b      	uxth	r3, r3
 8006486:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800648a:	2b0f      	cmp	r3, #15
 800648c:	d909      	bls.n	80064a2 <UART_SetConfig+0x4ce>
 800648e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006490:	2380      	movs	r3, #128	; 0x80
 8006492:	025b      	lsls	r3, r3, #9
 8006494:	429a      	cmp	r2, r3
 8006496:	d204      	bcs.n	80064a2 <UART_SetConfig+0x4ce>
      {
        huart->Instance->BRR = usartdiv;
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800649e:	60da      	str	r2, [r3, #12]
 80064a0:	e005      	b.n	80064ae <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 80064a2:	231a      	movs	r3, #26
 80064a4:	2218      	movs	r2, #24
 80064a6:	189b      	adds	r3, r3, r2
 80064a8:	19db      	adds	r3, r3, r7
 80064aa:	2201      	movs	r2, #1
 80064ac:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	2200      	movs	r2, #0
 80064b2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	2200      	movs	r2, #0
 80064b8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80064ba:	231a      	movs	r3, #26
 80064bc:	2218      	movs	r2, #24
 80064be:	189b      	adds	r3, r3, r2
 80064c0:	19db      	adds	r3, r3, r7
 80064c2:	781b      	ldrb	r3, [r3, #0]
}
 80064c4:	0018      	movs	r0, r3
 80064c6:	46bd      	mov	sp, r7
 80064c8:	b00e      	add	sp, #56	; 0x38
 80064ca:	bdb0      	pop	{r4, r5, r7, pc}
 80064cc:	40021000 	.word	0x40021000
 80064d0:	003d0900 	.word	0x003d0900
 80064d4:	00f42400 	.word	0x00f42400
 80064d8:	08009bb4 	.word	0x08009bb4

080064dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e8:	2201      	movs	r2, #1
 80064ea:	4013      	ands	r3, r2
 80064ec:	d00b      	beq.n	8006506 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	4a4a      	ldr	r2, [pc, #296]	; (8006620 <UART_AdvFeatureConfig+0x144>)
 80064f6:	4013      	ands	r3, r2
 80064f8:	0019      	movs	r1, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	430a      	orrs	r2, r1
 8006504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800650a:	2202      	movs	r2, #2
 800650c:	4013      	ands	r3, r2
 800650e:	d00b      	beq.n	8006528 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	4a43      	ldr	r2, [pc, #268]	; (8006624 <UART_AdvFeatureConfig+0x148>)
 8006518:	4013      	ands	r3, r2
 800651a:	0019      	movs	r1, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	430a      	orrs	r2, r1
 8006526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652c:	2204      	movs	r2, #4
 800652e:	4013      	ands	r3, r2
 8006530:	d00b      	beq.n	800654a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	4a3b      	ldr	r2, [pc, #236]	; (8006628 <UART_AdvFeatureConfig+0x14c>)
 800653a:	4013      	ands	r3, r2
 800653c:	0019      	movs	r1, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654e:	2208      	movs	r2, #8
 8006550:	4013      	ands	r3, r2
 8006552:	d00b      	beq.n	800656c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	4a34      	ldr	r2, [pc, #208]	; (800662c <UART_AdvFeatureConfig+0x150>)
 800655c:	4013      	ands	r3, r2
 800655e:	0019      	movs	r1, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	2210      	movs	r2, #16
 8006572:	4013      	ands	r3, r2
 8006574:	d00b      	beq.n	800658e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	4a2c      	ldr	r2, [pc, #176]	; (8006630 <UART_AdvFeatureConfig+0x154>)
 800657e:	4013      	ands	r3, r2
 8006580:	0019      	movs	r1, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	430a      	orrs	r2, r1
 800658c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006592:	2220      	movs	r2, #32
 8006594:	4013      	ands	r3, r2
 8006596:	d00b      	beq.n	80065b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	4a25      	ldr	r2, [pc, #148]	; (8006634 <UART_AdvFeatureConfig+0x158>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	0019      	movs	r1, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	430a      	orrs	r2, r1
 80065ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b4:	2240      	movs	r2, #64	; 0x40
 80065b6:	4013      	ands	r3, r2
 80065b8:	d01d      	beq.n	80065f6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	4a1d      	ldr	r2, [pc, #116]	; (8006638 <UART_AdvFeatureConfig+0x15c>)
 80065c2:	4013      	ands	r3, r2
 80065c4:	0019      	movs	r1, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065d6:	2380      	movs	r3, #128	; 0x80
 80065d8:	035b      	lsls	r3, r3, #13
 80065da:	429a      	cmp	r2, r3
 80065dc:	d10b      	bne.n	80065f6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	4a15      	ldr	r2, [pc, #84]	; (800663c <UART_AdvFeatureConfig+0x160>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	0019      	movs	r1, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fa:	2280      	movs	r2, #128	; 0x80
 80065fc:	4013      	ands	r3, r2
 80065fe:	d00b      	beq.n	8006618 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	4a0e      	ldr	r2, [pc, #56]	; (8006640 <UART_AdvFeatureConfig+0x164>)
 8006608:	4013      	ands	r3, r2
 800660a:	0019      	movs	r1, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	605a      	str	r2, [r3, #4]
  }
}
 8006618:	46c0      	nop			; (mov r8, r8)
 800661a:	46bd      	mov	sp, r7
 800661c:	b002      	add	sp, #8
 800661e:	bd80      	pop	{r7, pc}
 8006620:	fffdffff 	.word	0xfffdffff
 8006624:	fffeffff 	.word	0xfffeffff
 8006628:	fffbffff 	.word	0xfffbffff
 800662c:	ffff7fff 	.word	0xffff7fff
 8006630:	ffffefff 	.word	0xffffefff
 8006634:	ffffdfff 	.word	0xffffdfff
 8006638:	ffefffff 	.word	0xffefffff
 800663c:	ff9fffff 	.word	0xff9fffff
 8006640:	fff7ffff 	.word	0xfff7ffff

08006644 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af02      	add	r7, sp, #8
 800664a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2280      	movs	r2, #128	; 0x80
 8006650:	2100      	movs	r1, #0
 8006652:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006654:	f7fd fc3c 	bl	8003ed0 <HAL_GetTick>
 8006658:	0003      	movs	r3, r0
 800665a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2208      	movs	r2, #8
 8006664:	4013      	ands	r3, r2
 8006666:	2b08      	cmp	r3, #8
 8006668:	d10c      	bne.n	8006684 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2280      	movs	r2, #128	; 0x80
 800666e:	0391      	lsls	r1, r2, #14
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	4a17      	ldr	r2, [pc, #92]	; (80066d0 <UART_CheckIdleState+0x8c>)
 8006674:	9200      	str	r2, [sp, #0]
 8006676:	2200      	movs	r2, #0
 8006678:	f000 f82c 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 800667c:	1e03      	subs	r3, r0, #0
 800667e:	d001      	beq.n	8006684 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e021      	b.n	80066c8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2204      	movs	r2, #4
 800668c:	4013      	ands	r3, r2
 800668e:	2b04      	cmp	r3, #4
 8006690:	d10c      	bne.n	80066ac <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2280      	movs	r2, #128	; 0x80
 8006696:	03d1      	lsls	r1, r2, #15
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	4a0d      	ldr	r2, [pc, #52]	; (80066d0 <UART_CheckIdleState+0x8c>)
 800669c:	9200      	str	r2, [sp, #0]
 800669e:	2200      	movs	r2, #0
 80066a0:	f000 f818 	bl	80066d4 <UART_WaitOnFlagUntilTimeout>
 80066a4:	1e03      	subs	r3, r0, #0
 80066a6:	d001      	beq.n	80066ac <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e00d      	b.n	80066c8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2220      	movs	r2, #32
 80066b6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2274      	movs	r2, #116	; 0x74
 80066c2:	2100      	movs	r1, #0
 80066c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	0018      	movs	r0, r3
 80066ca:	46bd      	mov	sp, r7
 80066cc:	b004      	add	sp, #16
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	01ffffff 	.word	0x01ffffff

080066d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b094      	sub	sp, #80	; 0x50
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	1dfb      	adds	r3, r7, #7
 80066e2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066e4:	e0a3      	b.n	800682e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80066e8:	3301      	adds	r3, #1
 80066ea:	d100      	bne.n	80066ee <UART_WaitOnFlagUntilTimeout+0x1a>
 80066ec:	e09f      	b.n	800682e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ee:	f7fd fbef 	bl	8003ed0 <HAL_GetTick>
 80066f2:	0002      	movs	r2, r0
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d302      	bcc.n	8006704 <UART_WaitOnFlagUntilTimeout+0x30>
 80066fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006700:	2b00      	cmp	r3, #0
 8006702:	d13d      	bne.n	8006780 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006704:	f3ef 8310 	mrs	r3, PRIMASK
 8006708:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800670a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800670c:	647b      	str	r3, [r7, #68]	; 0x44
 800670e:	2301      	movs	r3, #1
 8006710:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006714:	f383 8810 	msr	PRIMASK, r3
}
 8006718:	46c0      	nop			; (mov r8, r8)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	494c      	ldr	r1, [pc, #304]	; (8006858 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006726:	400a      	ands	r2, r1
 8006728:	601a      	str	r2, [r3, #0]
 800672a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800672c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800672e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006730:	f383 8810 	msr	PRIMASK, r3
}
 8006734:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006736:	f3ef 8310 	mrs	r3, PRIMASK
 800673a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800673c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673e:	643b      	str	r3, [r7, #64]	; 0x40
 8006740:	2301      	movs	r3, #1
 8006742:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006746:	f383 8810 	msr	PRIMASK, r3
}
 800674a:	46c0      	nop			; (mov r8, r8)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689a      	ldr	r2, [r3, #8]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2101      	movs	r1, #1
 8006758:	438a      	bics	r2, r1
 800675a:	609a      	str	r2, [r3, #8]
 800675c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800675e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006762:	f383 8810 	msr	PRIMASK, r3
}
 8006766:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2220      	movs	r2, #32
 800676c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2220      	movs	r2, #32
 8006772:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2274      	movs	r2, #116	; 0x74
 8006778:	2100      	movs	r1, #0
 800677a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e067      	b.n	8006850 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2204      	movs	r2, #4
 8006788:	4013      	ands	r3, r2
 800678a:	d050      	beq.n	800682e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	69da      	ldr	r2, [r3, #28]
 8006792:	2380      	movs	r3, #128	; 0x80
 8006794:	011b      	lsls	r3, r3, #4
 8006796:	401a      	ands	r2, r3
 8006798:	2380      	movs	r3, #128	; 0x80
 800679a:	011b      	lsls	r3, r3, #4
 800679c:	429a      	cmp	r2, r3
 800679e:	d146      	bne.n	800682e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2280      	movs	r2, #128	; 0x80
 80067a6:	0112      	lsls	r2, r2, #4
 80067a8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067aa:	f3ef 8310 	mrs	r3, PRIMASK
 80067ae:	613b      	str	r3, [r7, #16]
  return(result);
 80067b0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067b4:	2301      	movs	r3, #1
 80067b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f383 8810 	msr	PRIMASK, r3
}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4923      	ldr	r1, [pc, #140]	; (8006858 <UART_WaitOnFlagUntilTimeout+0x184>)
 80067cc:	400a      	ands	r2, r1
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	f383 8810 	msr	PRIMASK, r3
}
 80067da:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067dc:	f3ef 8310 	mrs	r3, PRIMASK
 80067e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80067e2:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80067e6:	2301      	movs	r3, #1
 80067e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ea:	6a3b      	ldr	r3, [r7, #32]
 80067ec:	f383 8810 	msr	PRIMASK, r3
}
 80067f0:	46c0      	nop			; (mov r8, r8)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2101      	movs	r1, #1
 80067fe:	438a      	bics	r2, r1
 8006800:	609a      	str	r2, [r3, #8]
 8006802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006804:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006808:	f383 8810 	msr	PRIMASK, r3
}
 800680c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2220      	movs	r2, #32
 8006812:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2220      	movs	r2, #32
 8006818:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2280      	movs	r2, #128	; 0x80
 800681e:	2120      	movs	r1, #32
 8006820:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2274      	movs	r2, #116	; 0x74
 8006826:	2100      	movs	r1, #0
 8006828:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e010      	b.n	8006850 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69db      	ldr	r3, [r3, #28]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	4013      	ands	r3, r2
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	425a      	negs	r2, r3
 800683e:	4153      	adcs	r3, r2
 8006840:	b2db      	uxtb	r3, r3
 8006842:	001a      	movs	r2, r3
 8006844:	1dfb      	adds	r3, r7, #7
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	429a      	cmp	r2, r3
 800684a:	d100      	bne.n	800684e <UART_WaitOnFlagUntilTimeout+0x17a>
 800684c:	e74b      	b.n	80066e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800684e:	2300      	movs	r3, #0
}
 8006850:	0018      	movs	r0, r3
 8006852:	46bd      	mov	sp, r7
 8006854:	b014      	add	sp, #80	; 0x50
 8006856:	bd80      	pop	{r7, pc}
 8006858:	fffffe5f 	.word	0xfffffe5f

0800685c <__errno>:
 800685c:	4b01      	ldr	r3, [pc, #4]	; (8006864 <__errno+0x8>)
 800685e:	6818      	ldr	r0, [r3, #0]
 8006860:	4770      	bx	lr
 8006862:	46c0      	nop			; (mov r8, r8)
 8006864:	2000000c 	.word	0x2000000c

08006868 <__libc_init_array>:
 8006868:	b570      	push	{r4, r5, r6, lr}
 800686a:	2600      	movs	r6, #0
 800686c:	4d0c      	ldr	r5, [pc, #48]	; (80068a0 <__libc_init_array+0x38>)
 800686e:	4c0d      	ldr	r4, [pc, #52]	; (80068a4 <__libc_init_array+0x3c>)
 8006870:	1b64      	subs	r4, r4, r5
 8006872:	10a4      	asrs	r4, r4, #2
 8006874:	42a6      	cmp	r6, r4
 8006876:	d109      	bne.n	800688c <__libc_init_array+0x24>
 8006878:	2600      	movs	r6, #0
 800687a:	f003 f877 	bl	800996c <_init>
 800687e:	4d0a      	ldr	r5, [pc, #40]	; (80068a8 <__libc_init_array+0x40>)
 8006880:	4c0a      	ldr	r4, [pc, #40]	; (80068ac <__libc_init_array+0x44>)
 8006882:	1b64      	subs	r4, r4, r5
 8006884:	10a4      	asrs	r4, r4, #2
 8006886:	42a6      	cmp	r6, r4
 8006888:	d105      	bne.n	8006896 <__libc_init_array+0x2e>
 800688a:	bd70      	pop	{r4, r5, r6, pc}
 800688c:	00b3      	lsls	r3, r6, #2
 800688e:	58eb      	ldr	r3, [r5, r3]
 8006890:	4798      	blx	r3
 8006892:	3601      	adds	r6, #1
 8006894:	e7ee      	b.n	8006874 <__libc_init_array+0xc>
 8006896:	00b3      	lsls	r3, r6, #2
 8006898:	58eb      	ldr	r3, [r5, r3]
 800689a:	4798      	blx	r3
 800689c:	3601      	adds	r6, #1
 800689e:	e7f2      	b.n	8006886 <__libc_init_array+0x1e>
 80068a0:	08009ff4 	.word	0x08009ff4
 80068a4:	08009ff4 	.word	0x08009ff4
 80068a8:	08009ff4 	.word	0x08009ff4
 80068ac:	08009ff8 	.word	0x08009ff8

080068b0 <memset>:
 80068b0:	0003      	movs	r3, r0
 80068b2:	1882      	adds	r2, r0, r2
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d100      	bne.n	80068ba <memset+0xa>
 80068b8:	4770      	bx	lr
 80068ba:	7019      	strb	r1, [r3, #0]
 80068bc:	3301      	adds	r3, #1
 80068be:	e7f9      	b.n	80068b4 <memset+0x4>

080068c0 <__cvt>:
 80068c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068c2:	001e      	movs	r6, r3
 80068c4:	2300      	movs	r3, #0
 80068c6:	0014      	movs	r4, r2
 80068c8:	b08b      	sub	sp, #44	; 0x2c
 80068ca:	429e      	cmp	r6, r3
 80068cc:	da04      	bge.n	80068d8 <__cvt+0x18>
 80068ce:	2180      	movs	r1, #128	; 0x80
 80068d0:	0609      	lsls	r1, r1, #24
 80068d2:	1873      	adds	r3, r6, r1
 80068d4:	001e      	movs	r6, r3
 80068d6:	232d      	movs	r3, #45	; 0x2d
 80068d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068da:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80068dc:	7013      	strb	r3, [r2, #0]
 80068de:	2320      	movs	r3, #32
 80068e0:	2203      	movs	r2, #3
 80068e2:	439f      	bics	r7, r3
 80068e4:	2f46      	cmp	r7, #70	; 0x46
 80068e6:	d007      	beq.n	80068f8 <__cvt+0x38>
 80068e8:	003b      	movs	r3, r7
 80068ea:	3b45      	subs	r3, #69	; 0x45
 80068ec:	4259      	negs	r1, r3
 80068ee:	414b      	adcs	r3, r1
 80068f0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80068f2:	3a01      	subs	r2, #1
 80068f4:	18cb      	adds	r3, r1, r3
 80068f6:	9310      	str	r3, [sp, #64]	; 0x40
 80068f8:	ab09      	add	r3, sp, #36	; 0x24
 80068fa:	9304      	str	r3, [sp, #16]
 80068fc:	ab08      	add	r3, sp, #32
 80068fe:	9303      	str	r3, [sp, #12]
 8006900:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006902:	9200      	str	r2, [sp, #0]
 8006904:	9302      	str	r3, [sp, #8]
 8006906:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006908:	0022      	movs	r2, r4
 800690a:	9301      	str	r3, [sp, #4]
 800690c:	0033      	movs	r3, r6
 800690e:	f000 fceb 	bl	80072e8 <_dtoa_r>
 8006912:	0005      	movs	r5, r0
 8006914:	2f47      	cmp	r7, #71	; 0x47
 8006916:	d102      	bne.n	800691e <__cvt+0x5e>
 8006918:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800691a:	07db      	lsls	r3, r3, #31
 800691c:	d528      	bpl.n	8006970 <__cvt+0xb0>
 800691e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006920:	18eb      	adds	r3, r5, r3
 8006922:	9307      	str	r3, [sp, #28]
 8006924:	2f46      	cmp	r7, #70	; 0x46
 8006926:	d114      	bne.n	8006952 <__cvt+0x92>
 8006928:	782b      	ldrb	r3, [r5, #0]
 800692a:	2b30      	cmp	r3, #48	; 0x30
 800692c:	d10c      	bne.n	8006948 <__cvt+0x88>
 800692e:	2200      	movs	r2, #0
 8006930:	2300      	movs	r3, #0
 8006932:	0020      	movs	r0, r4
 8006934:	0031      	movs	r1, r6
 8006936:	f7f9 fd89 	bl	800044c <__aeabi_dcmpeq>
 800693a:	2800      	cmp	r0, #0
 800693c:	d104      	bne.n	8006948 <__cvt+0x88>
 800693e:	2301      	movs	r3, #1
 8006940:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006942:	1a9b      	subs	r3, r3, r2
 8006944:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006946:	6013      	str	r3, [r2, #0]
 8006948:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800694a:	9a07      	ldr	r2, [sp, #28]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	18d3      	adds	r3, r2, r3
 8006950:	9307      	str	r3, [sp, #28]
 8006952:	2200      	movs	r2, #0
 8006954:	2300      	movs	r3, #0
 8006956:	0020      	movs	r0, r4
 8006958:	0031      	movs	r1, r6
 800695a:	f7f9 fd77 	bl	800044c <__aeabi_dcmpeq>
 800695e:	2800      	cmp	r0, #0
 8006960:	d001      	beq.n	8006966 <__cvt+0xa6>
 8006962:	9b07      	ldr	r3, [sp, #28]
 8006964:	9309      	str	r3, [sp, #36]	; 0x24
 8006966:	2230      	movs	r2, #48	; 0x30
 8006968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800696a:	9907      	ldr	r1, [sp, #28]
 800696c:	428b      	cmp	r3, r1
 800696e:	d306      	bcc.n	800697e <__cvt+0xbe>
 8006970:	0028      	movs	r0, r5
 8006972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006974:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006976:	1b5b      	subs	r3, r3, r5
 8006978:	6013      	str	r3, [r2, #0]
 800697a:	b00b      	add	sp, #44	; 0x2c
 800697c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800697e:	1c59      	adds	r1, r3, #1
 8006980:	9109      	str	r1, [sp, #36]	; 0x24
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	e7f0      	b.n	8006968 <__cvt+0xa8>

08006986 <__exponent>:
 8006986:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006988:	1c83      	adds	r3, r0, #2
 800698a:	b087      	sub	sp, #28
 800698c:	9303      	str	r3, [sp, #12]
 800698e:	0005      	movs	r5, r0
 8006990:	000c      	movs	r4, r1
 8006992:	232b      	movs	r3, #43	; 0x2b
 8006994:	7002      	strb	r2, [r0, #0]
 8006996:	2900      	cmp	r1, #0
 8006998:	da01      	bge.n	800699e <__exponent+0x18>
 800699a:	424c      	negs	r4, r1
 800699c:	3302      	adds	r3, #2
 800699e:	706b      	strb	r3, [r5, #1]
 80069a0:	2c09      	cmp	r4, #9
 80069a2:	dd31      	ble.n	8006a08 <__exponent+0x82>
 80069a4:	270a      	movs	r7, #10
 80069a6:	ab04      	add	r3, sp, #16
 80069a8:	1dde      	adds	r6, r3, #7
 80069aa:	0020      	movs	r0, r4
 80069ac:	0039      	movs	r1, r7
 80069ae:	9601      	str	r6, [sp, #4]
 80069b0:	f7f9 fd36 	bl	8000420 <__aeabi_idivmod>
 80069b4:	3e01      	subs	r6, #1
 80069b6:	3130      	adds	r1, #48	; 0x30
 80069b8:	0020      	movs	r0, r4
 80069ba:	7031      	strb	r1, [r6, #0]
 80069bc:	0039      	movs	r1, r7
 80069be:	9402      	str	r4, [sp, #8]
 80069c0:	f7f9 fc48 	bl	8000254 <__divsi3>
 80069c4:	9b02      	ldr	r3, [sp, #8]
 80069c6:	0004      	movs	r4, r0
 80069c8:	2b63      	cmp	r3, #99	; 0x63
 80069ca:	dcee      	bgt.n	80069aa <__exponent+0x24>
 80069cc:	9b01      	ldr	r3, [sp, #4]
 80069ce:	3430      	adds	r4, #48	; 0x30
 80069d0:	1e9a      	subs	r2, r3, #2
 80069d2:	0013      	movs	r3, r2
 80069d4:	9903      	ldr	r1, [sp, #12]
 80069d6:	7014      	strb	r4, [r2, #0]
 80069d8:	a804      	add	r0, sp, #16
 80069da:	3007      	adds	r0, #7
 80069dc:	4298      	cmp	r0, r3
 80069de:	d80e      	bhi.n	80069fe <__exponent+0x78>
 80069e0:	ab04      	add	r3, sp, #16
 80069e2:	3307      	adds	r3, #7
 80069e4:	2000      	movs	r0, #0
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d804      	bhi.n	80069f4 <__exponent+0x6e>
 80069ea:	ab04      	add	r3, sp, #16
 80069ec:	3009      	adds	r0, #9
 80069ee:	18c0      	adds	r0, r0, r3
 80069f0:	9b01      	ldr	r3, [sp, #4]
 80069f2:	1ac0      	subs	r0, r0, r3
 80069f4:	9b03      	ldr	r3, [sp, #12]
 80069f6:	1818      	adds	r0, r3, r0
 80069f8:	1b40      	subs	r0, r0, r5
 80069fa:	b007      	add	sp, #28
 80069fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069fe:	7818      	ldrb	r0, [r3, #0]
 8006a00:	3301      	adds	r3, #1
 8006a02:	7008      	strb	r0, [r1, #0]
 8006a04:	3101      	adds	r1, #1
 8006a06:	e7e7      	b.n	80069d8 <__exponent+0x52>
 8006a08:	2330      	movs	r3, #48	; 0x30
 8006a0a:	18e4      	adds	r4, r4, r3
 8006a0c:	70ab      	strb	r3, [r5, #2]
 8006a0e:	1d28      	adds	r0, r5, #4
 8006a10:	70ec      	strb	r4, [r5, #3]
 8006a12:	e7f1      	b.n	80069f8 <__exponent+0x72>

08006a14 <_printf_float>:
 8006a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a16:	b095      	sub	sp, #84	; 0x54
 8006a18:	000c      	movs	r4, r1
 8006a1a:	9209      	str	r2, [sp, #36]	; 0x24
 8006a1c:	001e      	movs	r6, r3
 8006a1e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006a20:	0007      	movs	r7, r0
 8006a22:	f001 fb7d 	bl	8008120 <_localeconv_r>
 8006a26:	6803      	ldr	r3, [r0, #0]
 8006a28:	0018      	movs	r0, r3
 8006a2a:	930c      	str	r3, [sp, #48]	; 0x30
 8006a2c:	f7f9 fb6c 	bl	8000108 <strlen>
 8006a30:	2300      	movs	r3, #0
 8006a32:	9312      	str	r3, [sp, #72]	; 0x48
 8006a34:	7e23      	ldrb	r3, [r4, #24]
 8006a36:	2207      	movs	r2, #7
 8006a38:	930a      	str	r3, [sp, #40]	; 0x28
 8006a3a:	6823      	ldr	r3, [r4, #0]
 8006a3c:	900e      	str	r0, [sp, #56]	; 0x38
 8006a3e:	930d      	str	r3, [sp, #52]	; 0x34
 8006a40:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006a42:	682b      	ldr	r3, [r5, #0]
 8006a44:	05c9      	lsls	r1, r1, #23
 8006a46:	d547      	bpl.n	8006ad8 <_printf_float+0xc4>
 8006a48:	189b      	adds	r3, r3, r2
 8006a4a:	4393      	bics	r3, r2
 8006a4c:	001a      	movs	r2, r3
 8006a4e:	3208      	adds	r2, #8
 8006a50:	602a      	str	r2, [r5, #0]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	64a2      	str	r2, [r4, #72]	; 0x48
 8006a58:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006a5e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006a60:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a62:	006b      	lsls	r3, r5, #1
 8006a64:	085b      	lsrs	r3, r3, #1
 8006a66:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a68:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006a6a:	4ba7      	ldr	r3, [pc, #668]	; (8006d08 <_printf_float+0x2f4>)
 8006a6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a6e:	4252      	negs	r2, r2
 8006a70:	f7fc fa52 	bl	8002f18 <__aeabi_dcmpun>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	d131      	bne.n	8006adc <_printf_float+0xc8>
 8006a78:	2201      	movs	r2, #1
 8006a7a:	4ba3      	ldr	r3, [pc, #652]	; (8006d08 <_printf_float+0x2f4>)
 8006a7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006a7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a80:	4252      	negs	r2, r2
 8006a82:	f7f9 fcf3 	bl	800046c <__aeabi_dcmple>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d128      	bne.n	8006adc <_printf_float+0xc8>
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	0029      	movs	r1, r5
 8006a90:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006a92:	f7f9 fce1 	bl	8000458 <__aeabi_dcmplt>
 8006a96:	2800      	cmp	r0, #0
 8006a98:	d003      	beq.n	8006aa2 <_printf_float+0x8e>
 8006a9a:	0023      	movs	r3, r4
 8006a9c:	222d      	movs	r2, #45	; 0x2d
 8006a9e:	3343      	adds	r3, #67	; 0x43
 8006aa0:	701a      	strb	r2, [r3, #0]
 8006aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa4:	4d99      	ldr	r5, [pc, #612]	; (8006d0c <_printf_float+0x2f8>)
 8006aa6:	2b47      	cmp	r3, #71	; 0x47
 8006aa8:	d900      	bls.n	8006aac <_printf_float+0x98>
 8006aaa:	4d99      	ldr	r5, [pc, #612]	; (8006d10 <_printf_float+0x2fc>)
 8006aac:	2303      	movs	r3, #3
 8006aae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ab0:	6123      	str	r3, [r4, #16]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	439a      	bics	r2, r3
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	6022      	str	r2, [r4, #0]
 8006aba:	930b      	str	r3, [sp, #44]	; 0x2c
 8006abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006abe:	0021      	movs	r1, r4
 8006ac0:	0038      	movs	r0, r7
 8006ac2:	9600      	str	r6, [sp, #0]
 8006ac4:	aa13      	add	r2, sp, #76	; 0x4c
 8006ac6:	f000 f9e7 	bl	8006e98 <_printf_common>
 8006aca:	1c43      	adds	r3, r0, #1
 8006acc:	d000      	beq.n	8006ad0 <_printf_float+0xbc>
 8006ace:	e0a2      	b.n	8006c16 <_printf_float+0x202>
 8006ad0:	2001      	movs	r0, #1
 8006ad2:	4240      	negs	r0, r0
 8006ad4:	b015      	add	sp, #84	; 0x54
 8006ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ad8:	3307      	adds	r3, #7
 8006ada:	e7b6      	b.n	8006a4a <_printf_float+0x36>
 8006adc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ade:	002b      	movs	r3, r5
 8006ae0:	0010      	movs	r0, r2
 8006ae2:	0029      	movs	r1, r5
 8006ae4:	f7fc fa18 	bl	8002f18 <__aeabi_dcmpun>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d00b      	beq.n	8006b04 <_printf_float+0xf0>
 8006aec:	2d00      	cmp	r5, #0
 8006aee:	da03      	bge.n	8006af8 <_printf_float+0xe4>
 8006af0:	0023      	movs	r3, r4
 8006af2:	222d      	movs	r2, #45	; 0x2d
 8006af4:	3343      	adds	r3, #67	; 0x43
 8006af6:	701a      	strb	r2, [r3, #0]
 8006af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006afa:	4d86      	ldr	r5, [pc, #536]	; (8006d14 <_printf_float+0x300>)
 8006afc:	2b47      	cmp	r3, #71	; 0x47
 8006afe:	d9d5      	bls.n	8006aac <_printf_float+0x98>
 8006b00:	4d85      	ldr	r5, [pc, #532]	; (8006d18 <_printf_float+0x304>)
 8006b02:	e7d3      	b.n	8006aac <_printf_float+0x98>
 8006b04:	2220      	movs	r2, #32
 8006b06:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006b08:	6863      	ldr	r3, [r4, #4]
 8006b0a:	4391      	bics	r1, r2
 8006b0c:	910f      	str	r1, [sp, #60]	; 0x3c
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	d149      	bne.n	8006ba6 <_printf_float+0x192>
 8006b12:	3307      	adds	r3, #7
 8006b14:	6063      	str	r3, [r4, #4]
 8006b16:	2380      	movs	r3, #128	; 0x80
 8006b18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b1a:	00db      	lsls	r3, r3, #3
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	2200      	movs	r2, #0
 8006b20:	9206      	str	r2, [sp, #24]
 8006b22:	aa12      	add	r2, sp, #72	; 0x48
 8006b24:	9205      	str	r2, [sp, #20]
 8006b26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b28:	a908      	add	r1, sp, #32
 8006b2a:	9204      	str	r2, [sp, #16]
 8006b2c:	aa11      	add	r2, sp, #68	; 0x44
 8006b2e:	9203      	str	r2, [sp, #12]
 8006b30:	2223      	movs	r2, #35	; 0x23
 8006b32:	6023      	str	r3, [r4, #0]
 8006b34:	9301      	str	r3, [sp, #4]
 8006b36:	6863      	ldr	r3, [r4, #4]
 8006b38:	1852      	adds	r2, r2, r1
 8006b3a:	9202      	str	r2, [sp, #8]
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	0038      	movs	r0, r7
 8006b40:	002b      	movs	r3, r5
 8006b42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b44:	f7ff febc 	bl	80068c0 <__cvt>
 8006b48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b4a:	0005      	movs	r5, r0
 8006b4c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006b4e:	2b47      	cmp	r3, #71	; 0x47
 8006b50:	d108      	bne.n	8006b64 <_printf_float+0x150>
 8006b52:	1ccb      	adds	r3, r1, #3
 8006b54:	db02      	blt.n	8006b5c <_printf_float+0x148>
 8006b56:	6863      	ldr	r3, [r4, #4]
 8006b58:	4299      	cmp	r1, r3
 8006b5a:	dd48      	ble.n	8006bee <_printf_float+0x1da>
 8006b5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b5e:	3b02      	subs	r3, #2
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	930a      	str	r3, [sp, #40]	; 0x28
 8006b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b66:	2b65      	cmp	r3, #101	; 0x65
 8006b68:	d824      	bhi.n	8006bb4 <_printf_float+0x1a0>
 8006b6a:	0020      	movs	r0, r4
 8006b6c:	001a      	movs	r2, r3
 8006b6e:	3901      	subs	r1, #1
 8006b70:	3050      	adds	r0, #80	; 0x50
 8006b72:	9111      	str	r1, [sp, #68]	; 0x44
 8006b74:	f7ff ff07 	bl	8006986 <__exponent>
 8006b78:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b7a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006b7c:	1813      	adds	r3, r2, r0
 8006b7e:	6123      	str	r3, [r4, #16]
 8006b80:	2a01      	cmp	r2, #1
 8006b82:	dc02      	bgt.n	8006b8a <_printf_float+0x176>
 8006b84:	6822      	ldr	r2, [r4, #0]
 8006b86:	07d2      	lsls	r2, r2, #31
 8006b88:	d501      	bpl.n	8006b8e <_printf_float+0x17a>
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	6123      	str	r3, [r4, #16]
 8006b8e:	2323      	movs	r3, #35	; 0x23
 8006b90:	aa08      	add	r2, sp, #32
 8006b92:	189b      	adds	r3, r3, r2
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d100      	bne.n	8006b9c <_printf_float+0x188>
 8006b9a:	e78f      	b.n	8006abc <_printf_float+0xa8>
 8006b9c:	0023      	movs	r3, r4
 8006b9e:	222d      	movs	r2, #45	; 0x2d
 8006ba0:	3343      	adds	r3, #67	; 0x43
 8006ba2:	701a      	strb	r2, [r3, #0]
 8006ba4:	e78a      	b.n	8006abc <_printf_float+0xa8>
 8006ba6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ba8:	2a47      	cmp	r2, #71	; 0x47
 8006baa:	d1b4      	bne.n	8006b16 <_printf_float+0x102>
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1b2      	bne.n	8006b16 <_printf_float+0x102>
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	e7af      	b.n	8006b14 <_printf_float+0x100>
 8006bb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bb6:	2b66      	cmp	r3, #102	; 0x66
 8006bb8:	d11b      	bne.n	8006bf2 <_printf_float+0x1de>
 8006bba:	6863      	ldr	r3, [r4, #4]
 8006bbc:	2900      	cmp	r1, #0
 8006bbe:	dd0d      	ble.n	8006bdc <_printf_float+0x1c8>
 8006bc0:	6121      	str	r1, [r4, #16]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d102      	bne.n	8006bcc <_printf_float+0x1b8>
 8006bc6:	6822      	ldr	r2, [r4, #0]
 8006bc8:	07d2      	lsls	r2, r2, #31
 8006bca:	d502      	bpl.n	8006bd2 <_printf_float+0x1be>
 8006bcc:	3301      	adds	r3, #1
 8006bce:	1859      	adds	r1, r3, r1
 8006bd0:	6121      	str	r1, [r4, #16]
 8006bd2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006bd4:	65a3      	str	r3, [r4, #88]	; 0x58
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bda:	e7d8      	b.n	8006b8e <_printf_float+0x17a>
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d103      	bne.n	8006be8 <_printf_float+0x1d4>
 8006be0:	2201      	movs	r2, #1
 8006be2:	6821      	ldr	r1, [r4, #0]
 8006be4:	4211      	tst	r1, r2
 8006be6:	d000      	beq.n	8006bea <_printf_float+0x1d6>
 8006be8:	1c9a      	adds	r2, r3, #2
 8006bea:	6122      	str	r2, [r4, #16]
 8006bec:	e7f1      	b.n	8006bd2 <_printf_float+0x1be>
 8006bee:	2367      	movs	r3, #103	; 0x67
 8006bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8006bf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	db06      	blt.n	8006c08 <_printf_float+0x1f4>
 8006bfa:	6822      	ldr	r2, [r4, #0]
 8006bfc:	6123      	str	r3, [r4, #16]
 8006bfe:	07d2      	lsls	r2, r2, #31
 8006c00:	d5e7      	bpl.n	8006bd2 <_printf_float+0x1be>
 8006c02:	3301      	adds	r3, #1
 8006c04:	6123      	str	r3, [r4, #16]
 8006c06:	e7e4      	b.n	8006bd2 <_printf_float+0x1be>
 8006c08:	2101      	movs	r1, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	dc01      	bgt.n	8006c12 <_printf_float+0x1fe>
 8006c0e:	1849      	adds	r1, r1, r1
 8006c10:	1ac9      	subs	r1, r1, r3
 8006c12:	1852      	adds	r2, r2, r1
 8006c14:	e7e9      	b.n	8006bea <_printf_float+0x1d6>
 8006c16:	6822      	ldr	r2, [r4, #0]
 8006c18:	0553      	lsls	r3, r2, #21
 8006c1a:	d407      	bmi.n	8006c2c <_printf_float+0x218>
 8006c1c:	6923      	ldr	r3, [r4, #16]
 8006c1e:	002a      	movs	r2, r5
 8006c20:	0038      	movs	r0, r7
 8006c22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c24:	47b0      	blx	r6
 8006c26:	1c43      	adds	r3, r0, #1
 8006c28:	d128      	bne.n	8006c7c <_printf_float+0x268>
 8006c2a:	e751      	b.n	8006ad0 <_printf_float+0xbc>
 8006c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c2e:	2b65      	cmp	r3, #101	; 0x65
 8006c30:	d800      	bhi.n	8006c34 <_printf_float+0x220>
 8006c32:	e0e1      	b.n	8006df8 <_printf_float+0x3e4>
 8006c34:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006c36:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006c38:	2200      	movs	r2, #0
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	f7f9 fc06 	bl	800044c <__aeabi_dcmpeq>
 8006c40:	2800      	cmp	r0, #0
 8006c42:	d031      	beq.n	8006ca8 <_printf_float+0x294>
 8006c44:	2301      	movs	r3, #1
 8006c46:	0038      	movs	r0, r7
 8006c48:	4a34      	ldr	r2, [pc, #208]	; (8006d1c <_printf_float+0x308>)
 8006c4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c4c:	47b0      	blx	r6
 8006c4e:	1c43      	adds	r3, r0, #1
 8006c50:	d100      	bne.n	8006c54 <_printf_float+0x240>
 8006c52:	e73d      	b.n	8006ad0 <_printf_float+0xbc>
 8006c54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	db02      	blt.n	8006c62 <_printf_float+0x24e>
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	07db      	lsls	r3, r3, #31
 8006c60:	d50c      	bpl.n	8006c7c <_printf_float+0x268>
 8006c62:	0038      	movs	r0, r7
 8006c64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c6a:	47b0      	blx	r6
 8006c6c:	2500      	movs	r5, #0
 8006c6e:	1c43      	adds	r3, r0, #1
 8006c70:	d100      	bne.n	8006c74 <_printf_float+0x260>
 8006c72:	e72d      	b.n	8006ad0 <_printf_float+0xbc>
 8006c74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c76:	3b01      	subs	r3, #1
 8006c78:	42ab      	cmp	r3, r5
 8006c7a:	dc0a      	bgt.n	8006c92 <_printf_float+0x27e>
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	079b      	lsls	r3, r3, #30
 8006c80:	d500      	bpl.n	8006c84 <_printf_float+0x270>
 8006c82:	e106      	b.n	8006e92 <_printf_float+0x47e>
 8006c84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006c86:	68e0      	ldr	r0, [r4, #12]
 8006c88:	4298      	cmp	r0, r3
 8006c8a:	db00      	blt.n	8006c8e <_printf_float+0x27a>
 8006c8c:	e722      	b.n	8006ad4 <_printf_float+0xc0>
 8006c8e:	0018      	movs	r0, r3
 8006c90:	e720      	b.n	8006ad4 <_printf_float+0xc0>
 8006c92:	0022      	movs	r2, r4
 8006c94:	2301      	movs	r3, #1
 8006c96:	0038      	movs	r0, r7
 8006c98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c9a:	321a      	adds	r2, #26
 8006c9c:	47b0      	blx	r6
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	d100      	bne.n	8006ca4 <_printf_float+0x290>
 8006ca2:	e715      	b.n	8006ad0 <_printf_float+0xbc>
 8006ca4:	3501      	adds	r5, #1
 8006ca6:	e7e5      	b.n	8006c74 <_printf_float+0x260>
 8006ca8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	dc38      	bgt.n	8006d20 <_printf_float+0x30c>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	0038      	movs	r0, r7
 8006cb2:	4a1a      	ldr	r2, [pc, #104]	; (8006d1c <_printf_float+0x308>)
 8006cb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cb6:	47b0      	blx	r6
 8006cb8:	1c43      	adds	r3, r0, #1
 8006cba:	d100      	bne.n	8006cbe <_printf_float+0x2aa>
 8006cbc:	e708      	b.n	8006ad0 <_printf_float+0xbc>
 8006cbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	d102      	bne.n	8006ccc <_printf_float+0x2b8>
 8006cc6:	6823      	ldr	r3, [r4, #0]
 8006cc8:	07db      	lsls	r3, r3, #31
 8006cca:	d5d7      	bpl.n	8006c7c <_printf_float+0x268>
 8006ccc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cce:	0038      	movs	r0, r7
 8006cd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cd4:	47b0      	blx	r6
 8006cd6:	1c43      	adds	r3, r0, #1
 8006cd8:	d100      	bne.n	8006cdc <_printf_float+0x2c8>
 8006cda:	e6f9      	b.n	8006ad0 <_printf_float+0xbc>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	930a      	str	r3, [sp, #40]	; 0x28
 8006ce0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ce2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ce4:	425b      	negs	r3, r3
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	dc01      	bgt.n	8006cee <_printf_float+0x2da>
 8006cea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cec:	e797      	b.n	8006c1e <_printf_float+0x20a>
 8006cee:	0022      	movs	r2, r4
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	0038      	movs	r0, r7
 8006cf4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cf6:	321a      	adds	r2, #26
 8006cf8:	47b0      	blx	r6
 8006cfa:	1c43      	adds	r3, r0, #1
 8006cfc:	d100      	bne.n	8006d00 <_printf_float+0x2ec>
 8006cfe:	e6e7      	b.n	8006ad0 <_printf_float+0xbc>
 8006d00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d02:	3301      	adds	r3, #1
 8006d04:	e7eb      	b.n	8006cde <_printf_float+0x2ca>
 8006d06:	46c0      	nop			; (mov r8, r8)
 8006d08:	7fefffff 	.word	0x7fefffff
 8006d0c:	08009bdc 	.word	0x08009bdc
 8006d10:	08009be0 	.word	0x08009be0
 8006d14:	08009be4 	.word	0x08009be4
 8006d18:	08009be8 	.word	0x08009be8
 8006d1c:	08009bec 	.word	0x08009bec
 8006d20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d24:	920a      	str	r2, [sp, #40]	; 0x28
 8006d26:	429a      	cmp	r2, r3
 8006d28:	dd00      	ble.n	8006d2c <_printf_float+0x318>
 8006d2a:	930a      	str	r3, [sp, #40]	; 0x28
 8006d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	dc3c      	bgt.n	8006dac <_printf_float+0x398>
 8006d32:	2300      	movs	r3, #0
 8006d34:	930d      	str	r3, [sp, #52]	; 0x34
 8006d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d38:	43db      	mvns	r3, r3
 8006d3a:	17db      	asrs	r3, r3, #31
 8006d3c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d42:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d46:	4013      	ands	r3, r2
 8006d48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	dc34      	bgt.n	8006dbc <_printf_float+0x3a8>
 8006d52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d56:	4293      	cmp	r3, r2
 8006d58:	db3d      	blt.n	8006dd6 <_printf_float+0x3c2>
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	07db      	lsls	r3, r3, #31
 8006d5e:	d43a      	bmi.n	8006dd6 <_printf_float+0x3c2>
 8006d60:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d64:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	1a52      	subs	r2, r2, r1
 8006d6a:	920a      	str	r2, [sp, #40]	; 0x28
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	dd00      	ble.n	8006d72 <_printf_float+0x35e>
 8006d70:	930a      	str	r3, [sp, #40]	; 0x28
 8006d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	dc36      	bgt.n	8006de6 <_printf_float+0x3d2>
 8006d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d7a:	2500      	movs	r5, #0
 8006d7c:	43db      	mvns	r3, r3
 8006d7e:	17db      	asrs	r3, r3, #31
 8006d80:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d82:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d88:	1a9b      	subs	r3, r3, r2
 8006d8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d8c:	400a      	ands	r2, r1
 8006d8e:	1a9b      	subs	r3, r3, r2
 8006d90:	42ab      	cmp	r3, r5
 8006d92:	dc00      	bgt.n	8006d96 <_printf_float+0x382>
 8006d94:	e772      	b.n	8006c7c <_printf_float+0x268>
 8006d96:	0022      	movs	r2, r4
 8006d98:	2301      	movs	r3, #1
 8006d9a:	0038      	movs	r0, r7
 8006d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d9e:	321a      	adds	r2, #26
 8006da0:	47b0      	blx	r6
 8006da2:	1c43      	adds	r3, r0, #1
 8006da4:	d100      	bne.n	8006da8 <_printf_float+0x394>
 8006da6:	e693      	b.n	8006ad0 <_printf_float+0xbc>
 8006da8:	3501      	adds	r5, #1
 8006daa:	e7ea      	b.n	8006d82 <_printf_float+0x36e>
 8006dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dae:	002a      	movs	r2, r5
 8006db0:	0038      	movs	r0, r7
 8006db2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006db4:	47b0      	blx	r6
 8006db6:	1c43      	adds	r3, r0, #1
 8006db8:	d1bb      	bne.n	8006d32 <_printf_float+0x31e>
 8006dba:	e689      	b.n	8006ad0 <_printf_float+0xbc>
 8006dbc:	0022      	movs	r2, r4
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	0038      	movs	r0, r7
 8006dc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dc4:	321a      	adds	r2, #26
 8006dc6:	47b0      	blx	r6
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d100      	bne.n	8006dce <_printf_float+0x3ba>
 8006dcc:	e680      	b.n	8006ad0 <_printf_float+0xbc>
 8006dce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	930d      	str	r3, [sp, #52]	; 0x34
 8006dd4:	e7b3      	b.n	8006d3e <_printf_float+0x32a>
 8006dd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dd8:	0038      	movs	r0, r7
 8006dda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ddc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dde:	47b0      	blx	r6
 8006de0:	1c43      	adds	r3, r0, #1
 8006de2:	d1bd      	bne.n	8006d60 <_printf_float+0x34c>
 8006de4:	e674      	b.n	8006ad0 <_printf_float+0xbc>
 8006de6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006de8:	0038      	movs	r0, r7
 8006dea:	18ea      	adds	r2, r5, r3
 8006dec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df0:	47b0      	blx	r6
 8006df2:	1c43      	adds	r3, r0, #1
 8006df4:	d1c0      	bne.n	8006d78 <_printf_float+0x364>
 8006df6:	e66b      	b.n	8006ad0 <_printf_float+0xbc>
 8006df8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	dc02      	bgt.n	8006e04 <_printf_float+0x3f0>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	421a      	tst	r2, r3
 8006e02:	d034      	beq.n	8006e6e <_printf_float+0x45a>
 8006e04:	2301      	movs	r3, #1
 8006e06:	002a      	movs	r2, r5
 8006e08:	0038      	movs	r0, r7
 8006e0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e0c:	47b0      	blx	r6
 8006e0e:	1c43      	adds	r3, r0, #1
 8006e10:	d100      	bne.n	8006e14 <_printf_float+0x400>
 8006e12:	e65d      	b.n	8006ad0 <_printf_float+0xbc>
 8006e14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e16:	0038      	movs	r0, r7
 8006e18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e1c:	47b0      	blx	r6
 8006e1e:	1c43      	adds	r3, r0, #1
 8006e20:	d100      	bne.n	8006e24 <_printf_float+0x410>
 8006e22:	e655      	b.n	8006ad0 <_printf_float+0xbc>
 8006e24:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006e26:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006e28:	2200      	movs	r2, #0
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	f7f9 fb0e 	bl	800044c <__aeabi_dcmpeq>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d11a      	bne.n	8006e6a <_printf_float+0x456>
 8006e34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e36:	1c6a      	adds	r2, r5, #1
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	0038      	movs	r0, r7
 8006e3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e3e:	47b0      	blx	r6
 8006e40:	1c43      	adds	r3, r0, #1
 8006e42:	d10e      	bne.n	8006e62 <_printf_float+0x44e>
 8006e44:	e644      	b.n	8006ad0 <_printf_float+0xbc>
 8006e46:	0022      	movs	r2, r4
 8006e48:	2301      	movs	r3, #1
 8006e4a:	0038      	movs	r0, r7
 8006e4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e4e:	321a      	adds	r2, #26
 8006e50:	47b0      	blx	r6
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	d100      	bne.n	8006e58 <_printf_float+0x444>
 8006e56:	e63b      	b.n	8006ad0 <_printf_float+0xbc>
 8006e58:	3501      	adds	r5, #1
 8006e5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	42ab      	cmp	r3, r5
 8006e60:	dcf1      	bgt.n	8006e46 <_printf_float+0x432>
 8006e62:	0022      	movs	r2, r4
 8006e64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e66:	3250      	adds	r2, #80	; 0x50
 8006e68:	e6da      	b.n	8006c20 <_printf_float+0x20c>
 8006e6a:	2500      	movs	r5, #0
 8006e6c:	e7f5      	b.n	8006e5a <_printf_float+0x446>
 8006e6e:	002a      	movs	r2, r5
 8006e70:	e7e3      	b.n	8006e3a <_printf_float+0x426>
 8006e72:	0022      	movs	r2, r4
 8006e74:	2301      	movs	r3, #1
 8006e76:	0038      	movs	r0, r7
 8006e78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e7a:	3219      	adds	r2, #25
 8006e7c:	47b0      	blx	r6
 8006e7e:	1c43      	adds	r3, r0, #1
 8006e80:	d100      	bne.n	8006e84 <_printf_float+0x470>
 8006e82:	e625      	b.n	8006ad0 <_printf_float+0xbc>
 8006e84:	3501      	adds	r5, #1
 8006e86:	68e3      	ldr	r3, [r4, #12]
 8006e88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006e8a:	1a9b      	subs	r3, r3, r2
 8006e8c:	42ab      	cmp	r3, r5
 8006e8e:	dcf0      	bgt.n	8006e72 <_printf_float+0x45e>
 8006e90:	e6f8      	b.n	8006c84 <_printf_float+0x270>
 8006e92:	2500      	movs	r5, #0
 8006e94:	e7f7      	b.n	8006e86 <_printf_float+0x472>
 8006e96:	46c0      	nop			; (mov r8, r8)

08006e98 <_printf_common>:
 8006e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e9a:	0015      	movs	r5, r2
 8006e9c:	9301      	str	r3, [sp, #4]
 8006e9e:	688a      	ldr	r2, [r1, #8]
 8006ea0:	690b      	ldr	r3, [r1, #16]
 8006ea2:	000c      	movs	r4, r1
 8006ea4:	9000      	str	r0, [sp, #0]
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	da00      	bge.n	8006eac <_printf_common+0x14>
 8006eaa:	0013      	movs	r3, r2
 8006eac:	0022      	movs	r2, r4
 8006eae:	602b      	str	r3, [r5, #0]
 8006eb0:	3243      	adds	r2, #67	; 0x43
 8006eb2:	7812      	ldrb	r2, [r2, #0]
 8006eb4:	2a00      	cmp	r2, #0
 8006eb6:	d001      	beq.n	8006ebc <_printf_common+0x24>
 8006eb8:	3301      	adds	r3, #1
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	069b      	lsls	r3, r3, #26
 8006ec0:	d502      	bpl.n	8006ec8 <_printf_common+0x30>
 8006ec2:	682b      	ldr	r3, [r5, #0]
 8006ec4:	3302      	adds	r3, #2
 8006ec6:	602b      	str	r3, [r5, #0]
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	2306      	movs	r3, #6
 8006ecc:	0017      	movs	r7, r2
 8006ece:	401f      	ands	r7, r3
 8006ed0:	421a      	tst	r2, r3
 8006ed2:	d027      	beq.n	8006f24 <_printf_common+0x8c>
 8006ed4:	0023      	movs	r3, r4
 8006ed6:	3343      	adds	r3, #67	; 0x43
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	1e5a      	subs	r2, r3, #1
 8006edc:	4193      	sbcs	r3, r2
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	0692      	lsls	r2, r2, #26
 8006ee2:	d430      	bmi.n	8006f46 <_printf_common+0xae>
 8006ee4:	0022      	movs	r2, r4
 8006ee6:	9901      	ldr	r1, [sp, #4]
 8006ee8:	9800      	ldr	r0, [sp, #0]
 8006eea:	9e08      	ldr	r6, [sp, #32]
 8006eec:	3243      	adds	r2, #67	; 0x43
 8006eee:	47b0      	blx	r6
 8006ef0:	1c43      	adds	r3, r0, #1
 8006ef2:	d025      	beq.n	8006f40 <_printf_common+0xa8>
 8006ef4:	2306      	movs	r3, #6
 8006ef6:	6820      	ldr	r0, [r4, #0]
 8006ef8:	682a      	ldr	r2, [r5, #0]
 8006efa:	68e1      	ldr	r1, [r4, #12]
 8006efc:	2500      	movs	r5, #0
 8006efe:	4003      	ands	r3, r0
 8006f00:	2b04      	cmp	r3, #4
 8006f02:	d103      	bne.n	8006f0c <_printf_common+0x74>
 8006f04:	1a8d      	subs	r5, r1, r2
 8006f06:	43eb      	mvns	r3, r5
 8006f08:	17db      	asrs	r3, r3, #31
 8006f0a:	401d      	ands	r5, r3
 8006f0c:	68a3      	ldr	r3, [r4, #8]
 8006f0e:	6922      	ldr	r2, [r4, #16]
 8006f10:	4293      	cmp	r3, r2
 8006f12:	dd01      	ble.n	8006f18 <_printf_common+0x80>
 8006f14:	1a9b      	subs	r3, r3, r2
 8006f16:	18ed      	adds	r5, r5, r3
 8006f18:	2700      	movs	r7, #0
 8006f1a:	42bd      	cmp	r5, r7
 8006f1c:	d120      	bne.n	8006f60 <_printf_common+0xc8>
 8006f1e:	2000      	movs	r0, #0
 8006f20:	e010      	b.n	8006f44 <_printf_common+0xac>
 8006f22:	3701      	adds	r7, #1
 8006f24:	68e3      	ldr	r3, [r4, #12]
 8006f26:	682a      	ldr	r2, [r5, #0]
 8006f28:	1a9b      	subs	r3, r3, r2
 8006f2a:	42bb      	cmp	r3, r7
 8006f2c:	ddd2      	ble.n	8006ed4 <_printf_common+0x3c>
 8006f2e:	0022      	movs	r2, r4
 8006f30:	2301      	movs	r3, #1
 8006f32:	9901      	ldr	r1, [sp, #4]
 8006f34:	9800      	ldr	r0, [sp, #0]
 8006f36:	9e08      	ldr	r6, [sp, #32]
 8006f38:	3219      	adds	r2, #25
 8006f3a:	47b0      	blx	r6
 8006f3c:	1c43      	adds	r3, r0, #1
 8006f3e:	d1f0      	bne.n	8006f22 <_printf_common+0x8a>
 8006f40:	2001      	movs	r0, #1
 8006f42:	4240      	negs	r0, r0
 8006f44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f46:	2030      	movs	r0, #48	; 0x30
 8006f48:	18e1      	adds	r1, r4, r3
 8006f4a:	3143      	adds	r1, #67	; 0x43
 8006f4c:	7008      	strb	r0, [r1, #0]
 8006f4e:	0021      	movs	r1, r4
 8006f50:	1c5a      	adds	r2, r3, #1
 8006f52:	3145      	adds	r1, #69	; 0x45
 8006f54:	7809      	ldrb	r1, [r1, #0]
 8006f56:	18a2      	adds	r2, r4, r2
 8006f58:	3243      	adds	r2, #67	; 0x43
 8006f5a:	3302      	adds	r3, #2
 8006f5c:	7011      	strb	r1, [r2, #0]
 8006f5e:	e7c1      	b.n	8006ee4 <_printf_common+0x4c>
 8006f60:	0022      	movs	r2, r4
 8006f62:	2301      	movs	r3, #1
 8006f64:	9901      	ldr	r1, [sp, #4]
 8006f66:	9800      	ldr	r0, [sp, #0]
 8006f68:	9e08      	ldr	r6, [sp, #32]
 8006f6a:	321a      	adds	r2, #26
 8006f6c:	47b0      	blx	r6
 8006f6e:	1c43      	adds	r3, r0, #1
 8006f70:	d0e6      	beq.n	8006f40 <_printf_common+0xa8>
 8006f72:	3701      	adds	r7, #1
 8006f74:	e7d1      	b.n	8006f1a <_printf_common+0x82>
	...

08006f78 <_printf_i>:
 8006f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f7a:	b08b      	sub	sp, #44	; 0x2c
 8006f7c:	9206      	str	r2, [sp, #24]
 8006f7e:	000a      	movs	r2, r1
 8006f80:	3243      	adds	r2, #67	; 0x43
 8006f82:	9307      	str	r3, [sp, #28]
 8006f84:	9005      	str	r0, [sp, #20]
 8006f86:	9204      	str	r2, [sp, #16]
 8006f88:	7e0a      	ldrb	r2, [r1, #24]
 8006f8a:	000c      	movs	r4, r1
 8006f8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f8e:	2a78      	cmp	r2, #120	; 0x78
 8006f90:	d807      	bhi.n	8006fa2 <_printf_i+0x2a>
 8006f92:	2a62      	cmp	r2, #98	; 0x62
 8006f94:	d809      	bhi.n	8006faa <_printf_i+0x32>
 8006f96:	2a00      	cmp	r2, #0
 8006f98:	d100      	bne.n	8006f9c <_printf_i+0x24>
 8006f9a:	e0c1      	b.n	8007120 <_printf_i+0x1a8>
 8006f9c:	2a58      	cmp	r2, #88	; 0x58
 8006f9e:	d100      	bne.n	8006fa2 <_printf_i+0x2a>
 8006fa0:	e08c      	b.n	80070bc <_printf_i+0x144>
 8006fa2:	0026      	movs	r6, r4
 8006fa4:	3642      	adds	r6, #66	; 0x42
 8006fa6:	7032      	strb	r2, [r6, #0]
 8006fa8:	e022      	b.n	8006ff0 <_printf_i+0x78>
 8006faa:	0010      	movs	r0, r2
 8006fac:	3863      	subs	r0, #99	; 0x63
 8006fae:	2815      	cmp	r0, #21
 8006fb0:	d8f7      	bhi.n	8006fa2 <_printf_i+0x2a>
 8006fb2:	f7f9 f8bb 	bl	800012c <__gnu_thumb1_case_shi>
 8006fb6:	0016      	.short	0x0016
 8006fb8:	fff6001f 	.word	0xfff6001f
 8006fbc:	fff6fff6 	.word	0xfff6fff6
 8006fc0:	001ffff6 	.word	0x001ffff6
 8006fc4:	fff6fff6 	.word	0xfff6fff6
 8006fc8:	fff6fff6 	.word	0xfff6fff6
 8006fcc:	003600a8 	.word	0x003600a8
 8006fd0:	fff6009a 	.word	0xfff6009a
 8006fd4:	00b9fff6 	.word	0x00b9fff6
 8006fd8:	0036fff6 	.word	0x0036fff6
 8006fdc:	fff6fff6 	.word	0xfff6fff6
 8006fe0:	009e      	.short	0x009e
 8006fe2:	0026      	movs	r6, r4
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	3642      	adds	r6, #66	; 0x42
 8006fe8:	1d11      	adds	r1, r2, #4
 8006fea:	6019      	str	r1, [r3, #0]
 8006fec:	6813      	ldr	r3, [r2, #0]
 8006fee:	7033      	strb	r3, [r6, #0]
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e0a7      	b.n	8007144 <_printf_i+0x1cc>
 8006ff4:	6808      	ldr	r0, [r1, #0]
 8006ff6:	6819      	ldr	r1, [r3, #0]
 8006ff8:	1d0a      	adds	r2, r1, #4
 8006ffa:	0605      	lsls	r5, r0, #24
 8006ffc:	d50b      	bpl.n	8007016 <_printf_i+0x9e>
 8006ffe:	680d      	ldr	r5, [r1, #0]
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	2d00      	cmp	r5, #0
 8007004:	da03      	bge.n	800700e <_printf_i+0x96>
 8007006:	232d      	movs	r3, #45	; 0x2d
 8007008:	9a04      	ldr	r2, [sp, #16]
 800700a:	426d      	negs	r5, r5
 800700c:	7013      	strb	r3, [r2, #0]
 800700e:	4b61      	ldr	r3, [pc, #388]	; (8007194 <_printf_i+0x21c>)
 8007010:	270a      	movs	r7, #10
 8007012:	9303      	str	r3, [sp, #12]
 8007014:	e01b      	b.n	800704e <_printf_i+0xd6>
 8007016:	680d      	ldr	r5, [r1, #0]
 8007018:	601a      	str	r2, [r3, #0]
 800701a:	0641      	lsls	r1, r0, #25
 800701c:	d5f1      	bpl.n	8007002 <_printf_i+0x8a>
 800701e:	b22d      	sxth	r5, r5
 8007020:	e7ef      	b.n	8007002 <_printf_i+0x8a>
 8007022:	680d      	ldr	r5, [r1, #0]
 8007024:	6819      	ldr	r1, [r3, #0]
 8007026:	1d08      	adds	r0, r1, #4
 8007028:	6018      	str	r0, [r3, #0]
 800702a:	062e      	lsls	r6, r5, #24
 800702c:	d501      	bpl.n	8007032 <_printf_i+0xba>
 800702e:	680d      	ldr	r5, [r1, #0]
 8007030:	e003      	b.n	800703a <_printf_i+0xc2>
 8007032:	066d      	lsls	r5, r5, #25
 8007034:	d5fb      	bpl.n	800702e <_printf_i+0xb6>
 8007036:	680d      	ldr	r5, [r1, #0]
 8007038:	b2ad      	uxth	r5, r5
 800703a:	4b56      	ldr	r3, [pc, #344]	; (8007194 <_printf_i+0x21c>)
 800703c:	2708      	movs	r7, #8
 800703e:	9303      	str	r3, [sp, #12]
 8007040:	2a6f      	cmp	r2, #111	; 0x6f
 8007042:	d000      	beq.n	8007046 <_printf_i+0xce>
 8007044:	3702      	adds	r7, #2
 8007046:	0023      	movs	r3, r4
 8007048:	2200      	movs	r2, #0
 800704a:	3343      	adds	r3, #67	; 0x43
 800704c:	701a      	strb	r2, [r3, #0]
 800704e:	6863      	ldr	r3, [r4, #4]
 8007050:	60a3      	str	r3, [r4, #8]
 8007052:	2b00      	cmp	r3, #0
 8007054:	db03      	blt.n	800705e <_printf_i+0xe6>
 8007056:	2204      	movs	r2, #4
 8007058:	6821      	ldr	r1, [r4, #0]
 800705a:	4391      	bics	r1, r2
 800705c:	6021      	str	r1, [r4, #0]
 800705e:	2d00      	cmp	r5, #0
 8007060:	d102      	bne.n	8007068 <_printf_i+0xf0>
 8007062:	9e04      	ldr	r6, [sp, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00c      	beq.n	8007082 <_printf_i+0x10a>
 8007068:	9e04      	ldr	r6, [sp, #16]
 800706a:	0028      	movs	r0, r5
 800706c:	0039      	movs	r1, r7
 800706e:	f7f9 f8ed 	bl	800024c <__aeabi_uidivmod>
 8007072:	9b03      	ldr	r3, [sp, #12]
 8007074:	3e01      	subs	r6, #1
 8007076:	5c5b      	ldrb	r3, [r3, r1]
 8007078:	7033      	strb	r3, [r6, #0]
 800707a:	002b      	movs	r3, r5
 800707c:	0005      	movs	r5, r0
 800707e:	429f      	cmp	r7, r3
 8007080:	d9f3      	bls.n	800706a <_printf_i+0xf2>
 8007082:	2f08      	cmp	r7, #8
 8007084:	d109      	bne.n	800709a <_printf_i+0x122>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	07db      	lsls	r3, r3, #31
 800708a:	d506      	bpl.n	800709a <_printf_i+0x122>
 800708c:	6863      	ldr	r3, [r4, #4]
 800708e:	6922      	ldr	r2, [r4, #16]
 8007090:	4293      	cmp	r3, r2
 8007092:	dc02      	bgt.n	800709a <_printf_i+0x122>
 8007094:	2330      	movs	r3, #48	; 0x30
 8007096:	3e01      	subs	r6, #1
 8007098:	7033      	strb	r3, [r6, #0]
 800709a:	9b04      	ldr	r3, [sp, #16]
 800709c:	1b9b      	subs	r3, r3, r6
 800709e:	6123      	str	r3, [r4, #16]
 80070a0:	9b07      	ldr	r3, [sp, #28]
 80070a2:	0021      	movs	r1, r4
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	9805      	ldr	r0, [sp, #20]
 80070a8:	9b06      	ldr	r3, [sp, #24]
 80070aa:	aa09      	add	r2, sp, #36	; 0x24
 80070ac:	f7ff fef4 	bl	8006e98 <_printf_common>
 80070b0:	1c43      	adds	r3, r0, #1
 80070b2:	d14c      	bne.n	800714e <_printf_i+0x1d6>
 80070b4:	2001      	movs	r0, #1
 80070b6:	4240      	negs	r0, r0
 80070b8:	b00b      	add	sp, #44	; 0x2c
 80070ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070bc:	3145      	adds	r1, #69	; 0x45
 80070be:	700a      	strb	r2, [r1, #0]
 80070c0:	4a34      	ldr	r2, [pc, #208]	; (8007194 <_printf_i+0x21c>)
 80070c2:	9203      	str	r2, [sp, #12]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	6821      	ldr	r1, [r4, #0]
 80070c8:	ca20      	ldmia	r2!, {r5}
 80070ca:	601a      	str	r2, [r3, #0]
 80070cc:	0608      	lsls	r0, r1, #24
 80070ce:	d516      	bpl.n	80070fe <_printf_i+0x186>
 80070d0:	07cb      	lsls	r3, r1, #31
 80070d2:	d502      	bpl.n	80070da <_printf_i+0x162>
 80070d4:	2320      	movs	r3, #32
 80070d6:	4319      	orrs	r1, r3
 80070d8:	6021      	str	r1, [r4, #0]
 80070da:	2710      	movs	r7, #16
 80070dc:	2d00      	cmp	r5, #0
 80070de:	d1b2      	bne.n	8007046 <_printf_i+0xce>
 80070e0:	2320      	movs	r3, #32
 80070e2:	6822      	ldr	r2, [r4, #0]
 80070e4:	439a      	bics	r2, r3
 80070e6:	6022      	str	r2, [r4, #0]
 80070e8:	e7ad      	b.n	8007046 <_printf_i+0xce>
 80070ea:	2220      	movs	r2, #32
 80070ec:	6809      	ldr	r1, [r1, #0]
 80070ee:	430a      	orrs	r2, r1
 80070f0:	6022      	str	r2, [r4, #0]
 80070f2:	0022      	movs	r2, r4
 80070f4:	2178      	movs	r1, #120	; 0x78
 80070f6:	3245      	adds	r2, #69	; 0x45
 80070f8:	7011      	strb	r1, [r2, #0]
 80070fa:	4a27      	ldr	r2, [pc, #156]	; (8007198 <_printf_i+0x220>)
 80070fc:	e7e1      	b.n	80070c2 <_printf_i+0x14a>
 80070fe:	0648      	lsls	r0, r1, #25
 8007100:	d5e6      	bpl.n	80070d0 <_printf_i+0x158>
 8007102:	b2ad      	uxth	r5, r5
 8007104:	e7e4      	b.n	80070d0 <_printf_i+0x158>
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	680d      	ldr	r5, [r1, #0]
 800710a:	1d10      	adds	r0, r2, #4
 800710c:	6949      	ldr	r1, [r1, #20]
 800710e:	6018      	str	r0, [r3, #0]
 8007110:	6813      	ldr	r3, [r2, #0]
 8007112:	062e      	lsls	r6, r5, #24
 8007114:	d501      	bpl.n	800711a <_printf_i+0x1a2>
 8007116:	6019      	str	r1, [r3, #0]
 8007118:	e002      	b.n	8007120 <_printf_i+0x1a8>
 800711a:	066d      	lsls	r5, r5, #25
 800711c:	d5fb      	bpl.n	8007116 <_printf_i+0x19e>
 800711e:	8019      	strh	r1, [r3, #0]
 8007120:	2300      	movs	r3, #0
 8007122:	9e04      	ldr	r6, [sp, #16]
 8007124:	6123      	str	r3, [r4, #16]
 8007126:	e7bb      	b.n	80070a0 <_printf_i+0x128>
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	1d11      	adds	r1, r2, #4
 800712c:	6019      	str	r1, [r3, #0]
 800712e:	6816      	ldr	r6, [r2, #0]
 8007130:	2100      	movs	r1, #0
 8007132:	0030      	movs	r0, r6
 8007134:	6862      	ldr	r2, [r4, #4]
 8007136:	f001 f805 	bl	8008144 <memchr>
 800713a:	2800      	cmp	r0, #0
 800713c:	d001      	beq.n	8007142 <_printf_i+0x1ca>
 800713e:	1b80      	subs	r0, r0, r6
 8007140:	6060      	str	r0, [r4, #4]
 8007142:	6863      	ldr	r3, [r4, #4]
 8007144:	6123      	str	r3, [r4, #16]
 8007146:	2300      	movs	r3, #0
 8007148:	9a04      	ldr	r2, [sp, #16]
 800714a:	7013      	strb	r3, [r2, #0]
 800714c:	e7a8      	b.n	80070a0 <_printf_i+0x128>
 800714e:	6923      	ldr	r3, [r4, #16]
 8007150:	0032      	movs	r2, r6
 8007152:	9906      	ldr	r1, [sp, #24]
 8007154:	9805      	ldr	r0, [sp, #20]
 8007156:	9d07      	ldr	r5, [sp, #28]
 8007158:	47a8      	blx	r5
 800715a:	1c43      	adds	r3, r0, #1
 800715c:	d0aa      	beq.n	80070b4 <_printf_i+0x13c>
 800715e:	6823      	ldr	r3, [r4, #0]
 8007160:	079b      	lsls	r3, r3, #30
 8007162:	d415      	bmi.n	8007190 <_printf_i+0x218>
 8007164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007166:	68e0      	ldr	r0, [r4, #12]
 8007168:	4298      	cmp	r0, r3
 800716a:	daa5      	bge.n	80070b8 <_printf_i+0x140>
 800716c:	0018      	movs	r0, r3
 800716e:	e7a3      	b.n	80070b8 <_printf_i+0x140>
 8007170:	0022      	movs	r2, r4
 8007172:	2301      	movs	r3, #1
 8007174:	9906      	ldr	r1, [sp, #24]
 8007176:	9805      	ldr	r0, [sp, #20]
 8007178:	9e07      	ldr	r6, [sp, #28]
 800717a:	3219      	adds	r2, #25
 800717c:	47b0      	blx	r6
 800717e:	1c43      	adds	r3, r0, #1
 8007180:	d098      	beq.n	80070b4 <_printf_i+0x13c>
 8007182:	3501      	adds	r5, #1
 8007184:	68e3      	ldr	r3, [r4, #12]
 8007186:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007188:	1a9b      	subs	r3, r3, r2
 800718a:	42ab      	cmp	r3, r5
 800718c:	dcf0      	bgt.n	8007170 <_printf_i+0x1f8>
 800718e:	e7e9      	b.n	8007164 <_printf_i+0x1ec>
 8007190:	2500      	movs	r5, #0
 8007192:	e7f7      	b.n	8007184 <_printf_i+0x20c>
 8007194:	08009bee 	.word	0x08009bee
 8007198:	08009bff 	.word	0x08009bff

0800719c <iprintf>:
 800719c:	b40f      	push	{r0, r1, r2, r3}
 800719e:	4b0b      	ldr	r3, [pc, #44]	; (80071cc <iprintf+0x30>)
 80071a0:	b513      	push	{r0, r1, r4, lr}
 80071a2:	681c      	ldr	r4, [r3, #0]
 80071a4:	2c00      	cmp	r4, #0
 80071a6:	d005      	beq.n	80071b4 <iprintf+0x18>
 80071a8:	69a3      	ldr	r3, [r4, #24]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d102      	bne.n	80071b4 <iprintf+0x18>
 80071ae:	0020      	movs	r0, r4
 80071b0:	f000 ff16 	bl	8007fe0 <__sinit>
 80071b4:	ab05      	add	r3, sp, #20
 80071b6:	0020      	movs	r0, r4
 80071b8:	9a04      	ldr	r2, [sp, #16]
 80071ba:	68a1      	ldr	r1, [r4, #8]
 80071bc:	9301      	str	r3, [sp, #4]
 80071be:	f001 fca7 	bl	8008b10 <_vfiprintf_r>
 80071c2:	bc16      	pop	{r1, r2, r4}
 80071c4:	bc08      	pop	{r3}
 80071c6:	b004      	add	sp, #16
 80071c8:	4718      	bx	r3
 80071ca:	46c0      	nop			; (mov r8, r8)
 80071cc:	2000000c 	.word	0x2000000c

080071d0 <quorem>:
 80071d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071d2:	0006      	movs	r6, r0
 80071d4:	690b      	ldr	r3, [r1, #16]
 80071d6:	6932      	ldr	r2, [r6, #16]
 80071d8:	b087      	sub	sp, #28
 80071da:	2000      	movs	r0, #0
 80071dc:	9103      	str	r1, [sp, #12]
 80071de:	429a      	cmp	r2, r3
 80071e0:	db65      	blt.n	80072ae <quorem+0xde>
 80071e2:	3b01      	subs	r3, #1
 80071e4:	009c      	lsls	r4, r3, #2
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	000b      	movs	r3, r1
 80071ea:	3314      	adds	r3, #20
 80071ec:	9305      	str	r3, [sp, #20]
 80071ee:	191b      	adds	r3, r3, r4
 80071f0:	9304      	str	r3, [sp, #16]
 80071f2:	0033      	movs	r3, r6
 80071f4:	3314      	adds	r3, #20
 80071f6:	9302      	str	r3, [sp, #8]
 80071f8:	191c      	adds	r4, r3, r4
 80071fa:	9b04      	ldr	r3, [sp, #16]
 80071fc:	6827      	ldr	r7, [r4, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	0038      	movs	r0, r7
 8007202:	1c5d      	adds	r5, r3, #1
 8007204:	0029      	movs	r1, r5
 8007206:	9301      	str	r3, [sp, #4]
 8007208:	f7f8 ff9a 	bl	8000140 <__udivsi3>
 800720c:	9001      	str	r0, [sp, #4]
 800720e:	42af      	cmp	r7, r5
 8007210:	d324      	bcc.n	800725c <quorem+0x8c>
 8007212:	2500      	movs	r5, #0
 8007214:	46ac      	mov	ip, r5
 8007216:	9802      	ldr	r0, [sp, #8]
 8007218:	9f05      	ldr	r7, [sp, #20]
 800721a:	cf08      	ldmia	r7!, {r3}
 800721c:	9a01      	ldr	r2, [sp, #4]
 800721e:	b299      	uxth	r1, r3
 8007220:	4351      	muls	r1, r2
 8007222:	0c1b      	lsrs	r3, r3, #16
 8007224:	4353      	muls	r3, r2
 8007226:	1949      	adds	r1, r1, r5
 8007228:	0c0a      	lsrs	r2, r1, #16
 800722a:	189b      	adds	r3, r3, r2
 800722c:	6802      	ldr	r2, [r0, #0]
 800722e:	b289      	uxth	r1, r1
 8007230:	b292      	uxth	r2, r2
 8007232:	4462      	add	r2, ip
 8007234:	1a52      	subs	r2, r2, r1
 8007236:	6801      	ldr	r1, [r0, #0]
 8007238:	0c1d      	lsrs	r5, r3, #16
 800723a:	0c09      	lsrs	r1, r1, #16
 800723c:	b29b      	uxth	r3, r3
 800723e:	1acb      	subs	r3, r1, r3
 8007240:	1411      	asrs	r1, r2, #16
 8007242:	185b      	adds	r3, r3, r1
 8007244:	1419      	asrs	r1, r3, #16
 8007246:	b292      	uxth	r2, r2
 8007248:	041b      	lsls	r3, r3, #16
 800724a:	431a      	orrs	r2, r3
 800724c:	9b04      	ldr	r3, [sp, #16]
 800724e:	468c      	mov	ip, r1
 8007250:	c004      	stmia	r0!, {r2}
 8007252:	42bb      	cmp	r3, r7
 8007254:	d2e1      	bcs.n	800721a <quorem+0x4a>
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d030      	beq.n	80072be <quorem+0xee>
 800725c:	0030      	movs	r0, r6
 800725e:	9903      	ldr	r1, [sp, #12]
 8007260:	f001 fa08 	bl	8008674 <__mcmp>
 8007264:	2800      	cmp	r0, #0
 8007266:	db21      	blt.n	80072ac <quorem+0xdc>
 8007268:	0030      	movs	r0, r6
 800726a:	2400      	movs	r4, #0
 800726c:	9b01      	ldr	r3, [sp, #4]
 800726e:	9903      	ldr	r1, [sp, #12]
 8007270:	3301      	adds	r3, #1
 8007272:	9301      	str	r3, [sp, #4]
 8007274:	3014      	adds	r0, #20
 8007276:	3114      	adds	r1, #20
 8007278:	6803      	ldr	r3, [r0, #0]
 800727a:	c920      	ldmia	r1!, {r5}
 800727c:	b29a      	uxth	r2, r3
 800727e:	1914      	adds	r4, r2, r4
 8007280:	b2aa      	uxth	r2, r5
 8007282:	1aa2      	subs	r2, r4, r2
 8007284:	0c1b      	lsrs	r3, r3, #16
 8007286:	0c2d      	lsrs	r5, r5, #16
 8007288:	1414      	asrs	r4, r2, #16
 800728a:	1b5b      	subs	r3, r3, r5
 800728c:	191b      	adds	r3, r3, r4
 800728e:	141c      	asrs	r4, r3, #16
 8007290:	b292      	uxth	r2, r2
 8007292:	041b      	lsls	r3, r3, #16
 8007294:	4313      	orrs	r3, r2
 8007296:	c008      	stmia	r0!, {r3}
 8007298:	9b04      	ldr	r3, [sp, #16]
 800729a:	428b      	cmp	r3, r1
 800729c:	d2ec      	bcs.n	8007278 <quorem+0xa8>
 800729e:	9b00      	ldr	r3, [sp, #0]
 80072a0:	9a02      	ldr	r2, [sp, #8]
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	18d3      	adds	r3, r2, r3
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	2a00      	cmp	r2, #0
 80072aa:	d015      	beq.n	80072d8 <quorem+0x108>
 80072ac:	9801      	ldr	r0, [sp, #4]
 80072ae:	b007      	add	sp, #28
 80072b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072b2:	6823      	ldr	r3, [r4, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d106      	bne.n	80072c6 <quorem+0xf6>
 80072b8:	9b00      	ldr	r3, [sp, #0]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	9b02      	ldr	r3, [sp, #8]
 80072c0:	3c04      	subs	r4, #4
 80072c2:	42a3      	cmp	r3, r4
 80072c4:	d3f5      	bcc.n	80072b2 <quorem+0xe2>
 80072c6:	9b00      	ldr	r3, [sp, #0]
 80072c8:	6133      	str	r3, [r6, #16]
 80072ca:	e7c7      	b.n	800725c <quorem+0x8c>
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d106      	bne.n	80072e0 <quorem+0x110>
 80072d2:	9a00      	ldr	r2, [sp, #0]
 80072d4:	3a01      	subs	r2, #1
 80072d6:	9200      	str	r2, [sp, #0]
 80072d8:	9a02      	ldr	r2, [sp, #8]
 80072da:	3b04      	subs	r3, #4
 80072dc:	429a      	cmp	r2, r3
 80072de:	d3f5      	bcc.n	80072cc <quorem+0xfc>
 80072e0:	9b00      	ldr	r3, [sp, #0]
 80072e2:	6133      	str	r3, [r6, #16]
 80072e4:	e7e2      	b.n	80072ac <quorem+0xdc>
	...

080072e8 <_dtoa_r>:
 80072e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ea:	b09d      	sub	sp, #116	; 0x74
 80072ec:	9202      	str	r2, [sp, #8]
 80072ee:	9303      	str	r3, [sp, #12]
 80072f0:	9b02      	ldr	r3, [sp, #8]
 80072f2:	9c03      	ldr	r4, [sp, #12]
 80072f4:	9308      	str	r3, [sp, #32]
 80072f6:	9409      	str	r4, [sp, #36]	; 0x24
 80072f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80072fa:	0007      	movs	r7, r0
 80072fc:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80072fe:	2c00      	cmp	r4, #0
 8007300:	d10e      	bne.n	8007320 <_dtoa_r+0x38>
 8007302:	2010      	movs	r0, #16
 8007304:	f000 ff14 	bl	8008130 <malloc>
 8007308:	1e02      	subs	r2, r0, #0
 800730a:	6278      	str	r0, [r7, #36]	; 0x24
 800730c:	d104      	bne.n	8007318 <_dtoa_r+0x30>
 800730e:	21ea      	movs	r1, #234	; 0xea
 8007310:	4bc7      	ldr	r3, [pc, #796]	; (8007630 <_dtoa_r+0x348>)
 8007312:	48c8      	ldr	r0, [pc, #800]	; (8007634 <_dtoa_r+0x34c>)
 8007314:	f001 fe76 	bl	8009004 <__assert_func>
 8007318:	6044      	str	r4, [r0, #4]
 800731a:	6084      	str	r4, [r0, #8]
 800731c:	6004      	str	r4, [r0, #0]
 800731e:	60c4      	str	r4, [r0, #12]
 8007320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007322:	6819      	ldr	r1, [r3, #0]
 8007324:	2900      	cmp	r1, #0
 8007326:	d00a      	beq.n	800733e <_dtoa_r+0x56>
 8007328:	685a      	ldr	r2, [r3, #4]
 800732a:	2301      	movs	r3, #1
 800732c:	4093      	lsls	r3, r2
 800732e:	604a      	str	r2, [r1, #4]
 8007330:	608b      	str	r3, [r1, #8]
 8007332:	0038      	movs	r0, r7
 8007334:	f000 ff5e 	bl	80081f4 <_Bfree>
 8007338:	2200      	movs	r2, #0
 800733a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	9b03      	ldr	r3, [sp, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	da20      	bge.n	8007386 <_dtoa_r+0x9e>
 8007344:	2301      	movs	r3, #1
 8007346:	602b      	str	r3, [r5, #0]
 8007348:	9b03      	ldr	r3, [sp, #12]
 800734a:	005b      	lsls	r3, r3, #1
 800734c:	085b      	lsrs	r3, r3, #1
 800734e:	9309      	str	r3, [sp, #36]	; 0x24
 8007350:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007352:	4bb9      	ldr	r3, [pc, #740]	; (8007638 <_dtoa_r+0x350>)
 8007354:	4ab8      	ldr	r2, [pc, #736]	; (8007638 <_dtoa_r+0x350>)
 8007356:	402b      	ands	r3, r5
 8007358:	4293      	cmp	r3, r2
 800735a:	d117      	bne.n	800738c <_dtoa_r+0xa4>
 800735c:	4bb7      	ldr	r3, [pc, #732]	; (800763c <_dtoa_r+0x354>)
 800735e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007360:	0328      	lsls	r0, r5, #12
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	9b02      	ldr	r3, [sp, #8]
 8007366:	0b00      	lsrs	r0, r0, #12
 8007368:	4318      	orrs	r0, r3
 800736a:	d101      	bne.n	8007370 <_dtoa_r+0x88>
 800736c:	f000 fdbf 	bl	8007eee <_dtoa_r+0xc06>
 8007370:	48b3      	ldr	r0, [pc, #716]	; (8007640 <_dtoa_r+0x358>)
 8007372:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007374:	9006      	str	r0, [sp, #24]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d002      	beq.n	8007380 <_dtoa_r+0x98>
 800737a:	4bb2      	ldr	r3, [pc, #712]	; (8007644 <_dtoa_r+0x35c>)
 800737c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800737e:	6013      	str	r3, [r2, #0]
 8007380:	9806      	ldr	r0, [sp, #24]
 8007382:	b01d      	add	sp, #116	; 0x74
 8007384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007386:	2300      	movs	r3, #0
 8007388:	602b      	str	r3, [r5, #0]
 800738a:	e7e1      	b.n	8007350 <_dtoa_r+0x68>
 800738c:	9b08      	ldr	r3, [sp, #32]
 800738e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007390:	9312      	str	r3, [sp, #72]	; 0x48
 8007392:	9413      	str	r4, [sp, #76]	; 0x4c
 8007394:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007396:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007398:	2200      	movs	r2, #0
 800739a:	2300      	movs	r3, #0
 800739c:	f7f9 f856 	bl	800044c <__aeabi_dcmpeq>
 80073a0:	1e04      	subs	r4, r0, #0
 80073a2:	d009      	beq.n	80073b8 <_dtoa_r+0xd0>
 80073a4:	2301      	movs	r3, #1
 80073a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80073a8:	6013      	str	r3, [r2, #0]
 80073aa:	4ba7      	ldr	r3, [pc, #668]	; (8007648 <_dtoa_r+0x360>)
 80073ac:	9306      	str	r3, [sp, #24]
 80073ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0e5      	beq.n	8007380 <_dtoa_r+0x98>
 80073b4:	4ba5      	ldr	r3, [pc, #660]	; (800764c <_dtoa_r+0x364>)
 80073b6:	e7e1      	b.n	800737c <_dtoa_r+0x94>
 80073b8:	ab1a      	add	r3, sp, #104	; 0x68
 80073ba:	9301      	str	r3, [sp, #4]
 80073bc:	ab1b      	add	r3, sp, #108	; 0x6c
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	0038      	movs	r0, r7
 80073c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80073c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073c6:	f001 fa09 	bl	80087dc <__d2b>
 80073ca:	006e      	lsls	r6, r5, #1
 80073cc:	9005      	str	r0, [sp, #20]
 80073ce:	0d76      	lsrs	r6, r6, #21
 80073d0:	d100      	bne.n	80073d4 <_dtoa_r+0xec>
 80073d2:	e07c      	b.n	80074ce <_dtoa_r+0x1e6>
 80073d4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80073d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80073d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073da:	4a9d      	ldr	r2, [pc, #628]	; (8007650 <_dtoa_r+0x368>)
 80073dc:	031b      	lsls	r3, r3, #12
 80073de:	0b1b      	lsrs	r3, r3, #12
 80073e0:	431a      	orrs	r2, r3
 80073e2:	0011      	movs	r1, r2
 80073e4:	4b9b      	ldr	r3, [pc, #620]	; (8007654 <_dtoa_r+0x36c>)
 80073e6:	9418      	str	r4, [sp, #96]	; 0x60
 80073e8:	18f6      	adds	r6, r6, r3
 80073ea:	2200      	movs	r2, #0
 80073ec:	4b9a      	ldr	r3, [pc, #616]	; (8007658 <_dtoa_r+0x370>)
 80073ee:	f7fb fa01 	bl	80027f4 <__aeabi_dsub>
 80073f2:	4a9a      	ldr	r2, [pc, #616]	; (800765c <_dtoa_r+0x374>)
 80073f4:	4b9a      	ldr	r3, [pc, #616]	; (8007660 <_dtoa_r+0x378>)
 80073f6:	f7fa ff91 	bl	800231c <__aeabi_dmul>
 80073fa:	4a9a      	ldr	r2, [pc, #616]	; (8007664 <_dtoa_r+0x37c>)
 80073fc:	4b9a      	ldr	r3, [pc, #616]	; (8007668 <_dtoa_r+0x380>)
 80073fe:	f7fa f84f 	bl	80014a0 <__aeabi_dadd>
 8007402:	0004      	movs	r4, r0
 8007404:	0030      	movs	r0, r6
 8007406:	000d      	movs	r5, r1
 8007408:	f7fb fdda 	bl	8002fc0 <__aeabi_i2d>
 800740c:	4a97      	ldr	r2, [pc, #604]	; (800766c <_dtoa_r+0x384>)
 800740e:	4b98      	ldr	r3, [pc, #608]	; (8007670 <_dtoa_r+0x388>)
 8007410:	f7fa ff84 	bl	800231c <__aeabi_dmul>
 8007414:	0002      	movs	r2, r0
 8007416:	000b      	movs	r3, r1
 8007418:	0020      	movs	r0, r4
 800741a:	0029      	movs	r1, r5
 800741c:	f7fa f840 	bl	80014a0 <__aeabi_dadd>
 8007420:	0004      	movs	r4, r0
 8007422:	000d      	movs	r5, r1
 8007424:	f7fb fd96 	bl	8002f54 <__aeabi_d2iz>
 8007428:	2200      	movs	r2, #0
 800742a:	9002      	str	r0, [sp, #8]
 800742c:	2300      	movs	r3, #0
 800742e:	0020      	movs	r0, r4
 8007430:	0029      	movs	r1, r5
 8007432:	f7f9 f811 	bl	8000458 <__aeabi_dcmplt>
 8007436:	2800      	cmp	r0, #0
 8007438:	d00b      	beq.n	8007452 <_dtoa_r+0x16a>
 800743a:	9802      	ldr	r0, [sp, #8]
 800743c:	f7fb fdc0 	bl	8002fc0 <__aeabi_i2d>
 8007440:	002b      	movs	r3, r5
 8007442:	0022      	movs	r2, r4
 8007444:	f7f9 f802 	bl	800044c <__aeabi_dcmpeq>
 8007448:	4243      	negs	r3, r0
 800744a:	4158      	adcs	r0, r3
 800744c:	9b02      	ldr	r3, [sp, #8]
 800744e:	1a1b      	subs	r3, r3, r0
 8007450:	9302      	str	r3, [sp, #8]
 8007452:	2301      	movs	r3, #1
 8007454:	9316      	str	r3, [sp, #88]	; 0x58
 8007456:	9b02      	ldr	r3, [sp, #8]
 8007458:	2b16      	cmp	r3, #22
 800745a:	d80f      	bhi.n	800747c <_dtoa_r+0x194>
 800745c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800745e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007460:	00da      	lsls	r2, r3, #3
 8007462:	4b84      	ldr	r3, [pc, #528]	; (8007674 <_dtoa_r+0x38c>)
 8007464:	189b      	adds	r3, r3, r2
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f7f8 fff5 	bl	8000458 <__aeabi_dcmplt>
 800746e:	2800      	cmp	r0, #0
 8007470:	d049      	beq.n	8007506 <_dtoa_r+0x21e>
 8007472:	9b02      	ldr	r3, [sp, #8]
 8007474:	3b01      	subs	r3, #1
 8007476:	9302      	str	r3, [sp, #8]
 8007478:	2300      	movs	r3, #0
 800747a:	9316      	str	r3, [sp, #88]	; 0x58
 800747c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800747e:	1b9e      	subs	r6, r3, r6
 8007480:	2300      	movs	r3, #0
 8007482:	930a      	str	r3, [sp, #40]	; 0x28
 8007484:	0033      	movs	r3, r6
 8007486:	3b01      	subs	r3, #1
 8007488:	930d      	str	r3, [sp, #52]	; 0x34
 800748a:	d504      	bpl.n	8007496 <_dtoa_r+0x1ae>
 800748c:	2301      	movs	r3, #1
 800748e:	1b9b      	subs	r3, r3, r6
 8007490:	930a      	str	r3, [sp, #40]	; 0x28
 8007492:	2300      	movs	r3, #0
 8007494:	930d      	str	r3, [sp, #52]	; 0x34
 8007496:	9b02      	ldr	r3, [sp, #8]
 8007498:	2b00      	cmp	r3, #0
 800749a:	db36      	blt.n	800750a <_dtoa_r+0x222>
 800749c:	9a02      	ldr	r2, [sp, #8]
 800749e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074a0:	4694      	mov	ip, r2
 80074a2:	4463      	add	r3, ip
 80074a4:	930d      	str	r3, [sp, #52]	; 0x34
 80074a6:	2300      	movs	r3, #0
 80074a8:	9215      	str	r2, [sp, #84]	; 0x54
 80074aa:	930e      	str	r3, [sp, #56]	; 0x38
 80074ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074ae:	2401      	movs	r4, #1
 80074b0:	2b09      	cmp	r3, #9
 80074b2:	d864      	bhi.n	800757e <_dtoa_r+0x296>
 80074b4:	2b05      	cmp	r3, #5
 80074b6:	dd02      	ble.n	80074be <_dtoa_r+0x1d6>
 80074b8:	2400      	movs	r4, #0
 80074ba:	3b04      	subs	r3, #4
 80074bc:	9322      	str	r3, [sp, #136]	; 0x88
 80074be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074c0:	1e98      	subs	r0, r3, #2
 80074c2:	2803      	cmp	r0, #3
 80074c4:	d864      	bhi.n	8007590 <_dtoa_r+0x2a8>
 80074c6:	f7f8 fe27 	bl	8000118 <__gnu_thumb1_case_uqi>
 80074ca:	3829      	.short	0x3829
 80074cc:	5836      	.short	0x5836
 80074ce:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80074d0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80074d2:	189e      	adds	r6, r3, r2
 80074d4:	4b68      	ldr	r3, [pc, #416]	; (8007678 <_dtoa_r+0x390>)
 80074d6:	18f2      	adds	r2, r6, r3
 80074d8:	2a20      	cmp	r2, #32
 80074da:	dd0f      	ble.n	80074fc <_dtoa_r+0x214>
 80074dc:	2340      	movs	r3, #64	; 0x40
 80074de:	1a9b      	subs	r3, r3, r2
 80074e0:	409d      	lsls	r5, r3
 80074e2:	4b66      	ldr	r3, [pc, #408]	; (800767c <_dtoa_r+0x394>)
 80074e4:	9802      	ldr	r0, [sp, #8]
 80074e6:	18f3      	adds	r3, r6, r3
 80074e8:	40d8      	lsrs	r0, r3
 80074ea:	4328      	orrs	r0, r5
 80074ec:	f7fb fd98 	bl	8003020 <__aeabi_ui2d>
 80074f0:	2301      	movs	r3, #1
 80074f2:	4c63      	ldr	r4, [pc, #396]	; (8007680 <_dtoa_r+0x398>)
 80074f4:	3e01      	subs	r6, #1
 80074f6:	1909      	adds	r1, r1, r4
 80074f8:	9318      	str	r3, [sp, #96]	; 0x60
 80074fa:	e776      	b.n	80073ea <_dtoa_r+0x102>
 80074fc:	2320      	movs	r3, #32
 80074fe:	9802      	ldr	r0, [sp, #8]
 8007500:	1a9b      	subs	r3, r3, r2
 8007502:	4098      	lsls	r0, r3
 8007504:	e7f2      	b.n	80074ec <_dtoa_r+0x204>
 8007506:	9016      	str	r0, [sp, #88]	; 0x58
 8007508:	e7b8      	b.n	800747c <_dtoa_r+0x194>
 800750a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800750c:	9a02      	ldr	r2, [sp, #8]
 800750e:	1a9b      	subs	r3, r3, r2
 8007510:	930a      	str	r3, [sp, #40]	; 0x28
 8007512:	4253      	negs	r3, r2
 8007514:	930e      	str	r3, [sp, #56]	; 0x38
 8007516:	2300      	movs	r3, #0
 8007518:	9315      	str	r3, [sp, #84]	; 0x54
 800751a:	e7c7      	b.n	80074ac <_dtoa_r+0x1c4>
 800751c:	2300      	movs	r3, #0
 800751e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007520:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007522:	930c      	str	r3, [sp, #48]	; 0x30
 8007524:	9307      	str	r3, [sp, #28]
 8007526:	2b00      	cmp	r3, #0
 8007528:	dc13      	bgt.n	8007552 <_dtoa_r+0x26a>
 800752a:	2301      	movs	r3, #1
 800752c:	001a      	movs	r2, r3
 800752e:	930c      	str	r3, [sp, #48]	; 0x30
 8007530:	9307      	str	r3, [sp, #28]
 8007532:	9223      	str	r2, [sp, #140]	; 0x8c
 8007534:	e00d      	b.n	8007552 <_dtoa_r+0x26a>
 8007536:	2301      	movs	r3, #1
 8007538:	e7f1      	b.n	800751e <_dtoa_r+0x236>
 800753a:	2300      	movs	r3, #0
 800753c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800753e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007540:	4694      	mov	ip, r2
 8007542:	9b02      	ldr	r3, [sp, #8]
 8007544:	4463      	add	r3, ip
 8007546:	930c      	str	r3, [sp, #48]	; 0x30
 8007548:	3301      	adds	r3, #1
 800754a:	9307      	str	r3, [sp, #28]
 800754c:	2b00      	cmp	r3, #0
 800754e:	dc00      	bgt.n	8007552 <_dtoa_r+0x26a>
 8007550:	2301      	movs	r3, #1
 8007552:	2200      	movs	r2, #0
 8007554:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007556:	6042      	str	r2, [r0, #4]
 8007558:	3204      	adds	r2, #4
 800755a:	0015      	movs	r5, r2
 800755c:	3514      	adds	r5, #20
 800755e:	6841      	ldr	r1, [r0, #4]
 8007560:	429d      	cmp	r5, r3
 8007562:	d919      	bls.n	8007598 <_dtoa_r+0x2b0>
 8007564:	0038      	movs	r0, r7
 8007566:	f000 fe01 	bl	800816c <_Balloc>
 800756a:	9006      	str	r0, [sp, #24]
 800756c:	2800      	cmp	r0, #0
 800756e:	d117      	bne.n	80075a0 <_dtoa_r+0x2b8>
 8007570:	21d5      	movs	r1, #213	; 0xd5
 8007572:	0002      	movs	r2, r0
 8007574:	4b43      	ldr	r3, [pc, #268]	; (8007684 <_dtoa_r+0x39c>)
 8007576:	0049      	lsls	r1, r1, #1
 8007578:	e6cb      	b.n	8007312 <_dtoa_r+0x2a>
 800757a:	2301      	movs	r3, #1
 800757c:	e7de      	b.n	800753c <_dtoa_r+0x254>
 800757e:	2300      	movs	r3, #0
 8007580:	940f      	str	r4, [sp, #60]	; 0x3c
 8007582:	9322      	str	r3, [sp, #136]	; 0x88
 8007584:	3b01      	subs	r3, #1
 8007586:	930c      	str	r3, [sp, #48]	; 0x30
 8007588:	9307      	str	r3, [sp, #28]
 800758a:	2200      	movs	r2, #0
 800758c:	3313      	adds	r3, #19
 800758e:	e7d0      	b.n	8007532 <_dtoa_r+0x24a>
 8007590:	2301      	movs	r3, #1
 8007592:	930f      	str	r3, [sp, #60]	; 0x3c
 8007594:	3b02      	subs	r3, #2
 8007596:	e7f6      	b.n	8007586 <_dtoa_r+0x29e>
 8007598:	3101      	adds	r1, #1
 800759a:	6041      	str	r1, [r0, #4]
 800759c:	0052      	lsls	r2, r2, #1
 800759e:	e7dc      	b.n	800755a <_dtoa_r+0x272>
 80075a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a2:	9a06      	ldr	r2, [sp, #24]
 80075a4:	601a      	str	r2, [r3, #0]
 80075a6:	9b07      	ldr	r3, [sp, #28]
 80075a8:	2b0e      	cmp	r3, #14
 80075aa:	d900      	bls.n	80075ae <_dtoa_r+0x2c6>
 80075ac:	e0eb      	b.n	8007786 <_dtoa_r+0x49e>
 80075ae:	2c00      	cmp	r4, #0
 80075b0:	d100      	bne.n	80075b4 <_dtoa_r+0x2cc>
 80075b2:	e0e8      	b.n	8007786 <_dtoa_r+0x49e>
 80075b4:	9b02      	ldr	r3, [sp, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	dd68      	ble.n	800768c <_dtoa_r+0x3a4>
 80075ba:	001a      	movs	r2, r3
 80075bc:	210f      	movs	r1, #15
 80075be:	4b2d      	ldr	r3, [pc, #180]	; (8007674 <_dtoa_r+0x38c>)
 80075c0:	400a      	ands	r2, r1
 80075c2:	00d2      	lsls	r2, r2, #3
 80075c4:	189b      	adds	r3, r3, r2
 80075c6:	681d      	ldr	r5, [r3, #0]
 80075c8:	685e      	ldr	r6, [r3, #4]
 80075ca:	9b02      	ldr	r3, [sp, #8]
 80075cc:	111c      	asrs	r4, r3, #4
 80075ce:	2302      	movs	r3, #2
 80075d0:	9310      	str	r3, [sp, #64]	; 0x40
 80075d2:	9b02      	ldr	r3, [sp, #8]
 80075d4:	05db      	lsls	r3, r3, #23
 80075d6:	d50b      	bpl.n	80075f0 <_dtoa_r+0x308>
 80075d8:	4b2b      	ldr	r3, [pc, #172]	; (8007688 <_dtoa_r+0x3a0>)
 80075da:	400c      	ands	r4, r1
 80075dc:	6a1a      	ldr	r2, [r3, #32]
 80075de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80075e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80075e4:	f7fa fa98 	bl	8001b18 <__aeabi_ddiv>
 80075e8:	2303      	movs	r3, #3
 80075ea:	9008      	str	r0, [sp, #32]
 80075ec:	9109      	str	r1, [sp, #36]	; 0x24
 80075ee:	9310      	str	r3, [sp, #64]	; 0x40
 80075f0:	4b25      	ldr	r3, [pc, #148]	; (8007688 <_dtoa_r+0x3a0>)
 80075f2:	9314      	str	r3, [sp, #80]	; 0x50
 80075f4:	2c00      	cmp	r4, #0
 80075f6:	d108      	bne.n	800760a <_dtoa_r+0x322>
 80075f8:	9808      	ldr	r0, [sp, #32]
 80075fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075fc:	002a      	movs	r2, r5
 80075fe:	0033      	movs	r3, r6
 8007600:	f7fa fa8a 	bl	8001b18 <__aeabi_ddiv>
 8007604:	9008      	str	r0, [sp, #32]
 8007606:	9109      	str	r1, [sp, #36]	; 0x24
 8007608:	e05c      	b.n	80076c4 <_dtoa_r+0x3dc>
 800760a:	2301      	movs	r3, #1
 800760c:	421c      	tst	r4, r3
 800760e:	d00b      	beq.n	8007628 <_dtoa_r+0x340>
 8007610:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007612:	0028      	movs	r0, r5
 8007614:	3301      	adds	r3, #1
 8007616:	9310      	str	r3, [sp, #64]	; 0x40
 8007618:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800761a:	0031      	movs	r1, r6
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f7fa fe7c 	bl	800231c <__aeabi_dmul>
 8007624:	0005      	movs	r5, r0
 8007626:	000e      	movs	r6, r1
 8007628:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800762a:	1064      	asrs	r4, r4, #1
 800762c:	3308      	adds	r3, #8
 800762e:	e7e0      	b.n	80075f2 <_dtoa_r+0x30a>
 8007630:	08009c1d 	.word	0x08009c1d
 8007634:	08009c34 	.word	0x08009c34
 8007638:	7ff00000 	.word	0x7ff00000
 800763c:	0000270f 	.word	0x0000270f
 8007640:	08009c19 	.word	0x08009c19
 8007644:	08009c1c 	.word	0x08009c1c
 8007648:	08009bec 	.word	0x08009bec
 800764c:	08009bed 	.word	0x08009bed
 8007650:	3ff00000 	.word	0x3ff00000
 8007654:	fffffc01 	.word	0xfffffc01
 8007658:	3ff80000 	.word	0x3ff80000
 800765c:	636f4361 	.word	0x636f4361
 8007660:	3fd287a7 	.word	0x3fd287a7
 8007664:	8b60c8b3 	.word	0x8b60c8b3
 8007668:	3fc68a28 	.word	0x3fc68a28
 800766c:	509f79fb 	.word	0x509f79fb
 8007670:	3fd34413 	.word	0x3fd34413
 8007674:	08009d88 	.word	0x08009d88
 8007678:	00000432 	.word	0x00000432
 800767c:	00000412 	.word	0x00000412
 8007680:	fe100000 	.word	0xfe100000
 8007684:	08009c8f 	.word	0x08009c8f
 8007688:	08009d60 	.word	0x08009d60
 800768c:	2302      	movs	r3, #2
 800768e:	9310      	str	r3, [sp, #64]	; 0x40
 8007690:	9b02      	ldr	r3, [sp, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d016      	beq.n	80076c4 <_dtoa_r+0x3dc>
 8007696:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007698:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800769a:	425c      	negs	r4, r3
 800769c:	230f      	movs	r3, #15
 800769e:	4ab6      	ldr	r2, [pc, #728]	; (8007978 <_dtoa_r+0x690>)
 80076a0:	4023      	ands	r3, r4
 80076a2:	00db      	lsls	r3, r3, #3
 80076a4:	18d3      	adds	r3, r2, r3
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	f7fa fe37 	bl	800231c <__aeabi_dmul>
 80076ae:	2601      	movs	r6, #1
 80076b0:	2300      	movs	r3, #0
 80076b2:	9008      	str	r0, [sp, #32]
 80076b4:	9109      	str	r1, [sp, #36]	; 0x24
 80076b6:	4db1      	ldr	r5, [pc, #708]	; (800797c <_dtoa_r+0x694>)
 80076b8:	1124      	asrs	r4, r4, #4
 80076ba:	2c00      	cmp	r4, #0
 80076bc:	d000      	beq.n	80076c0 <_dtoa_r+0x3d8>
 80076be:	e094      	b.n	80077ea <_dtoa_r+0x502>
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d19f      	bne.n	8007604 <_dtoa_r+0x31c>
 80076c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d100      	bne.n	80076cc <_dtoa_r+0x3e4>
 80076ca:	e09b      	b.n	8007804 <_dtoa_r+0x51c>
 80076cc:	9c08      	ldr	r4, [sp, #32]
 80076ce:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80076d0:	2200      	movs	r2, #0
 80076d2:	0020      	movs	r0, r4
 80076d4:	0029      	movs	r1, r5
 80076d6:	4baa      	ldr	r3, [pc, #680]	; (8007980 <_dtoa_r+0x698>)
 80076d8:	f7f8 febe 	bl	8000458 <__aeabi_dcmplt>
 80076dc:	2800      	cmp	r0, #0
 80076de:	d100      	bne.n	80076e2 <_dtoa_r+0x3fa>
 80076e0:	e090      	b.n	8007804 <_dtoa_r+0x51c>
 80076e2:	9b07      	ldr	r3, [sp, #28]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d100      	bne.n	80076ea <_dtoa_r+0x402>
 80076e8:	e08c      	b.n	8007804 <_dtoa_r+0x51c>
 80076ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dd46      	ble.n	800777e <_dtoa_r+0x496>
 80076f0:	9b02      	ldr	r3, [sp, #8]
 80076f2:	2200      	movs	r2, #0
 80076f4:	0020      	movs	r0, r4
 80076f6:	0029      	movs	r1, r5
 80076f8:	1e5e      	subs	r6, r3, #1
 80076fa:	4ba2      	ldr	r3, [pc, #648]	; (8007984 <_dtoa_r+0x69c>)
 80076fc:	f7fa fe0e 	bl	800231c <__aeabi_dmul>
 8007700:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007702:	9008      	str	r0, [sp, #32]
 8007704:	9109      	str	r1, [sp, #36]	; 0x24
 8007706:	3301      	adds	r3, #1
 8007708:	9310      	str	r3, [sp, #64]	; 0x40
 800770a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800770c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800770e:	9c08      	ldr	r4, [sp, #32]
 8007710:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007712:	9314      	str	r3, [sp, #80]	; 0x50
 8007714:	f7fb fc54 	bl	8002fc0 <__aeabi_i2d>
 8007718:	0022      	movs	r2, r4
 800771a:	002b      	movs	r3, r5
 800771c:	f7fa fdfe 	bl	800231c <__aeabi_dmul>
 8007720:	2200      	movs	r2, #0
 8007722:	4b99      	ldr	r3, [pc, #612]	; (8007988 <_dtoa_r+0x6a0>)
 8007724:	f7f9 febc 	bl	80014a0 <__aeabi_dadd>
 8007728:	9010      	str	r0, [sp, #64]	; 0x40
 800772a:	9111      	str	r1, [sp, #68]	; 0x44
 800772c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800772e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007730:	9208      	str	r2, [sp, #32]
 8007732:	9309      	str	r3, [sp, #36]	; 0x24
 8007734:	4a95      	ldr	r2, [pc, #596]	; (800798c <_dtoa_r+0x6a4>)
 8007736:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007738:	4694      	mov	ip, r2
 800773a:	4463      	add	r3, ip
 800773c:	9317      	str	r3, [sp, #92]	; 0x5c
 800773e:	9309      	str	r3, [sp, #36]	; 0x24
 8007740:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007742:	2b00      	cmp	r3, #0
 8007744:	d161      	bne.n	800780a <_dtoa_r+0x522>
 8007746:	2200      	movs	r2, #0
 8007748:	0020      	movs	r0, r4
 800774a:	0029      	movs	r1, r5
 800774c:	4b90      	ldr	r3, [pc, #576]	; (8007990 <_dtoa_r+0x6a8>)
 800774e:	f7fb f851 	bl	80027f4 <__aeabi_dsub>
 8007752:	9a08      	ldr	r2, [sp, #32]
 8007754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007756:	0004      	movs	r4, r0
 8007758:	000d      	movs	r5, r1
 800775a:	f7f8 fe91 	bl	8000480 <__aeabi_dcmpgt>
 800775e:	2800      	cmp	r0, #0
 8007760:	d000      	beq.n	8007764 <_dtoa_r+0x47c>
 8007762:	e2af      	b.n	8007cc4 <_dtoa_r+0x9dc>
 8007764:	488b      	ldr	r0, [pc, #556]	; (8007994 <_dtoa_r+0x6ac>)
 8007766:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007768:	4684      	mov	ip, r0
 800776a:	4461      	add	r1, ip
 800776c:	000b      	movs	r3, r1
 800776e:	0020      	movs	r0, r4
 8007770:	0029      	movs	r1, r5
 8007772:	9a08      	ldr	r2, [sp, #32]
 8007774:	f7f8 fe70 	bl	8000458 <__aeabi_dcmplt>
 8007778:	2800      	cmp	r0, #0
 800777a:	d000      	beq.n	800777e <_dtoa_r+0x496>
 800777c:	e29f      	b.n	8007cbe <_dtoa_r+0x9d6>
 800777e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007780:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8007782:	9308      	str	r3, [sp, #32]
 8007784:	9409      	str	r4, [sp, #36]	; 0x24
 8007786:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007788:	2b00      	cmp	r3, #0
 800778a:	da00      	bge.n	800778e <_dtoa_r+0x4a6>
 800778c:	e172      	b.n	8007a74 <_dtoa_r+0x78c>
 800778e:	9a02      	ldr	r2, [sp, #8]
 8007790:	2a0e      	cmp	r2, #14
 8007792:	dd00      	ble.n	8007796 <_dtoa_r+0x4ae>
 8007794:	e16e      	b.n	8007a74 <_dtoa_r+0x78c>
 8007796:	4b78      	ldr	r3, [pc, #480]	; (8007978 <_dtoa_r+0x690>)
 8007798:	00d2      	lsls	r2, r2, #3
 800779a:	189b      	adds	r3, r3, r2
 800779c:	685c      	ldr	r4, [r3, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	930a      	str	r3, [sp, #40]	; 0x28
 80077a2:	940b      	str	r4, [sp, #44]	; 0x2c
 80077a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	db00      	blt.n	80077ac <_dtoa_r+0x4c4>
 80077aa:	e0f7      	b.n	800799c <_dtoa_r+0x6b4>
 80077ac:	9b07      	ldr	r3, [sp, #28]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	dd00      	ble.n	80077b4 <_dtoa_r+0x4cc>
 80077b2:	e0f3      	b.n	800799c <_dtoa_r+0x6b4>
 80077b4:	d000      	beq.n	80077b8 <_dtoa_r+0x4d0>
 80077b6:	e282      	b.n	8007cbe <_dtoa_r+0x9d6>
 80077b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80077ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077bc:	2200      	movs	r2, #0
 80077be:	4b74      	ldr	r3, [pc, #464]	; (8007990 <_dtoa_r+0x6a8>)
 80077c0:	f7fa fdac 	bl	800231c <__aeabi_dmul>
 80077c4:	9a08      	ldr	r2, [sp, #32]
 80077c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c8:	f7f8 fe64 	bl	8000494 <__aeabi_dcmpge>
 80077cc:	9e07      	ldr	r6, [sp, #28]
 80077ce:	0035      	movs	r5, r6
 80077d0:	2800      	cmp	r0, #0
 80077d2:	d000      	beq.n	80077d6 <_dtoa_r+0x4ee>
 80077d4:	e259      	b.n	8007c8a <_dtoa_r+0x9a2>
 80077d6:	9b06      	ldr	r3, [sp, #24]
 80077d8:	9a06      	ldr	r2, [sp, #24]
 80077da:	3301      	adds	r3, #1
 80077dc:	9308      	str	r3, [sp, #32]
 80077de:	2331      	movs	r3, #49	; 0x31
 80077e0:	7013      	strb	r3, [r2, #0]
 80077e2:	9b02      	ldr	r3, [sp, #8]
 80077e4:	3301      	adds	r3, #1
 80077e6:	9302      	str	r3, [sp, #8]
 80077e8:	e254      	b.n	8007c94 <_dtoa_r+0x9ac>
 80077ea:	4234      	tst	r4, r6
 80077ec:	d007      	beq.n	80077fe <_dtoa_r+0x516>
 80077ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077f0:	3301      	adds	r3, #1
 80077f2:	9310      	str	r3, [sp, #64]	; 0x40
 80077f4:	682a      	ldr	r2, [r5, #0]
 80077f6:	686b      	ldr	r3, [r5, #4]
 80077f8:	f7fa fd90 	bl	800231c <__aeabi_dmul>
 80077fc:	0033      	movs	r3, r6
 80077fe:	1064      	asrs	r4, r4, #1
 8007800:	3508      	adds	r5, #8
 8007802:	e75a      	b.n	80076ba <_dtoa_r+0x3d2>
 8007804:	9e02      	ldr	r6, [sp, #8]
 8007806:	9b07      	ldr	r3, [sp, #28]
 8007808:	e780      	b.n	800770c <_dtoa_r+0x424>
 800780a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800780c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800780e:	1e5a      	subs	r2, r3, #1
 8007810:	4b59      	ldr	r3, [pc, #356]	; (8007978 <_dtoa_r+0x690>)
 8007812:	00d2      	lsls	r2, r2, #3
 8007814:	189b      	adds	r3, r3, r2
 8007816:	681a      	ldr	r2, [r3, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	2900      	cmp	r1, #0
 800781c:	d051      	beq.n	80078c2 <_dtoa_r+0x5da>
 800781e:	2000      	movs	r0, #0
 8007820:	495d      	ldr	r1, [pc, #372]	; (8007998 <_dtoa_r+0x6b0>)
 8007822:	f7fa f979 	bl	8001b18 <__aeabi_ddiv>
 8007826:	9a08      	ldr	r2, [sp, #32]
 8007828:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800782a:	f7fa ffe3 	bl	80027f4 <__aeabi_dsub>
 800782e:	9a06      	ldr	r2, [sp, #24]
 8007830:	9b06      	ldr	r3, [sp, #24]
 8007832:	4694      	mov	ip, r2
 8007834:	9317      	str	r3, [sp, #92]	; 0x5c
 8007836:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007838:	9010      	str	r0, [sp, #64]	; 0x40
 800783a:	9111      	str	r1, [sp, #68]	; 0x44
 800783c:	4463      	add	r3, ip
 800783e:	9319      	str	r3, [sp, #100]	; 0x64
 8007840:	0029      	movs	r1, r5
 8007842:	0020      	movs	r0, r4
 8007844:	f7fb fb86 	bl	8002f54 <__aeabi_d2iz>
 8007848:	9014      	str	r0, [sp, #80]	; 0x50
 800784a:	f7fb fbb9 	bl	8002fc0 <__aeabi_i2d>
 800784e:	0002      	movs	r2, r0
 8007850:	000b      	movs	r3, r1
 8007852:	0020      	movs	r0, r4
 8007854:	0029      	movs	r1, r5
 8007856:	f7fa ffcd 	bl	80027f4 <__aeabi_dsub>
 800785a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800785c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800785e:	3301      	adds	r3, #1
 8007860:	9308      	str	r3, [sp, #32]
 8007862:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007864:	0004      	movs	r4, r0
 8007866:	3330      	adds	r3, #48	; 0x30
 8007868:	7013      	strb	r3, [r2, #0]
 800786a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800786c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800786e:	000d      	movs	r5, r1
 8007870:	f7f8 fdf2 	bl	8000458 <__aeabi_dcmplt>
 8007874:	2800      	cmp	r0, #0
 8007876:	d175      	bne.n	8007964 <_dtoa_r+0x67c>
 8007878:	0022      	movs	r2, r4
 800787a:	002b      	movs	r3, r5
 800787c:	2000      	movs	r0, #0
 800787e:	4940      	ldr	r1, [pc, #256]	; (8007980 <_dtoa_r+0x698>)
 8007880:	f7fa ffb8 	bl	80027f4 <__aeabi_dsub>
 8007884:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007886:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007888:	f7f8 fde6 	bl	8000458 <__aeabi_dcmplt>
 800788c:	2800      	cmp	r0, #0
 800788e:	d000      	beq.n	8007892 <_dtoa_r+0x5aa>
 8007890:	e0d2      	b.n	8007a38 <_dtoa_r+0x750>
 8007892:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007894:	9a08      	ldr	r2, [sp, #32]
 8007896:	4293      	cmp	r3, r2
 8007898:	d100      	bne.n	800789c <_dtoa_r+0x5b4>
 800789a:	e770      	b.n	800777e <_dtoa_r+0x496>
 800789c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800789e:	9911      	ldr	r1, [sp, #68]	; 0x44
 80078a0:	2200      	movs	r2, #0
 80078a2:	4b38      	ldr	r3, [pc, #224]	; (8007984 <_dtoa_r+0x69c>)
 80078a4:	f7fa fd3a 	bl	800231c <__aeabi_dmul>
 80078a8:	4b36      	ldr	r3, [pc, #216]	; (8007984 <_dtoa_r+0x69c>)
 80078aa:	9010      	str	r0, [sp, #64]	; 0x40
 80078ac:	9111      	str	r1, [sp, #68]	; 0x44
 80078ae:	2200      	movs	r2, #0
 80078b0:	0020      	movs	r0, r4
 80078b2:	0029      	movs	r1, r5
 80078b4:	f7fa fd32 	bl	800231c <__aeabi_dmul>
 80078b8:	9b08      	ldr	r3, [sp, #32]
 80078ba:	0004      	movs	r4, r0
 80078bc:	000d      	movs	r5, r1
 80078be:	9317      	str	r3, [sp, #92]	; 0x5c
 80078c0:	e7be      	b.n	8007840 <_dtoa_r+0x558>
 80078c2:	9808      	ldr	r0, [sp, #32]
 80078c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078c6:	f7fa fd29 	bl	800231c <__aeabi_dmul>
 80078ca:	9a06      	ldr	r2, [sp, #24]
 80078cc:	9b06      	ldr	r3, [sp, #24]
 80078ce:	4694      	mov	ip, r2
 80078d0:	9308      	str	r3, [sp, #32]
 80078d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80078d4:	9010      	str	r0, [sp, #64]	; 0x40
 80078d6:	9111      	str	r1, [sp, #68]	; 0x44
 80078d8:	4463      	add	r3, ip
 80078da:	9319      	str	r3, [sp, #100]	; 0x64
 80078dc:	0029      	movs	r1, r5
 80078de:	0020      	movs	r0, r4
 80078e0:	f7fb fb38 	bl	8002f54 <__aeabi_d2iz>
 80078e4:	9017      	str	r0, [sp, #92]	; 0x5c
 80078e6:	f7fb fb6b 	bl	8002fc0 <__aeabi_i2d>
 80078ea:	0002      	movs	r2, r0
 80078ec:	000b      	movs	r3, r1
 80078ee:	0020      	movs	r0, r4
 80078f0:	0029      	movs	r1, r5
 80078f2:	f7fa ff7f 	bl	80027f4 <__aeabi_dsub>
 80078f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078f8:	9a08      	ldr	r2, [sp, #32]
 80078fa:	3330      	adds	r3, #48	; 0x30
 80078fc:	7013      	strb	r3, [r2, #0]
 80078fe:	0013      	movs	r3, r2
 8007900:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007902:	3301      	adds	r3, #1
 8007904:	0004      	movs	r4, r0
 8007906:	000d      	movs	r5, r1
 8007908:	9308      	str	r3, [sp, #32]
 800790a:	4293      	cmp	r3, r2
 800790c:	d12c      	bne.n	8007968 <_dtoa_r+0x680>
 800790e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007910:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007912:	9a06      	ldr	r2, [sp, #24]
 8007914:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007916:	4694      	mov	ip, r2
 8007918:	4463      	add	r3, ip
 800791a:	2200      	movs	r2, #0
 800791c:	9308      	str	r3, [sp, #32]
 800791e:	4b1e      	ldr	r3, [pc, #120]	; (8007998 <_dtoa_r+0x6b0>)
 8007920:	f7f9 fdbe 	bl	80014a0 <__aeabi_dadd>
 8007924:	0002      	movs	r2, r0
 8007926:	000b      	movs	r3, r1
 8007928:	0020      	movs	r0, r4
 800792a:	0029      	movs	r1, r5
 800792c:	f7f8 fda8 	bl	8000480 <__aeabi_dcmpgt>
 8007930:	2800      	cmp	r0, #0
 8007932:	d000      	beq.n	8007936 <_dtoa_r+0x64e>
 8007934:	e080      	b.n	8007a38 <_dtoa_r+0x750>
 8007936:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007938:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800793a:	2000      	movs	r0, #0
 800793c:	4916      	ldr	r1, [pc, #88]	; (8007998 <_dtoa_r+0x6b0>)
 800793e:	f7fa ff59 	bl	80027f4 <__aeabi_dsub>
 8007942:	0002      	movs	r2, r0
 8007944:	000b      	movs	r3, r1
 8007946:	0020      	movs	r0, r4
 8007948:	0029      	movs	r1, r5
 800794a:	f7f8 fd85 	bl	8000458 <__aeabi_dcmplt>
 800794e:	2800      	cmp	r0, #0
 8007950:	d100      	bne.n	8007954 <_dtoa_r+0x66c>
 8007952:	e714      	b.n	800777e <_dtoa_r+0x496>
 8007954:	9b08      	ldr	r3, [sp, #32]
 8007956:	001a      	movs	r2, r3
 8007958:	3a01      	subs	r2, #1
 800795a:	9208      	str	r2, [sp, #32]
 800795c:	7812      	ldrb	r2, [r2, #0]
 800795e:	2a30      	cmp	r2, #48	; 0x30
 8007960:	d0f8      	beq.n	8007954 <_dtoa_r+0x66c>
 8007962:	9308      	str	r3, [sp, #32]
 8007964:	9602      	str	r6, [sp, #8]
 8007966:	e055      	b.n	8007a14 <_dtoa_r+0x72c>
 8007968:	2200      	movs	r2, #0
 800796a:	4b06      	ldr	r3, [pc, #24]	; (8007984 <_dtoa_r+0x69c>)
 800796c:	f7fa fcd6 	bl	800231c <__aeabi_dmul>
 8007970:	0004      	movs	r4, r0
 8007972:	000d      	movs	r5, r1
 8007974:	e7b2      	b.n	80078dc <_dtoa_r+0x5f4>
 8007976:	46c0      	nop			; (mov r8, r8)
 8007978:	08009d88 	.word	0x08009d88
 800797c:	08009d60 	.word	0x08009d60
 8007980:	3ff00000 	.word	0x3ff00000
 8007984:	40240000 	.word	0x40240000
 8007988:	401c0000 	.word	0x401c0000
 800798c:	fcc00000 	.word	0xfcc00000
 8007990:	40140000 	.word	0x40140000
 8007994:	7cc00000 	.word	0x7cc00000
 8007998:	3fe00000 	.word	0x3fe00000
 800799c:	9b07      	ldr	r3, [sp, #28]
 800799e:	9e06      	ldr	r6, [sp, #24]
 80079a0:	3b01      	subs	r3, #1
 80079a2:	199b      	adds	r3, r3, r6
 80079a4:	930c      	str	r3, [sp, #48]	; 0x30
 80079a6:	9c08      	ldr	r4, [sp, #32]
 80079a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80079aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ae:	0020      	movs	r0, r4
 80079b0:	0029      	movs	r1, r5
 80079b2:	f7fa f8b1 	bl	8001b18 <__aeabi_ddiv>
 80079b6:	f7fb facd 	bl	8002f54 <__aeabi_d2iz>
 80079ba:	9007      	str	r0, [sp, #28]
 80079bc:	f7fb fb00 	bl	8002fc0 <__aeabi_i2d>
 80079c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079c4:	f7fa fcaa 	bl	800231c <__aeabi_dmul>
 80079c8:	0002      	movs	r2, r0
 80079ca:	000b      	movs	r3, r1
 80079cc:	0020      	movs	r0, r4
 80079ce:	0029      	movs	r1, r5
 80079d0:	f7fa ff10 	bl	80027f4 <__aeabi_dsub>
 80079d4:	0033      	movs	r3, r6
 80079d6:	9a07      	ldr	r2, [sp, #28]
 80079d8:	3601      	adds	r6, #1
 80079da:	3230      	adds	r2, #48	; 0x30
 80079dc:	701a      	strb	r2, [r3, #0]
 80079de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079e0:	9608      	str	r6, [sp, #32]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d139      	bne.n	8007a5a <_dtoa_r+0x772>
 80079e6:	0002      	movs	r2, r0
 80079e8:	000b      	movs	r3, r1
 80079ea:	f7f9 fd59 	bl	80014a0 <__aeabi_dadd>
 80079ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079f2:	0004      	movs	r4, r0
 80079f4:	000d      	movs	r5, r1
 80079f6:	f7f8 fd43 	bl	8000480 <__aeabi_dcmpgt>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d11b      	bne.n	8007a36 <_dtoa_r+0x74e>
 80079fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a02:	0020      	movs	r0, r4
 8007a04:	0029      	movs	r1, r5
 8007a06:	f7f8 fd21 	bl	800044c <__aeabi_dcmpeq>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d002      	beq.n	8007a14 <_dtoa_r+0x72c>
 8007a0e:	9b07      	ldr	r3, [sp, #28]
 8007a10:	07db      	lsls	r3, r3, #31
 8007a12:	d410      	bmi.n	8007a36 <_dtoa_r+0x74e>
 8007a14:	0038      	movs	r0, r7
 8007a16:	9905      	ldr	r1, [sp, #20]
 8007a18:	f000 fbec 	bl	80081f4 <_Bfree>
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	9a08      	ldr	r2, [sp, #32]
 8007a20:	9802      	ldr	r0, [sp, #8]
 8007a22:	7013      	strb	r3, [r2, #0]
 8007a24:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007a26:	3001      	adds	r0, #1
 8007a28:	6018      	str	r0, [r3, #0]
 8007a2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d100      	bne.n	8007a32 <_dtoa_r+0x74a>
 8007a30:	e4a6      	b.n	8007380 <_dtoa_r+0x98>
 8007a32:	601a      	str	r2, [r3, #0]
 8007a34:	e4a4      	b.n	8007380 <_dtoa_r+0x98>
 8007a36:	9e02      	ldr	r6, [sp, #8]
 8007a38:	9b08      	ldr	r3, [sp, #32]
 8007a3a:	9308      	str	r3, [sp, #32]
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	781a      	ldrb	r2, [r3, #0]
 8007a40:	2a39      	cmp	r2, #57	; 0x39
 8007a42:	d106      	bne.n	8007a52 <_dtoa_r+0x76a>
 8007a44:	9a06      	ldr	r2, [sp, #24]
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d1f7      	bne.n	8007a3a <_dtoa_r+0x752>
 8007a4a:	2230      	movs	r2, #48	; 0x30
 8007a4c:	9906      	ldr	r1, [sp, #24]
 8007a4e:	3601      	adds	r6, #1
 8007a50:	700a      	strb	r2, [r1, #0]
 8007a52:	781a      	ldrb	r2, [r3, #0]
 8007a54:	3201      	adds	r2, #1
 8007a56:	701a      	strb	r2, [r3, #0]
 8007a58:	e784      	b.n	8007964 <_dtoa_r+0x67c>
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	4baa      	ldr	r3, [pc, #680]	; (8007d08 <_dtoa_r+0xa20>)
 8007a5e:	f7fa fc5d 	bl	800231c <__aeabi_dmul>
 8007a62:	2200      	movs	r2, #0
 8007a64:	2300      	movs	r3, #0
 8007a66:	0004      	movs	r4, r0
 8007a68:	000d      	movs	r5, r1
 8007a6a:	f7f8 fcef 	bl	800044c <__aeabi_dcmpeq>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	d09b      	beq.n	80079aa <_dtoa_r+0x6c2>
 8007a72:	e7cf      	b.n	8007a14 <_dtoa_r+0x72c>
 8007a74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007a76:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007a78:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007a7a:	2d00      	cmp	r5, #0
 8007a7c:	d012      	beq.n	8007aa4 <_dtoa_r+0x7bc>
 8007a7e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007a80:	2a01      	cmp	r2, #1
 8007a82:	dc66      	bgt.n	8007b52 <_dtoa_r+0x86a>
 8007a84:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a86:	2a00      	cmp	r2, #0
 8007a88:	d05d      	beq.n	8007b46 <_dtoa_r+0x85e>
 8007a8a:	4aa0      	ldr	r2, [pc, #640]	; (8007d0c <_dtoa_r+0xa24>)
 8007a8c:	189b      	adds	r3, r3, r2
 8007a8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a90:	2101      	movs	r1, #1
 8007a92:	18d2      	adds	r2, r2, r3
 8007a94:	920a      	str	r2, [sp, #40]	; 0x28
 8007a96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a98:	0038      	movs	r0, r7
 8007a9a:	18d3      	adds	r3, r2, r3
 8007a9c:	930d      	str	r3, [sp, #52]	; 0x34
 8007a9e:	f000 fc59 	bl	8008354 <__i2b>
 8007aa2:	0005      	movs	r5, r0
 8007aa4:	2c00      	cmp	r4, #0
 8007aa6:	dd0e      	ble.n	8007ac6 <_dtoa_r+0x7de>
 8007aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	dd0b      	ble.n	8007ac6 <_dtoa_r+0x7de>
 8007aae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ab0:	0023      	movs	r3, r4
 8007ab2:	4294      	cmp	r4, r2
 8007ab4:	dd00      	ble.n	8007ab8 <_dtoa_r+0x7d0>
 8007ab6:	0013      	movs	r3, r2
 8007ab8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aba:	1ae4      	subs	r4, r4, r3
 8007abc:	1ad2      	subs	r2, r2, r3
 8007abe:	920a      	str	r2, [sp, #40]	; 0x28
 8007ac0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	930d      	str	r3, [sp, #52]	; 0x34
 8007ac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d01f      	beq.n	8007b0c <_dtoa_r+0x824>
 8007acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d054      	beq.n	8007b7c <_dtoa_r+0x894>
 8007ad2:	2e00      	cmp	r6, #0
 8007ad4:	dd11      	ble.n	8007afa <_dtoa_r+0x812>
 8007ad6:	0029      	movs	r1, r5
 8007ad8:	0032      	movs	r2, r6
 8007ada:	0038      	movs	r0, r7
 8007adc:	f000 fd00 	bl	80084e0 <__pow5mult>
 8007ae0:	9a05      	ldr	r2, [sp, #20]
 8007ae2:	0001      	movs	r1, r0
 8007ae4:	0005      	movs	r5, r0
 8007ae6:	0038      	movs	r0, r7
 8007ae8:	f000 fc4a 	bl	8008380 <__multiply>
 8007aec:	9905      	ldr	r1, [sp, #20]
 8007aee:	9014      	str	r0, [sp, #80]	; 0x50
 8007af0:	0038      	movs	r0, r7
 8007af2:	f000 fb7f 	bl	80081f4 <_Bfree>
 8007af6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007af8:	9305      	str	r3, [sp, #20]
 8007afa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007afc:	1b9a      	subs	r2, r3, r6
 8007afe:	42b3      	cmp	r3, r6
 8007b00:	d004      	beq.n	8007b0c <_dtoa_r+0x824>
 8007b02:	0038      	movs	r0, r7
 8007b04:	9905      	ldr	r1, [sp, #20]
 8007b06:	f000 fceb 	bl	80084e0 <__pow5mult>
 8007b0a:	9005      	str	r0, [sp, #20]
 8007b0c:	2101      	movs	r1, #1
 8007b0e:	0038      	movs	r0, r7
 8007b10:	f000 fc20 	bl	8008354 <__i2b>
 8007b14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b16:	0006      	movs	r6, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	dd31      	ble.n	8007b80 <_dtoa_r+0x898>
 8007b1c:	001a      	movs	r2, r3
 8007b1e:	0001      	movs	r1, r0
 8007b20:	0038      	movs	r0, r7
 8007b22:	f000 fcdd 	bl	80084e0 <__pow5mult>
 8007b26:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b28:	0006      	movs	r6, r0
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	dd2d      	ble.n	8007b8a <_dtoa_r+0x8a2>
 8007b2e:	2300      	movs	r3, #0
 8007b30:	930e      	str	r3, [sp, #56]	; 0x38
 8007b32:	6933      	ldr	r3, [r6, #16]
 8007b34:	3303      	adds	r3, #3
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	18f3      	adds	r3, r6, r3
 8007b3a:	6858      	ldr	r0, [r3, #4]
 8007b3c:	f000 fbc2 	bl	80082c4 <__hi0bits>
 8007b40:	2320      	movs	r3, #32
 8007b42:	1a18      	subs	r0, r3, r0
 8007b44:	e039      	b.n	8007bba <_dtoa_r+0x8d2>
 8007b46:	2336      	movs	r3, #54	; 0x36
 8007b48:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007b4a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007b4c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b4e:	1a9b      	subs	r3, r3, r2
 8007b50:	e79d      	b.n	8007a8e <_dtoa_r+0x7a6>
 8007b52:	9b07      	ldr	r3, [sp, #28]
 8007b54:	1e5e      	subs	r6, r3, #1
 8007b56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b58:	42b3      	cmp	r3, r6
 8007b5a:	db07      	blt.n	8007b6c <_dtoa_r+0x884>
 8007b5c:	1b9e      	subs	r6, r3, r6
 8007b5e:	9b07      	ldr	r3, [sp, #28]
 8007b60:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	da93      	bge.n	8007a8e <_dtoa_r+0x7a6>
 8007b66:	1ae4      	subs	r4, r4, r3
 8007b68:	2300      	movs	r3, #0
 8007b6a:	e790      	b.n	8007a8e <_dtoa_r+0x7a6>
 8007b6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b70:	1af3      	subs	r3, r6, r3
 8007b72:	18d3      	adds	r3, r2, r3
 8007b74:	960e      	str	r6, [sp, #56]	; 0x38
 8007b76:	9315      	str	r3, [sp, #84]	; 0x54
 8007b78:	2600      	movs	r6, #0
 8007b7a:	e7f0      	b.n	8007b5e <_dtoa_r+0x876>
 8007b7c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b7e:	e7c0      	b.n	8007b02 <_dtoa_r+0x81a>
 8007b80:	2300      	movs	r3, #0
 8007b82:	930e      	str	r3, [sp, #56]	; 0x38
 8007b84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	dc13      	bgt.n	8007bb2 <_dtoa_r+0x8ca>
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b8e:	9b08      	ldr	r3, [sp, #32]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10e      	bne.n	8007bb2 <_dtoa_r+0x8ca>
 8007b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b96:	031b      	lsls	r3, r3, #12
 8007b98:	d10b      	bne.n	8007bb2 <_dtoa_r+0x8ca>
 8007b9a:	4b5d      	ldr	r3, [pc, #372]	; (8007d10 <_dtoa_r+0xa28>)
 8007b9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b9e:	4213      	tst	r3, r2
 8007ba0:	d007      	beq.n	8007bb2 <_dtoa_r+0x8ca>
 8007ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ba8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007baa:	3301      	adds	r3, #1
 8007bac:	930d      	str	r3, [sp, #52]	; 0x34
 8007bae:	2301      	movs	r3, #1
 8007bb0:	930e      	str	r3, [sp, #56]	; 0x38
 8007bb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bb4:	2001      	movs	r0, #1
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1bb      	bne.n	8007b32 <_dtoa_r+0x84a>
 8007bba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bbc:	221f      	movs	r2, #31
 8007bbe:	1818      	adds	r0, r3, r0
 8007bc0:	0003      	movs	r3, r0
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	4210      	tst	r0, r2
 8007bc6:	d046      	beq.n	8007c56 <_dtoa_r+0x96e>
 8007bc8:	3201      	adds	r2, #1
 8007bca:	1ad2      	subs	r2, r2, r3
 8007bcc:	2a04      	cmp	r2, #4
 8007bce:	dd3f      	ble.n	8007c50 <_dtoa_r+0x968>
 8007bd0:	221c      	movs	r2, #28
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bd6:	18e4      	adds	r4, r4, r3
 8007bd8:	18d2      	adds	r2, r2, r3
 8007bda:	920a      	str	r2, [sp, #40]	; 0x28
 8007bdc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bde:	18d3      	adds	r3, r2, r3
 8007be0:	930d      	str	r3, [sp, #52]	; 0x34
 8007be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	dd05      	ble.n	8007bf4 <_dtoa_r+0x90c>
 8007be8:	001a      	movs	r2, r3
 8007bea:	0038      	movs	r0, r7
 8007bec:	9905      	ldr	r1, [sp, #20]
 8007bee:	f000 fcd3 	bl	8008598 <__lshift>
 8007bf2:	9005      	str	r0, [sp, #20]
 8007bf4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	dd05      	ble.n	8007c06 <_dtoa_r+0x91e>
 8007bfa:	0031      	movs	r1, r6
 8007bfc:	001a      	movs	r2, r3
 8007bfe:	0038      	movs	r0, r7
 8007c00:	f000 fcca 	bl	8008598 <__lshift>
 8007c04:	0006      	movs	r6, r0
 8007c06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d026      	beq.n	8007c5a <_dtoa_r+0x972>
 8007c0c:	0031      	movs	r1, r6
 8007c0e:	9805      	ldr	r0, [sp, #20]
 8007c10:	f000 fd30 	bl	8008674 <__mcmp>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	da20      	bge.n	8007c5a <_dtoa_r+0x972>
 8007c18:	9b02      	ldr	r3, [sp, #8]
 8007c1a:	220a      	movs	r2, #10
 8007c1c:	3b01      	subs	r3, #1
 8007c1e:	9302      	str	r3, [sp, #8]
 8007c20:	0038      	movs	r0, r7
 8007c22:	2300      	movs	r3, #0
 8007c24:	9905      	ldr	r1, [sp, #20]
 8007c26:	f000 fb09 	bl	800823c <__multadd>
 8007c2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c2c:	9005      	str	r0, [sp, #20]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d100      	bne.n	8007c34 <_dtoa_r+0x94c>
 8007c32:	e166      	b.n	8007f02 <_dtoa_r+0xc1a>
 8007c34:	2300      	movs	r3, #0
 8007c36:	0029      	movs	r1, r5
 8007c38:	220a      	movs	r2, #10
 8007c3a:	0038      	movs	r0, r7
 8007c3c:	f000 fafe 	bl	800823c <__multadd>
 8007c40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c42:	0005      	movs	r5, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	dc47      	bgt.n	8007cd8 <_dtoa_r+0x9f0>
 8007c48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	dc0d      	bgt.n	8007c6a <_dtoa_r+0x982>
 8007c4e:	e043      	b.n	8007cd8 <_dtoa_r+0x9f0>
 8007c50:	2a04      	cmp	r2, #4
 8007c52:	d0c6      	beq.n	8007be2 <_dtoa_r+0x8fa>
 8007c54:	0013      	movs	r3, r2
 8007c56:	331c      	adds	r3, #28
 8007c58:	e7bc      	b.n	8007bd4 <_dtoa_r+0x8ec>
 8007c5a:	9b07      	ldr	r3, [sp, #28]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	dc35      	bgt.n	8007ccc <_dtoa_r+0x9e4>
 8007c60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	dd32      	ble.n	8007ccc <_dtoa_r+0x9e4>
 8007c66:	9b07      	ldr	r3, [sp, #28]
 8007c68:	930c      	str	r3, [sp, #48]	; 0x30
 8007c6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d10c      	bne.n	8007c8a <_dtoa_r+0x9a2>
 8007c70:	0031      	movs	r1, r6
 8007c72:	2205      	movs	r2, #5
 8007c74:	0038      	movs	r0, r7
 8007c76:	f000 fae1 	bl	800823c <__multadd>
 8007c7a:	0006      	movs	r6, r0
 8007c7c:	0001      	movs	r1, r0
 8007c7e:	9805      	ldr	r0, [sp, #20]
 8007c80:	f000 fcf8 	bl	8008674 <__mcmp>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	dd00      	ble.n	8007c8a <_dtoa_r+0x9a2>
 8007c88:	e5a5      	b.n	80077d6 <_dtoa_r+0x4ee>
 8007c8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c8c:	43db      	mvns	r3, r3
 8007c8e:	9302      	str	r3, [sp, #8]
 8007c90:	9b06      	ldr	r3, [sp, #24]
 8007c92:	9308      	str	r3, [sp, #32]
 8007c94:	2400      	movs	r4, #0
 8007c96:	0031      	movs	r1, r6
 8007c98:	0038      	movs	r0, r7
 8007c9a:	f000 faab 	bl	80081f4 <_Bfree>
 8007c9e:	2d00      	cmp	r5, #0
 8007ca0:	d100      	bne.n	8007ca4 <_dtoa_r+0x9bc>
 8007ca2:	e6b7      	b.n	8007a14 <_dtoa_r+0x72c>
 8007ca4:	2c00      	cmp	r4, #0
 8007ca6:	d005      	beq.n	8007cb4 <_dtoa_r+0x9cc>
 8007ca8:	42ac      	cmp	r4, r5
 8007caa:	d003      	beq.n	8007cb4 <_dtoa_r+0x9cc>
 8007cac:	0021      	movs	r1, r4
 8007cae:	0038      	movs	r0, r7
 8007cb0:	f000 faa0 	bl	80081f4 <_Bfree>
 8007cb4:	0029      	movs	r1, r5
 8007cb6:	0038      	movs	r0, r7
 8007cb8:	f000 fa9c 	bl	80081f4 <_Bfree>
 8007cbc:	e6aa      	b.n	8007a14 <_dtoa_r+0x72c>
 8007cbe:	2600      	movs	r6, #0
 8007cc0:	0035      	movs	r5, r6
 8007cc2:	e7e2      	b.n	8007c8a <_dtoa_r+0x9a2>
 8007cc4:	9602      	str	r6, [sp, #8]
 8007cc6:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007cc8:	0035      	movs	r5, r6
 8007cca:	e584      	b.n	80077d6 <_dtoa_r+0x4ee>
 8007ccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d100      	bne.n	8007cd4 <_dtoa_r+0x9ec>
 8007cd2:	e0ce      	b.n	8007e72 <_dtoa_r+0xb8a>
 8007cd4:	9b07      	ldr	r3, [sp, #28]
 8007cd6:	930c      	str	r3, [sp, #48]	; 0x30
 8007cd8:	2c00      	cmp	r4, #0
 8007cda:	dd05      	ble.n	8007ce8 <_dtoa_r+0xa00>
 8007cdc:	0029      	movs	r1, r5
 8007cde:	0022      	movs	r2, r4
 8007ce0:	0038      	movs	r0, r7
 8007ce2:	f000 fc59 	bl	8008598 <__lshift>
 8007ce6:	0005      	movs	r5, r0
 8007ce8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cea:	0028      	movs	r0, r5
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d022      	beq.n	8007d36 <_dtoa_r+0xa4e>
 8007cf0:	0038      	movs	r0, r7
 8007cf2:	6869      	ldr	r1, [r5, #4]
 8007cf4:	f000 fa3a 	bl	800816c <_Balloc>
 8007cf8:	1e04      	subs	r4, r0, #0
 8007cfa:	d10f      	bne.n	8007d1c <_dtoa_r+0xa34>
 8007cfc:	0002      	movs	r2, r0
 8007cfe:	4b05      	ldr	r3, [pc, #20]	; (8007d14 <_dtoa_r+0xa2c>)
 8007d00:	4905      	ldr	r1, [pc, #20]	; (8007d18 <_dtoa_r+0xa30>)
 8007d02:	f7ff fb06 	bl	8007312 <_dtoa_r+0x2a>
 8007d06:	46c0      	nop			; (mov r8, r8)
 8007d08:	40240000 	.word	0x40240000
 8007d0c:	00000433 	.word	0x00000433
 8007d10:	7ff00000 	.word	0x7ff00000
 8007d14:	08009c8f 	.word	0x08009c8f
 8007d18:	000002ea 	.word	0x000002ea
 8007d1c:	0029      	movs	r1, r5
 8007d1e:	692b      	ldr	r3, [r5, #16]
 8007d20:	310c      	adds	r1, #12
 8007d22:	1c9a      	adds	r2, r3, #2
 8007d24:	0092      	lsls	r2, r2, #2
 8007d26:	300c      	adds	r0, #12
 8007d28:	f000 fa17 	bl	800815a <memcpy>
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	0021      	movs	r1, r4
 8007d30:	0038      	movs	r0, r7
 8007d32:	f000 fc31 	bl	8008598 <__lshift>
 8007d36:	9b06      	ldr	r3, [sp, #24]
 8007d38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d3a:	930a      	str	r3, [sp, #40]	; 0x28
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	189b      	adds	r3, r3, r2
 8007d40:	2201      	movs	r2, #1
 8007d42:	002c      	movs	r4, r5
 8007d44:	0005      	movs	r5, r0
 8007d46:	9314      	str	r3, [sp, #80]	; 0x50
 8007d48:	9b08      	ldr	r3, [sp, #32]
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d4e:	0031      	movs	r1, r6
 8007d50:	9805      	ldr	r0, [sp, #20]
 8007d52:	f7ff fa3d 	bl	80071d0 <quorem>
 8007d56:	0003      	movs	r3, r0
 8007d58:	0021      	movs	r1, r4
 8007d5a:	3330      	adds	r3, #48	; 0x30
 8007d5c:	900d      	str	r0, [sp, #52]	; 0x34
 8007d5e:	9805      	ldr	r0, [sp, #20]
 8007d60:	9307      	str	r3, [sp, #28]
 8007d62:	f000 fc87 	bl	8008674 <__mcmp>
 8007d66:	002a      	movs	r2, r5
 8007d68:	900e      	str	r0, [sp, #56]	; 0x38
 8007d6a:	0031      	movs	r1, r6
 8007d6c:	0038      	movs	r0, r7
 8007d6e:	f000 fc9d 	bl	80086ac <__mdiff>
 8007d72:	68c3      	ldr	r3, [r0, #12]
 8007d74:	9008      	str	r0, [sp, #32]
 8007d76:	9310      	str	r3, [sp, #64]	; 0x40
 8007d78:	2301      	movs	r3, #1
 8007d7a:	930c      	str	r3, [sp, #48]	; 0x30
 8007d7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d104      	bne.n	8007d8c <_dtoa_r+0xaa4>
 8007d82:	0001      	movs	r1, r0
 8007d84:	9805      	ldr	r0, [sp, #20]
 8007d86:	f000 fc75 	bl	8008674 <__mcmp>
 8007d8a:	900c      	str	r0, [sp, #48]	; 0x30
 8007d8c:	0038      	movs	r0, r7
 8007d8e:	9908      	ldr	r1, [sp, #32]
 8007d90:	f000 fa30 	bl	80081f4 <_Bfree>
 8007d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d98:	3301      	adds	r3, #1
 8007d9a:	9308      	str	r3, [sp, #32]
 8007d9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007da2:	4313      	orrs	r3, r2
 8007da4:	d10c      	bne.n	8007dc0 <_dtoa_r+0xad8>
 8007da6:	9b07      	ldr	r3, [sp, #28]
 8007da8:	2b39      	cmp	r3, #57	; 0x39
 8007daa:	d026      	beq.n	8007dfa <_dtoa_r+0xb12>
 8007dac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	dd02      	ble.n	8007db8 <_dtoa_r+0xad0>
 8007db2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007db4:	3331      	adds	r3, #49	; 0x31
 8007db6:	9307      	str	r3, [sp, #28]
 8007db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dba:	9a07      	ldr	r2, [sp, #28]
 8007dbc:	701a      	strb	r2, [r3, #0]
 8007dbe:	e76a      	b.n	8007c96 <_dtoa_r+0x9ae>
 8007dc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	db04      	blt.n	8007dd0 <_dtoa_r+0xae8>
 8007dc6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	d11f      	bne.n	8007e10 <_dtoa_r+0xb28>
 8007dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	ddf0      	ble.n	8007db8 <_dtoa_r+0xad0>
 8007dd6:	9905      	ldr	r1, [sp, #20]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	0038      	movs	r0, r7
 8007ddc:	f000 fbdc 	bl	8008598 <__lshift>
 8007de0:	0031      	movs	r1, r6
 8007de2:	9005      	str	r0, [sp, #20]
 8007de4:	f000 fc46 	bl	8008674 <__mcmp>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	dc03      	bgt.n	8007df4 <_dtoa_r+0xb0c>
 8007dec:	d1e4      	bne.n	8007db8 <_dtoa_r+0xad0>
 8007dee:	9b07      	ldr	r3, [sp, #28]
 8007df0:	07db      	lsls	r3, r3, #31
 8007df2:	d5e1      	bpl.n	8007db8 <_dtoa_r+0xad0>
 8007df4:	9b07      	ldr	r3, [sp, #28]
 8007df6:	2b39      	cmp	r3, #57	; 0x39
 8007df8:	d1db      	bne.n	8007db2 <_dtoa_r+0xaca>
 8007dfa:	2339      	movs	r3, #57	; 0x39
 8007dfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dfe:	7013      	strb	r3, [r2, #0]
 8007e00:	9b08      	ldr	r3, [sp, #32]
 8007e02:	9308      	str	r3, [sp, #32]
 8007e04:	3b01      	subs	r3, #1
 8007e06:	781a      	ldrb	r2, [r3, #0]
 8007e08:	2a39      	cmp	r2, #57	; 0x39
 8007e0a:	d068      	beq.n	8007ede <_dtoa_r+0xbf6>
 8007e0c:	3201      	adds	r2, #1
 8007e0e:	e7d5      	b.n	8007dbc <_dtoa_r+0xad4>
 8007e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dd07      	ble.n	8007e26 <_dtoa_r+0xb3e>
 8007e16:	9b07      	ldr	r3, [sp, #28]
 8007e18:	2b39      	cmp	r3, #57	; 0x39
 8007e1a:	d0ee      	beq.n	8007dfa <_dtoa_r+0xb12>
 8007e1c:	9b07      	ldr	r3, [sp, #28]
 8007e1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e20:	3301      	adds	r3, #1
 8007e22:	7013      	strb	r3, [r2, #0]
 8007e24:	e737      	b.n	8007c96 <_dtoa_r+0x9ae>
 8007e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e28:	9a07      	ldr	r2, [sp, #28]
 8007e2a:	701a      	strb	r2, [r3, #0]
 8007e2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007e2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d03e      	beq.n	8007eb2 <_dtoa_r+0xbca>
 8007e34:	2300      	movs	r3, #0
 8007e36:	220a      	movs	r2, #10
 8007e38:	9905      	ldr	r1, [sp, #20]
 8007e3a:	0038      	movs	r0, r7
 8007e3c:	f000 f9fe 	bl	800823c <__multadd>
 8007e40:	2300      	movs	r3, #0
 8007e42:	9005      	str	r0, [sp, #20]
 8007e44:	220a      	movs	r2, #10
 8007e46:	0021      	movs	r1, r4
 8007e48:	0038      	movs	r0, r7
 8007e4a:	42ac      	cmp	r4, r5
 8007e4c:	d106      	bne.n	8007e5c <_dtoa_r+0xb74>
 8007e4e:	f000 f9f5 	bl	800823c <__multadd>
 8007e52:	0004      	movs	r4, r0
 8007e54:	0005      	movs	r5, r0
 8007e56:	9b08      	ldr	r3, [sp, #32]
 8007e58:	930a      	str	r3, [sp, #40]	; 0x28
 8007e5a:	e778      	b.n	8007d4e <_dtoa_r+0xa66>
 8007e5c:	f000 f9ee 	bl	800823c <__multadd>
 8007e60:	0029      	movs	r1, r5
 8007e62:	0004      	movs	r4, r0
 8007e64:	2300      	movs	r3, #0
 8007e66:	220a      	movs	r2, #10
 8007e68:	0038      	movs	r0, r7
 8007e6a:	f000 f9e7 	bl	800823c <__multadd>
 8007e6e:	0005      	movs	r5, r0
 8007e70:	e7f1      	b.n	8007e56 <_dtoa_r+0xb6e>
 8007e72:	9b07      	ldr	r3, [sp, #28]
 8007e74:	930c      	str	r3, [sp, #48]	; 0x30
 8007e76:	2400      	movs	r4, #0
 8007e78:	0031      	movs	r1, r6
 8007e7a:	9805      	ldr	r0, [sp, #20]
 8007e7c:	f7ff f9a8 	bl	80071d0 <quorem>
 8007e80:	9b06      	ldr	r3, [sp, #24]
 8007e82:	3030      	adds	r0, #48	; 0x30
 8007e84:	5518      	strb	r0, [r3, r4]
 8007e86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e88:	3401      	adds	r4, #1
 8007e8a:	9007      	str	r0, [sp, #28]
 8007e8c:	42a3      	cmp	r3, r4
 8007e8e:	dd07      	ble.n	8007ea0 <_dtoa_r+0xbb8>
 8007e90:	2300      	movs	r3, #0
 8007e92:	220a      	movs	r2, #10
 8007e94:	0038      	movs	r0, r7
 8007e96:	9905      	ldr	r1, [sp, #20]
 8007e98:	f000 f9d0 	bl	800823c <__multadd>
 8007e9c:	9005      	str	r0, [sp, #20]
 8007e9e:	e7eb      	b.n	8007e78 <_dtoa_r+0xb90>
 8007ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ea2:	2001      	movs	r0, #1
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	dd00      	ble.n	8007eaa <_dtoa_r+0xbc2>
 8007ea8:	0018      	movs	r0, r3
 8007eaa:	2400      	movs	r4, #0
 8007eac:	9b06      	ldr	r3, [sp, #24]
 8007eae:	181b      	adds	r3, r3, r0
 8007eb0:	9308      	str	r3, [sp, #32]
 8007eb2:	9905      	ldr	r1, [sp, #20]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	0038      	movs	r0, r7
 8007eb8:	f000 fb6e 	bl	8008598 <__lshift>
 8007ebc:	0031      	movs	r1, r6
 8007ebe:	9005      	str	r0, [sp, #20]
 8007ec0:	f000 fbd8 	bl	8008674 <__mcmp>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	dc9b      	bgt.n	8007e00 <_dtoa_r+0xb18>
 8007ec8:	d102      	bne.n	8007ed0 <_dtoa_r+0xbe8>
 8007eca:	9b07      	ldr	r3, [sp, #28]
 8007ecc:	07db      	lsls	r3, r3, #31
 8007ece:	d497      	bmi.n	8007e00 <_dtoa_r+0xb18>
 8007ed0:	9b08      	ldr	r3, [sp, #32]
 8007ed2:	9308      	str	r3, [sp, #32]
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	781a      	ldrb	r2, [r3, #0]
 8007ed8:	2a30      	cmp	r2, #48	; 0x30
 8007eda:	d0fa      	beq.n	8007ed2 <_dtoa_r+0xbea>
 8007edc:	e6db      	b.n	8007c96 <_dtoa_r+0x9ae>
 8007ede:	9a06      	ldr	r2, [sp, #24]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d18e      	bne.n	8007e02 <_dtoa_r+0xb1a>
 8007ee4:	9b02      	ldr	r3, [sp, #8]
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	9302      	str	r3, [sp, #8]
 8007eea:	2331      	movs	r3, #49	; 0x31
 8007eec:	e799      	b.n	8007e22 <_dtoa_r+0xb3a>
 8007eee:	4b09      	ldr	r3, [pc, #36]	; (8007f14 <_dtoa_r+0xc2c>)
 8007ef0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007ef2:	9306      	str	r3, [sp, #24]
 8007ef4:	4b08      	ldr	r3, [pc, #32]	; (8007f18 <_dtoa_r+0xc30>)
 8007ef6:	2a00      	cmp	r2, #0
 8007ef8:	d001      	beq.n	8007efe <_dtoa_r+0xc16>
 8007efa:	f7ff fa3f 	bl	800737c <_dtoa_r+0x94>
 8007efe:	f7ff fa3f 	bl	8007380 <_dtoa_r+0x98>
 8007f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	dcb6      	bgt.n	8007e76 <_dtoa_r+0xb8e>
 8007f08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	dd00      	ble.n	8007f10 <_dtoa_r+0xc28>
 8007f0e:	e6ac      	b.n	8007c6a <_dtoa_r+0x982>
 8007f10:	e7b1      	b.n	8007e76 <_dtoa_r+0xb8e>
 8007f12:	46c0      	nop			; (mov r8, r8)
 8007f14:	08009c10 	.word	0x08009c10
 8007f18:	08009c18 	.word	0x08009c18

08007f1c <std>:
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	b510      	push	{r4, lr}
 8007f20:	0004      	movs	r4, r0
 8007f22:	6003      	str	r3, [r0, #0]
 8007f24:	6043      	str	r3, [r0, #4]
 8007f26:	6083      	str	r3, [r0, #8]
 8007f28:	8181      	strh	r1, [r0, #12]
 8007f2a:	6643      	str	r3, [r0, #100]	; 0x64
 8007f2c:	0019      	movs	r1, r3
 8007f2e:	81c2      	strh	r2, [r0, #14]
 8007f30:	6103      	str	r3, [r0, #16]
 8007f32:	6143      	str	r3, [r0, #20]
 8007f34:	6183      	str	r3, [r0, #24]
 8007f36:	2208      	movs	r2, #8
 8007f38:	305c      	adds	r0, #92	; 0x5c
 8007f3a:	f7fe fcb9 	bl	80068b0 <memset>
 8007f3e:	4b05      	ldr	r3, [pc, #20]	; (8007f54 <std+0x38>)
 8007f40:	6224      	str	r4, [r4, #32]
 8007f42:	6263      	str	r3, [r4, #36]	; 0x24
 8007f44:	4b04      	ldr	r3, [pc, #16]	; (8007f58 <std+0x3c>)
 8007f46:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f48:	4b04      	ldr	r3, [pc, #16]	; (8007f5c <std+0x40>)
 8007f4a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f4c:	4b04      	ldr	r3, [pc, #16]	; (8007f60 <std+0x44>)
 8007f4e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f50:	bd10      	pop	{r4, pc}
 8007f52:	46c0      	nop			; (mov r8, r8)
 8007f54:	08008da9 	.word	0x08008da9
 8007f58:	08008dd1 	.word	0x08008dd1
 8007f5c:	08008e09 	.word	0x08008e09
 8007f60:	08008e35 	.word	0x08008e35

08007f64 <_cleanup_r>:
 8007f64:	b510      	push	{r4, lr}
 8007f66:	4902      	ldr	r1, [pc, #8]	; (8007f70 <_cleanup_r+0xc>)
 8007f68:	f000 f8ba 	bl	80080e0 <_fwalk_reent>
 8007f6c:	bd10      	pop	{r4, pc}
 8007f6e:	46c0      	nop			; (mov r8, r8)
 8007f70:	0800917d 	.word	0x0800917d

08007f74 <__sfmoreglue>:
 8007f74:	b570      	push	{r4, r5, r6, lr}
 8007f76:	2568      	movs	r5, #104	; 0x68
 8007f78:	1e4a      	subs	r2, r1, #1
 8007f7a:	4355      	muls	r5, r2
 8007f7c:	000e      	movs	r6, r1
 8007f7e:	0029      	movs	r1, r5
 8007f80:	3174      	adds	r1, #116	; 0x74
 8007f82:	f000 fd27 	bl	80089d4 <_malloc_r>
 8007f86:	1e04      	subs	r4, r0, #0
 8007f88:	d008      	beq.n	8007f9c <__sfmoreglue+0x28>
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	002a      	movs	r2, r5
 8007f8e:	6001      	str	r1, [r0, #0]
 8007f90:	6046      	str	r6, [r0, #4]
 8007f92:	300c      	adds	r0, #12
 8007f94:	60a0      	str	r0, [r4, #8]
 8007f96:	3268      	adds	r2, #104	; 0x68
 8007f98:	f7fe fc8a 	bl	80068b0 <memset>
 8007f9c:	0020      	movs	r0, r4
 8007f9e:	bd70      	pop	{r4, r5, r6, pc}

08007fa0 <__sfp_lock_acquire>:
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	4802      	ldr	r0, [pc, #8]	; (8007fac <__sfp_lock_acquire+0xc>)
 8007fa4:	f000 f8c1 	bl	800812a <__retarget_lock_acquire_recursive>
 8007fa8:	bd10      	pop	{r4, pc}
 8007faa:	46c0      	nop			; (mov r8, r8)
 8007fac:	200002d9 	.word	0x200002d9

08007fb0 <__sfp_lock_release>:
 8007fb0:	b510      	push	{r4, lr}
 8007fb2:	4802      	ldr	r0, [pc, #8]	; (8007fbc <__sfp_lock_release+0xc>)
 8007fb4:	f000 f8ba 	bl	800812c <__retarget_lock_release_recursive>
 8007fb8:	bd10      	pop	{r4, pc}
 8007fba:	46c0      	nop			; (mov r8, r8)
 8007fbc:	200002d9 	.word	0x200002d9

08007fc0 <__sinit_lock_acquire>:
 8007fc0:	b510      	push	{r4, lr}
 8007fc2:	4802      	ldr	r0, [pc, #8]	; (8007fcc <__sinit_lock_acquire+0xc>)
 8007fc4:	f000 f8b1 	bl	800812a <__retarget_lock_acquire_recursive>
 8007fc8:	bd10      	pop	{r4, pc}
 8007fca:	46c0      	nop			; (mov r8, r8)
 8007fcc:	200002da 	.word	0x200002da

08007fd0 <__sinit_lock_release>:
 8007fd0:	b510      	push	{r4, lr}
 8007fd2:	4802      	ldr	r0, [pc, #8]	; (8007fdc <__sinit_lock_release+0xc>)
 8007fd4:	f000 f8aa 	bl	800812c <__retarget_lock_release_recursive>
 8007fd8:	bd10      	pop	{r4, pc}
 8007fda:	46c0      	nop			; (mov r8, r8)
 8007fdc:	200002da 	.word	0x200002da

08007fe0 <__sinit>:
 8007fe0:	b513      	push	{r0, r1, r4, lr}
 8007fe2:	0004      	movs	r4, r0
 8007fe4:	f7ff ffec 	bl	8007fc0 <__sinit_lock_acquire>
 8007fe8:	69a3      	ldr	r3, [r4, #24]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d002      	beq.n	8007ff4 <__sinit+0x14>
 8007fee:	f7ff ffef 	bl	8007fd0 <__sinit_lock_release>
 8007ff2:	bd13      	pop	{r0, r1, r4, pc}
 8007ff4:	64a3      	str	r3, [r4, #72]	; 0x48
 8007ff6:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007ff8:	6523      	str	r3, [r4, #80]	; 0x50
 8007ffa:	4b13      	ldr	r3, [pc, #76]	; (8008048 <__sinit+0x68>)
 8007ffc:	4a13      	ldr	r2, [pc, #76]	; (800804c <__sinit+0x6c>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	62a2      	str	r2, [r4, #40]	; 0x28
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	42a3      	cmp	r3, r4
 8008006:	d101      	bne.n	800800c <__sinit+0x2c>
 8008008:	2301      	movs	r3, #1
 800800a:	61a3      	str	r3, [r4, #24]
 800800c:	0020      	movs	r0, r4
 800800e:	f000 f81f 	bl	8008050 <__sfp>
 8008012:	6060      	str	r0, [r4, #4]
 8008014:	0020      	movs	r0, r4
 8008016:	f000 f81b 	bl	8008050 <__sfp>
 800801a:	60a0      	str	r0, [r4, #8]
 800801c:	0020      	movs	r0, r4
 800801e:	f000 f817 	bl	8008050 <__sfp>
 8008022:	2200      	movs	r2, #0
 8008024:	2104      	movs	r1, #4
 8008026:	60e0      	str	r0, [r4, #12]
 8008028:	6860      	ldr	r0, [r4, #4]
 800802a:	f7ff ff77 	bl	8007f1c <std>
 800802e:	2201      	movs	r2, #1
 8008030:	2109      	movs	r1, #9
 8008032:	68a0      	ldr	r0, [r4, #8]
 8008034:	f7ff ff72 	bl	8007f1c <std>
 8008038:	2202      	movs	r2, #2
 800803a:	2112      	movs	r1, #18
 800803c:	68e0      	ldr	r0, [r4, #12]
 800803e:	f7ff ff6d 	bl	8007f1c <std>
 8008042:	2301      	movs	r3, #1
 8008044:	61a3      	str	r3, [r4, #24]
 8008046:	e7d2      	b.n	8007fee <__sinit+0xe>
 8008048:	08009bd8 	.word	0x08009bd8
 800804c:	08007f65 	.word	0x08007f65

08008050 <__sfp>:
 8008050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008052:	0007      	movs	r7, r0
 8008054:	f7ff ffa4 	bl	8007fa0 <__sfp_lock_acquire>
 8008058:	4b1f      	ldr	r3, [pc, #124]	; (80080d8 <__sfp+0x88>)
 800805a:	681e      	ldr	r6, [r3, #0]
 800805c:	69b3      	ldr	r3, [r6, #24]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d102      	bne.n	8008068 <__sfp+0x18>
 8008062:	0030      	movs	r0, r6
 8008064:	f7ff ffbc 	bl	8007fe0 <__sinit>
 8008068:	3648      	adds	r6, #72	; 0x48
 800806a:	68b4      	ldr	r4, [r6, #8]
 800806c:	6873      	ldr	r3, [r6, #4]
 800806e:	3b01      	subs	r3, #1
 8008070:	d504      	bpl.n	800807c <__sfp+0x2c>
 8008072:	6833      	ldr	r3, [r6, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d022      	beq.n	80080be <__sfp+0x6e>
 8008078:	6836      	ldr	r6, [r6, #0]
 800807a:	e7f6      	b.n	800806a <__sfp+0x1a>
 800807c:	220c      	movs	r2, #12
 800807e:	5ea5      	ldrsh	r5, [r4, r2]
 8008080:	2d00      	cmp	r5, #0
 8008082:	d11a      	bne.n	80080ba <__sfp+0x6a>
 8008084:	0020      	movs	r0, r4
 8008086:	4b15      	ldr	r3, [pc, #84]	; (80080dc <__sfp+0x8c>)
 8008088:	3058      	adds	r0, #88	; 0x58
 800808a:	60e3      	str	r3, [r4, #12]
 800808c:	6665      	str	r5, [r4, #100]	; 0x64
 800808e:	f000 f84b 	bl	8008128 <__retarget_lock_init_recursive>
 8008092:	f7ff ff8d 	bl	8007fb0 <__sfp_lock_release>
 8008096:	0020      	movs	r0, r4
 8008098:	2208      	movs	r2, #8
 800809a:	0029      	movs	r1, r5
 800809c:	6025      	str	r5, [r4, #0]
 800809e:	60a5      	str	r5, [r4, #8]
 80080a0:	6065      	str	r5, [r4, #4]
 80080a2:	6125      	str	r5, [r4, #16]
 80080a4:	6165      	str	r5, [r4, #20]
 80080a6:	61a5      	str	r5, [r4, #24]
 80080a8:	305c      	adds	r0, #92	; 0x5c
 80080aa:	f7fe fc01 	bl	80068b0 <memset>
 80080ae:	6365      	str	r5, [r4, #52]	; 0x34
 80080b0:	63a5      	str	r5, [r4, #56]	; 0x38
 80080b2:	64a5      	str	r5, [r4, #72]	; 0x48
 80080b4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80080b6:	0020      	movs	r0, r4
 80080b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ba:	3468      	adds	r4, #104	; 0x68
 80080bc:	e7d7      	b.n	800806e <__sfp+0x1e>
 80080be:	2104      	movs	r1, #4
 80080c0:	0038      	movs	r0, r7
 80080c2:	f7ff ff57 	bl	8007f74 <__sfmoreglue>
 80080c6:	1e04      	subs	r4, r0, #0
 80080c8:	6030      	str	r0, [r6, #0]
 80080ca:	d1d5      	bne.n	8008078 <__sfp+0x28>
 80080cc:	f7ff ff70 	bl	8007fb0 <__sfp_lock_release>
 80080d0:	230c      	movs	r3, #12
 80080d2:	603b      	str	r3, [r7, #0]
 80080d4:	e7ef      	b.n	80080b6 <__sfp+0x66>
 80080d6:	46c0      	nop			; (mov r8, r8)
 80080d8:	08009bd8 	.word	0x08009bd8
 80080dc:	ffff0001 	.word	0xffff0001

080080e0 <_fwalk_reent>:
 80080e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080e2:	0004      	movs	r4, r0
 80080e4:	0006      	movs	r6, r0
 80080e6:	2700      	movs	r7, #0
 80080e8:	9101      	str	r1, [sp, #4]
 80080ea:	3448      	adds	r4, #72	; 0x48
 80080ec:	6863      	ldr	r3, [r4, #4]
 80080ee:	68a5      	ldr	r5, [r4, #8]
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	9b00      	ldr	r3, [sp, #0]
 80080f4:	3b01      	subs	r3, #1
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	d504      	bpl.n	8008104 <_fwalk_reent+0x24>
 80080fa:	6824      	ldr	r4, [r4, #0]
 80080fc:	2c00      	cmp	r4, #0
 80080fe:	d1f5      	bne.n	80080ec <_fwalk_reent+0xc>
 8008100:	0038      	movs	r0, r7
 8008102:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008104:	89ab      	ldrh	r3, [r5, #12]
 8008106:	2b01      	cmp	r3, #1
 8008108:	d908      	bls.n	800811c <_fwalk_reent+0x3c>
 800810a:	220e      	movs	r2, #14
 800810c:	5eab      	ldrsh	r3, [r5, r2]
 800810e:	3301      	adds	r3, #1
 8008110:	d004      	beq.n	800811c <_fwalk_reent+0x3c>
 8008112:	0029      	movs	r1, r5
 8008114:	0030      	movs	r0, r6
 8008116:	9b01      	ldr	r3, [sp, #4]
 8008118:	4798      	blx	r3
 800811a:	4307      	orrs	r7, r0
 800811c:	3568      	adds	r5, #104	; 0x68
 800811e:	e7e8      	b.n	80080f2 <_fwalk_reent+0x12>

08008120 <_localeconv_r>:
 8008120:	4800      	ldr	r0, [pc, #0]	; (8008124 <_localeconv_r+0x4>)
 8008122:	4770      	bx	lr
 8008124:	20000160 	.word	0x20000160

08008128 <__retarget_lock_init_recursive>:
 8008128:	4770      	bx	lr

0800812a <__retarget_lock_acquire_recursive>:
 800812a:	4770      	bx	lr

0800812c <__retarget_lock_release_recursive>:
 800812c:	4770      	bx	lr
	...

08008130 <malloc>:
 8008130:	b510      	push	{r4, lr}
 8008132:	4b03      	ldr	r3, [pc, #12]	; (8008140 <malloc+0x10>)
 8008134:	0001      	movs	r1, r0
 8008136:	6818      	ldr	r0, [r3, #0]
 8008138:	f000 fc4c 	bl	80089d4 <_malloc_r>
 800813c:	bd10      	pop	{r4, pc}
 800813e:	46c0      	nop			; (mov r8, r8)
 8008140:	2000000c 	.word	0x2000000c

08008144 <memchr>:
 8008144:	b2c9      	uxtb	r1, r1
 8008146:	1882      	adds	r2, r0, r2
 8008148:	4290      	cmp	r0, r2
 800814a:	d101      	bne.n	8008150 <memchr+0xc>
 800814c:	2000      	movs	r0, #0
 800814e:	4770      	bx	lr
 8008150:	7803      	ldrb	r3, [r0, #0]
 8008152:	428b      	cmp	r3, r1
 8008154:	d0fb      	beq.n	800814e <memchr+0xa>
 8008156:	3001      	adds	r0, #1
 8008158:	e7f6      	b.n	8008148 <memchr+0x4>

0800815a <memcpy>:
 800815a:	2300      	movs	r3, #0
 800815c:	b510      	push	{r4, lr}
 800815e:	429a      	cmp	r2, r3
 8008160:	d100      	bne.n	8008164 <memcpy+0xa>
 8008162:	bd10      	pop	{r4, pc}
 8008164:	5ccc      	ldrb	r4, [r1, r3]
 8008166:	54c4      	strb	r4, [r0, r3]
 8008168:	3301      	adds	r3, #1
 800816a:	e7f8      	b.n	800815e <memcpy+0x4>

0800816c <_Balloc>:
 800816c:	b570      	push	{r4, r5, r6, lr}
 800816e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008170:	0006      	movs	r6, r0
 8008172:	000c      	movs	r4, r1
 8008174:	2d00      	cmp	r5, #0
 8008176:	d10e      	bne.n	8008196 <_Balloc+0x2a>
 8008178:	2010      	movs	r0, #16
 800817a:	f7ff ffd9 	bl	8008130 <malloc>
 800817e:	1e02      	subs	r2, r0, #0
 8008180:	6270      	str	r0, [r6, #36]	; 0x24
 8008182:	d104      	bne.n	800818e <_Balloc+0x22>
 8008184:	2166      	movs	r1, #102	; 0x66
 8008186:	4b19      	ldr	r3, [pc, #100]	; (80081ec <_Balloc+0x80>)
 8008188:	4819      	ldr	r0, [pc, #100]	; (80081f0 <_Balloc+0x84>)
 800818a:	f000 ff3b 	bl	8009004 <__assert_func>
 800818e:	6045      	str	r5, [r0, #4]
 8008190:	6085      	str	r5, [r0, #8]
 8008192:	6005      	str	r5, [r0, #0]
 8008194:	60c5      	str	r5, [r0, #12]
 8008196:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8008198:	68eb      	ldr	r3, [r5, #12]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d013      	beq.n	80081c6 <_Balloc+0x5a>
 800819e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80081a0:	00a2      	lsls	r2, r4, #2
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	189b      	adds	r3, r3, r2
 80081a6:	6818      	ldr	r0, [r3, #0]
 80081a8:	2800      	cmp	r0, #0
 80081aa:	d118      	bne.n	80081de <_Balloc+0x72>
 80081ac:	2101      	movs	r1, #1
 80081ae:	000d      	movs	r5, r1
 80081b0:	40a5      	lsls	r5, r4
 80081b2:	1d6a      	adds	r2, r5, #5
 80081b4:	0030      	movs	r0, r6
 80081b6:	0092      	lsls	r2, r2, #2
 80081b8:	f000 fb74 	bl	80088a4 <_calloc_r>
 80081bc:	2800      	cmp	r0, #0
 80081be:	d00c      	beq.n	80081da <_Balloc+0x6e>
 80081c0:	6044      	str	r4, [r0, #4]
 80081c2:	6085      	str	r5, [r0, #8]
 80081c4:	e00d      	b.n	80081e2 <_Balloc+0x76>
 80081c6:	2221      	movs	r2, #33	; 0x21
 80081c8:	2104      	movs	r1, #4
 80081ca:	0030      	movs	r0, r6
 80081cc:	f000 fb6a 	bl	80088a4 <_calloc_r>
 80081d0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80081d2:	60e8      	str	r0, [r5, #12]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1e1      	bne.n	800819e <_Balloc+0x32>
 80081da:	2000      	movs	r0, #0
 80081dc:	bd70      	pop	{r4, r5, r6, pc}
 80081de:	6802      	ldr	r2, [r0, #0]
 80081e0:	601a      	str	r2, [r3, #0]
 80081e2:	2300      	movs	r3, #0
 80081e4:	6103      	str	r3, [r0, #16]
 80081e6:	60c3      	str	r3, [r0, #12]
 80081e8:	e7f8      	b.n	80081dc <_Balloc+0x70>
 80081ea:	46c0      	nop			; (mov r8, r8)
 80081ec:	08009c1d 	.word	0x08009c1d
 80081f0:	08009d00 	.word	0x08009d00

080081f4 <_Bfree>:
 80081f4:	b570      	push	{r4, r5, r6, lr}
 80081f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081f8:	0005      	movs	r5, r0
 80081fa:	000c      	movs	r4, r1
 80081fc:	2e00      	cmp	r6, #0
 80081fe:	d10e      	bne.n	800821e <_Bfree+0x2a>
 8008200:	2010      	movs	r0, #16
 8008202:	f7ff ff95 	bl	8008130 <malloc>
 8008206:	1e02      	subs	r2, r0, #0
 8008208:	6268      	str	r0, [r5, #36]	; 0x24
 800820a:	d104      	bne.n	8008216 <_Bfree+0x22>
 800820c:	218a      	movs	r1, #138	; 0x8a
 800820e:	4b09      	ldr	r3, [pc, #36]	; (8008234 <_Bfree+0x40>)
 8008210:	4809      	ldr	r0, [pc, #36]	; (8008238 <_Bfree+0x44>)
 8008212:	f000 fef7 	bl	8009004 <__assert_func>
 8008216:	6046      	str	r6, [r0, #4]
 8008218:	6086      	str	r6, [r0, #8]
 800821a:	6006      	str	r6, [r0, #0]
 800821c:	60c6      	str	r6, [r0, #12]
 800821e:	2c00      	cmp	r4, #0
 8008220:	d007      	beq.n	8008232 <_Bfree+0x3e>
 8008222:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008224:	6862      	ldr	r2, [r4, #4]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	0092      	lsls	r2, r2, #2
 800822a:	189b      	adds	r3, r3, r2
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	6022      	str	r2, [r4, #0]
 8008230:	601c      	str	r4, [r3, #0]
 8008232:	bd70      	pop	{r4, r5, r6, pc}
 8008234:	08009c1d 	.word	0x08009c1d
 8008238:	08009d00 	.word	0x08009d00

0800823c <__multadd>:
 800823c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800823e:	000e      	movs	r6, r1
 8008240:	9001      	str	r0, [sp, #4]
 8008242:	000c      	movs	r4, r1
 8008244:	001d      	movs	r5, r3
 8008246:	2000      	movs	r0, #0
 8008248:	690f      	ldr	r7, [r1, #16]
 800824a:	3614      	adds	r6, #20
 800824c:	6833      	ldr	r3, [r6, #0]
 800824e:	3001      	adds	r0, #1
 8008250:	b299      	uxth	r1, r3
 8008252:	4351      	muls	r1, r2
 8008254:	0c1b      	lsrs	r3, r3, #16
 8008256:	4353      	muls	r3, r2
 8008258:	1949      	adds	r1, r1, r5
 800825a:	0c0d      	lsrs	r5, r1, #16
 800825c:	195b      	adds	r3, r3, r5
 800825e:	0c1d      	lsrs	r5, r3, #16
 8008260:	b289      	uxth	r1, r1
 8008262:	041b      	lsls	r3, r3, #16
 8008264:	185b      	adds	r3, r3, r1
 8008266:	c608      	stmia	r6!, {r3}
 8008268:	4287      	cmp	r7, r0
 800826a:	dcef      	bgt.n	800824c <__multadd+0x10>
 800826c:	2d00      	cmp	r5, #0
 800826e:	d022      	beq.n	80082b6 <__multadd+0x7a>
 8008270:	68a3      	ldr	r3, [r4, #8]
 8008272:	42bb      	cmp	r3, r7
 8008274:	dc19      	bgt.n	80082aa <__multadd+0x6e>
 8008276:	6863      	ldr	r3, [r4, #4]
 8008278:	9801      	ldr	r0, [sp, #4]
 800827a:	1c59      	adds	r1, r3, #1
 800827c:	f7ff ff76 	bl	800816c <_Balloc>
 8008280:	1e06      	subs	r6, r0, #0
 8008282:	d105      	bne.n	8008290 <__multadd+0x54>
 8008284:	0002      	movs	r2, r0
 8008286:	21b5      	movs	r1, #181	; 0xb5
 8008288:	4b0c      	ldr	r3, [pc, #48]	; (80082bc <__multadd+0x80>)
 800828a:	480d      	ldr	r0, [pc, #52]	; (80082c0 <__multadd+0x84>)
 800828c:	f000 feba 	bl	8009004 <__assert_func>
 8008290:	0021      	movs	r1, r4
 8008292:	6923      	ldr	r3, [r4, #16]
 8008294:	310c      	adds	r1, #12
 8008296:	1c9a      	adds	r2, r3, #2
 8008298:	0092      	lsls	r2, r2, #2
 800829a:	300c      	adds	r0, #12
 800829c:	f7ff ff5d 	bl	800815a <memcpy>
 80082a0:	0021      	movs	r1, r4
 80082a2:	9801      	ldr	r0, [sp, #4]
 80082a4:	f7ff ffa6 	bl	80081f4 <_Bfree>
 80082a8:	0034      	movs	r4, r6
 80082aa:	1d3b      	adds	r3, r7, #4
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	18e3      	adds	r3, r4, r3
 80082b0:	605d      	str	r5, [r3, #4]
 80082b2:	1c7b      	adds	r3, r7, #1
 80082b4:	6123      	str	r3, [r4, #16]
 80082b6:	0020      	movs	r0, r4
 80082b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80082ba:	46c0      	nop			; (mov r8, r8)
 80082bc:	08009c8f 	.word	0x08009c8f
 80082c0:	08009d00 	.word	0x08009d00

080082c4 <__hi0bits>:
 80082c4:	0003      	movs	r3, r0
 80082c6:	0c02      	lsrs	r2, r0, #16
 80082c8:	2000      	movs	r0, #0
 80082ca:	4282      	cmp	r2, r0
 80082cc:	d101      	bne.n	80082d2 <__hi0bits+0xe>
 80082ce:	041b      	lsls	r3, r3, #16
 80082d0:	3010      	adds	r0, #16
 80082d2:	0e1a      	lsrs	r2, r3, #24
 80082d4:	d101      	bne.n	80082da <__hi0bits+0x16>
 80082d6:	3008      	adds	r0, #8
 80082d8:	021b      	lsls	r3, r3, #8
 80082da:	0f1a      	lsrs	r2, r3, #28
 80082dc:	d101      	bne.n	80082e2 <__hi0bits+0x1e>
 80082de:	3004      	adds	r0, #4
 80082e0:	011b      	lsls	r3, r3, #4
 80082e2:	0f9a      	lsrs	r2, r3, #30
 80082e4:	d101      	bne.n	80082ea <__hi0bits+0x26>
 80082e6:	3002      	adds	r0, #2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	db03      	blt.n	80082f6 <__hi0bits+0x32>
 80082ee:	3001      	adds	r0, #1
 80082f0:	005b      	lsls	r3, r3, #1
 80082f2:	d400      	bmi.n	80082f6 <__hi0bits+0x32>
 80082f4:	2020      	movs	r0, #32
 80082f6:	4770      	bx	lr

080082f8 <__lo0bits>:
 80082f8:	6803      	ldr	r3, [r0, #0]
 80082fa:	0002      	movs	r2, r0
 80082fc:	2107      	movs	r1, #7
 80082fe:	0018      	movs	r0, r3
 8008300:	4008      	ands	r0, r1
 8008302:	420b      	tst	r3, r1
 8008304:	d00d      	beq.n	8008322 <__lo0bits+0x2a>
 8008306:	3906      	subs	r1, #6
 8008308:	2000      	movs	r0, #0
 800830a:	420b      	tst	r3, r1
 800830c:	d105      	bne.n	800831a <__lo0bits+0x22>
 800830e:	3002      	adds	r0, #2
 8008310:	4203      	tst	r3, r0
 8008312:	d003      	beq.n	800831c <__lo0bits+0x24>
 8008314:	40cb      	lsrs	r3, r1
 8008316:	0008      	movs	r0, r1
 8008318:	6013      	str	r3, [r2, #0]
 800831a:	4770      	bx	lr
 800831c:	089b      	lsrs	r3, r3, #2
 800831e:	6013      	str	r3, [r2, #0]
 8008320:	e7fb      	b.n	800831a <__lo0bits+0x22>
 8008322:	b299      	uxth	r1, r3
 8008324:	2900      	cmp	r1, #0
 8008326:	d101      	bne.n	800832c <__lo0bits+0x34>
 8008328:	2010      	movs	r0, #16
 800832a:	0c1b      	lsrs	r3, r3, #16
 800832c:	b2d9      	uxtb	r1, r3
 800832e:	2900      	cmp	r1, #0
 8008330:	d101      	bne.n	8008336 <__lo0bits+0x3e>
 8008332:	3008      	adds	r0, #8
 8008334:	0a1b      	lsrs	r3, r3, #8
 8008336:	0719      	lsls	r1, r3, #28
 8008338:	d101      	bne.n	800833e <__lo0bits+0x46>
 800833a:	3004      	adds	r0, #4
 800833c:	091b      	lsrs	r3, r3, #4
 800833e:	0799      	lsls	r1, r3, #30
 8008340:	d101      	bne.n	8008346 <__lo0bits+0x4e>
 8008342:	3002      	adds	r0, #2
 8008344:	089b      	lsrs	r3, r3, #2
 8008346:	07d9      	lsls	r1, r3, #31
 8008348:	d4e9      	bmi.n	800831e <__lo0bits+0x26>
 800834a:	3001      	adds	r0, #1
 800834c:	085b      	lsrs	r3, r3, #1
 800834e:	d1e6      	bne.n	800831e <__lo0bits+0x26>
 8008350:	2020      	movs	r0, #32
 8008352:	e7e2      	b.n	800831a <__lo0bits+0x22>

08008354 <__i2b>:
 8008354:	b510      	push	{r4, lr}
 8008356:	000c      	movs	r4, r1
 8008358:	2101      	movs	r1, #1
 800835a:	f7ff ff07 	bl	800816c <_Balloc>
 800835e:	2800      	cmp	r0, #0
 8008360:	d106      	bne.n	8008370 <__i2b+0x1c>
 8008362:	21a0      	movs	r1, #160	; 0xa0
 8008364:	0002      	movs	r2, r0
 8008366:	4b04      	ldr	r3, [pc, #16]	; (8008378 <__i2b+0x24>)
 8008368:	4804      	ldr	r0, [pc, #16]	; (800837c <__i2b+0x28>)
 800836a:	0049      	lsls	r1, r1, #1
 800836c:	f000 fe4a 	bl	8009004 <__assert_func>
 8008370:	2301      	movs	r3, #1
 8008372:	6144      	str	r4, [r0, #20]
 8008374:	6103      	str	r3, [r0, #16]
 8008376:	bd10      	pop	{r4, pc}
 8008378:	08009c8f 	.word	0x08009c8f
 800837c:	08009d00 	.word	0x08009d00

08008380 <__multiply>:
 8008380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008382:	690b      	ldr	r3, [r1, #16]
 8008384:	0014      	movs	r4, r2
 8008386:	6912      	ldr	r2, [r2, #16]
 8008388:	000d      	movs	r5, r1
 800838a:	b089      	sub	sp, #36	; 0x24
 800838c:	4293      	cmp	r3, r2
 800838e:	da01      	bge.n	8008394 <__multiply+0x14>
 8008390:	0025      	movs	r5, r4
 8008392:	000c      	movs	r4, r1
 8008394:	692f      	ldr	r7, [r5, #16]
 8008396:	6926      	ldr	r6, [r4, #16]
 8008398:	6869      	ldr	r1, [r5, #4]
 800839a:	19bb      	adds	r3, r7, r6
 800839c:	9302      	str	r3, [sp, #8]
 800839e:	68ab      	ldr	r3, [r5, #8]
 80083a0:	19ba      	adds	r2, r7, r6
 80083a2:	4293      	cmp	r3, r2
 80083a4:	da00      	bge.n	80083a8 <__multiply+0x28>
 80083a6:	3101      	adds	r1, #1
 80083a8:	f7ff fee0 	bl	800816c <_Balloc>
 80083ac:	9001      	str	r0, [sp, #4]
 80083ae:	2800      	cmp	r0, #0
 80083b0:	d106      	bne.n	80083c0 <__multiply+0x40>
 80083b2:	215e      	movs	r1, #94	; 0x5e
 80083b4:	0002      	movs	r2, r0
 80083b6:	4b48      	ldr	r3, [pc, #288]	; (80084d8 <__multiply+0x158>)
 80083b8:	4848      	ldr	r0, [pc, #288]	; (80084dc <__multiply+0x15c>)
 80083ba:	31ff      	adds	r1, #255	; 0xff
 80083bc:	f000 fe22 	bl	8009004 <__assert_func>
 80083c0:	9b01      	ldr	r3, [sp, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	3314      	adds	r3, #20
 80083c6:	469c      	mov	ip, r3
 80083c8:	19bb      	adds	r3, r7, r6
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4463      	add	r3, ip
 80083ce:	9303      	str	r3, [sp, #12]
 80083d0:	4663      	mov	r3, ip
 80083d2:	9903      	ldr	r1, [sp, #12]
 80083d4:	428b      	cmp	r3, r1
 80083d6:	d32c      	bcc.n	8008432 <__multiply+0xb2>
 80083d8:	002b      	movs	r3, r5
 80083da:	0022      	movs	r2, r4
 80083dc:	3314      	adds	r3, #20
 80083de:	00bf      	lsls	r7, r7, #2
 80083e0:	3214      	adds	r2, #20
 80083e2:	9306      	str	r3, [sp, #24]
 80083e4:	00b6      	lsls	r6, r6, #2
 80083e6:	19db      	adds	r3, r3, r7
 80083e8:	9304      	str	r3, [sp, #16]
 80083ea:	1993      	adds	r3, r2, r6
 80083ec:	9307      	str	r3, [sp, #28]
 80083ee:	2304      	movs	r3, #4
 80083f0:	9305      	str	r3, [sp, #20]
 80083f2:	002b      	movs	r3, r5
 80083f4:	9904      	ldr	r1, [sp, #16]
 80083f6:	3315      	adds	r3, #21
 80083f8:	9200      	str	r2, [sp, #0]
 80083fa:	4299      	cmp	r1, r3
 80083fc:	d305      	bcc.n	800840a <__multiply+0x8a>
 80083fe:	1b4b      	subs	r3, r1, r5
 8008400:	3b15      	subs	r3, #21
 8008402:	089b      	lsrs	r3, r3, #2
 8008404:	3301      	adds	r3, #1
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	9305      	str	r3, [sp, #20]
 800840a:	9b07      	ldr	r3, [sp, #28]
 800840c:	9a00      	ldr	r2, [sp, #0]
 800840e:	429a      	cmp	r2, r3
 8008410:	d311      	bcc.n	8008436 <__multiply+0xb6>
 8008412:	9b02      	ldr	r3, [sp, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	dd06      	ble.n	8008426 <__multiply+0xa6>
 8008418:	9b03      	ldr	r3, [sp, #12]
 800841a:	3b04      	subs	r3, #4
 800841c:	9303      	str	r3, [sp, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	9300      	str	r3, [sp, #0]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d053      	beq.n	80084ce <__multiply+0x14e>
 8008426:	9b01      	ldr	r3, [sp, #4]
 8008428:	9a02      	ldr	r2, [sp, #8]
 800842a:	0018      	movs	r0, r3
 800842c:	611a      	str	r2, [r3, #16]
 800842e:	b009      	add	sp, #36	; 0x24
 8008430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008432:	c304      	stmia	r3!, {r2}
 8008434:	e7cd      	b.n	80083d2 <__multiply+0x52>
 8008436:	9b00      	ldr	r3, [sp, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	b298      	uxth	r0, r3
 800843c:	2800      	cmp	r0, #0
 800843e:	d01b      	beq.n	8008478 <__multiply+0xf8>
 8008440:	4667      	mov	r7, ip
 8008442:	2400      	movs	r4, #0
 8008444:	9e06      	ldr	r6, [sp, #24]
 8008446:	ce02      	ldmia	r6!, {r1}
 8008448:	683a      	ldr	r2, [r7, #0]
 800844a:	b28b      	uxth	r3, r1
 800844c:	4343      	muls	r3, r0
 800844e:	b292      	uxth	r2, r2
 8008450:	189b      	adds	r3, r3, r2
 8008452:	191b      	adds	r3, r3, r4
 8008454:	0c0c      	lsrs	r4, r1, #16
 8008456:	4344      	muls	r4, r0
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	0c11      	lsrs	r1, r2, #16
 800845c:	1861      	adds	r1, r4, r1
 800845e:	0c1c      	lsrs	r4, r3, #16
 8008460:	1909      	adds	r1, r1, r4
 8008462:	0c0c      	lsrs	r4, r1, #16
 8008464:	b29b      	uxth	r3, r3
 8008466:	0409      	lsls	r1, r1, #16
 8008468:	430b      	orrs	r3, r1
 800846a:	c708      	stmia	r7!, {r3}
 800846c:	9b04      	ldr	r3, [sp, #16]
 800846e:	42b3      	cmp	r3, r6
 8008470:	d8e9      	bhi.n	8008446 <__multiply+0xc6>
 8008472:	4663      	mov	r3, ip
 8008474:	9a05      	ldr	r2, [sp, #20]
 8008476:	509c      	str	r4, [r3, r2]
 8008478:	9b00      	ldr	r3, [sp, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	0c1e      	lsrs	r6, r3, #16
 800847e:	d020      	beq.n	80084c2 <__multiply+0x142>
 8008480:	4663      	mov	r3, ip
 8008482:	002c      	movs	r4, r5
 8008484:	4660      	mov	r0, ip
 8008486:	2700      	movs	r7, #0
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3414      	adds	r4, #20
 800848c:	6822      	ldr	r2, [r4, #0]
 800848e:	b29b      	uxth	r3, r3
 8008490:	b291      	uxth	r1, r2
 8008492:	4371      	muls	r1, r6
 8008494:	6802      	ldr	r2, [r0, #0]
 8008496:	0c12      	lsrs	r2, r2, #16
 8008498:	1889      	adds	r1, r1, r2
 800849a:	19cf      	adds	r7, r1, r7
 800849c:	0439      	lsls	r1, r7, #16
 800849e:	430b      	orrs	r3, r1
 80084a0:	6003      	str	r3, [r0, #0]
 80084a2:	cc02      	ldmia	r4!, {r1}
 80084a4:	6843      	ldr	r3, [r0, #4]
 80084a6:	0c09      	lsrs	r1, r1, #16
 80084a8:	4371      	muls	r1, r6
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	0c3f      	lsrs	r7, r7, #16
 80084ae:	18cb      	adds	r3, r1, r3
 80084b0:	9a04      	ldr	r2, [sp, #16]
 80084b2:	19db      	adds	r3, r3, r7
 80084b4:	0c1f      	lsrs	r7, r3, #16
 80084b6:	3004      	adds	r0, #4
 80084b8:	42a2      	cmp	r2, r4
 80084ba:	d8e7      	bhi.n	800848c <__multiply+0x10c>
 80084bc:	4662      	mov	r2, ip
 80084be:	9905      	ldr	r1, [sp, #20]
 80084c0:	5053      	str	r3, [r2, r1]
 80084c2:	9b00      	ldr	r3, [sp, #0]
 80084c4:	3304      	adds	r3, #4
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	2304      	movs	r3, #4
 80084ca:	449c      	add	ip, r3
 80084cc:	e79d      	b.n	800840a <__multiply+0x8a>
 80084ce:	9b02      	ldr	r3, [sp, #8]
 80084d0:	3b01      	subs	r3, #1
 80084d2:	9302      	str	r3, [sp, #8]
 80084d4:	e79d      	b.n	8008412 <__multiply+0x92>
 80084d6:	46c0      	nop			; (mov r8, r8)
 80084d8:	08009c8f 	.word	0x08009c8f
 80084dc:	08009d00 	.word	0x08009d00

080084e0 <__pow5mult>:
 80084e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084e2:	2303      	movs	r3, #3
 80084e4:	0015      	movs	r5, r2
 80084e6:	0007      	movs	r7, r0
 80084e8:	000e      	movs	r6, r1
 80084ea:	401a      	ands	r2, r3
 80084ec:	421d      	tst	r5, r3
 80084ee:	d008      	beq.n	8008502 <__pow5mult+0x22>
 80084f0:	4925      	ldr	r1, [pc, #148]	; (8008588 <__pow5mult+0xa8>)
 80084f2:	3a01      	subs	r2, #1
 80084f4:	0092      	lsls	r2, r2, #2
 80084f6:	5852      	ldr	r2, [r2, r1]
 80084f8:	2300      	movs	r3, #0
 80084fa:	0031      	movs	r1, r6
 80084fc:	f7ff fe9e 	bl	800823c <__multadd>
 8008500:	0006      	movs	r6, r0
 8008502:	10ad      	asrs	r5, r5, #2
 8008504:	d03d      	beq.n	8008582 <__pow5mult+0xa2>
 8008506:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008508:	2c00      	cmp	r4, #0
 800850a:	d10f      	bne.n	800852c <__pow5mult+0x4c>
 800850c:	2010      	movs	r0, #16
 800850e:	f7ff fe0f 	bl	8008130 <malloc>
 8008512:	1e02      	subs	r2, r0, #0
 8008514:	6278      	str	r0, [r7, #36]	; 0x24
 8008516:	d105      	bne.n	8008524 <__pow5mult+0x44>
 8008518:	21d7      	movs	r1, #215	; 0xd7
 800851a:	4b1c      	ldr	r3, [pc, #112]	; (800858c <__pow5mult+0xac>)
 800851c:	481c      	ldr	r0, [pc, #112]	; (8008590 <__pow5mult+0xb0>)
 800851e:	0049      	lsls	r1, r1, #1
 8008520:	f000 fd70 	bl	8009004 <__assert_func>
 8008524:	6044      	str	r4, [r0, #4]
 8008526:	6084      	str	r4, [r0, #8]
 8008528:	6004      	str	r4, [r0, #0]
 800852a:	60c4      	str	r4, [r0, #12]
 800852c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800852e:	689c      	ldr	r4, [r3, #8]
 8008530:	9301      	str	r3, [sp, #4]
 8008532:	2c00      	cmp	r4, #0
 8008534:	d108      	bne.n	8008548 <__pow5mult+0x68>
 8008536:	0038      	movs	r0, r7
 8008538:	4916      	ldr	r1, [pc, #88]	; (8008594 <__pow5mult+0xb4>)
 800853a:	f7ff ff0b 	bl	8008354 <__i2b>
 800853e:	9b01      	ldr	r3, [sp, #4]
 8008540:	0004      	movs	r4, r0
 8008542:	6098      	str	r0, [r3, #8]
 8008544:	2300      	movs	r3, #0
 8008546:	6003      	str	r3, [r0, #0]
 8008548:	2301      	movs	r3, #1
 800854a:	421d      	tst	r5, r3
 800854c:	d00a      	beq.n	8008564 <__pow5mult+0x84>
 800854e:	0031      	movs	r1, r6
 8008550:	0022      	movs	r2, r4
 8008552:	0038      	movs	r0, r7
 8008554:	f7ff ff14 	bl	8008380 <__multiply>
 8008558:	0031      	movs	r1, r6
 800855a:	9001      	str	r0, [sp, #4]
 800855c:	0038      	movs	r0, r7
 800855e:	f7ff fe49 	bl	80081f4 <_Bfree>
 8008562:	9e01      	ldr	r6, [sp, #4]
 8008564:	106d      	asrs	r5, r5, #1
 8008566:	d00c      	beq.n	8008582 <__pow5mult+0xa2>
 8008568:	6820      	ldr	r0, [r4, #0]
 800856a:	2800      	cmp	r0, #0
 800856c:	d107      	bne.n	800857e <__pow5mult+0x9e>
 800856e:	0022      	movs	r2, r4
 8008570:	0021      	movs	r1, r4
 8008572:	0038      	movs	r0, r7
 8008574:	f7ff ff04 	bl	8008380 <__multiply>
 8008578:	2300      	movs	r3, #0
 800857a:	6020      	str	r0, [r4, #0]
 800857c:	6003      	str	r3, [r0, #0]
 800857e:	0004      	movs	r4, r0
 8008580:	e7e2      	b.n	8008548 <__pow5mult+0x68>
 8008582:	0030      	movs	r0, r6
 8008584:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008586:	46c0      	nop			; (mov r8, r8)
 8008588:	08009e50 	.word	0x08009e50
 800858c:	08009c1d 	.word	0x08009c1d
 8008590:	08009d00 	.word	0x08009d00
 8008594:	00000271 	.word	0x00000271

08008598 <__lshift>:
 8008598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800859a:	000c      	movs	r4, r1
 800859c:	0017      	movs	r7, r2
 800859e:	6923      	ldr	r3, [r4, #16]
 80085a0:	1155      	asrs	r5, r2, #5
 80085a2:	b087      	sub	sp, #28
 80085a4:	18eb      	adds	r3, r5, r3
 80085a6:	9302      	str	r3, [sp, #8]
 80085a8:	3301      	adds	r3, #1
 80085aa:	9301      	str	r3, [sp, #4]
 80085ac:	6849      	ldr	r1, [r1, #4]
 80085ae:	68a3      	ldr	r3, [r4, #8]
 80085b0:	9004      	str	r0, [sp, #16]
 80085b2:	9a01      	ldr	r2, [sp, #4]
 80085b4:	4293      	cmp	r3, r2
 80085b6:	db10      	blt.n	80085da <__lshift+0x42>
 80085b8:	9804      	ldr	r0, [sp, #16]
 80085ba:	f7ff fdd7 	bl	800816c <_Balloc>
 80085be:	2300      	movs	r3, #0
 80085c0:	0002      	movs	r2, r0
 80085c2:	0006      	movs	r6, r0
 80085c4:	0019      	movs	r1, r3
 80085c6:	3214      	adds	r2, #20
 80085c8:	4298      	cmp	r0, r3
 80085ca:	d10c      	bne.n	80085e6 <__lshift+0x4e>
 80085cc:	21da      	movs	r1, #218	; 0xda
 80085ce:	0002      	movs	r2, r0
 80085d0:	4b26      	ldr	r3, [pc, #152]	; (800866c <__lshift+0xd4>)
 80085d2:	4827      	ldr	r0, [pc, #156]	; (8008670 <__lshift+0xd8>)
 80085d4:	31ff      	adds	r1, #255	; 0xff
 80085d6:	f000 fd15 	bl	8009004 <__assert_func>
 80085da:	3101      	adds	r1, #1
 80085dc:	005b      	lsls	r3, r3, #1
 80085de:	e7e8      	b.n	80085b2 <__lshift+0x1a>
 80085e0:	0098      	lsls	r0, r3, #2
 80085e2:	5011      	str	r1, [r2, r0]
 80085e4:	3301      	adds	r3, #1
 80085e6:	42ab      	cmp	r3, r5
 80085e8:	dbfa      	blt.n	80085e0 <__lshift+0x48>
 80085ea:	43eb      	mvns	r3, r5
 80085ec:	17db      	asrs	r3, r3, #31
 80085ee:	401d      	ands	r5, r3
 80085f0:	211f      	movs	r1, #31
 80085f2:	0023      	movs	r3, r4
 80085f4:	0038      	movs	r0, r7
 80085f6:	00ad      	lsls	r5, r5, #2
 80085f8:	1955      	adds	r5, r2, r5
 80085fa:	6922      	ldr	r2, [r4, #16]
 80085fc:	3314      	adds	r3, #20
 80085fe:	0092      	lsls	r2, r2, #2
 8008600:	4008      	ands	r0, r1
 8008602:	4684      	mov	ip, r0
 8008604:	189a      	adds	r2, r3, r2
 8008606:	420f      	tst	r7, r1
 8008608:	d02a      	beq.n	8008660 <__lshift+0xc8>
 800860a:	3101      	adds	r1, #1
 800860c:	1a09      	subs	r1, r1, r0
 800860e:	9105      	str	r1, [sp, #20]
 8008610:	2100      	movs	r1, #0
 8008612:	9503      	str	r5, [sp, #12]
 8008614:	4667      	mov	r7, ip
 8008616:	6818      	ldr	r0, [r3, #0]
 8008618:	40b8      	lsls	r0, r7
 800861a:	4301      	orrs	r1, r0
 800861c:	9803      	ldr	r0, [sp, #12]
 800861e:	c002      	stmia	r0!, {r1}
 8008620:	cb02      	ldmia	r3!, {r1}
 8008622:	9003      	str	r0, [sp, #12]
 8008624:	9805      	ldr	r0, [sp, #20]
 8008626:	40c1      	lsrs	r1, r0
 8008628:	429a      	cmp	r2, r3
 800862a:	d8f3      	bhi.n	8008614 <__lshift+0x7c>
 800862c:	0020      	movs	r0, r4
 800862e:	3015      	adds	r0, #21
 8008630:	2304      	movs	r3, #4
 8008632:	4282      	cmp	r2, r0
 8008634:	d304      	bcc.n	8008640 <__lshift+0xa8>
 8008636:	1b13      	subs	r3, r2, r4
 8008638:	3b15      	subs	r3, #21
 800863a:	089b      	lsrs	r3, r3, #2
 800863c:	3301      	adds	r3, #1
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	50e9      	str	r1, [r5, r3]
 8008642:	2900      	cmp	r1, #0
 8008644:	d002      	beq.n	800864c <__lshift+0xb4>
 8008646:	9b02      	ldr	r3, [sp, #8]
 8008648:	3302      	adds	r3, #2
 800864a:	9301      	str	r3, [sp, #4]
 800864c:	9b01      	ldr	r3, [sp, #4]
 800864e:	9804      	ldr	r0, [sp, #16]
 8008650:	3b01      	subs	r3, #1
 8008652:	0021      	movs	r1, r4
 8008654:	6133      	str	r3, [r6, #16]
 8008656:	f7ff fdcd 	bl	80081f4 <_Bfree>
 800865a:	0030      	movs	r0, r6
 800865c:	b007      	add	sp, #28
 800865e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008660:	cb02      	ldmia	r3!, {r1}
 8008662:	c502      	stmia	r5!, {r1}
 8008664:	429a      	cmp	r2, r3
 8008666:	d8fb      	bhi.n	8008660 <__lshift+0xc8>
 8008668:	e7f0      	b.n	800864c <__lshift+0xb4>
 800866a:	46c0      	nop			; (mov r8, r8)
 800866c:	08009c8f 	.word	0x08009c8f
 8008670:	08009d00 	.word	0x08009d00

08008674 <__mcmp>:
 8008674:	6902      	ldr	r2, [r0, #16]
 8008676:	690b      	ldr	r3, [r1, #16]
 8008678:	b530      	push	{r4, r5, lr}
 800867a:	0004      	movs	r4, r0
 800867c:	1ad0      	subs	r0, r2, r3
 800867e:	429a      	cmp	r2, r3
 8008680:	d10d      	bne.n	800869e <__mcmp+0x2a>
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	3414      	adds	r4, #20
 8008686:	3114      	adds	r1, #20
 8008688:	18e2      	adds	r2, r4, r3
 800868a:	18c9      	adds	r1, r1, r3
 800868c:	3a04      	subs	r2, #4
 800868e:	3904      	subs	r1, #4
 8008690:	6815      	ldr	r5, [r2, #0]
 8008692:	680b      	ldr	r3, [r1, #0]
 8008694:	429d      	cmp	r5, r3
 8008696:	d003      	beq.n	80086a0 <__mcmp+0x2c>
 8008698:	2001      	movs	r0, #1
 800869a:	429d      	cmp	r5, r3
 800869c:	d303      	bcc.n	80086a6 <__mcmp+0x32>
 800869e:	bd30      	pop	{r4, r5, pc}
 80086a0:	4294      	cmp	r4, r2
 80086a2:	d3f3      	bcc.n	800868c <__mcmp+0x18>
 80086a4:	e7fb      	b.n	800869e <__mcmp+0x2a>
 80086a6:	4240      	negs	r0, r0
 80086a8:	e7f9      	b.n	800869e <__mcmp+0x2a>
	...

080086ac <__mdiff>:
 80086ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ae:	000e      	movs	r6, r1
 80086b0:	0007      	movs	r7, r0
 80086b2:	0011      	movs	r1, r2
 80086b4:	0030      	movs	r0, r6
 80086b6:	b087      	sub	sp, #28
 80086b8:	0014      	movs	r4, r2
 80086ba:	f7ff ffdb 	bl	8008674 <__mcmp>
 80086be:	1e05      	subs	r5, r0, #0
 80086c0:	d110      	bne.n	80086e4 <__mdiff+0x38>
 80086c2:	0001      	movs	r1, r0
 80086c4:	0038      	movs	r0, r7
 80086c6:	f7ff fd51 	bl	800816c <_Balloc>
 80086ca:	1e02      	subs	r2, r0, #0
 80086cc:	d104      	bne.n	80086d8 <__mdiff+0x2c>
 80086ce:	4b40      	ldr	r3, [pc, #256]	; (80087d0 <__mdiff+0x124>)
 80086d0:	4940      	ldr	r1, [pc, #256]	; (80087d4 <__mdiff+0x128>)
 80086d2:	4841      	ldr	r0, [pc, #260]	; (80087d8 <__mdiff+0x12c>)
 80086d4:	f000 fc96 	bl	8009004 <__assert_func>
 80086d8:	2301      	movs	r3, #1
 80086da:	6145      	str	r5, [r0, #20]
 80086dc:	6103      	str	r3, [r0, #16]
 80086de:	0010      	movs	r0, r2
 80086e0:	b007      	add	sp, #28
 80086e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086e4:	2301      	movs	r3, #1
 80086e6:	9301      	str	r3, [sp, #4]
 80086e8:	2800      	cmp	r0, #0
 80086ea:	db04      	blt.n	80086f6 <__mdiff+0x4a>
 80086ec:	0023      	movs	r3, r4
 80086ee:	0034      	movs	r4, r6
 80086f0:	001e      	movs	r6, r3
 80086f2:	2300      	movs	r3, #0
 80086f4:	9301      	str	r3, [sp, #4]
 80086f6:	0038      	movs	r0, r7
 80086f8:	6861      	ldr	r1, [r4, #4]
 80086fa:	f7ff fd37 	bl	800816c <_Balloc>
 80086fe:	1e02      	subs	r2, r0, #0
 8008700:	d103      	bne.n	800870a <__mdiff+0x5e>
 8008702:	2190      	movs	r1, #144	; 0x90
 8008704:	4b32      	ldr	r3, [pc, #200]	; (80087d0 <__mdiff+0x124>)
 8008706:	0089      	lsls	r1, r1, #2
 8008708:	e7e3      	b.n	80086d2 <__mdiff+0x26>
 800870a:	9b01      	ldr	r3, [sp, #4]
 800870c:	2700      	movs	r7, #0
 800870e:	60c3      	str	r3, [r0, #12]
 8008710:	6920      	ldr	r0, [r4, #16]
 8008712:	3414      	adds	r4, #20
 8008714:	9401      	str	r4, [sp, #4]
 8008716:	9b01      	ldr	r3, [sp, #4]
 8008718:	0084      	lsls	r4, r0, #2
 800871a:	191b      	adds	r3, r3, r4
 800871c:	0034      	movs	r4, r6
 800871e:	9302      	str	r3, [sp, #8]
 8008720:	6933      	ldr	r3, [r6, #16]
 8008722:	3414      	adds	r4, #20
 8008724:	0099      	lsls	r1, r3, #2
 8008726:	1863      	adds	r3, r4, r1
 8008728:	9303      	str	r3, [sp, #12]
 800872a:	0013      	movs	r3, r2
 800872c:	3314      	adds	r3, #20
 800872e:	469c      	mov	ip, r3
 8008730:	9305      	str	r3, [sp, #20]
 8008732:	9b01      	ldr	r3, [sp, #4]
 8008734:	9304      	str	r3, [sp, #16]
 8008736:	9b04      	ldr	r3, [sp, #16]
 8008738:	cc02      	ldmia	r4!, {r1}
 800873a:	cb20      	ldmia	r3!, {r5}
 800873c:	9304      	str	r3, [sp, #16]
 800873e:	b2ab      	uxth	r3, r5
 8008740:	19df      	adds	r7, r3, r7
 8008742:	b28b      	uxth	r3, r1
 8008744:	1afb      	subs	r3, r7, r3
 8008746:	0c09      	lsrs	r1, r1, #16
 8008748:	0c2d      	lsrs	r5, r5, #16
 800874a:	1a6d      	subs	r5, r5, r1
 800874c:	1419      	asrs	r1, r3, #16
 800874e:	186d      	adds	r5, r5, r1
 8008750:	4661      	mov	r1, ip
 8008752:	142f      	asrs	r7, r5, #16
 8008754:	b29b      	uxth	r3, r3
 8008756:	042d      	lsls	r5, r5, #16
 8008758:	432b      	orrs	r3, r5
 800875a:	c108      	stmia	r1!, {r3}
 800875c:	9b03      	ldr	r3, [sp, #12]
 800875e:	468c      	mov	ip, r1
 8008760:	42a3      	cmp	r3, r4
 8008762:	d8e8      	bhi.n	8008736 <__mdiff+0x8a>
 8008764:	0031      	movs	r1, r6
 8008766:	9c03      	ldr	r4, [sp, #12]
 8008768:	3115      	adds	r1, #21
 800876a:	2304      	movs	r3, #4
 800876c:	428c      	cmp	r4, r1
 800876e:	d304      	bcc.n	800877a <__mdiff+0xce>
 8008770:	1ba3      	subs	r3, r4, r6
 8008772:	3b15      	subs	r3, #21
 8008774:	089b      	lsrs	r3, r3, #2
 8008776:	3301      	adds	r3, #1
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	9901      	ldr	r1, [sp, #4]
 800877c:	18cc      	adds	r4, r1, r3
 800877e:	9905      	ldr	r1, [sp, #20]
 8008780:	0026      	movs	r6, r4
 8008782:	18cb      	adds	r3, r1, r3
 8008784:	469c      	mov	ip, r3
 8008786:	9902      	ldr	r1, [sp, #8]
 8008788:	428e      	cmp	r6, r1
 800878a:	d310      	bcc.n	80087ae <__mdiff+0x102>
 800878c:	9e02      	ldr	r6, [sp, #8]
 800878e:	1ee1      	subs	r1, r4, #3
 8008790:	2500      	movs	r5, #0
 8008792:	428e      	cmp	r6, r1
 8008794:	d304      	bcc.n	80087a0 <__mdiff+0xf4>
 8008796:	0031      	movs	r1, r6
 8008798:	3103      	adds	r1, #3
 800879a:	1b0c      	subs	r4, r1, r4
 800879c:	08a4      	lsrs	r4, r4, #2
 800879e:	00a5      	lsls	r5, r4, #2
 80087a0:	195b      	adds	r3, r3, r5
 80087a2:	3b04      	subs	r3, #4
 80087a4:	6819      	ldr	r1, [r3, #0]
 80087a6:	2900      	cmp	r1, #0
 80087a8:	d00f      	beq.n	80087ca <__mdiff+0x11e>
 80087aa:	6110      	str	r0, [r2, #16]
 80087ac:	e797      	b.n	80086de <__mdiff+0x32>
 80087ae:	ce02      	ldmia	r6!, {r1}
 80087b0:	b28d      	uxth	r5, r1
 80087b2:	19ed      	adds	r5, r5, r7
 80087b4:	0c0f      	lsrs	r7, r1, #16
 80087b6:	1429      	asrs	r1, r5, #16
 80087b8:	1879      	adds	r1, r7, r1
 80087ba:	140f      	asrs	r7, r1, #16
 80087bc:	b2ad      	uxth	r5, r5
 80087be:	0409      	lsls	r1, r1, #16
 80087c0:	430d      	orrs	r5, r1
 80087c2:	4661      	mov	r1, ip
 80087c4:	c120      	stmia	r1!, {r5}
 80087c6:	468c      	mov	ip, r1
 80087c8:	e7dd      	b.n	8008786 <__mdiff+0xda>
 80087ca:	3801      	subs	r0, #1
 80087cc:	e7e9      	b.n	80087a2 <__mdiff+0xf6>
 80087ce:	46c0      	nop			; (mov r8, r8)
 80087d0:	08009c8f 	.word	0x08009c8f
 80087d4:	00000232 	.word	0x00000232
 80087d8:	08009d00 	.word	0x08009d00

080087dc <__d2b>:
 80087dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087de:	2101      	movs	r1, #1
 80087e0:	0014      	movs	r4, r2
 80087e2:	001e      	movs	r6, r3
 80087e4:	9f08      	ldr	r7, [sp, #32]
 80087e6:	f7ff fcc1 	bl	800816c <_Balloc>
 80087ea:	1e05      	subs	r5, r0, #0
 80087ec:	d105      	bne.n	80087fa <__d2b+0x1e>
 80087ee:	0002      	movs	r2, r0
 80087f0:	4b26      	ldr	r3, [pc, #152]	; (800888c <__d2b+0xb0>)
 80087f2:	4927      	ldr	r1, [pc, #156]	; (8008890 <__d2b+0xb4>)
 80087f4:	4827      	ldr	r0, [pc, #156]	; (8008894 <__d2b+0xb8>)
 80087f6:	f000 fc05 	bl	8009004 <__assert_func>
 80087fa:	0333      	lsls	r3, r6, #12
 80087fc:	0076      	lsls	r6, r6, #1
 80087fe:	0b1b      	lsrs	r3, r3, #12
 8008800:	0d76      	lsrs	r6, r6, #21
 8008802:	d124      	bne.n	800884e <__d2b+0x72>
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	2c00      	cmp	r4, #0
 8008808:	d027      	beq.n	800885a <__d2b+0x7e>
 800880a:	4668      	mov	r0, sp
 800880c:	9400      	str	r4, [sp, #0]
 800880e:	f7ff fd73 	bl	80082f8 <__lo0bits>
 8008812:	9c00      	ldr	r4, [sp, #0]
 8008814:	2800      	cmp	r0, #0
 8008816:	d01e      	beq.n	8008856 <__d2b+0x7a>
 8008818:	9b01      	ldr	r3, [sp, #4]
 800881a:	2120      	movs	r1, #32
 800881c:	001a      	movs	r2, r3
 800881e:	1a09      	subs	r1, r1, r0
 8008820:	408a      	lsls	r2, r1
 8008822:	40c3      	lsrs	r3, r0
 8008824:	4322      	orrs	r2, r4
 8008826:	616a      	str	r2, [r5, #20]
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	9c01      	ldr	r4, [sp, #4]
 800882c:	61ac      	str	r4, [r5, #24]
 800882e:	1e63      	subs	r3, r4, #1
 8008830:	419c      	sbcs	r4, r3
 8008832:	3401      	adds	r4, #1
 8008834:	612c      	str	r4, [r5, #16]
 8008836:	2e00      	cmp	r6, #0
 8008838:	d018      	beq.n	800886c <__d2b+0x90>
 800883a:	4b17      	ldr	r3, [pc, #92]	; (8008898 <__d2b+0xbc>)
 800883c:	18f6      	adds	r6, r6, r3
 800883e:	2335      	movs	r3, #53	; 0x35
 8008840:	1836      	adds	r6, r6, r0
 8008842:	1a18      	subs	r0, r3, r0
 8008844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008846:	603e      	str	r6, [r7, #0]
 8008848:	6018      	str	r0, [r3, #0]
 800884a:	0028      	movs	r0, r5
 800884c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800884e:	2280      	movs	r2, #128	; 0x80
 8008850:	0352      	lsls	r2, r2, #13
 8008852:	4313      	orrs	r3, r2
 8008854:	e7d6      	b.n	8008804 <__d2b+0x28>
 8008856:	616c      	str	r4, [r5, #20]
 8008858:	e7e7      	b.n	800882a <__d2b+0x4e>
 800885a:	a801      	add	r0, sp, #4
 800885c:	f7ff fd4c 	bl	80082f8 <__lo0bits>
 8008860:	2401      	movs	r4, #1
 8008862:	9b01      	ldr	r3, [sp, #4]
 8008864:	612c      	str	r4, [r5, #16]
 8008866:	616b      	str	r3, [r5, #20]
 8008868:	3020      	adds	r0, #32
 800886a:	e7e4      	b.n	8008836 <__d2b+0x5a>
 800886c:	4b0b      	ldr	r3, [pc, #44]	; (800889c <__d2b+0xc0>)
 800886e:	18c0      	adds	r0, r0, r3
 8008870:	4b0b      	ldr	r3, [pc, #44]	; (80088a0 <__d2b+0xc4>)
 8008872:	6038      	str	r0, [r7, #0]
 8008874:	18e3      	adds	r3, r4, r3
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	18eb      	adds	r3, r5, r3
 800887a:	6958      	ldr	r0, [r3, #20]
 800887c:	f7ff fd22 	bl	80082c4 <__hi0bits>
 8008880:	0164      	lsls	r4, r4, #5
 8008882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008884:	1a24      	subs	r4, r4, r0
 8008886:	601c      	str	r4, [r3, #0]
 8008888:	e7df      	b.n	800884a <__d2b+0x6e>
 800888a:	46c0      	nop			; (mov r8, r8)
 800888c:	08009c8f 	.word	0x08009c8f
 8008890:	0000030a 	.word	0x0000030a
 8008894:	08009d00 	.word	0x08009d00
 8008898:	fffffbcd 	.word	0xfffffbcd
 800889c:	fffffbce 	.word	0xfffffbce
 80088a0:	3fffffff 	.word	0x3fffffff

080088a4 <_calloc_r>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	0c13      	lsrs	r3, r2, #16
 80088a8:	0c0d      	lsrs	r5, r1, #16
 80088aa:	d11e      	bne.n	80088ea <_calloc_r+0x46>
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10c      	bne.n	80088ca <_calloc_r+0x26>
 80088b0:	b289      	uxth	r1, r1
 80088b2:	b294      	uxth	r4, r2
 80088b4:	434c      	muls	r4, r1
 80088b6:	0021      	movs	r1, r4
 80088b8:	f000 f88c 	bl	80089d4 <_malloc_r>
 80088bc:	1e05      	subs	r5, r0, #0
 80088be:	d01b      	beq.n	80088f8 <_calloc_r+0x54>
 80088c0:	0022      	movs	r2, r4
 80088c2:	2100      	movs	r1, #0
 80088c4:	f7fd fff4 	bl	80068b0 <memset>
 80088c8:	e016      	b.n	80088f8 <_calloc_r+0x54>
 80088ca:	1c1d      	adds	r5, r3, #0
 80088cc:	1c0b      	adds	r3, r1, #0
 80088ce:	b292      	uxth	r2, r2
 80088d0:	b289      	uxth	r1, r1
 80088d2:	b29c      	uxth	r4, r3
 80088d4:	4351      	muls	r1, r2
 80088d6:	b2ab      	uxth	r3, r5
 80088d8:	4363      	muls	r3, r4
 80088da:	0c0c      	lsrs	r4, r1, #16
 80088dc:	191c      	adds	r4, r3, r4
 80088de:	0c22      	lsrs	r2, r4, #16
 80088e0:	d107      	bne.n	80088f2 <_calloc_r+0x4e>
 80088e2:	0424      	lsls	r4, r4, #16
 80088e4:	b289      	uxth	r1, r1
 80088e6:	430c      	orrs	r4, r1
 80088e8:	e7e5      	b.n	80088b6 <_calloc_r+0x12>
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d101      	bne.n	80088f2 <_calloc_r+0x4e>
 80088ee:	1c13      	adds	r3, r2, #0
 80088f0:	e7ed      	b.n	80088ce <_calloc_r+0x2a>
 80088f2:	230c      	movs	r3, #12
 80088f4:	2500      	movs	r5, #0
 80088f6:	6003      	str	r3, [r0, #0]
 80088f8:	0028      	movs	r0, r5
 80088fa:	bd70      	pop	{r4, r5, r6, pc}

080088fc <_free_r>:
 80088fc:	b570      	push	{r4, r5, r6, lr}
 80088fe:	0005      	movs	r5, r0
 8008900:	2900      	cmp	r1, #0
 8008902:	d010      	beq.n	8008926 <_free_r+0x2a>
 8008904:	1f0c      	subs	r4, r1, #4
 8008906:	6823      	ldr	r3, [r4, #0]
 8008908:	2b00      	cmp	r3, #0
 800890a:	da00      	bge.n	800890e <_free_r+0x12>
 800890c:	18e4      	adds	r4, r4, r3
 800890e:	0028      	movs	r0, r5
 8008910:	f000 fd16 	bl	8009340 <__malloc_lock>
 8008914:	4a1d      	ldr	r2, [pc, #116]	; (800898c <_free_r+0x90>)
 8008916:	6813      	ldr	r3, [r2, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d105      	bne.n	8008928 <_free_r+0x2c>
 800891c:	6063      	str	r3, [r4, #4]
 800891e:	6014      	str	r4, [r2, #0]
 8008920:	0028      	movs	r0, r5
 8008922:	f000 fd15 	bl	8009350 <__malloc_unlock>
 8008926:	bd70      	pop	{r4, r5, r6, pc}
 8008928:	42a3      	cmp	r3, r4
 800892a:	d908      	bls.n	800893e <_free_r+0x42>
 800892c:	6821      	ldr	r1, [r4, #0]
 800892e:	1860      	adds	r0, r4, r1
 8008930:	4283      	cmp	r3, r0
 8008932:	d1f3      	bne.n	800891c <_free_r+0x20>
 8008934:	6818      	ldr	r0, [r3, #0]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	1841      	adds	r1, r0, r1
 800893a:	6021      	str	r1, [r4, #0]
 800893c:	e7ee      	b.n	800891c <_free_r+0x20>
 800893e:	001a      	movs	r2, r3
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <_free_r+0x4e>
 8008946:	42a3      	cmp	r3, r4
 8008948:	d9f9      	bls.n	800893e <_free_r+0x42>
 800894a:	6811      	ldr	r1, [r2, #0]
 800894c:	1850      	adds	r0, r2, r1
 800894e:	42a0      	cmp	r0, r4
 8008950:	d10b      	bne.n	800896a <_free_r+0x6e>
 8008952:	6820      	ldr	r0, [r4, #0]
 8008954:	1809      	adds	r1, r1, r0
 8008956:	1850      	adds	r0, r2, r1
 8008958:	6011      	str	r1, [r2, #0]
 800895a:	4283      	cmp	r3, r0
 800895c:	d1e0      	bne.n	8008920 <_free_r+0x24>
 800895e:	6818      	ldr	r0, [r3, #0]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	1841      	adds	r1, r0, r1
 8008964:	6011      	str	r1, [r2, #0]
 8008966:	6053      	str	r3, [r2, #4]
 8008968:	e7da      	b.n	8008920 <_free_r+0x24>
 800896a:	42a0      	cmp	r0, r4
 800896c:	d902      	bls.n	8008974 <_free_r+0x78>
 800896e:	230c      	movs	r3, #12
 8008970:	602b      	str	r3, [r5, #0]
 8008972:	e7d5      	b.n	8008920 <_free_r+0x24>
 8008974:	6821      	ldr	r1, [r4, #0]
 8008976:	1860      	adds	r0, r4, r1
 8008978:	4283      	cmp	r3, r0
 800897a:	d103      	bne.n	8008984 <_free_r+0x88>
 800897c:	6818      	ldr	r0, [r3, #0]
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	1841      	adds	r1, r0, r1
 8008982:	6021      	str	r1, [r4, #0]
 8008984:	6063      	str	r3, [r4, #4]
 8008986:	6054      	str	r4, [r2, #4]
 8008988:	e7ca      	b.n	8008920 <_free_r+0x24>
 800898a:	46c0      	nop			; (mov r8, r8)
 800898c:	200002dc 	.word	0x200002dc

08008990 <sbrk_aligned>:
 8008990:	b570      	push	{r4, r5, r6, lr}
 8008992:	4e0f      	ldr	r6, [pc, #60]	; (80089d0 <sbrk_aligned+0x40>)
 8008994:	000d      	movs	r5, r1
 8008996:	6831      	ldr	r1, [r6, #0]
 8008998:	0004      	movs	r4, r0
 800899a:	2900      	cmp	r1, #0
 800899c:	d102      	bne.n	80089a4 <sbrk_aligned+0x14>
 800899e:	f000 f9f1 	bl	8008d84 <_sbrk_r>
 80089a2:	6030      	str	r0, [r6, #0]
 80089a4:	0029      	movs	r1, r5
 80089a6:	0020      	movs	r0, r4
 80089a8:	f000 f9ec 	bl	8008d84 <_sbrk_r>
 80089ac:	1c43      	adds	r3, r0, #1
 80089ae:	d00a      	beq.n	80089c6 <sbrk_aligned+0x36>
 80089b0:	2303      	movs	r3, #3
 80089b2:	1cc5      	adds	r5, r0, #3
 80089b4:	439d      	bics	r5, r3
 80089b6:	42a8      	cmp	r0, r5
 80089b8:	d007      	beq.n	80089ca <sbrk_aligned+0x3a>
 80089ba:	1a29      	subs	r1, r5, r0
 80089bc:	0020      	movs	r0, r4
 80089be:	f000 f9e1 	bl	8008d84 <_sbrk_r>
 80089c2:	1c43      	adds	r3, r0, #1
 80089c4:	d101      	bne.n	80089ca <sbrk_aligned+0x3a>
 80089c6:	2501      	movs	r5, #1
 80089c8:	426d      	negs	r5, r5
 80089ca:	0028      	movs	r0, r5
 80089cc:	bd70      	pop	{r4, r5, r6, pc}
 80089ce:	46c0      	nop			; (mov r8, r8)
 80089d0:	200002e0 	.word	0x200002e0

080089d4 <_malloc_r>:
 80089d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089d6:	2203      	movs	r2, #3
 80089d8:	1ccb      	adds	r3, r1, #3
 80089da:	4393      	bics	r3, r2
 80089dc:	3308      	adds	r3, #8
 80089de:	0006      	movs	r6, r0
 80089e0:	001f      	movs	r7, r3
 80089e2:	2b0c      	cmp	r3, #12
 80089e4:	d232      	bcs.n	8008a4c <_malloc_r+0x78>
 80089e6:	270c      	movs	r7, #12
 80089e8:	42b9      	cmp	r1, r7
 80089ea:	d831      	bhi.n	8008a50 <_malloc_r+0x7c>
 80089ec:	0030      	movs	r0, r6
 80089ee:	f000 fca7 	bl	8009340 <__malloc_lock>
 80089f2:	4d32      	ldr	r5, [pc, #200]	; (8008abc <_malloc_r+0xe8>)
 80089f4:	682b      	ldr	r3, [r5, #0]
 80089f6:	001c      	movs	r4, r3
 80089f8:	2c00      	cmp	r4, #0
 80089fa:	d12e      	bne.n	8008a5a <_malloc_r+0x86>
 80089fc:	0039      	movs	r1, r7
 80089fe:	0030      	movs	r0, r6
 8008a00:	f7ff ffc6 	bl	8008990 <sbrk_aligned>
 8008a04:	0004      	movs	r4, r0
 8008a06:	1c43      	adds	r3, r0, #1
 8008a08:	d11e      	bne.n	8008a48 <_malloc_r+0x74>
 8008a0a:	682c      	ldr	r4, [r5, #0]
 8008a0c:	0025      	movs	r5, r4
 8008a0e:	2d00      	cmp	r5, #0
 8008a10:	d14a      	bne.n	8008aa8 <_malloc_r+0xd4>
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	0029      	movs	r1, r5
 8008a16:	18e3      	adds	r3, r4, r3
 8008a18:	0030      	movs	r0, r6
 8008a1a:	9301      	str	r3, [sp, #4]
 8008a1c:	f000 f9b2 	bl	8008d84 <_sbrk_r>
 8008a20:	9b01      	ldr	r3, [sp, #4]
 8008a22:	4283      	cmp	r3, r0
 8008a24:	d143      	bne.n	8008aae <_malloc_r+0xda>
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	3703      	adds	r7, #3
 8008a2a:	1aff      	subs	r7, r7, r3
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	439f      	bics	r7, r3
 8008a30:	3708      	adds	r7, #8
 8008a32:	2f0c      	cmp	r7, #12
 8008a34:	d200      	bcs.n	8008a38 <_malloc_r+0x64>
 8008a36:	270c      	movs	r7, #12
 8008a38:	0039      	movs	r1, r7
 8008a3a:	0030      	movs	r0, r6
 8008a3c:	f7ff ffa8 	bl	8008990 <sbrk_aligned>
 8008a40:	1c43      	adds	r3, r0, #1
 8008a42:	d034      	beq.n	8008aae <_malloc_r+0xda>
 8008a44:	6823      	ldr	r3, [r4, #0]
 8008a46:	19df      	adds	r7, r3, r7
 8008a48:	6027      	str	r7, [r4, #0]
 8008a4a:	e013      	b.n	8008a74 <_malloc_r+0xa0>
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	dacb      	bge.n	80089e8 <_malloc_r+0x14>
 8008a50:	230c      	movs	r3, #12
 8008a52:	2500      	movs	r5, #0
 8008a54:	6033      	str	r3, [r6, #0]
 8008a56:	0028      	movs	r0, r5
 8008a58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a5a:	6822      	ldr	r2, [r4, #0]
 8008a5c:	1bd1      	subs	r1, r2, r7
 8008a5e:	d420      	bmi.n	8008aa2 <_malloc_r+0xce>
 8008a60:	290b      	cmp	r1, #11
 8008a62:	d917      	bls.n	8008a94 <_malloc_r+0xc0>
 8008a64:	19e2      	adds	r2, r4, r7
 8008a66:	6027      	str	r7, [r4, #0]
 8008a68:	42a3      	cmp	r3, r4
 8008a6a:	d111      	bne.n	8008a90 <_malloc_r+0xbc>
 8008a6c:	602a      	str	r2, [r5, #0]
 8008a6e:	6863      	ldr	r3, [r4, #4]
 8008a70:	6011      	str	r1, [r2, #0]
 8008a72:	6053      	str	r3, [r2, #4]
 8008a74:	0030      	movs	r0, r6
 8008a76:	0025      	movs	r5, r4
 8008a78:	f000 fc6a 	bl	8009350 <__malloc_unlock>
 8008a7c:	2207      	movs	r2, #7
 8008a7e:	350b      	adds	r5, #11
 8008a80:	1d23      	adds	r3, r4, #4
 8008a82:	4395      	bics	r5, r2
 8008a84:	1aea      	subs	r2, r5, r3
 8008a86:	429d      	cmp	r5, r3
 8008a88:	d0e5      	beq.n	8008a56 <_malloc_r+0x82>
 8008a8a:	1b5b      	subs	r3, r3, r5
 8008a8c:	50a3      	str	r3, [r4, r2]
 8008a8e:	e7e2      	b.n	8008a56 <_malloc_r+0x82>
 8008a90:	605a      	str	r2, [r3, #4]
 8008a92:	e7ec      	b.n	8008a6e <_malloc_r+0x9a>
 8008a94:	6862      	ldr	r2, [r4, #4]
 8008a96:	42a3      	cmp	r3, r4
 8008a98:	d101      	bne.n	8008a9e <_malloc_r+0xca>
 8008a9a:	602a      	str	r2, [r5, #0]
 8008a9c:	e7ea      	b.n	8008a74 <_malloc_r+0xa0>
 8008a9e:	605a      	str	r2, [r3, #4]
 8008aa0:	e7e8      	b.n	8008a74 <_malloc_r+0xa0>
 8008aa2:	0023      	movs	r3, r4
 8008aa4:	6864      	ldr	r4, [r4, #4]
 8008aa6:	e7a7      	b.n	80089f8 <_malloc_r+0x24>
 8008aa8:	002c      	movs	r4, r5
 8008aaa:	686d      	ldr	r5, [r5, #4]
 8008aac:	e7af      	b.n	8008a0e <_malloc_r+0x3a>
 8008aae:	230c      	movs	r3, #12
 8008ab0:	0030      	movs	r0, r6
 8008ab2:	6033      	str	r3, [r6, #0]
 8008ab4:	f000 fc4c 	bl	8009350 <__malloc_unlock>
 8008ab8:	e7cd      	b.n	8008a56 <_malloc_r+0x82>
 8008aba:	46c0      	nop			; (mov r8, r8)
 8008abc:	200002dc 	.word	0x200002dc

08008ac0 <__sfputc_r>:
 8008ac0:	6893      	ldr	r3, [r2, #8]
 8008ac2:	b510      	push	{r4, lr}
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	6093      	str	r3, [r2, #8]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	da04      	bge.n	8008ad6 <__sfputc_r+0x16>
 8008acc:	6994      	ldr	r4, [r2, #24]
 8008ace:	42a3      	cmp	r3, r4
 8008ad0:	db07      	blt.n	8008ae2 <__sfputc_r+0x22>
 8008ad2:	290a      	cmp	r1, #10
 8008ad4:	d005      	beq.n	8008ae2 <__sfputc_r+0x22>
 8008ad6:	6813      	ldr	r3, [r2, #0]
 8008ad8:	1c58      	adds	r0, r3, #1
 8008ada:	6010      	str	r0, [r2, #0]
 8008adc:	7019      	strb	r1, [r3, #0]
 8008ade:	0008      	movs	r0, r1
 8008ae0:	bd10      	pop	{r4, pc}
 8008ae2:	f000 f9ad 	bl	8008e40 <__swbuf_r>
 8008ae6:	0001      	movs	r1, r0
 8008ae8:	e7f9      	b.n	8008ade <__sfputc_r+0x1e>

08008aea <__sfputs_r>:
 8008aea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aec:	0006      	movs	r6, r0
 8008aee:	000f      	movs	r7, r1
 8008af0:	0014      	movs	r4, r2
 8008af2:	18d5      	adds	r5, r2, r3
 8008af4:	42ac      	cmp	r4, r5
 8008af6:	d101      	bne.n	8008afc <__sfputs_r+0x12>
 8008af8:	2000      	movs	r0, #0
 8008afa:	e007      	b.n	8008b0c <__sfputs_r+0x22>
 8008afc:	7821      	ldrb	r1, [r4, #0]
 8008afe:	003a      	movs	r2, r7
 8008b00:	0030      	movs	r0, r6
 8008b02:	f7ff ffdd 	bl	8008ac0 <__sfputc_r>
 8008b06:	3401      	adds	r4, #1
 8008b08:	1c43      	adds	r3, r0, #1
 8008b0a:	d1f3      	bne.n	8008af4 <__sfputs_r+0xa>
 8008b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b10 <_vfiprintf_r>:
 8008b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b12:	b0a1      	sub	sp, #132	; 0x84
 8008b14:	0006      	movs	r6, r0
 8008b16:	000c      	movs	r4, r1
 8008b18:	001f      	movs	r7, r3
 8008b1a:	9203      	str	r2, [sp, #12]
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d004      	beq.n	8008b2a <_vfiprintf_r+0x1a>
 8008b20:	6983      	ldr	r3, [r0, #24]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d101      	bne.n	8008b2a <_vfiprintf_r+0x1a>
 8008b26:	f7ff fa5b 	bl	8007fe0 <__sinit>
 8008b2a:	4b8e      	ldr	r3, [pc, #568]	; (8008d64 <_vfiprintf_r+0x254>)
 8008b2c:	429c      	cmp	r4, r3
 8008b2e:	d11c      	bne.n	8008b6a <_vfiprintf_r+0x5a>
 8008b30:	6874      	ldr	r4, [r6, #4]
 8008b32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b34:	07db      	lsls	r3, r3, #31
 8008b36:	d405      	bmi.n	8008b44 <_vfiprintf_r+0x34>
 8008b38:	89a3      	ldrh	r3, [r4, #12]
 8008b3a:	059b      	lsls	r3, r3, #22
 8008b3c:	d402      	bmi.n	8008b44 <_vfiprintf_r+0x34>
 8008b3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b40:	f7ff faf3 	bl	800812a <__retarget_lock_acquire_recursive>
 8008b44:	89a3      	ldrh	r3, [r4, #12]
 8008b46:	071b      	lsls	r3, r3, #28
 8008b48:	d502      	bpl.n	8008b50 <_vfiprintf_r+0x40>
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d11d      	bne.n	8008b8c <_vfiprintf_r+0x7c>
 8008b50:	0021      	movs	r1, r4
 8008b52:	0030      	movs	r0, r6
 8008b54:	f000 f9de 	bl	8008f14 <__swsetup_r>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d017      	beq.n	8008b8c <_vfiprintf_r+0x7c>
 8008b5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b5e:	07db      	lsls	r3, r3, #31
 8008b60:	d50d      	bpl.n	8008b7e <_vfiprintf_r+0x6e>
 8008b62:	2001      	movs	r0, #1
 8008b64:	4240      	negs	r0, r0
 8008b66:	b021      	add	sp, #132	; 0x84
 8008b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b6a:	4b7f      	ldr	r3, [pc, #508]	; (8008d68 <_vfiprintf_r+0x258>)
 8008b6c:	429c      	cmp	r4, r3
 8008b6e:	d101      	bne.n	8008b74 <_vfiprintf_r+0x64>
 8008b70:	68b4      	ldr	r4, [r6, #8]
 8008b72:	e7de      	b.n	8008b32 <_vfiprintf_r+0x22>
 8008b74:	4b7d      	ldr	r3, [pc, #500]	; (8008d6c <_vfiprintf_r+0x25c>)
 8008b76:	429c      	cmp	r4, r3
 8008b78:	d1db      	bne.n	8008b32 <_vfiprintf_r+0x22>
 8008b7a:	68f4      	ldr	r4, [r6, #12]
 8008b7c:	e7d9      	b.n	8008b32 <_vfiprintf_r+0x22>
 8008b7e:	89a3      	ldrh	r3, [r4, #12]
 8008b80:	059b      	lsls	r3, r3, #22
 8008b82:	d4ee      	bmi.n	8008b62 <_vfiprintf_r+0x52>
 8008b84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b86:	f7ff fad1 	bl	800812c <__retarget_lock_release_recursive>
 8008b8a:	e7ea      	b.n	8008b62 <_vfiprintf_r+0x52>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	ad08      	add	r5, sp, #32
 8008b90:	616b      	str	r3, [r5, #20]
 8008b92:	3320      	adds	r3, #32
 8008b94:	766b      	strb	r3, [r5, #25]
 8008b96:	3310      	adds	r3, #16
 8008b98:	76ab      	strb	r3, [r5, #26]
 8008b9a:	9707      	str	r7, [sp, #28]
 8008b9c:	9f03      	ldr	r7, [sp, #12]
 8008b9e:	783b      	ldrb	r3, [r7, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d001      	beq.n	8008ba8 <_vfiprintf_r+0x98>
 8008ba4:	2b25      	cmp	r3, #37	; 0x25
 8008ba6:	d14e      	bne.n	8008c46 <_vfiprintf_r+0x136>
 8008ba8:	9b03      	ldr	r3, [sp, #12]
 8008baa:	1afb      	subs	r3, r7, r3
 8008bac:	9305      	str	r3, [sp, #20]
 8008bae:	9b03      	ldr	r3, [sp, #12]
 8008bb0:	429f      	cmp	r7, r3
 8008bb2:	d00d      	beq.n	8008bd0 <_vfiprintf_r+0xc0>
 8008bb4:	9b05      	ldr	r3, [sp, #20]
 8008bb6:	0021      	movs	r1, r4
 8008bb8:	0030      	movs	r0, r6
 8008bba:	9a03      	ldr	r2, [sp, #12]
 8008bbc:	f7ff ff95 	bl	8008aea <__sfputs_r>
 8008bc0:	1c43      	adds	r3, r0, #1
 8008bc2:	d100      	bne.n	8008bc6 <_vfiprintf_r+0xb6>
 8008bc4:	e0b5      	b.n	8008d32 <_vfiprintf_r+0x222>
 8008bc6:	696a      	ldr	r2, [r5, #20]
 8008bc8:	9b05      	ldr	r3, [sp, #20]
 8008bca:	4694      	mov	ip, r2
 8008bcc:	4463      	add	r3, ip
 8008bce:	616b      	str	r3, [r5, #20]
 8008bd0:	783b      	ldrb	r3, [r7, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d100      	bne.n	8008bd8 <_vfiprintf_r+0xc8>
 8008bd6:	e0ac      	b.n	8008d32 <_vfiprintf_r+0x222>
 8008bd8:	2201      	movs	r2, #1
 8008bda:	1c7b      	adds	r3, r7, #1
 8008bdc:	9303      	str	r3, [sp, #12]
 8008bde:	2300      	movs	r3, #0
 8008be0:	4252      	negs	r2, r2
 8008be2:	606a      	str	r2, [r5, #4]
 8008be4:	a904      	add	r1, sp, #16
 8008be6:	3254      	adds	r2, #84	; 0x54
 8008be8:	1852      	adds	r2, r2, r1
 8008bea:	602b      	str	r3, [r5, #0]
 8008bec:	60eb      	str	r3, [r5, #12]
 8008bee:	60ab      	str	r3, [r5, #8]
 8008bf0:	7013      	strb	r3, [r2, #0]
 8008bf2:	65ab      	str	r3, [r5, #88]	; 0x58
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	2205      	movs	r2, #5
 8008bf8:	7819      	ldrb	r1, [r3, #0]
 8008bfa:	485d      	ldr	r0, [pc, #372]	; (8008d70 <_vfiprintf_r+0x260>)
 8008bfc:	f7ff faa2 	bl	8008144 <memchr>
 8008c00:	9b03      	ldr	r3, [sp, #12]
 8008c02:	1c5f      	adds	r7, r3, #1
 8008c04:	2800      	cmp	r0, #0
 8008c06:	d120      	bne.n	8008c4a <_vfiprintf_r+0x13a>
 8008c08:	682a      	ldr	r2, [r5, #0]
 8008c0a:	06d3      	lsls	r3, r2, #27
 8008c0c:	d504      	bpl.n	8008c18 <_vfiprintf_r+0x108>
 8008c0e:	2353      	movs	r3, #83	; 0x53
 8008c10:	a904      	add	r1, sp, #16
 8008c12:	185b      	adds	r3, r3, r1
 8008c14:	2120      	movs	r1, #32
 8008c16:	7019      	strb	r1, [r3, #0]
 8008c18:	0713      	lsls	r3, r2, #28
 8008c1a:	d504      	bpl.n	8008c26 <_vfiprintf_r+0x116>
 8008c1c:	2353      	movs	r3, #83	; 0x53
 8008c1e:	a904      	add	r1, sp, #16
 8008c20:	185b      	adds	r3, r3, r1
 8008c22:	212b      	movs	r1, #43	; 0x2b
 8008c24:	7019      	strb	r1, [r3, #0]
 8008c26:	9b03      	ldr	r3, [sp, #12]
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	2b2a      	cmp	r3, #42	; 0x2a
 8008c2c:	d016      	beq.n	8008c5c <_vfiprintf_r+0x14c>
 8008c2e:	2100      	movs	r1, #0
 8008c30:	68eb      	ldr	r3, [r5, #12]
 8008c32:	9f03      	ldr	r7, [sp, #12]
 8008c34:	783a      	ldrb	r2, [r7, #0]
 8008c36:	1c78      	adds	r0, r7, #1
 8008c38:	3a30      	subs	r2, #48	; 0x30
 8008c3a:	4684      	mov	ip, r0
 8008c3c:	2a09      	cmp	r2, #9
 8008c3e:	d94f      	bls.n	8008ce0 <_vfiprintf_r+0x1d0>
 8008c40:	2900      	cmp	r1, #0
 8008c42:	d111      	bne.n	8008c68 <_vfiprintf_r+0x158>
 8008c44:	e017      	b.n	8008c76 <_vfiprintf_r+0x166>
 8008c46:	3701      	adds	r7, #1
 8008c48:	e7a9      	b.n	8008b9e <_vfiprintf_r+0x8e>
 8008c4a:	4b49      	ldr	r3, [pc, #292]	; (8008d70 <_vfiprintf_r+0x260>)
 8008c4c:	682a      	ldr	r2, [r5, #0]
 8008c4e:	1ac0      	subs	r0, r0, r3
 8008c50:	2301      	movs	r3, #1
 8008c52:	4083      	lsls	r3, r0
 8008c54:	4313      	orrs	r3, r2
 8008c56:	602b      	str	r3, [r5, #0]
 8008c58:	9703      	str	r7, [sp, #12]
 8008c5a:	e7cb      	b.n	8008bf4 <_vfiprintf_r+0xe4>
 8008c5c:	9b07      	ldr	r3, [sp, #28]
 8008c5e:	1d19      	adds	r1, r3, #4
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	9107      	str	r1, [sp, #28]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	db01      	blt.n	8008c6c <_vfiprintf_r+0x15c>
 8008c68:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c6a:	e004      	b.n	8008c76 <_vfiprintf_r+0x166>
 8008c6c:	425b      	negs	r3, r3
 8008c6e:	60eb      	str	r3, [r5, #12]
 8008c70:	2302      	movs	r3, #2
 8008c72:	4313      	orrs	r3, r2
 8008c74:	602b      	str	r3, [r5, #0]
 8008c76:	783b      	ldrb	r3, [r7, #0]
 8008c78:	2b2e      	cmp	r3, #46	; 0x2e
 8008c7a:	d10a      	bne.n	8008c92 <_vfiprintf_r+0x182>
 8008c7c:	787b      	ldrb	r3, [r7, #1]
 8008c7e:	2b2a      	cmp	r3, #42	; 0x2a
 8008c80:	d137      	bne.n	8008cf2 <_vfiprintf_r+0x1e2>
 8008c82:	9b07      	ldr	r3, [sp, #28]
 8008c84:	3702      	adds	r7, #2
 8008c86:	1d1a      	adds	r2, r3, #4
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	9207      	str	r2, [sp, #28]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	db2d      	blt.n	8008cec <_vfiprintf_r+0x1dc>
 8008c90:	9309      	str	r3, [sp, #36]	; 0x24
 8008c92:	2203      	movs	r2, #3
 8008c94:	7839      	ldrb	r1, [r7, #0]
 8008c96:	4837      	ldr	r0, [pc, #220]	; (8008d74 <_vfiprintf_r+0x264>)
 8008c98:	f7ff fa54 	bl	8008144 <memchr>
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d007      	beq.n	8008cb0 <_vfiprintf_r+0x1a0>
 8008ca0:	4b34      	ldr	r3, [pc, #208]	; (8008d74 <_vfiprintf_r+0x264>)
 8008ca2:	682a      	ldr	r2, [r5, #0]
 8008ca4:	1ac0      	subs	r0, r0, r3
 8008ca6:	2340      	movs	r3, #64	; 0x40
 8008ca8:	4083      	lsls	r3, r0
 8008caa:	4313      	orrs	r3, r2
 8008cac:	3701      	adds	r7, #1
 8008cae:	602b      	str	r3, [r5, #0]
 8008cb0:	7839      	ldrb	r1, [r7, #0]
 8008cb2:	1c7b      	adds	r3, r7, #1
 8008cb4:	2206      	movs	r2, #6
 8008cb6:	4830      	ldr	r0, [pc, #192]	; (8008d78 <_vfiprintf_r+0x268>)
 8008cb8:	9303      	str	r3, [sp, #12]
 8008cba:	7629      	strb	r1, [r5, #24]
 8008cbc:	f7ff fa42 	bl	8008144 <memchr>
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	d045      	beq.n	8008d50 <_vfiprintf_r+0x240>
 8008cc4:	4b2d      	ldr	r3, [pc, #180]	; (8008d7c <_vfiprintf_r+0x26c>)
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d127      	bne.n	8008d1a <_vfiprintf_r+0x20a>
 8008cca:	2207      	movs	r2, #7
 8008ccc:	9b07      	ldr	r3, [sp, #28]
 8008cce:	3307      	adds	r3, #7
 8008cd0:	4393      	bics	r3, r2
 8008cd2:	3308      	adds	r3, #8
 8008cd4:	9307      	str	r3, [sp, #28]
 8008cd6:	696b      	ldr	r3, [r5, #20]
 8008cd8:	9a04      	ldr	r2, [sp, #16]
 8008cda:	189b      	adds	r3, r3, r2
 8008cdc:	616b      	str	r3, [r5, #20]
 8008cde:	e75d      	b.n	8008b9c <_vfiprintf_r+0x8c>
 8008ce0:	210a      	movs	r1, #10
 8008ce2:	434b      	muls	r3, r1
 8008ce4:	4667      	mov	r7, ip
 8008ce6:	189b      	adds	r3, r3, r2
 8008ce8:	3909      	subs	r1, #9
 8008cea:	e7a3      	b.n	8008c34 <_vfiprintf_r+0x124>
 8008cec:	2301      	movs	r3, #1
 8008cee:	425b      	negs	r3, r3
 8008cf0:	e7ce      	b.n	8008c90 <_vfiprintf_r+0x180>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	001a      	movs	r2, r3
 8008cf6:	3701      	adds	r7, #1
 8008cf8:	606b      	str	r3, [r5, #4]
 8008cfa:	7839      	ldrb	r1, [r7, #0]
 8008cfc:	1c78      	adds	r0, r7, #1
 8008cfe:	3930      	subs	r1, #48	; 0x30
 8008d00:	4684      	mov	ip, r0
 8008d02:	2909      	cmp	r1, #9
 8008d04:	d903      	bls.n	8008d0e <_vfiprintf_r+0x1fe>
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d0c3      	beq.n	8008c92 <_vfiprintf_r+0x182>
 8008d0a:	9209      	str	r2, [sp, #36]	; 0x24
 8008d0c:	e7c1      	b.n	8008c92 <_vfiprintf_r+0x182>
 8008d0e:	230a      	movs	r3, #10
 8008d10:	435a      	muls	r2, r3
 8008d12:	4667      	mov	r7, ip
 8008d14:	1852      	adds	r2, r2, r1
 8008d16:	3b09      	subs	r3, #9
 8008d18:	e7ef      	b.n	8008cfa <_vfiprintf_r+0x1ea>
 8008d1a:	ab07      	add	r3, sp, #28
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	0022      	movs	r2, r4
 8008d20:	0029      	movs	r1, r5
 8008d22:	0030      	movs	r0, r6
 8008d24:	4b16      	ldr	r3, [pc, #88]	; (8008d80 <_vfiprintf_r+0x270>)
 8008d26:	f7fd fe75 	bl	8006a14 <_printf_float>
 8008d2a:	9004      	str	r0, [sp, #16]
 8008d2c:	9b04      	ldr	r3, [sp, #16]
 8008d2e:	3301      	adds	r3, #1
 8008d30:	d1d1      	bne.n	8008cd6 <_vfiprintf_r+0x1c6>
 8008d32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d34:	07db      	lsls	r3, r3, #31
 8008d36:	d405      	bmi.n	8008d44 <_vfiprintf_r+0x234>
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	059b      	lsls	r3, r3, #22
 8008d3c:	d402      	bmi.n	8008d44 <_vfiprintf_r+0x234>
 8008d3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d40:	f7ff f9f4 	bl	800812c <__retarget_lock_release_recursive>
 8008d44:	89a3      	ldrh	r3, [r4, #12]
 8008d46:	065b      	lsls	r3, r3, #25
 8008d48:	d500      	bpl.n	8008d4c <_vfiprintf_r+0x23c>
 8008d4a:	e70a      	b.n	8008b62 <_vfiprintf_r+0x52>
 8008d4c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008d4e:	e70a      	b.n	8008b66 <_vfiprintf_r+0x56>
 8008d50:	ab07      	add	r3, sp, #28
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	0022      	movs	r2, r4
 8008d56:	0029      	movs	r1, r5
 8008d58:	0030      	movs	r0, r6
 8008d5a:	4b09      	ldr	r3, [pc, #36]	; (8008d80 <_vfiprintf_r+0x270>)
 8008d5c:	f7fe f90c 	bl	8006f78 <_printf_i>
 8008d60:	e7e3      	b.n	8008d2a <_vfiprintf_r+0x21a>
 8008d62:	46c0      	nop			; (mov r8, r8)
 8008d64:	08009cc0 	.word	0x08009cc0
 8008d68:	08009ce0 	.word	0x08009ce0
 8008d6c:	08009ca0 	.word	0x08009ca0
 8008d70:	08009e5c 	.word	0x08009e5c
 8008d74:	08009e62 	.word	0x08009e62
 8008d78:	08009e66 	.word	0x08009e66
 8008d7c:	08006a15 	.word	0x08006a15
 8008d80:	08008aeb 	.word	0x08008aeb

08008d84 <_sbrk_r>:
 8008d84:	2300      	movs	r3, #0
 8008d86:	b570      	push	{r4, r5, r6, lr}
 8008d88:	4d06      	ldr	r5, [pc, #24]	; (8008da4 <_sbrk_r+0x20>)
 8008d8a:	0004      	movs	r4, r0
 8008d8c:	0008      	movs	r0, r1
 8008d8e:	602b      	str	r3, [r5, #0]
 8008d90:	f7fa fd46 	bl	8003820 <_sbrk>
 8008d94:	1c43      	adds	r3, r0, #1
 8008d96:	d103      	bne.n	8008da0 <_sbrk_r+0x1c>
 8008d98:	682b      	ldr	r3, [r5, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d000      	beq.n	8008da0 <_sbrk_r+0x1c>
 8008d9e:	6023      	str	r3, [r4, #0]
 8008da0:	bd70      	pop	{r4, r5, r6, pc}
 8008da2:	46c0      	nop			; (mov r8, r8)
 8008da4:	200002e4 	.word	0x200002e4

08008da8 <__sread>:
 8008da8:	b570      	push	{r4, r5, r6, lr}
 8008daa:	000c      	movs	r4, r1
 8008dac:	250e      	movs	r5, #14
 8008dae:	5f49      	ldrsh	r1, [r1, r5]
 8008db0:	f000 fad6 	bl	8009360 <_read_r>
 8008db4:	2800      	cmp	r0, #0
 8008db6:	db03      	blt.n	8008dc0 <__sread+0x18>
 8008db8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008dba:	181b      	adds	r3, r3, r0
 8008dbc:	6563      	str	r3, [r4, #84]	; 0x54
 8008dbe:	bd70      	pop	{r4, r5, r6, pc}
 8008dc0:	89a3      	ldrh	r3, [r4, #12]
 8008dc2:	4a02      	ldr	r2, [pc, #8]	; (8008dcc <__sread+0x24>)
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	81a3      	strh	r3, [r4, #12]
 8008dc8:	e7f9      	b.n	8008dbe <__sread+0x16>
 8008dca:	46c0      	nop			; (mov r8, r8)
 8008dcc:	ffffefff 	.word	0xffffefff

08008dd0 <__swrite>:
 8008dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd2:	001f      	movs	r7, r3
 8008dd4:	898b      	ldrh	r3, [r1, #12]
 8008dd6:	0005      	movs	r5, r0
 8008dd8:	000c      	movs	r4, r1
 8008dda:	0016      	movs	r6, r2
 8008ddc:	05db      	lsls	r3, r3, #23
 8008dde:	d505      	bpl.n	8008dec <__swrite+0x1c>
 8008de0:	230e      	movs	r3, #14
 8008de2:	5ec9      	ldrsh	r1, [r1, r3]
 8008de4:	2200      	movs	r2, #0
 8008de6:	2302      	movs	r3, #2
 8008de8:	f000 fa18 	bl	800921c <_lseek_r>
 8008dec:	89a3      	ldrh	r3, [r4, #12]
 8008dee:	4a05      	ldr	r2, [pc, #20]	; (8008e04 <__swrite+0x34>)
 8008df0:	0028      	movs	r0, r5
 8008df2:	4013      	ands	r3, r2
 8008df4:	81a3      	strh	r3, [r4, #12]
 8008df6:	0032      	movs	r2, r6
 8008df8:	230e      	movs	r3, #14
 8008dfa:	5ee1      	ldrsh	r1, [r4, r3]
 8008dfc:	003b      	movs	r3, r7
 8008dfe:	f000 f875 	bl	8008eec <_write_r>
 8008e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e04:	ffffefff 	.word	0xffffefff

08008e08 <__sseek>:
 8008e08:	b570      	push	{r4, r5, r6, lr}
 8008e0a:	000c      	movs	r4, r1
 8008e0c:	250e      	movs	r5, #14
 8008e0e:	5f49      	ldrsh	r1, [r1, r5]
 8008e10:	f000 fa04 	bl	800921c <_lseek_r>
 8008e14:	89a3      	ldrh	r3, [r4, #12]
 8008e16:	1c42      	adds	r2, r0, #1
 8008e18:	d103      	bne.n	8008e22 <__sseek+0x1a>
 8008e1a:	4a05      	ldr	r2, [pc, #20]	; (8008e30 <__sseek+0x28>)
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	81a3      	strh	r3, [r4, #12]
 8008e20:	bd70      	pop	{r4, r5, r6, pc}
 8008e22:	2280      	movs	r2, #128	; 0x80
 8008e24:	0152      	lsls	r2, r2, #5
 8008e26:	4313      	orrs	r3, r2
 8008e28:	81a3      	strh	r3, [r4, #12]
 8008e2a:	6560      	str	r0, [r4, #84]	; 0x54
 8008e2c:	e7f8      	b.n	8008e20 <__sseek+0x18>
 8008e2e:	46c0      	nop			; (mov r8, r8)
 8008e30:	ffffefff 	.word	0xffffefff

08008e34 <__sclose>:
 8008e34:	b510      	push	{r4, lr}
 8008e36:	230e      	movs	r3, #14
 8008e38:	5ec9      	ldrsh	r1, [r1, r3]
 8008e3a:	f000 f901 	bl	8009040 <_close_r>
 8008e3e:	bd10      	pop	{r4, pc}

08008e40 <__swbuf_r>:
 8008e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e42:	0005      	movs	r5, r0
 8008e44:	000e      	movs	r6, r1
 8008e46:	0014      	movs	r4, r2
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	d004      	beq.n	8008e56 <__swbuf_r+0x16>
 8008e4c:	6983      	ldr	r3, [r0, #24]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <__swbuf_r+0x16>
 8008e52:	f7ff f8c5 	bl	8007fe0 <__sinit>
 8008e56:	4b22      	ldr	r3, [pc, #136]	; (8008ee0 <__swbuf_r+0xa0>)
 8008e58:	429c      	cmp	r4, r3
 8008e5a:	d12e      	bne.n	8008eba <__swbuf_r+0x7a>
 8008e5c:	686c      	ldr	r4, [r5, #4]
 8008e5e:	69a3      	ldr	r3, [r4, #24]
 8008e60:	60a3      	str	r3, [r4, #8]
 8008e62:	89a3      	ldrh	r3, [r4, #12]
 8008e64:	071b      	lsls	r3, r3, #28
 8008e66:	d532      	bpl.n	8008ece <__swbuf_r+0x8e>
 8008e68:	6923      	ldr	r3, [r4, #16]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d02f      	beq.n	8008ece <__swbuf_r+0x8e>
 8008e6e:	6823      	ldr	r3, [r4, #0]
 8008e70:	6922      	ldr	r2, [r4, #16]
 8008e72:	b2f7      	uxtb	r7, r6
 8008e74:	1a98      	subs	r0, r3, r2
 8008e76:	6963      	ldr	r3, [r4, #20]
 8008e78:	b2f6      	uxtb	r6, r6
 8008e7a:	4283      	cmp	r3, r0
 8008e7c:	dc05      	bgt.n	8008e8a <__swbuf_r+0x4a>
 8008e7e:	0021      	movs	r1, r4
 8008e80:	0028      	movs	r0, r5
 8008e82:	f000 f97b 	bl	800917c <_fflush_r>
 8008e86:	2800      	cmp	r0, #0
 8008e88:	d127      	bne.n	8008eda <__swbuf_r+0x9a>
 8008e8a:	68a3      	ldr	r3, [r4, #8]
 8008e8c:	3001      	adds	r0, #1
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	60a3      	str	r3, [r4, #8]
 8008e92:	6823      	ldr	r3, [r4, #0]
 8008e94:	1c5a      	adds	r2, r3, #1
 8008e96:	6022      	str	r2, [r4, #0]
 8008e98:	701f      	strb	r7, [r3, #0]
 8008e9a:	6963      	ldr	r3, [r4, #20]
 8008e9c:	4283      	cmp	r3, r0
 8008e9e:	d004      	beq.n	8008eaa <__swbuf_r+0x6a>
 8008ea0:	89a3      	ldrh	r3, [r4, #12]
 8008ea2:	07db      	lsls	r3, r3, #31
 8008ea4:	d507      	bpl.n	8008eb6 <__swbuf_r+0x76>
 8008ea6:	2e0a      	cmp	r6, #10
 8008ea8:	d105      	bne.n	8008eb6 <__swbuf_r+0x76>
 8008eaa:	0021      	movs	r1, r4
 8008eac:	0028      	movs	r0, r5
 8008eae:	f000 f965 	bl	800917c <_fflush_r>
 8008eb2:	2800      	cmp	r0, #0
 8008eb4:	d111      	bne.n	8008eda <__swbuf_r+0x9a>
 8008eb6:	0030      	movs	r0, r6
 8008eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008eba:	4b0a      	ldr	r3, [pc, #40]	; (8008ee4 <__swbuf_r+0xa4>)
 8008ebc:	429c      	cmp	r4, r3
 8008ebe:	d101      	bne.n	8008ec4 <__swbuf_r+0x84>
 8008ec0:	68ac      	ldr	r4, [r5, #8]
 8008ec2:	e7cc      	b.n	8008e5e <__swbuf_r+0x1e>
 8008ec4:	4b08      	ldr	r3, [pc, #32]	; (8008ee8 <__swbuf_r+0xa8>)
 8008ec6:	429c      	cmp	r4, r3
 8008ec8:	d1c9      	bne.n	8008e5e <__swbuf_r+0x1e>
 8008eca:	68ec      	ldr	r4, [r5, #12]
 8008ecc:	e7c7      	b.n	8008e5e <__swbuf_r+0x1e>
 8008ece:	0021      	movs	r1, r4
 8008ed0:	0028      	movs	r0, r5
 8008ed2:	f000 f81f 	bl	8008f14 <__swsetup_r>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d0c9      	beq.n	8008e6e <__swbuf_r+0x2e>
 8008eda:	2601      	movs	r6, #1
 8008edc:	4276      	negs	r6, r6
 8008ede:	e7ea      	b.n	8008eb6 <__swbuf_r+0x76>
 8008ee0:	08009cc0 	.word	0x08009cc0
 8008ee4:	08009ce0 	.word	0x08009ce0
 8008ee8:	08009ca0 	.word	0x08009ca0

08008eec <_write_r>:
 8008eec:	b570      	push	{r4, r5, r6, lr}
 8008eee:	0004      	movs	r4, r0
 8008ef0:	0008      	movs	r0, r1
 8008ef2:	0011      	movs	r1, r2
 8008ef4:	001a      	movs	r2, r3
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	4d05      	ldr	r5, [pc, #20]	; (8008f10 <_write_r+0x24>)
 8008efa:	602b      	str	r3, [r5, #0]
 8008efc:	f7fa fc48 	bl	8003790 <_write>
 8008f00:	1c43      	adds	r3, r0, #1
 8008f02:	d103      	bne.n	8008f0c <_write_r+0x20>
 8008f04:	682b      	ldr	r3, [r5, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d000      	beq.n	8008f0c <_write_r+0x20>
 8008f0a:	6023      	str	r3, [r4, #0]
 8008f0c:	bd70      	pop	{r4, r5, r6, pc}
 8008f0e:	46c0      	nop			; (mov r8, r8)
 8008f10:	200002e4 	.word	0x200002e4

08008f14 <__swsetup_r>:
 8008f14:	4b37      	ldr	r3, [pc, #220]	; (8008ff4 <__swsetup_r+0xe0>)
 8008f16:	b570      	push	{r4, r5, r6, lr}
 8008f18:	681d      	ldr	r5, [r3, #0]
 8008f1a:	0006      	movs	r6, r0
 8008f1c:	000c      	movs	r4, r1
 8008f1e:	2d00      	cmp	r5, #0
 8008f20:	d005      	beq.n	8008f2e <__swsetup_r+0x1a>
 8008f22:	69ab      	ldr	r3, [r5, #24]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d102      	bne.n	8008f2e <__swsetup_r+0x1a>
 8008f28:	0028      	movs	r0, r5
 8008f2a:	f7ff f859 	bl	8007fe0 <__sinit>
 8008f2e:	4b32      	ldr	r3, [pc, #200]	; (8008ff8 <__swsetup_r+0xe4>)
 8008f30:	429c      	cmp	r4, r3
 8008f32:	d10f      	bne.n	8008f54 <__swsetup_r+0x40>
 8008f34:	686c      	ldr	r4, [r5, #4]
 8008f36:	230c      	movs	r3, #12
 8008f38:	5ee2      	ldrsh	r2, [r4, r3]
 8008f3a:	b293      	uxth	r3, r2
 8008f3c:	0711      	lsls	r1, r2, #28
 8008f3e:	d42d      	bmi.n	8008f9c <__swsetup_r+0x88>
 8008f40:	06d9      	lsls	r1, r3, #27
 8008f42:	d411      	bmi.n	8008f68 <__swsetup_r+0x54>
 8008f44:	2309      	movs	r3, #9
 8008f46:	2001      	movs	r0, #1
 8008f48:	6033      	str	r3, [r6, #0]
 8008f4a:	3337      	adds	r3, #55	; 0x37
 8008f4c:	4313      	orrs	r3, r2
 8008f4e:	81a3      	strh	r3, [r4, #12]
 8008f50:	4240      	negs	r0, r0
 8008f52:	bd70      	pop	{r4, r5, r6, pc}
 8008f54:	4b29      	ldr	r3, [pc, #164]	; (8008ffc <__swsetup_r+0xe8>)
 8008f56:	429c      	cmp	r4, r3
 8008f58:	d101      	bne.n	8008f5e <__swsetup_r+0x4a>
 8008f5a:	68ac      	ldr	r4, [r5, #8]
 8008f5c:	e7eb      	b.n	8008f36 <__swsetup_r+0x22>
 8008f5e:	4b28      	ldr	r3, [pc, #160]	; (8009000 <__swsetup_r+0xec>)
 8008f60:	429c      	cmp	r4, r3
 8008f62:	d1e8      	bne.n	8008f36 <__swsetup_r+0x22>
 8008f64:	68ec      	ldr	r4, [r5, #12]
 8008f66:	e7e6      	b.n	8008f36 <__swsetup_r+0x22>
 8008f68:	075b      	lsls	r3, r3, #29
 8008f6a:	d513      	bpl.n	8008f94 <__swsetup_r+0x80>
 8008f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f6e:	2900      	cmp	r1, #0
 8008f70:	d008      	beq.n	8008f84 <__swsetup_r+0x70>
 8008f72:	0023      	movs	r3, r4
 8008f74:	3344      	adds	r3, #68	; 0x44
 8008f76:	4299      	cmp	r1, r3
 8008f78:	d002      	beq.n	8008f80 <__swsetup_r+0x6c>
 8008f7a:	0030      	movs	r0, r6
 8008f7c:	f7ff fcbe 	bl	80088fc <_free_r>
 8008f80:	2300      	movs	r3, #0
 8008f82:	6363      	str	r3, [r4, #52]	; 0x34
 8008f84:	2224      	movs	r2, #36	; 0x24
 8008f86:	89a3      	ldrh	r3, [r4, #12]
 8008f88:	4393      	bics	r3, r2
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	6063      	str	r3, [r4, #4]
 8008f90:	6923      	ldr	r3, [r4, #16]
 8008f92:	6023      	str	r3, [r4, #0]
 8008f94:	2308      	movs	r3, #8
 8008f96:	89a2      	ldrh	r2, [r4, #12]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	81a3      	strh	r3, [r4, #12]
 8008f9c:	6923      	ldr	r3, [r4, #16]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d10b      	bne.n	8008fba <__swsetup_r+0xa6>
 8008fa2:	21a0      	movs	r1, #160	; 0xa0
 8008fa4:	2280      	movs	r2, #128	; 0x80
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	0089      	lsls	r1, r1, #2
 8008faa:	0092      	lsls	r2, r2, #2
 8008fac:	400b      	ands	r3, r1
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d003      	beq.n	8008fba <__swsetup_r+0xa6>
 8008fb2:	0021      	movs	r1, r4
 8008fb4:	0030      	movs	r0, r6
 8008fb6:	f000 f96d 	bl	8009294 <__smakebuf_r>
 8008fba:	220c      	movs	r2, #12
 8008fbc:	5ea3      	ldrsh	r3, [r4, r2]
 8008fbe:	2001      	movs	r0, #1
 8008fc0:	001a      	movs	r2, r3
 8008fc2:	b299      	uxth	r1, r3
 8008fc4:	4002      	ands	r2, r0
 8008fc6:	4203      	tst	r3, r0
 8008fc8:	d00f      	beq.n	8008fea <__swsetup_r+0xd6>
 8008fca:	2200      	movs	r2, #0
 8008fcc:	60a2      	str	r2, [r4, #8]
 8008fce:	6962      	ldr	r2, [r4, #20]
 8008fd0:	4252      	negs	r2, r2
 8008fd2:	61a2      	str	r2, [r4, #24]
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	6922      	ldr	r2, [r4, #16]
 8008fd8:	4282      	cmp	r2, r0
 8008fda:	d1ba      	bne.n	8008f52 <__swsetup_r+0x3e>
 8008fdc:	060a      	lsls	r2, r1, #24
 8008fde:	d5b8      	bpl.n	8008f52 <__swsetup_r+0x3e>
 8008fe0:	2240      	movs	r2, #64	; 0x40
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	81a3      	strh	r3, [r4, #12]
 8008fe6:	3801      	subs	r0, #1
 8008fe8:	e7b3      	b.n	8008f52 <__swsetup_r+0x3e>
 8008fea:	0788      	lsls	r0, r1, #30
 8008fec:	d400      	bmi.n	8008ff0 <__swsetup_r+0xdc>
 8008fee:	6962      	ldr	r2, [r4, #20]
 8008ff0:	60a2      	str	r2, [r4, #8]
 8008ff2:	e7ef      	b.n	8008fd4 <__swsetup_r+0xc0>
 8008ff4:	2000000c 	.word	0x2000000c
 8008ff8:	08009cc0 	.word	0x08009cc0
 8008ffc:	08009ce0 	.word	0x08009ce0
 8009000:	08009ca0 	.word	0x08009ca0

08009004 <__assert_func>:
 8009004:	b530      	push	{r4, r5, lr}
 8009006:	0014      	movs	r4, r2
 8009008:	001a      	movs	r2, r3
 800900a:	4b09      	ldr	r3, [pc, #36]	; (8009030 <__assert_func+0x2c>)
 800900c:	0005      	movs	r5, r0
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	b085      	sub	sp, #20
 8009012:	68d8      	ldr	r0, [r3, #12]
 8009014:	4b07      	ldr	r3, [pc, #28]	; (8009034 <__assert_func+0x30>)
 8009016:	2c00      	cmp	r4, #0
 8009018:	d101      	bne.n	800901e <__assert_func+0x1a>
 800901a:	4b07      	ldr	r3, [pc, #28]	; (8009038 <__assert_func+0x34>)
 800901c:	001c      	movs	r4, r3
 800901e:	9301      	str	r3, [sp, #4]
 8009020:	9100      	str	r1, [sp, #0]
 8009022:	002b      	movs	r3, r5
 8009024:	4905      	ldr	r1, [pc, #20]	; (800903c <__assert_func+0x38>)
 8009026:	9402      	str	r4, [sp, #8]
 8009028:	f000 f8e8 	bl	80091fc <fiprintf>
 800902c:	f000 f9b9 	bl	80093a2 <abort>
 8009030:	2000000c 	.word	0x2000000c
 8009034:	08009e6d 	.word	0x08009e6d
 8009038:	08009ea8 	.word	0x08009ea8
 800903c:	08009e7a 	.word	0x08009e7a

08009040 <_close_r>:
 8009040:	2300      	movs	r3, #0
 8009042:	b570      	push	{r4, r5, r6, lr}
 8009044:	4d06      	ldr	r5, [pc, #24]	; (8009060 <_close_r+0x20>)
 8009046:	0004      	movs	r4, r0
 8009048:	0008      	movs	r0, r1
 800904a:	602b      	str	r3, [r5, #0]
 800904c:	f7fa fbbc 	bl	80037c8 <_close>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d103      	bne.n	800905c <_close_r+0x1c>
 8009054:	682b      	ldr	r3, [r5, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d000      	beq.n	800905c <_close_r+0x1c>
 800905a:	6023      	str	r3, [r4, #0]
 800905c:	bd70      	pop	{r4, r5, r6, pc}
 800905e:	46c0      	nop			; (mov r8, r8)
 8009060:	200002e4 	.word	0x200002e4

08009064 <__sflush_r>:
 8009064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009066:	898b      	ldrh	r3, [r1, #12]
 8009068:	0005      	movs	r5, r0
 800906a:	000c      	movs	r4, r1
 800906c:	071a      	lsls	r2, r3, #28
 800906e:	d45f      	bmi.n	8009130 <__sflush_r+0xcc>
 8009070:	684a      	ldr	r2, [r1, #4]
 8009072:	2a00      	cmp	r2, #0
 8009074:	dc04      	bgt.n	8009080 <__sflush_r+0x1c>
 8009076:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009078:	2a00      	cmp	r2, #0
 800907a:	dc01      	bgt.n	8009080 <__sflush_r+0x1c>
 800907c:	2000      	movs	r0, #0
 800907e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009080:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009082:	2f00      	cmp	r7, #0
 8009084:	d0fa      	beq.n	800907c <__sflush_r+0x18>
 8009086:	2200      	movs	r2, #0
 8009088:	2180      	movs	r1, #128	; 0x80
 800908a:	682e      	ldr	r6, [r5, #0]
 800908c:	602a      	str	r2, [r5, #0]
 800908e:	001a      	movs	r2, r3
 8009090:	0149      	lsls	r1, r1, #5
 8009092:	400a      	ands	r2, r1
 8009094:	420b      	tst	r3, r1
 8009096:	d034      	beq.n	8009102 <__sflush_r+0x9e>
 8009098:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800909a:	89a3      	ldrh	r3, [r4, #12]
 800909c:	075b      	lsls	r3, r3, #29
 800909e:	d506      	bpl.n	80090ae <__sflush_r+0x4a>
 80090a0:	6863      	ldr	r3, [r4, #4]
 80090a2:	1ac0      	subs	r0, r0, r3
 80090a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d001      	beq.n	80090ae <__sflush_r+0x4a>
 80090aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090ac:	1ac0      	subs	r0, r0, r3
 80090ae:	0002      	movs	r2, r0
 80090b0:	6a21      	ldr	r1, [r4, #32]
 80090b2:	2300      	movs	r3, #0
 80090b4:	0028      	movs	r0, r5
 80090b6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80090b8:	47b8      	blx	r7
 80090ba:	89a1      	ldrh	r1, [r4, #12]
 80090bc:	1c43      	adds	r3, r0, #1
 80090be:	d106      	bne.n	80090ce <__sflush_r+0x6a>
 80090c0:	682b      	ldr	r3, [r5, #0]
 80090c2:	2b1d      	cmp	r3, #29
 80090c4:	d831      	bhi.n	800912a <__sflush_r+0xc6>
 80090c6:	4a2c      	ldr	r2, [pc, #176]	; (8009178 <__sflush_r+0x114>)
 80090c8:	40da      	lsrs	r2, r3
 80090ca:	07d3      	lsls	r3, r2, #31
 80090cc:	d52d      	bpl.n	800912a <__sflush_r+0xc6>
 80090ce:	2300      	movs	r3, #0
 80090d0:	6063      	str	r3, [r4, #4]
 80090d2:	6923      	ldr	r3, [r4, #16]
 80090d4:	6023      	str	r3, [r4, #0]
 80090d6:	04cb      	lsls	r3, r1, #19
 80090d8:	d505      	bpl.n	80090e6 <__sflush_r+0x82>
 80090da:	1c43      	adds	r3, r0, #1
 80090dc:	d102      	bne.n	80090e4 <__sflush_r+0x80>
 80090de:	682b      	ldr	r3, [r5, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d100      	bne.n	80090e6 <__sflush_r+0x82>
 80090e4:	6560      	str	r0, [r4, #84]	; 0x54
 80090e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090e8:	602e      	str	r6, [r5, #0]
 80090ea:	2900      	cmp	r1, #0
 80090ec:	d0c6      	beq.n	800907c <__sflush_r+0x18>
 80090ee:	0023      	movs	r3, r4
 80090f0:	3344      	adds	r3, #68	; 0x44
 80090f2:	4299      	cmp	r1, r3
 80090f4:	d002      	beq.n	80090fc <__sflush_r+0x98>
 80090f6:	0028      	movs	r0, r5
 80090f8:	f7ff fc00 	bl	80088fc <_free_r>
 80090fc:	2000      	movs	r0, #0
 80090fe:	6360      	str	r0, [r4, #52]	; 0x34
 8009100:	e7bd      	b.n	800907e <__sflush_r+0x1a>
 8009102:	2301      	movs	r3, #1
 8009104:	0028      	movs	r0, r5
 8009106:	6a21      	ldr	r1, [r4, #32]
 8009108:	47b8      	blx	r7
 800910a:	1c43      	adds	r3, r0, #1
 800910c:	d1c5      	bne.n	800909a <__sflush_r+0x36>
 800910e:	682b      	ldr	r3, [r5, #0]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d0c2      	beq.n	800909a <__sflush_r+0x36>
 8009114:	2b1d      	cmp	r3, #29
 8009116:	d001      	beq.n	800911c <__sflush_r+0xb8>
 8009118:	2b16      	cmp	r3, #22
 800911a:	d101      	bne.n	8009120 <__sflush_r+0xbc>
 800911c:	602e      	str	r6, [r5, #0]
 800911e:	e7ad      	b.n	800907c <__sflush_r+0x18>
 8009120:	2340      	movs	r3, #64	; 0x40
 8009122:	89a2      	ldrh	r2, [r4, #12]
 8009124:	4313      	orrs	r3, r2
 8009126:	81a3      	strh	r3, [r4, #12]
 8009128:	e7a9      	b.n	800907e <__sflush_r+0x1a>
 800912a:	2340      	movs	r3, #64	; 0x40
 800912c:	430b      	orrs	r3, r1
 800912e:	e7fa      	b.n	8009126 <__sflush_r+0xc2>
 8009130:	690f      	ldr	r7, [r1, #16]
 8009132:	2f00      	cmp	r7, #0
 8009134:	d0a2      	beq.n	800907c <__sflush_r+0x18>
 8009136:	680a      	ldr	r2, [r1, #0]
 8009138:	600f      	str	r7, [r1, #0]
 800913a:	1bd2      	subs	r2, r2, r7
 800913c:	9201      	str	r2, [sp, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	079b      	lsls	r3, r3, #30
 8009142:	d100      	bne.n	8009146 <__sflush_r+0xe2>
 8009144:	694a      	ldr	r2, [r1, #20]
 8009146:	60a2      	str	r2, [r4, #8]
 8009148:	9b01      	ldr	r3, [sp, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	dc00      	bgt.n	8009150 <__sflush_r+0xec>
 800914e:	e795      	b.n	800907c <__sflush_r+0x18>
 8009150:	003a      	movs	r2, r7
 8009152:	0028      	movs	r0, r5
 8009154:	9b01      	ldr	r3, [sp, #4]
 8009156:	6a21      	ldr	r1, [r4, #32]
 8009158:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800915a:	47b0      	blx	r6
 800915c:	2800      	cmp	r0, #0
 800915e:	dc06      	bgt.n	800916e <__sflush_r+0x10a>
 8009160:	2340      	movs	r3, #64	; 0x40
 8009162:	2001      	movs	r0, #1
 8009164:	89a2      	ldrh	r2, [r4, #12]
 8009166:	4240      	negs	r0, r0
 8009168:	4313      	orrs	r3, r2
 800916a:	81a3      	strh	r3, [r4, #12]
 800916c:	e787      	b.n	800907e <__sflush_r+0x1a>
 800916e:	9b01      	ldr	r3, [sp, #4]
 8009170:	183f      	adds	r7, r7, r0
 8009172:	1a1b      	subs	r3, r3, r0
 8009174:	9301      	str	r3, [sp, #4]
 8009176:	e7e7      	b.n	8009148 <__sflush_r+0xe4>
 8009178:	20400001 	.word	0x20400001

0800917c <_fflush_r>:
 800917c:	690b      	ldr	r3, [r1, #16]
 800917e:	b570      	push	{r4, r5, r6, lr}
 8009180:	0005      	movs	r5, r0
 8009182:	000c      	movs	r4, r1
 8009184:	2b00      	cmp	r3, #0
 8009186:	d102      	bne.n	800918e <_fflush_r+0x12>
 8009188:	2500      	movs	r5, #0
 800918a:	0028      	movs	r0, r5
 800918c:	bd70      	pop	{r4, r5, r6, pc}
 800918e:	2800      	cmp	r0, #0
 8009190:	d004      	beq.n	800919c <_fflush_r+0x20>
 8009192:	6983      	ldr	r3, [r0, #24]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d101      	bne.n	800919c <_fflush_r+0x20>
 8009198:	f7fe ff22 	bl	8007fe0 <__sinit>
 800919c:	4b14      	ldr	r3, [pc, #80]	; (80091f0 <_fflush_r+0x74>)
 800919e:	429c      	cmp	r4, r3
 80091a0:	d11b      	bne.n	80091da <_fflush_r+0x5e>
 80091a2:	686c      	ldr	r4, [r5, #4]
 80091a4:	220c      	movs	r2, #12
 80091a6:	5ea3      	ldrsh	r3, [r4, r2]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d0ed      	beq.n	8009188 <_fflush_r+0xc>
 80091ac:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80091ae:	07d2      	lsls	r2, r2, #31
 80091b0:	d404      	bmi.n	80091bc <_fflush_r+0x40>
 80091b2:	059b      	lsls	r3, r3, #22
 80091b4:	d402      	bmi.n	80091bc <_fflush_r+0x40>
 80091b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091b8:	f7fe ffb7 	bl	800812a <__retarget_lock_acquire_recursive>
 80091bc:	0028      	movs	r0, r5
 80091be:	0021      	movs	r1, r4
 80091c0:	f7ff ff50 	bl	8009064 <__sflush_r>
 80091c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80091c6:	0005      	movs	r5, r0
 80091c8:	07db      	lsls	r3, r3, #31
 80091ca:	d4de      	bmi.n	800918a <_fflush_r+0xe>
 80091cc:	89a3      	ldrh	r3, [r4, #12]
 80091ce:	059b      	lsls	r3, r3, #22
 80091d0:	d4db      	bmi.n	800918a <_fflush_r+0xe>
 80091d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091d4:	f7fe ffaa 	bl	800812c <__retarget_lock_release_recursive>
 80091d8:	e7d7      	b.n	800918a <_fflush_r+0xe>
 80091da:	4b06      	ldr	r3, [pc, #24]	; (80091f4 <_fflush_r+0x78>)
 80091dc:	429c      	cmp	r4, r3
 80091de:	d101      	bne.n	80091e4 <_fflush_r+0x68>
 80091e0:	68ac      	ldr	r4, [r5, #8]
 80091e2:	e7df      	b.n	80091a4 <_fflush_r+0x28>
 80091e4:	4b04      	ldr	r3, [pc, #16]	; (80091f8 <_fflush_r+0x7c>)
 80091e6:	429c      	cmp	r4, r3
 80091e8:	d1dc      	bne.n	80091a4 <_fflush_r+0x28>
 80091ea:	68ec      	ldr	r4, [r5, #12]
 80091ec:	e7da      	b.n	80091a4 <_fflush_r+0x28>
 80091ee:	46c0      	nop			; (mov r8, r8)
 80091f0:	08009cc0 	.word	0x08009cc0
 80091f4:	08009ce0 	.word	0x08009ce0
 80091f8:	08009ca0 	.word	0x08009ca0

080091fc <fiprintf>:
 80091fc:	b40e      	push	{r1, r2, r3}
 80091fe:	b503      	push	{r0, r1, lr}
 8009200:	0001      	movs	r1, r0
 8009202:	ab03      	add	r3, sp, #12
 8009204:	4804      	ldr	r0, [pc, #16]	; (8009218 <fiprintf+0x1c>)
 8009206:	cb04      	ldmia	r3!, {r2}
 8009208:	6800      	ldr	r0, [r0, #0]
 800920a:	9301      	str	r3, [sp, #4]
 800920c:	f7ff fc80 	bl	8008b10 <_vfiprintf_r>
 8009210:	b002      	add	sp, #8
 8009212:	bc08      	pop	{r3}
 8009214:	b003      	add	sp, #12
 8009216:	4718      	bx	r3
 8009218:	2000000c 	.word	0x2000000c

0800921c <_lseek_r>:
 800921c:	b570      	push	{r4, r5, r6, lr}
 800921e:	0004      	movs	r4, r0
 8009220:	0008      	movs	r0, r1
 8009222:	0011      	movs	r1, r2
 8009224:	001a      	movs	r2, r3
 8009226:	2300      	movs	r3, #0
 8009228:	4d05      	ldr	r5, [pc, #20]	; (8009240 <_lseek_r+0x24>)
 800922a:	602b      	str	r3, [r5, #0]
 800922c:	f7fa faed 	bl	800380a <_lseek>
 8009230:	1c43      	adds	r3, r0, #1
 8009232:	d103      	bne.n	800923c <_lseek_r+0x20>
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d000      	beq.n	800923c <_lseek_r+0x20>
 800923a:	6023      	str	r3, [r4, #0]
 800923c:	bd70      	pop	{r4, r5, r6, pc}
 800923e:	46c0      	nop			; (mov r8, r8)
 8009240:	200002e4 	.word	0x200002e4

08009244 <__swhatbuf_r>:
 8009244:	b570      	push	{r4, r5, r6, lr}
 8009246:	000e      	movs	r6, r1
 8009248:	001d      	movs	r5, r3
 800924a:	230e      	movs	r3, #14
 800924c:	5ec9      	ldrsh	r1, [r1, r3]
 800924e:	0014      	movs	r4, r2
 8009250:	b096      	sub	sp, #88	; 0x58
 8009252:	2900      	cmp	r1, #0
 8009254:	da08      	bge.n	8009268 <__swhatbuf_r+0x24>
 8009256:	220c      	movs	r2, #12
 8009258:	5eb3      	ldrsh	r3, [r6, r2]
 800925a:	2200      	movs	r2, #0
 800925c:	602a      	str	r2, [r5, #0]
 800925e:	061b      	lsls	r3, r3, #24
 8009260:	d411      	bmi.n	8009286 <__swhatbuf_r+0x42>
 8009262:	2380      	movs	r3, #128	; 0x80
 8009264:	00db      	lsls	r3, r3, #3
 8009266:	e00f      	b.n	8009288 <__swhatbuf_r+0x44>
 8009268:	466a      	mov	r2, sp
 800926a:	f000 f8a1 	bl	80093b0 <_fstat_r>
 800926e:	2800      	cmp	r0, #0
 8009270:	dbf1      	blt.n	8009256 <__swhatbuf_r+0x12>
 8009272:	23f0      	movs	r3, #240	; 0xf0
 8009274:	9901      	ldr	r1, [sp, #4]
 8009276:	021b      	lsls	r3, r3, #8
 8009278:	4019      	ands	r1, r3
 800927a:	4b05      	ldr	r3, [pc, #20]	; (8009290 <__swhatbuf_r+0x4c>)
 800927c:	18c9      	adds	r1, r1, r3
 800927e:	424b      	negs	r3, r1
 8009280:	4159      	adcs	r1, r3
 8009282:	6029      	str	r1, [r5, #0]
 8009284:	e7ed      	b.n	8009262 <__swhatbuf_r+0x1e>
 8009286:	2340      	movs	r3, #64	; 0x40
 8009288:	2000      	movs	r0, #0
 800928a:	6023      	str	r3, [r4, #0]
 800928c:	b016      	add	sp, #88	; 0x58
 800928e:	bd70      	pop	{r4, r5, r6, pc}
 8009290:	ffffe000 	.word	0xffffe000

08009294 <__smakebuf_r>:
 8009294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009296:	2602      	movs	r6, #2
 8009298:	898b      	ldrh	r3, [r1, #12]
 800929a:	0005      	movs	r5, r0
 800929c:	000c      	movs	r4, r1
 800929e:	4233      	tst	r3, r6
 80092a0:	d006      	beq.n	80092b0 <__smakebuf_r+0x1c>
 80092a2:	0023      	movs	r3, r4
 80092a4:	3347      	adds	r3, #71	; 0x47
 80092a6:	6023      	str	r3, [r4, #0]
 80092a8:	6123      	str	r3, [r4, #16]
 80092aa:	2301      	movs	r3, #1
 80092ac:	6163      	str	r3, [r4, #20]
 80092ae:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80092b0:	466a      	mov	r2, sp
 80092b2:	ab01      	add	r3, sp, #4
 80092b4:	f7ff ffc6 	bl	8009244 <__swhatbuf_r>
 80092b8:	9900      	ldr	r1, [sp, #0]
 80092ba:	0007      	movs	r7, r0
 80092bc:	0028      	movs	r0, r5
 80092be:	f7ff fb89 	bl	80089d4 <_malloc_r>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d108      	bne.n	80092d8 <__smakebuf_r+0x44>
 80092c6:	220c      	movs	r2, #12
 80092c8:	5ea3      	ldrsh	r3, [r4, r2]
 80092ca:	059a      	lsls	r2, r3, #22
 80092cc:	d4ef      	bmi.n	80092ae <__smakebuf_r+0x1a>
 80092ce:	2203      	movs	r2, #3
 80092d0:	4393      	bics	r3, r2
 80092d2:	431e      	orrs	r6, r3
 80092d4:	81a6      	strh	r6, [r4, #12]
 80092d6:	e7e4      	b.n	80092a2 <__smakebuf_r+0xe>
 80092d8:	4b0f      	ldr	r3, [pc, #60]	; (8009318 <__smakebuf_r+0x84>)
 80092da:	62ab      	str	r3, [r5, #40]	; 0x28
 80092dc:	2380      	movs	r3, #128	; 0x80
 80092de:	89a2      	ldrh	r2, [r4, #12]
 80092e0:	6020      	str	r0, [r4, #0]
 80092e2:	4313      	orrs	r3, r2
 80092e4:	81a3      	strh	r3, [r4, #12]
 80092e6:	9b00      	ldr	r3, [sp, #0]
 80092e8:	6120      	str	r0, [r4, #16]
 80092ea:	6163      	str	r3, [r4, #20]
 80092ec:	9b01      	ldr	r3, [sp, #4]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00d      	beq.n	800930e <__smakebuf_r+0x7a>
 80092f2:	0028      	movs	r0, r5
 80092f4:	230e      	movs	r3, #14
 80092f6:	5ee1      	ldrsh	r1, [r4, r3]
 80092f8:	f000 f86c 	bl	80093d4 <_isatty_r>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d006      	beq.n	800930e <__smakebuf_r+0x7a>
 8009300:	2203      	movs	r2, #3
 8009302:	89a3      	ldrh	r3, [r4, #12]
 8009304:	4393      	bics	r3, r2
 8009306:	001a      	movs	r2, r3
 8009308:	2301      	movs	r3, #1
 800930a:	4313      	orrs	r3, r2
 800930c:	81a3      	strh	r3, [r4, #12]
 800930e:	89a0      	ldrh	r0, [r4, #12]
 8009310:	4307      	orrs	r7, r0
 8009312:	81a7      	strh	r7, [r4, #12]
 8009314:	e7cb      	b.n	80092ae <__smakebuf_r+0x1a>
 8009316:	46c0      	nop			; (mov r8, r8)
 8009318:	08007f65 	.word	0x08007f65

0800931c <__ascii_mbtowc>:
 800931c:	b082      	sub	sp, #8
 800931e:	2900      	cmp	r1, #0
 8009320:	d100      	bne.n	8009324 <__ascii_mbtowc+0x8>
 8009322:	a901      	add	r1, sp, #4
 8009324:	1e10      	subs	r0, r2, #0
 8009326:	d006      	beq.n	8009336 <__ascii_mbtowc+0x1a>
 8009328:	2b00      	cmp	r3, #0
 800932a:	d006      	beq.n	800933a <__ascii_mbtowc+0x1e>
 800932c:	7813      	ldrb	r3, [r2, #0]
 800932e:	600b      	str	r3, [r1, #0]
 8009330:	7810      	ldrb	r0, [r2, #0]
 8009332:	1e43      	subs	r3, r0, #1
 8009334:	4198      	sbcs	r0, r3
 8009336:	b002      	add	sp, #8
 8009338:	4770      	bx	lr
 800933a:	2002      	movs	r0, #2
 800933c:	4240      	negs	r0, r0
 800933e:	e7fa      	b.n	8009336 <__ascii_mbtowc+0x1a>

08009340 <__malloc_lock>:
 8009340:	b510      	push	{r4, lr}
 8009342:	4802      	ldr	r0, [pc, #8]	; (800934c <__malloc_lock+0xc>)
 8009344:	f7fe fef1 	bl	800812a <__retarget_lock_acquire_recursive>
 8009348:	bd10      	pop	{r4, pc}
 800934a:	46c0      	nop			; (mov r8, r8)
 800934c:	200002d8 	.word	0x200002d8

08009350 <__malloc_unlock>:
 8009350:	b510      	push	{r4, lr}
 8009352:	4802      	ldr	r0, [pc, #8]	; (800935c <__malloc_unlock+0xc>)
 8009354:	f7fe feea 	bl	800812c <__retarget_lock_release_recursive>
 8009358:	bd10      	pop	{r4, pc}
 800935a:	46c0      	nop			; (mov r8, r8)
 800935c:	200002d8 	.word	0x200002d8

08009360 <_read_r>:
 8009360:	b570      	push	{r4, r5, r6, lr}
 8009362:	0004      	movs	r4, r0
 8009364:	0008      	movs	r0, r1
 8009366:	0011      	movs	r1, r2
 8009368:	001a      	movs	r2, r3
 800936a:	2300      	movs	r3, #0
 800936c:	4d05      	ldr	r5, [pc, #20]	; (8009384 <_read_r+0x24>)
 800936e:	602b      	str	r3, [r5, #0]
 8009370:	f7fa f9f1 	bl	8003756 <_read>
 8009374:	1c43      	adds	r3, r0, #1
 8009376:	d103      	bne.n	8009380 <_read_r+0x20>
 8009378:	682b      	ldr	r3, [r5, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d000      	beq.n	8009380 <_read_r+0x20>
 800937e:	6023      	str	r3, [r4, #0]
 8009380:	bd70      	pop	{r4, r5, r6, pc}
 8009382:	46c0      	nop			; (mov r8, r8)
 8009384:	200002e4 	.word	0x200002e4

08009388 <__ascii_wctomb>:
 8009388:	0003      	movs	r3, r0
 800938a:	1e08      	subs	r0, r1, #0
 800938c:	d005      	beq.n	800939a <__ascii_wctomb+0x12>
 800938e:	2aff      	cmp	r2, #255	; 0xff
 8009390:	d904      	bls.n	800939c <__ascii_wctomb+0x14>
 8009392:	228a      	movs	r2, #138	; 0x8a
 8009394:	2001      	movs	r0, #1
 8009396:	601a      	str	r2, [r3, #0]
 8009398:	4240      	negs	r0, r0
 800939a:	4770      	bx	lr
 800939c:	2001      	movs	r0, #1
 800939e:	700a      	strb	r2, [r1, #0]
 80093a0:	e7fb      	b.n	800939a <__ascii_wctomb+0x12>

080093a2 <abort>:
 80093a2:	2006      	movs	r0, #6
 80093a4:	b510      	push	{r4, lr}
 80093a6:	f000 f851 	bl	800944c <raise>
 80093aa:	2001      	movs	r0, #1
 80093ac:	f7fa f9c7 	bl	800373e <_exit>

080093b0 <_fstat_r>:
 80093b0:	2300      	movs	r3, #0
 80093b2:	b570      	push	{r4, r5, r6, lr}
 80093b4:	4d06      	ldr	r5, [pc, #24]	; (80093d0 <_fstat_r+0x20>)
 80093b6:	0004      	movs	r4, r0
 80093b8:	0008      	movs	r0, r1
 80093ba:	0011      	movs	r1, r2
 80093bc:	602b      	str	r3, [r5, #0]
 80093be:	f7fa fa0d 	bl	80037dc <_fstat>
 80093c2:	1c43      	adds	r3, r0, #1
 80093c4:	d103      	bne.n	80093ce <_fstat_r+0x1e>
 80093c6:	682b      	ldr	r3, [r5, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d000      	beq.n	80093ce <_fstat_r+0x1e>
 80093cc:	6023      	str	r3, [r4, #0]
 80093ce:	bd70      	pop	{r4, r5, r6, pc}
 80093d0:	200002e4 	.word	0x200002e4

080093d4 <_isatty_r>:
 80093d4:	2300      	movs	r3, #0
 80093d6:	b570      	push	{r4, r5, r6, lr}
 80093d8:	4d06      	ldr	r5, [pc, #24]	; (80093f4 <_isatty_r+0x20>)
 80093da:	0004      	movs	r4, r0
 80093dc:	0008      	movs	r0, r1
 80093de:	602b      	str	r3, [r5, #0]
 80093e0:	f7fa fa0a 	bl	80037f8 <_isatty>
 80093e4:	1c43      	adds	r3, r0, #1
 80093e6:	d103      	bne.n	80093f0 <_isatty_r+0x1c>
 80093e8:	682b      	ldr	r3, [r5, #0]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d000      	beq.n	80093f0 <_isatty_r+0x1c>
 80093ee:	6023      	str	r3, [r4, #0]
 80093f0:	bd70      	pop	{r4, r5, r6, pc}
 80093f2:	46c0      	nop			; (mov r8, r8)
 80093f4:	200002e4 	.word	0x200002e4

080093f8 <_raise_r>:
 80093f8:	b570      	push	{r4, r5, r6, lr}
 80093fa:	0004      	movs	r4, r0
 80093fc:	000d      	movs	r5, r1
 80093fe:	291f      	cmp	r1, #31
 8009400:	d904      	bls.n	800940c <_raise_r+0x14>
 8009402:	2316      	movs	r3, #22
 8009404:	6003      	str	r3, [r0, #0]
 8009406:	2001      	movs	r0, #1
 8009408:	4240      	negs	r0, r0
 800940a:	bd70      	pop	{r4, r5, r6, pc}
 800940c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800940e:	2b00      	cmp	r3, #0
 8009410:	d004      	beq.n	800941c <_raise_r+0x24>
 8009412:	008a      	lsls	r2, r1, #2
 8009414:	189b      	adds	r3, r3, r2
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	2a00      	cmp	r2, #0
 800941a:	d108      	bne.n	800942e <_raise_r+0x36>
 800941c:	0020      	movs	r0, r4
 800941e:	f000 f831 	bl	8009484 <_getpid_r>
 8009422:	002a      	movs	r2, r5
 8009424:	0001      	movs	r1, r0
 8009426:	0020      	movs	r0, r4
 8009428:	f000 f81a 	bl	8009460 <_kill_r>
 800942c:	e7ed      	b.n	800940a <_raise_r+0x12>
 800942e:	2000      	movs	r0, #0
 8009430:	2a01      	cmp	r2, #1
 8009432:	d0ea      	beq.n	800940a <_raise_r+0x12>
 8009434:	1c51      	adds	r1, r2, #1
 8009436:	d103      	bne.n	8009440 <_raise_r+0x48>
 8009438:	2316      	movs	r3, #22
 800943a:	3001      	adds	r0, #1
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	e7e4      	b.n	800940a <_raise_r+0x12>
 8009440:	2400      	movs	r4, #0
 8009442:	0028      	movs	r0, r5
 8009444:	601c      	str	r4, [r3, #0]
 8009446:	4790      	blx	r2
 8009448:	0020      	movs	r0, r4
 800944a:	e7de      	b.n	800940a <_raise_r+0x12>

0800944c <raise>:
 800944c:	b510      	push	{r4, lr}
 800944e:	4b03      	ldr	r3, [pc, #12]	; (800945c <raise+0x10>)
 8009450:	0001      	movs	r1, r0
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	f7ff ffd0 	bl	80093f8 <_raise_r>
 8009458:	bd10      	pop	{r4, pc}
 800945a:	46c0      	nop			; (mov r8, r8)
 800945c:	2000000c 	.word	0x2000000c

08009460 <_kill_r>:
 8009460:	2300      	movs	r3, #0
 8009462:	b570      	push	{r4, r5, r6, lr}
 8009464:	4d06      	ldr	r5, [pc, #24]	; (8009480 <_kill_r+0x20>)
 8009466:	0004      	movs	r4, r0
 8009468:	0008      	movs	r0, r1
 800946a:	0011      	movs	r1, r2
 800946c:	602b      	str	r3, [r5, #0]
 800946e:	f7fa f956 	bl	800371e <_kill>
 8009472:	1c43      	adds	r3, r0, #1
 8009474:	d103      	bne.n	800947e <_kill_r+0x1e>
 8009476:	682b      	ldr	r3, [r5, #0]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d000      	beq.n	800947e <_kill_r+0x1e>
 800947c:	6023      	str	r3, [r4, #0]
 800947e:	bd70      	pop	{r4, r5, r6, pc}
 8009480:	200002e4 	.word	0x200002e4

08009484 <_getpid_r>:
 8009484:	b510      	push	{r4, lr}
 8009486:	f7fa f944 	bl	8003712 <_getpid>
 800948a:	bd10      	pop	{r4, pc}

0800948c <sqrt>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	0004      	movs	r4, r0
 8009490:	000d      	movs	r5, r1
 8009492:	f000 f825 	bl	80094e0 <__ieee754_sqrt>
 8009496:	0022      	movs	r2, r4
 8009498:	0006      	movs	r6, r0
 800949a:	000f      	movs	r7, r1
 800949c:	002b      	movs	r3, r5
 800949e:	0020      	movs	r0, r4
 80094a0:	0029      	movs	r1, r5
 80094a2:	f7f9 fd39 	bl	8002f18 <__aeabi_dcmpun>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	d113      	bne.n	80094d2 <sqrt+0x46>
 80094aa:	2200      	movs	r2, #0
 80094ac:	2300      	movs	r3, #0
 80094ae:	0020      	movs	r0, r4
 80094b0:	0029      	movs	r1, r5
 80094b2:	f7f6 ffd1 	bl	8000458 <__aeabi_dcmplt>
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d00b      	beq.n	80094d2 <sqrt+0x46>
 80094ba:	f7fd f9cf 	bl	800685c <__errno>
 80094be:	2321      	movs	r3, #33	; 0x21
 80094c0:	2200      	movs	r2, #0
 80094c2:	6003      	str	r3, [r0, #0]
 80094c4:	2300      	movs	r3, #0
 80094c6:	0010      	movs	r0, r2
 80094c8:	0019      	movs	r1, r3
 80094ca:	f7f8 fb25 	bl	8001b18 <__aeabi_ddiv>
 80094ce:	0006      	movs	r6, r0
 80094d0:	000f      	movs	r7, r1
 80094d2:	0030      	movs	r0, r6
 80094d4:	0039      	movs	r1, r7
 80094d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080094d8 <atan2f>:
 80094d8:	b510      	push	{r4, lr}
 80094da:	f000 f8b7 	bl	800964c <__ieee754_atan2f>
 80094de:	bd10      	pop	{r4, pc}

080094e0 <__ieee754_sqrt>:
 80094e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094e2:	000b      	movs	r3, r1
 80094e4:	000c      	movs	r4, r1
 80094e6:	4956      	ldr	r1, [pc, #344]	; (8009640 <__ieee754_sqrt+0x160>)
 80094e8:	0005      	movs	r5, r0
 80094ea:	0002      	movs	r2, r0
 80094ec:	0008      	movs	r0, r1
 80094ee:	b085      	sub	sp, #20
 80094f0:	4020      	ands	r0, r4
 80094f2:	4288      	cmp	r0, r1
 80094f4:	d10f      	bne.n	8009516 <__ieee754_sqrt+0x36>
 80094f6:	0028      	movs	r0, r5
 80094f8:	0021      	movs	r1, r4
 80094fa:	f7f8 ff0f 	bl	800231c <__aeabi_dmul>
 80094fe:	0002      	movs	r2, r0
 8009500:	000b      	movs	r3, r1
 8009502:	0028      	movs	r0, r5
 8009504:	0021      	movs	r1, r4
 8009506:	f7f7 ffcb 	bl	80014a0 <__aeabi_dadd>
 800950a:	0005      	movs	r5, r0
 800950c:	000c      	movs	r4, r1
 800950e:	0028      	movs	r0, r5
 8009510:	0021      	movs	r1, r4
 8009512:	b005      	add	sp, #20
 8009514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009516:	2c00      	cmp	r4, #0
 8009518:	dc10      	bgt.n	800953c <__ieee754_sqrt+0x5c>
 800951a:	0061      	lsls	r1, r4, #1
 800951c:	0849      	lsrs	r1, r1, #1
 800951e:	4329      	orrs	r1, r5
 8009520:	d0f5      	beq.n	800950e <__ieee754_sqrt+0x2e>
 8009522:	2100      	movs	r1, #0
 8009524:	428c      	cmp	r4, r1
 8009526:	d100      	bne.n	800952a <__ieee754_sqrt+0x4a>
 8009528:	e080      	b.n	800962c <__ieee754_sqrt+0x14c>
 800952a:	0028      	movs	r0, r5
 800952c:	0021      	movs	r1, r4
 800952e:	f7f9 f961 	bl	80027f4 <__aeabi_dsub>
 8009532:	0002      	movs	r2, r0
 8009534:	000b      	movs	r3, r1
 8009536:	f7f8 faef 	bl	8001b18 <__aeabi_ddiv>
 800953a:	e7e6      	b.n	800950a <__ieee754_sqrt+0x2a>
 800953c:	1521      	asrs	r1, r4, #20
 800953e:	d075      	beq.n	800962c <__ieee754_sqrt+0x14c>
 8009540:	4840      	ldr	r0, [pc, #256]	; (8009644 <__ieee754_sqrt+0x164>)
 8009542:	031b      	lsls	r3, r3, #12
 8009544:	180c      	adds	r4, r1, r0
 8009546:	2080      	movs	r0, #128	; 0x80
 8009548:	0b1b      	lsrs	r3, r3, #12
 800954a:	0340      	lsls	r0, r0, #13
 800954c:	4303      	orrs	r3, r0
 800954e:	07c9      	lsls	r1, r1, #31
 8009550:	d403      	bmi.n	800955a <__ieee754_sqrt+0x7a>
 8009552:	0fd1      	lsrs	r1, r2, #31
 8009554:	005b      	lsls	r3, r3, #1
 8009556:	185b      	adds	r3, r3, r1
 8009558:	0052      	lsls	r2, r2, #1
 800955a:	1061      	asrs	r1, r4, #1
 800955c:	2400      	movs	r4, #0
 800955e:	9103      	str	r1, [sp, #12]
 8009560:	005b      	lsls	r3, r3, #1
 8009562:	0fd1      	lsrs	r1, r2, #31
 8009564:	185b      	adds	r3, r3, r1
 8009566:	2180      	movs	r1, #128	; 0x80
 8009568:	2516      	movs	r5, #22
 800956a:	0020      	movs	r0, r4
 800956c:	0052      	lsls	r2, r2, #1
 800956e:	0389      	lsls	r1, r1, #14
 8009570:	1846      	adds	r6, r0, r1
 8009572:	429e      	cmp	r6, r3
 8009574:	dc02      	bgt.n	800957c <__ieee754_sqrt+0x9c>
 8009576:	1870      	adds	r0, r6, r1
 8009578:	1b9b      	subs	r3, r3, r6
 800957a:	1864      	adds	r4, r4, r1
 800957c:	0fd6      	lsrs	r6, r2, #31
 800957e:	005b      	lsls	r3, r3, #1
 8009580:	3d01      	subs	r5, #1
 8009582:	18f3      	adds	r3, r6, r3
 8009584:	0052      	lsls	r2, r2, #1
 8009586:	0849      	lsrs	r1, r1, #1
 8009588:	2d00      	cmp	r5, #0
 800958a:	d1f1      	bne.n	8009570 <__ieee754_sqrt+0x90>
 800958c:	2620      	movs	r6, #32
 800958e:	2780      	movs	r7, #128	; 0x80
 8009590:	0029      	movs	r1, r5
 8009592:	9601      	str	r6, [sp, #4]
 8009594:	063f      	lsls	r7, r7, #24
 8009596:	197e      	adds	r6, r7, r5
 8009598:	46b4      	mov	ip, r6
 800959a:	4283      	cmp	r3, r0
 800959c:	dc02      	bgt.n	80095a4 <__ieee754_sqrt+0xc4>
 800959e:	d114      	bne.n	80095ca <__ieee754_sqrt+0xea>
 80095a0:	4296      	cmp	r6, r2
 80095a2:	d812      	bhi.n	80095ca <__ieee754_sqrt+0xea>
 80095a4:	4665      	mov	r5, ip
 80095a6:	4666      	mov	r6, ip
 80095a8:	19ed      	adds	r5, r5, r7
 80095aa:	9002      	str	r0, [sp, #8]
 80095ac:	2e00      	cmp	r6, #0
 80095ae:	da03      	bge.n	80095b8 <__ieee754_sqrt+0xd8>
 80095b0:	43ee      	mvns	r6, r5
 80095b2:	0ff6      	lsrs	r6, r6, #31
 80095b4:	1986      	adds	r6, r0, r6
 80095b6:	9602      	str	r6, [sp, #8]
 80095b8:	1a1b      	subs	r3, r3, r0
 80095ba:	4562      	cmp	r2, ip
 80095bc:	4180      	sbcs	r0, r0
 80095be:	4240      	negs	r0, r0
 80095c0:	1a1b      	subs	r3, r3, r0
 80095c2:	4660      	mov	r0, ip
 80095c4:	1a12      	subs	r2, r2, r0
 80095c6:	9802      	ldr	r0, [sp, #8]
 80095c8:	19c9      	adds	r1, r1, r7
 80095ca:	0fd6      	lsrs	r6, r2, #31
 80095cc:	005b      	lsls	r3, r3, #1
 80095ce:	199b      	adds	r3, r3, r6
 80095d0:	9e01      	ldr	r6, [sp, #4]
 80095d2:	0052      	lsls	r2, r2, #1
 80095d4:	3e01      	subs	r6, #1
 80095d6:	087f      	lsrs	r7, r7, #1
 80095d8:	9601      	str	r6, [sp, #4]
 80095da:	2e00      	cmp	r6, #0
 80095dc:	d1db      	bne.n	8009596 <__ieee754_sqrt+0xb6>
 80095de:	4313      	orrs	r3, r2
 80095e0:	d003      	beq.n	80095ea <__ieee754_sqrt+0x10a>
 80095e2:	1c4b      	adds	r3, r1, #1
 80095e4:	d127      	bne.n	8009636 <__ieee754_sqrt+0x156>
 80095e6:	0031      	movs	r1, r6
 80095e8:	3401      	adds	r4, #1
 80095ea:	4b17      	ldr	r3, [pc, #92]	; (8009648 <__ieee754_sqrt+0x168>)
 80095ec:	1060      	asrs	r0, r4, #1
 80095ee:	18c0      	adds	r0, r0, r3
 80095f0:	0849      	lsrs	r1, r1, #1
 80095f2:	07e3      	lsls	r3, r4, #31
 80095f4:	d502      	bpl.n	80095fc <__ieee754_sqrt+0x11c>
 80095f6:	2380      	movs	r3, #128	; 0x80
 80095f8:	061b      	lsls	r3, r3, #24
 80095fa:	4319      	orrs	r1, r3
 80095fc:	9b03      	ldr	r3, [sp, #12]
 80095fe:	000d      	movs	r5, r1
 8009600:	051c      	lsls	r4, r3, #20
 8009602:	1823      	adds	r3, r4, r0
 8009604:	001c      	movs	r4, r3
 8009606:	e782      	b.n	800950e <__ieee754_sqrt+0x2e>
 8009608:	0ad3      	lsrs	r3, r2, #11
 800960a:	3815      	subs	r0, #21
 800960c:	0552      	lsls	r2, r2, #21
 800960e:	2b00      	cmp	r3, #0
 8009610:	d0fa      	beq.n	8009608 <__ieee754_sqrt+0x128>
 8009612:	2480      	movs	r4, #128	; 0x80
 8009614:	0364      	lsls	r4, r4, #13
 8009616:	4223      	tst	r3, r4
 8009618:	d00a      	beq.n	8009630 <__ieee754_sqrt+0x150>
 800961a:	2420      	movs	r4, #32
 800961c:	0016      	movs	r6, r2
 800961e:	1a64      	subs	r4, r4, r1
 8009620:	40e6      	lsrs	r6, r4
 8009622:	1e4d      	subs	r5, r1, #1
 8009624:	408a      	lsls	r2, r1
 8009626:	4333      	orrs	r3, r6
 8009628:	1b41      	subs	r1, r0, r5
 800962a:	e789      	b.n	8009540 <__ieee754_sqrt+0x60>
 800962c:	2000      	movs	r0, #0
 800962e:	e7ee      	b.n	800960e <__ieee754_sqrt+0x12e>
 8009630:	005b      	lsls	r3, r3, #1
 8009632:	3101      	adds	r1, #1
 8009634:	e7ef      	b.n	8009616 <__ieee754_sqrt+0x136>
 8009636:	2301      	movs	r3, #1
 8009638:	3101      	adds	r1, #1
 800963a:	4399      	bics	r1, r3
 800963c:	e7d5      	b.n	80095ea <__ieee754_sqrt+0x10a>
 800963e:	46c0      	nop			; (mov r8, r8)
 8009640:	7ff00000 	.word	0x7ff00000
 8009644:	fffffc01 	.word	0xfffffc01
 8009648:	3fe00000 	.word	0x3fe00000

0800964c <__ieee754_atan2f>:
 800964c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800964e:	25ff      	movs	r5, #255	; 0xff
 8009650:	004a      	lsls	r2, r1, #1
 8009652:	9101      	str	r1, [sp, #4]
 8009654:	0852      	lsrs	r2, r2, #1
 8009656:	05ed      	lsls	r5, r5, #23
 8009658:	42aa      	cmp	r2, r5
 800965a:	dc04      	bgt.n	8009666 <__ieee754_atan2f+0x1a>
 800965c:	0043      	lsls	r3, r0, #1
 800965e:	0007      	movs	r7, r0
 8009660:	085b      	lsrs	r3, r3, #1
 8009662:	42ab      	cmp	r3, r5
 8009664:	dd02      	ble.n	800966c <__ieee754_atan2f+0x20>
 8009666:	f7f7 f873 	bl	8000750 <__aeabi_fadd>
 800966a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800966c:	24fe      	movs	r4, #254	; 0xfe
 800966e:	05a4      	lsls	r4, r4, #22
 8009670:	42a1      	cmp	r1, r4
 8009672:	d102      	bne.n	800967a <__ieee754_atan2f+0x2e>
 8009674:	f000 f866 	bl	8009744 <atanf>
 8009678:	e7f7      	b.n	800966a <__ieee754_atan2f+0x1e>
 800967a:	2602      	movs	r6, #2
 800967c:	178c      	asrs	r4, r1, #30
 800967e:	4034      	ands	r4, r6
 8009680:	0fc6      	lsrs	r6, r0, #31
 8009682:	4334      	orrs	r4, r6
 8009684:	2b00      	cmp	r3, #0
 8009686:	d105      	bne.n	8009694 <__ieee754_atan2f+0x48>
 8009688:	2c02      	cmp	r4, #2
 800968a:	d045      	beq.n	8009718 <__ieee754_atan2f+0xcc>
 800968c:	2c03      	cmp	r4, #3
 800968e:	d1ec      	bne.n	800966a <__ieee754_atan2f+0x1e>
 8009690:	4824      	ldr	r0, [pc, #144]	; (8009724 <__ieee754_atan2f+0xd8>)
 8009692:	e7ea      	b.n	800966a <__ieee754_atan2f+0x1e>
 8009694:	2a00      	cmp	r2, #0
 8009696:	d103      	bne.n	80096a0 <__ieee754_atan2f+0x54>
 8009698:	2f00      	cmp	r7, #0
 800969a:	da41      	bge.n	8009720 <__ieee754_atan2f+0xd4>
 800969c:	4822      	ldr	r0, [pc, #136]	; (8009728 <__ieee754_atan2f+0xdc>)
 800969e:	e7e4      	b.n	800966a <__ieee754_atan2f+0x1e>
 80096a0:	42aa      	cmp	r2, r5
 80096a2:	d10e      	bne.n	80096c2 <__ieee754_atan2f+0x76>
 80096a4:	3c01      	subs	r4, #1
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d105      	bne.n	80096b6 <__ieee754_atan2f+0x6a>
 80096aa:	2c02      	cmp	r4, #2
 80096ac:	d836      	bhi.n	800971c <__ieee754_atan2f+0xd0>
 80096ae:	4b1f      	ldr	r3, [pc, #124]	; (800972c <__ieee754_atan2f+0xe0>)
 80096b0:	00a4      	lsls	r4, r4, #2
 80096b2:	58e0      	ldr	r0, [r4, r3]
 80096b4:	e7d9      	b.n	800966a <__ieee754_atan2f+0x1e>
 80096b6:	2000      	movs	r0, #0
 80096b8:	2c02      	cmp	r4, #2
 80096ba:	d8d6      	bhi.n	800966a <__ieee754_atan2f+0x1e>
 80096bc:	4b1c      	ldr	r3, [pc, #112]	; (8009730 <__ieee754_atan2f+0xe4>)
 80096be:	00a4      	lsls	r4, r4, #2
 80096c0:	e7f7      	b.n	80096b2 <__ieee754_atan2f+0x66>
 80096c2:	42ab      	cmp	r3, r5
 80096c4:	d0e8      	beq.n	8009698 <__ieee754_atan2f+0x4c>
 80096c6:	1a9b      	subs	r3, r3, r2
 80096c8:	15db      	asrs	r3, r3, #23
 80096ca:	2b3c      	cmp	r3, #60	; 0x3c
 80096cc:	dc14      	bgt.n	80096f8 <__ieee754_atan2f+0xac>
 80096ce:	2900      	cmp	r1, #0
 80096d0:	da01      	bge.n	80096d6 <__ieee754_atan2f+0x8a>
 80096d2:	333c      	adds	r3, #60	; 0x3c
 80096d4:	db12      	blt.n	80096fc <__ieee754_atan2f+0xb0>
 80096d6:	f7f7 f9d9 	bl	8000a8c <__aeabi_fdiv>
 80096da:	f000 f943 	bl	8009964 <fabsf>
 80096de:	f000 f831 	bl	8009744 <atanf>
 80096e2:	2c01      	cmp	r4, #1
 80096e4:	d00c      	beq.n	8009700 <__ieee754_atan2f+0xb4>
 80096e6:	2c02      	cmp	r4, #2
 80096e8:	d00e      	beq.n	8009708 <__ieee754_atan2f+0xbc>
 80096ea:	2c00      	cmp	r4, #0
 80096ec:	d0bd      	beq.n	800966a <__ieee754_atan2f+0x1e>
 80096ee:	4911      	ldr	r1, [pc, #68]	; (8009734 <__ieee754_atan2f+0xe8>)
 80096f0:	f7f7 f82e 	bl	8000750 <__aeabi_fadd>
 80096f4:	4910      	ldr	r1, [pc, #64]	; (8009738 <__ieee754_atan2f+0xec>)
 80096f6:	e00c      	b.n	8009712 <__ieee754_atan2f+0xc6>
 80096f8:	4810      	ldr	r0, [pc, #64]	; (800973c <__ieee754_atan2f+0xf0>)
 80096fa:	e7f2      	b.n	80096e2 <__ieee754_atan2f+0x96>
 80096fc:	2000      	movs	r0, #0
 80096fe:	e7f0      	b.n	80096e2 <__ieee754_atan2f+0x96>
 8009700:	2380      	movs	r3, #128	; 0x80
 8009702:	061b      	lsls	r3, r3, #24
 8009704:	18c0      	adds	r0, r0, r3
 8009706:	e7b0      	b.n	800966a <__ieee754_atan2f+0x1e>
 8009708:	490a      	ldr	r1, [pc, #40]	; (8009734 <__ieee754_atan2f+0xe8>)
 800970a:	f7f7 f821 	bl	8000750 <__aeabi_fadd>
 800970e:	1c01      	adds	r1, r0, #0
 8009710:	4809      	ldr	r0, [pc, #36]	; (8009738 <__ieee754_atan2f+0xec>)
 8009712:	f7f7 fca9 	bl	8001068 <__aeabi_fsub>
 8009716:	e7a8      	b.n	800966a <__ieee754_atan2f+0x1e>
 8009718:	4807      	ldr	r0, [pc, #28]	; (8009738 <__ieee754_atan2f+0xec>)
 800971a:	e7a6      	b.n	800966a <__ieee754_atan2f+0x1e>
 800971c:	4808      	ldr	r0, [pc, #32]	; (8009740 <__ieee754_atan2f+0xf4>)
 800971e:	e7a4      	b.n	800966a <__ieee754_atan2f+0x1e>
 8009720:	4806      	ldr	r0, [pc, #24]	; (800973c <__ieee754_atan2f+0xf0>)
 8009722:	e7a2      	b.n	800966a <__ieee754_atan2f+0x1e>
 8009724:	c0490fdb 	.word	0xc0490fdb
 8009728:	bfc90fdb 	.word	0xbfc90fdb
 800972c:	08009fb4 	.word	0x08009fb4
 8009730:	08009fc0 	.word	0x08009fc0
 8009734:	33bbbd2e 	.word	0x33bbbd2e
 8009738:	40490fdb 	.word	0x40490fdb
 800973c:	3fc90fdb 	.word	0x3fc90fdb
 8009740:	3f490fdb 	.word	0x3f490fdb

08009744 <atanf>:
 8009744:	23a1      	movs	r3, #161	; 0xa1
 8009746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009748:	0045      	lsls	r5, r0, #1
 800974a:	1c04      	adds	r4, r0, #0
 800974c:	9001      	str	r0, [sp, #4]
 800974e:	086d      	lsrs	r5, r5, #1
 8009750:	05db      	lsls	r3, r3, #23
 8009752:	429d      	cmp	r5, r3
 8009754:	db0f      	blt.n	8009776 <atanf+0x32>
 8009756:	23ff      	movs	r3, #255	; 0xff
 8009758:	05db      	lsls	r3, r3, #23
 800975a:	429d      	cmp	r5, r3
 800975c:	dd04      	ble.n	8009768 <atanf+0x24>
 800975e:	1c01      	adds	r1, r0, #0
 8009760:	f7f6 fff6 	bl	8000750 <__aeabi_fadd>
 8009764:	1c04      	adds	r4, r0, #0
 8009766:	e004      	b.n	8009772 <atanf+0x2e>
 8009768:	9b01      	ldr	r3, [sp, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	dd00      	ble.n	8009770 <atanf+0x2c>
 800976e:	e0cc      	b.n	800990a <atanf+0x1c6>
 8009770:	4c67      	ldr	r4, [pc, #412]	; (8009910 <atanf+0x1cc>)
 8009772:	1c20      	adds	r0, r4, #0
 8009774:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009776:	4b67      	ldr	r3, [pc, #412]	; (8009914 <atanf+0x1d0>)
 8009778:	429d      	cmp	r5, r3
 800977a:	dc0f      	bgt.n	800979c <atanf+0x58>
 800977c:	23c4      	movs	r3, #196	; 0xc4
 800977e:	059b      	lsls	r3, r3, #22
 8009780:	429d      	cmp	r5, r3
 8009782:	da08      	bge.n	8009796 <atanf+0x52>
 8009784:	4964      	ldr	r1, [pc, #400]	; (8009918 <atanf+0x1d4>)
 8009786:	f7f6 ffe3 	bl	8000750 <__aeabi_fadd>
 800978a:	21fe      	movs	r1, #254	; 0xfe
 800978c:	0589      	lsls	r1, r1, #22
 800978e:	f7f6 feb1 	bl	80004f4 <__aeabi_fcmpgt>
 8009792:	2800      	cmp	r0, #0
 8009794:	d1ed      	bne.n	8009772 <atanf+0x2e>
 8009796:	2601      	movs	r6, #1
 8009798:	4276      	negs	r6, r6
 800979a:	e01b      	b.n	80097d4 <atanf+0x90>
 800979c:	f000 f8e2 	bl	8009964 <fabsf>
 80097a0:	4b5e      	ldr	r3, [pc, #376]	; (800991c <atanf+0x1d8>)
 80097a2:	1c04      	adds	r4, r0, #0
 80097a4:	429d      	cmp	r5, r3
 80097a6:	dc7b      	bgt.n	80098a0 <atanf+0x15c>
 80097a8:	4b5d      	ldr	r3, [pc, #372]	; (8009920 <atanf+0x1dc>)
 80097aa:	429d      	cmp	r5, r3
 80097ac:	dc67      	bgt.n	800987e <atanf+0x13a>
 80097ae:	1c01      	adds	r1, r0, #0
 80097b0:	f7f6 ffce 	bl	8000750 <__aeabi_fadd>
 80097b4:	21fe      	movs	r1, #254	; 0xfe
 80097b6:	0589      	lsls	r1, r1, #22
 80097b8:	f7f7 fc56 	bl	8001068 <__aeabi_fsub>
 80097bc:	2180      	movs	r1, #128	; 0x80
 80097be:	1c05      	adds	r5, r0, #0
 80097c0:	05c9      	lsls	r1, r1, #23
 80097c2:	1c20      	adds	r0, r4, #0
 80097c4:	f7f6 ffc4 	bl	8000750 <__aeabi_fadd>
 80097c8:	1c01      	adds	r1, r0, #0
 80097ca:	1c28      	adds	r0, r5, #0
 80097cc:	f7f7 f95e 	bl	8000a8c <__aeabi_fdiv>
 80097d0:	2600      	movs	r6, #0
 80097d2:	1c04      	adds	r4, r0, #0
 80097d4:	1c21      	adds	r1, r4, #0
 80097d6:	1c20      	adds	r0, r4, #0
 80097d8:	f7f7 fb20 	bl	8000e1c <__aeabi_fmul>
 80097dc:	1c01      	adds	r1, r0, #0
 80097de:	1c07      	adds	r7, r0, #0
 80097e0:	f7f7 fb1c 	bl	8000e1c <__aeabi_fmul>
 80097e4:	494f      	ldr	r1, [pc, #316]	; (8009924 <atanf+0x1e0>)
 80097e6:	1c05      	adds	r5, r0, #0
 80097e8:	f7f7 fb18 	bl	8000e1c <__aeabi_fmul>
 80097ec:	494e      	ldr	r1, [pc, #312]	; (8009928 <atanf+0x1e4>)
 80097ee:	f7f6 ffaf 	bl	8000750 <__aeabi_fadd>
 80097f2:	1c29      	adds	r1, r5, #0
 80097f4:	f7f7 fb12 	bl	8000e1c <__aeabi_fmul>
 80097f8:	494c      	ldr	r1, [pc, #304]	; (800992c <atanf+0x1e8>)
 80097fa:	f7f6 ffa9 	bl	8000750 <__aeabi_fadd>
 80097fe:	1c29      	adds	r1, r5, #0
 8009800:	f7f7 fb0c 	bl	8000e1c <__aeabi_fmul>
 8009804:	494a      	ldr	r1, [pc, #296]	; (8009930 <atanf+0x1ec>)
 8009806:	f7f6 ffa3 	bl	8000750 <__aeabi_fadd>
 800980a:	1c29      	adds	r1, r5, #0
 800980c:	f7f7 fb06 	bl	8000e1c <__aeabi_fmul>
 8009810:	4948      	ldr	r1, [pc, #288]	; (8009934 <atanf+0x1f0>)
 8009812:	f7f6 ff9d 	bl	8000750 <__aeabi_fadd>
 8009816:	1c29      	adds	r1, r5, #0
 8009818:	f7f7 fb00 	bl	8000e1c <__aeabi_fmul>
 800981c:	4946      	ldr	r1, [pc, #280]	; (8009938 <atanf+0x1f4>)
 800981e:	f7f6 ff97 	bl	8000750 <__aeabi_fadd>
 8009822:	1c39      	adds	r1, r7, #0
 8009824:	f7f7 fafa 	bl	8000e1c <__aeabi_fmul>
 8009828:	4944      	ldr	r1, [pc, #272]	; (800993c <atanf+0x1f8>)
 800982a:	1c07      	adds	r7, r0, #0
 800982c:	1c28      	adds	r0, r5, #0
 800982e:	f7f7 faf5 	bl	8000e1c <__aeabi_fmul>
 8009832:	4943      	ldr	r1, [pc, #268]	; (8009940 <atanf+0x1fc>)
 8009834:	f7f7 fc18 	bl	8001068 <__aeabi_fsub>
 8009838:	1c29      	adds	r1, r5, #0
 800983a:	f7f7 faef 	bl	8000e1c <__aeabi_fmul>
 800983e:	4941      	ldr	r1, [pc, #260]	; (8009944 <atanf+0x200>)
 8009840:	f7f7 fc12 	bl	8001068 <__aeabi_fsub>
 8009844:	1c29      	adds	r1, r5, #0
 8009846:	f7f7 fae9 	bl	8000e1c <__aeabi_fmul>
 800984a:	493f      	ldr	r1, [pc, #252]	; (8009948 <atanf+0x204>)
 800984c:	f7f7 fc0c 	bl	8001068 <__aeabi_fsub>
 8009850:	1c29      	adds	r1, r5, #0
 8009852:	f7f7 fae3 	bl	8000e1c <__aeabi_fmul>
 8009856:	493d      	ldr	r1, [pc, #244]	; (800994c <atanf+0x208>)
 8009858:	f7f7 fc06 	bl	8001068 <__aeabi_fsub>
 800985c:	1c29      	adds	r1, r5, #0
 800985e:	f7f7 fadd 	bl	8000e1c <__aeabi_fmul>
 8009862:	1c01      	adds	r1, r0, #0
 8009864:	1c38      	adds	r0, r7, #0
 8009866:	f7f6 ff73 	bl	8000750 <__aeabi_fadd>
 800986a:	1c21      	adds	r1, r4, #0
 800986c:	f7f7 fad6 	bl	8000e1c <__aeabi_fmul>
 8009870:	1c73      	adds	r3, r6, #1
 8009872:	d134      	bne.n	80098de <atanf+0x19a>
 8009874:	1c01      	adds	r1, r0, #0
 8009876:	1c20      	adds	r0, r4, #0
 8009878:	f7f7 fbf6 	bl	8001068 <__aeabi_fsub>
 800987c:	e772      	b.n	8009764 <atanf+0x20>
 800987e:	21fe      	movs	r1, #254	; 0xfe
 8009880:	0589      	lsls	r1, r1, #22
 8009882:	f7f7 fbf1 	bl	8001068 <__aeabi_fsub>
 8009886:	21fe      	movs	r1, #254	; 0xfe
 8009888:	1c05      	adds	r5, r0, #0
 800988a:	0589      	lsls	r1, r1, #22
 800988c:	1c20      	adds	r0, r4, #0
 800988e:	f7f6 ff5f 	bl	8000750 <__aeabi_fadd>
 8009892:	1c01      	adds	r1, r0, #0
 8009894:	1c28      	adds	r0, r5, #0
 8009896:	f7f7 f8f9 	bl	8000a8c <__aeabi_fdiv>
 800989a:	2601      	movs	r6, #1
 800989c:	1c04      	adds	r4, r0, #0
 800989e:	e799      	b.n	80097d4 <atanf+0x90>
 80098a0:	4b2b      	ldr	r3, [pc, #172]	; (8009950 <atanf+0x20c>)
 80098a2:	429d      	cmp	r5, r3
 80098a4:	dc14      	bgt.n	80098d0 <atanf+0x18c>
 80098a6:	21ff      	movs	r1, #255	; 0xff
 80098a8:	0589      	lsls	r1, r1, #22
 80098aa:	f7f7 fbdd 	bl	8001068 <__aeabi_fsub>
 80098ae:	21ff      	movs	r1, #255	; 0xff
 80098b0:	1c05      	adds	r5, r0, #0
 80098b2:	0589      	lsls	r1, r1, #22
 80098b4:	1c20      	adds	r0, r4, #0
 80098b6:	f7f7 fab1 	bl	8000e1c <__aeabi_fmul>
 80098ba:	21fe      	movs	r1, #254	; 0xfe
 80098bc:	0589      	lsls	r1, r1, #22
 80098be:	f7f6 ff47 	bl	8000750 <__aeabi_fadd>
 80098c2:	1c01      	adds	r1, r0, #0
 80098c4:	1c28      	adds	r0, r5, #0
 80098c6:	f7f7 f8e1 	bl	8000a8c <__aeabi_fdiv>
 80098ca:	2602      	movs	r6, #2
 80098cc:	1c04      	adds	r4, r0, #0
 80098ce:	e781      	b.n	80097d4 <atanf+0x90>
 80098d0:	1c01      	adds	r1, r0, #0
 80098d2:	4820      	ldr	r0, [pc, #128]	; (8009954 <atanf+0x210>)
 80098d4:	f7f7 f8da 	bl	8000a8c <__aeabi_fdiv>
 80098d8:	2603      	movs	r6, #3
 80098da:	1c04      	adds	r4, r0, #0
 80098dc:	e77a      	b.n	80097d4 <atanf+0x90>
 80098de:	4b1e      	ldr	r3, [pc, #120]	; (8009958 <atanf+0x214>)
 80098e0:	00b6      	lsls	r6, r6, #2
 80098e2:	58f1      	ldr	r1, [r6, r3]
 80098e4:	f7f7 fbc0 	bl	8001068 <__aeabi_fsub>
 80098e8:	1c21      	adds	r1, r4, #0
 80098ea:	f7f7 fbbd 	bl	8001068 <__aeabi_fsub>
 80098ee:	4b1b      	ldr	r3, [pc, #108]	; (800995c <atanf+0x218>)
 80098f0:	1c01      	adds	r1, r0, #0
 80098f2:	58f0      	ldr	r0, [r6, r3]
 80098f4:	f7f7 fbb8 	bl	8001068 <__aeabi_fsub>
 80098f8:	9b01      	ldr	r3, [sp, #4]
 80098fa:	1c04      	adds	r4, r0, #0
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	db00      	blt.n	8009902 <atanf+0x1be>
 8009900:	e737      	b.n	8009772 <atanf+0x2e>
 8009902:	2380      	movs	r3, #128	; 0x80
 8009904:	061b      	lsls	r3, r3, #24
 8009906:	18c4      	adds	r4, r0, r3
 8009908:	e733      	b.n	8009772 <atanf+0x2e>
 800990a:	4c15      	ldr	r4, [pc, #84]	; (8009960 <atanf+0x21c>)
 800990c:	e731      	b.n	8009772 <atanf+0x2e>
 800990e:	46c0      	nop			; (mov r8, r8)
 8009910:	bfc90fdb 	.word	0xbfc90fdb
 8009914:	3edfffff 	.word	0x3edfffff
 8009918:	7149f2ca 	.word	0x7149f2ca
 800991c:	3f97ffff 	.word	0x3f97ffff
 8009920:	3f2fffff 	.word	0x3f2fffff
 8009924:	3c8569d7 	.word	0x3c8569d7
 8009928:	3d4bda59 	.word	0x3d4bda59
 800992c:	3d886b35 	.word	0x3d886b35
 8009930:	3dba2e6e 	.word	0x3dba2e6e
 8009934:	3e124925 	.word	0x3e124925
 8009938:	3eaaaaab 	.word	0x3eaaaaab
 800993c:	bd15a221 	.word	0xbd15a221
 8009940:	3d6ef16b 	.word	0x3d6ef16b
 8009944:	3d9d8795 	.word	0x3d9d8795
 8009948:	3de38e38 	.word	0x3de38e38
 800994c:	3e4ccccd 	.word	0x3e4ccccd
 8009950:	401bffff 	.word	0x401bffff
 8009954:	bf800000 	.word	0xbf800000
 8009958:	08009fdc 	.word	0x08009fdc
 800995c:	08009fcc 	.word	0x08009fcc
 8009960:	3fc90fdb 	.word	0x3fc90fdb

08009964 <fabsf>:
 8009964:	0040      	lsls	r0, r0, #1
 8009966:	0840      	lsrs	r0, r0, #1
 8009968:	4770      	bx	lr
	...

0800996c <_init>:
 800996c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800996e:	46c0      	nop			; (mov r8, r8)
 8009970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009972:	bc08      	pop	{r3}
 8009974:	469e      	mov	lr, r3
 8009976:	4770      	bx	lr

08009978 <_fini>:
 8009978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997a:	46c0      	nop			; (mov r8, r8)
 800997c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800997e:	bc08      	pop	{r3}
 8009980:	469e      	mov	lr, r3
 8009982:	4770      	bx	lr
