
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 4096
LLC ways: 32
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 667391 (Simulation time: 0 hr 0 min 2 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9522597 heartbeat IPC: 1.05013 cumulative IPC: 1.01635 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18850358 heartbeat IPC: 1.07207 cumulative IPC: 1.04493 (Simulation time: 0 hr 0 min 55 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-40980020068-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 28095227 heartbeat IPC: 1.08168 cumulative IPC: 1.05732 (Simulation time: 0 hr 1 min 23 sec) 
Finished CPU 0 instructions: 29000000 cycles: 27427836 cumulative IPC: 1.05732 (Simulation time: 0 hr 1 min 23 sec) 

CPU 0 Branch Prediction Accuracy: 99.5438% MPKI: 0.21931

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.05732 instructions: 29000000 cycles: 27427836
L1D TOTAL     ACCESS:   11742198  HIT:   11586476  MISS:     155722
L1D LOAD      ACCESS:    9246282  HIT:    9176230  MISS:      70052
L1D RFO       ACCESS:    2495916  HIT:    2410246  MISS:      85670
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7410445  HIT:    7410088  MISS:        357
L1I LOAD      ACCESS:    7410445  HIT:    7410088  MISS:        357
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     387575  HIT:     293648  MISS:      93927
L2C LOAD      ACCESS:      70391  HIT:      67750  MISS:       2641
L2C RFO       ACCESS:      85669  HIT:        264  MISS:      85405
L2C PREFETCH  ACCESS:     145560  HIT:     139688  MISS:       5872
L2C WRITEBACK ACCESS:      85955  HIT:      85946  MISS:          9
L2C PREFETCH  REQUESTED:     151216  ISSUED:     151216  USEFUL:       6273  USELESS:        372
LLC TOTAL     ACCESS:     179285  HIT:     148924  MISS:      30361
LLC LOAD      ACCESS:       2636  HIT:       1823  MISS:        813
LLC RFO       ACCESS:      85405  HIT:      56310  MISS:      29095
LLC PREFETCH  ACCESS:       5877  HIT:       5424  MISS:        453
LLC WRITEBACK ACCESS:      85367  HIT:      85367  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        389  USELESS:          0
Major fault: 0 Minor fault: 621
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      27082  ROW_BUFFER_MISS:       3279
 DBUS_CONGESTED:       4398
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 8
