// Seed: 1477078905
`define pp_5 0
`default_nettype id_0 `timescale 1ps / 1 ps
module module_0 (
    output tri1 id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    input logic id_4
);
  assign id_0[1] = "";
endmodule
