# For Licence details look at https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg/-/blob/master/LICENSE.incore

fdiv_b1:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b1(32, "fdiv.s", 2)': 0
        
fdiv_b2:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b2(32, "fdiv.s", 2)': 0
        
fdiv_b3:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b3(32, "fdiv.s", 2)': 0
        
fdiv_b4:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b4(32, "fdiv.s", 2)': 0
        
fdiv_b5:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b5(32, "fdiv.s", 2)': 0

fdiv_b6:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b6(32, "fdiv.s", 2)': 0
        
fdiv_b7:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b7(32, "fdiv.s", 2)': 0
        
fdiv_b8:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b8(32, "fdiv.s", 2)': 0
        
fdiv_b9:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b9(32, "fdiv.s", 2)': 0

fdiv_b20:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b20(32, "fdiv.s", 2)': 0
        
fdiv_b21:
    config: 
      - check ISA:=regex(.*I.*F.*)
    opcode: 
      fdiv.s: 0
    rs1: 
      <<: *all_fregs
    rs2:
      <<: *all_fregs
    rd: 
      <<: *all_fregs
    op_comb: 
      <<: *rfmt_op_comb
    val_comb:
      abstract_comb:
        'ibm_b21(32, "fdiv.s", 2)': 0
