
*** Running vivado
    with args -log decoder_LSTM_cell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder_LSTM_cell.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jun 22 16:53:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source decoder_LSTM_cell.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/utils_1/imports/synth_1/sigmoid.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/utils_1/imports/synth_1/sigmoid.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top decoder_LSTM_cell -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21228
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 848.488 ; gain = 469.824
---------------------------------------------------------------------------------
WARNING: [Synth 8-10180] variable 'all_done' must explicitly be declared as automatic or static [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:334]
WARNING: [Synth 8-10180] variable 'all_tanh_done' must explicitly be declared as automatic or static [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:367]
WARNING: [Synth 8-10180] variable 'all_ht_done' must explicitly be declared as automatic or static [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:385]
INFO: [Synth 8-6157] synthesizing module 'decoder_LSTM_cell' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:1]
INFO: [Synth 8-3876] $readmem data file 'W_ih_dec.mem' is read successfully [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:43]
INFO: [Synth 8-3876] $readmem data file 'W_hh_dec.mem' is read successfully [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:44]
INFO: [Synth 8-3876] $readmem data file 'b_ih_dec.mem' is read successfully [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:45]
INFO: [Synth 8-3876] $readmem data file 'b_hh_dec.mem' is read successfully [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:46]
INFO: [Synth 8-6157] synthesizing module 'compute_gates' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:523]
	Parameter HIDDEN_SIZE bound to: 10 - type: integer 
	Parameter INPUT_SIZE bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FRACTION_BITS bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mat_vec_mul' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:409]
	Parameter HIDDEN_SIZE bound to: 10 - type: integer 
	Parameter INPUT_SIZE bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FRACTION_BITS bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplier' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:800]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FRACTION_BITS bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:823]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:800]
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:462]
INFO: [Synth 8-6155] done synthesizing module 'mat_vec_mul' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:604]
INFO: [Synth 8-6155] done synthesizing module 'compute_gates' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:523]
INFO: [Synth 8-6157] synthesizing module 'gate_computation' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:152]
	Parameter HIDDEN_SIZE bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FRACTION_BITS bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:947]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:1017]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:947]
INFO: [Synth 8-6157] synthesizing module 'tanh' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:849]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:918]
INFO: [Synth 8-6155] done synthesizing module 'tanh' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:849]
INFO: [Synth 8-6157] synthesizing module 'calculate_ct' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:679]
	Parameter HIDDEN_SIZE bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FRACTION_BITS bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:749]
INFO: [Synth 8-6155] done synthesizing module 'calculate_ct' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:679]
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:311]
INFO: [Synth 8-6155] done synthesizing module 'gate_computation' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'decoder_LSTM_cell' (0#1) [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:1]
WARNING: [Synth 8-7137] Register product_reg in module multiplier has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
WARNING: [Synth 8-7137] Register mul_a_reg in module mat_vec_mul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:443]
WARNING: [Synth 8-7137] Register mul_b_reg in module mat_vec_mul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:444]
WARNING: [Synth 8-7137] Register mul_start_reg in module mat_vec_mul has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:442]
WARNING: [Synth 8-7137] Register matmul1_start_reg in module compute_gates has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:564]
WARNING: [Synth 8-7137] Register matmul2_start_reg in module compute_gates has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:580]
WARNING: [Synth 8-7137] Register mul1_a_reg in module calculate_ct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:716]
WARNING: [Synth 8-7137] Register mul1_b_reg in module calculate_ct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:717]
WARNING: [Synth 8-7137] Register mul1_start_reg in module calculate_ct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:715]
WARNING: [Synth 8-7137] Register mul2_a_reg in module calculate_ct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:730]
WARNING: [Synth 8-7137] Register mul2_b_reg in module calculate_ct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:731]
WARNING: [Synth 8-7137] Register mul2_start_reg in module calculate_ct has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:729]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:294]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_i_in_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:202]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register sigmoid_f_in_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:214]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register tanh_g_in_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:238]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register sigmoid_o_in_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:226]
WARNING: [Synth 8-7137] Register all_done_reg in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:341]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register tanh_ct_in_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:250]
WARNING: [Synth 8-7137] Register all_tanh_done_reg in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:371]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_a_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:261]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[0] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[1] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[2] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[3] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[4] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[5] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[6] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[7] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[8] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register mul_o_tanhct_b_reg[9] in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:262]
WARNING: [Synth 8-7137] Register all_ht_done_reg in module gate_computation has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:389]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  W_ih_reg with 12800 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  W_hh_reg with 12800 registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.395 ; gain = 638.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.395 ; gain = 638.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.395 ; gain = 638.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/utils_1/imports/synth_1/sigmoid.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.395 ; gain = 638.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.395 ; gain = 638.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'multiplier'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mat_vec_mul'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'compute_gates'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sigmoid'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tanh'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calculate_ct'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gate_computation'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decoder_LSTM_cell'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'multiplier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     MUL |                              001 |                              001
                   ACCUM |                              010 |                              010
                   SHIFT |                              011 |                              011
                  FINISH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mat_vec_mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 MATMUL1 |                            00010 |                              001
                 MATMUL2 |                            00100 |                              010
                     ADD |                            01000 |                              011
                  FINISH |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'compute_gates'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    CALC |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sigmoid'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    CALC |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tanh'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    MUL1 |                              001 |                              001
                    MUL2 |                              010 |                              010
                     ADD |                              011 |                              011
                  FINISH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calculate_ct'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
            SIGMOID_TANH |                           000010 |                              001
                 CALC_CT |                           000100 |                              010
                 TANH_CT |                           001000 |                              011
                  MUL_HT |                           010000 |                              100
                  FINISH |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gate_computation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
           COMPUTE_GATES |                               01 |                               01
        GATE_COMPUTATION |                               10 |                               10
                  FINISH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decoder_LSTM_cell'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1455.379 ; gain = 1076.715
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 50    
	   2 Input   32 Bit       Adders := 6     
	   4 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 34    
	               32 Bit    Registers := 348   
	                1 Bit    Registers := 154   
+---Multipliers : 
	              32x32  Multipliers := 14    
+---Muxes : 
	   5 Input   64 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 230   
	   2 Input   32 Bit        Muxes := 50    
	   2 Input    9 Bit        Muxes := 150   
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 320   
	   2 Input    1 Bit        Muxes := 50    
	   5 Input    1 Bit        Muxes := 125   
	   6 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
DSP Report: Generating DSP mul_inst/product0, operation Mode is: A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: Generating DSP mul_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: Generating DSP mul_inst/product0, operation Mode is: A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: Generating DSP mul_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
INFO: [Synth 8-3886] merging instance 'i_reg[4]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[5]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[6]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[7]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[8]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[9]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[10]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[11]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[12]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[13]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[14]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[15]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[16]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[17]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[18]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[19]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[20]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[21]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[22]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[23]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[24]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[25]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[26]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[27]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[28]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[29]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_reg[30]' (FDCE) to 'i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[31] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
DSP Report: Generating DSP mul_inst/product0, operation Mode is: A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: Generating DSP mul_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: Generating DSP mul_inst/product0, operation Mode is: A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: Generating DSP mul_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
DSP Report: operator mul_inst/product0 is absorbed into DSP mul_inst/product0.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
DSP Report: Generating DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0.
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[4].tanh_ct_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[8].tanh_ct_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[9].tanh_ct_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[3].tanh_ct_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[25]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[26]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[27]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[28]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[29]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[30]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[0].tanh_ct_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[4].sigmoid_f_inst /\y_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_f_inst/y_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[5].sigmoid_f_inst /\y_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[7].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[7].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[6].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[6].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[27]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[28]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[29]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[30]' (FDCE) to 'gen_sigmoid_tanh_mul[5].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[5].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_i_inst/y_reg[24]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_i_inst/y_reg[25]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_i_inst/y_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_sigmoid_tanh_mul[4].sigmoid_i_inst/y_reg[26]' (FDCE) to 'gen_sigmoid_tanh_mul[4].sigmoid_i_inst/y_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[4].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[3].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[6].sigmoid_f_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[7].sigmoid_f_inst /\y_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[8].sigmoid_f_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[9].sigmoid_o_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[4].sigmoid_o_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[3].sigmoid_o_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_o_tanhct_a_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tanh_ct_in_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[4].tanh_ct_inst /\y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[8].tanh_ct_inst /\y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[9].tanh_ct_inst /\y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[3].tanh_ct_inst /\y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[0].tanh_ct_inst /\y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_o_tanhct_b_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_o_tanhct_b_reg[0][22] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
DSP Report: Generating DSP mul2/product0, operation Mode is: A*B.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: Generating DSP mul2/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: Generating DSP mul2/product0, operation Mode is: A*B.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: Generating DSP mul2/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: operator mul2/product0 is absorbed into DSP mul2/product0.
DSP Report: Generating DSP mul1/product0, operation Mode is: A*B.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: Generating DSP mul1/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: Generating DSP mul1/product0, operation Mode is: A*B.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: Generating DSP mul1/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
DSP Report: operator mul1/product0 is absorbed into DSP mul1/product0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[0].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[1].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[2].sigmoid_i_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[3].sigmoid_f_inst /\y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[2].sigmoid_f_inst /\y_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_reg[2][31] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:826]
DSP Report: Generating DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0, operation Mode is: A*B.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: Generating DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
DSP Report: operator gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0 is absorbed into DSP gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[0].sigmoid_f_inst/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[5].sigmoid_o_inst/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[6].sigmoid_o_inst/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[7].sigmoid_o_inst/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[8].sigmoid_o_inst/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[0].sigmoid_o_inst/y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_o_tanhct_a_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tanh_ct_in_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[5].tanh_ct_inst/y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[6].tanh_ct_inst/y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_sigmoid_tanh_mul[7].tanh_ct_inst/y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_o_tanhct_b_reg[7][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:17 . Memory (MB): peak = 1907.391 ; gain = 1528.727
---------------------------------------------------------------------------------
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0_c : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0_c : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0_8 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0_8 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0_a : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0_a : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0_8 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0_8 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul1/product0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul1/product0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul2/product0_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul2/product0_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is compute_gates__GB1 mul_inst/product0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is compute_gates__GB0 mul_inst/product0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is compute_gates__GB1 mul_inst/product0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is compute_gates__GB0 mul_inst/product0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst/product0_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst/product0_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB2 gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst/product0_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst/product0_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0_d : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst/product0_d : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst/product0_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst/product0_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB3 gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst/product0_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst/product0_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB0 gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst/product0_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul1/product0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul1/product0_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul2/product0_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is gate_computation__GB1 mul2/product0_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is compute_gates__GB1 mul_inst/product0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is compute_gates__GB0 mul_inst/product0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is compute_gates__GB1 mul_inst/product0_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is compute_gates__GB0 mul_inst/product0_3 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|sigmoid     | sigmoid_lut | 512x25        | LUT            | 
|tanh        | tanh_lut    | 512x25        | LUT            | 
|sigmoid     | p_0_out     | 512x25        | LUT            | 
|sigmoid     | p_0_out     | 512x25        | LUT            | 
|sigmoid     | p_0_out     | 512x25        | LUT            | 
|tanh        | p_0_out     | 512x25        | LUT            | 
|sigmoid     | p_0_out     | 512x25        | LUT            | 
|tanh        | p_0_out     | 512x25        | LUT            | 
|tanh        | p_0_out     | 512x25        | LUT            | 
|sigmoid     | p_0_out     | 512x25        | LUT            | 
|sigmoid     | p_0_out     | 512x25        | LUT            | 
+------------+-------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|decoder_LSTM_cell     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_LSTM_cell     | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mat_vec_mul           | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB0 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_ct          | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gate_computation__GB3 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:21 . Memory (MB): peak = 1907.391 ; gain = 1528.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:300]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:58 ; elapsed = 00:03:24 . Memory (MB): peak = 1907.391 ; gain = 1528.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][31]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][30]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][29]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][28]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][27]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][26]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][25]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][24]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][23]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][22]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][21]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][20]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][19]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][18]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][17]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][16]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][15]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][14]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][13]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][12]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][11]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][10]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][9]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][8]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][7]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][6]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][5]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][4]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][3]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][2]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][1]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[9][0]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][31]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][30]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][29]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][28]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][27]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][26]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][25]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][24]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][23]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][22]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][21]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][20]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][19]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][18]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][17]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][16]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][15]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gate_computation_inst/h_t_reg[8][14]/Q' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:302]
CRITICAL WARNING: [Synth 8-6858] multi-driven net \c_t[0] [31] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:744]
CRITICAL WARNING: [Synth 8-6858] multi-driven net \c_t[0] [30] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:744]
CRITICAL WARNING: [Synth 8-6858] multi-driven net \c_t[0] [29] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:744]
CRITICAL WARNING: [Synth 8-6858] multi-driven net \c_t[0] [28] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/portfolio/synthesis_lstm/synthesis_lstm.srcs/sources_1/new/lstm_cell.sv:744]
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    20|
|3     |LUT1   |     1|
|4     |LUT2   |    46|
|5     |LUT3   |   191|
|6     |LUT4   |   106|
|7     |LUT5   |    21|
|8     |LUT6   |    40|
|9     |FDCE   |   396|
|10    |FDPE   |    66|
|11    |FDRE   |     9|
|12    |IBUF   |     3|
|13    |OBUF   |   641|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------+-----------------+------+
|      |Instance                                        |Module           |Cells |
+------+------------------------------------------------+-----------------+------+
|1     |top                                             |                 |  1541|
|2     |  compute_gates_inst                            |compute_gates    |   393|
|3     |    matmul1                                     |mat_vec_mul      |   183|
|4     |      mul_inst                                  |multiplier_61    |    12|
|5     |    matmul2                                     |mat_vec_mul_59   |   184|
|6     |      mul_inst                                  |multiplier_60    |    13|
|7     |  gate_computation_inst                         |gate_computation |   494|
|8     |    calc_ct_inst                                |calculate_ct     |   108|
|9     |      mul1                                      |multiplier_57    |     9|
|10    |      mul2                                      |multiplier_58    |     8|
|11    |    \gen_sigmoid_tanh_mul[0].mul_o_tanhct_inst  |multiplier       |     8|
|12    |    \gen_sigmoid_tanh_mul[0].sigmoid_f_inst     |sigmoid          |     6|
|13    |    \gen_sigmoid_tanh_mul[0].sigmoid_i_inst     |sigmoid_0        |     7|
|14    |    \gen_sigmoid_tanh_mul[0].sigmoid_o_inst     |sigmoid_1        |     6|
|15    |    \gen_sigmoid_tanh_mul[0].tanh_ct_inst       |tanh             |    10|
|16    |    \gen_sigmoid_tanh_mul[0].tanh_g_inst        |tanh_2           |     6|
|17    |    \gen_sigmoid_tanh_mul[1].mul_o_tanhct_inst  |multiplier_3     |     5|
|18    |    \gen_sigmoid_tanh_mul[1].sigmoid_f_inst     |sigmoid_4        |     6|
|19    |    \gen_sigmoid_tanh_mul[1].sigmoid_i_inst     |sigmoid_5        |     6|
|20    |    \gen_sigmoid_tanh_mul[1].sigmoid_o_inst     |sigmoid_6        |     6|
|21    |    \gen_sigmoid_tanh_mul[1].tanh_ct_inst       |tanh_7           |     6|
|22    |    \gen_sigmoid_tanh_mul[1].tanh_g_inst        |tanh_8           |     6|
|23    |    \gen_sigmoid_tanh_mul[2].mul_o_tanhct_inst  |multiplier_9     |     5|
|24    |    \gen_sigmoid_tanh_mul[2].sigmoid_f_inst     |sigmoid_10       |     7|
|25    |    \gen_sigmoid_tanh_mul[2].sigmoid_i_inst     |sigmoid_11       |     6|
|26    |    \gen_sigmoid_tanh_mul[2].sigmoid_o_inst     |sigmoid_12       |     6|
|27    |    \gen_sigmoid_tanh_mul[2].tanh_ct_inst       |tanh_13          |     6|
|28    |    \gen_sigmoid_tanh_mul[2].tanh_g_inst        |tanh_14          |     6|
|29    |    \gen_sigmoid_tanh_mul[3].mul_o_tanhct_inst  |multiplier_15    |     5|
|30    |    \gen_sigmoid_tanh_mul[3].sigmoid_f_inst     |sigmoid_16       |     6|
|31    |    \gen_sigmoid_tanh_mul[3].sigmoid_i_inst     |sigmoid_17       |     6|
|32    |    \gen_sigmoid_tanh_mul[3].sigmoid_o_inst     |sigmoid_18       |    10|
|33    |    \gen_sigmoid_tanh_mul[3].tanh_ct_inst       |tanh_19          |     6|
|34    |    \gen_sigmoid_tanh_mul[3].tanh_g_inst        |tanh_20          |     6|
|35    |    \gen_sigmoid_tanh_mul[4].mul_o_tanhct_inst  |multiplier_21    |     5|
|36    |    \gen_sigmoid_tanh_mul[4].sigmoid_f_inst     |sigmoid_22       |     6|
|37    |    \gen_sigmoid_tanh_mul[4].sigmoid_i_inst     |sigmoid_23       |     6|
|38    |    \gen_sigmoid_tanh_mul[4].sigmoid_o_inst     |sigmoid_24       |     6|
|39    |    \gen_sigmoid_tanh_mul[4].tanh_ct_inst       |tanh_25          |     6|
|40    |    \gen_sigmoid_tanh_mul[4].tanh_g_inst        |tanh_26          |     6|
|41    |    \gen_sigmoid_tanh_mul[5].mul_o_tanhct_inst  |multiplier_27    |     5|
|42    |    \gen_sigmoid_tanh_mul[5].sigmoid_f_inst     |sigmoid_28       |     7|
|43    |    \gen_sigmoid_tanh_mul[5].sigmoid_i_inst     |sigmoid_29       |     6|
|44    |    \gen_sigmoid_tanh_mul[5].sigmoid_o_inst     |sigmoid_30       |     6|
|45    |    \gen_sigmoid_tanh_mul[5].tanh_ct_inst       |tanh_31          |     6|
|46    |    \gen_sigmoid_tanh_mul[5].tanh_g_inst        |tanh_32          |     6|
|47    |    \gen_sigmoid_tanh_mul[6].mul_o_tanhct_inst  |multiplier_33    |     6|
|48    |    \gen_sigmoid_tanh_mul[6].sigmoid_f_inst     |sigmoid_34       |     6|
|49    |    \gen_sigmoid_tanh_mul[6].sigmoid_i_inst     |sigmoid_35       |     6|
|50    |    \gen_sigmoid_tanh_mul[6].sigmoid_o_inst     |sigmoid_36       |     7|
|51    |    \gen_sigmoid_tanh_mul[6].tanh_ct_inst       |tanh_37          |     7|
|52    |    \gen_sigmoid_tanh_mul[6].tanh_g_inst        |tanh_38          |     6|
|53    |    \gen_sigmoid_tanh_mul[7].mul_o_tanhct_inst  |multiplier_39    |     5|
|54    |    \gen_sigmoid_tanh_mul[7].sigmoid_f_inst     |sigmoid_40       |     6|
|55    |    \gen_sigmoid_tanh_mul[7].sigmoid_i_inst     |sigmoid_41       |     6|
|56    |    \gen_sigmoid_tanh_mul[7].sigmoid_o_inst     |sigmoid_42       |     6|
|57    |    \gen_sigmoid_tanh_mul[7].tanh_ct_inst       |tanh_43          |     6|
|58    |    \gen_sigmoid_tanh_mul[7].tanh_g_inst        |tanh_44          |     6|
|59    |    \gen_sigmoid_tanh_mul[8].mul_o_tanhct_inst  |multiplier_45    |     5|
|60    |    \gen_sigmoid_tanh_mul[8].sigmoid_f_inst     |sigmoid_46       |     7|
|61    |    \gen_sigmoid_tanh_mul[8].sigmoid_i_inst     |sigmoid_47       |     6|
|62    |    \gen_sigmoid_tanh_mul[8].sigmoid_o_inst     |sigmoid_48       |     6|
|63    |    \gen_sigmoid_tanh_mul[8].tanh_ct_inst       |tanh_49          |     6|
|64    |    \gen_sigmoid_tanh_mul[8].tanh_g_inst        |tanh_50          |     6|
|65    |    \gen_sigmoid_tanh_mul[9].mul_o_tanhct_inst  |multiplier_51    |     5|
|66    |    \gen_sigmoid_tanh_mul[9].sigmoid_f_inst     |sigmoid_52       |     7|
|67    |    \gen_sigmoid_tanh_mul[9].sigmoid_i_inst     |sigmoid_53       |     6|
|68    |    \gen_sigmoid_tanh_mul[9].sigmoid_o_inst     |sigmoid_54       |     6|
|69    |    \gen_sigmoid_tanh_mul[9].tanh_ct_inst       |tanh_55          |     6|
|70    |    \gen_sigmoid_tanh_mul[9].tanh_g_inst        |tanh_56          |     6|
+------+------------------------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:03:29 . Memory (MB): peak = 1995.348 ; gain = 1616.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1921 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:02 ; elapsed = 00:03:30 . Memory (MB): peak = 1995.348 ; gain = 1616.684
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:03:30 . Memory (MB): peak = 1995.348 ; gain = 1616.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2008.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete | Checksum: d78034ed
INFO: [Common 17-83] Releasing license: Synthesis
235 Infos, 91 Warnings, 201 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:03:34 . Memory (MB): peak = 2107.410 ; gain = 1736.262
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2107.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/portfolio/synthesis_lstm/synthesis_lstm.runs/synth_1/decoder_LSTM_cell.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file decoder_LSTM_cell_utilization_synth.rpt -pb decoder_LSTM_cell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 16:56:57 2025...
