# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ../run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:58 on May 31,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:16:59 on May 31,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on May 31,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Compiling module generate_5x5_winndows
# -- Compiling module sync_fifo
# -- Compiling module region_bin
# 
# Top level modules:
# 	region_bin
# End time: 16:16:59 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 16:16:59 on May 31,2024
# ======image_result_check begin=========
##############image result check end##############
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(148): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12325025 ns  Iteration: 1  Instance: /testbench
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(153): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12325025 ns  Iteration: 1  Instance: /testbench
# End time: 16:42:57 on May 31,2024, Elapsed time: 0:25:58
# Errors: 2, Warnings: 0
