[1] S. W. Keckler, W. J. Dally, B. Khailany, M. Garland, and D. Glasco,
“GPUs and the Future of Parallel Computing,” IEEE Micro, 2011.
[2] O. Mutlu, “Memory Scaling: A Systems Architecture Perspective,” in
Proc. 5th IEEE Int. Memory Workshop, IMW, 2013.
[3] “International Technology Roadmap for Semiconductors, ITRS,” 2011.
[4] J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S. Kim, T. M.
Aamodt, and V. J. Reddi, “GPUWattch: Enabling Energy Optimizations
in GPGPUs,” in Proc. 40th Int. Symp. on Comp. Arch., ISCA, 2013.
[5] J. Lucas, S. Lal, M. Andersch, M. A. Mesa, and B. Juurlink, “How a
Single Chip Causes Massive Power Bills - GPUSimPow: A GPGPU
Power Simulator,” in Proc. IEEE Int. Symp. on Performance Analysis of
Systems and Software, ISPASS, 2013.
[6] S. Lal, J. Lucas, M. Andersch, M. Alvarez-Mesa, A. Elhossini, and B. Juurlink, “GPGPU Workload Characteristics and Performance Analysis,”
in Proc. 14th Int. Conf. on Embedded Computer Systems: Architectures,
Modeling, and Simulation, SAMOS, 2014.
[7] A. Alameldeen and D. Wood, “Frequent Pattern Compression: A
Signiﬁcance-Based Compression Scheme for L2 Caches,” in Technical
report, University of Wisconsin-Madison, 2004.
[8] X. Chen, L. Yang, R. Dick, L. Shang, and H. Lekatsas, “C-Pack: A
High-Performance Microprocessor Cache Compression Algorithm,” IEEE
Transactions on VLSI Systems, 2010.
[9] G. Pekhimenko, V. Seshadri, O. Mutlu, P. B. Gibbons, M. A. Kozuch,
and T. C. Mowry, “Base-Delta-Immediate Compression: Practical Data
Compression for On-chip Caches,” in Proc. 21st Int. Conf. on Parallel
Architectures and Compilation Techniques, PACT, 2012.
[10] M. A. O’Neil and M. Burtscher, “Microarchitectural Performance
Characterization of Irregular GPU Kernels,” in Proc. IEEE Int. Symp.
on Workloads Characterization, IISWC, 2014.
[11] ARM, “Frame Buffer Compression Protocol.” [Online]. Available: https://www.arm.com/products/multimedia/mali-technologies/armframe-buffer-compression.php
[12] NVIDIA, “GPU Accelerated Texture Compression.” [Online]. Available:
https://developer.nvidia.com/gpu-accelerated-texture-compression
[13] V. Sathish, M. J. Schulte, and N. S. Kim, “Lossless and Lossy Memory
I/O Link Compression for Improving Performance of GPGPU Workloads,”
in Proc. 21st Int. Conf. on Parallel Architectures and Compilation
Techniques, PACT, 2012.
[14] N. Vijaykumar, G. Pekhimenko, A. Jog, A. Bhowmick, R. Ausavarungnirun, C. Das, M. Kandemir, T. Mowry, and O. Mutlu, “A Case for
Core-Assisted Bottleneck Acceleration in GPUs: Enabling Flexible Data
Compression With Assist Warps,” in Proc. 42nd Int. Symp. on Comp.
Arch., ISCA, 2015.
[15] S. Lee, K. Kim, G. Koo, H. Jeon, W. W. Ro, and M. Annavaram,
“Warped-compression: Enabling Power Efﬁcient GPUs Through Register
Compression,” in Proc. 42nd Int. Symp. on Comp. Arch., ISCA, 2015.
[16] A. Arelakis and P. Stenstrom, “SC2: A Statistical Compression Cache
Scheme,” in Proc. 41st Int. Symp. on Comp. Arch., ISCA, 2014.
[17] W. Fang, B. He, Q. Luo, and N. K. Govindaraju, “Mars: Accelerating
MapReduce with Graphics Processors,” IEEE Transactions on Parallel
and Distributed Systems, 2011.
[18] M. Kulkarni, M. Burtscher, C. Cascaval, and K. Pingali, “Lonestar: A
Suite of Parallel Irregular Programs,” in Proc. Int. Symp. on Performance
Analysis of Systems and Software, ISPASS, 2009.
[19] E. S. Schwartz and B. Kallick, “Generating a Canonical Preﬁx Encoding,”
ACM Comm., 1964.
[20] D. Salomon, “Variable-Length Codes for Data Compression,” 2007.
[21] A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt, “Analyzing
CUDA Workloads Using a Detailed GPU Simulator,” in Proc. IEEE Int.
Symp. on Performance Analysis of Systems and Software, ISPASS, 2009.
[22] NVIDIA, “CUDA: Compute Uniﬁed Device Architecture,” 2007,
http://developer.nvidia.com/object/gpucomputing.html.
[23] S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and
K. Skadron, “Rodinia: A Benchmark Suite for Heterogeneous Computing,”
in Proc. IEEE Int. Symp. on Workload Characterization, ISWC, 2009.
[24] A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford,
V. Tipparaju, and J. S. Vetter, “The Scalable Heterogeneous Computing
(SHOC) Benchmark Suite,” in Proc. 3rd Workshop on GPGPUs, 2010.
[25] C. E. Shannon, “A Mathematical Theory of Communication,” ACM
SIGMOBILE Mobile Computing and Communications Review, 2001.

