

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3'
================================================================
* Date:           Tue Apr 18 17:01:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_2_VITIS_LOOP_96_3  |       37|       37|         3|          1|          1|    36|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|    251|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln94_1_fu_164_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln94_fu_173_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln95_1_fu_197_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln95_fu_122_p2       |         +|   0|  0|  13|           5|           5|
    |add_ln96_fu_297_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln97_1_fu_318_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln97_2_fu_323_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln97_fu_291_p2       |         +|   0|  0|  15|           8|           8|
    |empty_33_fu_152_p2       |         -|   0|  0|  15|           8|           8|
    |p_mid146_fu_265_p2       |         -|   0|  0|  15|           8|           8|
    |sub_ln97_fu_235_p2       |         -|   0|  0|  15|           8|           8|
    |icmp_ln94_fu_158_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln96_fu_179_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln94_1_fu_203_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln94_2_fu_271_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln94_3_fu_279_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln94_fu_185_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 179|          85|          89|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten48_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_tj_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_tp_1                   |   9|          2|    2|          4|
    |indvar_flatten48_fu_60                  |   9|          2|    6|         12|
    |tj_fu_52                                |   9|          2|    4|          8|
    |tp_fu_56                                |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   26|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln97_reg_372                  |  8|   0|    8|          0|
    |add_ln97_reg_372_pp0_iter1_reg    |  8|   0|    8|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |indvar_flatten48_fu_60            |  6|   0|    6|          0|
    |sub_ln97_reg_362                  |  6|   0|    8|          2|
    |tj_fu_52                          |  4|   0|    4|          0|
    |tp_fu_56                          |  2|   0|    2|          0|
    |zext_ln97_2_reg_367               |  4|   0|    8|          4|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 43|   0|   49|          6|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3|  return value|
|empty                     |   in|    5|     ap_none|                                                empty|        scalar|
|layer1_output_V_address0  |  out|    8|   ap_memory|                                      layer1_output_V|         array|
|layer1_output_V_ce0       |  out|    1|   ap_memory|                                      layer1_output_V|         array|
|layer1_output_V_q0        |   in|   15|   ap_memory|                                      layer1_output_V|         array|
|linear_input_V_address0   |  out|    8|   ap_memory|                                       linear_input_V|         array|
|linear_input_V_ce0        |  out|    1|   ap_memory|                                       linear_input_V|         array|
|linear_input_V_we0        |  out|    1|   ap_memory|                                       linear_input_V|         array|
|linear_input_V_d0         |  out|   15|   ap_memory|                                       linear_input_V|         array|
+--------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 6 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tp = alloca i32 1"   --->   Operation 7 'alloca' 'tp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten48"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %tp"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %tj"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc145"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tp_1 = load i2 %tp" [tiled_conv.cpp:94]   --->   Operation 14 'load' 'tp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i6 %indvar_flatten48" [tiled_conv.cpp:94]   --->   Operation 15 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i2 %tp_1" [tiled_conv.cpp:94]   --->   Operation 16 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln95 = add i5 %zext_ln94, i5 %tmp" [tiled_conv.cpp:95]   --->   Operation 17 'add' 'add_ln95' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %add_ln95" [tiled_conv.cpp:95]   --->   Operation 18 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0" [tiled_conv.cpp:95]   --->   Operation 19 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln95, i2 0" [tiled_conv.cpp:95]   --->   Operation 20 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl12_cast = sext i7 %p_shl4" [tiled_conv.cpp:95]   --->   Operation 21 'sext' 'p_shl12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%empty_33 = sub i8 %p_shl3, i8 %p_shl12_cast" [tiled_conv.cpp:95]   --->   Operation 22 'sub' 'empty_33' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%icmp_ln94 = icmp_eq  i6 %indvar_flatten48_load, i6 36" [tiled_conv.cpp:94]   --->   Operation 24 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln94_1 = add i6 %indvar_flatten48_load, i6 1" [tiled_conv.cpp:94]   --->   Operation 25 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc148, void %for.inc151.exitStub" [tiled_conv.cpp:94]   --->   Operation 26 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [tiled_conv.cpp:96]   --->   Operation 27 'load' 'tj_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.56ns)   --->   "%add_ln94 = add i2 %tp_1, i2 1" [tiled_conv.cpp:94]   --->   Operation 28 'add' 'add_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln96 = icmp_eq  i4 %tj_load, i4 12" [tiled_conv.cpp:96]   --->   Operation 29 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln94 = select i1 %icmp_ln96, i4 0, i4 %tj_load" [tiled_conv.cpp:94]   --->   Operation 30 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i2 %add_ln94" [tiled_conv.cpp:94]   --->   Operation 31 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln95_1 = add i5 %zext_ln94_1, i5 %tmp" [tiled_conv.cpp:95]   --->   Operation 32 'add' 'add_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln94_1 = select i1 %icmp_ln96, i5 %add_ln95_1, i5 %add_ln95" [tiled_conv.cpp:94]   --->   Operation 33 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i5 %select_ln94_1" [tiled_conv.cpp:97]   --->   Operation 34 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln97, i4 0" [tiled_conv.cpp:97]   --->   Operation 35 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln94_1, i2 0" [tiled_conv.cpp:97]   --->   Operation 36 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i7 %tmp_7" [tiled_conv.cpp:97]   --->   Operation 37 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.91ns)   --->   "%sub_ln97 = sub i8 %tmp_6, i8 %zext_ln97_1" [tiled_conv.cpp:97]   --->   Operation 38 'sub' 'sub_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_35 = trunc i5 %add_ln95_1" [tiled_conv.cpp:95]   --->   Operation 39 'trunc' 'empty_35' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl11_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_35, i4 0" [tiled_conv.cpp:95]   --->   Operation 40 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl12_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln95_1, i2 0" [tiled_conv.cpp:95]   --->   Operation 41 'bitconcatenate' 'p_shl12_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl12_cast_mid1 = sext i7 %p_shl12_mid1" [tiled_conv.cpp:95]   --->   Operation 42 'sext' 'p_shl12_cast_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.91ns)   --->   "%p_mid146 = sub i8 %p_shl11_mid1, i8 %p_shl12_cast_mid1" [tiled_conv.cpp:95]   --->   Operation 43 'sub' 'p_mid146' <Predicate = (!icmp_ln94)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%select_ln94_2 = select i1 %icmp_ln96, i8 %p_mid146, i8 %empty_33" [tiled_conv.cpp:94]   --->   Operation 44 'select' 'select_ln94_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln94_3 = select i1 %icmp_ln96, i2 %add_ln94, i2 %tp_1" [tiled_conv.cpp:94]   --->   Operation 45 'select' 'select_ln94_3' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i4 %select_ln94" [tiled_conv.cpp:97]   --->   Operation 46 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln97 = add i8 %zext_ln97_2, i8 %select_ln94_2" [tiled_conv.cpp:97]   --->   Operation 47 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln96 = add i4 %select_ln94, i4 1" [tiled_conv.cpp:96]   --->   Operation 48 'add' 'add_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln96 = store i6 %add_ln94_1, i6 %indvar_flatten48" [tiled_conv.cpp:96]   --->   Operation 49 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln96 = store i2 %select_ln94_3, i2 %tp" [tiled_conv.cpp:96]   --->   Operation 50 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 %add_ln96, i4 %tj" [tiled_conv.cpp:96]   --->   Operation 51 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_1 = add i8 %sub_ln97, i8 144" [tiled_conv.cpp:97]   --->   Operation 52 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln97_2 = add i8 %add_ln97_1, i8 %zext_ln97_2" [tiled_conv.cpp:97]   --->   Operation 53 'add' 'add_ln97_2' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i8 %add_ln97_2" [tiled_conv.cpp:97]   --->   Operation 54 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer1_output_V_addr = getelementptr i15 %layer1_output_V, i64 0, i64 %zext_ln97_3" [tiled_conv.cpp:97]   --->   Operation 55 'getelementptr' 'layer1_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%layer1_output_V_load = load i8 %layer1_output_V_addr" [tiled_conv.cpp:97]   --->   Operation 56 'load' 'layer1_output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_2_VITIS_LOOP_96_3_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 58 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tiled_conv.cpp:96]   --->   Operation 60 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %add_ln97" [tiled_conv.cpp:97]   --->   Operation 61 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%linear_input_V_addr = getelementptr i15 %linear_input_V, i64 0, i64 %zext_ln97" [tiled_conv.cpp:97]   --->   Operation 62 'getelementptr' 'linear_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%layer1_output_V_load = load i8 %layer1_output_V_addr" [tiled_conv.cpp:97]   --->   Operation 63 'load' 'layer1_output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln97 = store i15 %layer1_output_V_load, i8 %linear_input_V_addr" [tiled_conv.cpp:97]   --->   Operation 64 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc145" [tiled_conv.cpp:96]   --->   Operation 65 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ linear_input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                    (alloca           ) [ 0100]
tp                    (alloca           ) [ 0100]
indvar_flatten48      (alloca           ) [ 0100]
tmp                   (read             ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
tp_1                  (load             ) [ 0000]
indvar_flatten48_load (load             ) [ 0000]
zext_ln94             (zext             ) [ 0000]
add_ln95              (add              ) [ 0000]
empty_32              (trunc            ) [ 0000]
p_shl3                (bitconcatenate   ) [ 0000]
p_shl4                (bitconcatenate   ) [ 0000]
p_shl12_cast          (sext             ) [ 0000]
empty_33              (sub              ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln94             (icmp             ) [ 0110]
add_ln94_1            (add              ) [ 0000]
br_ln94               (br               ) [ 0000]
tj_load               (load             ) [ 0000]
add_ln94              (add              ) [ 0000]
icmp_ln96             (icmp             ) [ 0000]
select_ln94           (select           ) [ 0000]
zext_ln94_1           (zext             ) [ 0000]
add_ln95_1            (add              ) [ 0000]
select_ln94_1         (select           ) [ 0000]
trunc_ln97            (trunc            ) [ 0000]
tmp_6                 (bitconcatenate   ) [ 0000]
tmp_7                 (bitconcatenate   ) [ 0000]
zext_ln97_1           (zext             ) [ 0000]
sub_ln97              (sub              ) [ 0110]
empty_35              (trunc            ) [ 0000]
p_shl11_mid1          (bitconcatenate   ) [ 0000]
p_shl12_mid1          (bitconcatenate   ) [ 0000]
p_shl12_cast_mid1     (sext             ) [ 0000]
p_mid146              (sub              ) [ 0000]
select_ln94_2         (select           ) [ 0000]
select_ln94_3         (select           ) [ 0000]
zext_ln97_2           (zext             ) [ 0110]
add_ln97              (add              ) [ 0111]
add_ln96              (add              ) [ 0000]
store_ln96            (store            ) [ 0000]
store_ln96            (store            ) [ 0000]
store_ln96            (store            ) [ 0000]
add_ln97_1            (add              ) [ 0000]
add_ln97_2            (add              ) [ 0000]
zext_ln97_3           (zext             ) [ 0000]
layer1_output_V_addr  (getelementptr    ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
empty_34              (speclooptripcount) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln96     (specloopname     ) [ 0000]
zext_ln97             (zext             ) [ 0000]
linear_input_V_addr   (getelementptr    ) [ 0000]
layer1_output_V_load  (load             ) [ 0000]
store_ln97            (store            ) [ 0000]
br_ln96               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linear_input_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_input_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_94_2_VITIS_LOOP_96_3_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tj_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten48_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten48/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="layer1_output_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="15" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_V_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_V_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="linear_input_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="15" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linear_input_V_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln97_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="6" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="2" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tp_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tp_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten48_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten48_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln94_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln95_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_32_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_shl3_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_shl12_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl12_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_33_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln94_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln94_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tj_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln94_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln96_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln94_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln94_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln95_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln94_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln97_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln97_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln97_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_35_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl11_mid1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_mid1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl12_mid1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_mid1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl12_cast_mid1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl12_cast_mid1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_mid146_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid146/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln94_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln94_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="0" index="2" bw="2" slack="0"/>
<pin id="283" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_3/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln97_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln97_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln96_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln96_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln96_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln96_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln97_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln97_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="1"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln97_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln97_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="2"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tj_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="344" class="1005" name="tp_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tp "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten48_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten48 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln94_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="362" class="1005" name="sub_ln97_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln97 "/>
</bind>
</comp>

<comp id="367" class="1005" name="zext_ln97_2_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln97_2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_ln97_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="2"/>
<pin id="374" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="377" class="1005" name="layer1_output_V_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="77" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="64" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="122" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="132" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="115" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="115" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="177"><net_src comp="112" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="170" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="173" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="64" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="179" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="122" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="203" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="215" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="197" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="197" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="245" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="179" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="152" pin="2"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="179" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="173" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="112" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="185" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="271" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="185" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="164" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="279" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="297" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="340"><net_src comp="52" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="347"><net_src comp="56" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="354"><net_src comp="60" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="361"><net_src comp="158" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="235" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="370"><net_src comp="287" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="375"><net_src comp="291" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="380"><net_src comp="70" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: linear_input_V | {3 }
 - Input state : 
	Port: tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3 : empty | {1 }
	Port: tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3 : layer1_output_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		tp_1 : 1
		indvar_flatten48_load : 1
		zext_ln94 : 2
		add_ln95 : 3
		empty_32 : 4
		p_shl3 : 5
		p_shl4 : 4
		p_shl12_cast : 5
		empty_33 : 6
		icmp_ln94 : 2
		add_ln94_1 : 2
		br_ln94 : 3
		tj_load : 1
		add_ln94 : 2
		icmp_ln96 : 2
		select_ln94 : 3
		zext_ln94_1 : 3
		add_ln95_1 : 4
		select_ln94_1 : 5
		trunc_ln97 : 6
		tmp_6 : 7
		tmp_7 : 6
		zext_ln97_1 : 7
		sub_ln97 : 8
		empty_35 : 5
		p_shl11_mid1 : 6
		p_shl12_mid1 : 5
		p_shl12_cast_mid1 : 6
		p_mid146 : 7
		select_ln94_2 : 8
		select_ln94_3 : 3
		zext_ln97_2 : 4
		add_ln97 : 9
		add_ln96 : 4
		store_ln96 : 3
		store_ln96 : 4
		store_ln96 : 5
	State 2
		add_ln97_2 : 1
		zext_ln97_3 : 2
		layer1_output_V_addr : 3
		layer1_output_V_load : 4
	State 3
		linear_input_V_addr : 1
		store_ln97 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln95_fu_122     |    0    |    13   |
|          |     add_ln94_1_fu_164    |    0    |    14   |
|          |      add_ln94_fu_173     |    0    |    10   |
|    add   |     add_ln95_1_fu_197    |    0    |    13   |
|          |      add_ln97_fu_291     |    0    |    15   |
|          |      add_ln96_fu_297     |    0    |    13   |
|          |     add_ln97_1_fu_318    |    0    |    8    |
|          |     add_ln97_2_fu_323    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |      empty_33_fu_152     |    0    |    15   |
|    sub   |      sub_ln97_fu_235     |    0    |    15   |
|          |      p_mid146_fu_265     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln94_fu_158     |    0    |    10   |
|          |     icmp_ln96_fu_179     |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |    select_ln94_fu_185    |    0    |    4    |
|  select  |   select_ln94_1_fu_203   |    0    |    5    |
|          |   select_ln94_2_fu_271   |    0    |    8    |
|          |   select_ln94_3_fu_279   |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_64      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln94_fu_118     |    0    |    0    |
|          |    zext_ln94_1_fu_193    |    0    |    0    |
|   zext   |    zext_ln97_1_fu_231    |    0    |    0    |
|          |    zext_ln97_2_fu_287    |    0    |    0    |
|          |    zext_ln97_3_fu_328    |    0    |    0    |
|          |     zext_ln97_fu_333     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      empty_32_fu_128     |    0    |    0    |
|   trunc  |     trunc_ln97_fu_211    |    0    |    0    |
|          |      empty_35_fu_241     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       p_shl3_fu_132      |    0    |    0    |
|          |       p_shl4_fu_140      |    0    |    0    |
|bitconcatenate|       tmp_6_fu_215       |    0    |    0    |
|          |       tmp_7_fu_223       |    0    |    0    |
|          |    p_shl11_mid1_fu_245   |    0    |    0    |
|          |    p_shl12_mid1_fu_253   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    p_shl12_cast_fu_148   |    0    |    0    |
|          | p_shl12_cast_mid1_fu_261 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   177   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln97_reg_372      |    8   |
|      icmp_ln94_reg_358     |    1   |
|  indvar_flatten48_reg_351  |    6   |
|layer1_output_V_addr_reg_377|    8   |
|      sub_ln97_reg_362      |    8   |
|         tj_reg_337         |    4   |
|         tp_reg_344         |    2   |
|     zext_ln97_2_reg_367    |    8   |
+----------------------------+--------+
|            Total           |   45   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   177  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   186  |
+-----------+--------+--------+--------+
