

================================================================
== Vitis HLS Report for 'gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3'
================================================================
* Date:           Thu Mar 30 01:34:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.420 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|      649|  0.205 us|  3.245 us|   41|  649|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_2_VITIS_LOOP_12_3  |       39|      647|         4|          2|          1|  19 ~ 323|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    283|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     173|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     173|    412|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_261_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln16_1_fu_221_p2    |         +|   0|  0|  18|           9|           9|
    |add_ln16_2_fu_231_p2    |         +|   0|  0|  18|           9|           9|
    |add_ln16_3_fu_237_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln8_1_fu_169_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln8_fu_157_p2       |         +|   0|  0|  16|           9|           1|
    |A_d0                    |         -|   0|  0|  39|          32|          32|
    |ap_condition_108        |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_175_p2     |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln8_fu_152_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln8_1_fu_189_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln8_fu_181_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 283|         155|         144|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_address0                        |  14|          3|    9|         27|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |i_fu_68                           |   9|          2|   64|        128|
    |indvar_flatten_fu_72              |   9|          2|    9|         18|
    |k_fu_64                           |   9|          2|    5|         10|
    |reg_125                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 109|         24|  125|        260|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_addr_reg_337                    |   9|   0|    9|          0|
    |add_ln16_2_reg_327                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_68                           |  64|   0|   64|          0|
    |icmp_ln8_reg_318                  |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |   9|   0|    9|          0|
    |k_fu_64                           |   5|   0|    5|          0|
    |mul_ln16_reg_343                  |  32|   0|   32|          0|
    |reg_125                           |  32|   0|   32|          0|
    |select_ln8_reg_322                |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 173|   0|  173|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  gaussian_Pipeline_VITIS_LOOP_8_2_VITIS_LOOP_12_3|  return value|
|zext_ln8_1  |   in|    5|     ap_none|                                        zext_ln8_1|        scalar|
|bound       |   in|    9|     ap_none|                                             bound|        scalar|
|A_address0  |  out|    9|   ap_memory|                                                 A|         array|
|A_ce0       |  out|    1|   ap_memory|                                                 A|         array|
|A_we0       |  out|    1|   ap_memory|                                                 A|         array|
|A_d0        |  out|   32|   ap_memory|                                                 A|         array|
|A_q0        |   in|   32|   ap_memory|                                                 A|         array|
|A_address1  |  out|    9|   ap_memory|                                                 A|         array|
|A_ce1       |  out|    1|   ap_memory|                                                 A|         array|
|A_q1        |   in|   32|   ap_memory|                                                 A|         array|
|add_ln16    |   in|    9|     ap_none|                                          add_ln16|        scalar|
|c_load      |   in|   32|     ap_none|                                            c_load|        scalar|
+------------+-----+-----+------------+--------------------------------------------------+--------------+

