<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="Top::work"/><component name="Clock_Reset::work"/><component name="PF_CCC_C0::work"/><component name="PF_INIT_MONITOR_C0::work"/><component name="CORERESET_PF_C0::work"/><component name="PF_OSC_C0::work"/><component name="COREUART_C0::work"/><component name="COREFIFO_C0::work"/><component name="UART_Protocol::work"/><component name="COREFIFO_C1::work"/><component name="COREFIFO_C2::work"/><component name="COREFIFO_C3::work"/><component name="Controler::work"/><component name="PF_DPSRAM_C0::work"/><component name="Data_Block::work"/><component name="Trigger_Top_Part::work"/><component name="Input_Data_Part::work"/><component name="COREFIFO_C4::work"/><component name="COREFIFO_C5::work"/><component name="PF_DPSRAM_C1::work"/><component name="PF_DPSRAM_C2::work"/><component name="SRAM::work"/><component name="PF_DPSRAM_C3::work"/><component name="PF_DPSRAM_C4::work"/><component name="PF_DPSRAM_C5::work"/><component name="PF_DPSRAM_C6::work"/><component name="Event_Info_RAM_Block::work"/><component name="PF_DPSRAM_C7::work"/><component name="PF_DPSRAM_C8_Event_Status::work"/><component name="Sample_RAM_Block::work"/><device die="PA5M300TS_ES" family="PolarFire" package="fcg1152"/><component name="COREFIFO_C6::work"/><component name="CORESPI_C0::work"/><component name="PF_XCVR_ERM_C0::work"/><component name="SPI_LMX::work"/><component name="UART_Protocol_new::work"/><SmartGen version="8.0"/></workspace>