{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 15:56:51 2017 " "Info: Processing started: Tue Dec 05 15:56:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 6147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 6148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 6149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 9 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z\[0\] " "Info: Pin z\[0\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { z[0] } } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z\[1\] " "Info: Pin z\[1\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { z[1] } } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { z[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z\[2\] " "Info: Pin z\[2\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { z[2] } } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { z[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z\[3\] " "Info: Pin z\[3\] not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { z[3] } } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { z[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning: Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Warning: Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[0\] " "Warning: Node \"current_state\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[1\] " "Warning: Node \"current_state\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[2\] " "Warning: Node \"current_state\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[3\] " "Warning: Node \"current_state\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[4\] " "Warning: Node \"current_state\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[5\] " "Warning: Node \"current_state\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[6\] " "Warning: Node \"current_state\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[7\] " "Warning: Node \"current_state\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "current_state\[8\] " "Warning: Node \"current_state\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[0\] " "Warning: Node \"output1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[1\] " "Warning: Node \"output1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[2\] " "Warning: Node \"output1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[3\] " "Warning: Node \"output1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[4\] " "Warning: Node \"output1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[5\] " "Warning: Node \"output1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output1\[6\] " "Warning: Node \"output1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[0\] " "Warning: Node \"output2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[1\] " "Warning: Node \"output2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[2\] " "Warning: Node \"output2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[3\] " "Warning: Node \"output2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[4\] " "Warning: Node \"output2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[5\] " "Warning: Node \"output2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output2\[6\] " "Warning: Node \"output2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[0\] " "Warning: Node \"output3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[1\] " "Warning: Node \"output3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[2\] " "Warning: Node \"output3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[3\] " "Warning: Node \"output3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[4\] " "Warning: Node \"output3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[5\] " "Warning: Node \"output3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output3\[6\] " "Warning: Node \"output3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[0\] " "Warning: Node \"output4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[1\] " "Warning: Node \"output4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[2\] " "Warning: Node \"output4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[3\] " "Warning: Node \"output4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[4\] " "Warning: Node \"output4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[5\] " "Warning: Node \"output4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output4\[6\] " "Warning: Node \"output4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[0\] " "Warning: Node \"output5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[1\] " "Warning: Node \"output5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[2\] " "Warning: Node \"output5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[3\] " "Warning: Node \"output5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[4\] " "Warning: Node \"output5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[5\] " "Warning: Node \"output5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output5\[6\] " "Warning: Node \"output5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[0\] " "Warning: Node \"output6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[1\] " "Warning: Node \"output6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[2\] " "Warning: Node \"output6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[3\] " "Warning: Node \"output6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[4\] " "Warning: Node \"output6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[5\] " "Warning: Node \"output6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output6\[6\] " "Warning: Node \"output6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[0\] " "Warning: Node \"output7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[1\] " "Warning: Node \"output7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[2\] " "Warning: Node \"output7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[3\] " "Warning: Node \"output7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[4\] " "Warning: Node \"output7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[5\] " "Warning: Node \"output7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output7\[6\] " "Warning: Node \"output7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[0\] " "Warning: Node \"output\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[1\] " "Warning: Node \"output\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[2\] " "Warning: Node \"output\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[3\] " "Warning: Node \"output\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[4\] " "Warning: Node \"output\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[5\] " "Warning: Node \"output\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "output\[6\] " "Warning: Node \"output\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "output\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "93.301 ns register register " "Info: Estimated most critical path is register to register delay of 93.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\P_COUNT:loop_counter\[0\] 1 REG LAB_X48_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X48_Y20; Fanout = 2; REG Node = '\\P_COUNT:loop_counter\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { \P_COUNT:loop_counter[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.414 ns) 2.408 ns Add5~1 2 COMB LAB_X38_Y15 2 " "Info: 2: + IC(1.994 ns) + CELL(0.414 ns) = 2.408 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { \P_COUNT:loop_counter[0] Add5~1 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.479 ns Add5~3 3 COMB LAB_X38_Y15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.479 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~1 Add5~3 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.550 ns Add5~5 4 COMB LAB_X38_Y15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.550 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~3 Add5~5 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.621 ns Add5~7 5 COMB LAB_X38_Y15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.621 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~5 Add5~7 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.692 ns Add5~9 6 COMB LAB_X38_Y15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.692 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~7 Add5~9 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.763 ns Add5~11 7 COMB LAB_X38_Y15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.763 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~9 Add5~11 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.834 ns Add5~13 8 COMB LAB_X38_Y15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.834 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~11 Add5~13 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.905 ns Add5~15 9 COMB LAB_X38_Y15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.905 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~13 Add5~15 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.976 ns Add5~17 10 COMB LAB_X38_Y15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.976 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.047 ns Add5~19 11 COMB LAB_X38_Y15 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.047 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.118 ns Add5~21 12 COMB LAB_X38_Y15 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.118 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~19 Add5~21 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.189 ns Add5~23 13 COMB LAB_X38_Y15 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.189 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~21 Add5~23 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.260 ns Add5~25 14 COMB LAB_X38_Y15 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.260 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~23 Add5~25 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.331 ns Add5~27 15 COMB LAB_X38_Y15 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.331 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~25 Add5~27 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.402 ns Add5~29 16 COMB LAB_X38_Y15 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.402 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~27 Add5~29 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.473 ns Add5~31 17 COMB LAB_X38_Y15 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.473 ns; Loc. = LAB_X38_Y15; Fanout = 2; COMB Node = 'Add5~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~29 Add5~31 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.634 ns Add5~33 18 COMB LAB_X38_Y14 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 3.634 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add5~31 Add5~33 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.705 ns Add5~35 19 COMB LAB_X38_Y14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.705 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~33 Add5~35 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.776 ns Add5~37 20 COMB LAB_X38_Y14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.776 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~35 Add5~37 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.847 ns Add5~39 21 COMB LAB_X38_Y14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.847 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~37 Add5~39 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.918 ns Add5~41 22 COMB LAB_X38_Y14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.918 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~39 Add5~41 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.989 ns Add5~43 23 COMB LAB_X38_Y14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.989 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~41 Add5~43 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.060 ns Add5~45 24 COMB LAB_X38_Y14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.060 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~43 Add5~45 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.131 ns Add5~47 25 COMB LAB_X38_Y14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.131 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~45 Add5~47 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.202 ns Add5~49 26 COMB LAB_X38_Y14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.202 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~47 Add5~49 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.273 ns Add5~51 27 COMB LAB_X38_Y14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.273 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~49 Add5~51 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.344 ns Add5~53 28 COMB LAB_X38_Y14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.344 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~53'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~51 Add5~53 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.415 ns Add5~55 29 COMB LAB_X38_Y14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.415 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~55'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~53 Add5~55 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.486 ns Add5~57 30 COMB LAB_X38_Y14 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.486 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~57'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~55 Add5~57 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.557 ns Add5~59 31 COMB LAB_X38_Y14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.557 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'Add5~59'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~57 Add5~59 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.628 ns Add5~61 32 COMB LAB_X38_Y14 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.628 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'Add5~61'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add5~59 Add5~61 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.038 ns Add5~62 33 COMB LAB_X38_Y14 161 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 5.038 ns; Loc. = LAB_X38_Y14; Fanout = 161; COMB Node = 'Add5~62'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add5~61 Add5~62 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.393 ns) 6.594 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1 34 COMB LAB_X40_Y15 2 " "Info: 34: + IC(1.163 ns) + CELL(0.393 ns) = 6.594 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { Add5~62 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.665 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 35 COMB LAB_X40_Y15 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 6.665 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.736 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 36 COMB LAB_X40_Y15 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 6.736 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.807 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 37 COMB LAB_X40_Y15 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 6.807 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.878 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 38 COMB LAB_X40_Y15 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 6.878 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.949 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 39 COMB LAB_X40_Y15 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 6.949 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.020 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 40 COMB LAB_X40_Y15 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 7.020 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.091 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 41 COMB LAB_X40_Y15 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 7.091 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.162 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17 42 COMB LAB_X40_Y15 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 7.162 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.233 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19 43 COMB LAB_X40_Y15 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 7.233 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.304 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21 44 COMB LAB_X40_Y15 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 7.304 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.375 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23 45 COMB LAB_X40_Y15 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 7.375 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.446 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25 46 COMB LAB_X40_Y15 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 7.446 ns; Loc. = LAB_X40_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.856 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~26 47 COMB LAB_X40_Y15 4 " "Info: 47: + IC(0.000 ns) + CELL(0.410 ns) = 7.856 ns; Loc. = LAB_X40_Y15; Fanout = 4; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~26'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~26 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.414 ns) 9.143 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~1 48 COMB LAB_X41_Y14 2 " "Info: 48: + IC(0.873 ns) + CELL(0.414 ns) = 9.143 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~26 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~1 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.214 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~3 49 COMB LAB_X41_Y14 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.214 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.285 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~5 50 COMB LAB_X41_Y14 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.285 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.356 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~7 51 COMB LAB_X41_Y14 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 9.356 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.427 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~9 52 COMB LAB_X41_Y14 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.427 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.498 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~11 53 COMB LAB_X41_Y14 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.498 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.569 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~13 54 COMB LAB_X41_Y14 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.569 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.640 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~15 55 COMB LAB_X41_Y14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.640 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.711 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~17 56 COMB LAB_X41_Y14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 9.711 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.782 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~19 57 COMB LAB_X41_Y14 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 9.782 ns; Loc. = LAB_X41_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 9.943 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~21 58 COMB LAB_X41_Y13 2 " "Info: 58: + IC(0.090 ns) + CELL(0.071 ns) = 9.943 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.014 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~23 59 COMB LAB_X41_Y13 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 10.014 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.085 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~25 60 COMB LAB_X41_Y13 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.085 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.156 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~27 61 COMB LAB_X41_Y13 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.156 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.227 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~29 62 COMB LAB_X41_Y13 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.227 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.298 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~31 63 COMB LAB_X41_Y13 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 10.298 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.369 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33 64 COMB LAB_X41_Y13 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 10.369 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.440 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35 65 COMB LAB_X41_Y13 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 10.440 ns; Loc. = LAB_X41_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.511 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37 66 COMB LAB_X41_Y13 1 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 10.511 ns; Loc. = LAB_X41_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.921 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38 67 COMB LAB_X41_Y13 69 " "Info: 67: + IC(0.000 ns) + CELL(0.410 ns) = 10.921 ns; Loc. = LAB_X41_Y13; Fanout = 69; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.420 ns) 11.980 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[807\]~556 68 COMB LAB_X42_Y17 2 " "Info: 68: + IC(0.639 ns) + CELL(0.420 ns) = 11.980 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[807\]~556'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 13.268 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~3 69 COMB LAB_X42_Y16 2 " "Info: 69: + IC(0.874 ns) + CELL(0.414 ns) = 13.268 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.339 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5 70 COMB LAB_X42_Y16 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 13.339 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.410 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7 71 COMB LAB_X42_Y16 2 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 13.410 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.481 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9 72 COMB LAB_X42_Y16 2 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 13.481 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.552 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11 73 COMB LAB_X42_Y16 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 13.552 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.623 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13 74 COMB LAB_X42_Y16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 13.623 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.694 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15 75 COMB LAB_X42_Y16 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 13.694 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.765 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17 76 COMB LAB_X42_Y16 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 13.765 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.836 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19 77 COMB LAB_X42_Y16 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 13.836 ns; Loc. = LAB_X42_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 13.997 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21 78 COMB LAB_X42_Y15 2 " "Info: 78: + IC(0.090 ns) + CELL(0.071 ns) = 13.997 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.068 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23 79 COMB LAB_X42_Y15 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 14.068 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.139 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25 80 COMB LAB_X42_Y15 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 14.139 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.210 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27 81 COMB LAB_X42_Y15 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 14.210 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.281 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29 82 COMB LAB_X42_Y15 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 14.281 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.352 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31 83 COMB LAB_X42_Y15 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 14.352 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.423 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33 84 COMB LAB_X42_Y15 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 14.423 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.494 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35 85 COMB LAB_X42_Y15 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 14.494 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.565 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37 86 COMB LAB_X42_Y15 2 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 14.565 ns; Loc. = LAB_X42_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.636 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39 87 COMB LAB_X42_Y15 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 14.636 ns; Loc. = LAB_X42_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.046 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40 88 COMB LAB_X42_Y15 78 " "Info: 88: + IC(0.000 ns) + CELL(0.410 ns) = 15.046 ns; Loc. = LAB_X42_Y15; Fanout = 78; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 16.393 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[841\]~577 89 COMB LAB_X42_Y20 2 " "Info: 89: + IC(1.197 ns) + CELL(0.150 ns) = 16.393 ns; Loc. = LAB_X42_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[841\]~577'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.393 ns) 17.695 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~7 90 COMB LAB_X43_Y16 2 " "Info: 90: + IC(0.909 ns) + CELL(0.393 ns) = 17.695 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.766 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9 91 COMB LAB_X43_Y16 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 17.766 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.837 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11 92 COMB LAB_X43_Y16 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 17.837 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.908 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13 93 COMB LAB_X43_Y16 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 17.908 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.979 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15 94 COMB LAB_X43_Y16 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 17.979 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.050 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17 95 COMB LAB_X43_Y16 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 18.050 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.121 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19 96 COMB LAB_X43_Y16 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 18.121 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.192 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21 97 COMB LAB_X43_Y16 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 18.192 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 18.353 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23 98 COMB LAB_X43_Y15 2 " "Info: 98: + IC(0.090 ns) + CELL(0.071 ns) = 18.353 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.424 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25 99 COMB LAB_X43_Y15 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 18.424 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.495 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27 100 COMB LAB_X43_Y15 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 18.495 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.566 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29 101 COMB LAB_X43_Y15 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 18.566 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.637 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31 102 COMB LAB_X43_Y15 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 18.637 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.708 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33 103 COMB LAB_X43_Y15 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 18.708 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.779 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35 104 COMB LAB_X43_Y15 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 18.779 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.850 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37 105 COMB LAB_X43_Y15 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 18.850 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.921 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39 106 COMB LAB_X43_Y15 2 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 18.921 ns; Loc. = LAB_X43_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.992 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41 107 COMB LAB_X43_Y15 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 18.992 ns; Loc. = LAB_X43_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.402 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42 108 COMB LAB_X43_Y15 82 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 19.402 ns; Loc. = LAB_X43_Y15; Fanout = 82; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 20.444 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[871\]~899 109 COMB LAB_X43_Y16 2 " "Info: 109: + IC(0.767 ns) + CELL(0.275 ns) = 20.444 ns; Loc. = LAB_X43_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[871\]~899'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~899 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.414 ns) 21.749 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~3 110 COMB LAB_X43_Y20 2 " "Info: 110: + IC(0.891 ns) + CELL(0.414 ns) = 21.749 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~899 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.820 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~5 111 COMB LAB_X43_Y20 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 21.820 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.891 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~7 112 COMB LAB_X43_Y20 2 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 21.891 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.962 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9 113 COMB LAB_X43_Y20 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 21.962 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.033 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11 114 COMB LAB_X43_Y20 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 22.033 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.104 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13 115 COMB LAB_X43_Y20 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 22.104 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.175 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15 116 COMB LAB_X43_Y20 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 22.175 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.246 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17 117 COMB LAB_X43_Y20 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 22.246 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.317 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19 118 COMB LAB_X43_Y20 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 22.317 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.388 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21 119 COMB LAB_X43_Y20 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 22.388 ns; Loc. = LAB_X43_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 22.549 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23 120 COMB LAB_X43_Y19 2 " "Info: 120: + IC(0.090 ns) + CELL(0.071 ns) = 22.549 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.620 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25 121 COMB LAB_X43_Y19 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 22.620 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.691 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27 122 COMB LAB_X43_Y19 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 22.691 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.762 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29 123 COMB LAB_X43_Y19 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 22.762 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.833 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31 124 COMB LAB_X43_Y19 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 22.833 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.904 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33 125 COMB LAB_X43_Y19 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 22.904 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.975 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35 126 COMB LAB_X43_Y19 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 22.975 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.046 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37 127 COMB LAB_X43_Y19 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 23.046 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.117 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39 128 COMB LAB_X43_Y19 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 23.117 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.188 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41 129 COMB LAB_X43_Y19 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 23.188 ns; Loc. = LAB_X43_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.259 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43 130 COMB LAB_X43_Y19 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 23.259 ns; Loc. = LAB_X43_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.669 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44 131 COMB LAB_X43_Y19 85 " "Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 23.669 ns; Loc. = LAB_X43_Y19; Fanout = 85; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.150 ns) 24.983 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[907\]~623 132 COMB LAB_X46_Y20 2 " "Info: 132: + IC(1.164 ns) + CELL(0.150 ns) = 24.983 ns; Loc. = LAB_X46_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[907\]~623'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[907]~623 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.393 ns) 26.551 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11 133 COMB LAB_X43_Y18 2 " "Info: 133: + IC(1.175 ns) + CELL(0.393 ns) = 26.551 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[907]~623 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.622 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13 134 COMB LAB_X43_Y18 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 26.622 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.693 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15 135 COMB LAB_X43_Y18 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 26.693 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.764 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17 136 COMB LAB_X43_Y18 2 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 26.764 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.835 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19 137 COMB LAB_X43_Y18 2 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 26.835 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.906 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21 138 COMB LAB_X43_Y18 2 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 26.906 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.977 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23 139 COMB LAB_X43_Y18 2 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 26.977 ns; Loc. = LAB_X43_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 27.138 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25 140 COMB LAB_X43_Y17 2 " "Info: 140: + IC(0.090 ns) + CELL(0.071 ns) = 27.138 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.209 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27 141 COMB LAB_X43_Y17 2 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 27.209 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.280 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29 142 COMB LAB_X43_Y17 2 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 27.280 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.351 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31 143 COMB LAB_X43_Y17 2 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 27.351 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.422 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33 144 COMB LAB_X43_Y17 2 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 27.422 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.493 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35 145 COMB LAB_X43_Y17 2 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 27.493 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.564 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37 146 COMB LAB_X43_Y17 2 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 27.564 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.635 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39 147 COMB LAB_X43_Y17 2 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 27.635 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.706 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41 148 COMB LAB_X43_Y17 2 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 27.706 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.777 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43 149 COMB LAB_X43_Y17 2 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 27.777 ns; Loc. = LAB_X43_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.848 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45 150 COMB LAB_X43_Y17 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 27.848 ns; Loc. = LAB_X43_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 28.258 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46 151 COMB LAB_X43_Y17 88 " "Info: 151: + IC(0.000 ns) + CELL(0.410 ns) = 28.258 ns; Loc. = LAB_X43_Y17; Fanout = 88; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.271 ns) 29.311 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[936\]~811 152 COMB LAB_X43_Y20 3 " "Info: 152: + IC(0.782 ns) + CELL(0.271 ns) = 29.311 ns; Loc. = LAB_X43_Y20; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[936\]~811'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 30.881 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5 153 COMB LAB_X45_Y18 2 " "Info: 153: + IC(1.156 ns) + CELL(0.414 ns) = 30.881 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.952 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7 154 COMB LAB_X45_Y18 2 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 30.952 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.023 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9 155 COMB LAB_X45_Y18 2 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 31.023 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.094 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11 156 COMB LAB_X45_Y18 2 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 31.094 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.165 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13 157 COMB LAB_X45_Y18 2 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 31.165 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.236 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15 158 COMB LAB_X45_Y18 2 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 31.236 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.307 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17 159 COMB LAB_X45_Y18 2 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 31.307 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.378 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19 160 COMB LAB_X45_Y18 2 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 31.378 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.449 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21 161 COMB LAB_X45_Y18 2 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 31.449 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.520 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23 162 COMB LAB_X45_Y18 2 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 31.520 ns; Loc. = LAB_X45_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 31.681 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25 163 COMB LAB_X45_Y17 2 " "Info: 163: + IC(0.090 ns) + CELL(0.071 ns) = 31.681 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.752 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27 164 COMB LAB_X45_Y17 2 " "Info: 164: + IC(0.000 ns) + CELL(0.071 ns) = 31.752 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.823 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29 165 COMB LAB_X45_Y17 2 " "Info: 165: + IC(0.000 ns) + CELL(0.071 ns) = 31.823 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.894 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31 166 COMB LAB_X45_Y17 2 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 31.894 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.965 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33 167 COMB LAB_X45_Y17 2 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 31.965 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.036 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35 168 COMB LAB_X45_Y17 2 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 32.036 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.107 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37 169 COMB LAB_X45_Y17 2 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 32.107 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.178 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39 170 COMB LAB_X45_Y17 2 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 32.178 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.249 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41 171 COMB LAB_X45_Y17 2 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 32.249 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.320 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43 172 COMB LAB_X45_Y17 2 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 32.320 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.391 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45 173 COMB LAB_X45_Y17 2 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 32.391 ns; Loc. = LAB_X45_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 32.462 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47 174 COMB LAB_X45_Y17 1 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 32.462 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.872 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48 175 COMB LAB_X45_Y17 88 " "Info: 175: + IC(0.000 ns) + CELL(0.410 ns) = 32.872 ns; Loc. = LAB_X45_Y17; Fanout = 88; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.150 ns) 33.931 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[967\]~686 176 COMB LAB_X46_Y21 2 " "Info: 176: + IC(0.909 ns) + CELL(0.150 ns) = 33.931 ns; Loc. = LAB_X46_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[967\]~686'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~686 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 35.216 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~3 177 COMB LAB_X45_Y20 2 " "Info: 177: + IC(0.892 ns) + CELL(0.393 ns) = 35.216 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~686 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.287 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5 178 COMB LAB_X45_Y20 2 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 35.287 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.358 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7 179 COMB LAB_X45_Y20 2 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 35.358 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.429 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9 180 COMB LAB_X45_Y20 2 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 35.429 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.500 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11 181 COMB LAB_X45_Y20 2 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 35.500 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.571 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13 182 COMB LAB_X45_Y20 2 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 35.571 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.642 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15 183 COMB LAB_X45_Y20 2 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 35.642 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.713 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17 184 COMB LAB_X45_Y20 2 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 35.713 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.784 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19 185 COMB LAB_X45_Y20 2 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 35.784 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.855 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21 186 COMB LAB_X45_Y20 2 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 35.855 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.926 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23 187 COMB LAB_X45_Y20 2 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 35.926 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.997 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25 188 COMB LAB_X45_Y20 2 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 35.997 ns; Loc. = LAB_X45_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 36.158 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27 189 COMB LAB_X45_Y19 2 " "Info: 189: + IC(0.090 ns) + CELL(0.071 ns) = 36.158 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.229 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29 190 COMB LAB_X45_Y19 2 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 36.229 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.300 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31 191 COMB LAB_X45_Y19 2 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 36.300 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.371 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33 192 COMB LAB_X45_Y19 2 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 36.371 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.442 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35 193 COMB LAB_X45_Y19 2 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 36.442 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.513 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37 194 COMB LAB_X45_Y19 2 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 36.513 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.584 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39 195 COMB LAB_X45_Y19 2 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 36.584 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.655 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41 196 COMB LAB_X45_Y19 2 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 36.655 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.726 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43 197 COMB LAB_X45_Y19 2 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 36.726 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.797 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45 198 COMB LAB_X45_Y19 2 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 36.797 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.868 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47 199 COMB LAB_X45_Y19 2 " "Info: 199: + IC(0.000 ns) + CELL(0.071 ns) = 36.868 ns; Loc. = LAB_X45_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.939 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49 200 COMB LAB_X45_Y19 1 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 36.939 ns; Loc. = LAB_X45_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.349 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50 201 COMB LAB_X45_Y19 64 " "Info: 201: + IC(0.000 ns) + CELL(0.410 ns) = 37.349 ns; Loc. = LAB_X45_Y19; Fanout = 64; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.420 ns) 38.663 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[993\]~745 202 COMB LAB_X42_Y18 3 " "Info: 202: + IC(0.894 ns) + CELL(0.420 ns) = 38.663 ns; Loc. = LAB_X42_Y18; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[993\]~745'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.414 ns) 40.503 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~3 203 COMB LAB_X47_Y20 2 " "Info: 203: + IC(1.426 ns) + CELL(0.414 ns) = 40.503 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.574 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5 204 COMB LAB_X47_Y20 2 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 40.574 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.645 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7 205 COMB LAB_X47_Y20 2 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 40.645 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.716 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9 206 COMB LAB_X47_Y20 2 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 40.716 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.787 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11 207 COMB LAB_X47_Y20 2 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 40.787 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.858 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13 208 COMB LAB_X47_Y20 2 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 40.858 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.929 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15 209 COMB LAB_X47_Y20 2 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 40.929 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.000 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17 210 COMB LAB_X47_Y20 2 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 41.000 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.071 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~19 211 COMB LAB_X47_Y20 2 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 41.071 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.142 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~21 212 COMB LAB_X47_Y20 2 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 41.142 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.213 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~23 213 COMB LAB_X47_Y20 2 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 41.213 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.284 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~25 214 COMB LAB_X47_Y20 2 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 41.284 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.355 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~27 215 COMB LAB_X47_Y20 2 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 41.355 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.426 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~29 216 COMB LAB_X47_Y20 2 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 41.426 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.497 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~31 217 COMB LAB_X47_Y20 2 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 41.497 ns; Loc. = LAB_X47_Y20; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 41.658 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~33 218 COMB LAB_X47_Y19 2 " "Info: 218: + IC(0.090 ns) + CELL(0.071 ns) = 41.658 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.729 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~35 219 COMB LAB_X47_Y19 2 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 41.729 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.800 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~37 220 COMB LAB_X47_Y19 2 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 41.800 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.871 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~39 221 COMB LAB_X47_Y19 2 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 41.871 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.942 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~41 222 COMB LAB_X47_Y19 2 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 41.942 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.013 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~43 223 COMB LAB_X47_Y19 2 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 42.013 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.084 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~45 224 COMB LAB_X47_Y19 2 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 42.084 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.155 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~47 225 COMB LAB_X47_Y19 2 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 42.155 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.226 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~49 226 COMB LAB_X47_Y19 2 " "Info: 226: + IC(0.000 ns) + CELL(0.071 ns) = 42.226 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.297 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~51 227 COMB LAB_X47_Y19 2 " "Info: 227: + IC(0.000 ns) + CELL(0.071 ns) = 42.297 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~51'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.707 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~52 228 COMB LAB_X47_Y19 1 " "Info: 228: + IC(0.000 ns) + CELL(0.410 ns) = 42.707 ns; Loc. = LAB_X47_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~51 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.438 ns) 44.039 ns lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[26\]~5 229 COMB LAB_X44_Y15 2 " "Info: 229: + IC(0.894 ns) + CELL(0.438 ns) = 44.039 ns; Loc. = LAB_X44_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[26\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~52 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[26]~5 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.414 ns) 45.647 ns Add7~39 230 COMB LAB_X45_Y22 2 " "Info: 230: + IC(1.194 ns) + CELL(0.414 ns) = 45.647 ns; Loc. = LAB_X45_Y22; Fanout = 2; COMB Node = 'Add7~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[26]~5 Add7~39 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.718 ns Add7~41 231 COMB LAB_X45_Y22 2 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 45.718 ns; Loc. = LAB_X45_Y22; Fanout = 2; COMB Node = 'Add7~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~39 Add7~41 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.789 ns Add7~43 232 COMB LAB_X45_Y22 2 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 45.789 ns; Loc. = LAB_X45_Y22; Fanout = 2; COMB Node = 'Add7~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~41 Add7~43 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.860 ns Add7~45 233 COMB LAB_X45_Y22 2 " "Info: 233: + IC(0.000 ns) + CELL(0.071 ns) = 45.860 ns; Loc. = LAB_X45_Y22; Fanout = 2; COMB Node = 'Add7~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~43 Add7~45 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.931 ns Add7~47 234 COMB LAB_X45_Y22 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 45.931 ns; Loc. = LAB_X45_Y22; Fanout = 1; COMB Node = 'Add7~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add7~45 Add7~47 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 46.341 ns Add7~48 235 COMB LAB_X45_Y22 153 " "Info: 235: + IC(0.000 ns) + CELL(0.410 ns) = 46.341 ns; Loc. = LAB_X45_Y22; Fanout = 153; COMB Node = 'Add7~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add7~47 Add7~48 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 223 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.393 ns) 48.190 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1 236 COMB LAB_X37_Y23 2 " "Info: 236: + IC(1.456 ns) + CELL(0.393 ns) = 48.190 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { Add7~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.261 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 237 COMB LAB_X37_Y23 2 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 48.261 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.332 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 238 COMB LAB_X37_Y23 2 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 48.332 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.403 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 239 COMB LAB_X37_Y23 2 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 48.403 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.474 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 240 COMB LAB_X37_Y23 2 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 48.474 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.545 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 241 COMB LAB_X37_Y23 2 " "Info: 241: + IC(0.000 ns) + CELL(0.071 ns) = 48.545 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.616 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 242 COMB LAB_X37_Y23 2 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 48.616 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.687 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 243 COMB LAB_X37_Y23 2 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 48.687 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.758 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17 244 COMB LAB_X37_Y23 2 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 48.758 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.829 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19 245 COMB LAB_X37_Y23 2 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 48.829 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.900 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21 246 COMB LAB_X37_Y23 2 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 48.900 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 48.971 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23 247 COMB LAB_X37_Y23 2 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 48.971 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.042 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25 248 COMB LAB_X37_Y23 2 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 49.042 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.113 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27 249 COMB LAB_X37_Y23 2 " "Info: 249: + IC(0.000 ns) + CELL(0.071 ns) = 49.113 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.184 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29 250 COMB LAB_X37_Y23 2 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 49.184 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 49.255 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31 251 COMB LAB_X37_Y23 2 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 49.255 ns; Loc. = LAB_X37_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.410 ns) 49.755 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~32 252 COMB LAB_X37_Y22 4 " "Info: 252: + IC(0.090 ns) + CELL(0.410 ns) = 49.755 ns; Loc. = LAB_X37_Y22; Fanout = 4; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~32 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.414 ns) 51.043 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~7 253 COMB LAB_X36_Y23 2 " "Info: 253: + IC(0.874 ns) + CELL(0.414 ns) = 51.043 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.114 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~9 254 COMB LAB_X36_Y23 2 " "Info: 254: + IC(0.000 ns) + CELL(0.071 ns) = 51.114 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.185 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~11 255 COMB LAB_X36_Y23 2 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 51.185 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.256 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~13 256 COMB LAB_X36_Y23 2 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 51.256 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.327 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~15 257 COMB LAB_X36_Y23 2 " "Info: 257: + IC(0.000 ns) + CELL(0.071 ns) = 51.327 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.398 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~17 258 COMB LAB_X36_Y23 2 " "Info: 258: + IC(0.000 ns) + CELL(0.071 ns) = 51.398 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.469 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~19 259 COMB LAB_X36_Y23 2 " "Info: 259: + IC(0.000 ns) + CELL(0.071 ns) = 51.469 ns; Loc. = LAB_X36_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 51.630 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~21 260 COMB LAB_X36_Y22 2 " "Info: 260: + IC(0.090 ns) + CELL(0.071 ns) = 51.630 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.701 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~23 261 COMB LAB_X36_Y22 2 " "Info: 261: + IC(0.000 ns) + CELL(0.071 ns) = 51.701 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.772 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~25 262 COMB LAB_X36_Y22 2 " "Info: 262: + IC(0.000 ns) + CELL(0.071 ns) = 51.772 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.843 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~27 263 COMB LAB_X36_Y22 2 " "Info: 263: + IC(0.000 ns) + CELL(0.071 ns) = 51.843 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.914 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~29 264 COMB LAB_X36_Y22 2 " "Info: 264: + IC(0.000 ns) + CELL(0.071 ns) = 51.914 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 51.985 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~31 265 COMB LAB_X36_Y22 2 " "Info: 265: + IC(0.000 ns) + CELL(0.071 ns) = 51.985 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.056 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33 266 COMB LAB_X36_Y22 2 " "Info: 266: + IC(0.000 ns) + CELL(0.071 ns) = 52.056 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.127 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35 267 COMB LAB_X36_Y22 2 " "Info: 267: + IC(0.000 ns) + CELL(0.071 ns) = 52.127 ns; Loc. = LAB_X36_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 52.198 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37 268 COMB LAB_X36_Y22 1 " "Info: 268: + IC(0.000 ns) + CELL(0.071 ns) = 52.198 ns; Loc. = LAB_X36_Y22; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 52.608 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38 269 COMB LAB_X36_Y22 69 " "Info: 269: + IC(0.000 ns) + CELL(0.410 ns) = 52.608 ns; Loc. = LAB_X36_Y22; Fanout = 69; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~38'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 53.650 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[808\]~546 270 COMB LAB_X35_Y23 2 " "Info: 270: + IC(0.622 ns) + CELL(0.420 ns) = 53.650 ns; Loc. = LAB_X35_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[808\]~546'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~546 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 54.948 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5 271 COMB LAB_X35_Y25 2 " "Info: 271: + IC(0.884 ns) + CELL(0.414 ns) = 54.948 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~546 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.019 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7 272 COMB LAB_X35_Y25 2 " "Info: 272: + IC(0.000 ns) + CELL(0.071 ns) = 55.019 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.090 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9 273 COMB LAB_X35_Y25 2 " "Info: 273: + IC(0.000 ns) + CELL(0.071 ns) = 55.090 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.161 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11 274 COMB LAB_X35_Y25 2 " "Info: 274: + IC(0.000 ns) + CELL(0.071 ns) = 55.161 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.232 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13 275 COMB LAB_X35_Y25 2 " "Info: 275: + IC(0.000 ns) + CELL(0.071 ns) = 55.232 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.303 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15 276 COMB LAB_X35_Y25 2 " "Info: 276: + IC(0.000 ns) + CELL(0.071 ns) = 55.303 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.374 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17 277 COMB LAB_X35_Y25 2 " "Info: 277: + IC(0.000 ns) + CELL(0.071 ns) = 55.374 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.445 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19 278 COMB LAB_X35_Y25 2 " "Info: 278: + IC(0.000 ns) + CELL(0.071 ns) = 55.445 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 55.606 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21 279 COMB LAB_X35_Y24 2 " "Info: 279: + IC(0.090 ns) + CELL(0.071 ns) = 55.606 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.677 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23 280 COMB LAB_X35_Y24 2 " "Info: 280: + IC(0.000 ns) + CELL(0.071 ns) = 55.677 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.748 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25 281 COMB LAB_X35_Y24 2 " "Info: 281: + IC(0.000 ns) + CELL(0.071 ns) = 55.748 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.819 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27 282 COMB LAB_X35_Y24 2 " "Info: 282: + IC(0.000 ns) + CELL(0.071 ns) = 55.819 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.890 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29 283 COMB LAB_X35_Y24 2 " "Info: 283: + IC(0.000 ns) + CELL(0.071 ns) = 55.890 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 55.961 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31 284 COMB LAB_X35_Y24 2 " "Info: 284: + IC(0.000 ns) + CELL(0.071 ns) = 55.961 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.032 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33 285 COMB LAB_X35_Y24 2 " "Info: 285: + IC(0.000 ns) + CELL(0.071 ns) = 56.032 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.103 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35 286 COMB LAB_X35_Y24 2 " "Info: 286: + IC(0.000 ns) + CELL(0.071 ns) = 56.103 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.174 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37 287 COMB LAB_X35_Y24 2 " "Info: 287: + IC(0.000 ns) + CELL(0.071 ns) = 56.174 ns; Loc. = LAB_X35_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 56.245 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39 288 COMB LAB_X35_Y24 1 " "Info: 288: + IC(0.000 ns) + CELL(0.071 ns) = 56.245 ns; Loc. = LAB_X35_Y24; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 56.655 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40 289 COMB LAB_X35_Y24 78 " "Info: 289: + IC(0.000 ns) + CELL(0.410 ns) = 56.655 ns; Loc. = LAB_X35_Y24; Fanout = 78; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~40'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 57.697 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[842\]~892 290 COMB LAB_X36_Y23 3 " "Info: 290: + IC(0.892 ns) + CELL(0.150 ns) = 57.697 ns; Loc. = LAB_X36_Y23; Fanout = 3; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[842\]~892'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[842]~892 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.414 ns) 59.267 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9 291 COMB LAB_X34_Y25 2 " "Info: 291: + IC(1.156 ns) + CELL(0.414 ns) = 59.267 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[842]~892 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.338 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11 292 COMB LAB_X34_Y25 2 " "Info: 292: + IC(0.000 ns) + CELL(0.071 ns) = 59.338 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.409 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13 293 COMB LAB_X34_Y25 2 " "Info: 293: + IC(0.000 ns) + CELL(0.071 ns) = 59.409 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.480 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15 294 COMB LAB_X34_Y25 2 " "Info: 294: + IC(0.000 ns) + CELL(0.071 ns) = 59.480 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.551 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17 295 COMB LAB_X34_Y25 2 " "Info: 295: + IC(0.000 ns) + CELL(0.071 ns) = 59.551 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.622 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19 296 COMB LAB_X34_Y25 2 " "Info: 296: + IC(0.000 ns) + CELL(0.071 ns) = 59.622 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.693 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21 297 COMB LAB_X34_Y25 2 " "Info: 297: + IC(0.000 ns) + CELL(0.071 ns) = 59.693 ns; Loc. = LAB_X34_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 59.854 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23 298 COMB LAB_X34_Y24 2 " "Info: 298: + IC(0.090 ns) + CELL(0.071 ns) = 59.854 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.925 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25 299 COMB LAB_X34_Y24 2 " "Info: 299: + IC(0.000 ns) + CELL(0.071 ns) = 59.925 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 59.996 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27 300 COMB LAB_X34_Y24 2 " "Info: 300: + IC(0.000 ns) + CELL(0.071 ns) = 59.996 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.067 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29 301 COMB LAB_X34_Y24 2 " "Info: 301: + IC(0.000 ns) + CELL(0.071 ns) = 60.067 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.138 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31 302 COMB LAB_X34_Y24 2 " "Info: 302: + IC(0.000 ns) + CELL(0.071 ns) = 60.138 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.209 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33 303 COMB LAB_X34_Y24 2 " "Info: 303: + IC(0.000 ns) + CELL(0.071 ns) = 60.209 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.280 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35 304 COMB LAB_X34_Y24 2 " "Info: 304: + IC(0.000 ns) + CELL(0.071 ns) = 60.280 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.351 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37 305 COMB LAB_X34_Y24 2 " "Info: 305: + IC(0.000 ns) + CELL(0.071 ns) = 60.351 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.422 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39 306 COMB LAB_X34_Y24 2 " "Info: 306: + IC(0.000 ns) + CELL(0.071 ns) = 60.422 ns; Loc. = LAB_X34_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 60.493 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41 307 COMB LAB_X34_Y24 1 " "Info: 307: + IC(0.000 ns) + CELL(0.071 ns) = 60.493 ns; Loc. = LAB_X34_Y24; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 60.903 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42 308 COMB LAB_X34_Y24 82 " "Info: 308: + IC(0.000 ns) + CELL(0.410 ns) = 60.903 ns; Loc. = LAB_X34_Y24; Fanout = 82; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~42'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.150 ns) 62.217 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[873\]~593 309 COMB LAB_X31_Y25 2 " "Info: 309: + IC(1.164 ns) + CELL(0.150 ns) = 62.217 ns; Loc. = LAB_X31_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[873\]~593'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[873]~593 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.393 ns) 63.485 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~7 310 COMB LAB_X33_Y25 2 " "Info: 310: + IC(0.875 ns) + CELL(0.393 ns) = 63.485 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[873]~593 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.556 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9 311 COMB LAB_X33_Y25 2 " "Info: 311: + IC(0.000 ns) + CELL(0.071 ns) = 63.556 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.627 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11 312 COMB LAB_X33_Y25 2 " "Info: 312: + IC(0.000 ns) + CELL(0.071 ns) = 63.627 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.698 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13 313 COMB LAB_X33_Y25 2 " "Info: 313: + IC(0.000 ns) + CELL(0.071 ns) = 63.698 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.769 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15 314 COMB LAB_X33_Y25 2 " "Info: 314: + IC(0.000 ns) + CELL(0.071 ns) = 63.769 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.840 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17 315 COMB LAB_X33_Y25 2 " "Info: 315: + IC(0.000 ns) + CELL(0.071 ns) = 63.840 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.911 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19 316 COMB LAB_X33_Y25 2 " "Info: 316: + IC(0.000 ns) + CELL(0.071 ns) = 63.911 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 63.982 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21 317 COMB LAB_X33_Y25 2 " "Info: 317: + IC(0.000 ns) + CELL(0.071 ns) = 63.982 ns; Loc. = LAB_X33_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 64.143 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23 318 COMB LAB_X33_Y24 2 " "Info: 318: + IC(0.090 ns) + CELL(0.071 ns) = 64.143 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.214 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25 319 COMB LAB_X33_Y24 2 " "Info: 319: + IC(0.000 ns) + CELL(0.071 ns) = 64.214 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.285 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27 320 COMB LAB_X33_Y24 2 " "Info: 320: + IC(0.000 ns) + CELL(0.071 ns) = 64.285 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.356 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29 321 COMB LAB_X33_Y24 2 " "Info: 321: + IC(0.000 ns) + CELL(0.071 ns) = 64.356 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.427 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31 322 COMB LAB_X33_Y24 2 " "Info: 322: + IC(0.000 ns) + CELL(0.071 ns) = 64.427 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.498 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33 323 COMB LAB_X33_Y24 2 " "Info: 323: + IC(0.000 ns) + CELL(0.071 ns) = 64.498 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.569 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35 324 COMB LAB_X33_Y24 2 " "Info: 324: + IC(0.000 ns) + CELL(0.071 ns) = 64.569 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.640 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37 325 COMB LAB_X33_Y24 2 " "Info: 325: + IC(0.000 ns) + CELL(0.071 ns) = 64.640 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.711 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39 326 COMB LAB_X33_Y24 2 " "Info: 326: + IC(0.000 ns) + CELL(0.071 ns) = 64.711 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.782 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41 327 COMB LAB_X33_Y24 2 " "Info: 327: + IC(0.000 ns) + CELL(0.071 ns) = 64.782 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 64.853 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43 328 COMB LAB_X33_Y24 1 " "Info: 328: + IC(0.000 ns) + CELL(0.071 ns) = 64.853 ns; Loc. = LAB_X33_Y24; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 65.263 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44 329 COMB LAB_X33_Y24 85 " "Info: 329: + IC(0.000 ns) + CELL(0.410 ns) = 65.263 ns; Loc. = LAB_X33_Y24; Fanout = 85; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~44'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.150 ns) 66.609 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[903\]~620 330 COMB LAB_X31_Y22 2 " "Info: 330: + IC(1.196 ns) + CELL(0.150 ns) = 66.609 ns; Loc. = LAB_X31_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[903\]~620'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.393 ns) 68.165 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~3 331 COMB LAB_X33_Y23 2 " "Info: 331: + IC(1.163 ns) + CELL(0.393 ns) = 68.165 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.236 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~5 332 COMB LAB_X33_Y23 2 " "Info: 332: + IC(0.000 ns) + CELL(0.071 ns) = 68.236 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.307 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~7 333 COMB LAB_X33_Y23 2 " "Info: 333: + IC(0.000 ns) + CELL(0.071 ns) = 68.307 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.378 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~9 334 COMB LAB_X33_Y23 2 " "Info: 334: + IC(0.000 ns) + CELL(0.071 ns) = 68.378 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.449 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11 335 COMB LAB_X33_Y23 2 " "Info: 335: + IC(0.000 ns) + CELL(0.071 ns) = 68.449 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.520 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13 336 COMB LAB_X33_Y23 2 " "Info: 336: + IC(0.000 ns) + CELL(0.071 ns) = 68.520 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.591 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15 337 COMB LAB_X33_Y23 2 " "Info: 337: + IC(0.000 ns) + CELL(0.071 ns) = 68.591 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.662 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17 338 COMB LAB_X33_Y23 2 " "Info: 338: + IC(0.000 ns) + CELL(0.071 ns) = 68.662 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.733 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19 339 COMB LAB_X33_Y23 2 " "Info: 339: + IC(0.000 ns) + CELL(0.071 ns) = 68.733 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.804 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21 340 COMB LAB_X33_Y23 2 " "Info: 340: + IC(0.000 ns) + CELL(0.071 ns) = 68.804 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 68.875 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23 341 COMB LAB_X33_Y23 2 " "Info: 341: + IC(0.000 ns) + CELL(0.071 ns) = 68.875 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 69.036 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25 342 COMB LAB_X33_Y22 2 " "Info: 342: + IC(0.090 ns) + CELL(0.071 ns) = 69.036 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.107 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27 343 COMB LAB_X33_Y22 2 " "Info: 343: + IC(0.000 ns) + CELL(0.071 ns) = 69.107 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.178 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29 344 COMB LAB_X33_Y22 2 " "Info: 344: + IC(0.000 ns) + CELL(0.071 ns) = 69.178 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.249 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31 345 COMB LAB_X33_Y22 2 " "Info: 345: + IC(0.000 ns) + CELL(0.071 ns) = 69.249 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.320 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33 346 COMB LAB_X33_Y22 2 " "Info: 346: + IC(0.000 ns) + CELL(0.071 ns) = 69.320 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.391 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35 347 COMB LAB_X33_Y22 2 " "Info: 347: + IC(0.000 ns) + CELL(0.071 ns) = 69.391 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.462 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37 348 COMB LAB_X33_Y22 2 " "Info: 348: + IC(0.000 ns) + CELL(0.071 ns) = 69.462 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.533 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39 349 COMB LAB_X33_Y22 2 " "Info: 349: + IC(0.000 ns) + CELL(0.071 ns) = 69.533 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.604 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41 350 COMB LAB_X33_Y22 2 " "Info: 350: + IC(0.000 ns) + CELL(0.071 ns) = 69.604 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.675 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43 351 COMB LAB_X33_Y22 2 " "Info: 351: + IC(0.000 ns) + CELL(0.071 ns) = 69.675 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 69.746 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45 352 COMB LAB_X33_Y22 1 " "Info: 352: + IC(0.000 ns) + CELL(0.071 ns) = 69.746 ns; Loc. = LAB_X33_Y22; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 70.156 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46 353 COMB LAB_X33_Y22 88 " "Info: 353: + IC(0.000 ns) + CELL(0.410 ns) = 70.156 ns; Loc. = LAB_X33_Y22; Fanout = 88; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~46'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.150 ns) 71.504 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[935\]~648 354 COMB LAB_X29_Y24 2 " "Info: 354: + IC(1.198 ns) + CELL(0.150 ns) = 71.504 ns; Loc. = LAB_X29_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[935\]~648'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.393 ns) 73.061 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~3 355 COMB LAB_X32_Y23 2 " "Info: 355: + IC(1.164 ns) + CELL(0.393 ns) = 73.061 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.132 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5 356 COMB LAB_X32_Y23 2 " "Info: 356: + IC(0.000 ns) + CELL(0.071 ns) = 73.132 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.203 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7 357 COMB LAB_X32_Y23 2 " "Info: 357: + IC(0.000 ns) + CELL(0.071 ns) = 73.203 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.274 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9 358 COMB LAB_X32_Y23 2 " "Info: 358: + IC(0.000 ns) + CELL(0.071 ns) = 73.274 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.345 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11 359 COMB LAB_X32_Y23 2 " "Info: 359: + IC(0.000 ns) + CELL(0.071 ns) = 73.345 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.416 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13 360 COMB LAB_X32_Y23 2 " "Info: 360: + IC(0.000 ns) + CELL(0.071 ns) = 73.416 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.487 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15 361 COMB LAB_X32_Y23 2 " "Info: 361: + IC(0.000 ns) + CELL(0.071 ns) = 73.487 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.558 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17 362 COMB LAB_X32_Y23 2 " "Info: 362: + IC(0.000 ns) + CELL(0.071 ns) = 73.558 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.629 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19 363 COMB LAB_X32_Y23 2 " "Info: 363: + IC(0.000 ns) + CELL(0.071 ns) = 73.629 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.700 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21 364 COMB LAB_X32_Y23 2 " "Info: 364: + IC(0.000 ns) + CELL(0.071 ns) = 73.700 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 73.771 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23 365 COMB LAB_X32_Y23 2 " "Info: 365: + IC(0.000 ns) + CELL(0.071 ns) = 73.771 ns; Loc. = LAB_X32_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 73.932 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25 366 COMB LAB_X32_Y22 2 " "Info: 366: + IC(0.090 ns) + CELL(0.071 ns) = 73.932 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.003 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27 367 COMB LAB_X32_Y22 2 " "Info: 367: + IC(0.000 ns) + CELL(0.071 ns) = 74.003 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.074 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29 368 COMB LAB_X32_Y22 2 " "Info: 368: + IC(0.000 ns) + CELL(0.071 ns) = 74.074 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.145 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31 369 COMB LAB_X32_Y22 2 " "Info: 369: + IC(0.000 ns) + CELL(0.071 ns) = 74.145 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.216 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33 370 COMB LAB_X32_Y22 2 " "Info: 370: + IC(0.000 ns) + CELL(0.071 ns) = 74.216 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.287 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35 371 COMB LAB_X32_Y22 2 " "Info: 371: + IC(0.000 ns) + CELL(0.071 ns) = 74.287 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.358 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37 372 COMB LAB_X32_Y22 2 " "Info: 372: + IC(0.000 ns) + CELL(0.071 ns) = 74.358 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.429 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39 373 COMB LAB_X32_Y22 2 " "Info: 373: + IC(0.000 ns) + CELL(0.071 ns) = 74.429 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.500 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41 374 COMB LAB_X32_Y22 2 " "Info: 374: + IC(0.000 ns) + CELL(0.071 ns) = 74.500 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.571 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43 375 COMB LAB_X32_Y22 2 " "Info: 375: + IC(0.000 ns) + CELL(0.071 ns) = 74.571 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.642 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45 376 COMB LAB_X32_Y22 2 " "Info: 376: + IC(0.000 ns) + CELL(0.071 ns) = 74.642 ns; Loc. = LAB_X32_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 74.713 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47 377 COMB LAB_X32_Y22 1 " "Info: 377: + IC(0.000 ns) + CELL(0.071 ns) = 74.713 ns; Loc. = LAB_X32_Y22; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 75.123 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48 378 COMB LAB_X32_Y22 89 " "Info: 378: + IC(0.000 ns) + CELL(0.410 ns) = 75.123 ns; Loc. = LAB_X32_Y22; Fanout = 89; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 76.470 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[967\]~678 379 COMB LAB_X29_Y24 2 " "Info: 379: + IC(1.197 ns) + CELL(0.150 ns) = 76.470 ns; Loc. = LAB_X29_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[967\]~678'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~678 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.393 ns) 77.738 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~3 380 COMB LAB_X31_Y24 2 " "Info: 380: + IC(0.875 ns) + CELL(0.393 ns) = 77.738 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~678 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.809 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5 381 COMB LAB_X31_Y24 2 " "Info: 381: + IC(0.000 ns) + CELL(0.071 ns) = 77.809 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.880 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7 382 COMB LAB_X31_Y24 2 " "Info: 382: + IC(0.000 ns) + CELL(0.071 ns) = 77.880 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 77.951 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9 383 COMB LAB_X31_Y24 2 " "Info: 383: + IC(0.000 ns) + CELL(0.071 ns) = 77.951 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.022 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11 384 COMB LAB_X31_Y24 2 " "Info: 384: + IC(0.000 ns) + CELL(0.071 ns) = 78.022 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.093 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13 385 COMB LAB_X31_Y24 2 " "Info: 385: + IC(0.000 ns) + CELL(0.071 ns) = 78.093 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.164 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15 386 COMB LAB_X31_Y24 2 " "Info: 386: + IC(0.000 ns) + CELL(0.071 ns) = 78.164 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.235 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17 387 COMB LAB_X31_Y24 2 " "Info: 387: + IC(0.000 ns) + CELL(0.071 ns) = 78.235 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.306 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19 388 COMB LAB_X31_Y24 2 " "Info: 388: + IC(0.000 ns) + CELL(0.071 ns) = 78.306 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.377 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21 389 COMB LAB_X31_Y24 2 " "Info: 389: + IC(0.000 ns) + CELL(0.071 ns) = 78.377 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.448 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23 390 COMB LAB_X31_Y24 2 " "Info: 390: + IC(0.000 ns) + CELL(0.071 ns) = 78.448 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.519 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25 391 COMB LAB_X31_Y24 2 " "Info: 391: + IC(0.000 ns) + CELL(0.071 ns) = 78.519 ns; Loc. = LAB_X31_Y24; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 78.680 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27 392 COMB LAB_X31_Y23 2 " "Info: 392: + IC(0.090 ns) + CELL(0.071 ns) = 78.680 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.751 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29 393 COMB LAB_X31_Y23 2 " "Info: 393: + IC(0.000 ns) + CELL(0.071 ns) = 78.751 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.822 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31 394 COMB LAB_X31_Y23 2 " "Info: 394: + IC(0.000 ns) + CELL(0.071 ns) = 78.822 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.893 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33 395 COMB LAB_X31_Y23 2 " "Info: 395: + IC(0.000 ns) + CELL(0.071 ns) = 78.893 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 78.964 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35 396 COMB LAB_X31_Y23 2 " "Info: 396: + IC(0.000 ns) + CELL(0.071 ns) = 78.964 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.035 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37 397 COMB LAB_X31_Y23 2 " "Info: 397: + IC(0.000 ns) + CELL(0.071 ns) = 79.035 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.106 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39 398 COMB LAB_X31_Y23 2 " "Info: 398: + IC(0.000 ns) + CELL(0.071 ns) = 79.106 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.177 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41 399 COMB LAB_X31_Y23 2 " "Info: 399: + IC(0.000 ns) + CELL(0.071 ns) = 79.177 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.248 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43 400 COMB LAB_X31_Y23 2 " "Info: 400: + IC(0.000 ns) + CELL(0.071 ns) = 79.248 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.319 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45 401 COMB LAB_X31_Y23 2 " "Info: 401: + IC(0.000 ns) + CELL(0.071 ns) = 79.319 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.390 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47 402 COMB LAB_X31_Y23 2 " "Info: 402: + IC(0.000 ns) + CELL(0.071 ns) = 79.390 ns; Loc. = LAB_X31_Y23; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 79.461 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49 403 COMB LAB_X31_Y23 1 " "Info: 403: + IC(0.000 ns) + CELL(0.071 ns) = 79.461 ns; Loc. = LAB_X31_Y23; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~49'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 79.871 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50 404 COMB LAB_X31_Y23 65 " "Info: 404: + IC(0.000 ns) + CELL(0.410 ns) = 79.871 ns; Loc. = LAB_X31_Y23; Fanout = 65; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~50'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 81.195 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[994\]~731 405 COMB LAB_X29_Y21 2 " "Info: 405: + IC(1.174 ns) + CELL(0.150 ns) = 81.195 ns; Loc. = LAB_X29_Y21; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[994\]~731'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.393 ns) 82.480 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5 406 COMB LAB_X30_Y22 2 " "Info: 406: + IC(0.892 ns) + CELL(0.393 ns) = 82.480 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.551 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7 407 COMB LAB_X30_Y22 2 " "Info: 407: + IC(0.000 ns) + CELL(0.071 ns) = 82.551 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.622 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9 408 COMB LAB_X30_Y22 2 " "Info: 408: + IC(0.000 ns) + CELL(0.071 ns) = 82.622 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.693 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11 409 COMB LAB_X30_Y22 2 " "Info: 409: + IC(0.000 ns) + CELL(0.071 ns) = 82.693 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.764 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13 410 COMB LAB_X30_Y22 2 " "Info: 410: + IC(0.000 ns) + CELL(0.071 ns) = 82.764 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.835 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15 411 COMB LAB_X30_Y22 2 " "Info: 411: + IC(0.000 ns) + CELL(0.071 ns) = 82.835 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.906 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17 412 COMB LAB_X30_Y22 2 " "Info: 412: + IC(0.000 ns) + CELL(0.071 ns) = 82.906 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~17'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 82.977 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~19 413 COMB LAB_X30_Y22 2 " "Info: 413: + IC(0.000 ns) + CELL(0.071 ns) = 82.977 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.048 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~21 414 COMB LAB_X30_Y22 2 " "Info: 414: + IC(0.000 ns) + CELL(0.071 ns) = 83.048 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.119 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~23 415 COMB LAB_X30_Y22 2 " "Info: 415: + IC(0.000 ns) + CELL(0.071 ns) = 83.119 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.190 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~25 416 COMB LAB_X30_Y22 2 " "Info: 416: + IC(0.000 ns) + CELL(0.071 ns) = 83.190 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.261 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~27 417 COMB LAB_X30_Y22 2 " "Info: 417: + IC(0.000 ns) + CELL(0.071 ns) = 83.261 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.332 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~29 418 COMB LAB_X30_Y22 2 " "Info: 418: + IC(0.000 ns) + CELL(0.071 ns) = 83.332 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 83.403 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~31 419 COMB LAB_X30_Y22 2 " "Info: 419: + IC(0.000 ns) + CELL(0.071 ns) = 83.403 ns; Loc. = LAB_X30_Y22; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.410 ns) 83.903 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~32 420 COMB LAB_X30_Y21 1 " "Info: 420: + IC(0.090 ns) + CELL(0.410 ns) = 83.903 ns; Loc. = LAB_X30_Y21; Fanout = 1; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~32'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.438 ns) 85.234 ns lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[16\]~3 421 COMB LAB_X32_Y25 2 " "Info: 421: + IC(0.893 ns) + CELL(0.438 ns) = 85.234 ns; Loc. = LAB_X32_Y25; Fanout = 2; COMB Node = 'lpm_divide:Mod3\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[16\]~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.414 ns) 86.849 ns Add9~19 422 COMB LAB_X32_Y20 2 " "Info: 422: + IC(1.201 ns) + CELL(0.414 ns) = 86.849 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'Add9~19'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 Add9~19 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.920 ns Add9~21 423 COMB LAB_X32_Y20 2 " "Info: 423: + IC(0.000 ns) + CELL(0.071 ns) = 86.920 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'Add9~21'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~19 Add9~21 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 86.991 ns Add9~23 424 COMB LAB_X32_Y20 2 " "Info: 424: + IC(0.000 ns) + CELL(0.071 ns) = 86.991 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'Add9~23'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~21 Add9~23 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 87.152 ns Add9~25 425 COMB LAB_X32_Y19 2 " "Info: 425: + IC(0.090 ns) + CELL(0.071 ns) = 87.152 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add9~23 Add9~25 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.223 ns Add9~27 426 COMB LAB_X32_Y19 2 " "Info: 426: + IC(0.000 ns) + CELL(0.071 ns) = 87.223 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~27'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~25 Add9~27 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.294 ns Add9~29 427 COMB LAB_X32_Y19 2 " "Info: 427: + IC(0.000 ns) + CELL(0.071 ns) = 87.294 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~29'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~27 Add9~29 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.365 ns Add9~31 428 COMB LAB_X32_Y19 2 " "Info: 428: + IC(0.000 ns) + CELL(0.071 ns) = 87.365 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~31'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~29 Add9~31 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.436 ns Add9~33 429 COMB LAB_X32_Y19 2 " "Info: 429: + IC(0.000 ns) + CELL(0.071 ns) = 87.436 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~33'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~31 Add9~33 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.507 ns Add9~35 430 COMB LAB_X32_Y19 2 " "Info: 430: + IC(0.000 ns) + CELL(0.071 ns) = 87.507 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~35'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~33 Add9~35 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.578 ns Add9~37 431 COMB LAB_X32_Y19 2 " "Info: 431: + IC(0.000 ns) + CELL(0.071 ns) = 87.578 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~37'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~35 Add9~37 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.649 ns Add9~39 432 COMB LAB_X32_Y19 2 " "Info: 432: + IC(0.000 ns) + CELL(0.071 ns) = 87.649 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~39'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~37 Add9~39 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.720 ns Add9~41 433 COMB LAB_X32_Y19 2 " "Info: 433: + IC(0.000 ns) + CELL(0.071 ns) = 87.720 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~41'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~39 Add9~41 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.791 ns Add9~43 434 COMB LAB_X32_Y19 2 " "Info: 434: + IC(0.000 ns) + CELL(0.071 ns) = 87.791 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~43'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~41 Add9~43 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.862 ns Add9~45 435 COMB LAB_X32_Y19 2 " "Info: 435: + IC(0.000 ns) + CELL(0.071 ns) = 87.862 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'Add9~45'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~43 Add9~45 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 87.933 ns Add9~47 436 COMB LAB_X32_Y19 1 " "Info: 436: + IC(0.000 ns) + CELL(0.071 ns) = 87.933 ns; Loc. = LAB_X32_Y19; Fanout = 1; COMB Node = 'Add9~47'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~45 Add9~47 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 88.343 ns Add9~48 437 COMB LAB_X32_Y19 1 " "Info: 437: + IC(0.000 ns) + CELL(0.410 ns) = 88.343 ns; Loc. = LAB_X32_Y19; Fanout = 1; COMB Node = 'Add9~48'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add9~47 Add9~48 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 89.690 ns Equal7~13 438 COMB LAB_X29_Y21 1 " "Info: 438: + IC(1.197 ns) + CELL(0.150 ns) = 89.690 ns; Loc. = LAB_X29_Y21; Fanout = 1; COMB Node = 'Equal7~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Add9~48 Equal7~13 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 90.255 ns Equal7~14 439 COMB LAB_X29_Y21 1 " "Info: 439: + IC(0.415 ns) + CELL(0.150 ns) = 90.255 ns; Loc. = LAB_X29_Y21; Fanout = 1; COMB Node = 'Equal7~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal7~13 Equal7~14 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.150 ns) 92.087 ns Equal7~15 440 COMB LAB_X47_Y18 5 " "Info: 440: + IC(1.682 ns) + CELL(0.150 ns) = 92.087 ns; Loc. = LAB_X47_Y18; Fanout = 5; COMB Node = 'Equal7~15'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { Equal7~14 Equal7~15 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 92.652 ns z~13 441 COMB LAB_X47_Y18 1 " "Info: 441: + IC(0.290 ns) + CELL(0.275 ns) = 92.652 ns; Loc. = LAB_X47_Y18; Fanout = 1; COMB Node = 'z~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal7~15 z~13 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 93.217 ns z~14 442 COMB LAB_X47_Y18 1 " "Info: 442: + IC(0.415 ns) + CELL(0.150 ns) = 93.217 ns; Loc. = LAB_X47_Y18; Fanout = 1; COMB Node = 'z~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { z~13 z~14 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 93.301 ns z\[3\]~reg0 443 REG LAB_X47_Y18 2 " "Info: 443: + IC(0.000 ns) + CELL(0.084 ns) = 93.301 ns; Loc. = LAB_X47_Y18; Fanout = 2; REG Node = 'z\[3\]~reg0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { z~14 z[3]~reg0 } "NODE_NAME" } } { "Morse_code.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/laboratory10/lab10/Morse_code.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "48.923 ns ( 52.44 % ) " "Info: Total cell delay = 48.923 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "44.378 ns ( 47.56 % ) " "Info: Total interconnect delay = 44.378 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "93.301 ns" { \P_COUNT:loop_counter[0] Add5~1 Add5~3 Add5~5 Add5~7 Add5~9 Add5~11 Add5~13 Add5~15 Add5~17 Add5~19 Add5~21 Add5~23 Add5~25 Add5~27 Add5~29 Add5~31 Add5~33 Add5~35 Add5~37 Add5~39 Add5~41 Add5~43 Add5~45 Add5~47 Add5~49 Add5~51 Add5~53 Add5~55 Add5~57 Add5~59 Add5~61 Add5~62 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~26 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~1 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[807]~556 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[841]~577 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[871]~899 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[907]~623 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~811 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~686 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[993]~745 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~3 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~33 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~35 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~37 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~39 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~41 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~43 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~45 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~47 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~49 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~51 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~52 lpm_divide:Mod2|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[26]~5 Add7~39 Add7~41 Add7~43 Add7~45 Add7~47 Add7~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~1 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~38 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[808]~546 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~40 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[842]~892 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~42 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[873]~593 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~44 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[903]~620 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~46 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[935]~648 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~48 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~678 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~3 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~33 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~35 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~37 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~39 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~41 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~43 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~45 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~47 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~49 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~50 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[994]~731 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~5 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~7 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~9 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~11 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~13 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~32 lpm_divide:Mod3|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[16]~3 Add9~19 Add9~21 Add9~23 Add9~25 Add9~27 Add9~29 Add9~31 Add9~33 Add9~35 Add9~37 Add9~39 Add9~41 Add9~43 Add9~45 Add9~47 Add9~48 Equal7~13 Equal7~14 Equal7~15 z~13 z~14 z[3]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z\[0\] 0 " "Info: Pin \"z\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z\[1\] 0 " "Info: Pin \"z\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z\[2\] 0 " "Info: Pin \"z\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z\[3\] 0 " "Info: Pin \"z\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 73 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 15:57:07 2017 " "Info: Processing ended: Tue Dec 05 15:57:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
