
./build/stm32f401/ferrite.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vtable>:
 8000000:	20001000 	andcs	r1, r0, r0
 8000004:	0800000f 	stmdaeq	r0, {r0, r1, r2, r3}

08000008 <main_loop>:
 8000008:	3001      	adds	r0, #1
 800000a:	f7ff fffd 	bl	8000008 <main_loop>

0800000e <reset_handler>:
 800000e:	4803      	ldr	r0, [pc, #12]	; (800001c <reset_handler+0xe>)
 8000010:	4685      	mov	sp, r0
 8000012:	4f03      	ldr	r7, [pc, #12]	; (8000020 <reset_handler+0x12>)
 8000014:	2000      	movs	r0, #0
 8000016:	f7ff fff7 	bl	8000008 <main_loop>
 800001a:	10000000 	andne	r0, r0, r0
 800001e:	beef2000 	cdplt	0, 14, cr2, cr15, cr0, {0}
 8000022:	 	strlt	sp, [r0], #3757	; 0xead

08000024 <main>:
 8000024:	b480      	push	{r7}
 8000026:	b083      	sub	sp, #12
 8000028:	af00      	add	r7, sp, #0
 800002a:	2300      	movs	r3, #0
 800002c:	607b      	str	r3, [r7, #4]
 800002e:	bf00      	nop
 8000030:	370c      	adds	r7, #12
 8000032:	46bd      	mov	sp, r7
 8000034:	bc80      	pop	{r7}
 8000036:	4770      	bx	lr

Disassembly of section .rodata:

08000038 <_sidata-0xc>:
 8000038:	6f632061 	svcvs	0x00632061
 800003c:	6174736e 	cmnvs	r4, lr, ror #6
 8000040:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .data:

20000000 <addaa>:
20000000:	08000038 	stmdaeq	r0, {r3, r4, r5}

Disassembly of section .bss:

20000004 <i>:
20000004:	00000000 	andeq	r0, r0, r0

20000008 <b.0>:
20000008:	00000000 	andeq	r0, r0, r0

Disassembly of section .dynamic_allocations:

2000000c <_ssystem_ram>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000097 	muleq	r0, r7, r0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	0000710c 	andeq	r7, r0, ip, lsl #2
  14:	00007e00 	andeq	r7, r0, r0, lsl #28
  18:	00002400 	andeq	r2, r0, r0, lsl #8
  1c:	00001408 	andeq	r1, r0, r8, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	00980200 	addseq	r0, r8, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	0000370d 	andeq	r3, r0, sp, lsl #14
  30:	00030500 	andeq	r0, r3, r0, lsl #10
  34:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
  38:	00004404 	andeq	r4, r0, r4, lsl #8
  3c:	08010400 	stmdaeq	r1, {sl}
  40:	000000a3 	andeq	r0, r0, r3, lsr #1
  44:	00003d05 	andeq	r3, r0, r5, lsl #26
  48:	00690600 	rsbeq	r0, r9, r0, lsl #12
  4c:	59050301 	stmdbpl	r5, {r0, r8, r9}
  50:	05000000 	streq	r0, [r0, #-0]
  54:	00000403 	andeq	r0, r0, r3, lsl #8
  58:	05040720 	streq	r0, [r4, #-1824]	; 0xfffff8e0
  5c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  60:	00009e08 	andeq	r9, r0, r8, lsl #28
  64:	07050100 	streq	r0, [r5, -r0, lsl #2]
  68:	08000024 	stmdaeq	r0, {r2, r5}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
  70:	61099c01 	tstvs	r9, r1, lsl #24
  74:	09060100 	stmdbeq	r6, {r8}
  78:	00000059 	andeq	r0, r0, r9, asr r0
  7c:	0100620a 	tsteq	r0, sl, lsl #4
  80:	00591007 	subseq	r1, r9, r7
  84:	03050000 	movweq	r0, #20480	; 0x5000
  88:	20000008 	andcs	r0, r0, r8
  8c:	0100630a 	tsteq	r0, sl, lsl #6
  90:	00590908 	subseq	r0, r9, r8, lsl #18
  94:	91020000 	mrsls	r0, (UNDEF: 2)
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  18:	0b3b0b3a 	bleq	ec2d08 <_Min_Leftover_RAM+0xec2908>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  24:	0f030000 	svceq	0x00030000
  28:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  2c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  30:	0b0b0024 	bleq	2c00c8 <_Min_Leftover_RAM+0x2bfcc8>
  34:	0e030b3e 	vmoveq.16	d3[0], r0
  38:	26050000 	strcs	r0, [r5], -r0
  3c:	00134900 	andseq	r4, r3, r0, lsl #18
  40:	00340600 	eorseq	r0, r4, r0, lsl #12
  44:	0b3a0803 	bleq	e82058 <_Min_Leftover_RAM+0xe81c58>
  48:	0b390b3b 	bleq	e42d3c <_Min_Leftover_RAM+0xe4293c>
  4c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  50:	00001802 	andeq	r1, r0, r2, lsl #16
  54:	0b002407 	bleq	9078 <_Min_Leftover_RAM+0x8c78>
  58:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  5c:	08000008 	stmdaeq	r0, {r3}
  60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  64:	0b3a0e03 	bleq	e83878 <_Min_Leftover_RAM+0xe83478>
  68:	0b390b3b 	bleq	e42d5c <_Min_Leftover_RAM+0xe4295c>
  6c:	01111927 	tsteq	r1, r7, lsr #18
  70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  74:	00194297 	mulseq	r9, r7, r2
  78:	00340900 	eorseq	r0, r4, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <_Min_Leftover_RAM+0xe81c90>
  80:	0b390b3b 	bleq	e42d74 <_Min_Leftover_RAM+0xe42974>
  84:	00001349 	andeq	r1, r0, r9, asr #6
  88:	0300340a 	movweq	r3, #1034	; 0x40a
  8c:	3b0b3a08 	blcc	2ce8b4 <_Min_Leftover_RAM+0x2ce4b4>
  90:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  94:	00180213 	andseq	r0, r8, r3, lsl r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000024 	stmdaeq	r0, {r2, r5}
  14:	00000014 	andeq	r0, r0, r4, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000003e 	andeq	r0, r0, lr, lsr r0
   4:	00230003 	eoreq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	616d0000 	cmnvs	sp, r0
  24:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  28:	00000100 	andeq	r0, r0, r0, lsl #2
  2c:	00120500 	andseq	r0, r2, r0, lsl #10
  30:	00240205 	eoreq	r0, r4, r5, lsl #4
  34:	05160800 	ldreq	r0, [r6, #-2048]	; 0xfffff800
  38:	01053f09 	tsteq	r5, r9, lsl #30
  3c:	0005022f 	andeq	r0, r5, pc, lsr #4
  40:	Address 0x0000000000000040 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20373143 	eorscs	r3, r7, r3, asr #2
   8:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
   c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  10:	30313230 	eorscc	r3, r1, r0, lsr r2
  14:	20313236 	eorscs	r3, r1, r6, lsr r2
  18:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  1c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  20:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
  24:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  28:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  2c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
  30:	6d2d2034 	stcvs	0, cr2, [sp, #-208]!	; 0xffffff30
  34:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  38:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  3c:	616f6c66 	cmnvs	pc, r6, ror #24
  40:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  44:	6f733d69 	svcvs	0x00733d69
  48:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  4c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  50:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  54:	6537766d 	ldrvs	r7, [r7, #-1645]!	; 0xfffff993
  58:	2d206d2d 	stccs	13, cr6, [r0, #-180]!	; 0xffffff4c
  5c:	4f2d2067 	svcmi	0x002d2067
  60:	662d2030 			; <UNDEFINED> instruction: 0x662d2030
  64:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
  68:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  6c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  70:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  74:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; fffffeb4 <_estack+0xdfffeeb4>
  78:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  7c:	682f0063 	stmdavs	pc!, {r0, r1, r5, r6}	; <UNPREDICTABLE>
  80:	2f656d6f 	svccs	0x00656d6f
  84:	73726170 	cmnvc	r2, #112, 2
  88:	572f6365 	strpl	r6, [pc, -r5, ror #6]!
  8c:	2f6b726f 	svccs	0x006b726f
  90:	72726566 	rsbsvc	r6, r2, #427819008	; 0x19800000
  94:	00657469 	rsbeq	r7, r5, r9, ror #8
  98:	61646461 	cmnvs	r4, r1, ror #8
  9c:	616d0061 	cmnvs	sp, r1, rrx
  a0:	63006e69 	movwvs	r6, #3689	; 0xe69
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	08000024 	stmdaeq	r0, {r2, r5}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	44070d41 	strmi	r0, [r7], #-3393	; 0xfffff2bf
  2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  30:	0ec7410d 	poleqs	f4, f7, #5.0
  34:	00000000 	andeq	r0, r0, r0
