// Seed: 3313753714
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    input  wor  id_2,
    output wand id_3
);
  supply1 id_5 = 1;
  wire id_6;
  supply0 id_7 = 1'd0;
  always disable id_8;
  wire id_9;
  wire id_10;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output tri   id_6
    , id_17,
    input  tri0  id_7,
    input  wand  id_8,
    output wor   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    input  tri0  id_12,
    output tri0  id_13
    , id_18,
    input  uwire id_14,
    output uwire id_15
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_4,
      id_9
  );
  id_19(
      1 & id_0 & 1 & id_12 & 1 & id_9, id_1, 1'h0
  );
endmodule
