THCV215-216_Rev.2.70_E
                            THCV215 and THCV216
                   V-by-One® HS High-speed Video Data Transmitter and Receiver
General Description                                                         Features
 THCV215 and THCV216 are designed to support                                   Color depth selectable: 6/8/10/12 bit
video data transmission between the host and                                   Single/Dual Link selectable
display.                                                                       AC coupling
 The chipset can transmit 39bit video data and 3bit                            LVDS Input internal termination
sync data via only a single differential cable at an                           CORE 1.8V, LVDS 3.3V
LVDS clock frequency from 20MHz to 100MHz.                                     Package: 64 pin TSSOP
 The chipset, which has two high-speed data lanes,
                                                                               Wide frequency range
can transmit the video data up to 1080p/10b/60Hz,
                                                                               CDR requires no external frequency reference
1080p/12b/60Hz. The maximum serial data rate is
3.75Gbps/lane.                                                                 Supports Spread Spectrum Clocking: Up to
                                                                                30kHz/0.5%(center spread)
   Color       Link                     LVDS                                   V-by-One® HS standard Version1.4 compliant
   Depth                                Clock Frequency
   6bit        Single/Dual              20MHz to 100MHz
   8bit        Single/Dual              20MHz to 100MHz
   10bit       Single/Dual              20MHz to 85MHz
   12bit       Single/Dual              20MHz to 75MHz
Block Diagram
                         THCV215                                                           THCV216
   TLA0+/-                                                                                                                                          RLA0+/-
      ・                                                            TX0+ RX0+                                                                          ・
                           LVDS
                                                                                         Deserializer
                                                                   TX0- RX0-
                                                      Serializer
      ・            ・                                                                                                           LVDS         ・         ・
      ・            ・                                                                                                                        ・         ・
   TLF0+/-         ・
                         Deserializer                                                                                         Serializer    ・       RLF0+/-
                                                                                                         Deskew & Formatter
  TLCLK0+/-                                                                                                                                        RLCLK0+/-
                                          Formatter
   TLA1+/-                                                                                                                                          RLA1+/-
                                                                   TX1+ RX1+
                           LVDS
                                                                                         Deserializer
      ・                                                                                                                                               ・
                                                      Serializer
                   ・                                                                                                           LVDS         ・
                                                                   TX1- RX1-
      ・                                                                                                                                               ・
                   ・                                                                                                                        ・
      ・                                                                                                                                               ・
   TLF1+/-
                   ・
                         Deserializer                                                                                         Serializer    ・
                                                                                                                                                    RLF1+/-
  TLCLK1+/-                                                                                                                                        RLCLK1+/-
                                                      PLL                               CDR                                   PLL
 Color depth                                                                                                                                       Color depth
 (6/8/10/12)                                                                                                                                       (6/8/10/12)
 Single/Dual                                                         HTPDN                                                                         Single/Dual
Pre-emphasis                     Controls                            LOCKN                              Controls                                       RS
     PDN                                                                                                                                              PDN
Copyright(C)2016 THine Electronics, Inc.                                                                                                   THine Electronics, Inc.
                                                                     1/25                                                                              Security E


THCV215-216_Rev.2.70_E
Contents Page
General Description ................................................................................................................................................. 1
Features .................................................................................................................................................................... 1
Block Diagram ......................................................................................................................................................... 1
Pin Diagram ............................................................................................................................................................. 3
Pin Description......................................................................................................................................................... 4
Functional Description ............................................................................................................................................ 5
Absolute Maximum Ratings0F ............................................................................................................................. 13
Operating Conditions ............................................................................................................................................ 13
Electrical Specifications ........................................................................................................................................ 14
AC Timing Diagrams and Test Circuits ............................................................................................................... 17
Package ................................................................................................................................................................... 24
Notices and Requests ............................................................................................................................................. 25
Copyright(C)2016 THine Electronics, Inc.                                                                                                      THine Electronics, Inc.
                                                                                 2/25                                                                            Security E


THCV215-216_Rev.2.70_E
Pin Diagram
   LAGND   1                             64 LPVDL            LPVDH   1                   64 LAGND
   LAVDH   2                             63 LPGND            LPGND   2                   63 LAVDH
    TLA0-  3                             62 SDSEL             SDSEL  3                   62 RLA0-
    TLA0+  4                             61 COL1               COL1  4                   61 RLA0+
    TLB0-  5                             60 COL0               COL0  5                   60 RLB0-
    TLB0+  6      THCV215                59 RDY              HTPDN   6  THCV216          59 RLB0+
    TLC0-  7                             58 PDN              LOCKN   7                   58 RLC0-
    TLC0+  8         64pin               57 HTPDN               VDL  8    64pin          57 RLC0+
  TLCLK0-  9                             56 LOCKN               GND  9                   56 RLCLK0-
 TLCLK0+   10      TSSOP                 55 VDL             CPVDL0   10  TSSOP           55 RLCLK0+
    TLD0-  11                            54 GND             CPGND0   11                  54 RLD0-
    TLD0+  12                            53 CAVDL            CAVDL   12                  53 RLD0+
    TLE0-  13                            52 CAGND            CAGND   13                  52 RLE0-
    TLE0+  14                            51 TX0-                RX0- 14                  51 RLE0+
     TLF0- 15                            50 TX0+               RX0+  15                  50 RLF0-
    TLF0+  16                            49 CAGND            CAGND   16                  49 RLF0+
    TLA1-  17                            48 TX1-             CAGND   17                  48 RLA1-
    TLA1+  18                            47 TX1+                RX1- 18                  47 RLA1+
    TLB1-  19                            46 CAGND              RX1+  19                  46 RLB1-
    TLB1+  20                            45 CAVDL            CAGND   20                  45 RLB1+
    TLC1-  21                            44 CPGND            CAVDL   21                  44 RLC1-
    TLC1+  22                            43 CPVDL           CPGND1   22                  43 RLC1+
  TLCLK1-  23                            42 DRV1            CPVDL1   23                  42 RLCLK1-
 TLCLK1+   24                            41 DRV0                GND  24                  41 RLCLK1+
    TLD1-  25                            40 PRE1                VDL  25                  40 RLD1-
    TLD1+  26                            39 PRE0           Reserved1 26                  39 RLD1+
    TLE1-  27                            38 Reserved0           PDN  27                  38 RLE1-
    TLE1+  28                            37 Reserved1      Reserved2 28                  37 RLE1+
     TLF1- 29                            36 GND            Reserved3 29                  36 RLF1-
    TLF1+  30                            35 VDL                   RS 30                  35 RLF1+
   LAVDH   31                            34 LPGND            LPGND   31                  34 LAVDH
   LAGND   32                            33 LPVDL            LPVDH   32                  33 LAGND
Copyright(C)2016 THine Electronics, Inc.                                        THine Electronics, Inc.
                                                      3/25                                  Security E


THCV215-216_Rev.2.70_E
Pin Description
THCV215                                                                   THCV216
Pin Name Pin #      Type*  Description                                     Pin Name Pin #      Type* Description
  TX0 +/-    50,51   CO                                                      RX0 +/-    15,14    CI
  TX1 +/-    47,48   CO    CML Data Output                                   RX1 +/-    19,18    CI CML Data Input
 TLA0+/-       4,3    LI                                                     RLA0+/-    61,62    LO
 TLB0+/-       6,5    LI                                                     RLB0+/-    59,60    LO
 TLC0+/-       8,7    LI                                                     RLC0+/-    57,58    LO
TLCLK0+/- 10,9        LI                                                    RLCLK0+/ 55,56       LO
 TLD0+/-     12,11    LI                                                     RLD0+/-    53,54    LO
 TLE0+/-     14,13    LI                                                     RLE0+/-    51,52    LO
 TLF0+/-     16,15    LI                                                     RLF0+/-    49,50   LO
 TLA1+/-     18,17    LI                                                     RLA1+/-    47,48    LO
 TLB1+/-     20,19    LI                                                     RLB1+/-    45,46    LO
 TLC1+/-     22,21    LI                                                     RLC1+/-    43,44    LO
TLCLK1+/- 24,23       LI                                                    RLCLK1+/ 41,42       LO
 TLD1+/-     26,25    LI                                                     RLD1+/-    39,40    LO
 TLE1+/-     28,27    LI                                                     RLE1+/-    37,38    LO
 TLF1+/-     30,29    LI   LVDS Data Input                                   RLF1+/-    35,36   LO LVDS Data Output
 LOCKN         56      I   Lock detect input                                 LOCKN         7      O Lock detect output (open drain)
 HTPDN         57      I   Hot plug detect input                             HTPDN         6      O Hot plug detect output (open drain)
                           Power down input
                           H: Normal Operation                                                       Power down input
                           L: Power down (CML output High Fix,                                       H: Normal Operation
   PDN         58      I   other High-Z)                                       PDN        27      I  L: Power down (High-Z)
                           Color depth select input                                                  Color depth select input
                           L,L: 6bit                                                                 L,L: 6bit
                           L,H: 8bit                                                                 L,H: 8bit
  COL1,                    H,L: 10bit                                         COL1,                  H,L: 10bit
   COL0      61,60     I   H,H: 12bit                                         COL0        4,5     I  H,H: 12bit
                           Single/Dual select input                                                  Single/Dual select input
                           L: Channel0 enable, Channel1 disable                                      L: Channel0 enable, Channel1 disable
  SDSEL        62      I   H: Channel0, Channel1 enable                      SDSEL         3      I  H: Channel0, Channel1 enable
   DRV1        42      I   Must be tied to GND                                                       Direction of RS pin depends on
                                                                                                     Reserved3.
   DRV0        41      I   Must be tied to VDL                                                       LVDS swing range select input
                           Pre-emphasis level select input                      RS        30    IO3 when Reserved3=L
                           L,L: 0%                                                                   H: Normal swing (350mV typ.)
                           H,L: 100%                                                                 L: Reduced swing (200mV typ.)
  PRE1,                    L,H: not available                                                        Field BET output when Reserved3=H.
   PRE0      40,39     I   H,H: not available                                                        Goes LOW when errors detected.
                           Link status ready output
                           L: not ready                                     Reserved
   RDY         59     O    H: ready                                             1,2     26,28     I  Must be tied to GND
                           Field BET mode enable input                                               Field BET mode enable input
                           L: Normal operation (default)                                             L: Normal operation (default)
Reserved1      37      I   H: Field BET mode enabled                       Reserved3      29      I  H: Field BET mode enabled
Reserved0      38      I   Must be tied to GND                                 VDL       8,25     P  1.8V power supply pin for digital circuitry
                                                                              GND        9,24     P  Ground pin for digital circuitry
    VDL      35,55    P     1.8V power supply pin for digital circuitry      CAVDL      12,21     P  1.8V power supply pin for CML input
                                                                                        13,16,
   GND       36,54    P    Ground pin for digital circuitry                  CAGND      17,20     P Ground pin for CML input
  CAVDL      45,53    P    1.8V power supply pin for CML output              CPVDL0       10      P 1.8V power supply pin for PLL circuitry
 CAGND     46,49,52   P    Ground pin for CML output                        CPGND0        11      P Ground pin for PLL circuitry
  CPVDL        43     P    1.8V power supply pin for PLL circuitry           CPVDL1       23      P 1.8V power supply pin for PLL circuitry
 CPGND         44     P    Ground pin for PLL circuitry                     CPGND1        22      P Ground pin for PLL circuitry
  LPVDL      33,64    P    1.8V power supply pin for LVDS PLL                LPVDH       1,32     P 3.3V power supply pin for LVDS PLL
 LPGND       34,63    P    Ground pin for LVDS PLL circuitry                 LPGND       2,31     P Ground pin for LVDS PLL circuitry
  LAVDH       2,31    P    3.3V power supply pin for LVDS input              LAVDH      34,63     P 3.3V power supply pin for LVDS output
 LAGND        1,32    P    Ground pin for LVDS input                         LAGND      33,64     P Ground pin for LVDS output
                                                                           *type symbol
     Note) All CMOS inputs are 1.8V-inputs                                 I=1.8V CMOS Input, O=1.8V CMOS Output, IO3=3.3V CMOS I/O
                    except for THCV216's RS                                LI=LVDS Input, LO= LVDS Output
                                                                           CI=CML Input, CO=CML Output
                                                                           P=Power
Copyright(C)2016 THine Electronics, Inc.                                                                            THine Electronics, Inc.
                                                                      4/25                                                            Security E


THCV215-216_Rev.2.70_E
Functional Description
Functional Overview
 With V-by-One®HS’s proprietary encoding scheme and CDR (Clock and Data Recovery) architecture, THCV215
and THCV216 enable transmission of 18/24/30/36bits per pixel video data (Rn/Gn/Bn/CONTn), Hsync
(HSYNCn), Vsync (VSYNCn) data and Data Enable (DE) by single/dual differential pair cable with minimal
external components.
 THCV215, the transmitter, inputs LVDS data (including video data, Hsync, Vsync and DE) and serializes video
data and Hsync, Vsync data separately, depending on the polarity of DE. DE is a signal which indicates whether
video or Hsync, Vsync data are active. When DE is high, it serializes video data inputs into a single differential
data stream. And it transmits serialized Hsync, Vsync data when DE is low.
 THCV216, the receiver, automatically extracts the clock from the incoming data stream and converts the serial
data into video data with DE being high or Hsync, Vsync data with DE being low, recognizing which type of
serial data is being sent by the transmitter. And it outputs the recovered data in the form of LVDS data.
 THCV216 can seamlessly operate for a wide range of a serial bit rate from 600Mbps to 3.75Gbps/channel,
detecting the frequency of an incoming data stream, and recovering both the clock and data by itself.
 It does not need any external frequency reference, such as a crystal oscillator.
Data Enable Requirement (DE)
 There are some requirements for DE as described in Figure 2, Figure 3 and Table 15.
 Dual LVDS input to THCV215 should be synchronized in terms of DE transition. See Figure 2.
 If DE=Low, Hsync and Vsync data of same cycle are transmitted. Otherwise video data of that are transmitted
(DE=High). SYNC data from receiver in DE=High period are previous data of DE transition. See Figure 3.
 The length of DE being low and high is at least 2 clock cycles long as described in Table 15.
 Data Enable must be toggled like High -> Low -> High at regular interval.
                                              THCV215                THCV216
                                      D[39:0]                                     D[39:0]
                            Rn/Gn/Bn                                                       Rn/Gn/Bn
                            CONTn               H                            H             CONTn
                                      Hsync                                       Hsync
                                      Vsync                                       Vsync
                            HSYNCn                                                         HSYNCn
                            VSYNCn              L                            L             VSYNCn
                                         DE                                         DE
                        Figure 1. Conceptual diagram of the basic operation of the chipset
 Vdiff = (TLCLK0+) – (TLCLK0-)
                                     DE           DE              DE            DE             DE            DE
  Vdiff = (TLC0+) – (TLC0-)
 Vdiff = (TLCLK1+) – (TLCLK1-)
                                     DE           DE              DE            DE             DE            DE
  Vdiff = (TLC1+) – (TLC1-)
                               Figure 2. Service condition of DE input synchronization
Copyright(C)2016 THine Electronics, Inc.                                                         THine Electronics, Inc.
                                                          5/25                                               Security E


THCV215-216_Rev.2.70_E
 THCV215 1 cycle
   Input                                       tDEH                          tDEL
       DE            Low                     High                                Low
     VSYNC
                  Valid Data                Invalid                           Valid Data
    HSYNC
   Rn/Gn/Bn
                    Invalid                Valid Data                          Invalid
    CONTn
     n=0,1
 THCV216 1 cycle
  Output                                       tDEH                          tDEL
       DE            Low                      High                               Low
    VSYNCn                            Keep the last data
                  Valid Data                                                  Valid Data
    HSYNCn                              of DE=L period
   Rn/Gn/Bn
                     Low                   Valid Data                            Low
    CONTn
     n=0,1
                       Figure 3. Video and sync data transmission timing diagram
Single/Dual Link mode function (SDSEL)
                SDSEL        Mode                Function
                H            Single              Channel 0 active and channel 1 power down
                L            Dual                Both channel 0 and channel 1 active
                                     Table 1.     Single/Dual mode select
Color Depth mode function (COL [1:0])
                   COL[1:0] Color Depth LVDS Clock Frequency Range
                   L,L          6bit                20MHz to 100MHz
                   L,H          8bit                20MHz to 100MHz
                   H,L          10bit               20MHz to 85MHz
                   H,H          12bit               20MHz to 75MHz
                                     Table 2. Color depth mode select
Copyright(C)2016 THine Electronics, Inc.                                                 THine Electronics, Inc.
                                                        6/25                                         Security E


THCV215-216_Rev.2.70_E
LVDS Mapping
 LVDS data (video data, Hsync, Vsync, DE) are mapped as Figure 4. TLC0[6] is special bit for DE(data enable),
and TLC0[5:4] are for Hsync, Vsync data bits and the other bits are for video data.
 The number of LVDS channel depends on color depth mode(COL[1:0]).
 If SDSEL=Low, only channel 0 (Figure 4, n=0) is active. If SDSEL=High, both channel 0/1(Figure 4, n=0/1) are
active. (TLC1[6:4] are not available).
 Depending on color mode, TLD1[6] and TLD0[6] are not available. See Table 3.
               Vdiff = (TLCLKn +) - (TLCLKn-)                                 Vdiff=0V
                   n=0,1                                                                      tTCIP
    Color depth          previous cycle             current cycle                               next cycle
    12,10, 8, 6
                TLAn +/-        TLAn1  TLAn0 TLAn6 TLAn5 TLAn4  TLAn3 TLAn2 TLAn1 TLAn0 TLAn6   TLAn5 TLAn4  TLAn3 TLAn2 TLAn1
                TLBn +/-        TLBn1  TLBn0 TLBn6 TLBn5 TLBn4  TLBn3 TLBn2 TLBn1 TLBn0 TLBn6   TLBn5 TLBn4  TLBn3 TLBn2 TLBn1
                                             TLCn6 TLCn5 TLCn4                          TLCn6   TLCn5 TLCn4
                TLCn +/-        TLCn1  TLCn0
                                              (DE)  (V)   (H)
                                                                TLCn3 TLCn2 TLCn1 TLCn0
                                                                                         (DE)     (V)   (H)
                                                                                                             TLCn3 TLCn2 TLCn1
                TLDn +/-        TLDn1  TLDn0 TLDn6 TLDn5 TLDn4  TLDn3 TLDn2 TLDn1 TLDn0 TLDn6   TLDn5 TLDn4  TLDn3 TLDn2 TLDn1
                TLEn +/-        TLEn1  TLEn0 TLEn6 TLEn5 TLEn4  TLEn3 TLEn2 TLEn1 TLEn0 TLEn6   TLEn5 TLEn4  TLEn3 TLEn2 TLEn1
                TLFn +/-        TLFn1  TLFn0 TLFn6 TLFn5 TLFn4  TLFn3 TLFn2 TLFn1 TLFn0 TLFn6   TLFn5 TLFn4  TLFn3 TLFn2 TLFn1
                                           Data Enable       Control data bit
                                      Figure 4. LVDS mapping timing diagram
Copyright(C)2016 THine Electronics, Inc.                                                                    THine Electronics, Inc.
                                                               7/25                                                      Security E


THCV215-216_Rev.2.70_E
          THCV215 THCV216                    Color depth (COL[1:0])            Symbol defined by
            Input     Output     L,L (6bit) L,H (8bit) H,L (10bit) H,H (12bit)   V-by-One® HS
           TLAn[0] RLAn[0]         Rn[0]        Rn[2]       Rn[4]    Rn[6]             D2
           TLAn[1] RLAn[1]         Rn[1]        Rn[3]       Rn[5]    Rn[7]             D3
           TLAn[2] RLAn[2]         Rn[2]        Rn[4]       Rn[6]    Rn[8]             D4
           TLAn[3] RLAn[3]         Rn[3]        Rn[5]       Rn[7]    Rn[9]             D5
           TLAn[4] RLAn[4]         Rn[4]        Rn[6]       Rn[8]    Rn[10]            D6
           TLAn[5] RLAn[5]         Rn[5]        Rn[7]       Rn[9]    Rn[11]            D7
           TLAn[6] RLAn[6]         Gn[0]        Gn[2]       Gn[4]    Gn[6]             D10
           TLBn[0] RLBn[0]         Gn[1]        Gn[3]       Gn[5]    Gn[7]             D11
           TLBn[1] RLBn[1]         Gn[2]        Gn[4]       Gn[6]    Gn[8]             D12
           TLBn[2] RLBn[2]         Gn[3]        Gn[5]       Gn[7]    Gn[9]             D13
           TLBn[3] RLBn[3]         Gn[4]        Gn[6]       Gn[8]    Gn[10]            D14
           TLBn[4] RLBn[4]         Gn[5]        Gn[7]       Gn[9]    Gn[11]            D15
           TLBn[5] RLBn[5]         Bn[0]        Bn[2]       Bn[4]    Bn[6]             D18
           TLBn[6] RLBn[6]         Bn[1]        Bn[3]       Bn[5]    Bn[7]             D19
           TLCn[0] RLCn[0]         Bn[2]        Bn[4]       Bn[6]    Bn[8]             D20
           TLCn[1] RLCn[1]         Bn[3]        Bn[5]       Bn[7]    Bn[9]             D21
           TLCn[2] RLCn[2]         Bn[4]        Bn[6]       Bn[8]    Bn[10]            D22
           TLCn[3] RLCn[3]         Bn[5]        Bn[7]       Bn[9]    Bn[11]            D23
           TLCn[4] RLCn[4] HSYNCn HSYNCn HSYNCn HSYNCn                                Hsync
           TLCn[5] RLCn[5] VSYNCn VSYNCn VSYNCn VSYNCn                                Vsync
           TLCn[6] RLCn[6]       DEn(*2)      DEn(*2)      DEn(*2)  DEn(*2)            DE
           TLDn[0] RLDn[0]                      Rn[0]       Rn[2]    Rn[4]             D0
           TLDn[1] RLDn[1]                      Rn[1]       Rn[3]    Rn[5]             D1
           TLDn[2] RLDn[2] Channel              Gn[0]       Gn[2]    Gn[4]             D8
           TLDn[3] RLDn[3]        Power         Gn[1]       Gn[3]    Gn[5]             D9
           TLDn[4] RLDn[4]        Down          Bn[0]       Bn[2]    Bn[4]             D16
           TLDn[5] RLDn[5]                      Bn[1]       Bn[3]    Bn[5]             D17
           TLDn[6] RLDn[6]                     N/A(*1)   CONTn[1] CONTn[3]           D25(*3)
           TLEn[0] RLEn[0]                                  Rn[0]    Rn[2]             D30
           TLEn[1] RLEn[1]                                  Rn[1]    Rn[3]             D31
           TLEn[2] RLEn[2] Channel            Channel       Gn[0]    Gn[2]             D28
           TLEn[3] RLEn[3]        Power        Power        Gn[1]    Gn[3]             D29
           TLEn[4] RLEn[4]        Down         Down         Bn[0]    Bn[2]             D26
           TLEn[5] RLEn[5]                                  Bn[1]    Bn[3]             D27
           TLEn[6] RLEn[6]                               CONTn[2] CONTn[4]           D24(*3)
           TLFn[0] RLFn[0]       Channel                             Rn[0]             D38
           TLFn[1] RLFn[1]        Power                              Rn[1]             D39
           TLFn[2] RLFn[2]                    Channel      Channel   Gn[0]             D36
           TLFn[3] RLFn[3]                     Power        Power    Gn[1]             D37
           TLFn[4] RLFn[4]                     Down         Down     Bn[0]             D34
           TLFn[5] RLFn[5]                                           Bn[1]             D35
           TLFn[6] RLFn[6]                                          CONTn[1]           D33
         n=0,1 : if SDSEL=L, Channel 1(n=1) is power down
         *1 N/A: Not available, THCV216 output RLDn[6]=Low.
         *2 DE must be same polarity(TLC0[6] = TLC1[6]) when SDSEL=H
                                                          ®
         *3 3D information flags defined in the V-by-One HS Standard are assigned to the following bit.
                     V-by-One® HS Standard Packer/Unpacker D[24](3DLR) <=> LVDS T/RLEn[6]
                     V-by-One® HS Standard Packer/Unpacker D[25](3DEN) <=> LVDS T/RLDn[6]
                                       Table 3. LVDS mapping table
Copyright(C)2016 THine Electronics, Inc.                                                 THine Electronics, Inc.
                                                       8/25                                           Security E


THCV215-216_Rev.2.70_E
CML Buffer
                                THCV215                                                   THCV216
                            CAVDL      CAVDL
                                 50Ω        50Ω       C=75～              C=75～
                                                      200nF               200nF
                                                TXn +        Zdiff=100Ω         RXn +
                                                TXn -                           RXn -
                                                   n=0,1
                                                                                          50Ω      50Ω
                                                                                      Vterm ~ 1.3V
                                 CAGND
                                   CML                                                        CML
                               Transmitter                                                 Receiver
                                           Figure 5. CML buffer scheme
Lock detect and Hot-plug function
  LOCKN and HTPDN are both open drain output from THCV216. Pull-up resistors are needed at THCV215 side
to VDL. See Figure 6.
  If THCV216 is not active (power down mode (PDN=L) or powered off), HTPDN is open. Otherwise, HTPDN is
pulled down by THCV216.
  HTPDN of THCV215 side is High when THCV216 is not active or the receiver board is not connected. Then
THCV215 enters into the power down mode. When HTPDN transits from High to Low, THCV215 starts up and
transmits training pattern for link training.
  LOCKN indicates whether THCV216 is in the lock state or not. If THCV216 is in the unlock state, LOCKN is
open. Otherwise (in the lock state), it’s pulled down by THCV216.
  THCV215 keeps transmitting training pattern until LOCKN transits to Low. After training done, THCV216 sinks
current and LOCKN is Low. Then THCV215 starts transmitting normal video pattern.
                                    THCV215                     VDL                     THCV216
                                                          (THCV215 side)
                                                                      10kΩ
                                                       HTPDN
                                                                VDL
                                                          (THCV215 side)
                                                                      10kΩ
                                                       LOCKN
                                   Figure 6. Hot-plug and Lock detect scheme
Copyright(C)2016 THine Electronics, Inc.                                                               THine Electronics, Inc.
                                                              9/25                                                 Security E


THCV215-216_Rev.2.70_E
No HTPDN connection option
 HTPDN connection between THCV215 and THCV216 can be omitted as an application option. In this case,
HTPDN at the Transmitter side should always be taken ad Low. See Figure 7.
                                 THCV215                                THCV216
                                                HTPDN             HTPDN
                                                       VDL
                                                   (THCV215 side)
                                                             10kΩ
                                                LOCKN
                               Figure 7. HTPDN is not connected scheme
Copyright(C)2016 THine Electronics, Inc.                                        THine Electronics, Inc.
                                                     10/25                                  Security E


THCV215-216_Rev.2.70_E
THCV215 Pre-emphasis function (PRE [1:0])
 Pre-emphasis can equalize severe signal degradation caused by long distance or high-speed transmission.
 Two pins, PRE1 and PRE0, select the strength of pre-emphasis. See Table 4.
                            PRE[1:0] Description
                            L,L           w/o Pre-emphasis
                            H,L           w/ 100% Pre-emphasis
                            L,H / H,H Not available
                                  Table 4. Pre-emphasis function table
THCV215 Power Down function (PDN)
 By setting the PDN pin to low, it results in the power down mode. All the internal circuitry turns off and the
both TXn+/- (n=0, 1) outputs turn to VDL.
THCV216 Power Down function (PDN)
 By setting the PDN pin to low, it results in the power down mode. All the internal circuitry turns off and the
RLXn+/- (X=A, B, C, D, E, F, CLK, n=0, 1) outputs turn to High-Z.
THCV215 Link Ready function (RDY)
 This is a CMOS output for indicating the link status. RDY=High if link is ready.
Copyright(C)2016 THine Electronics, Inc.                                                   THine Electronics, Inc.
                                                       11/25                                            Security E


THCV215-216_Rev.2.70_E
Field BET Operation
  In order to help users to check the validity of high speed serial links (CML lines), THCV215/THCV216 have
an operation mode in which they act as the bit error tester (BET). In this mode, THCV215 internally generates a
test pattern, which is then serialized onto the CML high speed lines. THCV216 receives the data stream and
checks the sampled data for bit errors.
  This "Field BET" mode is activated by setting Reserved1= H on THCV215 and Reserved3= H on THCV216
(Refer to Table 5).
  In the Field BET mode, the on-chip pattern generator on THCV215 is enabled and generates the test pattern as
long as the LVDS clocks (TLCLK0+/-, TLCLK1+/-) are applied. Other LVDS data inputs may be left open or
applied with any pattern. They are ignored by THCV215. The generated data pattern is then 8b/10b encoded,
scrambled, and serialized onto the CML channels. As for THCV216, the internal test pattern check circuit gets
enabled and the RS pin, which is normally an input, turns into an output for the pattern checker (LVDS output
level is internally configured to be "Normal Swing”). The RS pin goes LOW whenever bit errors occur, and it
stays HIGH when there is no bit error. Please Refer to Figure 8.
               Product        THCV215                                   THCV216
             Pin Name         Reserved1         Reserved3                              RS
                                                               3.3V INPUT
               Normal              L                 L
                                                               H: Normal Swing, L: Reduced Swing
                                                               3.3V OUTPUT
             Field BET            H                  H
                                                               Goes LOW when bit errors occur.
                                  Table 5. Field BET Operation Pin Settings
                           THCV215                                          THCV216
    LVDS data inputs
         are ignored
                                                                                            LVDS Swing Select
                                                                                            for
    LVDS clock to                                                                           Normal Operation
                                                                                Test
          TLCLK0, 1         Test Pattern
                             Generator
                                                                               Pattern    R
                                                                              Checker     S
                                                                                                    Test Point
                                                                                                      for
                                                                                                    Field BET
                          Reserved1=H                                    Reserved3=H
                        (Field BET mode)                               (Field BET mode)
                                         Figure 8. Field BET Configuration
Copyright(C)2016 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                         12/25                                            Security E


THCV215-216_Rev.2.70_E
Absolute Maximum Ratings           0F
                                 Parameter                      Min.       Typ.       Max.     Units
      1.8V Supply Voltage（VDL,CAVDL,CPVDL,LPVDL）                -0.3         -         +2.1      V
      3.3V Supply Voltage(LAVDH)                                -0.3         -         +4.0      V
      1.8V CMOS Input Voltage                                   -0.3         -       VDL+0.3     V
      1.8V CMOS Output Voltage                                  -0.3         -       VDL+0.3     V
      LVDS Receiver Input Voltage                               -0.3         -     LAVDH+0.3 V
      CML Transmitter Output Voltage                            -0.3         -     CAVDL+0.3 V
      Output Current                                            -50          -          50      mA
      Storage Temperature                                       -55          -        +125      °C
      Junction Temperature                                        -          -        +125      °C
      Reflow Peak Temperature / Time                              -          -     +260/10sec °C
                               Table 6. THCV215 Absolute Maximum Ratings
                                 Parameter                      Min.       Typ.       Max.     Units
      1.8V Supply Voltage(VDL,CAVDL,CPVDL0,CPVDL1)              -0.3         -         +2.1      V
      3.3V Supply Voltage(LPVDH,LAVDH)                          -0.3         -         +4.0      V
      1.8V CMOS Input Voltage                                   -0.3         -       VDL+0.3     V
      3.3V CMOS Input Voltage                                   -0.3         -     LAVDH+0.3
      CMOS Output Voltage                                       -0.3         -         +2.1      V
      CML Receiver Input Voltage                                -0.3         -     CAVDL+0.3 V
      LVDS Transmitter Output Voltage                           -0.3         -     LAVDH+0.3 V
      Output Current                                            -30          -          30      mA
      Storage Temperature                                       -55          -        +125      °C
      Junction Temperature                                        -          -        +125      °C
      Reflow Peak Temperature / Time                              -          -     +260/10sec °C
      Maximum Power Dissipation @+25℃                             -          -           2      W
      Lead Temperature (Soldering, 10sec)                         -          -        +260      °C
                               Table 7. THCV216 Absolute Maximum Ratings
Operating Conditions
                                 Parameter                      Min.       Typ.       Max.     Units
      1.8V Supply Voltage（VDL,CAVDL,CPVDL,LPVDL）               1.62        1.80       1.98       V
      3.3V Supply Voltage(LAVDH)                               3.00        3.30       3.60       V
      Operating Temperature                                      0           -          70      ℃
                                  Table 8. THCV215 Operating Conditions
                                 Parameter                      Min.       Typ.       Max.     Units
      1.8V Supply Voltage(VDL,CAVDL,CPVDL0,CPVDL1)
          except for the 12 bit color depth mode               1.62        1.80       1.98       V
      1.8V Supply Voltage(VDL,CAVDL,CPVDL0,CPVDL1)
          for the 12 bit color depth mode                      1.71        1.80       1.89       V
      3.3V Supply Voltage(LPVDH,LAVDH)                         3.00        3.30       3.60       V
      Operating Temperature                                      0           -          70      ℃
                                  Table 9. THCV216 Operating Conditions

  “Absolute Maximum Ratings” are those values beyond which the safety of the device can not be guaranteed.
They are not meant to imply that the device should be operated at these limits. The tables of “Electrical
Characteristics” specify conditions for device operation.
Copyright(C)2016 THine Electronics, Inc.                                               THine Electronics, Inc.
                                                       13/25                                       Security E


THCV215-216_Rev.2.70_E
Electrical Specifications
1.8V & 3.3V CMOS DC Specifications
  Symbol                  Parameter                    Conditions        Min.      Typ.        Max.      Units
VIH      High Level Input Voltage                                    0.65×VDL        -         VDL         V
VIL      Low Level Input Voltage                                          0          -      0.35×VDL       V
VOH      High Level Output Voltage                IOH=-2mA            VDL-0.45       -            -        V
VOL      Low Level Output Voltage                 IOL=2mA                  -         -          0.2        V
IIH      Input Leak Current High                  VIN=VDL                  -         -          ±10       uA
IIL      Input Leak Current Low                   VIN=0V                   -         -          ±10       uA
VIH3     High Level Input Voltage (3.3V inputs)                          2.1         -        LAVDH        V
VIL3     Low Level Input Voltage (3.3V inputs)                            0          -          0.8        V
VOH3     High Level Output Voltage (3.3V outputs) IOH=-4mA               2.4         -            -        V
VOL3     Low Level Output Voltage (3.3V outputs)  IOL=4mA                  -         -          0.4        V
IIH3     Input Leak Current High (3.3V inputs)    VIN=LAVDH                -         -          ±10       uA
IIL3     Input Leak Current Low (3.3V inputs)     VIN=0V                   -         -          ±10       uA
               Table 10. THCV215 and THCV216 1.8V & 3.3V CMOS DC Specifications
CML & LVDS DC Specifications
  Symbol                 Parameter                     Conditions        Min.      Typ.        Max.      Units
VTTH     LVDS Differential Input High Threshold                            -         -          100       mV
VTTL     LVDS Differential Input Low Threshold                          -100         -            -       mV
                                                  PDN=L,
ITIH     LVDS Input Leak Current High             TLxn+/-=LAVDH            -         -          ±10       uA
ITIL     LVDS Input Leak Current Low              TLxn+/-=0V,PDN=L         -         -          ±10       uA
RTIN     LVDS Differential Input Resistance       PDN=L                   80        100         120       W
                                                  DRV[1:0]=L,H
VTOD     CML Differential Mode Output Voltage     PRE[1:0]=L,L           200        300         400       mV
                                                  PRE[1:0]=L,L             -         0            -       %
PRE      CML Pre-emphasis Level                   PRE[1:0]=H,L            80        100         120       %
                                                  PRE[1:0]=L,L                  CAVDL-VTOD                mV
VTOC     CML Common Mode Output Voltage           PRE[1:0]=H,L                 CAVDL-2×VTOD               mV
ITOH     CML Output Leak Current High             PDN=L                              -          ±10       uA
ITOS     CML Output Short Circuit Current         CAVDL=1.8V             -90         -            -       mA
                             Table 11. THCV215 CML & LVDS DC Specifications
  Symbol                 Parameter                     Conditions        Min.      Typ.        Max.      Units
VRTH     CML Differential Input High Threshold                             -         -           50       mV
VRTL     CML Differential Input Low Threshold                            -50         -                    mV
                                                  PDN=L,
IRIH     CML Input Leak Current High              RXn+/-=CAVDL             -         -          ±10       uA
IRIL     CML Input Leak Current Low               PDN=L,RXn+/-=0V          -         -          ±10       uA
IRRIH    CML Input Current High                   RXn+/-=CAVDL             -         -           2        mA
IRRIL    CML Input Current Low                    RXn+/-=0V               -6         -            -       mA
RRIN     CML Differential Input Resistance                                80        100         120       W
         LVDS Differential Mode Output Voltage
          (Normal Swing)                          RL=100Ω, RS=H          250        350         450       mV
         LVDS Differential Mode Output Voltage
VROD      (Reduced Swing)                         RL=100Ω, RS=L          100        200         300       mV
         Change in VROD between
ΔVROD    Complementary Output States              RL=100Ω                  -         -           35       mV
VROC     LVDS Common Mode Output Voltage          RL=100Ω               1.125      1.25        1.375       V
         Change in VROC between
ΔVROC    Complementary Output States              RL=100Ω                  -         -           35       mV
IROS     LVDS Output Short Circuit Current        RLxn+/-=0V             -24         -            -       mA
                                                  PDN=L,
                                                  RLxn+/-=0V / LAVDH
IROZ     LVDS Output TRI-STATE Current            x=A~F,CLK, n=0, 1        -         -          ±10       uA
                             Table 12. THCV216 CML & LVDS DC Specifications
Copyright(C)2016 THine Electronics, Inc.                                                    THine Electronics, Inc.
                                                            14/25                                       Security E


THCV215-216_Rev.2.70_E
Supply Currents
   Symbol                 Parameter                      Conditions          Min.           Typ.   Max.       Units
                                                  COL[1:0]=H,H
          Supply Current for 1.8V Power Supply    PRE[1:0]=H,L
 ITCCW    (Worst Case Pattern)                    SDSEL=H                     -               -    210         mA
                                                  COL[1:0]=H,H
          Supply Current for 3.3V Power Supply    PRE[1:0]=H,L
 ITCCW33 (Worst Case Pattern)                     SDSEL=H                     -               -     90         mA
                                                  PDN=L
                                                  All Inputs
 ITCCS    Power Down Supply Current                 =Fixed L or H             -               -    200         uA
                                       Table 13. THCV215 Supply Currents
   Symbol                 Parameter                      Conditions          Min.           Typ.   Max.       Units
                                                  COL[1:0]=H,H
          Supply Current for 1.8V Power Supply    SDSEL=H
IRCCW     (Worst Case Pattern)                    RS=H                        -                -   160         mA
                                                  COL[1:0]=H,H
          Supply Current for 3.3V Power Supply    SDSEL=H
IRCCW33 (Worst Case Pattern)                      RS=H                        -                -   190         mA
                                                  PDN=L
                                                  All Inputs
IRCCS     Power Down Supply Current                 =Fixed L or H             -                -   200         uA
                                       Table 14. THCV216 Supply Currents
               Vdiff = (TLCLKn +) - (TLCLKn-)                         Vdiff=0V
                   n=0,1                                                          tTCIP
                         previous cycle         current cycle                       next cycle
                 TLAn +/-
                 TLBn +/-
                 TLCn +/-                   H                                   H
                 TLDn +/-
                 TLEn +/-
                 TLFn +/-
                                        Data Enable       Control bit
                                            Figure 9. Worst Case Pattern
Copyright(C)2016 THine Electronics, Inc.                                                         THine Electronics, Inc.
                                                              15/25                                          Security E


THCV215-216_Rev.2.70_E
Switching Characteristics
   Symbol                  Parameter                     Conditions               Min.               Typ.             Max.        Units
 tDEH     DE=High Duration                                                       2tTCIP                -                 -         sec
 tDEL     DE=Low Duration                                                        2tTCIP                -                 -         sec
                                                Table 15. DE requirement
  Symbol                   Parameter                     Conditions                Min.              Typ.             Max.         Units
                                                    COL[1:0]=L,L | L,H              10                 -                50          ns
                                                    COL[1:0]=H,L                  11.76                -                50          ns
tTCIP     TLCLK Period                              COL[1:0]=H,H                   13.3                -                50          ns
tTCIH     LVDS Differential Clock High Time                                    2×tTCIP/7               -           5×tTCIP/7        ns
tTCIL     LVDS Differential Clock Low Time                                     2×tTCIP/7               -           5×tTCIP/7        ns
                                                    tTCIP=75MHz                   -440                 -               440          ps
                                                    tTCIP=85MHz                   -390                 -               390          ps
tSK       LVDS Receiver Skew Margin                 tTCIP=100MHz                  -330                 -               330          ps
tTIP1     LVDS Input Data Position0                                                -tSK                0              +tSK          ns
tTIP0     LVDS Input Data Position1                                           tTCIP/7-tSK          tTCIP/7        tTCIP/7+tSK       ns
tTIP6     LVDS Input Data Position2                                        2×tTCIP/7-tSK        2×tTCIP/7       2×tTCIP/7+tSK       ns
tTIP5     LVDS Input Data Position3                                        3×tTCIP/7-tSK        3×tTCIP/7       3×tTCIP/7+tSK       ns
tTIP4     LVDS Input Data Position4                                        4×tTCIP/7-tSK        4×tTCIP/7       4×tTCIP/7+tSK       ns
tTIP3     LVDS Input Data Position5                                        5×tTCIP/7-tSK        5×tTCIP/7       5×tTCIP/7+tSK       ns
tTIP2     LVDS Input Data Position6                                        6×tTCIP/7-tSK        6×tTCIP/7       6×tTCIP/7+tSK       ns
tTISK     Lane0/1 LVDS Input Clock Skew                                       -0.3×tTCIP               -           0.3×tTCIP        ns
tTRF      CML Output Rise and Fall Time(20%-80%)                                    50                 -               150          ps
tTOSK     CML Lane0/1 Output Inter Pair Skew                                         -2                -                 2          UI
                                                                           (56/(5×n)+6.1)                       (56/(5×n)+6.1)
tTCD      Input Clock to Output Data Delay                                  ×tTCIP-5 (1)               -         ×tTCIP+5 (1)       ns
tTPD      Power On to PDN High Delay                                                 0                 -                 -          ns
tTPLL0    PDN High to CML Output Delay                                                -                -                10          ms
tTPLL1    PDN Low to CML Output High Fix Delay                                        -                -                20          ns
          LOCKN High to Training Pattern Output
tTNP0     Delay                                                                       -                -                10          ms
          LOCKN Low to Data Pattern Output
tTNP1     Delay                                                                       -                -                10          ms
                                                                    (1) n =3, 4, and 5 for 6/8bit, 10bit, and 12bit mode, respectively.
                                    Table 16. THCV215 Switching Characteristics
  Symbol                   Parameter                     Conditions                Min.              Typ.             Max.         Units
                                                    COL[1:0]=L,L | L,H             333            tTCIP/30            1667          ps
                                                    COL[1:0]=H,L                   294            tTCIP/40            1250          ps
tRBIT     Unit Interval                             COL[1:0]=H,H                   266            tTCIP/50            1000          ps
tRISK     CML Lane0/1 Input Inter Pair Skew Margin                                    -                -               15           UI
tRLVT     LVDS Differential Output Transition Time                                    -               0.6              1.5          ns
tROP1     LVDS Output Data Position0                                              -0.25                0              0.25          ns
tROP0     LVDS Output Data Position1                                         tTCIP/7-0.25          tTCIP/7       tTCIP/7+0.25       ns
tROP6     LVDS Output Data Position2                                       2×tTCIP/7-0.25       2×tTCIP/7      2×tTCIP/7+0.25       ns
tROP5     LVDS Output Data Position3                                       3×tTCIP/7-0.25       3×tTCIP/7      3×tTCIP/7+0.25       ns
tROP4     LVDS Output Data Position4                                       4×tTCIP/7-0.25       4×tTCIP/7      4×tTCIP/7+0.25       ns
tROP3     LVDS Output Data Position5                                       5×tTCIP/7-0.25       5×tTCIP/7      5×tTCIP/7+0.25       ns
tROP2     LVDS Output Data Position6                                       6×tTCIP/7-0.25       6×tTCIP/7      6×tTCIP/7+0.25       ns
tROSK     Lane0/1 LVDS Output Clock Skew                                              -                -               50           ps
                                                                             (178+68×n)                           (178+68×n)
tRDC      Input Data to Output Clock Delay                                  ×tRBIT-5 (1)               -         ×tRBIT+5 (1)       ns
tRPD      Power On to PDN High Delay                                                 0                 -                 -          ns
tRHPD0    PDN High to HTPDN Low Delay                                                 -                -                1           us
tRHPD1    PDN Low to HTPDN High Delay                                                 -                -                1           us
          Training Pattern Input to LOCKN Low
tRPLL0     Delay                                                                      -                -               10           ms
tRPLL1    PDN Low to LOCKN High Delay                                                 -                -               10           us
tRLCK0    LOCKN Low to LVDS Output Delay                                              -                -                1           ms
tRLCK1    LOCKN High to LVDS High-Z Delay                                             -                -                0           ns
                                                                    (1) n =3, 4, and 5 for 6/8bit, 10bit, and 12bit mode, respectively.
                                    Table 17. THCV216 Switching Characteristics
Copyright(C)2016 THine Electronics, Inc.                                                                          THine Electronics, Inc.
                                                              16/25                                                             Security E


THCV215-216_Rev.2.70_E
AC Timing Diagrams and Test Circuits
THCV215 LVDS Input Switching Characteristics
                  Vdiff = (TLCLKn +) - (TLCLKn-)                             Vdiff=0V
                           x=A,B,C,D,E,F                                                   tTCIP
                           n=0,1
                  Vdiff = (TLxn +) - (TLxn-)  TLxn6 TLxn5  TLxn4 TLxn3 TLxn2  TLxn1  TLxn0 TLxn6 TLxn5 TLxn4 TLxn3 TLxn2 TLxn1
                                                          tTIP1
                                                          tTIP0
                                                          tTIP6
                                                          tTIP5
                                                          tTIP4
                                                          tTIP3
                                                          tTIP2
                                                                                    tTCIH                 tTCIL
                  Vdiff = (TLCLK0 +) - (TLCLK0-)                             Vdiff=0V
                  Vdiff = (TLCLK1 +) - (TLCLK1-)                              Vdiff=0V
                                                                        tTISK
                    Figure 10. THCV215 LVDS Input Switching Timing Diagrams
Copyright(C)2016 THine Electronics, Inc.                                                                                       THine Electronics, Inc.
                                                                  17/25                                                                    Security E


THCV215-216_Rev.2.70_E
THCV216 LVDS Output Switching Characteristics
                                                              tROP2
                                                              tROP3
                                                              tROP4
                                                              tROP5
                                                              tROP6
                                                              tROP0
                                                              tROP1
                Vdiff = (RLxn +) - (RLxn-)      RLxn6   RLxn5   RLxn4  RLxn3  RLxn2  RLxn1 RLxn0 RLxn6  RLxn5 RLxn4 RLxn3 RLxn2 RLxn1
                Vdiff = (RLCLKn +) - (RLCLKn-)                                      Vdiff=0V
                         x=A,B,C,D,E,F
                         n=0,1
                                                                                                    tTCIP
                Vdiff = (RLCLK0 +) - (RLCLK0-)                                      Vdiff=0V
                Vdiff = (RLCLK1 +) - (RLCLK1-)                                       Vdiff=0V
                                                                             tROSK
                    Figure 11. THCV216 LVDS Output Switching Timing Diagrams
                                     RLxn+               5pF           RL=100Ω
                                      RLxn-
                                x=A,B,C,D,E,F
                                n=0,1
                                                                      80%
                       Vdiff = (RLxn +) - (RLxn-)
                                                                 20%
                                                      tRLVT                                           tRLVT
           Figure 12. THCV216 LVDS Output Switching Timing Diagram and Test Circuit.
Copyright(C)2016 THine Electronics, Inc.                                                                                         THine Electronics, Inc.
                                                                        18/25                                                                Security E


THCV215-216_Rev.2.70_E
THCV215 CML Output Switching Characteristics
                                                     75～200nF   50Ω
                                     TXn+
                                     TXn-
                                                     75～200nF   50Ω
                                               < 5mm
                          n=0,1
                                                       80%
                  Vdiff = (TXn +) - (TXn-)
                                                     20%
                                                tTRF                       tTRF
                           Vdiff = (TX0 +) - (TX0-)                 Vdiff=0V
                                                                     tTOSK
                           Vdiff = (TX1 +) - (TX1-)                   Vdiff=0V
           Figure 13. THCV215 CML Output Switching Timing Diagrams and Test Circuit
THCV216 CML Input Switching Characteristics
                          Vdiff = (RX0 +) - (RX0-)                  Vdiff=0V
                                                                      tRISK
                          Vdiff = (RX1 +) - (RX1-)                     Vdiff=0V
                             Figure 14. THCV216 CML Input Timing Diagrams
Copyright(C)2016 THine Electronics, Inc.                                        THine Electronics, Inc.
                                                          19/25                             Security E


THCV215-216_Rev.2.70_E
DE period requirement
  Vdiff = (TLCLK0+) – (TLCLK0-)
                                        DE            DE               DE              DE                DE         DE
   Vdiff = (TLC0+) – (TLC0-)
                                                                  tDEH                            tDEL
                                             Figure 15. DE period requirement
Latency Characteristics
                  Vdiff = (TLCLK0 +) - (TLCLK0-)                        Vdiff=0V
                                                                               tTCD
                        Vdiff = (TX0 +) - (TX0-)
                                                                                           pixel 1st bit
                                                   pixel 1st bit
                        Vdiff = (RX0 +) - (RX0-)
                                                                   tRDC
                  Vdiff = (RLCLK0 +) - (RLCLK0-)                                  Vdiff=0V
                                     Figure 16. THCV215 and THCV216 Latency
Copyright(C)2016 THine Electronics, Inc.                                                                    THine Electronics, Inc.
                                                                 20/25                                                  Security E


THCV215-216_Rev.2.70_E
Lock and Unlock Sequence
                                                                                                      VDD18 : 1.8V power supply
                                                                                                      VDD33 : 3.3V power supply
             VDD18        1.5V         Power On
             VDD33
            TLCLKn                                              LVDS Clock Pattern
              TLxn+/-                                           LVDS Data Pattern
             HTPDN         Low-level
                                 tTPD
              PDN
             LOCKN
                                           tTPLL0             tTNP1               tTNP0                            tTPLL1
               TXn                                CDR Training ALN Training   Normal     CDR Training       Normal
                                  Fix to VDD18      pattern      Pattern      pattern      pattern          pattern
            x=A,B,C,D,E,F
                n=0,1
                                  Figure 17. THCV215 Lock/Unlock Sequence
                                                                                                      VDD18 : 1.8V power supply
                                                                                                      VDD33 : 3.3V power supply
             VDD18        1.5V         Power On
             VDD33
                                 tRPD
              PDN
                                         tRHPD0                                                           tRHPD1
            HTPDN
              RXn                                   CDR Training ALN Training             Normal
                                                      Pattern      Pattern                pattern
                                                   tRPLL0                                                 tRPLL1
            LOCKN
                                                                     tRLCK0                                      tRLCK1
                                 High-Z
              RLCLK                                                                      LVDS Clock Pattern
                                 High-Z
              RLx                                                                       LVDS Data Pattern
            x=A,B,C,D,E,F
                n=0,1
                                  Figure 18. THCV216 Lock/Unlock Sequence
tTPD and tRPD minimum is 0sec; therefore, PDN can be applied at the same time as VDD18 and VDD33.
tTPLL0 is the time from “both PDN=High and HTPDN=Low“ moment to Training pattern ignition.
HTPDN could transit from High to Low under PDN=High condition at THCV215, which is different from what
Figure 17 indicates but is natural situation.
Copyright(C)2016 THine Electronics, Inc.                                                                          THine Electronics, Inc.
                                                                  21/25                                                         Security E


THCV215-216_Rev.2.70_E
Note
1)HTPDN/LOCKN connection between high VDD V-by-One® HS transmitter and THCV216
 When using THCV216 with high VDD V-by-One® HS transmitter, user have to take care of HTPDN/LOCKN
connection because THCV216 HTPDN/LOCKN output pins absolute maximum ratings are VDL+0.3V;
therefore high VDD pull-up at transmitter side can cause violation of usage. Users are supposed to connect
those HTPDN/LOCKN line between two devices with appropriate level-shifter configuration.
                            V-by-One®HS Tx side PCB                         V-by-One®HS Rx side PCB
                                                                         1.8V
                                                    3.3V                                       THCV216
                                                       10kΩ         G       10kΩ
                                                                   D S                  HTPDN
                                                                  MOSFET
                                                                 (Vth<1.2V)
                      V-by-One®HS Transmitter
                                                                         1.8V
                      (Ex. THCV217,THCV233)
                                                    3.3V                                          1.8V Tolerant
                                                                                                    Transistor
                                                       10kΩ         G       10kΩ
                                                                   D S                  LOCKN
                                                                  MOSFET
                                                                 (Vth<1.2V)
2)LVDS input pin connection
 When LVDS line is not drove from the previous device, the line is pulled up to 3.3V internally in
THCV215.This can cause violation of absolute maximum ratings to the previous LVDS Tx device whose
operating condition is lower voltage power supply than 3.3V. This phenomenon may happen at power on phase
of the whole system including THCV215. One solution for this problem is PD=L control during no LVDS input
period because pull-up resistors are cut off at power down state.
                     LVDS Tx side PCB                                     LVDS Rx side PCB
                                      Low VDD                                  LAVDH
                                                                                                 THCV215
                                        LVDS Tx
                                           or
                                        LVDS Tx
                                       integrated
                                         device
                                                                                          LVDS input buffer
                                                                                 Internal circuit of THCV215
3)Power On Sequence
 Don’t input TCLK#+/- before power supply to THCV215 is on in order to keep absolute maximum ratings.
4)Unused LVDS input pins
 First, select appropriate color depth with COL0,COL1 pins. If there are inevitably remained LVDS no input
pins which are originally active, tie them to GND.
 Second, avoid the situation that LVDS input pins in use are open. You can use PDN=L control during no
LVDS input period to cut off pulled-up resistors.
5)Cable Connection and Disconnection
 Don’t connect and disconnect CML and LVDS cables, when the power is supplied to the system.
6)GND Connection
 Connect the each GND of the PCB which Transmitter, Receiver and THCV215 on it. It is better for EMI
reduction to place GND cable as close to LVDS cable as possible.
Copyright(C)2016 THine Electronics, Inc.                                                                        THine Electronics, Inc.
                                                            22/25                                                           Security E


THCV215-216_Rev.2.70_E
7)Multi Drop Connection
 Multi drop connection is not recommended.
                                                           RLCLK0,1-
                                           THCV216         RLCLK0,1+             LVDS Rx
                                                                                 LVDS Rx
8)Multiple counterpart use
 Multiple counterpart use such as following system is not recommended.
 p.15 tTISK spec should be kept.
                                            CLK                            TLCLK0-
                                            DATA          LVDS Tx          TLCLK0+
                                    IC                                                      THCV215
                                             CLK                           TLCLK1-
                                            DATA          LVDS Tx          TLCLK1+
Asynchronous use such as following system is not recommended.
                                                     RLCLK0-                            CLK
                                                     RLCLK0+          LVDS Rx          DATA
                                   THCV216                                                           IC
                                                     RLCLK1-
                                                                                       DATA
                                                     RLCLK1+          LVDS Rx
9)Multiple device connection
HTPDN and LOCKN signals are supposed to be connected proper for their purpose like the following figure.
HTPDN should be from just one Rx to multiple Tx because its purpose is only ignition of all Tx.
LOCKN should be connected so as to indicate that all Rx CDR become ready to receive normal operation data.
LOCKN of Tx side can be simply split to multiple Tx.
There can be other applicable circuits like ‘OR gate of LOCKN’, ‘npn transistor with resistors as inverter’, etc.
Also possible time difference of internal processing time (p.15 THCV215 tTCD and THCV216 tRDC) on
multiple data stream must be accommodated and compensated by the following destination device connected to
multiple THCV216, which may have internal FIFO.
                                       THCV215                                            THCV216
                             clkin.1                                                                  clkout.1
                                        HTPDN                                              HTPDN                 FIFO
                                        LOCKN                                              LOCKN
                                                                                            PDN
                     Source                                                                                    Destination
                                  Ex. synchronized                                   Time diff. comes up
                     Device                                                                                     Device
                                       THCV215                                            THCV216
                                        HTPDN                                              HTPDN
                                                                                                                 FIFO
                             clkin.2    LOCKN                                              LOCKN      clkout.2
                                                                                            PDN
                            Internal processing time tTCD
                                                                               Internal processing time tRDC
Copyright(C)2016 THine Electronics, Inc.                                                                                   THine Electronics, Inc.
                                                                  23/25                                                                Security E


THCV215-216_Rev.2.70_E
Package
64 Lead Molded Thin Shrink Small Outline Package, JEDEC
        64
                                                                                 8.10 ± 0.20   6.10 ± 0.10
         1
                               17. 00 ± 0.10
                         0. 50 NOM
                                                   0.10
                 0.17~0.27
                                               1. 20 MAX
                                               0. 90 ± 0.10
                                                                  0. 25 NOM
                                                    0°~8°
                                           0. 10 ± 0.05           0. 60 ± 0.15
                                                                  1. 00 NOM
                                                Detail of Lead End
                                                                                                             Unit:mm
                        Figure 19. 64 pin TSSOP package physical dimension
Copyright(C)2016 THine Electronics, Inc.                                                       THine Electronics, Inc.
                                                          24/25                                            Security E


THCV215-216_Rev.2.70_E
Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to
     the customer's design. We are not responsible for possible errors and omissions in this material. Please note if
     errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copyright, know-how or other proprietary. Copying or disclosing to third parties
     the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will
     be exempted from the responsibility unless it directly relates to the production process or functions of the
     product.
5. Product Application
     5.1 Application of this product is intended for and limited to the following applications: audio-video
     device, office automation device, communication device, consumer electronics, smartphone, feature
     phone, and amusement machine device. This product must not be used for applications that require
     extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear
     power control device, combustion chamber device, medical device related to critical care, or any kind of
     safety device.
     5.2 This product is not intended to be used as an automotive part, unless the product is specified as a
     product conforming to the demands and specifications of ISO/TS16949 ("the Specified Product") in this
     data sheet. THine Electronics, Inc. (“THine”) accepts no liability whatsoever for any product other than
     the Specified Product for it not conforming to the aforementioned demands and specifications.
     5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent
     that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain
     small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have
     sufficiently redundant or error preventive design applied to the use of the product so as not to have our
     product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary
     to support warranty for performance of this product. Except where mandated by applicable law or
     deemed necessary by THine based on the user’s request, testing of all functions and performance of the
     product is not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
     goods under the Foreign Exchange and Foreign Trade Control Law.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or
     malfunction, if pins of the product are shorted by such as foreign substance. The damageｓ may cause a
     smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection
     devices, such as fuses.
THine Electronics, Inc.
sales@thine.co.jp
http://www.thine.co.jp/
Copyright(C)2016 THine Electronics, Inc.                                                      THine Electronics, Inc.
                                                         25/25                                             Security E


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THCV215-B
