module clock_counter(input clk, reset_n, enable, output reg[WIDTH-1:0] result);

	parameter WIDTH=4;
	//2's power of 26 is 67,108,864.
	// that is 1 second (22Ì‚6/50e6 = 1.34), if count is using CLOCK_50

	always@(posedge clk, negedge reset_n)
	
	if(!reset_n)begin
		result<=30'b0;
		
	end else if(enable)begin
		result<=result+1'b1;
		
	end
endmodule