.model mux_4bit
.inputs A[0] A[1] A[2] A[3] S[0] S[1] S[2]
.outputs O
.truthtable
0000000 0
0000001 1
0000010 0
0000011 1
0000100 0
0000101 1
0000110 0
0000111 1
0001000 0
0001001 1
0001010 0
0001011 1
0001100 0
0001101 1
0001110 0
0001111 1
0010000 0
0010001 0
0010010 1
0010011 1
0010100 0
0010101 0
0010110 1
0010111 1
0011000 0
0011001 0
0011010 1
0011011 1
0011100 0
0011101 0
0011110 1
0011111 1
0100000 0
0100001 0
0100010 0
0100011 0
0100100 1
0100101 1
0100110 1
0100111 1
0101000 0
0101001 0
0101010 0
0101011 0
0101100 1
0101101 1
0101110 1
0101111 1
0110000 0
0110001 0
0110010 0
0110011 0
0110100 0
0110101 0
0110110 0
0110111 0
0111000 1
0111001 1
0111010 1
0111011 1
0111100 1
0111101 1
0111110 1
0111111 1
1000000 0
1000001 0
1000010 0
1000011 0
1000100 0
1000101 0
1000110 0
1000111 0
1001000 0
1001001 0
1001010 0
1001011 0
1001100 0
1001101 0
1001110 0
1001111 0
1010000 0
1010001 0
1010010 0
1010011 0
1010100 0
1010101 0
1010110 0
1010111 0
1011000 0
1011001 0
1011010 0
1011011 0
1011100 0
1011101 0
1011110 0
1011111 0
1100000 0
1100001 0
1100010 0
1100011 0
1100100 0
1100101 0
1100110 0
1100111 0
1101000 0
1101001 0
1101010 0
1101011 0
1101100 0
1101101 0
1101110 0
1101111 0
1110000 0
1110001 0
1110010 0
1110011 0
1110100 0
1110101 0
1110110 0
1110111 0
1111000 0
1111001 0
1111010 0
1111011 0
1111100 0
1111101 0
1111110 0
1111111 0
.end
