Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 24 11:23:27 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 23:18:25 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 23:12:24 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 23:12:24 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 131) to (Rev. 132)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 21:02:53 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_led_driver_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_led_driver_0_0 (xilinx.com:module_ref:led_driver:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 21:02:52 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_iobuf_xil_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_iobuf_xil_0_0 (xilinx.com:module_ref:iobuf_xil:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 21:02:52 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_data_processor_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_data_processor_0_0 (xilinx.com:module_ref:data_processor:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 21:02:52 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 81) to (Rev. 82)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 15:39:02 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 81)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 13:38:58 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 80) to (Rev. 81)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 11:14:45 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 79) to (Rev. 80)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 11:04:45 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 78) to (Rev. 79)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 10:50:53 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 10:46:16 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 77) to (Rev. 78)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 10:46:16 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 130) to (Rev. 131)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 10:43:58 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 10:42:36 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 29)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 10:42:36 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 130)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 09:51:38 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 76) to (Rev. 77)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 09:45:46 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 75) to (Rev. 76)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 08:50:14 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 74) to (Rev. 75)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 01:07:27 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 28) to (Rev. 29)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 00:57:25 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 27) to (Rev. 28)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May 12 00:06:26 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 23:51:31 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 23:44:30 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 23:02:29 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 74)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 23:01:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 23:01:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 73) to (Rev. 74)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 22:55:51 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 11:05:55 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 10 15:26:01 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 10 14:48:44 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 10 14:43:09 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 10 14:30:43 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 10 14:24:18 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 72) to (Rev. 73)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May 10 14:18:46 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May  6 21:21:12 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 28) to (Rev. 29)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May  6 13:48:18 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 27) to (Rev. 28)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May  6 13:27:17 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May  6 11:23:59 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 26) to (Rev. 27)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.


-Upgrade has added port 'irq_full'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May  6 11:09:17 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 71) to (Rev. 72)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.


-Upgrade has added port 'irq_full'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May  5 20:24:51 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 71)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May  5 14:29:57 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 129) to (Rev. 130)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May  5 13:45:57 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 129)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May  5 13:28:40 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 129)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu May  5 11:21:44 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 129)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 26 12:14:32 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 70) to (Rev. 71)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 26 12:13:25 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 26 12:12:04 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Apr 25 20:51:22 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 127) to (Rev. 128)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Apr 25 20:46:29 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 22 01:23:55 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 70)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 22 01:20:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 69) to (Rev. 70)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 22 01:19:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 22 01:19:19 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 69)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 22 01:19:19 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 127)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 17:03:44 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 68) to (Rev. 69)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 17:01:59 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 16:58:57 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 16:56:32 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 22)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 16:56:32 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 68)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 13:41:28 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 20) to (Rev. 22)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.


-Upgrade has added port 'bram0_even_addr_a'

-Upgrade has added port 'bram0_even_addr_b'

-Upgrade has added port 'bram0_even_data_a'

-Upgrade has added port 'bram0_even_en_a'

-Upgrade has added port 'bram0_even_en_b'

-Upgrade has added port 'bram0_even_rdata_b'

-Upgrade has added port 'bram0_even_we_a'

-Upgrade has added port 'bram0_odd_addr_a'

-Upgrade has added port 'bram0_odd_addr_b'

-Upgrade has added port 'bram0_odd_data_a'

-Upgrade has added port 'bram0_odd_en_a'

-Upgrade has added port 'bram0_odd_en_b'

-Upgrade has added port 'bram0_odd_rdata_b'

-Upgrade has added port 'bram0_odd_we_a'

-Upgrade has added port 'bram1_even_addr_a'

-Upgrade has added port 'bram1_even_addr_b'

-Upgrade has added port 'bram1_even_data_a'

-Upgrade has added port 'bram1_even_en_a'

-Upgrade has added port 'bram1_even_en_b'

-Upgrade has added port 'bram1_even_rdata_b'

-Upgrade has added port 'bram1_even_we_a'

-Upgrade has added port 'bram1_odd_addr_a'

-Upgrade has added port 'bram1_odd_addr_b'

-Upgrade has added port 'bram1_odd_data_a'

-Upgrade has added port 'bram1_odd_en_a'

-Upgrade has added port 'bram1_odd_en_b'

-Upgrade has added port 'bram1_odd_rdata_b'

-Upgrade has added port 'bram1_odd_we_a'

-Upgrade has added port 'bram2_even_addr_a'

-Upgrade has added port 'bram2_even_addr_b'

-Upgrade has added port 'bram2_even_data_a'

-Upgrade has added port 'bram2_even_en_a'

-Upgrade has added port 'bram2_even_en_b'

-Upgrade has added port 'bram2_even_rdata_b'

-Upgrade has added port 'bram2_even_we_a'

-Upgrade has added port 'bram2_odd_addr_a'

-Upgrade has added port 'bram2_odd_addr_b'

-Upgrade has added port 'bram2_odd_data_a'

-Upgrade has added port 'bram2_odd_en_a'

-Upgrade has added port 'bram2_odd_en_b'

-Upgrade has added port 'bram2_odd_rdata_b'

-Upgrade has added port 'bram2_odd_we_a'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr 20 13:41:27 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 68)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 23:39:00 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 67) to (Rev. 68)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 19:50:36 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 66) to (Rev. 67)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 17:41:40 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 65) to (Rev. 66)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.


-Upgrade has added port 'bram0_even_addr_a'

-Upgrade has added port 'bram0_even_addr_b'

-Upgrade has added port 'bram0_even_data_a'

-Upgrade has added port 'bram0_even_en_a'

-Upgrade has added port 'bram0_even_en_b'

-Upgrade has added port 'bram0_even_rdata_b'

-Upgrade has added port 'bram0_even_we_a'

-Upgrade has added port 'bram0_odd_addr_a'

-Upgrade has added port 'bram0_odd_addr_b'

-Upgrade has added port 'bram0_odd_data_a'

-Upgrade has added port 'bram0_odd_en_a'

-Upgrade has added port 'bram0_odd_en_b'

-Upgrade has added port 'bram0_odd_rdata_b'

-Upgrade has added port 'bram0_odd_we_a'

-Upgrade has added port 'bram1_even_addr_a'

-Upgrade has added port 'bram1_even_addr_b'

-Upgrade has added port 'bram1_even_data_a'

-Upgrade has added port 'bram1_even_en_a'

-Upgrade has added port 'bram1_even_en_b'

-Upgrade has added port 'bram1_even_rdata_b'

-Upgrade has added port 'bram1_even_we_a'

-Upgrade has added port 'bram1_odd_addr_a'

-Upgrade has added port 'bram1_odd_addr_b'

-Upgrade has added port 'bram1_odd_data_a'

-Upgrade has added port 'bram1_odd_en_a'

-Upgrade has added port 'bram1_odd_en_b'

-Upgrade has added port 'bram1_odd_rdata_b'

-Upgrade has added port 'bram1_odd_we_a'

-Upgrade has added port 'bram2_even_addr_a'

-Upgrade has added port 'bram2_even_addr_b'

-Upgrade has added port 'bram2_even_data_a'

-Upgrade has added port 'bram2_even_en_a'

-Upgrade has added port 'bram2_even_en_b'

-Upgrade has added port 'bram2_even_rdata_b'

-Upgrade has added port 'bram2_even_we_a'

-Upgrade has added port 'bram2_odd_addr_a'

-Upgrade has added port 'bram2_odd_addr_b'

-Upgrade has added port 'bram2_odd_data_a'

-Upgrade has added port 'bram2_odd_en_a'

-Upgrade has added port 'bram2_odd_en_b'

-Upgrade has added port 'bram2_odd_rdata_b'

-Upgrade has added port 'bram2_odd_we_a'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 17:29:36 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 65)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 15:59:22 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 63) to (Rev. 65)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 15:51:47 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 63)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 15:09:54 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 62) to (Rev. 63)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 14:47:44 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 62)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 13:52:24 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 61) to (Rev. 62)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 19 13:47:23 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Apr 18 23:47:04 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Apr 18 19:34:35 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 18) to (Rev. 19)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_SPI_ip_0_0'. These changes may impact your design.


-Upgrade has removed port 'SPI_D'

-Upgrade has added port 'spi_in'

-Upgrade has added port 'spi_oen'

-Upgrade has added port 'spi_out'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Apr 17 22:32:23 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 60) to (Rev. 61)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Apr 17 22:31:17 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 21:58:25 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 18:36:29 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 18:22:40 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 59) to (Rev. 60)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 18:17:54 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the conversion of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0 (Rev. 59)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 17:56:38 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 58) to (Rev. 59)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 17:53:28 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 126) to (Rev. 127)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 48 differs from original width 16

-Upgraded port 'm00_axis_tstrb' width 6 differs from original width 2


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '48' to '16' has been ignored for IP 'design_2_BiDirChannels_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:BiDirChannels:1.0 -user_name design_2_BiDirChannels_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {16} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {48} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_BiDirChannels_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.M00_AXIS.FREQ_HZ {50000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.MCK_N.ASSOCIATED_BUSIF {} \
  CONFIG.MCK_N.ASSOCIATED_PORT {} \
  CONFIG.MCK_N.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.MCK_N.CLK_DOMAIN {design_2_BiDirChannels_0_0_MCK_N} \
  CONFIG.MCK_N.FREQ_HZ {50000000} \
  CONFIG.MCK_N.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MCK_N.INSERT_VIP {0} \
  CONFIG.MCK_N.PHASE {0.0} \
  CONFIG.MCK_P.ASSOCIATED_BUSIF {} \
  CONFIG.MCK_P.ASSOCIATED_PORT {} \
  CONFIG.MCK_P.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.MCK_P.CLK_DOMAIN {design_2_BiDirChannels_0_0_MCK_P} \
  CONFIG.MCK_P.FREQ_HZ {50000000} \
  CONFIG.MCK_P.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MCK_P.INSERT_VIP {0} \
  CONFIG.MCK_P.PHASE {0.0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {6} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.SYNCK.ASSOCIATED_BUSIF {} \
  CONFIG.SYNCK.ASSOCIATED_PORT {} \
  CONFIG.SYNCK.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.SYNCK.CLK_DOMAIN {design_2_BiDirChannels_0_0_SYNCK} \
  CONFIG.SYNCK.FREQ_HZ {50000000} \
  CONFIG.SYNCK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.SYNCK.INSERT_VIP {0} \
  CONFIG.SYNCK.PHASE {0.0} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXI:S00_AXIS} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {rst_n} \
  CONFIG.clk.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.rst_n.INSERT_VIP {0} \
  CONFIG.rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.tx_rstn.INSERT_VIP {0} \
  CONFIG.tx_rstn.POLARITY {ACTIVE_LOW} \
  CONFIG.txclk.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.txclk.ASSOCIATED_PORT {} \
  CONFIG.txclk.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.txclk.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.txclk.FREQ_HZ {50000000} \
  CONFIG.txclk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.txclk.INSERT_VIP {0} \
  CONFIG.txclk.PHASE {0.0} " [get_ips design_2_BiDirChannels_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 17:46:08 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 57) to (Rev. 58)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_RxFIFO_0'.


-Upgrade has removed interface 'tx_rstn'

-Upgrade has removed interface 'txclk'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.


-Upgrade has removed port 'tx_rstn'

-Upgrade has removed port 'txclk'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 17:42:23 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 02:28:04 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 125) to (Rev. 126)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 02:08:43 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 124) to (Rev. 125)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 02:00:43 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 13) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_axis_stream_txfifo_0_2'.


-Upgrade has removed interface 'M01_AXIS'

-Upgrade has removed interface 'M02_AXIS'

-Upgrade has removed interface 'tx_rstn'

-Upgrade has removed interface 'txclk'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 48 differs from original width 16

-Upgraded port 'm00_axis_tstrb' width 6 differs from original width 2

-Upgrade has removed port 'm01_axis_tdata'

-Upgrade has removed port 'm01_axis_tlast'

-Upgrade has removed port 'm01_axis_tready'

-Upgrade has removed port 'm01_axis_tstrb'

-Upgrade has removed port 'm01_axis_tvalid'

-Upgrade has removed port 'm02_axis_tdata'

-Upgrade has removed port 'm02_axis_tlast'

-Upgrade has removed port 'm02_axis_tready'

-Upgrade has removed port 'm02_axis_tstrb'

-Upgrade has removed port 'm02_axis_tvalid'

-Upgrade has removed port 'tx_rstn'

-Upgrade has removed port 'txclk'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '48' to '16' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'

Parameter 'C_M01_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'design_2_axis_stream_txfifo_0_2', and cannot be set to '16'

Parameter 'C_M01_AXIS_START_COUNT' is no longer present on the upgraded IP 'design_2_axis_stream_txfifo_0_2', and cannot be set to '32'

Parameter 'C_M02_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'design_2_axis_stream_txfifo_0_2', and cannot be set to '16'

Parameter 'C_M02_AXIS_START_COUNT' is no longer present on the upgraded IP 'design_2_axis_stream_txfifo_0_2', and cannot be set to '32'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:axis_stream_txfifo:2.0 -user_name design_2_axis_stream_txfifo_0_2
set_property -dict "\
  CONFIG.ADDR_WIDTH {11} \
  CONFIG.C_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_M00_AXIS_START_COUNT {32} \
  CONFIG.C_M00_AXIS_TDATA_WIDTH {16} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_axis_stream_txfifo_0_2} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.M00_AXIS.FREQ_HZ {50000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXIS:S00_AXI} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {rstn} \
  CONFIG.clk.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.rstn.INSERT_VIP {0} \
  CONFIG.rstn.POLARITY {ACTIVE_LOW} " [get_ips design_2_axis_stream_txfifo_0_2]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 15 01:58:38 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 123) to (Rev. 124)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.


-Upgrade has removed interface 's01_axis'

-Upgrade has removed interface 's02_axis'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgraded port 's00_axis_tdata' width 48 differs from original width 16

-Upgraded port 's00_axis_tstrb' width 6 differs from original width 2

-Upgrade has removed port 's01_axis_tdata'

-Upgrade has removed port 's01_axis_tlast'

-Upgrade has removed port 's01_axis_tready'

-Upgrade has removed port 's01_axis_tstrb'

-Upgrade has removed port 's01_axis_tvalid'

-Upgrade has removed port 's02_axis_tdata'

-Upgrade has removed port 's02_axis_tlast'

-Upgrade has removed port 's02_axis_tready'

-Upgrade has removed port 's02_axis_tstrb'

-Upgrade has removed port 's02_axis_tvalid'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '48' to '16' has been ignored for IP 'design_2_BiDirChannels_0_0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:BiDirChannels:1.0 -user_name design_2_BiDirChannels_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {16} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_BiDirChannels_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.M00_AXIS.FREQ_HZ {50000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.MCK_N.ASSOCIATED_BUSIF {} \
  CONFIG.MCK_N.ASSOCIATED_PORT {} \
  CONFIG.MCK_N.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.MCK_N.CLK_DOMAIN {design_2_BiDirChannels_0_0_MCK_N} \
  CONFIG.MCK_N.FREQ_HZ {50000000} \
  CONFIG.MCK_N.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MCK_N.INSERT_VIP {0} \
  CONFIG.MCK_N.PHASE {0.0} \
  CONFIG.MCK_P.ASSOCIATED_BUSIF {} \
  CONFIG.MCK_P.ASSOCIATED_PORT {} \
  CONFIG.MCK_P.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.MCK_P.CLK_DOMAIN {design_2_BiDirChannels_0_0_MCK_P} \
  CONFIG.MCK_P.FREQ_HZ {50000000} \
  CONFIG.MCK_P.FREQ_TOLERANCE_HZ {0} \
  CONFIG.MCK_P.INSERT_VIP {0} \
  CONFIG.MCK_P.PHASE {0.0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.S00_AXIS.FREQ_HZ {50000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {2} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.SYNCK.ASSOCIATED_BUSIF {} \
  CONFIG.SYNCK.ASSOCIATED_PORT {} \
  CONFIG.SYNCK.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.SYNCK.CLK_DOMAIN {design_2_BiDirChannels_0_0_SYNCK} \
  CONFIG.SYNCK.FREQ_HZ {50000000} \
  CONFIG.SYNCK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.SYNCK.INSERT_VIP {0} \
  CONFIG.SYNCK.PHASE {0.0} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {rst_n} \
  CONFIG.clk.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.rst_n.INSERT_VIP {0} \
  CONFIG.rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.tx_rstn.INSERT_VIP {0} \
  CONFIG.tx_rstn.POLARITY {ACTIVE_LOW} \
  CONFIG.txclk.ASSOCIATED_BUSIF {S00_AXIS:M00_AXIS:s01_axis:s02_axis} \
  CONFIG.txclk.ASSOCIATED_PORT {} \
  CONFIG.txclk.ASSOCIATED_RESET {tx_rstn} \
  CONFIG.txclk.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.txclk.FREQ_HZ {50000000} \
  CONFIG.txclk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.txclk.INSERT_VIP {0} \
  CONFIG.txclk.PHASE {0.0} " [get_ips design_2_BiDirChannels_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 17:06:13 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 17:06:13 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 56) to (Rev. 57)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 01:12:21 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 01:12:21 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 01:12:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_2 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr 14 01:12:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 12 17:03:26 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 11 21:15:15 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 18:10:17 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 18:10:17 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 18:10:17 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_2 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr  7 18:10:17 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr  7 15:16:52 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 15) to (Rev. 18)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr  7 15:16:51 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 54) to (Rev. 56)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 17:03:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.


-Upgrade has added port 'txfifo_full'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 17:03:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 17:03:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 52) to (Rev. 54)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.


-Upgrade has added port 'rxfifo_full'







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 17:03:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 122) to (Rev. 123)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 16:42:43 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 16:42:43 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 16:42:42 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_2 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Apr  6 16:42:42 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.

