<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2806" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2806{left:169px;bottom:68px;letter-spacing:0.11px;}
#t2_2806{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2806{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2806{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2806{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_2806{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_2806{left:359px;bottom:740px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2806{left:69px;bottom:632px;letter-spacing:-0.13px;}
#t9_2806{left:69px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_2806{left:69px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tb_2806{left:69px;bottom:576px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_2806{left:69px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_2806{left:69px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_2806{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tf_2806{left:69px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_2806{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_2806{left:69px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ti_2806{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_2806{left:69px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_2806{left:69px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_2806{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_2806{left:69px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tn_2806{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_2806{left:69px;bottom:272px;letter-spacing:-0.13px;}
#tp_2806{left:69px;bottom:247px;letter-spacing:-0.12px;}
#tq_2806{left:69px;bottom:229px;letter-spacing:-0.12px;}
#tr_2806{left:69px;bottom:211px;letter-spacing:-0.11px;}
#ts_2806{left:69px;bottom:192px;letter-spacing:-0.11px;}
#tt_2806{left:69px;bottom:174px;letter-spacing:-0.12px;}
#tu_2806{left:69px;bottom:157px;letter-spacing:-0.11px;}
#tv_2806{left:69px;bottom:140px;letter-spacing:-0.12px;}
#tw_2806{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#tx_2806{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#ty_2806{left:323px;bottom:1043px;letter-spacing:-0.13px;}
#tz_2806{left:323px;bottom:1028px;letter-spacing:-0.09px;}
#t10_2806{left:366px;bottom:1043px;letter-spacing:-0.14px;}
#t11_2806{left:366px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t12_2806{left:366px;bottom:1013px;letter-spacing:-0.14px;}
#t13_2806{left:441px;bottom:1043px;letter-spacing:-0.12px;}
#t14_2806{left:441px;bottom:1028px;letter-spacing:-0.11px;}
#t15_2806{left:441px;bottom:1013px;letter-spacing:-0.12px;}
#t16_2806{left:528px;bottom:1043px;letter-spacing:-0.13px;}
#t17_2806{left:78px;bottom:993px;letter-spacing:-0.12px;}
#t18_2806{left:78px;bottom:976px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t19_2806{left:323px;bottom:993px;}
#t1a_2806{left:366px;bottom:993px;letter-spacing:-0.18px;}
#t1b_2806{left:441px;bottom:993px;letter-spacing:-0.15px;}
#t1c_2806{left:528px;bottom:993px;letter-spacing:-0.11px;}
#t1d_2806{left:528px;bottom:976px;letter-spacing:-0.11px;}
#t1e_2806{left:528px;bottom:959px;letter-spacing:-0.12px;}
#t1f_2806{left:78px;bottom:940px;letter-spacing:-0.12px;}
#t1g_2806{left:78px;bottom:923px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1h_2806{left:323px;bottom:940px;}
#t1i_2806{left:366px;bottom:940px;letter-spacing:-0.18px;}
#t1j_2806{left:441px;bottom:940px;letter-spacing:-0.15px;}
#t1k_2806{left:528px;bottom:940px;letter-spacing:-0.11px;}
#t1l_2806{left:528px;bottom:923px;letter-spacing:-0.11px;}
#t1m_2806{left:528px;bottom:906px;letter-spacing:-0.12px;}
#t1n_2806{left:78px;bottom:886px;letter-spacing:-0.12px;}
#t1o_2806{left:78px;bottom:869px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_2806{left:323px;bottom:886px;}
#t1q_2806{left:366px;bottom:886px;letter-spacing:-0.18px;}
#t1r_2806{left:441px;bottom:886px;letter-spacing:-0.15px;}
#t1s_2806{left:528px;bottom:886px;letter-spacing:-0.11px;}
#t1t_2806{left:528px;bottom:869px;letter-spacing:-0.11px;}
#t1u_2806{left:528px;bottom:852px;letter-spacing:-0.12px;}
#t1v_2806{left:78px;bottom:833px;letter-spacing:-0.12px;}
#t1w_2806{left:78px;bottom:816px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1x_2806{left:323px;bottom:833px;}
#t1y_2806{left:366px;bottom:833px;letter-spacing:-0.18px;}
#t1z_2806{left:441px;bottom:833px;letter-spacing:-0.15px;}
#t20_2806{left:528px;bottom:833px;letter-spacing:-0.11px;}
#t21_2806{left:528px;bottom:816px;letter-spacing:-0.11px;}
#t22_2806{left:528px;bottom:799px;letter-spacing:-0.12px;}
#t23_2806{left:82px;bottom:712px;letter-spacing:-0.14px;}
#t24_2806{left:159px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t25_2806{left:302px;bottom:712px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t26_2806{left:455px;bottom:712px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_2806{left:600px;bottom:712px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t28_2806{left:747px;bottom:712px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_2806{left:97px;bottom:687px;}
#t2a_2806{left:154px;bottom:687px;letter-spacing:-0.12px;}
#t2b_2806{left:266px;bottom:687px;letter-spacing:-0.11px;}
#t2c_2806{left:262px;bottom:671px;letter-spacing:-0.12px;}
#t2d_2806{left:476px;bottom:687px;letter-spacing:-0.16px;}
#t2e_2806{left:621px;bottom:687px;letter-spacing:-0.17px;}
#t2f_2806{left:768px;bottom:687px;letter-spacing:-0.16px;}

.s1_2806{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2806{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2806{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2806{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2806{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2806{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2806{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2806{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2806" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2806Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2806" style="-webkit-user-select: none;"><object width="935" height="1210" data="2806/2806.svg" type="image/svg+xml" id="pdf2806" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2806" class="t s1_2806">VGATHERPF0DPS/VGATHERPF0QPS/VGATHERPF0DPD/VGATHERPF0QPD—Sparse Prefetch Packed SP/DP Data Values With Signed </span>
<span id="t2_2806" class="t s2_2806">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2806" class="t s1_2806">8-12 </span><span id="t4_2806" class="t s1_2806">Vol. 2D </span>
<span id="t5_2806" class="t s3_2806">VGATHERPF0DPS/VGATHERPF0QPS/VGATHERPF0DPD/VGATHERPF0QPD—Sparse Prefetch </span>
<span id="t6_2806" class="t s3_2806">Packed SP/DP Data Values With Signed Dword, Signed Qword Indices Using T0 Hint </span>
<span id="t7_2806" class="t s4_2806">Instruction Operand Encoding </span>
<span id="t8_2806" class="t s5_2806">Description </span>
<span id="t9_2806" class="t s6_2806">The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The </span>
<span id="ta_2806" class="t s6_2806">elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only </span>
<span id="tb_2806" class="t s6_2806">be prefetched if their corresponding mask bit is one. </span>
<span id="tc_2806" class="t s6_2806">Lines prefetched are loaded into to a location in the cache hierarchy specified by a locality hint (T0): </span>
<span id="td_2806" class="t s6_2806">• T0 (temporal data)—prefetch data into the first level cache. </span>
<span id="te_2806" class="t s6_2806">[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruc- </span>
<span id="tf_2806" class="t s6_2806">tion will prefetch eight values. </span>
<span id="tg_2806" class="t s6_2806">[PD data] For dword and qword indices, the instruction will prefetch eight memory locations. </span>
<span id="th_2806" class="t s6_2806">Note that: </span>
<span id="ti_2806" class="t s6_2806">(1) The prefetches may happen in any order (or not at all). The instruction is a hint. </span>
<span id="tj_2806" class="t s6_2806">(2) The mask is left unchanged. </span>
<span id="tk_2806" class="t s6_2806">(3) Not valid with 16-bit effective addresses. Will deliver a #UD fault. </span>
<span id="tl_2806" class="t s6_2806">(4) No FP nor memory faults may be produced by this instruction. </span>
<span id="tm_2806" class="t s6_2806">(5) Prefetches do not handle cache line splits </span>
<span id="tn_2806" class="t s6_2806">(6) A #UD is signaled if the memory operand is encoded without the SIB byte. </span>
<span id="to_2806" class="t s5_2806">Operation </span>
<span id="tp_2806" class="t s7_2806">BASE_ADDR stands for the memory operand base address (a GPR); may not exist. </span>
<span id="tq_2806" class="t s7_2806">VINDEX stands for the memory operand vector of indices (a vector register). </span>
<span id="tr_2806" class="t s7_2806">SCALE stands for the memory operand scalar (1, 2, 4 or 8). </span>
<span id="ts_2806" class="t s7_2806">DISP is the optional 1, 2 or 4 byte displacement. </span>
<span id="tt_2806" class="t s7_2806">PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request </span>
<span id="tu_2806" class="t s7_2806">for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a </span>
<span id="tv_2806" class="t s7_2806">hint for the processor and may be skipped depending on implementation. </span>
<span id="tw_2806" class="t s8_2806">Opcode/ </span>
<span id="tx_2806" class="t s8_2806">Instruction </span>
<span id="ty_2806" class="t s8_2806">Op/ </span>
<span id="tz_2806" class="t s8_2806">En </span>
<span id="t10_2806" class="t s8_2806">64/32 </span>
<span id="t11_2806" class="t s8_2806">bit Mode </span>
<span id="t12_2806" class="t s8_2806">Support </span>
<span id="t13_2806" class="t s8_2806">CPUID </span>
<span id="t14_2806" class="t s8_2806">Feature </span>
<span id="t15_2806" class="t s8_2806">Flag </span>
<span id="t16_2806" class="t s8_2806">Description </span>
<span id="t17_2806" class="t s7_2806">EVEX.512.66.0F38.W0 C6 /1 /vsib </span>
<span id="t18_2806" class="t s7_2806">VGATHERPF0DPS vm32z {k1} </span>
<span id="t19_2806" class="t s7_2806">A </span><span id="t1a_2806" class="t s7_2806">V/V </span><span id="t1b_2806" class="t s7_2806">AVX512PF </span><span id="t1c_2806" class="t s7_2806">Using signed dword indices, prefetch sparse byte </span>
<span id="t1d_2806" class="t s7_2806">memory locations containing single-precision data </span>
<span id="t1e_2806" class="t s7_2806">using opmask k1 and T0 hint. </span>
<span id="t1f_2806" class="t s7_2806">EVEX.512.66.0F38.W0 C7 /1 /vsib </span>
<span id="t1g_2806" class="t s7_2806">VGATHERPF0QPS vm64z {k1} </span>
<span id="t1h_2806" class="t s7_2806">A </span><span id="t1i_2806" class="t s7_2806">V/V </span><span id="t1j_2806" class="t s7_2806">AVX512PF </span><span id="t1k_2806" class="t s7_2806">Using signed qword indices, prefetch sparse byte </span>
<span id="t1l_2806" class="t s7_2806">memory locations containing single-precision data </span>
<span id="t1m_2806" class="t s7_2806">using opmask k1 and T0 hint. </span>
<span id="t1n_2806" class="t s7_2806">EVEX.512.66.0F38.W1 C6 /1 /vsib </span>
<span id="t1o_2806" class="t s7_2806">VGATHERPF0DPD vm32y {k1} </span>
<span id="t1p_2806" class="t s7_2806">A </span><span id="t1q_2806" class="t s7_2806">V/V </span><span id="t1r_2806" class="t s7_2806">AVX512PF </span><span id="t1s_2806" class="t s7_2806">Using signed dword indices, prefetch sparse byte </span>
<span id="t1t_2806" class="t s7_2806">memory locations containing double precision data </span>
<span id="t1u_2806" class="t s7_2806">using opmask k1 and T0 hint. </span>
<span id="t1v_2806" class="t s7_2806">EVEX.512.66.0F38.W1 C7 /1 /vsib </span>
<span id="t1w_2806" class="t s7_2806">VGATHERPF0QPD vm64z {k1} </span>
<span id="t1x_2806" class="t s7_2806">A </span><span id="t1y_2806" class="t s7_2806">V/V </span><span id="t1z_2806" class="t s7_2806">AVX512PF </span><span id="t20_2806" class="t s7_2806">Using signed qword indices, prefetch sparse byte </span>
<span id="t21_2806" class="t s7_2806">memory locations containing double precision data </span>
<span id="t22_2806" class="t s7_2806">using opmask k1 and T0 hint. </span>
<span id="t23_2806" class="t s8_2806">Op/En </span><span id="t24_2806" class="t s8_2806">Tuple Type </span><span id="t25_2806" class="t s8_2806">Operand 1 </span><span id="t26_2806" class="t s8_2806">Operand 2 </span><span id="t27_2806" class="t s8_2806">Operand 3 </span><span id="t28_2806" class="t s8_2806">Operand 4 </span>
<span id="t29_2806" class="t s7_2806">A </span><span id="t2a_2806" class="t s7_2806">Tuple1 Scalar </span><span id="t2b_2806" class="t s7_2806">BaseReg (R): VSIB:base, </span>
<span id="t2c_2806" class="t s7_2806">VectorReg(R): VSIB:index </span>
<span id="t2d_2806" class="t s7_2806">N/A </span><span id="t2e_2806" class="t s7_2806">N/A </span><span id="t2f_2806" class="t s7_2806">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
