#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 16 13:14:07 2024
# Process ID: 25104
# Current directory: D:/Verilog/DigitalProject/DigitalProject.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: D:/Verilog/DigitalProject/DigitalProject.runs/synth_1/top_module.vds
# Journal file: D:/Verilog/DigitalProject/DigitalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 330.703 ; gain = 100.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
INFO: [Synth 8-638] synthesizing module 'keyboard_driver' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:127]
WARNING: [Synth 8-6014] Unused sequential element column_debounce_d_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:43]
WARNING: [Synth 8-6014] Unused sequential element cnt_scan_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:56]
WARNING: [Synth 8-5788] Register restart_reg in module keyboard_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:59]
WARNING: [Synth 8-5788] Register sign_reg in module keyboard_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:98]
INFO: [Synth 8-256] done synthesizing module 'keyboard_driver' (1#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_enable' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
	Parameter period bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_enable' (2#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_enable.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider_debounce' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_debounce.v:22]
	Parameter period bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider_debounce' (3#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/clock_divider_debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:2]
	Parameter A0 bound to: 0 - type: integer 
	Parameter A1 bound to: 1 - type: integer 
	Parameter A2 bound to: 2 - type: integer 
	Parameter A3 bound to: 3 - type: integer 
	Parameter A4 bound to: 4 - type: integer 
	Parameter A5 bound to: 5 - type: integer 
	Parameter A6 bound to: 6 - type: integer 
	Parameter Ed bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:57]
INFO: [Synth 8-256] done synthesizing module 'timer' (4#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:2]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
WARNING: [Synth 8-3848] Net an in module/entity seven_segment_display does not have driver. [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:7]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (5#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:1]
WARNING: [Synth 8-350] instance 'display_inst' of module 'seven_segment_display' requires 8 connections, but only 7 given [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:111]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
	Parameter wait_period_S3 bound to: 1000 - type: integer 
	Parameter wait_period_clean bound to: 3000 - type: integer 
	Parameter DEBOUNCE_THRESHOLD bound to: 4'b0001 
	Parameter divider bound to: 100 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:149]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (6#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:21]
INFO: [Synth 8-638] synthesizing module 'lighting_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lighting_function' (7#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lighting_function.v:23]
INFO: [Synth 8-638] synthesizing module 'search_function' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
	Parameter show_current_time bound to: 2'b00 
	Parameter show_work_time bound to: 2'b01 
	Parameter show_power_time bound to: 2'b10 
	Parameter zero bound to: 6'b000000 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'search_function' (8#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/search_function.v:23]
INFO: [Synth 8-638] synthesizing module 'smart_reminder' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter on bound to: 1'b1 
	Parameter off bound to: 1'b0 
	Parameter A0 bound to: 0 - type: integer 
	Parameter A1 bound to: 1 - type: integer 
	Parameter A2 bound to: 2 - type: integer 
	Parameter A3 bound to: 3 - type: integer 
	Parameter A4 bound to: 4 - type: integer 
	Parameter A5 bound to: 5 - type: integer 
	Parameter A6 bound to: 6 - type: integer 
	Parameter Ed bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:94]
INFO: [Synth 8-256] done synthesizing module 'smart_reminder' (9#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:23]
WARNING: [Synth 8-350] instance 'reminder_inst' of module 'smart_reminder' requires 10 connections, but only 9 given [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:160]
INFO: [Synth 8-638] synthesizing module 'lcd1602_display' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:23]
	Parameter Mode_Set bound to: 8'b00110001 
	Parameter Cursor_Set bound to: 8'b00001100 
	Parameter Address_Set bound to: 8'b00000110 
	Parameter Clear_Set bound to: 8'b00000001 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:83]
WARNING: [Synth 8-567] referenced signal 'in_cpt_mode' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'in_cur_mode' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'tmp_count_cur' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'data_r5' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'data_r4' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'data_r3' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'data_r2' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'data_r1' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'data_r0' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'in_rmd_mode' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'tmp_count_rmd' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'reminder' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
WARNING: [Synth 8-567] referenced signal 'work_count_down' should be on the sensitivity list [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:82]
INFO: [Synth 8-256] done synthesizing module 'lcd1602_display' (10#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/lcd1602_display.v:23]
INFO: [Synth 8-638] synthesizing module 'power_set' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/power_set.v:22]
INFO: [Synth 8-256] done synthesizing module 'power_set' (11#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/power_set.v:22]
INFO: [Synth 8-256] done synthesizing module 'top_module' (12#1) [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:22]
WARNING: [Synth 8-3331] design lcd1602_display has unconnected port power
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[7]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[6]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[5]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[4]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port an[0]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[2]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[1]
WARNING: [Synth 8-3331] design seven_segment_display has unconnected port State[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 385.797 ; gain = 155.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin reminder_inst:cleaned to constant 0 [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:160]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 385.797 ; gain = 155.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
WARNING: [Vivado 12-584] No ports matched 'key_input'. [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key_input'. [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/DigitalProject/DigitalProject.srcs/constrs_1/new/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 725.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 725.652 ; gain = 495.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 725.652 ; gain = 495.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 725.652 ; gain = 495.508
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "column_debounce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "restart" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scan_key" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:41]
WARNING: [Synth 8-6014] Unused sequential element row_debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:78]
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:245]
INFO: [Synth 8-5544] ROM "seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:149]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_machine'
INFO: [Synth 8-5544] ROM "display" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_entered_S3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "work_count_down" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:78]
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:79]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:80]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:81]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:282]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd1602_display'
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lcd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "power_flag_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "power_flag_right" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/power_set.v:146]
WARNING: [Synth 8-6014] Unused sequential element scan_key_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'next_count_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'next_tmp_count_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/timer.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/seven_segment_display.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S6 |                              001 |                              110
                      S3 |                              010 |                              011
                      S7 |                              011 |                              111
                      S2 |                              100 |                              010
                      S1 |                              101 |                              001
                      S4 |                              110 |                              100
                      S5 |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'next_time_count_S3_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'next_time_count_clean_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:154]
WARNING: [Synth 8-327] inferring latch for variable 'work_count_down_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:254]
WARNING: [Synth 8-327] inferring latch for variable 'next_count_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'next_tmp_count_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/smart_reminder.v:99]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE | 000000000000000000000000000000000000000001 |                           000000
                 iSTATE0 | 000000000000000000000000000000000000000010 |                           000001
                 iSTATE1 | 000000000000000000000000000000000000000100 |                           000010
                 iSTATE2 | 000000000000000000000000000000000000001000 |                           000011
                 iSTATE3 | 000000000000000000000000000000000000010000 |                           000100
                 iSTATE4 | 000000000000000000000000000000000000100000 |                           000101
                 iSTATE5 | 000000000000000000000000000000000001000000 |                           000110
                 iSTATE6 | 000000000000000000000000000000000010000000 |                           000111
                 iSTATE7 | 000000000000000000000000000000000100000000 |                           001000
                 iSTATE8 | 000000000000000000000000000000001000000000 |                           001001
                 iSTATE9 | 000000000000000000000000000000010000000000 |                           001010
                iSTATE10 | 000000000000000000000000000000100000000000 |                           001011
                iSTATE11 | 000000000000000000000000000001000000000000 |                           001100
                iSTATE12 | 000000000000000000000000000010000000000000 |                           001101
                iSTATE13 | 000000000000000000000000000100000000000000 |                           001110
                iSTATE14 | 000000000000000000000000001000000000000000 |                           001111
                iSTATE15 | 000000000000000000000000010000000000000000 |                           010000
                iSTATE16 | 000000000000000000000000100000000000000000 |                           010001
                iSTATE17 | 000000000000000000000001000000000000000000 |                           010010
                iSTATE18 | 000000000000000000000010000000000000000000 |                           010011
                iSTATE19 | 000000000000000000000100000000000000000000 |                           010100
                iSTATE20 | 000000000000000000001000000000000000000000 |                           010101
                iSTATE21 | 000000000000000000010000000000000000000000 |                           010110
                iSTATE22 | 000000000000000000100000000000000000000000 |                           010111
                iSTATE23 | 000000000000000001000000000000000000000000 |                           011000
                iSTATE24 | 000000000000000010000000000000000000000000 |                           011001
                iSTATE25 | 000000000000000100000000000000000000000000 |                           011010
                iSTATE26 | 000000000000001000000000000000000000000000 |                           011011
                iSTATE27 | 000000000000010000000000000000000000000000 |                           011100
                iSTATE28 | 000000000000100000000000000000000000000000 |                           011101
                iSTATE29 | 000000000001000000000000000000000000000000 |                           011110
                iSTATE30 | 000000000010000000000000000000000000000000 |                           011111
                iSTATE31 | 000000000100000000000000000000000000000000 |                           100000
                iSTATE32 | 000000001000000000000000000000000000000000 |                           100001
                iSTATE33 | 000000010000000000000000000000000000000000 |                           100010
                iSTATE34 | 000000100000000000000000000000000000000000 |                           100011
                iSTATE35 | 000001000000000000000000000000000000000000 |                           100100
                iSTATE36 | 000010000000000000000000000000000000000000 |                           100101
                iSTATE37 | 000100000000000000000000000000000000000000 |                           100110
                iSTATE38 | 001000000000000000000000000000000000000000 |                           100111
                iSTATE39 | 010000000000000000000000000000000000000000 |                           101000
                iSTATE40 | 100000000000000000000000000000000000000000 |                           101001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lcd1602_display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 725.652 ; gain = 495.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_module__GB0 |           1|     14675|
|2     |top_module__GB1 |           1|     10660|
|3     |timer           |           1|     15752|
|4     |top_module__GB3 |           1|     10294|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 6     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 20    
+---Multipliers : 
	                 7x26  Multipliers := 2     
	                 4x29  Multipliers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   8 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	  42 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 82    
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	  42 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   8 Input      1 Bit        Muxes := 13    
	  42 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
+---Multipliers : 
	                 7x26  Multipliers := 1     
	                 4x29  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module search_function 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
Module lcd1602_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   8 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	  42 Input     42 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  42 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
Module power_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module smart_reminder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 7x26  Multipliers := 1     
	                 4x29  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 3     
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 7     
Module seven_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module clock_divider_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider_enable 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module keyboard_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP next_count1, operation Mode is: (A:0x57e40)*B.
DSP Report: operator next_count1 is absorbed into DSP next_count1.
DSP Report: Generating DSP next_count0, operation Mode is: PCIN+A*(B:0x64).
DSP Report: operator next_count0 is absorbed into DSP next_count0.
DSP Report: operator next_count2 is absorbed into DSP next_count0.
DSP Report: Generating DSP next_count0, operation Mode is: PCIN+(A:0x1770)*B.
DSP Report: operator next_count0 is absorbed into DSP next_count0.
DSP Report: operator next_count2 is absorbed into DSP next_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: (A:0x186a0)*B.
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: A*(B:0x2710).
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: A*(B:0x3e8).
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lcd_clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element scan_key_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/top_module.v:207]
DSP Report: Generating DSP power_inst/power_flag_left2, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator power_inst/power_flag_left2 is absorbed into DSP power_inst/power_flag_left2.
DSP Report: operator power_inst/power_flag_left2 is absorbed into DSP power_inst/power_flag_left2.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: (A:0x186a0)*B.
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: A*(B:0x2710).
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
DSP Report: Generating DSP next_tmp_count0, operation Mode is: A*(B:0x3e8).
DSP Report: operator next_tmp_count0 is absorbed into DSP next_tmp_count0.
WARNING: [Synth 8-6014] Unused sequential element state_02_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:79]
WARNING: [Synth 8-6014] Unused sequential element state_01_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:78]
WARNING: [Synth 8-6014] Unused sequential element state_03_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:80]
WARNING: [Synth 8-6014] Unused sequential element state_clean_counter_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/state_machine.v:81]
INFO: [Synth 8-5546] ROM "clk_de_inst/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_en_inst/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_dri_inst/column_debounce" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element key_dri_inst/debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:41]
WARNING: [Synth 8-6014] Unused sequential element key_dri_inst/row_debounce_cnt_reg was removed.  [D:/Verilog/DigitalProject/DigitalProject.srcs/sources_1/new/keyboard_driver.v:78]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timer_inst/\next_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'timer_inst/state_reg[3]' (FDC) to 'timer_inst/hour_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timer_inst/\hour_reg[5] )
WARNING: [Synth 8-3332] Sequential element (next_count_reg[31]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[30]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[29]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[28]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[27]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[26]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[25]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[24]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[23]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[22]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[21]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[20]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[19]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[18]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[17]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[16]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[15]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[14]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[13]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[12]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[11]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[10]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[9]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[8]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[7]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[6]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[5]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[4]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[3]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[2]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[1]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[0]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[31]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[30]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[29]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[28]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[27]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[26]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[25]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[24]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[23]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[22]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[21]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[20]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[19]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[18]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[17]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[16]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[15]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[14]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[13]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[12]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[11]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[10]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[9]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[8]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[7]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[6]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[5]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[4]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[3]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[2]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[1]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_tmp_count_reg[0]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[3]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[2]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]) is unused and will be removed from module timer.
WARNING: [Synth 8-3332] Sequential element (hour_reg[5]) is unused and will be removed from module timer.
INFO: [Synth 8-3886] merging instance 'i_0/power_inst/time_limit_reg[4]' (FDCE) to 'i_0/power_inst/time_limit_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\power_inst/time_limit_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/reminder_inst/\next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (next_count_reg[31]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[30]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[29]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[28]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[27]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[26]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[25]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[24]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[23]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[22]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[21]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[20]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[19]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[18]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[17]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[16]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[15]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[14]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[13]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[12]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[11]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[10]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[9]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[8]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[7]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[6]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[5]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[4]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[3]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[2]) is unused and will be removed from module smart_reminder.
WARNING: [Synth 8-3332] Sequential element (next_count_reg[1]) is unused and will be removed from module smart_reminder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\display_inst/seg2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\display_inst/seg1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/state_inst/\hour_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 851.652 ; gain = 621.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timer          | (A:0x57e40)*B     | 19     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer          | PCIN+A*(B:0x64)   | 7      | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer          | PCIN+(A:0x1770)*B | 13     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer          | (A:0x186a0)*B     | 16     | 17     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer          | A*(B:0x2710)      | 19     | 14     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer          | A*(B:0x3e8)       | 23     | 10     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|power_set      | (A:0xf5e100)*B    | 25     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|smart_reminder | (A:0x186a0)*B     | 16     | 17     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|smart_reminder | A*(B:0x2710)      | 19     | 14     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|smart_reminder | A*(B:0x3e8)       | 23     | 10     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_module__GB0 |           1|     12584|
|2     |top_module__GB1 |           1|     12700|
|3     |timer           |           1|     18374|
|4     |top_module__GB3 |           1|      9001|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.715 ; gain = 781.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.789 ; gain = 781.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_module__GB0 |           1|     12584|
|2     |top_module__GB1 |           1|     12700|
|3     |timer           |           1|     18374|
|4     |top_module__GB3 |           1|      9001|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |  2226|
|3     |DSP48E1 |    10|
|4     |LUT1    |   376|
|5     |LUT2    |  2313|
|6     |LUT3    |  2959|
|7     |LUT4    |  3251|
|8     |LUT5    |  1867|
|9     |LUT6    |  3780|
|10    |MUXF7   |    73|
|11    |MUXF8   |     2|
|12    |FDCE    |   311|
|13    |FDPE    |    52|
|14    |FDRE    |   176|
|15    |LD      |    52|
|16    |IBUF    |    19|
|17    |OBUF    |    49|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       | 17518|
|2     |  clk_de_inst   |clock_divider_debounce |    64|
|3     |  clk_en_inst   |clock_divider_enable   |    64|
|4     |  display_inst  |seven_segment_display  |    17|
|5     |  key_dri_inst  |keyboard_driver        |   130|
|6     |  lcd_inst      |lcd1602_display        |  2149|
|7     |  power_inst    |power_set              |   396|
|8     |  reminder_inst |smart_reminder         |  3712|
|9     |  state_inst    |state_machine          |  4222|
|10    |  timer_inst    |timer                  |  4691|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1151.031 ; gain = 920.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1151.031 ; gain = 581.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1151.031 ; gain = 920.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LD => LDCE: 45 instances
  LD => LDCE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 160 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1151.031 ; gain = 925.750
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/DigitalProject/DigitalProject.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1151.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 13:15:08 2024...
