<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='1011' type='5'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='1011'>//    0 1 0 1       True if ordered and less than or equal</doc>
<use f='llvm/llvm/lib/CodeGen/Analysis.cpp' l='208' u='r' c='_ZN4llvm15getFCmpCondCodeENS_7CmpInst9PredicateE'/>
<use f='llvm/llvm/lib/CodeGen/Analysis.cpp' l='228' c='_ZN4llvm21getFCmpCodeWithoutNaNENS_3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='7881' c='_ZL19combineMinNumMaxNumRKN4llvm5SDLocENS_3EVTENS_7SDValueES4_S4_S4_NS_3ISD8CondCodeERKNS_14TargetLoweringERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12139' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFMULEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='1726' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize21LegalizeSetCCCondCodeEN4llvm3EVTERNS1_7SDValueES4_S4_RbRKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2030' c='_ZN4llvm12SelectionDAG9FoldSetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2112' c='_ZN4llvm12SelectionDAG9FoldSetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='399' c='_ZNK4llvm6SDNode16getOperationNameEPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='323' c='_ZNK4llvm14TargetLowering19softenSetCCOperandsERNS_12SelectionDAGENS_3EVTERNS_7SDValueES5_RNS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3290' u='r' c='_ZNK4llvm14TargetLowering13SimplifySetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeEbRNS0_15DAGCombinerInfoERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3291' u='r' c='_ZNK4llvm14TargetLowering13SimplifySetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeEbRNS0_15DAGCombinerInfoERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3293' u='r' c='_ZNK4llvm14TargetLowering13SimplifySetCCENS_3EVTENS_7SDValueES2_NS_3ISD8CondCodeEbRNS0_15DAGCombinerInfoERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1396' c='_ZL21changeFPCCToAArch64CCN4llvm3ISD8CondCodeERNS_9AArch64CC8CondCodeES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1330' c='_ZNK4llvm20AMDGPUTargetLowering20combineFMinMaxLegacyERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='126' u='r' c='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1588' c='_ZL11FPCCToARMCCN4llvm3ISD8CondCodeERNS_5ARMCC9CondCodesES4_Rb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4177' u='r' c='_ZL20checkVSELConstraintsN4llvm3ISD8CondCodeERNS_5ARMCC9CondCodesERbS5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4188' u='r' c='_ZL20checkVSELConstraintsN4llvm3ISD8CondCodeERNS_5ARMCC9CondCodesERbS5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='5598' c='_ZL11LowerVSETCCN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='852' c='_ZL17IntCondCCodeToICCN4llvm7SDValueERKNS_5SDLocERS0_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='701' c='_ZL13condCodeToFCCN4llvm3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='550' c='_ZL13getPTXCmpModeRKN4llvm14CondCodeSDNodeEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3791' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8SelectCCEN4llvm7SDValueES2_NS1_3ISD8CondCodeERKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3818' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8SelectCCEN4llvm7SDValueES2_NS1_3ISD8CondCodeERKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3838' c='_ZL20getPredicateForSetCCN4llvm3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3885' c='_ZL16getCRIdxForSetCCN4llvm3ISD8CondCodeERb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3907' c='_ZL11getVCmpInstN4llvm3MVTENS_3ISD8CondCodeEbRbS3_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='494' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='495' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='878' u='r' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7138' c='_ZNK4llvm17PPCTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7179' c='_ZNK4llvm17PPCTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1395' c='_ZL16FPCondCCodeToFCCN4llvm3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1900' macro='1' c='_ZL17CCMaskForCondCodeN4llvm3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4663' c='_ZL14TranslateX86CCN4llvm3ISD8CondCodeERKNS_5SDLocEbRNS_7SDValueES6_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4683' c='_ZL14TranslateX86CCN4llvm3ISD8CondCodeERKNS_5SDLocEbRNS_7SDValueES6_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19767' c='_ZL18translateX86FSETCCN4llvm3ISD8CondCodeERNS_7SDValueES3_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35663' c='_ZL13combineSelectPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35756' c='_ZL13combineSelectPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
