#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b4c8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b4ca40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b3d2d0 .functor NOT 1, L_0x1baf050, C4<0>, C4<0>, C4<0>;
L_0x1baee30 .functor XOR 2, L_0x1baecf0, L_0x1baed90, C4<00>, C4<00>;
L_0x1baef40 .functor XOR 2, L_0x1baee30, L_0x1baeea0, C4<00>, C4<00>;
v0x1ba6200_0 .net *"_ivl_10", 1 0, L_0x1baeea0;  1 drivers
v0x1ba6300_0 .net *"_ivl_12", 1 0, L_0x1baef40;  1 drivers
v0x1ba63e0_0 .net *"_ivl_2", 1 0, L_0x1baec50;  1 drivers
v0x1ba64a0_0 .net *"_ivl_4", 1 0, L_0x1baecf0;  1 drivers
v0x1ba6580_0 .net *"_ivl_6", 1 0, L_0x1baed90;  1 drivers
v0x1ba66b0_0 .net *"_ivl_8", 1 0, L_0x1baee30;  1 drivers
v0x1ba6790_0 .net "a", 0 0, v0x1ba02c0_0;  1 drivers
v0x1ba6830_0 .net "b", 0 0, v0x1ba0360_0;  1 drivers
v0x1ba68d0_0 .net "c", 0 0, v0x1ba0400_0;  1 drivers
v0x1ba6970_0 .var "clk", 0 0;
v0x1ba6a10_0 .net "d", 0 0, v0x1ba0540_0;  1 drivers
v0x1ba6ab0_0 .net "out_pos_dut", 0 0, L_0x1bae4e0;  1 drivers
v0x1ba6b50_0 .net "out_pos_ref", 0 0, L_0x1ba8080;  1 drivers
v0x1ba6bf0_0 .net "out_sop_dut", 0 0, L_0x1bab060;  1 drivers
v0x1ba6c90_0 .net "out_sop_ref", 0 0, L_0x1b7aa70;  1 drivers
v0x1ba6d30_0 .var/2u "stats1", 223 0;
v0x1ba6dd0_0 .var/2u "strobe", 0 0;
v0x1ba6e70_0 .net "tb_match", 0 0, L_0x1baf050;  1 drivers
v0x1ba6f40_0 .net "tb_mismatch", 0 0, L_0x1b3d2d0;  1 drivers
v0x1ba6fe0_0 .net "wavedrom_enable", 0 0, v0x1ba0810_0;  1 drivers
v0x1ba70b0_0 .net "wavedrom_title", 511 0, v0x1ba08b0_0;  1 drivers
L_0x1baec50 .concat [ 1 1 0 0], L_0x1ba8080, L_0x1b7aa70;
L_0x1baecf0 .concat [ 1 1 0 0], L_0x1ba8080, L_0x1b7aa70;
L_0x1baed90 .concat [ 1 1 0 0], L_0x1bae4e0, L_0x1bab060;
L_0x1baeea0 .concat [ 1 1 0 0], L_0x1ba8080, L_0x1b7aa70;
L_0x1baf050 .cmp/eeq 2, L_0x1baec50, L_0x1baef40;
S_0x1b4cbd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b4ca40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b3d6b0 .functor AND 1, v0x1ba0400_0, v0x1ba0540_0, C4<1>, C4<1>;
L_0x1b3da90 .functor NOT 1, v0x1ba02c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3de70 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1b3e0f0 .functor AND 1, L_0x1b3da90, L_0x1b3de70, C4<1>, C4<1>;
L_0x1b574d0 .functor AND 1, L_0x1b3e0f0, v0x1ba0400_0, C4<1>, C4<1>;
L_0x1b7aa70 .functor OR 1, L_0x1b3d6b0, L_0x1b574d0, C4<0>, C4<0>;
L_0x1ba7500 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7570 .functor OR 1, L_0x1ba7500, v0x1ba0540_0, C4<0>, C4<0>;
L_0x1ba7680 .functor AND 1, v0x1ba0400_0, L_0x1ba7570, C4<1>, C4<1>;
L_0x1ba7740 .functor NOT 1, v0x1ba02c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7810 .functor OR 1, L_0x1ba7740, v0x1ba0360_0, C4<0>, C4<0>;
L_0x1ba7880 .functor AND 1, L_0x1ba7680, L_0x1ba7810, C4<1>, C4<1>;
L_0x1ba7a00 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7a70 .functor OR 1, L_0x1ba7a00, v0x1ba0540_0, C4<0>, C4<0>;
L_0x1ba7990 .functor AND 1, v0x1ba0400_0, L_0x1ba7a70, C4<1>, C4<1>;
L_0x1ba7c00 .functor NOT 1, v0x1ba02c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7d00 .functor OR 1, L_0x1ba7c00, v0x1ba0540_0, C4<0>, C4<0>;
L_0x1ba7dc0 .functor AND 1, L_0x1ba7990, L_0x1ba7d00, C4<1>, C4<1>;
L_0x1ba7f70 .functor XNOR 1, L_0x1ba7880, L_0x1ba7dc0, C4<0>, C4<0>;
v0x1b3cc00_0 .net *"_ivl_0", 0 0, L_0x1b3d6b0;  1 drivers
v0x1b3d000_0 .net *"_ivl_12", 0 0, L_0x1ba7500;  1 drivers
v0x1b3d3e0_0 .net *"_ivl_14", 0 0, L_0x1ba7570;  1 drivers
v0x1b3d7c0_0 .net *"_ivl_16", 0 0, L_0x1ba7680;  1 drivers
v0x1b3dba0_0 .net *"_ivl_18", 0 0, L_0x1ba7740;  1 drivers
v0x1b3df80_0 .net *"_ivl_2", 0 0, L_0x1b3da90;  1 drivers
v0x1b3e200_0 .net *"_ivl_20", 0 0, L_0x1ba7810;  1 drivers
v0x1b9e830_0 .net *"_ivl_24", 0 0, L_0x1ba7a00;  1 drivers
v0x1b9e910_0 .net *"_ivl_26", 0 0, L_0x1ba7a70;  1 drivers
v0x1b9e9f0_0 .net *"_ivl_28", 0 0, L_0x1ba7990;  1 drivers
v0x1b9ead0_0 .net *"_ivl_30", 0 0, L_0x1ba7c00;  1 drivers
v0x1b9ebb0_0 .net *"_ivl_32", 0 0, L_0x1ba7d00;  1 drivers
v0x1b9ec90_0 .net *"_ivl_36", 0 0, L_0x1ba7f70;  1 drivers
L_0x7f79e8d05018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b9ed50_0 .net *"_ivl_38", 0 0, L_0x7f79e8d05018;  1 drivers
v0x1b9ee30_0 .net *"_ivl_4", 0 0, L_0x1b3de70;  1 drivers
v0x1b9ef10_0 .net *"_ivl_6", 0 0, L_0x1b3e0f0;  1 drivers
v0x1b9eff0_0 .net *"_ivl_8", 0 0, L_0x1b574d0;  1 drivers
v0x1b9f0d0_0 .net "a", 0 0, v0x1ba02c0_0;  alias, 1 drivers
v0x1b9f190_0 .net "b", 0 0, v0x1ba0360_0;  alias, 1 drivers
v0x1b9f250_0 .net "c", 0 0, v0x1ba0400_0;  alias, 1 drivers
v0x1b9f310_0 .net "d", 0 0, v0x1ba0540_0;  alias, 1 drivers
v0x1b9f3d0_0 .net "out_pos", 0 0, L_0x1ba8080;  alias, 1 drivers
v0x1b9f490_0 .net "out_sop", 0 0, L_0x1b7aa70;  alias, 1 drivers
v0x1b9f550_0 .net "pos0", 0 0, L_0x1ba7880;  1 drivers
v0x1b9f610_0 .net "pos1", 0 0, L_0x1ba7dc0;  1 drivers
L_0x1ba8080 .functor MUXZ 1, L_0x7f79e8d05018, L_0x1ba7880, L_0x1ba7f70, C4<>;
S_0x1b9f790 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b4ca40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ba02c0_0 .var "a", 0 0;
v0x1ba0360_0 .var "b", 0 0;
v0x1ba0400_0 .var "c", 0 0;
v0x1ba04a0_0 .net "clk", 0 0, v0x1ba6970_0;  1 drivers
v0x1ba0540_0 .var "d", 0 0;
v0x1ba0630_0 .var/2u "fail", 0 0;
v0x1ba06d0_0 .var/2u "fail1", 0 0;
v0x1ba0770_0 .net "tb_match", 0 0, L_0x1baf050;  alias, 1 drivers
v0x1ba0810_0 .var "wavedrom_enable", 0 0;
v0x1ba08b0_0 .var "wavedrom_title", 511 0;
E_0x1b4b220/0 .event negedge, v0x1ba04a0_0;
E_0x1b4b220/1 .event posedge, v0x1ba04a0_0;
E_0x1b4b220 .event/or E_0x1b4b220/0, E_0x1b4b220/1;
S_0x1b9fac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b9f790;
 .timescale -12 -12;
v0x1b9fd00_0 .var/2s "i", 31 0;
E_0x1b4b0c0 .event posedge, v0x1ba04a0_0;
S_0x1b9fe00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b9f790;
 .timescale -12 -12;
v0x1ba0000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ba00e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b9f790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ba0a90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b4ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ba8230 .functor NOT 1, v0x1ba02c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba82c0 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8460 .functor AND 1, L_0x1ba8230, L_0x1ba82c0, C4<1>, C4<1>;
L_0x1ba8570 .functor NOT 1, v0x1ba0400_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8720 .functor AND 1, L_0x1ba8460, L_0x1ba8570, C4<1>, C4<1>;
L_0x1ba8830 .functor NOT 1, v0x1ba0540_0, C4<0>, C4<0>, C4<0>;
L_0x1ba89f0 .functor AND 1, L_0x1ba8720, L_0x1ba8830, C4<1>, C4<1>;
L_0x1ba8b00 .functor NOT 1, v0x1ba02c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8cd0 .functor AND 1, L_0x1ba8b00, v0x1ba0360_0, C4<1>, C4<1>;
L_0x1ba8d90 .functor NOT 1, v0x1ba0400_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8e60 .functor AND 1, L_0x1ba8cd0, L_0x1ba8d90, C4<1>, C4<1>;
L_0x1ba8f20 .functor AND 1, L_0x1ba8e60, v0x1ba0540_0, C4<1>, C4<1>;
L_0x1ba9050 .functor OR 1, L_0x1ba89f0, L_0x1ba8f20, C4<0>, C4<0>;
L_0x1ba9160 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8fe0 .functor AND 1, v0x1ba02c0_0, L_0x1ba9160, C4<1>, C4<1>;
L_0x1ba92a0 .functor NOT 1, v0x1ba0400_0, C4<0>, C4<0>, C4<0>;
L_0x1ba93a0 .functor AND 1, L_0x1ba8fe0, L_0x1ba92a0, C4<1>, C4<1>;
L_0x1ba94b0 .functor NOT 1, v0x1ba0540_0, C4<0>, C4<0>, C4<0>;
L_0x1ba95c0 .functor AND 1, L_0x1ba93a0, L_0x1ba94b0, C4<1>, C4<1>;
L_0x1ba96d0 .functor OR 1, L_0x1ba9050, L_0x1ba95c0, C4<0>, C4<0>;
L_0x1ba9890 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9900 .functor AND 1, v0x1ba02c0_0, L_0x1ba9890, C4<1>, C4<1>;
L_0x1ba9a80 .functor AND 1, L_0x1ba9900, v0x1ba0400_0, C4<1>, C4<1>;
L_0x1ba9b40 .functor AND 1, L_0x1ba9a80, v0x1ba0540_0, C4<1>, C4<1>;
L_0x1ba9cd0 .functor OR 1, L_0x1ba96d0, L_0x1ba9b40, C4<0>, C4<0>;
L_0x1ba9de0 .functor NOT 1, v0x1ba02c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9f30 .functor AND 1, L_0x1ba9de0, v0x1ba0360_0, C4<1>, C4<1>;
L_0x1ba9ff0 .functor AND 1, L_0x1ba9f30, v0x1ba0400_0, C4<1>, C4<1>;
L_0x1baa1a0 .functor NOT 1, v0x1ba0540_0, C4<0>, C4<0>, C4<0>;
L_0x1baa210 .functor AND 1, L_0x1ba9ff0, L_0x1baa1a0, C4<1>, C4<1>;
L_0x1baa420 .functor OR 1, L_0x1ba9cd0, L_0x1baa210, C4<0>, C4<0>;
L_0x1baa530 .functor NOT 1, v0x1ba0360_0, C4<0>, C4<0>, C4<0>;
L_0x1baa6b0 .functor AND 1, v0x1ba02c0_0, L_0x1baa530, C4<1>, C4<1>;
L_0x1baa770 .functor AND 1, L_0x1baa6b0, v0x1ba0400_0, C4<1>, C4<1>;
L_0x1baa950 .functor NOT 1, v0x1ba0540_0, C4<0>, C4<0>, C4<0>;
L_0x1baa9c0 .functor AND 1, L_0x1baa770, L_0x1baa950, C4<1>, C4<1>;
L_0x1baac00 .functor OR 1, L_0x1baa420, L_0x1baa9c0, C4<0>, C4<0>;
L_0x1baad10 .functor AND 1, v0x1ba02c0_0, v0x1ba0360_0, C4<1>, C4<1>;
L_0x1baaad0 .functor AND 1, L_0x1baad10, v0x1ba0400_0, C4<1>, C4<1>;
L_0x1baab90 .functor AND 1, L_0x1baaad0, v0x1ba0540_0, C4<1>, C4<1>;
L_0x1bab060 .functor OR 1, L_0x1baac00, L_0x1baab90, C4<0>, C4<0>;
L_0x1bab1c0 .functor AND 1, L_0x1bab320, L_0x1babd20, C4<1>, C4<1>;
L_0x1bac520 .functor AND 1, L_0x1bab1c0, L_0x1bac680, C4<1>, C4<1>;
L_0x1bac1b0 .functor AND 1, L_0x1bac520, L_0x1bacc90, C4<1>, C4<1>;
L_0x1bad2c0 .functor AND 1, L_0x1bac1b0, L_0x1bad790, C4<1>, C4<1>;
L_0x1badaa0 .functor AND 1, L_0x1bad2c0, L_0x1bae020, C4<1>, C4<1>;
L_0x1bae4e0 .functor AND 1, L_0x1badaa0, L_0x1baea70, C4<1>, C4<1>;
v0x1ba0c50_0 .net *"_ivl_0", 0 0, L_0x1ba8230;  1 drivers
v0x1ba0d30_0 .net *"_ivl_10", 0 0, L_0x1ba8830;  1 drivers
v0x1ba0e10_0 .net *"_ivl_100", 0 0, L_0x1bab1c0;  1 drivers
v0x1ba0f00_0 .net *"_ivl_103", 0 0, L_0x1bac010;  1 drivers
v0x1ba0fc0_0 .net *"_ivl_104", 0 0, L_0x1bac110;  1 drivers
v0x1ba10f0_0 .net *"_ivl_106", 0 0, L_0x1bac430;  1 drivers
v0x1ba11d0_0 .net *"_ivl_108", 0 0, L_0x1bac590;  1 drivers
v0x1ba12b0_0 .net *"_ivl_111", 0 0, L_0x1bac680;  1 drivers
v0x1ba1370_0 .net *"_ivl_112", 0 0, L_0x1bac520;  1 drivers
v0x1ba14e0_0 .net *"_ivl_115", 0 0, L_0x1bac890;  1 drivers
v0x1ba15a0_0 .net *"_ivl_116", 0 0, L_0x1bac930;  1 drivers
v0x1ba1680_0 .net *"_ivl_119", 0 0, L_0x1bacab0;  1 drivers
v0x1ba1740_0 .net *"_ivl_12", 0 0, L_0x1ba89f0;  1 drivers
v0x1ba1820_0 .net *"_ivl_120", 0 0, L_0x1bacb50;  1 drivers
v0x1ba1900_0 .net *"_ivl_123", 0 0, L_0x1bacd30;  1 drivers
v0x1ba19c0_0 .net *"_ivl_124", 0 0, L_0x1bacdd0;  1 drivers
v0x1ba1aa0_0 .net *"_ivl_127", 0 0, L_0x1bacc90;  1 drivers
v0x1ba1c70_0 .net *"_ivl_128", 0 0, L_0x1bac1b0;  1 drivers
v0x1ba1d50_0 .net *"_ivl_130", 0 0, L_0x1bad220;  1 drivers
v0x1ba1e30_0 .net *"_ivl_133", 0 0, L_0x1bad3f0;  1 drivers
v0x1ba1ef0_0 .net *"_ivl_134", 0 0, L_0x1bad490;  1 drivers
v0x1ba1fd0_0 .net *"_ivl_136", 0 0, L_0x1bad6a0;  1 drivers
v0x1ba20b0_0 .net *"_ivl_139", 0 0, L_0x1bad790;  1 drivers
v0x1ba2170_0 .net *"_ivl_14", 0 0, L_0x1ba8b00;  1 drivers
v0x1ba2250_0 .net *"_ivl_140", 0 0, L_0x1bad2c0;  1 drivers
v0x1ba2330_0 .net *"_ivl_143", 0 0, L_0x1bad960;  1 drivers
v0x1ba23f0_0 .net *"_ivl_144", 0 0, L_0x1bada00;  1 drivers
v0x1ba24d0_0 .net *"_ivl_147", 0 0, L_0x1badc50;  1 drivers
v0x1ba2590_0 .net *"_ivl_148", 0 0, L_0x1badcf0;  1 drivers
v0x1ba2670_0 .net *"_ivl_150", 0 0, L_0x1badf30;  1 drivers
v0x1ba2750_0 .net *"_ivl_153", 0 0, L_0x1bae020;  1 drivers
v0x1ba2810_0 .net *"_ivl_154", 0 0, L_0x1badaa0;  1 drivers
v0x1ba28f0_0 .net *"_ivl_156", 0 0, L_0x1bae440;  1 drivers
v0x1ba2be0_0 .net *"_ivl_158", 0 0, L_0x1bae550;  1 drivers
v0x1ba2cc0_0 .net *"_ivl_16", 0 0, L_0x1ba8cd0;  1 drivers
v0x1ba2da0_0 .net *"_ivl_161", 0 0, L_0x1bae760;  1 drivers
v0x1ba2e60_0 .net *"_ivl_162", 0 0, L_0x1bae800;  1 drivers
v0x1ba2f40_0 .net *"_ivl_165", 0 0, L_0x1baea70;  1 drivers
v0x1ba3000_0 .net *"_ivl_18", 0 0, L_0x1ba8d90;  1 drivers
v0x1ba30e0_0 .net *"_ivl_2", 0 0, L_0x1ba82c0;  1 drivers
v0x1ba31c0_0 .net *"_ivl_20", 0 0, L_0x1ba8e60;  1 drivers
v0x1ba32a0_0 .net *"_ivl_22", 0 0, L_0x1ba8f20;  1 drivers
v0x1ba3380_0 .net *"_ivl_24", 0 0, L_0x1ba9050;  1 drivers
v0x1ba3460_0 .net *"_ivl_26", 0 0, L_0x1ba9160;  1 drivers
v0x1ba3540_0 .net *"_ivl_28", 0 0, L_0x1ba8fe0;  1 drivers
v0x1ba3620_0 .net *"_ivl_30", 0 0, L_0x1ba92a0;  1 drivers
v0x1ba3700_0 .net *"_ivl_32", 0 0, L_0x1ba93a0;  1 drivers
v0x1ba37e0_0 .net *"_ivl_34", 0 0, L_0x1ba94b0;  1 drivers
v0x1ba38c0_0 .net *"_ivl_36", 0 0, L_0x1ba95c0;  1 drivers
v0x1ba39a0_0 .net *"_ivl_38", 0 0, L_0x1ba96d0;  1 drivers
v0x1ba3a80_0 .net *"_ivl_4", 0 0, L_0x1ba8460;  1 drivers
v0x1ba3b60_0 .net *"_ivl_40", 0 0, L_0x1ba9890;  1 drivers
v0x1ba3c40_0 .net *"_ivl_42", 0 0, L_0x1ba9900;  1 drivers
v0x1ba3d20_0 .net *"_ivl_44", 0 0, L_0x1ba9a80;  1 drivers
v0x1ba3e00_0 .net *"_ivl_46", 0 0, L_0x1ba9b40;  1 drivers
v0x1ba3ee0_0 .net *"_ivl_48", 0 0, L_0x1ba9cd0;  1 drivers
v0x1ba3fc0_0 .net *"_ivl_50", 0 0, L_0x1ba9de0;  1 drivers
v0x1ba40a0_0 .net *"_ivl_52", 0 0, L_0x1ba9f30;  1 drivers
v0x1ba4180_0 .net *"_ivl_54", 0 0, L_0x1ba9ff0;  1 drivers
v0x1ba4260_0 .net *"_ivl_56", 0 0, L_0x1baa1a0;  1 drivers
v0x1ba4340_0 .net *"_ivl_58", 0 0, L_0x1baa210;  1 drivers
v0x1ba4420_0 .net *"_ivl_6", 0 0, L_0x1ba8570;  1 drivers
v0x1ba4500_0 .net *"_ivl_60", 0 0, L_0x1baa420;  1 drivers
v0x1ba45e0_0 .net *"_ivl_62", 0 0, L_0x1baa530;  1 drivers
v0x1ba46c0_0 .net *"_ivl_64", 0 0, L_0x1baa6b0;  1 drivers
v0x1ba4bb0_0 .net *"_ivl_66", 0 0, L_0x1baa770;  1 drivers
v0x1ba4c90_0 .net *"_ivl_68", 0 0, L_0x1baa950;  1 drivers
v0x1ba4d70_0 .net *"_ivl_70", 0 0, L_0x1baa9c0;  1 drivers
v0x1ba4e50_0 .net *"_ivl_72", 0 0, L_0x1baac00;  1 drivers
v0x1ba4f30_0 .net *"_ivl_74", 0 0, L_0x1baad10;  1 drivers
v0x1ba5010_0 .net *"_ivl_76", 0 0, L_0x1baaad0;  1 drivers
v0x1ba50f0_0 .net *"_ivl_78", 0 0, L_0x1baab90;  1 drivers
v0x1ba51d0_0 .net *"_ivl_8", 0 0, L_0x1ba8720;  1 drivers
v0x1ba52b0_0 .net *"_ivl_82", 0 0, L_0x1ba9520;  1 drivers
v0x1ba5390_0 .net *"_ivl_84", 0 0, L_0x1bab230;  1 drivers
v0x1ba5470_0 .net *"_ivl_86", 0 0, L_0x1bab320;  1 drivers
v0x1ba5550_0 .net *"_ivl_88", 0 0, L_0x1bab410;  1 drivers
v0x1ba5630_0 .net *"_ivl_91", 0 0, L_0x1bab4b0;  1 drivers
v0x1ba56f0_0 .net *"_ivl_92", 0 0, L_0x1bab760;  1 drivers
v0x1ba57d0_0 .net *"_ivl_95", 0 0, L_0x1bab8e0;  1 drivers
v0x1ba5890_0 .net *"_ivl_96", 0 0, L_0x1babb90;  1 drivers
v0x1ba5970_0 .net *"_ivl_99", 0 0, L_0x1babd20;  1 drivers
v0x1ba5a30_0 .net "a", 0 0, v0x1ba02c0_0;  alias, 1 drivers
v0x1ba5ad0_0 .net "b", 0 0, v0x1ba0360_0;  alias, 1 drivers
v0x1ba5bc0_0 .net "c", 0 0, v0x1ba0400_0;  alias, 1 drivers
v0x1ba5cb0_0 .net "d", 0 0, v0x1ba0540_0;  alias, 1 drivers
v0x1ba5da0_0 .net "out_pos", 0 0, L_0x1bae4e0;  alias, 1 drivers
v0x1ba5e60_0 .net "out_sop", 0 0, L_0x1bab060;  alias, 1 drivers
L_0x1ba9520 .arith/sum 1, v0x1ba02c0_0, v0x1ba0360_0;
L_0x1bab230 .arith/sum 1, L_0x1ba9520, v0x1ba0400_0;
L_0x1bab320 .arith/sum 1, L_0x1bab230, v0x1ba0540_0;
L_0x1bab410 .arith/sum 1, v0x1ba02c0_0, v0x1ba0360_0;
L_0x1bab4b0 .reduce/nor v0x1ba0400_0;
L_0x1bab760 .arith/sum 1, L_0x1bab410, L_0x1bab4b0;
L_0x1bab8e0 .reduce/nor v0x1ba0540_0;
L_0x1babb90 .arith/sum 1, L_0x1bab760, L_0x1bab8e0;
L_0x1babd20 .reduce/nor L_0x1babb90;
L_0x1bac010 .reduce/nor v0x1ba0360_0;
L_0x1bac110 .arith/sum 1, v0x1ba02c0_0, L_0x1bac010;
L_0x1bac430 .arith/sum 1, L_0x1bac110, v0x1ba0400_0;
L_0x1bac590 .arith/sum 1, L_0x1bac430, v0x1ba0540_0;
L_0x1bac680 .reduce/nor L_0x1bac590;
L_0x1bac890 .reduce/nor v0x1ba0360_0;
L_0x1bac930 .arith/sum 1, v0x1ba02c0_0, L_0x1bac890;
L_0x1bacab0 .reduce/nor v0x1ba0400_0;
L_0x1bacb50 .arith/sum 1, L_0x1bac930, L_0x1bacab0;
L_0x1bacd30 .reduce/nor v0x1ba0540_0;
L_0x1bacdd0 .arith/sum 1, L_0x1bacb50, L_0x1bacd30;
L_0x1bacc90 .reduce/nor L_0x1bacdd0;
L_0x1bad220 .arith/sum 1, v0x1ba02c0_0, v0x1ba0360_0;
L_0x1bad3f0 .reduce/nor v0x1ba0400_0;
L_0x1bad490 .arith/sum 1, L_0x1bad220, L_0x1bad3f0;
L_0x1bad6a0 .arith/sum 1, L_0x1bad490, v0x1ba0540_0;
L_0x1bad790 .reduce/nor L_0x1bad6a0;
L_0x1bad960 .reduce/nor v0x1ba0360_0;
L_0x1bada00 .arith/sum 1, v0x1ba02c0_0, L_0x1bad960;
L_0x1badc50 .reduce/nor v0x1ba0400_0;
L_0x1badcf0 .arith/sum 1, L_0x1bada00, L_0x1badc50;
L_0x1badf30 .arith/sum 1, L_0x1badcf0, v0x1ba0540_0;
L_0x1bae020 .reduce/nor L_0x1badf30;
L_0x1bae440 .arith/sum 1, v0x1ba02c0_0, v0x1ba0360_0;
L_0x1bae550 .arith/sum 1, L_0x1bae440, v0x1ba0400_0;
L_0x1bae760 .reduce/nor v0x1ba0540_0;
L_0x1bae800 .arith/sum 1, L_0x1bae550, L_0x1bae760;
L_0x1baea70 .reduce/nor L_0x1bae800;
S_0x1ba5fe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b4ca40;
 .timescale -12 -12;
E_0x1b329f0 .event anyedge, v0x1ba6dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba6dd0_0;
    %nor/r;
    %assign/vec4 v0x1ba6dd0_0, 0;
    %wait E_0x1b329f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b9f790;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba0630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba06d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b9f790;
T_4 ;
    %wait E_0x1b4b220;
    %load/vec4 v0x1ba0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ba0630_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b9f790;
T_5 ;
    %wait E_0x1b4b0c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %wait E_0x1b4b0c0;
    %load/vec4 v0x1ba0630_0;
    %store/vec4 v0x1ba06d0_0, 0, 1;
    %fork t_1, S_0x1b9fac0;
    %jmp t_0;
    .scope S_0x1b9fac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b9fd00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b9fd00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b4b0c0;
    %load/vec4 v0x1b9fd00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9fd00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b9fd00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b9f790;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b4b220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ba0540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ba0360_0, 0;
    %assign/vec4 v0x1ba02c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ba0630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ba06d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b4ca40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba6970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba6dd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b4ca40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ba6970_0;
    %inv;
    %store/vec4 v0x1ba6970_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b4ca40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ba04a0_0, v0x1ba6f40_0, v0x1ba6790_0, v0x1ba6830_0, v0x1ba68d0_0, v0x1ba6a10_0, v0x1ba6c90_0, v0x1ba6bf0_0, v0x1ba6b50_0, v0x1ba6ab0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b4ca40;
T_9 ;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b4ca40;
T_10 ;
    %wait E_0x1b4b220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba6d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
    %load/vec4 v0x1ba6e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba6d30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ba6c90_0;
    %load/vec4 v0x1ba6c90_0;
    %load/vec4 v0x1ba6bf0_0;
    %xor;
    %load/vec4 v0x1ba6c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ba6b50_0;
    %load/vec4 v0x1ba6b50_0;
    %load/vec4 v0x1ba6ab0_0;
    %xor;
    %load/vec4 v0x1ba6b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ba6d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba6d30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response12/top_module.sv";
