fragment_downloaded_cb({"url":"Icestorm-module.html#usage","fragment":"Usage\nThis module provides an experimental method to create FPGA bitstreams\nusing the IceStorm suite of tools.\nThe module exposes only one method called project and it is used\nlike this:\nThe input to this function is the set of Verilog files and a\nconstraint file. This produces output files called projname.asc,\nprojname.blif and projname.bin. In addition it creates two run\ntargets called projname-time for running timing analysis and\nprojname-upload that uploads the generated bitstream to an FPGA\ndevice using the iceprog programming executable.\n"});