<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p497" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_497{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_497{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_497{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_497{left:437px;bottom:1051px;letter-spacing:0.27px;word-spacing:0.56px;}
#t5_497{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_497{left:69px;bottom:979px;letter-spacing:-0.13px;}
#t7_497{left:69px;bottom:911px;letter-spacing:0.16px;}
#t8_497{left:150px;bottom:911px;letter-spacing:0.21px;}
#t9_497{left:69px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ta_497{left:251px;bottom:893px;}
#tb_497{left:266px;bottom:886px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tc_497{left:69px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_497{left:69px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_497{left:69px;bottom:828px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_497{left:697px;bottom:835px;}
#tg_497{left:712px;bottom:828px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#th_497{left:69px;bottom:811px;letter-spacing:-0.21px;}
#ti_497{left:69px;bottom:785px;}
#tj_497{left:95px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_497{left:95px;bottom:771px;letter-spacing:-0.14px;}
#tl_497{left:69px;bottom:745px;}
#tm_497{left:95px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_497{left:69px;bottom:724px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#to_497{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_497{left:69px;bottom:690px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tq_497{left:69px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_497{left:69px;bottom:649px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_497{left:69px;bottom:591px;letter-spacing:0.14px;}
#tt_497{left:151px;bottom:591px;letter-spacing:0.15px;word-spacing:0.01px;}
#tu_497{left:69px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tv_497{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_497{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tx_497{left:69px;bottom:509px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#ty_497{left:69px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_497{left:69px;bottom:467px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t10_497{left:69px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_497{left:69px;bottom:382px;letter-spacing:0.16px;}
#t12_497{left:150px;bottom:382px;letter-spacing:0.21px;word-spacing:0.02px;}
#t13_497{left:69px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_497{left:69px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_497{left:69px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t16_497{left:69px;bottom:307px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#t17_497{left:69px;bottom:290px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t18_497{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_497{left:69px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_497{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_497{left:69px;bottom:215px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1c_497{left:69px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_497{left:69px;bottom:174px;letter-spacing:-0.17px;word-spacing:-1.19px;}
#t1e_497{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_497{left:69px;bottom:133px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_497{left:69px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.5px;}

.s1_497{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_497{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_497{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_497{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_497{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_497{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_497{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts497" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg497Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg497" style="-webkit-user-select: none;"><object width="935" height="1210" data="497/497.svg" type="image/svg+xml" id="pdf497" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_497" class="t s1_497">Vol. 3B </span><span id="t2_497" class="t s1_497">15-1 </span>
<span id="t3_497" class="t s2_497">CHAPTER 15 </span>
<span id="t4_497" class="t s2_497">POWER AND THERMAL MANAGEMENT </span>
<span id="t5_497" class="t s3_497">This chapter describes facilities of Intel 64 and IA-32 architecture used for power management and thermal moni- </span>
<span id="t6_497" class="t s3_497">toring. </span>
<span id="t7_497" class="t s4_497">15.1 </span><span id="t8_497" class="t s4_497">ENHANCED INTEL SPEEDSTEP® TECHNOLOGY </span>
<span id="t9_497" class="t s3_497">Enhanced Intel SpeedStep </span>
<span id="ta_497" class="t s5_497">® </span>
<span id="tb_497" class="t s3_497">Technology was introduced in the Pentium M processor. The technology enables the </span>
<span id="tc_497" class="t s3_497">management of processor power consumption via performance state transitions. These states are defined as </span>
<span id="td_497" class="t s3_497">discrete operating points associated with different voltages and frequencies. </span>
<span id="te_497" class="t s3_497">Enhanced Intel SpeedStep Technology differs from previous generations of Intel SpeedStep </span>
<span id="tf_497" class="t s5_497">® </span>
<span id="tg_497" class="t s3_497">Technology in two </span>
<span id="th_497" class="t s3_497">ways: </span>
<span id="ti_497" class="t s6_497">• </span><span id="tj_497" class="t s3_497">Centralization of the control mechanism and software interface in the processor by using model-specific </span>
<span id="tk_497" class="t s3_497">registers. </span>
<span id="tl_497" class="t s6_497">• </span><span id="tm_497" class="t s3_497">Reduced hardware overhead; this permits more frequent performance state transitions. </span>
<span id="tn_497" class="t s3_497">Previous generations of the Intel SpeedStep Technology require processors to be a deep sleep state, holding off bus </span>
<span id="to_497" class="t s3_497">master transfers for the duration of a performance state transition. Performance state transitions under the </span>
<span id="tp_497" class="t s3_497">Enhanced Intel SpeedStep Technology are discrete transitions to a new target frequency. </span>
<span id="tq_497" class="t s3_497">Support is indicated by CPUID, using ECX feature bit 07. Enhanced Intel SpeedStep Technology is enabled by </span>
<span id="tr_497" class="t s3_497">setting IA32_MISC_ENABLE MSR, bit 16. On reset, bit 16 of IA32_MISC_ENABLE MSR is cleared. </span>
<span id="ts_497" class="t s7_497">15.1.1 </span><span id="tt_497" class="t s7_497">Software Interface For Initiating Performance State Transitions </span>
<span id="tu_497" class="t s3_497">State transitions are initiated by writing a 16-bit value to the IA32_PERF_CTL register, see Figure 15-2. If a transi- </span>
<span id="tv_497" class="t s3_497">tion is already in progress, transition to a new value will subsequently take effect. </span>
<span id="tw_497" class="t s3_497">Reads of IA32_PERF_CTL determine the last targeted operating point. The current operating point can be read from </span>
<span id="tx_497" class="t s3_497">IA32_PERF_STATUS. IA32_PERF_STATUS is updated dynamically. </span>
<span id="ty_497" class="t s3_497">The 16-bit encoding that defines valid operating points is model-specific. Applications and performance tools are </span>
<span id="tz_497" class="t s3_497">not expected to use either IA32_PERF_CTL or IA32_PERF_STATUS and should treat both as reserved. Performance </span>
<span id="t10_497" class="t s3_497">monitoring tools can access model-specific events and report the occurrences of state transitions. </span>
<span id="t11_497" class="t s4_497">15.2 </span><span id="t12_497" class="t s4_497">P-STATE HARDWARE COORDINATION </span>
<span id="t13_497" class="t s3_497">The Advanced Configuration and Power Interface (ACPI) defines performance states (P-states) that are used to </span>
<span id="t14_497" class="t s3_497">facilitate system software’s ability to manage processor power consumption. Different P-states correspond to </span>
<span id="t15_497" class="t s3_497">different performance levels that are applied while the processor is actively executing instructions. Enhanced Intel </span>
<span id="t16_497" class="t s3_497">SpeedStep Technology supports P-states by providing software interfaces that control the operating frequency and </span>
<span id="t17_497" class="t s3_497">voltage of a processor. </span>
<span id="t18_497" class="t s3_497">With multiple processor cores residing in the same physical package, hardware dependencies may exist for a </span>
<span id="t19_497" class="t s3_497">subset of logical processors on a platform. These dependencies may impose requirements that impact the coordi- </span>
<span id="t1a_497" class="t s3_497">nation of P-state transitions. As a result, multi-core processors may require an OS to provide additional software </span>
<span id="t1b_497" class="t s3_497">support for coordinating P-state transitions for those subsets of logical processors. </span>
<span id="t1c_497" class="t s3_497">ACPI firmware can choose to expose P-states as dependent and hardware-coordinated to OS power management </span>
<span id="t1d_497" class="t s3_497">(OSPM) policy. To support OSPMs, multi-core processors must have additional built-in support for P-state hardware </span>
<span id="t1e_497" class="t s3_497">coordination and feedback. </span>
<span id="t1f_497" class="t s3_497">Intel 64 and IA-32 processors with dependent P-states amongst a subset of logical processors permit hardware </span>
<span id="t1g_497" class="t s3_497">coordination of P-states and provide a hardware-coordination feedback mechanism using IA32_MPERF MSR and </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
