#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Thu Jul 28 16:02:09 2016
# Process ID: 15338
# Log file: /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/vivado.log
# Journal file: /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
source /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/top.impl.tcl
# open_project /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# reset_run synth_1
# launch_runs synth_1
[Thu Jul 28 16:02:15 2016] Launched synth_1...
Run output will be captured here: /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Jul 28 16:02:15 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log zed_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source zed_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.cache/wt [current_project]
# set_property parent.project_path /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_property ip_repo_paths {
#   /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/iprepo/repo
#   /opt/Xilinx/SDSoC/2014.4/data/ip/xilinx
# } [current_project]
# add_files /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/constraints/mmult_accel_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/zed_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/zed_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/zed_s00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/zed_m02_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/zed_m03_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_1/zed_s00_data_fifo_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/zed_s01_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/zed_s02_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/zed_m00_data_fifo_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/zed_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_mmu_0/zed_s00_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_mmu_0/zed_s02_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_mmu_0/zed_s01_mmu_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed_ooc.xdc]
# set_property is_locked true [get_files /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd]
# read_verilog -library xil_defaultlib /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file zed_wrapper.hwdef }
# synth_design -top zed_wrapper -part xc7z020clg484-1
Command: synth_design -top zed_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1056.051 ; gain = 222.559 ; free physical = 8684 ; free virtual = 22304
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zed_wrapper' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:78]
INFO: [Synth 8-638] synthesizing module 'zed' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2655]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'zed_acp_axcache_0xF_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0xF_0/sim/zed_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (3#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zed_acp_axcache_0xF_0' (4#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_acp_axcache_0xF_0/sim/zed_acp_axcache_0xF_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zed_axi_interconnect_M_AXI_GP0_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3486]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_GOZ98I' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:658]
INFO: [Synth 8-638] synthesizing module 'zed_m00_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/synth/zed_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (5#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (6#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (6#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (6#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (6#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (7#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (8#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_regslice_0' (9#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/synth/zed_m00_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'zed_m00_regslice_0' requires 40 connections, but only 38 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:817]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_GOZ98I' (10#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:658]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1QMTN2F' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:858]
INFO: [Synth 8-638] synthesizing module 'zed_m01_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/synth/zed_m01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (10#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (10#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (10#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (10#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m01_regslice_0' (11#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/synth/zed_m01_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'zed_m01_regslice_0' requires 40 connections, but only 37 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1013]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1QMTN2F' (12#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:858]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_PNLH3D' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1053]
INFO: [Synth 8-638] synthesizing module 'zed_m02_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/synth/zed_m02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_m02_regslice_0' (13#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/synth/zed_m02_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zed_m02_regslice_0' requires 40 connections, but only 37 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1208]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_PNLH3D' (14#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1053]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_101AFD8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1248]
INFO: [Synth 8-638] synthesizing module 'zed_m03_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/synth/zed_m03_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_m03_regslice_0' (15#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/synth/zed_m03_regslice_0.v:57]
WARNING: [Synth 8-350] instance 'm03_regslice' of module 'zed_m03_regslice_0' requires 40 connections, but only 37 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1403]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_101AFD8' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1248]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_15ENQ9K' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1443]
INFO: [Synth 8-638] synthesizing module 'zed_auto_pc_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/synth/zed_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (16#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (17#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (18#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (19#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (20#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (21#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (22#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (22#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (23#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (24#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (25#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (25#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (25#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (26#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (27#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (28#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_pc_0' (29#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/synth/zed_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_s00_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/synth/zed_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo' (30#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_data_fifo_0' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/synth/zed_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_s00_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/synth/zed_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (31#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_regslice_0' (32#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/synth/zed_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_15ENQ9K' (33#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1443]
INFO: [Synth 8-638] synthesizing module 'zed_xbar_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/synth/zed_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (34#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (35#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (36#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (37#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (38#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (38#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (39#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (39#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (39#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (39#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (39#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (40#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (41#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (42#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zed_xbar_0' (43#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_0/synth/zed_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_axi_interconnect_M_AXI_GP0_0' (44#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3486]
INFO: [Synth 8-638] synthesizing module 'zed_axi_interconnect_S_AXI_ACP_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4290]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_2RBICA' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:12]
INFO: [Synth 8-638] synthesizing module 'zed_auto_pc_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/synth/zed_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (45#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (46#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (47#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (48#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (49#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (50#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (51#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (52#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (53#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (54#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (55#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (56#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (57#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (58#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (59#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (60#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (61#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (62#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (63#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (64#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (65#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (66#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (67#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (68#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zed_auto_pc_1' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/synth/zed_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_m00_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/synth/zed_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (69#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (70#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (70#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (70#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (70#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (71#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (71#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (71#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (71#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (71#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (72#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (72#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (72#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (73#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (74#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (75#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (75#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (75#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (76#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (77#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (78#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (79#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized0' (80#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_data_fifo_0' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/synth/zed_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_m00_regslice_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/synth/zed_m00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (81#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_m00_regslice_1' (82#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/synth/zed_m00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_2RBICA' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18MZ0KG' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1929]
INFO: [Synth 8-638] synthesizing module 'zed_s00_data_fifo_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_1/synth/zed_s00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice__parameterized0' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32328]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized1' (83#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_data_fifo_1' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_1/synth/zed_s00_data_fifo_1.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'zed_s00_data_fifo_1' requires 34 connections, but only 33 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2087]
INFO: [Synth 8-638] synthesizing module 'zed_s00_regslice_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/synth/zed_s00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (84#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_regslice_1' (85#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/synth/zed_s00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18MZ0KG' (86#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:1929]
INFO: [Synth 8-638] synthesizing module 'zed_s00_mmu_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_mmu_0/synth/zed_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_addr_decoder' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_addr_decoder' (87#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (88#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top' (89#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zed_s00_mmu_0' (90#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s00_mmu_0/synth/zed_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_YT786D' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2158]
INFO: [Synth 8-638] synthesizing module 'zed_s01_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/synth/zed_s01_data_fifo_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_data_fifo_0' (91#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_data_fifo_0/synth/zed_s01_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'zed_s01_data_fifo_0' requires 34 connections, but only 33 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2316]
INFO: [Synth 8-638] synthesizing module 'zed_s01_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/synth/zed_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_regslice_0' (92#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/synth/zed_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_YT786D' (93#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2158]
INFO: [Synth 8-638] synthesizing module 'zed_s01_mmu_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_mmu_0/synth/zed_s01_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed_s01_mmu_0' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s01_mmu_0/synth/zed_s01_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1HH6I97' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2387]
INFO: [Synth 8-638] synthesizing module 'zed_s02_data_fifo_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/synth/zed_s02_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axi_data_fifo__parameterized2' (94#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_data_fifo_0' (95#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_data_fifo_0/synth/zed_s02_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's02_data_fifo' of module 'zed_s02_data_fifo_0' requires 40 connections, but only 39 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2572]
INFO: [Synth 8-638] synthesizing module 'zed_s02_regslice_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/synth/zed_s02_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (95#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (95#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (95#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_regslice_0' (96#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/synth/zed_s02_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1HH6I97' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2387]
INFO: [Synth 8-638] synthesizing module 'zed_s02_mmu_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_mmu_0/synth/zed_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_top__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:225]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_decerr_slave__parameterized0' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_top__parameterized0' (97#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_mmu_v2_1/ed104c04/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'zed_s02_mmu_0' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_s02_mmu_0/synth/zed_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/synth/zed_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (98#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (99#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (100#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (101#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (102#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (102#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (102#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (102#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (102#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (103#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (104#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (104#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (104#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (104#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (104#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (105#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (106#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (106#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (107#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'zed_xbar_1' (108#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xbar_1/synth/zed_xbar_1.v:57]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5130]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (192) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5147]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5148]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5150]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'zed_xbar_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5151]
WARNING: [Synth 8-350] instance 'xbar' of module 'zed_xbar_1' requires 78 connections, but only 76 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:5080]
INFO: [Synth 8-256] done synthesizing module 'zed_axi_interconnect_S_AXI_ACP_0' (109#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:4290]
INFO: [Synth 8-638] synthesizing module 'zed_datamover_0_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/synth/zed_datamover_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/synth/zed_datamover_0_0.vhd:308]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_cdc_sync' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_cdc_sync' (110#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (111#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (112#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (113#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (114#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (115#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (116#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (117#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (118#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (119#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (120#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (121#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (122#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (123#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (123#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (124#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (125#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (126#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (126#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (127#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (128#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (129#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (130#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (131#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (132#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (133#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (134#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (135#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (136#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (137#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (137#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (137#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (137#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (137#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (138#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (139#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (140#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (141#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:952]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (142#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (143#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:109]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (144#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd:121]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1430]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1484]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1539]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1594]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1649]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1704]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1759]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (145#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:130]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (146#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (147#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (148#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (149#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:907]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:908]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (150#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zed_datamover_0_0' (151#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/synth/zed_datamover_0_0.vhd:104]
WARNING: [Synth 8-350] instance 'datamover_0' of module 'zed_datamover_0_0' requires 40 connections, but only 37 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3157]
INFO: [Synth 8-638] synthesizing module 'zed_datamover_1_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/synth/zed_datamover_1_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/synth/zed_datamover_1_0.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'zed_datamover_1_0' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/synth/zed_datamover_1_0.vhd:104]
WARNING: [Synth 8-350] instance 'datamover_1' of module 'zed_datamover_1_0' requires 40 connections, but only 37 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3195]
INFO: [Synth 8-638] synthesizing module 'zed_datamover_2_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/synth/zed_datamover_2_0.vhd:107]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/synth/zed_datamover_2_0.vhd:314]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module__parameterized0' (152#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (153#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module__parameterized0' (153#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr__parameterized0' (153#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (154#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (155#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr__parameterized0' (155#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:291]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (156#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (157#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (158#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (158#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (158#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (158#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (158#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:981]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1462]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1517]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1572]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1627]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1682]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1737]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:1792]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (159#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (160#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (161#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (162#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (163#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (164#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized3' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized8' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized7' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (165#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (166#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (166#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (167#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (168#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (169#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (170#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover__parameterized0' (170#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized2' (170#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'zed_datamover_2_0' (171#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/synth/zed_datamover_2_0.vhd:107]
WARNING: [Synth 8-350] instance 'datamover_2' of module 'zed_datamover_2_0' requires 43 connections, but only 40 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3233]
INFO: [Synth 8-638] synthesizing module 'zed_mmult_accel_0_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_0/synth/zed_mmult_accel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mmult_accel' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:95]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_a_buf_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_a_buf_0_ram' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_a_buf_0.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_a_buf_0.v:25]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_a_buf_0_ram' (172#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_a_buf_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_a_buf_0' (173#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_a_buf_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_ap_fadd_7_full_dsp_32' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (174#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (174#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (175#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (176#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (177#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (178#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31826]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31924]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31936]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (179#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (180#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (181#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (181#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (181#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (181#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (181#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (182#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (183#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (184#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (185#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (186#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (187#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (188#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (188#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (188#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (189#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (190#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_ap_fadd_7_full_dsp_32' (191#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_fadd_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'mmult_accel_ap_fmul_3_max_dsp_32' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32422]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (192#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (193#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized82' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized82' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (194#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized84' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized84' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized86' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (195#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (196#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (197#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (198#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (199#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (199#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (199#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_ap_fmul_3_max_dsp_32' (200#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp' (201#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'mmult_accel' (202#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12]
INFO: [Synth 8-256] done synthesizing module 'zed_mmult_accel_0_0' (203#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_0/synth/zed_mmult_accel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zed_mmult_accel_0_if_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/synth/zed_mmult_accel_0_if_0.vhd:123]
INFO: [Synth 8-3491] module 'axis_accelerator_adapter' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:147' bound to instance 'U0' of component 'axis_accelerator_adapter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/synth/zed_mmult_accel_0_if_0.vhd:760]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_core' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_adapter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:191]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:506]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:547]
INFO: [Synth 8-3936] Found unconnected internal register 'axi_addr_reg' and it is trimmed from '13' to '10' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:433]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_adapter' (204#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axi_lite_adapter.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axis_accelerator_adapter_v2_1_cdc_sync' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:248]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:249]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_v2_1_cdc_sync' (205#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xd_input_args_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_iarg_s2s_adapter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:114]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:312]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt' (206#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'xd_iarg_s2s_adapter' (207#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_iarg_s2s_adapter.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'xd_input_args_module' (208#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_args_module.vhd:146]
INFO: [Synth 8-638] synthesizing module 'xd_output_args_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_oarg_s2s_adapter' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:136]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_32_wt' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_32_wt' (209#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/srl_fifo_32_wt.vhd:94]
INFO: [Synth 8-638] synthesizing module 's2s_async_fifo_wt__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-256] done synthesizing module 's2s_async_fifo_wt__parameterized0' (209#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/s2s_async_fifo_wt.vhd:98]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:905]
INFO: [Synth 8-226] default block is never used [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:966]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'xd_oarg_s2s_adapter' (210#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'xd_output_args_module' (211#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_args_module.vhd:156]
INFO: [Synth 8-638] synthesizing module 'xd_sync_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'async_fifo_dist_wt' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:97]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_dist_wt' (212#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/async_fifo_dist_wt.vhd:97]
INFO: [Synth 8-638] synthesizing module 'sync_ap_status' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'sync_ap_status' (213#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/sync_ap_status.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'xd_sync_module' (214#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_sync_module.vhd:159]
INFO: [Synth 8-638] synthesizing module 'xd_input_scalars_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_scalars_module.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'xd_input_scalars_module' (215#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_input_scalars_module.vhd:110]
INFO: [Synth 8-638] synthesizing module 'xd_output_scalars_module' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_scalars_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'xd_output_scalars_module' (216#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_output_scalars_module.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter_core' (217#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter_core.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'axis_accelerator_adapter__parameterized0' (218#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/axis_accelerator_adapter.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'zed_mmult_accel_0_if_0' (219#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/synth/zed_mmult_accel_0_if_0.vhd:123]
WARNING: [Synth 8-350] instance 'mmult_accel_0_if' of module 'zed_mmult_accel_0_if_0' requires 59 connections, but only 53 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3290]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_0_3' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (220#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'lib_cdc_v1_0_cdc_sync__parameterized0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lib_cdc_v1_0_cdc_sync__parameterized0' (220#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (221#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (222#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (223#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (224#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_0_3' (225#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/synth/zed_proc_sys_reset_0_3.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zed_proc_sys_reset_0_3' requires 10 connections, but only 5 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3344]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_1_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_1_0' (226#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/synth/zed_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zed_proc_sys_reset_1_0' requires 10 connections, but only 7 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3350]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_2_1' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_2_1' (227#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/synth/zed_proc_sys_reset_2_1.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zed_proc_sys_reset_2_1' requires 10 connections, but only 5 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3358]
INFO: [Synth 8-638] synthesizing module 'zed_proc_sys_reset_3_2' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'zed_proc_sys_reset_3_2' (228#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/synth/zed_proc_sys_reset_3_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zed_proc_sys_reset_3_2' requires 10 connections, but only 5 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3364]
INFO: [Synth 8-638] synthesizing module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (229#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (230#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (231#1) [/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (232#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:466]
INFO: [Synth 8-256] done synthesizing module 'zed_ps7_0' (233#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/synth/zed_ps7_0.v:57]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_ARID' does not match port width (3) of module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3441]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_AWID' does not match port width (3) of module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3453]
WARNING: [Synth 8-689] width (2) of port connection 'S_AXI_ACP_WID' does not match port width (3) of module 'zed_ps7_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3473]
WARNING: [Synth 8-350] instance 'ps7' of module 'zed_ps7_0' requires 120 connections, but only 108 given [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:3370]
INFO: [Synth 8-638] synthesizing module 'zed_xlconcat_0' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xlconcat_0/synth/zed_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (234#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'zed_xlconcat_0' (235#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_xlconcat_0/synth/zed_xlconcat_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zed' (236#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed.v:2655]
INFO: [Synth 8-256] done synthesizing module 'zed_wrapper' (237#1) [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hdl/zed_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:05 ; elapsed = 00:06:06 . Memory (MB): peak = 1542.086 ; gain = 708.594 ; free physical = 8182 ; free virtual = 21811
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:07 ; elapsed = 00:06:08 . Memory (MB): peak = 1542.086 ; gain = 708.594 ; free physical = 8183 ; free virtual = 21813
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 997 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U32/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc] for cell 'zed_i/datamover_0/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc] for cell 'zed_i/datamover_0/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0.xdc] for cell 'zed_i/datamover_1/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0.xdc] for cell 'zed_i/datamover_1/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0.xdc] for cell 'zed_i/datamover_2/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0.xdc] for cell 'zed_i/datamover_2/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zed_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zed_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc] for cell 'zed_i/datamover_0/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc] for cell 'zed_i/datamover_0/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0_clocks.xdc] for cell 'zed_i/datamover_1/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0_clocks.xdc] for cell 'zed_i/datamover_1/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0_clocks.xdc] for cell 'zed_i/datamover_2/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0_clocks.xdc] for cell 'zed_i/datamover_2/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc] for cell 'zed_i/mmult_accel_0_if'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc] for cell 'zed_i/mmult_accel_0_if'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc] for cell 'zed_i/mmult_accel_0_if'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc] for cell 'zed_i/mmult_accel_0_if'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 216 instances were transformed.
  FDE => FDRE: 128 instances
  FDR => FDRE: 84 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2331.895 ; gain = 0.000 ; free physical = 7528 ; free virtual = 21158
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:43 ; elapsed = 00:06:38 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 7589 ; free virtual = 21153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:43 ; elapsed = 00:06:38 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 7589 ; free virtual = 21153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zed_i. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for zed_i/ps7. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for zed_i/xlconcat. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_1. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_2. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_3. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for zed_i/datamover_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for zed_i/datamover_1. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for zed_i/datamover_2. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for zed_i/mmult_accel_0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for zed_i/mmult_accel_0_if. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/xbar. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/xbar. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for zed_i/acp_axcache_0xF. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/s00_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/m03_couplers/m03_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 80).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_regslice. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s00_mmu. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s02_mmu. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for zed_i/axi_interconnect_S_AXI_ACP/s01_mmu. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 110).
Applied set_property DONT_TOUCH = true for zed_i/ps7/inst. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property DONT_TOUCH = true for zed_i/datamover_0/U0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for zed_i/datamover_1/U0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for zed_i/datamover_2/U0. (constraint file  /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/synth_1/dont_touch.xdc, line 166).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:44 ; elapsed = 00:06:40 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 7589 ; free virtual = 21153
---------------------------------------------------------------------------------
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:35640]
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "r_state" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it2_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16813]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it3_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16814]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it4_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16815]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it5_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16816]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it6_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16817]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it7_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16818]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it8_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16819]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_1902_pp2_it9_reg[0:0]' into 'tmp_8_reg_1902_reg[0:0]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:16808]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it2_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17254]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it3_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17255]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it4_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17256]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it5_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17257]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it6_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17258]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it7_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17259]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it8_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17260]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it9_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17261]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it10_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17262]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it11_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17263]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it12_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17264]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it13_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17265]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it14_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17266]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it15_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17267]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it16_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17268]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it17_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17269]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it18_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17270]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it19_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17271]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it20_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17272]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it21_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17273]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it22_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17274]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it23_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17275]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it24_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17276]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it25_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17277]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it26_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17278]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it27_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17279]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it28_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17280]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it29_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17281]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it30_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17282]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it31_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17283]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it32_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17284]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it33_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17285]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it34_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17286]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it35_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17287]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it36_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17288]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it37_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17289]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it38_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17290]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it39_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17291]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it40_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17292]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it41_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17293]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it42_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17294]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it43_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17295]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it44_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17296]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it45_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17297]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it46_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17298]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it47_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17299]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it48_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17300]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it49_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17301]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it50_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17302]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it51_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17303]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it52_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17304]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it53_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17305]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it54_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17306]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it55_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17307]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it56_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17308]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it57_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17309]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it58_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17310]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it59_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17311]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it60_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17312]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it61_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17313]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it62_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17314]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it63_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17315]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it64_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17316]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it65_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17317]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it66_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17318]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it67_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17319]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it68_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17320]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it69_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17321]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it70_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17322]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it71_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17323]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it72_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17324]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it73_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17325]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it74_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17326]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it75_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17327]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it76_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17328]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it77_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17329]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it78_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17330]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it79_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17331]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_11_reg_1931_pp2_it80_reg[63:6]' into 'tmp_11_reg_1931_reg[63:6]' [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:17332]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it225_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12056]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr1_reg_1866_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:13948]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_flatten_fu_1544_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten8_fu_1630_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten1_fu_1725_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond1_i_fu_1737_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond1_fu_1642_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_fu_1556_p2" won't be mapped to RAM because it is too sparse.
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "host_oscalar_re_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "aux1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "aux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "empty_i" won't be mapped to RAM because it is too sparse.
ROM "din_rdy_i" won't be mapped to RAM because it is too sparse.
ROM "ap_cmd_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "input_mask_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "input_mask_clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "output_mask_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "run_continous" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14529]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:130]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:907]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:908]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:933]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:842]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net none in module/entity xd_oarg_s2s_adapter does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axis_accelerator_adapter_v2_1/e6901dd8/hdl/src/vhdl/xd_oarg_s2s_adapter.vhd:133]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:00 ; elapsed = 00:06:55 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 7592 ; free virtual = 21158
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fadd_32ns_32ns_32_9_full_dsp:/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_0_delay__parameterized0) to 'mmult_accel_fmul_32ns_32ns_32_5_max_dsp:/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     35159|
|2     |mmult_accel__GB1 |           1|     22790|
|3     |mmult_accel__GB2 |           1|     17438|
|4     |mmult_accel__GB3 |           1|     25911|
|5     |zed__GCB0        |           1|     32304|
|6     |zed__GCB1        |           1|     11628|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it224_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12049]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it223_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12042]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it222_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12035]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it221_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12028]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it220_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12021]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it219_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12007]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it218_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:12000]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it217_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11993]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it216_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11986]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it215_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11979]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it214_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11972]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it213_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11965]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it212_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11958]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it211_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11951]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it210_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11944]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it209_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11930]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it208_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11923]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it207_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11916]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it206_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11909]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it205_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11902]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it204_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11895]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it203_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11888]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it202_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11881]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it201_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11874]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it200_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11867]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it199_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11853]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it198_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11846]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it197_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11839]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it196_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11832]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it195_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11825]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it194_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11818]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_12_reg_1994_pp2_it193_reg' and it is trimmed from '7' to '6' bits. [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/mmult_accel_v1_0/31fadbf8/hdl/verilog/mmult_accel.v:11811]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "exitcond_flatten_fu_1544_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten8_fu_1630_p2" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3331] design mmult_accel__GB0 has unconnected port ap_reg_ppstg_tmp_12_reg_1994_pp2_it81_reg[6]
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/exp_over_int" won't be mapped to RAM because it is too sparse.
ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/ip_sig" won't be mapped to RAM because it is too sparse.
ROM "exitcond_flatten1_fu_1725_p2" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse.
ROM "inst/decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because address size (23) is larger than maximum supported(18) 
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:07:05 ; elapsed = 00:07:15 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5790 ; free virtual = 19479
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:07:05 ; elapsed = 00:07:15 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5790 ; free virtual = 19479

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     37636|
|2     |mmult_accel__GB1 |           1|     24107|
|3     |mmult_accel__GB2 |           1|     18750|
|4     |mmult_accel__GB3 |           1|     25910|
|5     |zed__GCB0        |           1|     34036|
|6     |zed__GCB1        |           1|     12037|
+------+-----------------+------------+----------+
INFO: [Synth 8-3969] The signal a_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal b_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal a_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it81_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it72_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it99_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it90_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it117_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it108_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it135_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it126_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it153_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it144_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it171_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it162_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it189_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it180_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it207_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it198_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it216_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it225_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it27_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it18_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it45_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it36_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_reg_ppstg_tmp_10_reg_1970_pp2_it63_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_reg_ppstg_tmp_9_reg_1907_pp2_it54_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:31 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5662 ; free virtual = 19376
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:09 ; elapsed = 00:07:31 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5662 ; free virtual = 19376

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     34041|
|2     |mmult_accel__GB1 |           1|     22696|
|3     |mmult_accel__GB2 |           1|     17016|
|4     |mmult_accel__GB3 |           1|      2304|
|5     |zed__GCB0        |           1|     28594|
|6     |zed__GCB1        |           1|      9171|
+------+-----------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:09 ; elapsed = 00:07:31 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5662 ; free virtual = 19376
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:19 ; elapsed = 00:07:41 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5660 ; free virtual = 19371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:32 ; elapsed = 00:07:54 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5639 ; free virtual = 19346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |mmult_accel__GB0 |           1|     34041|
|2     |mmult_accel__GB1 |           1|     22696|
|3     |mmult_accel__GB2 |           1|     17016|
|4     |mmult_accel__GB3 |           1|      2304|
|5     |zed__GCB0        |           1|     28594|
|6     |zed__GCB1        |           1|      9171|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[149] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[148] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[147] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[146] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[145] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[144] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[143] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[142] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[141] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[140] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[139] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[138] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[137] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[136] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[135] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[134] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[133] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[132] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[131] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[130] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[129] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[128] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[127] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[126] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[125] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[124] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[123] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[122] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[121] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[120] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[119] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[118] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[117] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[116] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[115] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[114] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[113] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[112] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[111] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[110] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[109] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[108] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[107] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[106] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[105] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[104] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[103] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[102] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[101] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[100] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[99] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[98] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[97] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[96] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[95] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[94] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[93] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[92] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[91] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[90] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[89] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[88] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[87] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[86] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[85] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[84] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[83] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[82] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[81] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[80] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[79] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[78] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[77] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[76] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[75] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[74] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[73] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[72] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[71] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[70] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[69] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[68] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[67] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[29] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[28] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[27] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] ) is unused and will be removed from module axi_dma_smple_sm__2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Synth 8-3332] Sequential element (\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_dma__parameterized2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:22 ; elapsed = 00:08:45 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5690 ; free virtual = 19401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:25 ; elapsed = 00:08:48 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5687 ; free virtual = 19398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:25 ; elapsed = 00:08:48 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5687 ; free virtual = 19398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:33 ; elapsed = 00:08:56 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5697 ; free virtual = 19399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     4|
|3     |CARRY4     |   324|
|4     |DSP48E1    |    32|
|5     |DSP48E1_1  |    32|
|6     |DSP48E1_2  |    32|
|7     |DSP48E1_3  |    32|
|8     |DSP48E1_4  |    32|
|9     |GND        |     4|
|10    |LUT1       |   957|
|11    |LUT2       |  2665|
|12    |LUT3       |  5626|
|13    |LUT4       |  3483|
|14    |LUT5       |  2809|
|15    |LUT6       |  5726|
|16    |MUXCY      |  2116|
|17    |MUXCY_L    |    96|
|18    |MUXF7      |    94|
|19    |PS7        |     1|
|20    |RAM32M     |    61|
|21    |RAM32X1D   |     1|
|22    |RAMB18E1   |     3|
|23    |RAMB18E1_1 |     2|
|24    |RAMB36E1_1 |     3|
|25    |RAMB36E1_2 |     5|
|26    |RAMB36E1_3 |     3|
|27    |RAMB36E1_4 |    32|
|28    |SRL16      |     4|
|29    |SRL16E     |   581|
|30    |SRLC32E    |   633|
|31    |VCC        |     1|
|32    |XORCY      |   647|
|33    |FDCE       |   812|
|34    |FDE        |   128|
|35    |FDPE       |   223|
|36    |FDR        |    56|
|37    |FDRE       | 25847|
|38    |FDSE       |   153|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:34 ; elapsed = 00:08:57 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 5698 ; free virtual = 19399
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:18 ; elapsed = 00:08:26 . Memory (MB): peak = 2331.895 ; gain = 550.035 ; free physical = 7465 ; free virtual = 21166
Synthesis Optimization Complete : Time (s): cpu = 00:09:55 ; elapsed = 00:08:57 . Memory (MB): peak = 2331.895 ; gain = 1498.402 ; free physical = 7603 ; free virtual = 21170
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/a_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_0_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_10_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_11_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_12_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_13_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_14_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_15_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_1_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_2_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_3_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_4_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_5_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_6_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_7_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_8_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0/inst/b_buf_9_U/mmult_accel_a_buf_0_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'zed_i/mmult_accel_0_if/U0/XD_ADAPTER_CORE_I/XD_OUTPUT_ARGS_I/OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 930 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 610 instances
  FDE => FDRE: 128 instances
  FDR => FDRE: 56 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 61 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 4 instances
  SRLC32E => SRL16E: 70 instances

INFO: [Common 17-83] Releasing license: Synthesis
2019 Infos, 359 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:05 ; elapsed = 00:09:07 . Memory (MB): peak = 2331.895 ; gain = 1339.844 ; free physical = 7601 ; free virtual = 21167
# write_checkpoint -noxdef zed_wrapper.dcp
# catch { report_utilization -file zed_wrapper_utilization_synth.rpt -pb zed_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2331.895 ; gain = 0.000 ; free physical = 7597 ; free virtual = 21171
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 16:11:34 2016...
[Thu Jul 28 16:11:37 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.31 ; elapsed = 00:09:22 . Memory (MB): peak = 1003.059 ; gain = 8.000 ; free physical = 8991 ; free virtual = 22558
# launch_runs impl_1 -to_step write_bitstream
[Thu Jul 28 16:11:37 2016] Launched impl_1...
Run output will be captured here: /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Jul 28 16:11:37 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log zed_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zed_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
  **** IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1_board.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_1/zed_proc_sys_reset_2_1.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2_board.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_2/zed_proc_sys_reset_3_2.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3_board.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_3/zed_proc_sys_reset_0_3.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc] for cell 'zed_i/datamover_0/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0.xdc] for cell 'zed_i/datamover_0/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0.xdc] for cell 'zed_i/datamover_1/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0.xdc] for cell 'zed_i/datamover_1/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0.xdc] for cell 'zed_i/datamover_2/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0.xdc] for cell 'zed_i/datamover_2/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc] for cell 'zed_i/datamover_0/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_0_0/zed_datamover_0_0_clocks.xdc] for cell 'zed_i/datamover_0/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0_clocks.xdc] for cell 'zed_i/datamover_1/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_1_0/zed_datamover_1_0_clocks.xdc] for cell 'zed_i/datamover_1/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0_clocks.xdc] for cell 'zed_i/datamover_2/U0'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_datamover_2_0/zed_datamover_2_0_clocks.xdc] for cell 'zed_i/datamover_2/U0'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc] for cell 'zed_i/mmult_accel_0_if'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0.xdc] for cell 'zed_i/mmult_accel_0_if'
Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc] for cell 'zed_i/mmult_accel_0_if'
Finished Parsing XDC File [/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/ip/zed_mmult_accel_0_if_0/zed_mmult_accel_0_if_0_clocks.xdc] for cell 'zed_i/mmult_accel_0_if'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 61 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.891 ; gain = 450.668 ; free physical = 8411 ; free virtual = 21991
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1383.918 ; gain = 11.027 ; free physical = 8422 ; free virtual = 21988
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 4 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10db0aad7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.434 ; gain = 0.000 ; free physical = 7958 ; free virtual = 21524

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 325 cells.
Phase 2 Constant Propagation | Checksum: 16ac0832a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1963.434 ; gain = 0.000 ; free physical = 7950 ; free virtual = 21516

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U32/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 18663 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2245 unconnected cells.
Phase 3 Sweep | Checksum: 132a1b826

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.434 ; gain = 0.000 ; free physical = 7941 ; free virtual = 21516
Ending Logic Optimization Task | Checksum: 132a1b826

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.434 ; gain = 0.000 ; free physical = 7940 ; free virtual = 21516
Implement Debug Cores | Checksum: 12e310afa
Logic Optimization | Checksum: 12e310afa

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 1dba470bf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2083.270 ; gain = 0.000 ; free physical = 7810 ; free virtual = 21393
Ending Power Optimization Task | Checksum: 1dba470bf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.270 ; gain = 119.836 ; free physical = 7810 ; free virtual = 21393
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2083.270 ; gain = 710.379 ; free physical = 7810 ; free virtual = 21393
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2103.277 ; gain = 0.000 ; free physical = 7808 ; free virtual = 21393
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/impl_1/zed_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12622feb0

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2103.281 ; gain = 0.000 ; free physical = 7818 ; free virtual = 21392

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2103.281 ; gain = 0.000 ; free physical = 7818 ; free virtual = 21392
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2103.281 ; gain = 0.000 ; free physical = 7819 ; free virtual = 21392

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2103.281 ; gain = 0.000 ; free physical = 7819 ; free virtual = 21392
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and zed_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7819 ; free virtual = 21393

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7819 ; free virtual = 21393

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 5ef13230

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7819 ; free virtual = 21393
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1399acb40

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7819 ; free virtual = 21393

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 200463976

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7818 ; free virtual = 21392
Phase 2.1.2.1 Place Init Design | Checksum: 23177fb62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7801 ; free virtual = 21387
Phase 2.1.2 Build Placer Netlist Model | Checksum: 23177fb62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7801 ; free virtual = 21387

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 23177fb62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7801 ; free virtual = 21387
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 23177fb62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7801 ; free virtual = 21387
Phase 2.1 Placer Initialization Core | Checksum: 23177fb62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7801 ; free virtual = 21387
Phase 2 Placer Initialization | Checksum: 23177fb62

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.336 ; gain = 150.055 ; free physical = 7801 ; free virtual = 21387

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ba6783ca

Time (s): cpu = 00:01:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7801 ; free virtual = 21376

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ba6783ca

Time (s): cpu = 00:01:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7801 ; free virtual = 21376

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 213e0d3de

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7797 ; free virtual = 21372

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 27e57c405

Time (s): cpu = 00:01:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7797 ; free virtual = 21372

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 27e57c405

Time (s): cpu = 00:01:44 ; elapsed = 00:00:41 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7797 ; free virtual = 21372

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 18b439824

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7797 ; free virtual = 21372

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1dd390da0

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7797 ; free virtual = 21372

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1f8dabc23

Time (s): cpu = 00:02:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7767 ; free virtual = 21342
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1f8dabc23

Time (s): cpu = 00:02:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7767 ; free virtual = 21342

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f8dabc23

Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7766 ; free virtual = 21341

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f8dabc23

Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7766 ; free virtual = 21340
Phase 4.6 Small Shape Detail Placement | Checksum: 1f8dabc23

Time (s): cpu = 00:02:03 ; elapsed = 00:00:52 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7766 ; free virtual = 21340

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1f8dabc23

Time (s): cpu = 00:02:04 ; elapsed = 00:00:53 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7766 ; free virtual = 21340
Phase 4 Detail Placement | Checksum: 1f8dabc23

Time (s): cpu = 00:02:04 ; elapsed = 00:00:53 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7766 ; free virtual = 21340

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ae677b2b

Time (s): cpu = 00:02:04 ; elapsed = 00:00:53 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7764 ; free virtual = 21338

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1ae677b2b

Time (s): cpu = 00:02:04 ; elapsed = 00:00:53 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7764 ; free virtual = 21338

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:19 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.133. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:19 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
Phase 5.2.2 Post Placement Optimization | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
Phase 5.2 Post Commit Optimization | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
Phase 5.5 Placer Reporting | Checksum: 1c5993652

Time (s): cpu = 00:02:39 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1dbd150b6

Time (s): cpu = 00:02:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1dbd150b6

Time (s): cpu = 00:02:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
Ending Placer Task | Checksum: 17e6f6d83

Time (s): cpu = 00:02:40 ; elapsed = 00:01:20 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:22 . Memory (MB): peak = 2293.352 ; gain = 190.070 ; free physical = 7738 ; free virtual = 21319
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2293.352 ; gain = 0.000 ; free physical = 7683 ; free virtual = 21318
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2293.352 ; gain = 0.000 ; free physical = 7724 ; free virtual = 21316
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2293.352 ; gain = 0.000 ; free physical = 7724 ; free virtual = 21316
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2293.352 ; gain = 0.000 ; free physical = 7724 ; free virtual = 21317
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17048e621

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2330.832 ; gain = 37.480 ; free physical = 7670 ; free virtual = 21255

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17048e621

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2330.832 ; gain = 37.480 ; free physical = 7663 ; free virtual = 21248

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17048e621

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2330.832 ; gain = 37.480 ; free physical = 7633 ; free virtual = 21218
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13db11c31

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.996 ; gain = 109.645 ; free physical = 7559 ; free virtual = 21144
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0778| TNS=-0.0778| WHS=-0.364 | THS=-676   |

Phase 2 Router Initialization | Checksum: 1bb430804

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2402.996 ; gain = 109.645 ; free physical = 7501 ; free virtual = 21086

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21766cb1b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7501 ; free virtual = 21086

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4124
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e65159d4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7498 ; free virtual = 21084
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.188 | TNS=-2.32  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c3878545

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7498 ; free virtual = 21084

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1a96cd4a6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084
Phase 4.1.2 GlobIterForTiming | Checksum: 1b3a53b00

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084
Phase 4.1 Global Iteration 0 | Checksum: 1b3a53b00

Time (s): cpu = 00:01:36 ; elapsed = 00:00:34 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b3c54b68

Time (s): cpu = 00:01:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7498 ; free virtual = 21084
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.209 | TNS=-2.77  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d698314e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7498 ; free virtual = 21084
Phase 4 Rip-up And Reroute | Checksum: 1d698314e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7498 ; free virtual = 21084

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 28c1de7a8

Time (s): cpu = 00:01:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.188 | TNS=-2.23  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 18918b7e2

Time (s): cpu = 00:01:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 18918b7e2

Time (s): cpu = 00:01:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 228261920

Time (s): cpu = 00:01:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.134 | TNS=-1.15  | WHS=-0.002 | THS=-0.002 |

Phase 7 Post Hold Fix | Checksum: 18706559e

Time (s): cpu = 00:01:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.0413 %
  Global Horizontal Routing Utilization  = 15.6639 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X59Y67 -> INT_R_X59Y67
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1dae03b5d

Time (s): cpu = 00:01:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1dae03b5d

Time (s): cpu = 00:01:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26dc6cccd

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 26dc6cccd

Time (s): cpu = 00:01:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.134 | TNS=-1.15  | WHS=0.05   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 26dc6cccd

Time (s): cpu = 00:01:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2432.047 ; gain = 138.695 ; free physical = 7499 ; free virtual = 21084
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2432.055 ; gain = 138.703 ; free physical = 7499 ; free virtual = 21084
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:00:43 . Memory (MB): peak = 2432.055 ; gain = 138.703 ; free physical = 7499 ; free virtual = 21084
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2452.055 ; gain = 0.000 ; free physical = 7425 ; free virtual = 21083
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2452.059 ; gain = 20.004 ; free physical = 7482 ; free virtual = 21083
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/impl_1/zed_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2452.059 ; gain = 0.000 ; free physical = 7482 ; free virtual = 21083
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U10/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U11/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U12/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U13/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U14/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U15/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U16/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U17/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U18/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U19/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U20/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U21/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U22/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U23/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U24/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U25/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U26/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U27/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U28/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U29/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U3/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U30/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U31/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U32/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U4/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U5/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U6/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U7/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U8/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U9/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U33/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U34/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U35/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U36/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U37/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U38/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U39/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U40/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U41/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U42/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U43/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U43/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U44/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U44/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U45/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U45/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U46/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U46/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U47/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U47/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U48/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U48/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U49/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U49/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U50/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U50/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U51/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U51/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U52/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U52/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U53/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U53/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U54/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U54/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U55/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U55/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U56/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U56/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U57/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U57/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U58/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U58/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U59/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U59/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U60/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U60/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U61/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U61/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U62/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U62/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U63/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U63/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U64/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U64/mmult_accel_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP zed_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1/mmult_accel_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 258 Warnings, 195 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zed_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jul 28 16:15:34 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2812.238 ; gain = 296.121 ; free physical = 7102 ; free virtual = 20708
WARNING: [Vivado_Tcl 4-319] File zed_wrapper.mmi does not exist
bdTcl: /home/trungnguyen/SDSoC/samples/mmult_optimized_apf/_sds/p0/ipi/zed.runs/impl_1/.Xil/Vivado-15666-verratnix.zmk.uni-kl.de/HWH/zed_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 16:15:34 2016...
[Thu Jul 28 16:15:35 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.28 ; elapsed = 00:03:57 . Memory (MB): peak = 1003.062 ; gain = 0.000 ; free physical = 8948 ; free virtual = 22556
# set bitstream [get_property top [current_fileset]].bit
# set directory [get_property directory [current_run]]
# file copy -force [file join $directory $bitstream] [file join $directory bitstream.bit]
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 16:15:35 2016...
