(module DFN8_2x2 (layer F.Cu) (tedit 5EC653F2)
  (descr "Max 21-0041_E (14 Pin)")
  (tags "Integrated Circuit")
  (solder_mask_margin 0.075)
  (solder_paste_margin -0.025)
  (clearance 0.1)
  (attr smd)
  (fp_text reference IC** (at 1.8 -0.18) (layer F.SilkS)
    (effects (font (size 0.2 0.2) (thickness 0.05)))
  )
  (fp_text value "DFN8 2x2" (at 0.7 -0.2) (layer F.SilkS) hide
    (effects (font (size 0.2 0.2) (thickness 0.05)))
  )
  (fp_line (start -0.03 2.08) (end -0.03 -0.03) (layer F.SilkS) (width 0.06))
  (fp_line (start 2.08 2.08) (end -0.03 2.08) (layer F.SilkS) (width 0.06))
  (fp_line (start -0.03 -0.03) (end 2.08 -0.03) (layer F.SilkS) (width 0.06))
  (fp_line (start 2.08 -0.03) (end 2.08 2.08) (layer F.SilkS) (width 0.06))
  (pad 9 smd rect (at 1.025 1.025) (size 0.45 1.6) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at 2 0.275 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at 2 0.775 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at 2 1.275 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at 2 1.775 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at 0.05 1.775 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at 0.05 1.275 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at 0.05 0.775 180) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask))
  (pad 1 smd rect (at 0.05 0.275) (size 0.7 0.3) (layers F.Cu F.Paste F.Mask)
    (zone_connect 0))
  (model D:/SlugSat/GitHub/Schematics_PCBs/!Step-Files/ST_TDFN8DG_2x2.stp
    (offset (xyz 1.025 -1.025 -0.05))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 90))
  )
)
