digraph egress {
mod_dst_mac_t_0 [ shape=record, style="filled", fillcolor=cornsilk, label="mod_dst_mac_t_0\l\l
M:\l
 eg_intr_md.egress_port\l
\lW:\l
 hdr.ethernet.dst_addr\l
 "];
tbl_mod_header [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_mod_header\l\l
R:\l
 eg_intr_md.enq_qdepth\l
 eg_intr_md_from_prsr.global_tstamp\l
 hdr.p4_header.delay\l
\lW:\l
 hdr.p4_header.depth\l
 hdr.p4_header.delay\l
 "];
cond_9 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_intr_md.egress_port != 68\l\l
 "];
tbl_get_weighted_qdepth [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_get_weighted_qdepth\l\l
R:\l
 hdr.p4_header.depth\l
\lW:\l
 meta.weighted_qdepth\l
 "];
cond_10 [ shape=record, style="filled", fillcolor=cornsilk, label="eg_intr_md.egress_port != 68\l\l
 "];
tbl_set_qdepth [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_set_qdepth\l\l
R:\l
 meta.weighted_qdepth\l
\l "];
tbl_get_ewma [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_get_ewma\l\l
R:\l
 meta.weighted_qdepth\l
\lW:\l
 meta.ewma\l
 "];
tbl_get_qdepth [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_get_qdepth\l\l
R:\l
 meta.ewma\l
\lW:\l
 meta.qdepth_for_match\l
 "];
map_qdepth_to_prob_t_0 [ shape=record, style="filled", fillcolor=cornsilk, label="map_qdepth_to_prob_t_0\l\l
M:\l
 meta.qdepth_for_match\l
\lW:\l
 hdr.p4_header.drop_prob\l
 "];
    PARSER -> mod_dst_mac_t_0
    mod_dst_mac_t_0 -> tbl_mod_header
    tbl_mod_header -> cond_9
    cond_9 -> tbl_get_weighted_qdepth
    cond_9 -> cond_10
    tbl_get_weighted_qdepth -> cond_10
    cond_10 -> tbl_set_qdepth
    cond_10 -> tbl_get_ewma
    tbl_get_ewma -> tbl_get_qdepth
    tbl_get_qdepth -> map_qdepth_to_prob_t_0
    map_qdepth_to_prob_t_0 -> DEPARSER
    tbl_set_qdepth -> DEPARSER
}
