// Seed: 3963615722
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = 1;
  type_6(
      id_0, (id_1.id_0), id_0, id_3
  );
  logic id_4 = 1'b0 & 1;
endmodule
