

================================================================
== Vitis HLS Report for 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2'
================================================================
* Date:           Sat May  4 12:09:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.593 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  39.523 ns|  39.523 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_834_1_VITIS_LOOP_835_2  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     89|    -|
|Register         |        -|    -|     161|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     161|    117|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln834_1_fu_252_p2      |         +|   0|  0|   3|           2|           1|
    |add_ln834_fu_220_p2        |         +|   0|  0|   6|           4|           1|
    |add_ln835_fu_266_p2        |         +|   0|  0|   3|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln834_fu_214_p2       |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln835_fu_238_p2       |      icmp|   0|  0|   3|           2|           2|
    |select_ln834_1_fu_258_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln834_fu_244_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          18|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |  13|          3|    2|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |  13|          3|    2|          6|
    |gmem1_blk_n_R                         |   9|          2|    1|          2|
    |i_fu_74                               |   9|          2|    2|          4|
    |indvar_flatten_fu_78                  |   9|          2|    4|          8|
    |j_fu_70                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  89|         20|   19|         42|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln835_reg_458        |   2|   0|    2|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_53_fu_86           |  16|   0|   16|          0|
    |empty_54_fu_90           |  16|   0|   16|          0|
    |empty_55_fu_94           |  16|   0|   16|          0|
    |empty_56_fu_98           |  16|   0|   16|          0|
    |empty_57_fu_102          |  16|   0|   16|          0|
    |empty_58_fu_106          |  16|   0|   16|          0|
    |empty_59_fu_110          |  16|   0|   16|          0|
    |empty_60_fu_114          |  16|   0|   16|          0|
    |empty_fu_82              |  16|   0|   16|          0|
    |i_fu_74                  |   2|   0|    2|          0|
    |indvar_flatten_fu_78     |   4|   0|    4|          0|
    |j_fu_70                  |   2|   0|    2|          0|
    |select_ln834_1_reg_453   |   2|   0|    2|          0|
    |select_ln834_reg_449     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 161|   0|  161|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   16|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   16|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   10|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|sext_ln834            |   in|   63|     ap_none|                                           sext_ln834|        scalar|
|p_out                 |  out|   16|      ap_vld|                                                p_out|       pointer|
|p_out_ap_vld          |  out|    1|      ap_vld|                                                p_out|       pointer|
|p_out1                |  out|   16|      ap_vld|                                               p_out1|       pointer|
|p_out1_ap_vld         |  out|    1|      ap_vld|                                               p_out1|       pointer|
|p_out2                |  out|   16|      ap_vld|                                               p_out2|       pointer|
|p_out2_ap_vld         |  out|    1|      ap_vld|                                               p_out2|       pointer|
|p_out3                |  out|   16|      ap_vld|                                               p_out3|       pointer|
|p_out3_ap_vld         |  out|    1|      ap_vld|                                               p_out3|       pointer|
|p_out4                |  out|   16|      ap_vld|                                               p_out4|       pointer|
|p_out4_ap_vld         |  out|    1|      ap_vld|                                               p_out4|       pointer|
|p_out5                |  out|   16|      ap_vld|                                               p_out5|       pointer|
|p_out5_ap_vld         |  out|    1|      ap_vld|                                               p_out5|       pointer|
|p_out6                |  out|   16|      ap_vld|                                               p_out6|       pointer|
|p_out6_ap_vld         |  out|    1|      ap_vld|                                               p_out6|       pointer|
|p_out7                |  out|   16|      ap_vld|                                               p_out7|       pointer|
|p_out7_ap_vld         |  out|    1|      ap_vld|                                               p_out7|       pointer|
|p_out8                |  out|   16|      ap_vld|                                               p_out8|       pointer|
|p_out8_ap_vld         |  out|    1|      ap_vld|                                               p_out8|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_53 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_55 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_60 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln834_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln834"   --->   Operation 17 'read' 'sext_ln834_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln834_cast = sext i63 %sext_ln834_read"   --->   Operation 18 'sext' 'sext_ln834_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln834 = store i2 0, i2 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 21 'store' 'store_ln834' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln835 = store i2 0, i2 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 22 'store' 'store_ln835' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%icmp_ln834 = icmp_eq  i4 %indvar_flatten_load, i4 9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 25 'icmp' 'icmp_ln834' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.99ns)   --->   "%add_ln834 = add i4 %indvar_flatten_load, i4 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 26 'add' 'add_ln834' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln834 = br i1 %icmp_ln834, void %for.inc14, void %for.end16.exitStub" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 27 'br' 'br_ln834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln834_cast" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 30 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.63ns)   --->   "%icmp_ln835 = icmp_eq  i2 %j_load, i2 3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 31 'icmp' 'icmp_ln835' <Predicate = (!icmp_ln834)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.81ns)   --->   "%select_ln834 = select i1 %icmp_ln835, i2 0, i2 %j_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 32 'select' 'select_ln834' <Predicate = (!icmp_ln834)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.63ns)   --->   "%add_ln834_1 = add i2 %i_load, i2 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 33 'add' 'add_ln834_1' <Predicate = (!icmp_ln834)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.81ns)   --->   "%select_ln834_1 = select i1 %icmp_ln835, i2 %add_ln834_1, i2 %i_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 34 'select' 'select_ln834_1' <Predicate = (!icmp_ln834)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.63ns)   --->   "%add_ln835 = add i2 %select_ln834, i2 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 35 'add' 'add_ln835' <Predicate = (!icmp_ln834)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln834 = store i4 %add_ln834, i4 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 36 'store' 'store_ln834' <Predicate = (!icmp_ln834)> <Delay = 1.29>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_load13 = load i16 %empty"   --->   Operation 66 'load' 'p_load13' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_load12 = load i16 %empty_53"   --->   Operation 67 'load' 'p_load12' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_load10 = load i16 %empty_54"   --->   Operation 68 'load' 'p_load10' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_load9 = load i16 %empty_55"   --->   Operation 69 'load' 'p_load9' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_load8 = load i16 %empty_56"   --->   Operation 70 'load' 'p_load8' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_load6 = load i16 %empty_57"   --->   Operation 71 'load' 'p_load6' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_load5 = load i16 %empty_58"   --->   Operation 72 'load' 'p_load5' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_load4 = load i16 %empty_59"   --->   Operation 73 'load' 'p_load4' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty_60"   --->   Operation 74 'load' 'p_load' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out1, i16 %p_load4"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out2, i16 %p_load5"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out3, i16 %p_load6"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out4, i16 %p_load8"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out5, i16 %p_load9"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out6, i16 %p_load10"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out7, i16 %p_load12"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out8, i16 %p_load13"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln834)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_834_1_VITIS_LOOP_835_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln835 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 39 'specpipeline' 'specpipeline_ln835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.40ns)   --->   "%gmem1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem1_addr" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 40 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%switch_ln836 = switch i2 %select_ln834_1, void %arrayidx131.case.2, i2 0, void %arrayidx131.case.0, i2 1, void %arrayidx131.case.1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 41 'switch' 'switch_ln836' <Predicate = true> <Delay = 1.20>
ST_2 : Operation 42 [1/1] (1.20ns)   --->   "%switch_ln836 = switch i2 %select_ln834, void %arrayidx131.case.211, i2 0, void %arrayidx131.case.1.arrayidx131.exit_crit_edge11, i2 1, void %arrayidx131.case.1.arrayidx131.exit_crit_edge" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 42 'switch' 'switch_ln836' <Predicate = (select_ln834_1 == 1)> <Delay = 1.20>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 43 'store' 'store_ln836' <Predicate = (select_ln834_1 == 1 & select_ln834 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 44 'br' 'br_ln836' <Predicate = (select_ln834_1 == 1 & select_ln834 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_53" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 45 'store' 'store_ln836' <Predicate = (select_ln834_1 == 1 & select_ln834 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 46 'br' 'br_ln836' <Predicate = (select_ln834_1 == 1 & select_ln834 == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_54" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 47 'store' 'store_ln836' <Predicate = (select_ln834_1 == 1 & select_ln834 != 0 & select_ln834 != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 48 'br' 'br_ln836' <Predicate = (select_ln834_1 == 1 & select_ln834 != 0 & select_ln834 != 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.20ns)   --->   "%switch_ln836 = switch i2 %select_ln834, void %arrayidx131.case.26, i2 0, void %arrayidx131.case.0.arrayidx131.exit_crit_edge7, i2 1, void %arrayidx131.case.0.arrayidx131.exit_crit_edge" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 49 'switch' 'switch_ln836' <Predicate = (select_ln834_1 == 0)> <Delay = 1.20>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_55" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 50 'store' 'store_ln836' <Predicate = (select_ln834_1 == 0 & select_ln834 == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 51 'br' 'br_ln836' <Predicate = (select_ln834_1 == 0 & select_ln834 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_56" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 52 'store' 'store_ln836' <Predicate = (select_ln834_1 == 0 & select_ln834 == 0)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 53 'br' 'br_ln836' <Predicate = (select_ln834_1 == 0 & select_ln834 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_57" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 54 'store' 'store_ln836' <Predicate = (select_ln834_1 == 0 & select_ln834 != 0 & select_ln834 != 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 55 'br' 'br_ln836' <Predicate = (select_ln834_1 == 0 & select_ln834 != 0 & select_ln834 != 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.20ns)   --->   "%switch_ln836 = switch i2 %select_ln834, void %arrayidx131.case.216, i2 0, void %arrayidx131.case.2.arrayidx131.exit_crit_edge3, i2 1, void %arrayidx131.case.2.arrayidx131.exit_crit_edge" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 56 'switch' 'switch_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1)> <Delay = 1.20>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_58" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 57 'store' 'store_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1 & select_ln834 == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 58 'br' 'br_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1 & select_ln834 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_59" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 59 'store' 'store_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1 & select_ln834 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 60 'br' 'br_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1 & select_ln834 == 0)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln836 = store i16 %gmem1_addr_read, i16 %empty_60" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 61 'store' 'store_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1 & select_ln834 != 0 & select_ln834 != 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln836 = br void %arrayidx131.exit" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:836]   --->   Operation 62 'br' 'br_ln836' <Predicate = (select_ln834_1 != 0 & select_ln834_1 != 1 & select_ln834 != 0 & select_ln834 != 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln834 = store i2 %select_ln834_1, i2 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834]   --->   Operation 63 'store' 'store_ln834' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln835 = store i2 %add_ln835, i2 %j" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 64 'store' 'store_ln835' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln835 = br void %for.inc" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835]   --->   Operation 65 'br' 'br_ln835' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln834]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011]
i                     (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 010]
empty                 (alloca           ) [ 011]
empty_53              (alloca           ) [ 011]
empty_54              (alloca           ) [ 011]
empty_55              (alloca           ) [ 011]
empty_56              (alloca           ) [ 011]
empty_57              (alloca           ) [ 011]
empty_58              (alloca           ) [ 011]
empty_59              (alloca           ) [ 011]
empty_60              (alloca           ) [ 011]
sext_ln834_read       (read             ) [ 000]
sext_ln834_cast       (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln834           (store            ) [ 000]
store_ln835           (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln834            (icmp             ) [ 010]
add_ln834             (add              ) [ 000]
br_ln834              (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
gmem1_addr            (getelementptr    ) [ 011]
icmp_ln835            (icmp             ) [ 000]
select_ln834          (select           ) [ 011]
add_ln834_1           (add              ) [ 000]
select_ln834_1        (select           ) [ 011]
add_ln835             (add              ) [ 011]
store_ln834           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln835    (specpipeline     ) [ 000]
gmem1_addr_read       (read             ) [ 000]
switch_ln836          (switch           ) [ 000]
switch_ln836          (switch           ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
switch_ln836          (switch           ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
switch_ln836          (switch           ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln836           (store            ) [ 000]
br_ln836              (br               ) [ 000]
store_ln834           (store            ) [ 000]
store_ln835           (store            ) [ 000]
br_ln835              (br               ) [ 000]
p_load13              (load             ) [ 000]
p_load12              (load             ) [ 000]
p_load10              (load             ) [ 000]
p_load9               (load             ) [ 000]
p_load8               (load             ) [ 000]
p_load6               (load             ) [ 000]
p_load5               (load             ) [ 000]
p_load4               (load             ) [ 000]
p_load                (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln834">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln834"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_834_1_VITIS_LOOP_835_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_53_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_54_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_54/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_55_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_55/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_56_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_56/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_57_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_58_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_58/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_59_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_59/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_60_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln834_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="63" slack="0"/>
<pin id="120" dir="0" index="1" bw="63" slack="0"/>
<pin id="121" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln834_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gmem1_addr_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="1"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln0_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="16" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln0_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln0_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="0" index="2" bw="16" slack="0"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln834_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="63" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln834_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln834_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln834/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln835_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln835/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvar_flatten_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln834_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln834/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln834_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln834/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="gmem1_addr_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln835_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln835/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln834_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="0" index="2" bw="2" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln834/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln834_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln834_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln834_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln834_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln835_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln835/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln834_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln834/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln836_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="1"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln836_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="1"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln836_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="1"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln836_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln836_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln836_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln836_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="1"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln836_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln836_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="1"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln834_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="1"/>
<pin id="324" dir="0" index="1" bw="2" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln834/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln835_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="1"/>
<pin id="328" dir="0" index="1" bw="2" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln835/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_load13_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_load12_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_load10_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load10/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_load9_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load9/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_load8_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_load6_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_load5_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_load4_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load4/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="j_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="373" class="1005" name="i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="380" class="1005" name="indvar_flatten_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="387" class="1005" name="empty_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="393" class="1005" name="empty_53_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="399" class="1005" name="empty_54_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="405" class="1005" name="empty_55_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_55 "/>
</bind>
</comp>

<comp id="411" class="1005" name="empty_56_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_56 "/>
</bind>
</comp>

<comp id="417" class="1005" name="empty_57_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_57 "/>
</bind>
</comp>

<comp id="423" class="1005" name="empty_58_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_58 "/>
</bind>
</comp>

<comp id="429" class="1005" name="empty_59_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="435" class="1005" name="empty_60_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="444" class="1005" name="gmem1_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="select_ln834_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="1"/>
<pin id="451" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln834 "/>
</bind>
</comp>

<comp id="453" class="1005" name="select_ln834_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="1"/>
<pin id="455" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln834_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="add_ln835_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="1"/>
<pin id="460" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln835 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="68" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="118" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="211" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="192" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="226" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="226" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="229" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="238" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="229" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="244" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="220" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="124" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="124" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="124" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="124" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="124" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="124" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="124" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="124" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="124" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="369"><net_src comp="70" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="376"><net_src comp="74" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="383"><net_src comp="78" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="390"><net_src comp="82" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="396"><net_src comp="86" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="402"><net_src comp="90" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="408"><net_src comp="94" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="414"><net_src comp="98" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="420"><net_src comp="102" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="426"><net_src comp="106" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="432"><net_src comp="110" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="438"><net_src comp="114" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="447"><net_src comp="232" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="452"><net_src comp="244" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="258" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="461"><net_src comp="266" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="326" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
	Port: p_out8 | {1 }
 - Input state : 
	Port: filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 : gmem1 | {2 }
	Port: filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2 : sext_ln834 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln834 : 1
		store_ln835 : 1
		indvar_flatten_load : 1
		icmp_ln834 : 2
		add_ln834 : 2
		br_ln834 : 3
		j_load : 1
		i_load : 1
		gmem1_addr : 1
		icmp_ln835 : 2
		select_ln834 : 3
		add_ln834_1 : 2
		select_ln834_1 : 3
		add_ln835 : 4
		store_ln834 : 3
		p_load13 : 1
		p_load12 : 1
		p_load10 : 1
		p_load9 : 1
		p_load8 : 1
		p_load6 : 1
		p_load5 : 1
		p_load4 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln834_fu_220      |    0    |    6    |
|    add   |      add_ln834_1_fu_252     |    0    |    3    |
|          |       add_ln835_fu_266      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln834_fu_214      |    0    |    6    |
|          |      icmp_ln835_fu_238      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln834_fu_244     |    0    |    2    |
|          |    select_ln834_1_fu_258    |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln834_read_read_fu_118 |    0    |    0    |
|          | gmem1_addr_read_read_fu_124 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    write_ln0_write_fu_129   |    0    |    0    |
|          |    write_ln0_write_fu_136   |    0    |    0    |
|          |    write_ln0_write_fu_143   |    0    |    0    |
|          |    write_ln0_write_fu_150   |    0    |    0    |
|   write  |    write_ln0_write_fu_157   |    0    |    0    |
|          |    write_ln0_write_fu_164   |    0    |    0    |
|          |    write_ln0_write_fu_171   |    0    |    0    |
|          |    write_ln0_write_fu_178   |    0    |    0    |
|          |    write_ln0_write_fu_185   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln834_cast_fu_192   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    25   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln835_reg_458  |    2   |
|   empty_53_reg_393   |   16   |
|   empty_54_reg_399   |   16   |
|   empty_55_reg_405   |   16   |
|   empty_56_reg_411   |   16   |
|   empty_57_reg_417   |   16   |
|   empty_58_reg_423   |   16   |
|   empty_59_reg_429   |   16   |
|   empty_60_reg_435   |   16   |
|     empty_reg_387    |   16   |
|  gmem1_addr_reg_444  |   16   |
|       i_reg_373      |    2   |
|indvar_flatten_reg_380|    4   |
|       j_reg_366      |    2   |
|select_ln834_1_reg_453|    2   |
| select_ln834_reg_449 |    2   |
+----------------------+--------+
|         Total        |   174  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   174  |    -   |
+-----------+--------+--------+
|   Total   |   174  |   25   |
+-----------+--------+--------+
