#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556165afe310 .scope module, "cache_tb" "cache_tb" 2 1;
 .timescale 0 0;
v0x556165b1ee30_0 .var "address", 31 0;
v0x556165b1ef10_0 .var "clk", 0 0;
v0x556165b1efe0_0 .net "hitCount", 31 0, v0x556165b1e840_0;  1 drivers
v0x556165b1f0e0_0 .net "missCount", 31 0, v0x556165b1eb30_0;  1 drivers
S_0x556165afe490 .scope module, "uut" "DMCache" 2 7, 3 1 0, S_0x556165afe310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "missCount"
    .port_info 2 /OUTPUT 32 "hitCount"
    .port_info 3 /INPUT 1 "clk"
v0x556165afe6d0_0 .net "address", 31 0, v0x556165b1ee30_0;  1 drivers
v0x556165b1e5d0_0 .var "addressCopy", 31 0;
v0x556165b1e6b0 .array "cache", 4095 0, 31 0;
v0x556165b1e780_0 .net "clk", 0 0, v0x556165b1ef10_0;  1 drivers
v0x556165b1e840_0 .var "hitCount", 31 0;
v0x556165b1e970_0 .var "i", 4 0;
v0x556165b1ea50_0 .var "index", 7 0;
v0x556165b1eb30_0 .var "missCount", 31 0;
v0x556165b1ec10_0 .var "tag", 19 0;
v0x556165b1ecf0 .array "tagArray", 0 255, 19 0;
E_0x556165af1150 .event edge, v0x556165afe6d0_0;
    .scope S_0x556165afe490;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556165b1eb30_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x556165afe490;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556165b1e840_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x556165afe490;
T_2 ;
    %wait E_0x556165af1150;
    %load/vec4 v0x556165afe6d0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x556165b1ea50_0, 0, 8;
    %load/vec4 v0x556165afe6d0_0;
    %parti/s 20, 12, 5;
    %store/vec4 v0x556165b1ec10_0, 0, 20;
    %load/vec4 v0x556165b1ea50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x556165b1ecf0, 4;
    %load/vec4 v0x556165b1ec10_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x556165b1e840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556165b1e840_0, 0, 32;
    %vpi_call 3 20 "$display", "Cache hit!! %d", v0x556165b1e840_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556165b1eb30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556165b1eb30_0, 0, 32;
    %vpi_call 3 24 "$display", "Cache Miss %d:(", v0x556165b1eb30_0 {0 0 0};
    %load/vec4 v0x556165afe6d0_0;
    %store/vec4 v0x556165b1e5d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x556165b1e5d0_0, 4, 4;
    %load/vec4 v0x556165b1ec10_0;
    %load/vec4 v0x556165b1ea50_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x556165b1ecf0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556165b1e970_0, 0, 5;
T_2.2 ;
    %load/vec4 v0x556165b1e970_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x556165b1e5d0_0;
    %load/vec4 v0x556165b1e970_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x556165b1ea50_0;
    %pad/u 15;
    %pad/u 19;
    %muli 16, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556165b1e970_0;
    %pad/u 6;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x556165b1e6b0, 4, 0;
    %load/vec4 v0x556165b1ea50_0;
    %pad/u 15;
    %pad/u 19;
    %muli 16, 0, 19;
    %pad/u 20;
    %load/vec4 v0x556165b1e970_0;
    %pad/u 6;
    %pad/u 20;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x556165b1e6b0, 4;
    %vpi_call 3 30 "$display", "address: %d", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x556165b1e970_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556165b1e970_0, 0, 5;
    %jmp T_2.2;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556165afe310;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 858, 0, 32;
    %store/vec4 v0x556165b1ee30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 2233, 0, 32;
    %store/vec4 v0x556165b1ee30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 858, 0, 32;
    %store/vec4 v0x556165b1ee30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556165b1ef10_0, 0, 1;
    %delay 50, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Cache_tb.v";
    "DMCache.v";
