<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'pu_plic'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>pu_plic.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>pu_plic</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>pu_plic</csr:referenceName>
       <csr:identifier>pu_plic</csr:identifier>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4852</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Pu_plic</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_32</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_33</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_34</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_35</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_36</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_37</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_38</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_39</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_40</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.priority_41</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.pending_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.pending_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t3_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t3_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t2_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t2_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t5_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t5_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t4_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t4_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t7_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t7_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t6_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t6_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t9_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t9_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t8_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t8_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t11_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t11_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t10_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t10_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t1_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t1_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t0_r0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.enable_t0_r1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.threshold_t0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>pu_plic.maxID_t0</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x1FFFFFF</csr:addressHigh>
         <csr:instanceName>pu_plic</csr:instanceName>
         <csr:referenceName>pu_plic</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_0</csr:instanceName>
         <csr:referenceName>pu_plic.priority_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_1</csr:instanceName>
         <csr:referenceName>pu_plic.priority_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_2</csr:instanceName>
         <csr:referenceName>pu_plic.priority_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_3</csr:instanceName>
         <csr:referenceName>pu_plic.priority_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_4</csr:instanceName>
         <csr:referenceName>pu_plic.priority_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_5</csr:instanceName>
         <csr:referenceName>pu_plic.priority_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_6</csr:instanceName>
         <csr:referenceName>pu_plic.priority_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_7</csr:instanceName>
         <csr:referenceName>pu_plic.priority_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_8</csr:instanceName>
         <csr:referenceName>pu_plic.priority_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x24</csr:addressLow>
         <csr:addressHigh>0x24</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_9</csr:instanceName>
         <csr:referenceName>pu_plic.priority_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x28</csr:addressLow>
         <csr:addressHigh>0x28</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_10</csr:instanceName>
         <csr:referenceName>pu_plic.priority_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C</csr:addressLow>
         <csr:addressHigh>0x2C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_11</csr:instanceName>
         <csr:referenceName>pu_plic.priority_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30</csr:addressLow>
         <csr:addressHigh>0x30</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_12</csr:instanceName>
         <csr:referenceName>pu_plic.priority_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x34</csr:addressLow>
         <csr:addressHigh>0x34</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_13</csr:instanceName>
         <csr:referenceName>pu_plic.priority_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x38</csr:addressLow>
         <csr:addressHigh>0x38</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_14</csr:instanceName>
         <csr:referenceName>pu_plic.priority_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3C</csr:addressLow>
         <csr:addressHigh>0x3C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_15</csr:instanceName>
         <csr:referenceName>pu_plic.priority_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x40</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_16</csr:instanceName>
         <csr:referenceName>pu_plic.priority_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x44</csr:addressLow>
         <csr:addressHigh>0x44</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_17</csr:instanceName>
         <csr:referenceName>pu_plic.priority_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x48</csr:addressLow>
         <csr:addressHigh>0x48</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_18</csr:instanceName>
         <csr:referenceName>pu_plic.priority_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4C</csr:addressLow>
         <csr:addressHigh>0x4C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_19</csr:instanceName>
         <csr:referenceName>pu_plic.priority_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50</csr:addressLow>
         <csr:addressHigh>0x50</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_20</csr:instanceName>
         <csr:referenceName>pu_plic.priority_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x54</csr:addressLow>
         <csr:addressHigh>0x54</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_21</csr:instanceName>
         <csr:referenceName>pu_plic.priority_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x58</csr:addressLow>
         <csr:addressHigh>0x58</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_22</csr:instanceName>
         <csr:referenceName>pu_plic.priority_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5C</csr:addressLow>
         <csr:addressHigh>0x5C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_23</csr:instanceName>
         <csr:referenceName>pu_plic.priority_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x60</csr:addressLow>
         <csr:addressHigh>0x60</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_24</csr:instanceName>
         <csr:referenceName>pu_plic.priority_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x64</csr:addressLow>
         <csr:addressHigh>0x64</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_25</csr:instanceName>
         <csr:referenceName>pu_plic.priority_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x68</csr:addressLow>
         <csr:addressHigh>0x68</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_26</csr:instanceName>
         <csr:referenceName>pu_plic.priority_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6C</csr:addressLow>
         <csr:addressHigh>0x6C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_27</csr:instanceName>
         <csr:referenceName>pu_plic.priority_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x70</csr:addressLow>
         <csr:addressHigh>0x70</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_28</csr:instanceName>
         <csr:referenceName>pu_plic.priority_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x74</csr:addressLow>
         <csr:addressHigh>0x74</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_29</csr:instanceName>
         <csr:referenceName>pu_plic.priority_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x78</csr:addressLow>
         <csr:addressHigh>0x78</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_30</csr:instanceName>
         <csr:referenceName>pu_plic.priority_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7C</csr:addressLow>
         <csr:addressHigh>0x7C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_31</csr:instanceName>
         <csr:referenceName>pu_plic.priority_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x80</csr:addressLow>
         <csr:addressHigh>0x80</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_32</csr:instanceName>
         <csr:referenceName>pu_plic.priority_32</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x84</csr:addressLow>
         <csr:addressHigh>0x84</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_33</csr:instanceName>
         <csr:referenceName>pu_plic.priority_33</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x88</csr:addressLow>
         <csr:addressHigh>0x88</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_34</csr:instanceName>
         <csr:referenceName>pu_plic.priority_34</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C</csr:addressLow>
         <csr:addressHigh>0x8C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_35</csr:instanceName>
         <csr:referenceName>pu_plic.priority_35</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x90</csr:addressLow>
         <csr:addressHigh>0x90</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_36</csr:instanceName>
         <csr:referenceName>pu_plic.priority_36</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x94</csr:addressLow>
         <csr:addressHigh>0x94</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_37</csr:instanceName>
         <csr:referenceName>pu_plic.priority_37</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x98</csr:addressLow>
         <csr:addressHigh>0x98</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_38</csr:instanceName>
         <csr:referenceName>pu_plic.priority_38</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9C</csr:addressLow>
         <csr:addressHigh>0x9C</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_39</csr:instanceName>
         <csr:referenceName>pu_plic.priority_39</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA0</csr:addressLow>
         <csr:addressHigh>0xA0</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_40</csr:instanceName>
         <csr:referenceName>pu_plic.priority_40</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA4</csr:addressLow>
         <csr:addressHigh>0xA4</csr:addressHigh>
         <csr:instanceName>pu_plic.priority_41</csr:instanceName>
         <csr:referenceName>pu_plic.priority_41</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA8</csr:addressLow>
         <csr:addressHigh>0xFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1000</csr:addressLow>
         <csr:addressHigh>0x1000</csr:addressHigh>
         <csr:instanceName>pu_plic.pending_r0</csr:instanceName>
         <csr:referenceName>pu_plic.pending_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1004</csr:addressLow>
         <csr:addressHigh>0x1004</csr:addressHigh>
         <csr:instanceName>pu_plic.pending_r1</csr:instanceName>
         <csr:referenceName>pu_plic.pending_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1008</csr:addressLow>
         <csr:addressHigh>0x1FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2000</csr:addressLow>
         <csr:addressHigh>0x2000</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t3_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t3_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2004</csr:addressLow>
         <csr:addressHigh>0x2004</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t3_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t3_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2008</csr:addressLow>
         <csr:addressHigh>0x207F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2080</csr:addressLow>
         <csr:addressHigh>0x2080</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t2_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t2_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2084</csr:addressLow>
         <csr:addressHigh>0x2084</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t2_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t2_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2088</csr:addressLow>
         <csr:addressHigh>0x20FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2100</csr:addressLow>
         <csr:addressHigh>0x2100</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t5_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t5_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2104</csr:addressLow>
         <csr:addressHigh>0x2104</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t5_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t5_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2108</csr:addressLow>
         <csr:addressHigh>0x217F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2180</csr:addressLow>
         <csr:addressHigh>0x2180</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t4_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t4_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2184</csr:addressLow>
         <csr:addressHigh>0x2184</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t4_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t4_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2188</csr:addressLow>
         <csr:addressHigh>0x21FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2200</csr:addressLow>
         <csr:addressHigh>0x2200</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t7_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t7_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2204</csr:addressLow>
         <csr:addressHigh>0x2204</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t7_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t7_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2208</csr:addressLow>
         <csr:addressHigh>0x227F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2280</csr:addressLow>
         <csr:addressHigh>0x2280</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t6_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t6_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2284</csr:addressLow>
         <csr:addressHigh>0x2284</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t6_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t6_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2288</csr:addressLow>
         <csr:addressHigh>0x22FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2300</csr:addressLow>
         <csr:addressHigh>0x2300</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t9_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t9_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2304</csr:addressLow>
         <csr:addressHigh>0x2304</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t9_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t9_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2308</csr:addressLow>
         <csr:addressHigh>0x237F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2380</csr:addressLow>
         <csr:addressHigh>0x2380</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t8_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t8_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2384</csr:addressLow>
         <csr:addressHigh>0x2384</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t8_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t8_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2388</csr:addressLow>
         <csr:addressHigh>0x2FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3000</csr:addressLow>
         <csr:addressHigh>0x3000</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t11_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t11_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3004</csr:addressLow>
         <csr:addressHigh>0x3004</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t11_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t11_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3008</csr:addressLow>
         <csr:addressHigh>0x307F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3080</csr:addressLow>
         <csr:addressHigh>0x3080</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t10_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t10_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3084</csr:addressLow>
         <csr:addressHigh>0x3084</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t10_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t10_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3088</csr:addressLow>
         <csr:addressHigh>0x3FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4000</csr:addressLow>
         <csr:addressHigh>0x4000</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t1_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t1_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4004</csr:addressLow>
         <csr:addressHigh>0x4004</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t1_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t1_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4008</csr:addressLow>
         <csr:addressHigh>0x407F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4080</csr:addressLow>
         <csr:addressHigh>0x4080</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t0_r0</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t0_r0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4084</csr:addressLow>
         <csr:addressHigh>0x4084</csr:addressHigh>
         <csr:instanceName>pu_plic.enable_t0_r1</csr:instanceName>
         <csr:referenceName>pu_plic.enable_t0_r1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4088</csr:addressLow>
         <csr:addressHigh>0x1FFFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x200000</csr:addressLow>
         <csr:addressHigh>0x200000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t3</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x200004</csr:addressLow>
         <csr:addressHigh>0x200004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t3</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x200008</csr:addressLow>
         <csr:addressHigh>0x200FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x201000</csr:addressLow>
         <csr:addressHigh>0x201000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t2</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x201004</csr:addressLow>
         <csr:addressHigh>0x201004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t2</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x201008</csr:addressLow>
         <csr:addressHigh>0x201FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x202000</csr:addressLow>
         <csr:addressHigh>0x202000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t5</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x202004</csr:addressLow>
         <csr:addressHigh>0x202004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t5</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x202008</csr:addressLow>
         <csr:addressHigh>0x202FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x203000</csr:addressLow>
         <csr:addressHigh>0x203000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t4</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x203004</csr:addressLow>
         <csr:addressHigh>0x203004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t4</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x203008</csr:addressLow>
         <csr:addressHigh>0x203FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x204000</csr:addressLow>
         <csr:addressHigh>0x204000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t7</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x204004</csr:addressLow>
         <csr:addressHigh>0x204004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t7</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x204008</csr:addressLow>
         <csr:addressHigh>0x204FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x205000</csr:addressLow>
         <csr:addressHigh>0x205000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t6</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x205004</csr:addressLow>
         <csr:addressHigh>0x205004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t6</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x205008</csr:addressLow>
         <csr:addressHigh>0x205FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x206000</csr:addressLow>
         <csr:addressHigh>0x206000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t9</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x206004</csr:addressLow>
         <csr:addressHigh>0x206004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t9</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x206008</csr:addressLow>
         <csr:addressHigh>0x206FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x207000</csr:addressLow>
         <csr:addressHigh>0x207000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t8</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x207004</csr:addressLow>
         <csr:addressHigh>0x207004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t8</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x207008</csr:addressLow>
         <csr:addressHigh>0x21FFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x220000</csr:addressLow>
         <csr:addressHigh>0x220000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t11</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x220004</csr:addressLow>
         <csr:addressHigh>0x220004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t11</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x220008</csr:addressLow>
         <csr:addressHigh>0x220FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x221000</csr:addressLow>
         <csr:addressHigh>0x221000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t10</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x221004</csr:addressLow>
         <csr:addressHigh>0x221004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t10</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x221008</csr:addressLow>
         <csr:addressHigh>0x23FFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x240000</csr:addressLow>
         <csr:addressHigh>0x240000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t1</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x240004</csr:addressLow>
         <csr:addressHigh>0x240004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t1</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x240008</csr:addressLow>
         <csr:addressHigh>0x240FFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x241000</csr:addressLow>
         <csr:addressHigh>0x241000</csr:addressHigh>
         <csr:instanceName>pu_plic.threshold_t0</csr:instanceName>
         <csr:referenceName>pu_plic.threshold_t0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x241004</csr:addressLow>
         <csr:addressHigh>0x241004</csr:addressHigh>
         <csr:instanceName>pu_plic.maxID_t0</csr:instanceName>
         <csr:referenceName>pu_plic.maxID_t0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x241008</csr:addressLow>
         <csr:addressHigh>0x1FFFFFF</csr:addressHigh>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_0</csr:referenceName>
       <csr:identifier>priority_0</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>22</csr:linenumber>
       <csr:title>Priority Source 0</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_0</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 0 (no interrupt)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_0_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_0_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_0_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_0_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_0_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_0_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_0_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_0_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>21</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt. (hardwired to 0)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_1</csr:referenceName>
       <csr:identifier>priority_1</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>34</csr:linenumber>
       <csr:title>Priority Source 1</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_1</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 1</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_1_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_1_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_1_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_1_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_1_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_1_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_1_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_1_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>33</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_2</csr:referenceName>
       <csr:identifier>priority_2</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>46</csr:linenumber>
       <csr:title>Priority Source 2</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_2</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 2</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_2_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_2_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_2_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_2_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_2_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_2_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_2_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_2_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>45</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_3</csr:referenceName>
       <csr:identifier>priority_3</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>58</csr:linenumber>
       <csr:title>Priority Source 3</csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_3</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_3_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_3_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_3_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_3_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_3_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_3_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_3_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_3_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>57</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_4</csr:referenceName>
       <csr:identifier>priority_4</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>70</csr:linenumber>
       <csr:title>Priority Source 4</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_4</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_4_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_4_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_4_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_4_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_4_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_4_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_4_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_4_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>69</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_5</csr:referenceName>
       <csr:identifier>priority_5</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>82</csr:linenumber>
       <csr:title>Priority Source 5</csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_5</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 5</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_5_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_5_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_5_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_5_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_5_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_5_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_5_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_5_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>81</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_6</csr:referenceName>
       <csr:identifier>priority_6</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>94</csr:linenumber>
       <csr:title>Priority Source 6</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_6</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 6</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_6_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_6_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_6_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_6_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_6_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_6_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_6_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_6_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>93</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_7</csr:referenceName>
       <csr:identifier>priority_7</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>106</csr:linenumber>
       <csr:title>Priority Source 7</csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_7</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 7</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_7_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_7_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_7_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_7_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_7_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_7_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_7_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_7_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>105</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_8</csr:referenceName>
       <csr:identifier>priority_8</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>118</csr:linenumber>
       <csr:title>Priority Source 8</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_8</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 8</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_8_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_8_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_8_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_8_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_8_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_8_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_8_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_8_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>117</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_9</csr:referenceName>
       <csr:identifier>priority_9</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>130</csr:linenumber>
       <csr:title>Priority Source 9</csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_9</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 9</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_9_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_9_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_9_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_9_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_9_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_9_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_9_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_9_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>129</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_10</csr:referenceName>
       <csr:identifier>priority_10</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>142</csr:linenumber>
       <csr:title>Priority Source 10</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_10</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 10</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_10_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_10_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_10_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_10_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_10_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_10_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_10_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_10_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>141</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_11</csr:referenceName>
       <csr:identifier>priority_11</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>154</csr:linenumber>
       <csr:title>Priority Source 11</csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_11</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 11</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_11_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_11_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_11_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_11_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_11_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_11_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_11_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_11_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>153</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_12</csr:referenceName>
       <csr:identifier>priority_12</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>166</csr:linenumber>
       <csr:title>Priority Source 12</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_12</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 12</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_12_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_12_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_12_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_12_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_12_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_12_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_12_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_12_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>165</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_13</csr:referenceName>
       <csr:identifier>priority_13</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>178</csr:linenumber>
       <csr:title>Priority Source 13</csr:title>
       <csr:offset>0x34</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_13</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 13</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_13_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_13_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_13_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_13_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_13_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_13_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_13_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_13_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>177</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_14</csr:referenceName>
       <csr:identifier>priority_14</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>190</csr:linenumber>
       <csr:title>Priority Source 14</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_14</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 14</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_14_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_14_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_14_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_14_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_14_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_14_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_14_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_14_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>189</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_15</csr:referenceName>
       <csr:identifier>priority_15</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>202</csr:linenumber>
       <csr:title>Priority Source 15</csr:title>
       <csr:offset>0x3C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_15</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 15</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_15_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_15_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_15_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_15_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_15_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_15_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_15_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_15_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>201</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_16</csr:referenceName>
       <csr:identifier>priority_16</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>214</csr:linenumber>
       <csr:title>Priority Source 16</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_16</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 16</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_16_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_16_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_16_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_16_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_16_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_16_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_16_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_16_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>213</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_17</csr:referenceName>
       <csr:identifier>priority_17</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>226</csr:linenumber>
       <csr:title>Priority Source 17</csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_17</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 17</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_17_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_17_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_17_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_17_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_17_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_17_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_17_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_17_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>225</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_18</csr:referenceName>
       <csr:identifier>priority_18</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>238</csr:linenumber>
       <csr:title>Priority Source 18</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_18</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 18</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_18_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_18_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_18_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_18_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_18_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_18_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_18_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_18_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>237</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_19</csr:referenceName>
       <csr:identifier>priority_19</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>250</csr:linenumber>
       <csr:title>Priority Source 19</csr:title>
       <csr:offset>0x4C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_19</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 19</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_19_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_19_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_19_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_19_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_19_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_19_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_19_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_19_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>249</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_20</csr:referenceName>
       <csr:identifier>priority_20</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>262</csr:linenumber>
       <csr:title>Priority Source 20</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_20</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 20</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_20_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_20_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_20_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_20_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_20_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_20_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_20_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_20_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>261</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_21</csr:referenceName>
       <csr:identifier>priority_21</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>274</csr:linenumber>
       <csr:title>Priority Source 21</csr:title>
       <csr:offset>0x54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_21</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 21</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_21_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_21_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_21_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_21_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_21_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_21_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_21_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_21_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>273</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_22</csr:referenceName>
       <csr:identifier>priority_22</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>286</csr:linenumber>
       <csr:title>Priority Source 22</csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_22</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 22</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_22_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_22_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_22_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_22_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_22_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_22_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_22_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_22_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>285</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_23</csr:referenceName>
       <csr:identifier>priority_23</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>298</csr:linenumber>
       <csr:title>Priority Source 23</csr:title>
       <csr:offset>0x5C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_23</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 23</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_23_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_23_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_23_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_23_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_23_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_23_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_23_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_23_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>297</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_24</csr:referenceName>
       <csr:identifier>priority_24</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>310</csr:linenumber>
       <csr:title>Priority Source 24</csr:title>
       <csr:offset>0x60</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_24</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 24</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_24_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_24_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_24_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_24_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_24_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_24_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_24_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_24_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>309</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_25</csr:referenceName>
       <csr:identifier>priority_25</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>322</csr:linenumber>
       <csr:title>Priority Source 25</csr:title>
       <csr:offset>0x64</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_25</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 25</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_25_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_25_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_25_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_25_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_25_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_25_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_25_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_25_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>321</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_26</csr:referenceName>
       <csr:identifier>priority_26</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>334</csr:linenumber>
       <csr:title>Priority Source 26</csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_26</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 26</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_26_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_26_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_26_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_26_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_26_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_26_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_26_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_26_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>333</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_27</csr:referenceName>
       <csr:identifier>priority_27</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>346</csr:linenumber>
       <csr:title>Priority Source 27</csr:title>
       <csr:offset>0x6C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_27</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 27</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_27_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_27_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_27_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_27_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_27_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_27_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_27_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_27_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>345</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_28</csr:referenceName>
       <csr:identifier>priority_28</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>358</csr:linenumber>
       <csr:title>Priority Source 28</csr:title>
       <csr:offset>0x70</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_28</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 28</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_28_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_28_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_28_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_28_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_28_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_28_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_28_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_28_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>357</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_29</csr:referenceName>
       <csr:identifier>priority_29</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>370</csr:linenumber>
       <csr:title>Priority Source 29</csr:title>
       <csr:offset>0x74</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_29</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 29</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_29_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_29_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_29_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_29_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_29_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_29_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_29_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_29_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>369</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_30</csr:referenceName>
       <csr:identifier>priority_30</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>382</csr:linenumber>
       <csr:title>Priority Source 30</csr:title>
       <csr:offset>0x78</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_30</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 30</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_30_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_30_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_30_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_30_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_30_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_30_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_30_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_30_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>381</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_31</csr:referenceName>
       <csr:identifier>priority_31</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>394</csr:linenumber>
       <csr:title>Priority Source 31</csr:title>
       <csr:offset>0x7C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_31</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_31_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_31_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_31_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_31_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_31_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_31_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_31_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_31_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>393</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_32</csr:referenceName>
       <csr:identifier>priority_32</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_32_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_32_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_32_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_32_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>406</csr:linenumber>
       <csr:title>Priority Source 32</csr:title>
       <csr:offset>0x80</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_32</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 32</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_32_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_32_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_32_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_32_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_32_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_32_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_32_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_32_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>405</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_33</csr:referenceName>
       <csr:identifier>priority_33</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_33_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_33_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_33_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_33_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>418</csr:linenumber>
       <csr:title>Priority Source 33</csr:title>
       <csr:offset>0x84</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_33</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 33</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_33_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_33_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_33_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_33_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_33_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_33_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_33_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_33_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>417</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_34</csr:referenceName>
       <csr:identifier>priority_34</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_34_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_34_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_34_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_34_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>430</csr:linenumber>
       <csr:title>Priority Source 34</csr:title>
       <csr:offset>0x88</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_34</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 34</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_34_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_34_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_34_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_34_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_34_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_34_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_34_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_34_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>429</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_35</csr:referenceName>
       <csr:identifier>priority_35</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_35_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_35_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_35_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_35_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>442</csr:linenumber>
       <csr:title>Priority Source 35</csr:title>
       <csr:offset>0x8C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_35</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 35</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_35_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_35_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_35_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_35_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_35_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_35_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_35_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_35_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>441</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_36</csr:referenceName>
       <csr:identifier>priority_36</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_36_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_36_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_36_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_36_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>454</csr:linenumber>
       <csr:title>Priority Source 36</csr:title>
       <csr:offset>0x90</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_36</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 36</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_36_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_36_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_36_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_36_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_36_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_36_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_36_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_36_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>453</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_37</csr:referenceName>
       <csr:identifier>priority_37</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_37_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_37_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_37_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_37_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>466</csr:linenumber>
       <csr:title>Priority Source 37</csr:title>
       <csr:offset>0x94</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_37</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 37</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_37_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_37_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_37_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_37_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_37_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_37_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_37_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_37_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>465</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_38</csr:referenceName>
       <csr:identifier>priority_38</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_38_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_38_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_38_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_38_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>478</csr:linenumber>
       <csr:title>Priority Source 38</csr:title>
       <csr:offset>0x98</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_38</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 38</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_38_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_38_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_38_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_38_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_38_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_38_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_38_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_38_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>477</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_39</csr:referenceName>
       <csr:identifier>priority_39</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_39_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_39_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_39_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_39_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>490</csr:linenumber>
       <csr:title>Priority Source 39</csr:title>
       <csr:offset>0x9C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_39</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 39</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_39_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_39_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_39_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_39_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_39_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_39_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_39_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_39_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>489</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_40</csr:referenceName>
       <csr:identifier>priority_40</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_40_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_40_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_40_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_40_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>502</csr:linenumber>
       <csr:title>Priority Source 40</csr:title>
       <csr:offset>0xA0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_40</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 40</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_40_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_40_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_40_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_40_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_40_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_40_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_40_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_40_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>501</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.priority_41</csr:referenceName>
       <csr:identifier>priority_41</csr:identifier>
       <csr:addressMacro>PU_PLIC_PRIORITY_41_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PRIORITY_41_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PRIORITY_41_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PRIORITY_41_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>514</csr:linenumber>
       <csr:title>Priority Source 41</csr:title>
       <csr:offset>0xA4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_priority_41</csr:typeName>
        <csr:description>
         <csr:p>Priority level for interrupt source 41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>priority</csr:identifier>
         <csr:widthMacro>PU_PLIC_PRIORITY_41_PRIORITY_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PRIORITY_41_PRIORITY_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PRIORITY_41_PRIORITY_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PRIORITY_41_PRIORITY_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PRIORITY_41_PRIORITY_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PRIORITY_41_PRIORITY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PRIORITY_41_PRIORITY_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PRIORITY_41_PRIORITY_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>513</csr:linenumber>
         <csr:title>Priority</csr:title>
        <csr:description>
         <csr:p>Specifies priority level of interrupt source.  Priority level 0 effectively disables interrupt.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.pending_r0</csr:referenceName>
       <csr:identifier>pending_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_PENDING_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PENDING_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PENDING_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PENDING_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>807</csr:linenumber>
       <csr:title>Pending R0</csr:title>
       <csr:offset>0x1000</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_pending_r0</csr:typeName>
        <csr:description>
         <csr:p>Pending status for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>status0</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>527</csr:linenumber>
         <csr:title>Status 0</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 0 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status1</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>536</csr:linenumber>
         <csr:title>Status 1</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 1 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status2</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>545</csr:linenumber>
         <csr:title>Status 2</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 2 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status3</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>554</csr:linenumber>
         <csr:title>Status 3</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 3 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status4</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>563</csr:linenumber>
         <csr:title>Status 4</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 4 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status5</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>572</csr:linenumber>
         <csr:title>Status 5</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 5 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status6</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>581</csr:linenumber>
         <csr:title>Status 6</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 6 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status7</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>590</csr:linenumber>
         <csr:title>Status 7</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 7 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status8</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>599</csr:linenumber>
         <csr:title>Status 8</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 8 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status9</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>608</csr:linenumber>
         <csr:title>Status 9</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 9 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status10</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>617</csr:linenumber>
         <csr:title>Status 10</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 10 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status11</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>626</csr:linenumber>
         <csr:title>Status 11</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 11 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status12</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>635</csr:linenumber>
         <csr:title>Status 12</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 12 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status13</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>644</csr:linenumber>
         <csr:title>Status 13</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 13 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status14</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>653</csr:linenumber>
         <csr:title>Status 14</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 14 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status15</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>662</csr:linenumber>
         <csr:title>Status 15</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 15 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status16</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>671</csr:linenumber>
         <csr:title>Status 16</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 16 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status17</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>680</csr:linenumber>
         <csr:title>Status 17</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 17 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status18</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>689</csr:linenumber>
         <csr:title>Status 18</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 18 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status19</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>698</csr:linenumber>
         <csr:title>Status 19</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 19 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status20</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>707</csr:linenumber>
         <csr:title>Status 20</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 20 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status21</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>716</csr:linenumber>
         <csr:title>Status 21</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 21 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status22</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>725</csr:linenumber>
         <csr:title>Status 22</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 22 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status23</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>734</csr:linenumber>
         <csr:title>Status 23</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 23 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status24</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>743</csr:linenumber>
         <csr:title>Status 24</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 24 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status25</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>752</csr:linenumber>
         <csr:title>Status 25</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 25 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status26</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>761</csr:linenumber>
         <csr:title>Status 26</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 26 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status27</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>770</csr:linenumber>
         <csr:title>Status 27</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 27 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status28</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>779</csr:linenumber>
         <csr:title>Status 28</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 28 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status29</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>788</csr:linenumber>
         <csr:title>Status 29</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 29 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status30</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>797</csr:linenumber>
         <csr:title>Status 30</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 30 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status31</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R0_STATUS31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R0_STATUS31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R0_STATUS31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R0_STATUS31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R0_STATUS31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R0_STATUS31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R0_STATUS31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R0_STATUS31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>806</csr:linenumber>
         <csr:title>Status 31</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 31 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.pending_r1</csr:referenceName>
       <csr:identifier>pending_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_PENDING_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_PENDING_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_PENDING_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_PENDING_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>902</csr:linenumber>
       <csr:title>Pending R1</csr:title>
       <csr:offset>0x1004</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_pending_r1</csr:typeName>
        <csr:description>
         <csr:p>Pending status for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>status0</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>820</csr:linenumber>
         <csr:title>Status 0</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 32 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status1</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>829</csr:linenumber>
         <csr:title>Status 1</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 33 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status2</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>838</csr:linenumber>
         <csr:title>Status 2</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 34 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status3</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>847</csr:linenumber>
         <csr:title>Status 3</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 35 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status4</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>856</csr:linenumber>
         <csr:title>Status 4</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 36 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status5</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>865</csr:linenumber>
         <csr:title>Status 5</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 37 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status6</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>874</csr:linenumber>
         <csr:title>Status 6</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 38 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status7</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>883</csr:linenumber>
         <csr:title>Status 7</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 39 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status8</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>892</csr:linenumber>
         <csr:title>Status 8</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 40 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>status9</csr:identifier>
         <csr:widthMacro>PU_PLIC_PENDING_R1_STATUS9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_PENDING_R1_STATUS9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_PENDING_R1_STATUS9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_PENDING_R1_STATUS9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_PENDING_R1_STATUS9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_PENDING_R1_STATUS9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_PENDING_R1_STATUS9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_PENDING_R1_STATUS9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>901</csr:linenumber>
         <csr:title>Status 9</csr:title>
        <csr:description>
         <csr:p>Pending status for interrupt source 41 (0: Not pending, 1: Pending)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t3_r0</csr:referenceName>
       <csr:identifier>enable_t3_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T3_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T3_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T3_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T3_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2043</csr:linenumber>
       <csr:title>Enable Target3 R0</csr:title>
       <csr:offset>0x2000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t3_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 3 (Maxion core 0 supervisor) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1825</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1832</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1839</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1846</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1853</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1860</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1867</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1874</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1881</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1888</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1895</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1902</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1909</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1916</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1923</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1930</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1937</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1944</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1951</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1958</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1965</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1972</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1979</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1986</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1993</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2000</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2007</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2014</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2021</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2028</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2035</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2042</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t3_r1</csr:referenceName>
       <csr:identifier>enable_t3_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T3_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T3_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T3_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T3_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2118</csr:linenumber>
       <csr:title>Enable Target3 R1</csr:title>
       <csr:offset>0x2004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t3_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 3 (Maxion core 0 supervisor) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2054</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2061</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2068</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2075</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2082</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2089</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2096</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2103</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2110</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T3_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2117</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t2_r0</csr:referenceName>
       <csr:identifier>enable_t2_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T2_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T2_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T2_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T2_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>1739</csr:linenumber>
       <csr:title>Enable Target2 R0</csr:title>
       <csr:offset>0x2080</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t2_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 2 (Maxion core 0 machine mode) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1521</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1528</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1535</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1542</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1549</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1556</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1563</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1570</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1577</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1584</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1591</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1598</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1605</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1612</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1619</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1626</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1633</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1640</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1647</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1654</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1661</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1668</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1675</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1682</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1689</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1696</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1703</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1710</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1717</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1724</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1731</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1738</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t2_r1</csr:referenceName>
       <csr:identifier>enable_t2_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T2_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T2_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T2_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T2_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>1814</csr:linenumber>
       <csr:title>Enable Target2 R1</csr:title>
       <csr:offset>0x2084</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t2_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 2 (Maxion core 0 machine mode) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1750</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1757</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1764</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1771</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1778</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1785</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1792</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1799</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1806</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T2_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1813</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t5_r0</csr:referenceName>
       <csr:identifier>enable_t5_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T5_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T5_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T5_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T5_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2651</csr:linenumber>
       <csr:title>Enable Target5 R0</csr:title>
       <csr:offset>0x2100</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t5_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 5 (Maxion core 1 supervisor) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2433</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2440</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2447</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2454</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2461</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2468</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2475</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2482</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2489</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2496</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2503</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2510</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2517</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2524</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2531</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2538</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2545</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2552</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2559</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2566</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2573</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2580</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2587</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2594</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2601</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2608</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2615</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2622</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2629</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2636</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2643</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2650</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t5_r1</csr:referenceName>
       <csr:identifier>enable_t5_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T5_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T5_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T5_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T5_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2726</csr:linenumber>
       <csr:title>Enable Target5 R1</csr:title>
       <csr:offset>0x2104</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t5_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 5 (Maxion core 1 supervisor) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2662</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2669</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2676</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2683</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2690</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2697</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2704</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2711</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2718</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T5_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2725</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t4_r0</csr:referenceName>
       <csr:identifier>enable_t4_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T4_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T4_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T4_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T4_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2347</csr:linenumber>
       <csr:title>Enable Target4 R0</csr:title>
       <csr:offset>0x2180</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t4_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 4 (Maxion core 1 machine mode) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2129</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2136</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2143</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2150</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2157</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2164</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2171</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2178</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2185</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2192</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2199</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2206</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2213</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2220</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2227</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2234</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2241</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2248</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2255</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2262</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2269</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2276</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2283</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2290</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2297</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2304</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2311</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2318</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2325</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2332</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2339</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2346</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t4_r1</csr:referenceName>
       <csr:identifier>enable_t4_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T4_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T4_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T4_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T4_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2422</csr:linenumber>
       <csr:title>Enable Target4 R1</csr:title>
       <csr:offset>0x2184</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t4_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 4 (Maxion core 1 machine mode) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2358</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2365</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2372</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2379</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2386</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2393</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2400</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2407</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2414</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T4_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2421</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t7_r0</csr:referenceName>
       <csr:identifier>enable_t7_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T7_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T7_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T7_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T7_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3259</csr:linenumber>
       <csr:title>Enable Target7 R0</csr:title>
       <csr:offset>0x2200</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t7_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 7 (Maxion core 2 supervisor) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3041</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3048</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3055</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3062</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3069</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3076</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3083</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3090</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3097</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3104</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3111</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3118</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3125</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3132</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3139</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3146</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3153</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3160</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3167</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3174</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3181</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3188</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3195</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3202</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3209</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3216</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3223</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3230</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3237</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3244</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3251</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3258</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t7_r1</csr:referenceName>
       <csr:identifier>enable_t7_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T7_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T7_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T7_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T7_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3334</csr:linenumber>
       <csr:title>Enable Target7 R1</csr:title>
       <csr:offset>0x2204</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t7_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 7 (Maxion core 2 supervisor) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3270</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3277</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3284</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3291</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3298</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3305</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3312</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3319</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3326</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T7_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3333</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t6_r0</csr:referenceName>
       <csr:identifier>enable_t6_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T6_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T6_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T6_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T6_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>2955</csr:linenumber>
       <csr:title>Enable Target6 R0</csr:title>
       <csr:offset>0x2280</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t6_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 6 (Maxion core 2 machine mode) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2737</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2744</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2751</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2758</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2765</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2772</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2779</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2786</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2793</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2800</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2807</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2814</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2821</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2828</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2835</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2842</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2849</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2856</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2863</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2870</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2877</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2884</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2891</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2898</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2905</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2912</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2919</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2926</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2933</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2940</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2947</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2954</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t6_r1</csr:referenceName>
       <csr:identifier>enable_t6_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T6_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T6_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T6_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T6_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3030</csr:linenumber>
       <csr:title>Enable Target6 R1</csr:title>
       <csr:offset>0x2284</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t6_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 6 (Maxion core 2 machine mode) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2966</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2973</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2980</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2987</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>2994</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3001</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3008</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3015</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3022</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T6_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3029</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t9_r0</csr:referenceName>
       <csr:identifier>enable_t9_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T9_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T9_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T9_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T9_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3867</csr:linenumber>
       <csr:title>Enable Target9 R0</csr:title>
       <csr:offset>0x2300</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t9_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 9 (Maxion core 3 supervisor) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3649</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3656</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3663</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3670</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3677</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3684</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3691</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3698</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3705</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3712</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3719</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3726</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3733</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3740</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3747</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3754</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3761</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3768</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3775</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3782</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3789</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3796</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3803</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3810</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3817</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3824</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3831</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3838</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3845</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3852</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3859</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3866</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t9_r1</csr:referenceName>
       <csr:identifier>enable_t9_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T9_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T9_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T9_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T9_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3942</csr:linenumber>
       <csr:title>Enable Target9 R1</csr:title>
       <csr:offset>0x2304</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t9_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 9 (Maxion core 3 supervisor) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3878</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3885</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3892</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3899</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3906</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3913</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3920</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3927</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3934</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T9_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3941</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t8_r0</csr:referenceName>
       <csr:identifier>enable_t8_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T8_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T8_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T8_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T8_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3563</csr:linenumber>
       <csr:title>Enable Target8 R0</csr:title>
       <csr:offset>0x2380</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t8_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 8 (Maxion core 3 machine mode) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3345</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3352</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3359</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3366</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3373</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3380</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3387</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3394</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3401</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3408</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3415</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3422</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3429</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3436</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3443</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3450</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3457</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3464</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3471</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3478</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3485</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3492</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3499</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3506</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3513</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3520</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3527</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3534</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3541</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3548</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3555</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3562</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t8_r1</csr:referenceName>
       <csr:identifier>enable_t8_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T8_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T8_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T8_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T8_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>3638</csr:linenumber>
       <csr:title>Enable Target8 R1</csr:title>
       <csr:offset>0x2384</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t8_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 8 (Maxion core 3 machine mode) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3574</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3581</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3588</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3595</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3602</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3609</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3616</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3623</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3630</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T8_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3637</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t11_r0</csr:referenceName>
       <csr:identifier>enable_t11_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T11_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T11_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T11_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T11_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4475</csr:linenumber>
       <csr:title>Enable Target11 R0</csr:title>
       <csr:offset>0x3000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t11_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 11 (Minion supervisor) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4257</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4264</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4271</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4278</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4285</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4292</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4299</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4306</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4313</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4320</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4327</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4334</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4341</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4348</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4355</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4362</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4369</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4376</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4383</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4390</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4397</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4404</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4411</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4418</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4425</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4432</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4439</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4446</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4453</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4460</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4467</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4474</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t11_r1</csr:referenceName>
       <csr:identifier>enable_t11_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T11_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T11_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T11_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T11_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4550</csr:linenumber>
       <csr:title>Enable Target11 R1</csr:title>
       <csr:offset>0x3004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t11_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 11 (Minion supervisor) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4486</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4493</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4500</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4507</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4514</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4521</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4528</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4535</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4542</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T11_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4549</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t10_r0</csr:referenceName>
       <csr:identifier>enable_t10_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T10_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T10_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T10_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T10_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4171</csr:linenumber>
       <csr:title>Enable Target10 R0</csr:title>
       <csr:offset>0x3080</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t10_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 10 (Minion machine mode) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3953</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3960</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3967</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3974</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3981</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3988</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>3995</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4002</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4009</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4016</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4023</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4030</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4037</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4044</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4051</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4058</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4065</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4072</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4079</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4086</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4093</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4100</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4107</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4114</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4121</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4128</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4135</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4142</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4149</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4156</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4163</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4170</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t10_r1</csr:referenceName>
       <csr:identifier>enable_t10_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T10_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T10_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T10_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T10_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4246</csr:linenumber>
       <csr:title>Enable Target10 R1</csr:title>
       <csr:offset>0x3084</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t10_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 10 (Minion machine mode) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4182</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4189</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4196</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4203</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4210</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4217</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4224</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4231</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4238</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T10_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4245</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t1_r0</csr:referenceName>
       <csr:identifier>enable_t1_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T1_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T1_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T1_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T1_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>1435</csr:linenumber>
       <csr:title>Enable Target1 R0</csr:title>
       <csr:offset>0x4000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t1_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 1 (SP PLIC 1) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1217</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1224</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1231</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1238</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1245</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1252</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1259</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1266</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1273</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1280</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1287</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1294</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1301</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1308</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1315</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1322</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1329</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1336</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1343</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1350</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1357</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1364</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1371</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1378</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1385</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1392</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1399</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1406</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1413</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1420</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1427</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1434</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t1_r1</csr:referenceName>
       <csr:identifier>enable_t1_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T1_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T1_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T1_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T1_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>1510</csr:linenumber>
       <csr:title>Enable Target1 R1</csr:title>
       <csr:offset>0x4004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t1_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 1 (SP PLIC 1) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1446</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1453</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1460</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1467</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1474</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1481</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1488</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1495</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1502</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T1_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1509</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t0_r0</csr:referenceName>
       <csr:identifier>enable_t0_r0</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T0_R0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T0_R0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T0_R0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T0_R0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>1131</csr:linenumber>
       <csr:title>Enable Target0 R0</csr:title>
       <csr:offset>0x4080</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t0_r0</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 0 (SP PLIC 0) enables for interrupt sources 0-31</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>913</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 0 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>920</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 1 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>927</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 2 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>934</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 3 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>941</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 4 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>948</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 5 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>955</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 6 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>962</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 7 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>969</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 8 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>976</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 9 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable10</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE10_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>983</csr:linenumber>
         <csr:title>Enable 10</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 10 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable11</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE11_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>990</csr:linenumber>
         <csr:title>Enable 11</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 11 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable12</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE12_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>997</csr:linenumber>
         <csr:title>Enable 12</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 12 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable13</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE13_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1004</csr:linenumber>
         <csr:title>Enable 13</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 13 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable14</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE14_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1011</csr:linenumber>
         <csr:title>Enable 14</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 14 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable15</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE15_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1018</csr:linenumber>
         <csr:title>Enable 15</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 15 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable16</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE16_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1025</csr:linenumber>
         <csr:title>Enable 16</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 16 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable17</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE17_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1032</csr:linenumber>
         <csr:title>Enable 17</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 17 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable18</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE18_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1039</csr:linenumber>
         <csr:title>Enable 18</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 18 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable19</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE19_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1046</csr:linenumber>
         <csr:title>Enable 19</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 19 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable20</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE20_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1053</csr:linenumber>
         <csr:title>Enable 20</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 20 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable21</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE21_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1060</csr:linenumber>
         <csr:title>Enable 21</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 21 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable22</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE22_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1067</csr:linenumber>
         <csr:title>Enable 22</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 22 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable23</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE23_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1074</csr:linenumber>
         <csr:title>Enable 23</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 23 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable24</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE24_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1081</csr:linenumber>
         <csr:title>Enable 24</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 24 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable25</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE25_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1088</csr:linenumber>
         <csr:title>Enable 25</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 25 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable26</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE26_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1095</csr:linenumber>
         <csr:title>Enable 26</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 26 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable27</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE27_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1102</csr:linenumber>
         <csr:title>Enable 27</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 27 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable28</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE28_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1109</csr:linenumber>
         <csr:title>Enable 28</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 28 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable29</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE29_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1116</csr:linenumber>
         <csr:title>Enable 29</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 29 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable30</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE30_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1123</csr:linenumber>
         <csr:title>Enable 30</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 30 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable31</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R0_ENABLE31_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1130</csr:linenumber>
         <csr:title>Enable 31</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 31 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.enable_t0_r1</csr:referenceName>
       <csr:identifier>enable_t0_r1</csr:identifier>
       <csr:addressMacro>PU_PLIC_ENABLE_T0_R1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_ENABLE_T0_R1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_ENABLE_T0_R1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_ENABLE_T0_R1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>1206</csr:linenumber>
       <csr:title>Enable Target0 R1</csr:title>
       <csr:offset>0x4084</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_enable_t0_r1</csr:typeName>
        <csr:description>
         <csr:p>Interrupt target 0 (SP PLIC 0) enables for interrupt sources 32-41</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>enable0</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE0_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1142</csr:linenumber>
         <csr:title>Enable 0</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 32 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable1</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE1_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1149</csr:linenumber>
         <csr:title>Enable 1</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 33 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable2</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE2_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1156</csr:linenumber>
         <csr:title>Enable 2</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 34 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable3</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE3_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1163</csr:linenumber>
         <csr:title>Enable 3</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 35 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable4</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE4_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1170</csr:linenumber>
         <csr:title>Enable 4</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 36 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable5</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE5_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1177</csr:linenumber>
         <csr:title>Enable 5</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 37 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable6</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE6_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1184</csr:linenumber>
         <csr:title>Enable 6</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 38 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable7</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE7_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1191</csr:linenumber>
         <csr:title>Enable 7</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 39 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable8</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE8_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1198</csr:linenumber>
         <csr:title>Enable 8</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 40 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>enable9</csr:identifier>
         <csr:widthMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_ENABLE_T0_R1_ENABLE9_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>1205</csr:linenumber>
         <csr:title>Enable 9</csr:title>
        <csr:description>
         <csr:p>Enable for interrupt source 41 (0: Disabled, 1: Enabled)</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t3</csr:referenceName>
       <csr:identifier>threshold_t3</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4598</csr:linenumber>
       <csr:title>Threshold Target 3</csr:title>
       <csr:offset>0x200000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t3</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 3 (Maxion core 0 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T3_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4597</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t3</csr:referenceName>
       <csr:identifier>maxID_t3</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4746</csr:linenumber>
       <csr:title>Max ID Target 3</csr:title>
       <csr:offset>0x200004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t3</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 3 (Maxion core 0 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T3_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T3_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T3_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T3_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T3_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T3_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T3_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T3_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4745</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t2</csr:referenceName>
       <csr:identifier>threshold_t2</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4586</csr:linenumber>
       <csr:title>Threshold Target 2</csr:title>
       <csr:offset>0x201000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t2</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 2 (Maxion core 0 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T2_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4585</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t2</csr:referenceName>
       <csr:identifier>maxID_t2</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4733</csr:linenumber>
       <csr:title>Max ID Target 2</csr:title>
       <csr:offset>0x201004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t2</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 2 (Maxion core 0 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T2_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T2_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T2_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T2_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T2_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T2_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T2_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T2_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4732</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t5</csr:referenceName>
       <csr:identifier>threshold_t5</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4622</csr:linenumber>
       <csr:title>Threshold Target 5</csr:title>
       <csr:offset>0x202000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t5</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 5 (Maxion core 1 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T5_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4621</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t5</csr:referenceName>
       <csr:identifier>maxID_t5</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4772</csr:linenumber>
       <csr:title>Max ID Target 5</csr:title>
       <csr:offset>0x202004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t5</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 5 (Maxion core 1 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T5_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T5_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T5_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T5_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T5_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T5_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T5_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T5_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4771</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t4</csr:referenceName>
       <csr:identifier>threshold_t4</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4610</csr:linenumber>
       <csr:title>Threshold Target 4</csr:title>
       <csr:offset>0x203000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t4</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 4 (Maxion core 1 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T4_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4609</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t4</csr:referenceName>
       <csr:identifier>maxID_t4</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4759</csr:linenumber>
       <csr:title>Max ID Target 4</csr:title>
       <csr:offset>0x203004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t4</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 4 (Maxion core 1 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T4_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T4_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T4_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T4_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T4_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T4_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T4_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T4_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4758</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t7</csr:referenceName>
       <csr:identifier>threshold_t7</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4646</csr:linenumber>
       <csr:title>Threshold Target 7</csr:title>
       <csr:offset>0x204000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t7</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 7 (Maxion core 2 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T7_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4645</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t7</csr:referenceName>
       <csr:identifier>maxID_t7</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4798</csr:linenumber>
       <csr:title>Max ID Target 7</csr:title>
       <csr:offset>0x204004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t7</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 7 (Maxion core 2 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T7_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T7_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T7_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T7_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T7_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T7_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T7_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T7_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4797</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t6</csr:referenceName>
       <csr:identifier>threshold_t6</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4634</csr:linenumber>
       <csr:title>Threshold Target 6</csr:title>
       <csr:offset>0x205000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t6</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 6 (Maxion core 2 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T6_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4633</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t6</csr:referenceName>
       <csr:identifier>maxID_t6</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4785</csr:linenumber>
       <csr:title>Max ID Target 6</csr:title>
       <csr:offset>0x205004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t6</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 6 (Maxion core 2 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T6_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T6_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T6_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T6_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T6_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T6_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T6_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T6_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4784</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t9</csr:referenceName>
       <csr:identifier>threshold_t9</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4670</csr:linenumber>
       <csr:title>Threshold Target 9</csr:title>
       <csr:offset>0x206000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t9</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 9 (Maxion core 3 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T9_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4669</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t9</csr:referenceName>
       <csr:identifier>maxID_t9</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4824</csr:linenumber>
       <csr:title>Max ID Target 9</csr:title>
       <csr:offset>0x206004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t9</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 9 (Maxion core 3 supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T9_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T9_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T9_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T9_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T9_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T9_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T9_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T9_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4823</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t8</csr:referenceName>
       <csr:identifier>threshold_t8</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4658</csr:linenumber>
       <csr:title>Threshold Target 8</csr:title>
       <csr:offset>0x207000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t8</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 8 (Maxion core 3 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T8_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4657</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t8</csr:referenceName>
       <csr:identifier>maxID_t8</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4811</csr:linenumber>
       <csr:title>Max ID Target 8</csr:title>
       <csr:offset>0x207004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t8</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 8 (Maxion core 3 machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T8_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T8_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T8_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T8_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T8_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T8_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T8_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T8_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4810</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t11</csr:referenceName>
       <csr:identifier>threshold_t11</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4694</csr:linenumber>
       <csr:title>Threshold Target 11</csr:title>
       <csr:offset>0x220000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t11</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 11 (Minion supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T11_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4693</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t11</csr:referenceName>
       <csr:identifier>maxID_t11</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4850</csr:linenumber>
       <csr:title>Max ID Target 11</csr:title>
       <csr:offset>0x220004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t11</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 11 (Minion supervisor)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T11_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T11_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T11_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T11_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T11_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T11_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T11_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T11_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4849</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t10</csr:referenceName>
       <csr:identifier>threshold_t10</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4682</csr:linenumber>
       <csr:title>Threshold Target 10</csr:title>
       <csr:offset>0x221000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t10</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 10 (Minion machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T10_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4681</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t10</csr:referenceName>
       <csr:identifier>maxID_t10</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4837</csr:linenumber>
       <csr:title>Max ID Target 10</csr:title>
       <csr:offset>0x221004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t10</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 10 (Minion machine mode)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T10_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T10_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T10_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T10_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T10_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T10_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T10_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T10_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4836</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t1</csr:referenceName>
       <csr:identifier>threshold_t1</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4574</csr:linenumber>
       <csr:title>Threshold Target 1</csr:title>
       <csr:offset>0x240000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t1</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 1 (SP PLIC 1)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T1_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4573</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t1</csr:referenceName>
       <csr:identifier>maxID_t1</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4720</csr:linenumber>
       <csr:title>Max ID Target 1</csr:title>
       <csr:offset>0x240004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t1</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 1 (SP PLIC 1)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T1_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T1_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T1_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T1_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T1_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T1_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T1_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T1_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4719</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.threshold_t0</csr:referenceName>
       <csr:identifier>threshold_t0</csr:identifier>
       <csr:addressMacro>PU_PLIC_THRESHOLD_T0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_THRESHOLD_T0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_THRESHOLD_T0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_THRESHOLD_T0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4562</csr:linenumber>
       <csr:title>Threshold Target 0</csr:title>
       <csr:offset>0x241000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_threshold_t0</csr:typeName>
        <csr:description>
         <csr:p>Threshold priority level for interrupt target 0 (SP PLIC 0)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>threshold</csr:identifier>
         <csr:widthMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_THRESHOLD_T0_THRESHOLD_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4561</csr:linenumber>
         <csr:title>Threshold</csr:title>
        <csr:description>
         <csr:p>Source interrupt priority must exceed threshold to be sent to target.  Threshold level 7 will filter out all interrupts.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>pu_plic.maxID_t0</csr:referenceName>
       <csr:identifier>maxID_t0</csr:identifier>
       <csr:addressMacro>PU_PLIC_MAXID_T0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>PU_PLIC_MAXID_T0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>PU_PLIC_MAXID_T0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>PU_PLIC_MAXID_T0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_plic.csr</csr:filename>
       <csr:linenumber>4707</csr:linenumber>
       <csr:title>Max ID Target 0</csr:title>
       <csr:offset>0x241004</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Pu_plic_maxID_t0</csr:typeName>
        <csr:description>
         <csr:p>ID of highest priority interrupt pending for interrupt target 0 (SP PLIC 0)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>maxID</csr:identifier>
         <csr:widthMacro>PU_PLIC_MAXID_T0_MAXID_WIDTH</csr:widthMacro>
         <csr:msbMacro>PU_PLIC_MAXID_T0_MAXID_MSB</csr:msbMacro>
         <csr:lsbMacro>PU_PLIC_MAXID_T0_MAXID_LSB</csr:lsbMacro>
         <csr:rangeMacro>PU_PLIC_MAXID_T0_MAXID_RANGE</csr:rangeMacro>
         <csr:resetMacro>PU_PLIC_MAXID_T0_MAXID_RESET</csr:resetMacro>
         <csr:maskMacro>PU_PLIC_MAXID_T0_MAXID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>PU_PLIC_MAXID_T0_MAXID_GET</csr:getMacro>
         <csr:setMacro>PU_PLIC_MAXID_T0_MAXID_SET</csr:setMacro>
         <csr:filename>pu_plic.csr</csr:filename>
         <csr:linenumber>4706</csr:linenumber>
         <csr:title>MaxID</csr:title>
        <csr:description>
         <csr:p>Interrupt ID</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'pu_plic'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
