<?xml version='1.0' encoding='utf-8'?>
<X2O><serial>00</serial><subsystem>me0</subsystem><notes>NA</notes><power_module><powermod_serial>NA</powermod_serial><powermod_12V>NA</powermod_12V></power_module><kria_module><kria_serial>NA</kria_serial><kria_DNA>NA</kria_DNA></kria_module><optical_module><opticmod_serial>NA</opticmod_serial><opticmod_QSFPs><QSFP8><QSFP_NUMBER>NA</QSFP_NUMBER><type>QSFP+</type><vendor>Vitex</vendor><part_num>VQ-40SR4CP-EA</part_num><serial>VTX00147</serial><voltage>3.3106</voltage><spec_temperature>28.9228515625</spec_temperature><extended_temperature>28.98828125</extended_temperature><cage_num>8</cage_num><tx_channels><tx_chan0><power>4.420499731336955e-06</power><bias>NA</bias><extinction_ratio>-0.24674905320540866</extinction_ratio><optical_modulation_amplitude>-64.11761245195348</optical_modulation_amplitude><total_interval_error>-3.9899500430108e-19</total_interval_error><deterministic_jitter>2.71987214967e-12</deterministic_jitter><random_jitter>1.61050040378e-12</random_jitter><total_jitter>2.335902912398e-11</total_jitter><total_width>3.7606673407189e-10</total_width><width_at_BER>3.6650227827344e-10</width_at_BER><high>0.14113498395498</high><low>-0.14520184370781</low></tx_chan0><tx_chan1><power>3.3708525088912916e-06</power><bias>NA</bias><extinction_ratio>-0.18669580217043008</extinction_ratio><optical_modulation_amplitude>-64.05007568865919</optical_modulation_amplitude><total_interval_error>-1.94254557341e-18</total_interval_error><deterministic_jitter>2.00459485203e-12</deterministic_jitter><random_jitter>1.7427302696e-12</random_jitter><total_jitter>2.470087701737e-11</total_jitter><total_width>3.7590504720407e-10</total_width><width_at_BER>3.6516041847907e-10</width_at_BER><high>0.14273536061201</high><low>-0.14583654492019</low></tx_chan1><tx_chan2><power>3.1068215422826054e-06</power><bias>NA</bias><extinction_ratio>0.1694511117906898</extinction_ratio><optical_modulation_amplitude>-63.91680085447781</optical_modulation_amplitude><total_interval_error>-3.52094542924e-18</total_interval_error><deterministic_jitter>1.5776166632e-12</deterministic_jitter><random_jitter>1.8539445918e-12</random_jitter><total_jitter>2.608376474224e-11</total_jitter><total_width>3.7543931489871e-10</total_width><width_at_BER>3.6377755144773e-10</width_at_BER><high>0.14794606219759</high><low>-0.14508778637869</low></tx_chan2><tx_chan3><power>7.99000512429346e-06</power><bias>NA</bias><extinction_ratio>-0.44135630100978046</extinction_ratio><optical_modulation_amplitude>-64.02549089461469</optical_modulation_amplitude><total_interval_error>-2.84912397874e-18</total_interval_error><deterministic_jitter>1.92579986518e-12</deterministic_jitter><random_jitter>1.94029270534e-12</random_jitter><total_jitter>2.735247867154e-11</total_jitter><total_width>3.7463633422458e-10</total_width><width_at_BER>3.6250883164603e-10</width_at_BER><high>0.14101952006271</high><low>-0.14837032477706</low><spec_power>-11.05236025215359</spec_power><avg_spec_power>-11.054707200806696</avg_spec_power><extended_power>-12.485422867922754</extended_power><avg_extended_power>-12.483337457142413</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>23</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended><spec_power>-11.055360586344587</spec_power><avg_spec_power>-11.049212683760366</avg_spec_power><extended_power>-12.47570462682065</extended_power><avg_extended_power>-12.478616279433997</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>0</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended><spec_power>-11.02426786556768</spec_power><avg_spec_power>-11.018268108120717</avg_spec_power><extended_power>-12.477087226358027</extended_power><avg_extended_power>-12.47445298578047</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>0</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended><spec_power>-10.998727555409939</spec_power><avg_spec_power>-11.000602743961743</avg_spec_power><extended_power>-12.458397973604365</extended_power><avg_extended_power>-12.452603639071512</avg_extended_power><preFEC_BER_spec>0</preFEC_BER_spec><postFEC_BER_spec>0</postFEC_BER_spec><preFEC_BER_extended>0</preFEC_BER_extended><postFEC_BER_extended>0</postFEC_BER_extended></tx_chan3></tx_channels><rx_channels><rx_chan0 /><rx_chan1 /><rx_chan2 /><rx_chan3 /></rx_channels></QSFP8></opticmod_QSFPs></optical_module><FPGA_module><FPGA_serial>NA</FPGA_serial><FPGA_DNA>NA</FPGA_DNA><FPGA_monitor_off><status>OFF</status><V_12V0>{'V': 1.114575}</V_12V0><V_0V85_VCCINT_VUP>0.0</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>-0.005</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>512</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>512</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.0</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.0</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>38.3125</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>38.8125</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.0</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.0</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>0.0</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.00025</I_1V8_VCCAUX_VUP><MACHXO2_V>0.0</MACHXO2_V><V_2V5_OSC_NE>0.0</V_2V5_OSC_NE><V_2V5_OSC_NW>0.0</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>0.0</V_2V5_OSC_SW><LMK_SYNTH_V>0.5025000000000001</LMK_SYNTH_V><INTERMEDIATE_V>0.41875</INTERMEDIATE_V><INTERMEDIATE_I>0.0</INTERMEDIATE_I><INTERMEDIATE_T_loc>44.1875</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>47.4375</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.24625</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_off><FPGA_monitor_unprogrammed><status>UNPROGRAMMED</status><V_12V0>{'V': 11.975650000000002}</V_12V0><V_0V85_VCCINT_VUP>0.84875</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>1.125</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>6144</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>6144</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.8981250000000001</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.1295</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>37.6875</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>42.625</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.895</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.12975</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>1.7962500000000001</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.9527500000000001</I_1V8_VCCAUX_VUP><MACHXO2_V>1.7962500000000001</MACHXO2_V><V_2V5_OSC_NE>2.505</V_2V5_OSC_NE><V_2V5_OSC_NW>2.51625</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>2.5125</V_2V5_OSC_SW><LMK_SYNTH_V>3.26375</LMK_SYNTH_V><INTERMEDIATE_V>2.63375</INTERMEDIATE_V><INTERMEDIATE_I>0.5375</INTERMEDIATE_I><INTERMEDIATE_T_loc>43.3125</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>55.9375</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.24</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_unprogrammed><FPGA_monitor_programmed><status>PROGRAMMED</status><V_12V0>{'V': 11.966}</V_12V0><V_0V85_VCCINT_VUP>0.84875</V_0V85_VCCINT_VUP><I_0V85_VCCINT_VUP>1.25</I_0V85_VCCINT_VUP><T_loc_0V85_VCCINT_VUP>98304</T_loc_0V85_VCCINT_VUP><T_ext_0V85_VCCINT_VUP>98304</T_ext_0V85_VCCINT_VUP><V_0V9_MGTAVCC_VUP_S>0.8981250000000001</V_0V9_MGTAVCC_VUP_S><I_0V9_MGTAVCC_VUP_S>0.12975</I_0V9_MGTAVCC_VUP_S><T_loc_0V9_MGTAVCC_VUP_S>38.5625</T_loc_0V9_MGTAVCC_VUP_S><T_ext_0V9_MGTAVCC_VUP_S>43.9375</T_ext_0V9_MGTAVCC_VUP_S><V_0V9_MGTAVCC_VUP_N>0.895625</V_0V9_MGTAVCC_VUP_N><I_0V9_MGTAVCC_VUP_N>0.163</I_0V9_MGTAVCC_VUP_N><T_loc_0V9_MGTAVCC_VUP_N>NA</T_loc_0V9_MGTAVCC_VUP_N><T_ext_0V9_MGTAVCC_VUP_N>NA</T_ext_0V9_MGTAVCC_VUP_N><V_1V2_MGTAVCC_VUP_S>NA</V_1V2_MGTAVCC_VUP_S><I_1V2_MGTAVCC_VUP_S>NA</I_1V2_MGTAVCC_VUP_S><T_loc_1V2_MGTAVCC_VUP_S>NA</T_loc_1V2_MGTAVCC_VUP_S><T_ext_1V2_MGTAVCC_VUP_S>NA</T_ext_1V2_MGTAVCC_VUP_S><V_1V2_MGTAVCC_VUP_N /><I_1V2_MGTAVCC_VUP_N /><T_loc_1V2_MGTAVCC_VUP_N /><T_ext_1V2_MGTAVCC_VUP_N /><V_1V8_MGTVCCAUX_VUP_S /><V_1V8_MGTVCCAUX_VUP_N /><V_1V8_VCCAUX_VUP>1.7962500000000001</V_1V8_VCCAUX_VUP><I_1V8_VCCAUX_VUP>0.95025</I_1V8_VCCAUX_VUP><MACHXO2_V>1.7962500000000001</MACHXO2_V><V_2V5_OSC_NE>2.505</V_2V5_OSC_NE><V_2V5_OSC_NW>2.51625</V_2V5_OSC_NW><V_2V5_OSC_SE>0.0</V_2V5_OSC_SE><V_2V5_OSC_SW>2.5125</V_2V5_OSC_SW><LMK_SYNTH_V>3.26375</LMK_SYNTH_V><INTERMEDIATE_V>2.63375</INTERMEDIATE_V><INTERMEDIATE_I>0.55725</INTERMEDIATE_I><INTERMEDIATE_T_loc>44.25</INTERMEDIATE_T_loc><INTERMEDIATE_T_ext>58.125</INTERMEDIATE_T_ext><V_3V3_STANDBY>3.23875</V_3V3_STANDBY><FPGA_T_loc>NA</FPGA_T_loc><FPGA_T_ext>NA</FPGA_T_ext></FPGA_monitor_programmed><FPGA_monitor_25Gb /><FPGA_25Gb_BER>NA</FPGA_25Gb_BER><FPGA_25Gb_eyescan>NA</FPGA_25Gb_eyescan><FPGA_25Gb_temperatures>NA</FPGA_25Gb_temperatures><FPGA_slow_BER>NA</FPGA_slow_BER></FPGA_module></X2O>