0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/User/Desktop/FPGA_HW/PN/PN.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA_HW/final/BE.v,1677942292,verilog,,C:/Users/User/Desktop/FPGA_HW/final/PN.v,,BE,,,,,,,,
C:/Users/User/Desktop/FPGA_HW/final/PN.v,1678035804,verilog,,C:/Users/User/Desktop/FPGA_HW/final/stack.v,C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v;C:/Users/User/Desktop/FPGA_HW/final/stack.v,PN,,,,,,,,
C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v,1678009582,verilog,,,,TESTBED,,,,,,,,
C:/Users/User/Desktop/FPGA_HW/final/stack.v,1678034297,verilog,,C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v,,LIFO,,,,,,,,
C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v,1678035801,verilog,,C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v,,two_stages_bitonic_sorter,,,,,,,,
