
exercise3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002430  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080024f0  080024f0  000124f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800250c  0800250c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800250c  0800250c  0001250c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002514  08002514  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002514  08002514  00012514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002518  08002518  00012518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800251c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  08002528  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08002528  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000062ec  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001507  00000000  00000000  00026363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e8  00000000  00000000  00027870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000053c  00000000  00000000  00027f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000fc34  00000000  00000000  00028494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009893  00000000  00000000  000380c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005ee9b  00000000  00000000  0004195b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000017f4  00000000  00000000  000a07f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000a1fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080024d8 	.word	0x080024d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080024d8 	.word	0x080024d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b086      	sub	sp, #24
 80004ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ae:	f000 f9a7 	bl	8000800 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b2:	f000 f827 	bl	8000504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b6:	f000 f8d1 	bl	800065c <MX_GPIO_Init>
  MX_I2C1_Init();
 80004ba:	f000 f88f 	bl	80005dc <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  for (uint8_t i = 0; i < 128; ++i) {
 80004be:	1dfb      	adds	r3, r7, #7
 80004c0:	2200      	movs	r2, #0
 80004c2:	701a      	strb	r2, [r3, #0]
 80004c4:	e015      	b.n	80004f2 <main+0x4a>
		  HAL_I2C_Mem_Write(&hi2c1,0x50,0, I2C_MEMADD_SIZE_8BIT, &i ,1,1000);
 80004c6:	480e      	ldr	r0, [pc, #56]	; (8000500 <main+0x58>)
 80004c8:	23fa      	movs	r3, #250	; 0xfa
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	9302      	str	r3, [sp, #8]
 80004ce:	2301      	movs	r3, #1
 80004d0:	9301      	str	r3, [sp, #4]
 80004d2:	1dfb      	adds	r3, r7, #7
 80004d4:	9300      	str	r3, [sp, #0]
 80004d6:	2301      	movs	r3, #1
 80004d8:	2200      	movs	r2, #0
 80004da:	2150      	movs	r1, #80	; 0x50
 80004dc:	f000 fcdc 	bl	8000e98 <HAL_I2C_Mem_Write>
		  HAL_Delay(100);
 80004e0:	2064      	movs	r0, #100	; 0x64
 80004e2:	f000 f9fd 	bl	80008e0 <HAL_Delay>
	  for (uint8_t i = 0; i < 128; ++i) {
 80004e6:	1dfb      	adds	r3, r7, #7
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	3301      	adds	r3, #1
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	1dfb      	adds	r3, r7, #7
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	1dfb      	adds	r3, r7, #7
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	b25b      	sxtb	r3, r3
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	dae4      	bge.n	80004c6 <main+0x1e>
 80004fc:	e7df      	b.n	80004be <main+0x16>
 80004fe:	46c0      	nop			; (mov r8, r8)
 8000500:	20000028 	.word	0x20000028

08000504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000504:	b590      	push	{r4, r7, lr}
 8000506:	b099      	sub	sp, #100	; 0x64
 8000508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050a:	242c      	movs	r4, #44	; 0x2c
 800050c:	193b      	adds	r3, r7, r4
 800050e:	0018      	movs	r0, r3
 8000510:	2334      	movs	r3, #52	; 0x34
 8000512:	001a      	movs	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f001 ffb3 	bl	8002480 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051a:	2318      	movs	r3, #24
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	0018      	movs	r0, r3
 8000520:	2314      	movs	r3, #20
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	f001 ffab 	bl	8002480 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800052a:	003b      	movs	r3, r7
 800052c:	0018      	movs	r0, r3
 800052e:	2318      	movs	r3, #24
 8000530:	001a      	movs	r2, r3
 8000532:	2100      	movs	r1, #0
 8000534:	f001 ffa4 	bl	8002480 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000538:	4b26      	ldr	r3, [pc, #152]	; (80005d4 <SystemClock_Config+0xd0>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a26      	ldr	r2, [pc, #152]	; (80005d8 <SystemClock_Config+0xd4>)
 800053e:	401a      	ands	r2, r3
 8000540:	4b24      	ldr	r3, [pc, #144]	; (80005d4 <SystemClock_Config+0xd0>)
 8000542:	2180      	movs	r1, #128	; 0x80
 8000544:	0109      	lsls	r1, r1, #4
 8000546:	430a      	orrs	r2, r1
 8000548:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800054a:	0021      	movs	r1, r4
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2210      	movs	r2, #16
 8000550:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2201      	movs	r2, #1
 8000556:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	22a0      	movs	r2, #160	; 0xa0
 8000562:	0212      	lsls	r2, r2, #8
 8000564:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056c:	187b      	adds	r3, r7, r1
 800056e:	0018      	movs	r0, r3
 8000570:	f001 f8f0 	bl	8001754 <HAL_RCC_OscConfig>
 8000574:	1e03      	subs	r3, r0, #0
 8000576:	d001      	beq.n	800057c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000578:	f000 f886 	bl	8000688 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800057c:	2118      	movs	r1, #24
 800057e:	187b      	adds	r3, r7, r1
 8000580:	220f      	movs	r2, #15
 8000582:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2200      	movs	r2, #0
 800059a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2100      	movs	r1, #0
 80005a0:	0018      	movs	r0, r3
 80005a2:	f001 fc53 	bl	8001e4c <HAL_RCC_ClockConfig>
 80005a6:	1e03      	subs	r3, r0, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80005aa:	f000 f86d 	bl	8000688 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80005ae:	003b      	movs	r3, r7
 80005b0:	2208      	movs	r2, #8
 80005b2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80005b4:	003b      	movs	r3, r7
 80005b6:	2200      	movs	r2, #0
 80005b8:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ba:	003b      	movs	r3, r7
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 fe33 	bl	8002228 <HAL_RCCEx_PeriphCLKConfig>
 80005c2:	1e03      	subs	r3, r0, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005c6:	f000 f85f 	bl	8000688 <Error_Handler>
  }
}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b019      	add	sp, #100	; 0x64
 80005d0:	bd90      	pop	{r4, r7, pc}
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	40007000 	.word	0x40007000
 80005d8:	ffffe7ff 	.word	0xffffe7ff

080005dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005e0:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <MX_I2C1_Init+0x78>)
 80005e2:	4a1d      	ldr	r2, [pc, #116]	; (8000658 <MX_I2C1_Init+0x7c>)
 80005e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 80005e6:	4b1b      	ldr	r3, [pc, #108]	; (8000654 <MX_I2C1_Init+0x78>)
 80005e8:	22e1      	movs	r2, #225	; 0xe1
 80005ea:	00d2      	lsls	r2, r2, #3
 80005ec:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005ee:	4b19      	ldr	r3, [pc, #100]	; (8000654 <MX_I2C1_Init+0x78>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <MX_I2C1_Init+0x78>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005fa:	4b16      	ldr	r3, [pc, #88]	; (8000654 <MX_I2C1_Init+0x78>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000600:	4b14      	ldr	r3, [pc, #80]	; (8000654 <MX_I2C1_Init+0x78>)
 8000602:	2200      	movs	r2, #0
 8000604:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000606:	4b13      	ldr	r3, [pc, #76]	; (8000654 <MX_I2C1_Init+0x78>)
 8000608:	2200      	movs	r2, #0
 800060a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800060c:	4b11      	ldr	r3, [pc, #68]	; (8000654 <MX_I2C1_Init+0x78>)
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000612:	4b10      	ldr	r3, [pc, #64]	; (8000654 <MX_I2C1_Init+0x78>)
 8000614:	2200      	movs	r2, #0
 8000616:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000618:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <MX_I2C1_Init+0x78>)
 800061a:	0018      	movs	r0, r3
 800061c:	f000 fba6 	bl	8000d6c <HAL_I2C_Init>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000624:	f000 f830 	bl	8000688 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000628:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <MX_I2C1_Init+0x78>)
 800062a:	2100      	movs	r1, #0
 800062c:	0018      	movs	r0, r3
 800062e:	f000 fff9 	bl	8001624 <HAL_I2CEx_ConfigAnalogFilter>
 8000632:	1e03      	subs	r3, r0, #0
 8000634:	d001      	beq.n	800063a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000636:	f000 f827 	bl	8000688 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <MX_I2C1_Init+0x78>)
 800063c:	2100      	movs	r1, #0
 800063e:	0018      	movs	r0, r3
 8000640:	f001 f83c 	bl	80016bc <HAL_I2CEx_ConfigDigitalFilter>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000648:	f000 f81e 	bl	8000688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800064c:	46c0      	nop			; (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	20000028 	.word	0x20000028
 8000658:	40005400 	.word	0x40005400

0800065c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_GPIO_Init+0x28>)
 8000664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000666:	4b07      	ldr	r3, [pc, #28]	; (8000684 <MX_GPIO_Init+0x28>)
 8000668:	2101      	movs	r1, #1
 800066a:	430a      	orrs	r2, r1
 800066c:	62da      	str	r2, [r3, #44]	; 0x2c
 800066e:	4b05      	ldr	r3, [pc, #20]	; (8000684 <MX_GPIO_Init+0x28>)
 8000670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000672:	2201      	movs	r2, #1
 8000674:	4013      	ands	r3, r2
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	40021000 	.word	0x40021000

08000688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800068c:	b672      	cpsid	i
}
 800068e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000690:	e7fe      	b.n	8000690 <Error_Handler+0x8>
	...

08000694 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000698:	4b07      	ldr	r3, [pc, #28]	; (80006b8 <HAL_MspInit+0x24>)
 800069a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <HAL_MspInit+0x24>)
 800069e:	2101      	movs	r1, #1
 80006a0:	430a      	orrs	r2, r1
 80006a2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <HAL_MspInit+0x24>)
 80006a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006a8:	4b03      	ldr	r3, [pc, #12]	; (80006b8 <HAL_MspInit+0x24>)
 80006aa:	2180      	movs	r1, #128	; 0x80
 80006ac:	0549      	lsls	r1, r1, #21
 80006ae:	430a      	orrs	r2, r1
 80006b0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40021000 	.word	0x40021000

080006bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c4:	240c      	movs	r4, #12
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	0018      	movs	r0, r3
 80006ca:	2314      	movs	r3, #20
 80006cc:	001a      	movs	r2, r3
 80006ce:	2100      	movs	r1, #0
 80006d0:	f001 fed6 	bl	8002480 <memset>
  if(hi2c->Instance==I2C1)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a24      	ldr	r2, [pc, #144]	; (800076c <HAL_I2C_MspInit+0xb0>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d141      	bne.n	8000762 <HAL_I2C_MspInit+0xa6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b24      	ldr	r3, [pc, #144]	; (8000770 <HAL_I2C_MspInit+0xb4>)
 80006e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e2:	4b23      	ldr	r3, [pc, #140]	; (8000770 <HAL_I2C_MspInit+0xb4>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	430a      	orrs	r2, r1
 80006e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ea:	4b21      	ldr	r3, [pc, #132]	; (8000770 <HAL_I2C_MspInit+0xb4>)
 80006ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ee:	2201      	movs	r2, #1
 80006f0:	4013      	ands	r3, r2
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2280      	movs	r2, #128	; 0x80
 80006fa:	0092      	lsls	r2, r2, #2
 80006fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006fe:	193b      	adds	r3, r7, r4
 8000700:	2212      	movs	r2, #18
 8000702:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000704:	193b      	adds	r3, r7, r4
 8000706:	2201      	movs	r2, #1
 8000708:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800070a:	193b      	adds	r3, r7, r4
 800070c:	2203      	movs	r2, #3
 800070e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2201      	movs	r2, #1
 8000714:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000716:	193a      	adds	r2, r7, r4
 8000718:	23a0      	movs	r3, #160	; 0xa0
 800071a:	05db      	lsls	r3, r3, #23
 800071c:	0011      	movs	r1, r2
 800071e:	0018      	movs	r0, r3
 8000720:	f000 f9b6 	bl	8000a90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000724:	0021      	movs	r1, r4
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2280      	movs	r2, #128	; 0x80
 800072a:	00d2      	lsls	r2, r2, #3
 800072c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2212      	movs	r2, #18
 8000732:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2203      	movs	r2, #3
 800073e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2201      	movs	r2, #1
 8000744:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000746:	187a      	adds	r2, r7, r1
 8000748:	23a0      	movs	r3, #160	; 0xa0
 800074a:	05db      	lsls	r3, r3, #23
 800074c:	0011      	movs	r1, r2
 800074e:	0018      	movs	r0, r3
 8000750:	f000 f99e 	bl	8000a90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <HAL_I2C_MspInit+0xb4>)
 8000756:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000758:	4b05      	ldr	r3, [pc, #20]	; (8000770 <HAL_I2C_MspInit+0xb4>)
 800075a:	2180      	movs	r1, #128	; 0x80
 800075c:	0389      	lsls	r1, r1, #14
 800075e:	430a      	orrs	r2, r1
 8000760:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	b009      	add	sp, #36	; 0x24
 8000768:	bd90      	pop	{r4, r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	40005400 	.word	0x40005400
 8000770:	40021000 	.word	0x40021000

08000774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000778:	e7fe      	b.n	8000778 <NMI_Handler+0x4>

0800077a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077e:	e7fe      	b.n	800077e <HardFault_Handler+0x4>

08000780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}

0800078a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000798:	f000 f886 	bl	80008a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079c:	46c0      	nop			; (mov r8, r8)
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80007ac:	480d      	ldr	r0, [pc, #52]	; (80007e4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80007ae:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007b0:	f7ff fff7 	bl	80007a2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b4:	480c      	ldr	r0, [pc, #48]	; (80007e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80007b6:	490d      	ldr	r1, [pc, #52]	; (80007ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80007b8:	4a0d      	ldr	r2, [pc, #52]	; (80007f0 <LoopForever+0xe>)
  movs r3, #0
 80007ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007bc:	e002      	b.n	80007c4 <LoopCopyDataInit>

080007be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007c2:	3304      	adds	r3, #4

080007c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c8:	d3f9      	bcc.n	80007be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ca:	4a0a      	ldr	r2, [pc, #40]	; (80007f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007cc:	4c0a      	ldr	r4, [pc, #40]	; (80007f8 <LoopForever+0x16>)
  movs r3, #0
 80007ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d0:	e001      	b.n	80007d6 <LoopFillZerobss>

080007d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d4:	3204      	adds	r2, #4

080007d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d8:	d3fb      	bcc.n	80007d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007da:	f001 fe59 	bl	8002490 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007de:	f7ff fe63 	bl	80004a8 <main>

080007e2 <LoopForever>:

LoopForever:
    b LoopForever
 80007e2:	e7fe      	b.n	80007e2 <LoopForever>
   ldr   r0, =_estack
 80007e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80007e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007f0:	0800251c 	.word	0x0800251c
  ldr r2, =_sbss
 80007f4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007f8:	20000080 	.word	0x20000080

080007fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007fc:	e7fe      	b.n	80007fc <ADC1_COMP_IRQHandler>
	...

08000800 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000806:	1dfb      	adds	r3, r7, #7
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800080c:	4b0b      	ldr	r3, [pc, #44]	; (800083c <HAL_Init+0x3c>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b0a      	ldr	r3, [pc, #40]	; (800083c <HAL_Init+0x3c>)
 8000812:	2140      	movs	r1, #64	; 0x40
 8000814:	430a      	orrs	r2, r1
 8000816:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000818:	2003      	movs	r0, #3
 800081a:	f000 f811 	bl	8000840 <HAL_InitTick>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d003      	beq.n	800082a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	2201      	movs	r2, #1
 8000826:	701a      	strb	r2, [r3, #0]
 8000828:	e001      	b.n	800082e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800082a:	f7ff ff33 	bl	8000694 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	781b      	ldrb	r3, [r3, #0]
}
 8000832:	0018      	movs	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	b002      	add	sp, #8
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	40022000 	.word	0x40022000

08000840 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000848:	4b14      	ldr	r3, [pc, #80]	; (800089c <HAL_InitTick+0x5c>)
 800084a:	681c      	ldr	r4, [r3, #0]
 800084c:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <HAL_InitTick+0x60>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	0019      	movs	r1, r3
 8000852:	23fa      	movs	r3, #250	; 0xfa
 8000854:	0098      	lsls	r0, r3, #2
 8000856:	f7ff fc57 	bl	8000108 <__udivsi3>
 800085a:	0003      	movs	r3, r0
 800085c:	0019      	movs	r1, r3
 800085e:	0020      	movs	r0, r4
 8000860:	f7ff fc52 	bl	8000108 <__udivsi3>
 8000864:	0003      	movs	r3, r0
 8000866:	0018      	movs	r0, r3
 8000868:	f000 f905 	bl	8000a76 <HAL_SYSTICK_Config>
 800086c:	1e03      	subs	r3, r0, #0
 800086e:	d001      	beq.n	8000874 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000870:	2301      	movs	r3, #1
 8000872:	e00f      	b.n	8000894 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b03      	cmp	r3, #3
 8000878:	d80b      	bhi.n	8000892 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800087a:	6879      	ldr	r1, [r7, #4]
 800087c:	2301      	movs	r3, #1
 800087e:	425b      	negs	r3, r3
 8000880:	2200      	movs	r2, #0
 8000882:	0018      	movs	r0, r3
 8000884:	f000 f8e2 	bl	8000a4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000888:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <HAL_InitTick+0x64>)
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800088e:	2300      	movs	r3, #0
 8000890:	e000      	b.n	8000894 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000892:	2301      	movs	r3, #1
}
 8000894:	0018      	movs	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	b003      	add	sp, #12
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	20000000 	.word	0x20000000
 80008a0:	20000008 	.word	0x20000008
 80008a4:	20000004 	.word	0x20000004

080008a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <HAL_IncTick+0x1c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	001a      	movs	r2, r3
 80008b2:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <HAL_IncTick+0x20>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	18d2      	adds	r2, r2, r3
 80008b8:	4b03      	ldr	r3, [pc, #12]	; (80008c8 <HAL_IncTick+0x20>)
 80008ba:	601a      	str	r2, [r3, #0]
}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	20000008 	.word	0x20000008
 80008c8:	2000007c 	.word	0x2000007c

080008cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  return uwTick;
 80008d0:	4b02      	ldr	r3, [pc, #8]	; (80008dc <HAL_GetTick+0x10>)
 80008d2:	681b      	ldr	r3, [r3, #0]
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	2000007c 	.word	0x2000007c

080008e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008e8:	f7ff fff0 	bl	80008cc <HAL_GetTick>
 80008ec:	0003      	movs	r3, r0
 80008ee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	3301      	adds	r3, #1
 80008f8:	d005      	beq.n	8000906 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008fa:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <HAL_Delay+0x44>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	001a      	movs	r2, r3
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	189b      	adds	r3, r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	f7ff ffe0 	bl	80008cc <HAL_GetTick>
 800090c:	0002      	movs	r2, r0
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	429a      	cmp	r2, r3
 8000916:	d8f7      	bhi.n	8000908 <HAL_Delay+0x28>
  {
  }
}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b004      	add	sp, #16
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	20000008 	.word	0x20000008

08000928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	0002      	movs	r2, r0
 8000930:	6039      	str	r1, [r7, #0]
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	2b7f      	cmp	r3, #127	; 0x7f
 800093c:	d828      	bhi.n	8000990 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800093e:	4a2f      	ldr	r2, [pc, #188]	; (80009fc <__NVIC_SetPriority+0xd4>)
 8000940:	1dfb      	adds	r3, r7, #7
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b25b      	sxtb	r3, r3
 8000946:	089b      	lsrs	r3, r3, #2
 8000948:	33c0      	adds	r3, #192	; 0xc0
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	589b      	ldr	r3, [r3, r2]
 800094e:	1dfa      	adds	r2, r7, #7
 8000950:	7812      	ldrb	r2, [r2, #0]
 8000952:	0011      	movs	r1, r2
 8000954:	2203      	movs	r2, #3
 8000956:	400a      	ands	r2, r1
 8000958:	00d2      	lsls	r2, r2, #3
 800095a:	21ff      	movs	r1, #255	; 0xff
 800095c:	4091      	lsls	r1, r2
 800095e:	000a      	movs	r2, r1
 8000960:	43d2      	mvns	r2, r2
 8000962:	401a      	ands	r2, r3
 8000964:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	019b      	lsls	r3, r3, #6
 800096a:	22ff      	movs	r2, #255	; 0xff
 800096c:	401a      	ands	r2, r3
 800096e:	1dfb      	adds	r3, r7, #7
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	0018      	movs	r0, r3
 8000974:	2303      	movs	r3, #3
 8000976:	4003      	ands	r3, r0
 8000978:	00db      	lsls	r3, r3, #3
 800097a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800097c:	481f      	ldr	r0, [pc, #124]	; (80009fc <__NVIC_SetPriority+0xd4>)
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b25b      	sxtb	r3, r3
 8000984:	089b      	lsrs	r3, r3, #2
 8000986:	430a      	orrs	r2, r1
 8000988:	33c0      	adds	r3, #192	; 0xc0
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800098e:	e031      	b.n	80009f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000990:	4a1b      	ldr	r2, [pc, #108]	; (8000a00 <__NVIC_SetPriority+0xd8>)
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	0019      	movs	r1, r3
 8000998:	230f      	movs	r3, #15
 800099a:	400b      	ands	r3, r1
 800099c:	3b08      	subs	r3, #8
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	3306      	adds	r3, #6
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	18d3      	adds	r3, r2, r3
 80009a6:	3304      	adds	r3, #4
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	1dfa      	adds	r2, r7, #7
 80009ac:	7812      	ldrb	r2, [r2, #0]
 80009ae:	0011      	movs	r1, r2
 80009b0:	2203      	movs	r2, #3
 80009b2:	400a      	ands	r2, r1
 80009b4:	00d2      	lsls	r2, r2, #3
 80009b6:	21ff      	movs	r1, #255	; 0xff
 80009b8:	4091      	lsls	r1, r2
 80009ba:	000a      	movs	r2, r1
 80009bc:	43d2      	mvns	r2, r2
 80009be:	401a      	ands	r2, r3
 80009c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	019b      	lsls	r3, r3, #6
 80009c6:	22ff      	movs	r2, #255	; 0xff
 80009c8:	401a      	ands	r2, r3
 80009ca:	1dfb      	adds	r3, r7, #7
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	0018      	movs	r0, r3
 80009d0:	2303      	movs	r3, #3
 80009d2:	4003      	ands	r3, r0
 80009d4:	00db      	lsls	r3, r3, #3
 80009d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009d8:	4809      	ldr	r0, [pc, #36]	; (8000a00 <__NVIC_SetPriority+0xd8>)
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	001c      	movs	r4, r3
 80009e0:	230f      	movs	r3, #15
 80009e2:	4023      	ands	r3, r4
 80009e4:	3b08      	subs	r3, #8
 80009e6:	089b      	lsrs	r3, r3, #2
 80009e8:	430a      	orrs	r2, r1
 80009ea:	3306      	adds	r3, #6
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	18c3      	adds	r3, r0, r3
 80009f0:	3304      	adds	r3, #4
 80009f2:	601a      	str	r2, [r3, #0]
}
 80009f4:	46c0      	nop			; (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b003      	add	sp, #12
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	e000e100 	.word	0xe000e100
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	1e5a      	subs	r2, r3, #1
 8000a10:	2380      	movs	r3, #128	; 0x80
 8000a12:	045b      	lsls	r3, r3, #17
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d301      	bcc.n	8000a1c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e010      	b.n	8000a3e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a1c:	4b0a      	ldr	r3, [pc, #40]	; (8000a48 <SysTick_Config+0x44>)
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	3a01      	subs	r2, #1
 8000a22:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a24:	2301      	movs	r3, #1
 8000a26:	425b      	negs	r3, r3
 8000a28:	2103      	movs	r1, #3
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff ff7c 	bl	8000928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <SysTick_Config+0x44>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a36:	4b04      	ldr	r3, [pc, #16]	; (8000a48 <SysTick_Config+0x44>)
 8000a38:	2207      	movs	r2, #7
 8000a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	0018      	movs	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b002      	add	sp, #8
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	e000e010 	.word	0xe000e010

08000a4c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60b9      	str	r1, [r7, #8]
 8000a54:	607a      	str	r2, [r7, #4]
 8000a56:	210f      	movs	r1, #15
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	1c02      	adds	r2, r0, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	b25b      	sxtb	r3, r3
 8000a66:	0011      	movs	r1, r2
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff ff5d 	bl	8000928 <__NVIC_SetPriority>
}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b004      	add	sp, #16
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b082      	sub	sp, #8
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	0018      	movs	r0, r3
 8000a82:	f7ff ffbf 	bl	8000a04 <SysTick_Config>
 8000a86:	0003      	movs	r3, r0
}
 8000a88:	0018      	movs	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	b002      	add	sp, #8
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000aa6:	e149      	b.n	8000d3c <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2101      	movs	r1, #1
 8000aae:	697a      	ldr	r2, [r7, #20]
 8000ab0:	4091      	lsls	r1, r2
 8000ab2:	000a      	movs	r2, r1
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d100      	bne.n	8000ac0 <HAL_GPIO_Init+0x30>
 8000abe:	e13a      	b.n	8000d36 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	2203      	movs	r2, #3
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d005      	beq.n	8000ad8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d130      	bne.n	8000b3a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	409a      	lsls	r2, r3
 8000ae6:	0013      	movs	r3, r2
 8000ae8:	43da      	mvns	r2, r3
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	4013      	ands	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	68da      	ldr	r2, [r3, #12]
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	409a      	lsls	r2, r3
 8000afa:	0013      	movs	r3, r2
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b0e:	2201      	movs	r2, #1
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	409a      	lsls	r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	43da      	mvns	r2, r3
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	091b      	lsrs	r3, r3, #4
 8000b24:	2201      	movs	r2, #1
 8000b26:	401a      	ands	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	409a      	lsls	r2, r3
 8000b2c:	0013      	movs	r3, r2
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	2203      	movs	r2, #3
 8000b40:	4013      	ands	r3, r2
 8000b42:	2b03      	cmp	r3, #3
 8000b44:	d017      	beq.n	8000b76 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	68db      	ldr	r3, [r3, #12]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	2203      	movs	r2, #3
 8000b52:	409a      	lsls	r2, r3
 8000b54:	0013      	movs	r3, r2
 8000b56:	43da      	mvns	r2, r3
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	689a      	ldr	r2, [r3, #8]
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	409a      	lsls	r2, r3
 8000b68:	0013      	movs	r3, r2
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d123      	bne.n	8000bca <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	08da      	lsrs	r2, r3, #3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	3208      	adds	r2, #8
 8000b8a:	0092      	lsls	r2, r2, #2
 8000b8c:	58d3      	ldr	r3, [r2, r3]
 8000b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	2207      	movs	r2, #7
 8000b94:	4013      	ands	r3, r2
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	220f      	movs	r2, #15
 8000b9a:	409a      	lsls	r2, r3
 8000b9c:	0013      	movs	r3, r2
 8000b9e:	43da      	mvns	r2, r3
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	691a      	ldr	r2, [r3, #16]
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	2107      	movs	r1, #7
 8000bae:	400b      	ands	r3, r1
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	409a      	lsls	r2, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	08da      	lsrs	r2, r3, #3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3208      	adds	r2, #8
 8000bc4:	0092      	lsls	r2, r2, #2
 8000bc6:	6939      	ldr	r1, [r7, #16]
 8000bc8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	409a      	lsls	r2, r3
 8000bd8:	0013      	movs	r3, r2
 8000bda:	43da      	mvns	r2, r3
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	4013      	ands	r3, r2
 8000be0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	2203      	movs	r2, #3
 8000be8:	401a      	ands	r2, r3
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	409a      	lsls	r2, r3
 8000bf0:	0013      	movs	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685a      	ldr	r2, [r3, #4]
 8000c02:	23c0      	movs	r3, #192	; 0xc0
 8000c04:	029b      	lsls	r3, r3, #10
 8000c06:	4013      	ands	r3, r2
 8000c08:	d100      	bne.n	8000c0c <HAL_GPIO_Init+0x17c>
 8000c0a:	e094      	b.n	8000d36 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0c:	4b51      	ldr	r3, [pc, #324]	; (8000d54 <HAL_GPIO_Init+0x2c4>)
 8000c0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c10:	4b50      	ldr	r3, [pc, #320]	; (8000d54 <HAL_GPIO_Init+0x2c4>)
 8000c12:	2101      	movs	r1, #1
 8000c14:	430a      	orrs	r2, r1
 8000c16:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c18:	4a4f      	ldr	r2, [pc, #316]	; (8000d58 <HAL_GPIO_Init+0x2c8>)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	089b      	lsrs	r3, r3, #2
 8000c1e:	3302      	adds	r3, #2
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	589b      	ldr	r3, [r3, r2]
 8000c24:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	2203      	movs	r2, #3
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	220f      	movs	r2, #15
 8000c30:	409a      	lsls	r2, r3
 8000c32:	0013      	movs	r3, r2
 8000c34:	43da      	mvns	r2, r3
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	23a0      	movs	r3, #160	; 0xa0
 8000c40:	05db      	lsls	r3, r3, #23
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d013      	beq.n	8000c6e <HAL_GPIO_Init+0x1de>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4a44      	ldr	r2, [pc, #272]	; (8000d5c <HAL_GPIO_Init+0x2cc>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d00d      	beq.n	8000c6a <HAL_GPIO_Init+0x1da>
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4a43      	ldr	r2, [pc, #268]	; (8000d60 <HAL_GPIO_Init+0x2d0>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d007      	beq.n	8000c66 <HAL_GPIO_Init+0x1d6>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a42      	ldr	r2, [pc, #264]	; (8000d64 <HAL_GPIO_Init+0x2d4>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d101      	bne.n	8000c62 <HAL_GPIO_Init+0x1d2>
 8000c5e:	2305      	movs	r3, #5
 8000c60:	e006      	b.n	8000c70 <HAL_GPIO_Init+0x1e0>
 8000c62:	2306      	movs	r3, #6
 8000c64:	e004      	b.n	8000c70 <HAL_GPIO_Init+0x1e0>
 8000c66:	2302      	movs	r3, #2
 8000c68:	e002      	b.n	8000c70 <HAL_GPIO_Init+0x1e0>
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e000      	b.n	8000c70 <HAL_GPIO_Init+0x1e0>
 8000c6e:	2300      	movs	r3, #0
 8000c70:	697a      	ldr	r2, [r7, #20]
 8000c72:	2103      	movs	r1, #3
 8000c74:	400a      	ands	r2, r1
 8000c76:	0092      	lsls	r2, r2, #2
 8000c78:	4093      	lsls	r3, r2
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c80:	4935      	ldr	r1, [pc, #212]	; (8000d58 <HAL_GPIO_Init+0x2c8>)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	089b      	lsrs	r3, r3, #2
 8000c86:	3302      	adds	r3, #2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000c90:	689b      	ldr	r3, [r3, #8]
 8000c92:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	43da      	mvns	r2, r3
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685a      	ldr	r2, [r3, #4]
 8000ca2:	2380      	movs	r3, #128	; 0x80
 8000ca4:	035b      	lsls	r3, r3, #13
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	d003      	beq.n	8000cb2 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cb2:	4b2d      	ldr	r3, [pc, #180]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000cb4:	693a      	ldr	r2, [r7, #16]
 8000cb6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cb8:	4b2b      	ldr	r3, [pc, #172]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	43da      	mvns	r2, r3
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685a      	ldr	r2, [r3, #4]
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	039b      	lsls	r3, r3, #14
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	d003      	beq.n	8000cdc <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cdc:	4b22      	ldr	r3, [pc, #136]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000ce2:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	43da      	mvns	r2, r3
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685a      	ldr	r2, [r3, #4]
 8000cf6:	2380      	movs	r3, #128	; 0x80
 8000cf8:	029b      	lsls	r3, r3, #10
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	d003      	beq.n	8000d06 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d06:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d0c:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	43da      	mvns	r2, r3
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685a      	ldr	r2, [r3, #4]
 8000d20:	2380      	movs	r3, #128	; 0x80
 8000d22:	025b      	lsls	r3, r3, #9
 8000d24:	4013      	ands	r3, r2
 8000d26:	d003      	beq.n	8000d30 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d30:	4b0d      	ldr	r3, [pc, #52]	; (8000d68 <HAL_GPIO_Init+0x2d8>)
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	40da      	lsrs	r2, r3
 8000d44:	1e13      	subs	r3, r2, #0
 8000d46:	d000      	beq.n	8000d4a <HAL_GPIO_Init+0x2ba>
 8000d48:	e6ae      	b.n	8000aa8 <HAL_GPIO_Init+0x18>
  }
}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	46c0      	nop			; (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b006      	add	sp, #24
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40021000 	.word	0x40021000
 8000d58:	40010000 	.word	0x40010000
 8000d5c:	50000400 	.word	0x50000400
 8000d60:	50000800 	.word	0x50000800
 8000d64:	50001c00 	.word	0x50001c00
 8000d68:	40010400 	.word	0x40010400

08000d6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d101      	bne.n	8000d7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	e082      	b.n	8000e84 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2241      	movs	r2, #65	; 0x41
 8000d82:	5c9b      	ldrb	r3, [r3, r2]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d107      	bne.n	8000d9a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2240      	movs	r2, #64	; 0x40
 8000d8e:	2100      	movs	r1, #0
 8000d90:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	0018      	movs	r0, r3
 8000d96:	f7ff fc91 	bl	80006bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2241      	movs	r2, #65	; 0x41
 8000d9e:	2124      	movs	r1, #36	; 0x24
 8000da0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2101      	movs	r1, #1
 8000dae:	438a      	bics	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4934      	ldr	r1, [pc, #208]	; (8000e8c <HAL_I2C_Init+0x120>)
 8000dbc:	400a      	ands	r2, r1
 8000dbe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4931      	ldr	r1, [pc, #196]	; (8000e90 <HAL_I2C_Init+0x124>)
 8000dcc:	400a      	ands	r2, r1
 8000dce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d108      	bne.n	8000dea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2180      	movs	r1, #128	; 0x80
 8000de2:	0209      	lsls	r1, r1, #8
 8000de4:	430a      	orrs	r2, r1
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	e007      	b.n	8000dfa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689a      	ldr	r2, [r3, #8]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2184      	movs	r1, #132	; 0x84
 8000df4:	0209      	lsls	r1, r1, #8
 8000df6:	430a      	orrs	r2, r1
 8000df8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d104      	bne.n	8000e0c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2280      	movs	r2, #128	; 0x80
 8000e08:	0112      	lsls	r2, r2, #4
 8000e0a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	491f      	ldr	r1, [pc, #124]	; (8000e94 <HAL_I2C_Init+0x128>)
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	68da      	ldr	r2, [r3, #12]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	491a      	ldr	r1, [pc, #104]	; (8000e90 <HAL_I2C_Init+0x124>)
 8000e28:	400a      	ands	r2, r1
 8000e2a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	691a      	ldr	r2, [r3, #16]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	431a      	orrs	r2, r3
 8000e36:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	430a      	orrs	r2, r1
 8000e44:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69d9      	ldr	r1, [r3, #28]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6a1a      	ldr	r2, [r3, #32]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	430a      	orrs	r2, r1
 8000e54:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2101      	movs	r1, #1
 8000e62:	430a      	orrs	r2, r1
 8000e64:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2241      	movs	r2, #65	; 0x41
 8000e70:	2120      	movs	r1, #32
 8000e72:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2200      	movs	r2, #0
 8000e78:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2242      	movs	r2, #66	; 0x42
 8000e7e:	2100      	movs	r1, #0
 8000e80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
}
 8000e84:	0018      	movs	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b002      	add	sp, #8
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	f0ffffff 	.word	0xf0ffffff
 8000e90:	ffff7fff 	.word	0xffff7fff
 8000e94:	02008000 	.word	0x02008000

08000e98 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e98:	b590      	push	{r4, r7, lr}
 8000e9a:	b089      	sub	sp, #36	; 0x24
 8000e9c:	af02      	add	r7, sp, #8
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	000c      	movs	r4, r1
 8000ea2:	0010      	movs	r0, r2
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	230a      	movs	r3, #10
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	1c22      	adds	r2, r4, #0
 8000eac:	801a      	strh	r2, [r3, #0]
 8000eae:	2308      	movs	r3, #8
 8000eb0:	18fb      	adds	r3, r7, r3
 8000eb2:	1c02      	adds	r2, r0, #0
 8000eb4:	801a      	strh	r2, [r3, #0]
 8000eb6:	1dbb      	adds	r3, r7, #6
 8000eb8:	1c0a      	adds	r2, r1, #0
 8000eba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	2241      	movs	r2, #65	; 0x41
 8000ec0:	5c9b      	ldrb	r3, [r3, r2]
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	2b20      	cmp	r3, #32
 8000ec6:	d000      	beq.n	8000eca <HAL_I2C_Mem_Write+0x32>
 8000ec8:	e10c      	b.n	80010e4 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d004      	beq.n	8000eda <HAL_I2C_Mem_Write+0x42>
 8000ed0:	232c      	movs	r3, #44	; 0x2c
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d105      	bne.n	8000ee6 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2280      	movs	r2, #128	; 0x80
 8000ede:	0092      	lsls	r2, r2, #2
 8000ee0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e0ff      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2240      	movs	r2, #64	; 0x40
 8000eea:	5c9b      	ldrb	r3, [r3, r2]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d101      	bne.n	8000ef4 <HAL_I2C_Mem_Write+0x5c>
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	e0f8      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2240      	movs	r2, #64	; 0x40
 8000ef8:	2101      	movs	r1, #1
 8000efa:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000efc:	f7ff fce6 	bl	80008cc <HAL_GetTick>
 8000f00:	0003      	movs	r3, r0
 8000f02:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	0219      	lsls	r1, r3, #8
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	2319      	movs	r3, #25
 8000f10:	2201      	movs	r2, #1
 8000f12:	f000 f975 	bl	8001200 <I2C_WaitOnFlagUntilTimeout>
 8000f16:	1e03      	subs	r3, r0, #0
 8000f18:	d001      	beq.n	8000f1e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e0e3      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2241      	movs	r2, #65	; 0x41
 8000f22:	2121      	movs	r1, #33	; 0x21
 8000f24:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2242      	movs	r2, #66	; 0x42
 8000f2a:	2140      	movs	r1, #64	; 0x40
 8000f2c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2200      	movs	r2, #0
 8000f32:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	222c      	movs	r2, #44	; 0x2c
 8000f3e:	18ba      	adds	r2, r7, r2
 8000f40:	8812      	ldrh	r2, [r2, #0]
 8000f42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	2200      	movs	r2, #0
 8000f48:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000f4a:	1dbb      	adds	r3, r7, #6
 8000f4c:	881c      	ldrh	r4, [r3, #0]
 8000f4e:	2308      	movs	r3, #8
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	881a      	ldrh	r2, [r3, #0]
 8000f54:	230a      	movs	r3, #10
 8000f56:	18fb      	adds	r3, r7, r3
 8000f58:	8819      	ldrh	r1, [r3, #0]
 8000f5a:	68f8      	ldr	r0, [r7, #12]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	9301      	str	r3, [sp, #4]
 8000f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	0023      	movs	r3, r4
 8000f66:	f000 f8c5 	bl	80010f4 <I2C_RequestMemoryWrite>
 8000f6a:	1e03      	subs	r3, r0, #0
 8000f6c:	d005      	beq.n	8000f7a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2240      	movs	r2, #64	; 0x40
 8000f72:	2100      	movs	r1, #0
 8000f74:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e0b5      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	2bff      	cmp	r3, #255	; 0xff
 8000f82:	d911      	bls.n	8000fa8 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	22ff      	movs	r2, #255	; 0xff
 8000f88:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	2380      	movs	r3, #128	; 0x80
 8000f92:	045c      	lsls	r4, r3, #17
 8000f94:	230a      	movs	r3, #10
 8000f96:	18fb      	adds	r3, r7, r3
 8000f98:	8819      	ldrh	r1, [r3, #0]
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	0023      	movs	r3, r4
 8000fa2:	f000 fb05 	bl	80015b0 <I2C_TransferConfig>
 8000fa6:	e012      	b.n	8000fce <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	049c      	lsls	r4, r3, #18
 8000fbc:	230a      	movs	r3, #10
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	8819      	ldrh	r1, [r3, #0]
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	0023      	movs	r3, r4
 8000fca:	f000 faf1 	bl	80015b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fce:	697a      	ldr	r2, [r7, #20]
 8000fd0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f000 f961 	bl	800129c <I2C_WaitOnTXISFlagUntilTimeout>
 8000fda:	1e03      	subs	r3, r0, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e081      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe6:	781a      	ldrb	r2, [r3, #0]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff2:	1c5a      	adds	r2, r3, #1
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	3b01      	subs	r3, #1
 8001000:	b29a      	uxth	r2, r3
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800100a:	3b01      	subs	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001016:	b29b      	uxth	r3, r3
 8001018:	2b00      	cmp	r3, #0
 800101a:	d03a      	beq.n	8001092 <HAL_I2C_Mem_Write+0x1fa>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001020:	2b00      	cmp	r3, #0
 8001022:	d136      	bne.n	8001092 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001024:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001026:	68f8      	ldr	r0, [r7, #12]
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	0013      	movs	r3, r2
 800102e:	2200      	movs	r2, #0
 8001030:	2180      	movs	r1, #128	; 0x80
 8001032:	f000 f8e5 	bl	8001200 <I2C_WaitOnFlagUntilTimeout>
 8001036:	1e03      	subs	r3, r0, #0
 8001038:	d001      	beq.n	800103e <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e053      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001042:	b29b      	uxth	r3, r3
 8001044:	2bff      	cmp	r3, #255	; 0xff
 8001046:	d911      	bls.n	800106c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	22ff      	movs	r2, #255	; 0xff
 800104c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001052:	b2da      	uxtb	r2, r3
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	045c      	lsls	r4, r3, #17
 8001058:	230a      	movs	r3, #10
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	8819      	ldrh	r1, [r3, #0]
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	2300      	movs	r3, #0
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	0023      	movs	r3, r4
 8001066:	f000 faa3 	bl	80015b0 <I2C_TransferConfig>
 800106a:	e012      	b.n	8001092 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001070:	b29a      	uxth	r2, r3
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800107a:	b2da      	uxtb	r2, r3
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	049c      	lsls	r4, r3, #18
 8001080:	230a      	movs	r3, #10
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	8819      	ldrh	r1, [r3, #0]
 8001086:	68f8      	ldr	r0, [r7, #12]
 8001088:	2300      	movs	r3, #0
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	0023      	movs	r3, r4
 800108e:	f000 fa8f 	bl	80015b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001096:	b29b      	uxth	r3, r3
 8001098:	2b00      	cmp	r3, #0
 800109a:	d198      	bne.n	8000fce <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800109c:	697a      	ldr	r2, [r7, #20]
 800109e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	0018      	movs	r0, r3
 80010a4:	f000 f940 	bl	8001328 <I2C_WaitOnSTOPFlagUntilTimeout>
 80010a8:	1e03      	subs	r3, r0, #0
 80010aa:	d001      	beq.n	80010b0 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e01a      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2220      	movs	r2, #32
 80010b6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	490b      	ldr	r1, [pc, #44]	; (80010f0 <HAL_I2C_Mem_Write+0x258>)
 80010c4:	400a      	ands	r2, r1
 80010c6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	2241      	movs	r2, #65	; 0x41
 80010cc:	2120      	movs	r1, #32
 80010ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2242      	movs	r2, #66	; 0x42
 80010d4:	2100      	movs	r1, #0
 80010d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2240      	movs	r2, #64	; 0x40
 80010dc:	2100      	movs	r1, #0
 80010de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80010e0:	2300      	movs	r3, #0
 80010e2:	e000      	b.n	80010e6 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80010e4:	2302      	movs	r3, #2
  }
}
 80010e6:	0018      	movs	r0, r3
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b007      	add	sp, #28
 80010ec:	bd90      	pop	{r4, r7, pc}
 80010ee:	46c0      	nop			; (mov r8, r8)
 80010f0:	fe00e800 	.word	0xfe00e800

080010f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	000c      	movs	r4, r1
 80010fe:	0010      	movs	r0, r2
 8001100:	0019      	movs	r1, r3
 8001102:	250a      	movs	r5, #10
 8001104:	197b      	adds	r3, r7, r5
 8001106:	1c22      	adds	r2, r4, #0
 8001108:	801a      	strh	r2, [r3, #0]
 800110a:	2308      	movs	r3, #8
 800110c:	18fb      	adds	r3, r7, r3
 800110e:	1c02      	adds	r2, r0, #0
 8001110:	801a      	strh	r2, [r3, #0]
 8001112:	1dbb      	adds	r3, r7, #6
 8001114:	1c0a      	adds	r2, r1, #0
 8001116:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001118:	1dbb      	adds	r3, r7, #6
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	b2da      	uxtb	r2, r3
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	045c      	lsls	r4, r3, #17
 8001122:	197b      	adds	r3, r7, r5
 8001124:	8819      	ldrh	r1, [r3, #0]
 8001126:	68f8      	ldr	r0, [r7, #12]
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <I2C_RequestMemoryWrite+0xc4>)
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	0023      	movs	r3, r4
 800112e:	f000 fa3f 	bl	80015b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001134:	6a39      	ldr	r1, [r7, #32]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	0018      	movs	r0, r3
 800113a:	f000 f8af 	bl	800129c <I2C_WaitOnTXISFlagUntilTimeout>
 800113e:	1e03      	subs	r3, r0, #0
 8001140:	d001      	beq.n	8001146 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e033      	b.n	80011ae <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001146:	1dbb      	adds	r3, r7, #6
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d107      	bne.n	800115e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800114e:	2308      	movs	r3, #8
 8001150:	18fb      	adds	r3, r7, r3
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	b2da      	uxtb	r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	629a      	str	r2, [r3, #40]	; 0x28
 800115c:	e019      	b.n	8001192 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800115e:	2308      	movs	r3, #8
 8001160:	18fb      	adds	r3, r7, r3
 8001162:	881b      	ldrh	r3, [r3, #0]
 8001164:	0a1b      	lsrs	r3, r3, #8
 8001166:	b29b      	uxth	r3, r3
 8001168:	b2da      	uxtb	r2, r3
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001172:	6a39      	ldr	r1, [r7, #32]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	0018      	movs	r0, r3
 8001178:	f000 f890 	bl	800129c <I2C_WaitOnTXISFlagUntilTimeout>
 800117c:	1e03      	subs	r3, r0, #0
 800117e:	d001      	beq.n	8001184 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e014      	b.n	80011ae <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001184:	2308      	movs	r3, #8
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	b2da      	uxtb	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001192:	6a3a      	ldr	r2, [r7, #32]
 8001194:	68f8      	ldr	r0, [r7, #12]
 8001196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	0013      	movs	r3, r2
 800119c:	2200      	movs	r2, #0
 800119e:	2180      	movs	r1, #128	; 0x80
 80011a0:	f000 f82e 	bl	8001200 <I2C_WaitOnFlagUntilTimeout>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d001      	beq.n	80011ac <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e000      	b.n	80011ae <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80011ac:	2300      	movs	r3, #0
}
 80011ae:	0018      	movs	r0, r3
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b004      	add	sp, #16
 80011b4:	bdb0      	pop	{r4, r5, r7, pc}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	80002000 	.word	0x80002000

080011bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	2202      	movs	r2, #2
 80011cc:	4013      	ands	r3, r2
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d103      	bne.n	80011da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2200      	movs	r2, #0
 80011d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	699b      	ldr	r3, [r3, #24]
 80011e0:	2201      	movs	r2, #1
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d007      	beq.n	80011f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	699a      	ldr	r2, [r3, #24]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2101      	movs	r1, #1
 80011f4:	430a      	orrs	r2, r1
 80011f6:	619a      	str	r2, [r3, #24]
  }
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b002      	add	sp, #8
 80011fe:	bd80      	pop	{r7, pc}

08001200 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	1dfb      	adds	r3, r7, #7
 800120e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001210:	e030      	b.n	8001274 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	3301      	adds	r3, #1
 8001216:	d02d      	beq.n	8001274 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001218:	f7ff fb58 	bl	80008cc <HAL_GetTick>
 800121c:	0002      	movs	r2, r0
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d302      	bcc.n	800122e <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d122      	bne.n	8001274 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	4013      	ands	r3, r2
 8001238:	68ba      	ldr	r2, [r7, #8]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	425a      	negs	r2, r3
 800123e:	4153      	adcs	r3, r2
 8001240:	b2db      	uxtb	r3, r3
 8001242:	001a      	movs	r2, r3
 8001244:	1dfb      	adds	r3, r7, #7
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d113      	bne.n	8001274 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001250:	2220      	movs	r2, #32
 8001252:	431a      	orrs	r2, r3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2241      	movs	r2, #65	; 0x41
 800125c:	2120      	movs	r1, #32
 800125e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2242      	movs	r2, #66	; 0x42
 8001264:	2100      	movs	r1, #0
 8001266:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2240      	movs	r2, #64	; 0x40
 800126c:	2100      	movs	r1, #0
 800126e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e00f      	b.n	8001294 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	4013      	ands	r3, r2
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	425a      	negs	r2, r3
 8001284:	4153      	adcs	r3, r2
 8001286:	b2db      	uxtb	r3, r3
 8001288:	001a      	movs	r2, r3
 800128a:	1dfb      	adds	r3, r7, #7
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	429a      	cmp	r2, r3
 8001290:	d0bf      	beq.n	8001212 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b004      	add	sp, #16
 800129a:	bd80      	pop	{r7, pc}

0800129c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80012a8:	e032      	b.n	8001310 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	0018      	movs	r0, r3
 80012b2:	f000 f87d 	bl	80013b0 <I2C_IsErrorOccurred>
 80012b6:	1e03      	subs	r3, r0, #0
 80012b8:	d001      	beq.n	80012be <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e030      	b.n	8001320 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	3301      	adds	r3, #1
 80012c2:	d025      	beq.n	8001310 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012c4:	f7ff fb02 	bl	80008cc <HAL_GetTick>
 80012c8:	0002      	movs	r2, r0
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d302      	bcc.n	80012da <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d11a      	bne.n	8001310 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	2202      	movs	r2, #2
 80012e2:	4013      	ands	r3, r2
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d013      	beq.n	8001310 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ec:	2220      	movs	r2, #32
 80012ee:	431a      	orrs	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2241      	movs	r2, #65	; 0x41
 80012f8:	2120      	movs	r1, #32
 80012fa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2242      	movs	r2, #66	; 0x42
 8001300:	2100      	movs	r1, #0
 8001302:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2240      	movs	r2, #64	; 0x40
 8001308:	2100      	movs	r1, #0
 800130a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e007      	b.n	8001320 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	2202      	movs	r2, #2
 8001318:	4013      	ands	r3, r2
 800131a:	2b02      	cmp	r3, #2
 800131c:	d1c5      	bne.n	80012aa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800131e:	2300      	movs	r3, #0
}
 8001320:	0018      	movs	r0, r3
 8001322:	46bd      	mov	sp, r7
 8001324:	b004      	add	sp, #16
 8001326:	bd80      	pop	{r7, pc}

08001328 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001334:	e02f      	b.n	8001396 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	68b9      	ldr	r1, [r7, #8]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	0018      	movs	r0, r3
 800133e:	f000 f837 	bl	80013b0 <I2C_IsErrorOccurred>
 8001342:	1e03      	subs	r3, r0, #0
 8001344:	d001      	beq.n	800134a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e02d      	b.n	80013a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800134a:	f7ff fabf 	bl	80008cc <HAL_GetTick>
 800134e:	0002      	movs	r2, r0
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	68ba      	ldr	r2, [r7, #8]
 8001356:	429a      	cmp	r2, r3
 8001358:	d302      	bcc.n	8001360 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d11a      	bne.n	8001396 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	699b      	ldr	r3, [r3, #24]
 8001366:	2220      	movs	r2, #32
 8001368:	4013      	ands	r3, r2
 800136a:	2b20      	cmp	r3, #32
 800136c:	d013      	beq.n	8001396 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001372:	2220      	movs	r2, #32
 8001374:	431a      	orrs	r2, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2241      	movs	r2, #65	; 0x41
 800137e:	2120      	movs	r1, #32
 8001380:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2242      	movs	r2, #66	; 0x42
 8001386:	2100      	movs	r1, #0
 8001388:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2240      	movs	r2, #64	; 0x40
 800138e:	2100      	movs	r1, #0
 8001390:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e007      	b.n	80013a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	2220      	movs	r2, #32
 800139e:	4013      	ands	r3, r2
 80013a0:	2b20      	cmp	r3, #32
 80013a2:	d1c8      	bne.n	8001336 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	0018      	movs	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	b004      	add	sp, #16
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b08b      	sub	sp, #44	; 0x2c
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013bc:	2327      	movs	r3, #39	; 0x27
 80013be:	18fb      	adds	r3, r7, r3
 80013c0:	2200      	movs	r2, #0
 80013c2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	2210      	movs	r2, #16
 80013d8:	4013      	ands	r3, r2
 80013da:	d100      	bne.n	80013de <I2C_IsErrorOccurred+0x2e>
 80013dc:	e082      	b.n	80014e4 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2210      	movs	r2, #16
 80013e4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80013e6:	e060      	b.n	80014aa <I2C_IsErrorOccurred+0xfa>
 80013e8:	2427      	movs	r4, #39	; 0x27
 80013ea:	193b      	adds	r3, r7, r4
 80013ec:	193a      	adds	r2, r7, r4
 80013ee:	7812      	ldrb	r2, [r2, #0]
 80013f0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	3301      	adds	r3, #1
 80013f6:	d058      	beq.n	80014aa <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80013f8:	f7ff fa68 	bl	80008cc <HAL_GetTick>
 80013fc:	0002      	movs	r2, r0
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	68ba      	ldr	r2, [r7, #8]
 8001404:	429a      	cmp	r2, r3
 8001406:	d306      	bcc.n	8001416 <I2C_IsErrorOccurred+0x66>
 8001408:	193b      	adds	r3, r7, r4
 800140a:	193a      	adds	r2, r7, r4
 800140c:	7812      	ldrb	r2, [r2, #0]
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d149      	bne.n	80014aa <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	2380      	movs	r3, #128	; 0x80
 800141e:	01db      	lsls	r3, r3, #7
 8001420:	4013      	ands	r3, r2
 8001422:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001424:	2013      	movs	r0, #19
 8001426:	183b      	adds	r3, r7, r0
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	2142      	movs	r1, #66	; 0x42
 800142c:	5c52      	ldrb	r2, [r2, r1]
 800142e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	699a      	ldr	r2, [r3, #24]
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	401a      	ands	r2, r3
 800143c:	2380      	movs	r3, #128	; 0x80
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	429a      	cmp	r2, r3
 8001442:	d126      	bne.n	8001492 <I2C_IsErrorOccurred+0xe2>
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	2380      	movs	r3, #128	; 0x80
 8001448:	01db      	lsls	r3, r3, #7
 800144a:	429a      	cmp	r2, r3
 800144c:	d021      	beq.n	8001492 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800144e:	183b      	adds	r3, r7, r0
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b20      	cmp	r3, #32
 8001454:	d01d      	beq.n	8001492 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2180      	movs	r1, #128	; 0x80
 8001462:	01c9      	lsls	r1, r1, #7
 8001464:	430a      	orrs	r2, r1
 8001466:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001468:	f7ff fa30 	bl	80008cc <HAL_GetTick>
 800146c:	0003      	movs	r3, r0
 800146e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001470:	e00f      	b.n	8001492 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001472:	f7ff fa2b 	bl	80008cc <HAL_GetTick>
 8001476:	0002      	movs	r2, r0
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b19      	cmp	r3, #25
 800147e:	d908      	bls.n	8001492 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001480:	6a3b      	ldr	r3, [r7, #32]
 8001482:	2220      	movs	r2, #32
 8001484:	4313      	orrs	r3, r2
 8001486:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001488:	2327      	movs	r3, #39	; 0x27
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]

              break;
 8001490:	e00b      	b.n	80014aa <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	2220      	movs	r2, #32
 800149a:	4013      	ands	r3, r2
 800149c:	2127      	movs	r1, #39	; 0x27
 800149e:	187a      	adds	r2, r7, r1
 80014a0:	1879      	adds	r1, r7, r1
 80014a2:	7809      	ldrb	r1, [r1, #0]
 80014a4:	7011      	strb	r1, [r2, #0]
 80014a6:	2b20      	cmp	r3, #32
 80014a8:	d1e3      	bne.n	8001472 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	2220      	movs	r2, #32
 80014b2:	4013      	ands	r3, r2
 80014b4:	2b20      	cmp	r3, #32
 80014b6:	d004      	beq.n	80014c2 <I2C_IsErrorOccurred+0x112>
 80014b8:	2327      	movs	r3, #39	; 0x27
 80014ba:	18fb      	adds	r3, r7, r3
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d092      	beq.n	80013e8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80014c2:	2327      	movs	r3, #39	; 0x27
 80014c4:	18fb      	adds	r3, r7, r3
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d103      	bne.n	80014d4 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2220      	movs	r2, #32
 80014d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80014d4:	6a3b      	ldr	r3, [r7, #32]
 80014d6:	2204      	movs	r2, #4
 80014d8:	4313      	orrs	r3, r2
 80014da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80014dc:	2327      	movs	r3, #39	; 0x27
 80014de:	18fb      	adds	r3, r7, r3
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	699b      	ldr	r3, [r3, #24]
 80014ea:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4013      	ands	r3, r2
 80014f4:	d00c      	beq.n	8001510 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80014f6:	6a3b      	ldr	r3, [r7, #32]
 80014f8:	2201      	movs	r2, #1
 80014fa:	4313      	orrs	r3, r2
 80014fc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2280      	movs	r2, #128	; 0x80
 8001504:	0052      	lsls	r2, r2, #1
 8001506:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001508:	2327      	movs	r3, #39	; 0x27
 800150a:	18fb      	adds	r3, r7, r3
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	4013      	ands	r3, r2
 8001518:	d00c      	beq.n	8001534 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800151a:	6a3b      	ldr	r3, [r7, #32]
 800151c:	2208      	movs	r2, #8
 800151e:	4313      	orrs	r3, r2
 8001520:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2280      	movs	r2, #128	; 0x80
 8001528:	00d2      	lsls	r2, r2, #3
 800152a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800152c:	2327      	movs	r3, #39	; 0x27
 800152e:	18fb      	adds	r3, r7, r3
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	2380      	movs	r3, #128	; 0x80
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4013      	ands	r3, r2
 800153c:	d00c      	beq.n	8001558 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800153e:	6a3b      	ldr	r3, [r7, #32]
 8001540:	2202      	movs	r2, #2
 8001542:	4313      	orrs	r3, r2
 8001544:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2280      	movs	r2, #128	; 0x80
 800154c:	0092      	lsls	r2, r2, #2
 800154e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001550:	2327      	movs	r3, #39	; 0x27
 8001552:	18fb      	adds	r3, r7, r3
 8001554:	2201      	movs	r2, #1
 8001556:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001558:	2327      	movs	r3, #39	; 0x27
 800155a:	18fb      	adds	r3, r7, r3
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d01d      	beq.n	800159e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	0018      	movs	r0, r3
 8001566:	f7ff fe29 	bl	80011bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	490d      	ldr	r1, [pc, #52]	; (80015ac <I2C_IsErrorOccurred+0x1fc>)
 8001576:	400a      	ands	r2, r1
 8001578:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800157e:	6a3b      	ldr	r3, [r7, #32]
 8001580:	431a      	orrs	r2, r3
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2241      	movs	r2, #65	; 0x41
 800158a:	2120      	movs	r1, #32
 800158c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2242      	movs	r2, #66	; 0x42
 8001592:	2100      	movs	r1, #0
 8001594:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2240      	movs	r2, #64	; 0x40
 800159a:	2100      	movs	r1, #0
 800159c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800159e:	2327      	movs	r3, #39	; 0x27
 80015a0:	18fb      	adds	r3, r7, r3
 80015a2:	781b      	ldrb	r3, [r3, #0]
}
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b00b      	add	sp, #44	; 0x2c
 80015aa:	bd90      	pop	{r4, r7, pc}
 80015ac:	fe00e800 	.word	0xfe00e800

080015b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80015b0:	b590      	push	{r4, r7, lr}
 80015b2:	b087      	sub	sp, #28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	0008      	movs	r0, r1
 80015ba:	0011      	movs	r1, r2
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	240a      	movs	r4, #10
 80015c0:	193b      	adds	r3, r7, r4
 80015c2:	1c02      	adds	r2, r0, #0
 80015c4:	801a      	strh	r2, [r3, #0]
 80015c6:	2009      	movs	r0, #9
 80015c8:	183b      	adds	r3, r7, r0
 80015ca:	1c0a      	adds	r2, r1, #0
 80015cc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015ce:	193b      	adds	r3, r7, r4
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	059b      	lsls	r3, r3, #22
 80015d4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80015d6:	183b      	adds	r3, r7, r0
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	0419      	lsls	r1, r3, #16
 80015dc:	23ff      	movs	r3, #255	; 0xff
 80015de:	041b      	lsls	r3, r3, #16
 80015e0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015e2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ea:	4313      	orrs	r3, r2
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	085b      	lsrs	r3, r3, #1
 80015f0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015fa:	0d51      	lsrs	r1, r2, #21
 80015fc:	2280      	movs	r2, #128	; 0x80
 80015fe:	00d2      	lsls	r2, r2, #3
 8001600:	400a      	ands	r2, r1
 8001602:	4907      	ldr	r1, [pc, #28]	; (8001620 <I2C_TransferConfig+0x70>)
 8001604:	430a      	orrs	r2, r1
 8001606:	43d2      	mvns	r2, r2
 8001608:	401a      	ands	r2, r3
 800160a:	0011      	movs	r1, r2
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	697a      	ldr	r2, [r7, #20]
 8001612:	430a      	orrs	r2, r1
 8001614:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	46bd      	mov	sp, r7
 800161a:	b007      	add	sp, #28
 800161c:	bd90      	pop	{r4, r7, pc}
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	03ff63ff 	.word	0x03ff63ff

08001624 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2241      	movs	r2, #65	; 0x41
 8001632:	5c9b      	ldrb	r3, [r3, r2]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b20      	cmp	r3, #32
 8001638:	d138      	bne.n	80016ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2240      	movs	r2, #64	; 0x40
 800163e:	5c9b      	ldrb	r3, [r3, r2]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d101      	bne.n	8001648 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001644:	2302      	movs	r3, #2
 8001646:	e032      	b.n	80016ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2240      	movs	r2, #64	; 0x40
 800164c:	2101      	movs	r1, #1
 800164e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2241      	movs	r2, #65	; 0x41
 8001654:	2124      	movs	r1, #36	; 0x24
 8001656:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2101      	movs	r1, #1
 8001664:	438a      	bics	r2, r1
 8001666:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4911      	ldr	r1, [pc, #68]	; (80016b8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001674:	400a      	ands	r2, r1
 8001676:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6819      	ldr	r1, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	430a      	orrs	r2, r1
 8001686:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2101      	movs	r1, #1
 8001694:	430a      	orrs	r2, r1
 8001696:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2241      	movs	r2, #65	; 0x41
 800169c:	2120      	movs	r1, #32
 800169e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2240      	movs	r2, #64	; 0x40
 80016a4:	2100      	movs	r1, #0
 80016a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016a8:	2300      	movs	r3, #0
 80016aa:	e000      	b.n	80016ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80016ac:	2302      	movs	r3, #2
  }
}
 80016ae:	0018      	movs	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	b002      	add	sp, #8
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	ffffefff 	.word	0xffffefff

080016bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2241      	movs	r2, #65	; 0x41
 80016ca:	5c9b      	ldrb	r3, [r3, r2]
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b20      	cmp	r3, #32
 80016d0:	d139      	bne.n	8001746 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2240      	movs	r2, #64	; 0x40
 80016d6:	5c9b      	ldrb	r3, [r3, r2]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d101      	bne.n	80016e0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80016dc:	2302      	movs	r3, #2
 80016de:	e033      	b.n	8001748 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2240      	movs	r2, #64	; 0x40
 80016e4:	2101      	movs	r1, #1
 80016e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2241      	movs	r2, #65	; 0x41
 80016ec:	2124      	movs	r1, #36	; 0x24
 80016ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2101      	movs	r1, #1
 80016fc:	438a      	bics	r2, r1
 80016fe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4a11      	ldr	r2, [pc, #68]	; (8001750 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800170c:	4013      	ands	r3, r2
 800170e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	021b      	lsls	r3, r3, #8
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4313      	orrs	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2101      	movs	r1, #1
 800172e:	430a      	orrs	r2, r1
 8001730:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2241      	movs	r2, #65	; 0x41
 8001736:	2120      	movs	r1, #32
 8001738:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2240      	movs	r2, #64	; 0x40
 800173e:	2100      	movs	r1, #0
 8001740:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	e000      	b.n	8001748 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001746:	2302      	movs	r3, #2
  }
}
 8001748:	0018      	movs	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	b004      	add	sp, #16
 800174e:	bd80      	pop	{r7, pc}
 8001750:	fffff0ff 	.word	0xfffff0ff

08001754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001754:	b5b0      	push	{r4, r5, r7, lr}
 8001756:	b08a      	sub	sp, #40	; 0x28
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d102      	bne.n	8001768 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	f000 fb6c 	bl	8001e40 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001768:	4bc8      	ldr	r3, [pc, #800]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	220c      	movs	r2, #12
 800176e:	4013      	ands	r3, r2
 8001770:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001772:	4bc6      	ldr	r3, [pc, #792]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	025b      	lsls	r3, r3, #9
 800177a:	4013      	ands	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2201      	movs	r2, #1
 8001784:	4013      	ands	r3, r2
 8001786:	d100      	bne.n	800178a <HAL_RCC_OscConfig+0x36>
 8001788:	e07d      	b.n	8001886 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	2b08      	cmp	r3, #8
 800178e:	d007      	beq.n	80017a0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d112      	bne.n	80017bc <HAL_RCC_OscConfig+0x68>
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	2380      	movs	r3, #128	; 0x80
 800179a:	025b      	lsls	r3, r3, #9
 800179c:	429a      	cmp	r2, r3
 800179e:	d10d      	bne.n	80017bc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a0:	4bba      	ldr	r3, [pc, #744]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	2380      	movs	r3, #128	; 0x80
 80017a6:	029b      	lsls	r3, r3, #10
 80017a8:	4013      	ands	r3, r2
 80017aa:	d100      	bne.n	80017ae <HAL_RCC_OscConfig+0x5a>
 80017ac:	e06a      	b.n	8001884 <HAL_RCC_OscConfig+0x130>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d166      	bne.n	8001884 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	f000 fb42 	bl	8001e40 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	025b      	lsls	r3, r3, #9
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d107      	bne.n	80017d8 <HAL_RCC_OscConfig+0x84>
 80017c8:	4bb0      	ldr	r3, [pc, #704]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4baf      	ldr	r3, [pc, #700]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017ce:	2180      	movs	r1, #128	; 0x80
 80017d0:	0249      	lsls	r1, r1, #9
 80017d2:	430a      	orrs	r2, r1
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	e027      	b.n	8001828 <HAL_RCC_OscConfig+0xd4>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685a      	ldr	r2, [r3, #4]
 80017dc:	23a0      	movs	r3, #160	; 0xa0
 80017de:	02db      	lsls	r3, r3, #11
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d10e      	bne.n	8001802 <HAL_RCC_OscConfig+0xae>
 80017e4:	4ba9      	ldr	r3, [pc, #676]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4ba8      	ldr	r3, [pc, #672]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017ea:	2180      	movs	r1, #128	; 0x80
 80017ec:	02c9      	lsls	r1, r1, #11
 80017ee:	430a      	orrs	r2, r1
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	4ba6      	ldr	r3, [pc, #664]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	4ba5      	ldr	r3, [pc, #660]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80017f8:	2180      	movs	r1, #128	; 0x80
 80017fa:	0249      	lsls	r1, r1, #9
 80017fc:	430a      	orrs	r2, r1
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	e012      	b.n	8001828 <HAL_RCC_OscConfig+0xd4>
 8001802:	4ba2      	ldr	r3, [pc, #648]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4ba1      	ldr	r3, [pc, #644]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001808:	49a1      	ldr	r1, [pc, #644]	; (8001a90 <HAL_RCC_OscConfig+0x33c>)
 800180a:	400a      	ands	r2, r1
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	4b9f      	ldr	r3, [pc, #636]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	2380      	movs	r3, #128	; 0x80
 8001814:	025b      	lsls	r3, r3, #9
 8001816:	4013      	ands	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	4b9b      	ldr	r3, [pc, #620]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b9a      	ldr	r3, [pc, #616]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001822:	499c      	ldr	r1, [pc, #624]	; (8001a94 <HAL_RCC_OscConfig+0x340>)
 8001824:	400a      	ands	r2, r1
 8001826:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d014      	beq.n	800185a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001830:	f7ff f84c 	bl	80008cc <HAL_GetTick>
 8001834:	0003      	movs	r3, r0
 8001836:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001838:	e008      	b.n	800184c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800183a:	f7ff f847 	bl	80008cc <HAL_GetTick>
 800183e:	0002      	movs	r2, r0
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b64      	cmp	r3, #100	; 0x64
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e2f9      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800184c:	4b8f      	ldr	r3, [pc, #572]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	2380      	movs	r3, #128	; 0x80
 8001852:	029b      	lsls	r3, r3, #10
 8001854:	4013      	ands	r3, r2
 8001856:	d0f0      	beq.n	800183a <HAL_RCC_OscConfig+0xe6>
 8001858:	e015      	b.n	8001886 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185a:	f7ff f837 	bl	80008cc <HAL_GetTick>
 800185e:	0003      	movs	r3, r0
 8001860:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001864:	f7ff f832 	bl	80008cc <HAL_GetTick>
 8001868:	0002      	movs	r2, r0
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b64      	cmp	r3, #100	; 0x64
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e2e4      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001876:	4b85      	ldr	r3, [pc, #532]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	029b      	lsls	r3, r3, #10
 800187e:	4013      	ands	r3, r2
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x110>
 8001882:	e000      	b.n	8001886 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001884:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2202      	movs	r2, #2
 800188c:	4013      	ands	r3, r2
 800188e:	d100      	bne.n	8001892 <HAL_RCC_OscConfig+0x13e>
 8001890:	e099      	b.n	80019c6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189a:	2220      	movs	r2, #32
 800189c:	4013      	ands	r3, r2
 800189e:	d009      	beq.n	80018b4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80018a0:	4b7a      	ldr	r3, [pc, #488]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b79      	ldr	r3, [pc, #484]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018a6:	2120      	movs	r1, #32
 80018a8:	430a      	orrs	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80018ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ae:	2220      	movs	r2, #32
 80018b0:	4393      	bics	r3, r2
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	d005      	beq.n	80018c6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	2b0c      	cmp	r3, #12
 80018be:	d13e      	bne.n	800193e <HAL_RCC_OscConfig+0x1ea>
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d13b      	bne.n	800193e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80018c6:	4b71      	ldr	r3, [pc, #452]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2204      	movs	r2, #4
 80018cc:	4013      	ands	r3, r2
 80018ce:	d004      	beq.n	80018da <HAL_RCC_OscConfig+0x186>
 80018d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e2b2      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018da:	4b6c      	ldr	r3, [pc, #432]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	4a6e      	ldr	r2, [pc, #440]	; (8001a98 <HAL_RCC_OscConfig+0x344>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	0019      	movs	r1, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	691b      	ldr	r3, [r3, #16]
 80018e8:	021a      	lsls	r2, r3, #8
 80018ea:	4b68      	ldr	r3, [pc, #416]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018ec:	430a      	orrs	r2, r1
 80018ee:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80018f0:	4b66      	ldr	r3, [pc, #408]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2209      	movs	r2, #9
 80018f6:	4393      	bics	r3, r2
 80018f8:	0019      	movs	r1, r3
 80018fa:	4b64      	ldr	r3, [pc, #400]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80018fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018fe:	430a      	orrs	r2, r1
 8001900:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001902:	f000 fbeb 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8001906:	0001      	movs	r1, r0
 8001908:	4b60      	ldr	r3, [pc, #384]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	091b      	lsrs	r3, r3, #4
 800190e:	220f      	movs	r2, #15
 8001910:	4013      	ands	r3, r2
 8001912:	4a62      	ldr	r2, [pc, #392]	; (8001a9c <HAL_RCC_OscConfig+0x348>)
 8001914:	5cd3      	ldrb	r3, [r2, r3]
 8001916:	000a      	movs	r2, r1
 8001918:	40da      	lsrs	r2, r3
 800191a:	4b61      	ldr	r3, [pc, #388]	; (8001aa0 <HAL_RCC_OscConfig+0x34c>)
 800191c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800191e:	4b61      	ldr	r3, [pc, #388]	; (8001aa4 <HAL_RCC_OscConfig+0x350>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2513      	movs	r5, #19
 8001924:	197c      	adds	r4, r7, r5
 8001926:	0018      	movs	r0, r3
 8001928:	f7fe ff8a 	bl	8000840 <HAL_InitTick>
 800192c:	0003      	movs	r3, r0
 800192e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001930:	197b      	adds	r3, r7, r5
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d046      	beq.n	80019c6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001938:	197b      	adds	r3, r7, r5
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	e280      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800193e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001940:	2b00      	cmp	r3, #0
 8001942:	d027      	beq.n	8001994 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001944:	4b51      	ldr	r3, [pc, #324]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2209      	movs	r2, #9
 800194a:	4393      	bics	r3, r2
 800194c:	0019      	movs	r1, r3
 800194e:	4b4f      	ldr	r3, [pc, #316]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001952:	430a      	orrs	r2, r1
 8001954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001956:	f7fe ffb9 	bl	80008cc <HAL_GetTick>
 800195a:	0003      	movs	r3, r0
 800195c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001960:	f7fe ffb4 	bl	80008cc <HAL_GetTick>
 8001964:	0002      	movs	r2, r0
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e266      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001972:	4b46      	ldr	r3, [pc, #280]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2204      	movs	r2, #4
 8001978:	4013      	ands	r3, r2
 800197a:	d0f1      	beq.n	8001960 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197c:	4b43      	ldr	r3, [pc, #268]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	4a45      	ldr	r2, [pc, #276]	; (8001a98 <HAL_RCC_OscConfig+0x344>)
 8001982:	4013      	ands	r3, r2
 8001984:	0019      	movs	r1, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	021a      	lsls	r2, r3, #8
 800198c:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800198e:	430a      	orrs	r2, r1
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	e018      	b.n	80019c6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001994:	4b3d      	ldr	r3, [pc, #244]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b3c      	ldr	r3, [pc, #240]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 800199a:	2101      	movs	r1, #1
 800199c:	438a      	bics	r2, r1
 800199e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7fe ff94 	bl	80008cc <HAL_GetTick>
 80019a4:	0003      	movs	r3, r0
 80019a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019aa:	f7fe ff8f 	bl	80008cc <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e241      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019bc:	4b33      	ldr	r3, [pc, #204]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2204      	movs	r2, #4
 80019c2:	4013      	ands	r3, r2
 80019c4:	d1f1      	bne.n	80019aa <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2210      	movs	r2, #16
 80019cc:	4013      	ands	r3, r2
 80019ce:	d100      	bne.n	80019d2 <HAL_RCC_OscConfig+0x27e>
 80019d0:	e0a1      	b.n	8001b16 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d140      	bne.n	8001a5a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019d8:	4b2c      	ldr	r3, [pc, #176]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	; 0x80
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4013      	ands	r3, r2
 80019e2:	d005      	beq.n	80019f0 <HAL_RCC_OscConfig+0x29c>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e227      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019f0:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	4a2c      	ldr	r2, [pc, #176]	; (8001aa8 <HAL_RCC_OscConfig+0x354>)
 80019f6:	4013      	ands	r3, r2
 80019f8:	0019      	movs	r1, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a1a      	ldr	r2, [r3, #32]
 80019fe:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001a00:	430a      	orrs	r2, r1
 8001a02:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a04:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	021b      	lsls	r3, r3, #8
 8001a0a:	0a19      	lsrs	r1, r3, #8
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	69db      	ldr	r3, [r3, #28]
 8001a10:	061a      	lsls	r2, r3, #24
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001a14:	430a      	orrs	r2, r1
 8001a16:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	0b5b      	lsrs	r3, r3, #13
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2280      	movs	r2, #128	; 0x80
 8001a22:	0212      	lsls	r2, r2, #8
 8001a24:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001a26:	4b19      	ldr	r3, [pc, #100]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	091b      	lsrs	r3, r3, #4
 8001a2c:	210f      	movs	r1, #15
 8001a2e:	400b      	ands	r3, r1
 8001a30:	491a      	ldr	r1, [pc, #104]	; (8001a9c <HAL_RCC_OscConfig+0x348>)
 8001a32:	5ccb      	ldrb	r3, [r1, r3]
 8001a34:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a36:	4b1a      	ldr	r3, [pc, #104]	; (8001aa0 <HAL_RCC_OscConfig+0x34c>)
 8001a38:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <HAL_RCC_OscConfig+0x350>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2513      	movs	r5, #19
 8001a40:	197c      	adds	r4, r7, r5
 8001a42:	0018      	movs	r0, r3
 8001a44:	f7fe fefc 	bl	8000840 <HAL_InitTick>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001a4c:	197b      	adds	r3, r7, r5
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d060      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001a54:	197b      	adds	r3, r7, r5
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	e1f2      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d03f      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <HAL_RCC_OscConfig+0x338>)
 8001a68:	2180      	movs	r1, #128	; 0x80
 8001a6a:	0049      	lsls	r1, r1, #1
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a70:	f7fe ff2c 	bl	80008cc <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a78:	e018      	b.n	8001aac <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a7a:	f7fe ff27 	bl	80008cc <HAL_GetTick>
 8001a7e:	0002      	movs	r2, r0
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d911      	bls.n	8001aac <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e1d9      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	fffeffff 	.word	0xfffeffff
 8001a94:	fffbffff 	.word	0xfffbffff
 8001a98:	ffffe0ff 	.word	0xffffe0ff
 8001a9c:	080024f0 	.word	0x080024f0
 8001aa0:	20000000 	.word	0x20000000
 8001aa4:	20000004 	.word	0x20000004
 8001aa8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001aac:	4bc9      	ldr	r3, [pc, #804]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	2380      	movs	r3, #128	; 0x80
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d0e0      	beq.n	8001a7a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab8:	4bc6      	ldr	r3, [pc, #792]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	4ac6      	ldr	r2, [pc, #792]	; (8001dd8 <HAL_RCC_OscConfig+0x684>)
 8001abe:	4013      	ands	r3, r2
 8001ac0:	0019      	movs	r1, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a1a      	ldr	r2, [r3, #32]
 8001ac6:	4bc3      	ldr	r3, [pc, #780]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001acc:	4bc1      	ldr	r3, [pc, #772]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	021b      	lsls	r3, r3, #8
 8001ad2:	0a19      	lsrs	r1, r3, #8
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69db      	ldr	r3, [r3, #28]
 8001ad8:	061a      	lsls	r2, r3, #24
 8001ada:	4bbe      	ldr	r3, [pc, #760]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001adc:	430a      	orrs	r2, r1
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	e019      	b.n	8001b16 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ae2:	4bbc      	ldr	r3, [pc, #752]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	4bbb      	ldr	r3, [pc, #748]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001ae8:	49bc      	ldr	r1, [pc, #752]	; (8001ddc <HAL_RCC_OscConfig+0x688>)
 8001aea:	400a      	ands	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aee:	f7fe feed 	bl	80008cc <HAL_GetTick>
 8001af2:	0003      	movs	r3, r0
 8001af4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001af8:	f7fe fee8 	bl	80008cc <HAL_GetTick>
 8001afc:	0002      	movs	r2, r0
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e19a      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001b0a:	4bb2      	ldr	r3, [pc, #712]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	2380      	movs	r3, #128	; 0x80
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4013      	ands	r3, r2
 8001b14:	d1f0      	bne.n	8001af8 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d036      	beq.n	8001b8e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d019      	beq.n	8001b5c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b28:	4baa      	ldr	r3, [pc, #680]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b2c:	4ba9      	ldr	r3, [pc, #676]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b2e:	2101      	movs	r1, #1
 8001b30:	430a      	orrs	r2, r1
 8001b32:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b34:	f7fe feca 	bl	80008cc <HAL_GetTick>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b3e:	f7fe fec5 	bl	80008cc <HAL_GetTick>
 8001b42:	0002      	movs	r2, r0
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e177      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b50:	4ba0      	ldr	r3, [pc, #640]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b54:	2202      	movs	r2, #2
 8001b56:	4013      	ands	r3, r2
 8001b58:	d0f1      	beq.n	8001b3e <HAL_RCC_OscConfig+0x3ea>
 8001b5a:	e018      	b.n	8001b8e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b5c:	4b9d      	ldr	r3, [pc, #628]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b60:	4b9c      	ldr	r3, [pc, #624]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b62:	2101      	movs	r1, #1
 8001b64:	438a      	bics	r2, r1
 8001b66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b68:	f7fe feb0 	bl	80008cc <HAL_GetTick>
 8001b6c:	0003      	movs	r3, r0
 8001b6e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b72:	f7fe feab 	bl	80008cc <HAL_GetTick>
 8001b76:	0002      	movs	r2, r0
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e15d      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b84:	4b93      	ldr	r3, [pc, #588]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b88:	2202      	movs	r2, #2
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	d1f1      	bne.n	8001b72 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2204      	movs	r2, #4
 8001b94:	4013      	ands	r3, r2
 8001b96:	d100      	bne.n	8001b9a <HAL_RCC_OscConfig+0x446>
 8001b98:	e0ae      	b.n	8001cf8 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b9a:	2023      	movs	r0, #35	; 0x23
 8001b9c:	183b      	adds	r3, r7, r0
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ba2:	4b8c      	ldr	r3, [pc, #560]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001ba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ba6:	2380      	movs	r3, #128	; 0x80
 8001ba8:	055b      	lsls	r3, r3, #21
 8001baa:	4013      	ands	r3, r2
 8001bac:	d109      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	4b89      	ldr	r3, [pc, #548]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bb2:	4b88      	ldr	r3, [pc, #544]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001bb4:	2180      	movs	r1, #128	; 0x80
 8001bb6:	0549      	lsls	r1, r1, #21
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001bbc:	183b      	adds	r3, r7, r0
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc2:	4b87      	ldr	r3, [pc, #540]	; (8001de0 <HAL_RCC_OscConfig+0x68c>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d11a      	bne.n	8001c04 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bce:	4b84      	ldr	r3, [pc, #528]	; (8001de0 <HAL_RCC_OscConfig+0x68c>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	4b83      	ldr	r3, [pc, #524]	; (8001de0 <HAL_RCC_OscConfig+0x68c>)
 8001bd4:	2180      	movs	r1, #128	; 0x80
 8001bd6:	0049      	lsls	r1, r1, #1
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bdc:	f7fe fe76 	bl	80008cc <HAL_GetTick>
 8001be0:	0003      	movs	r3, r0
 8001be2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001be6:	f7fe fe71 	bl	80008cc <HAL_GetTick>
 8001bea:	0002      	movs	r2, r0
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b64      	cmp	r3, #100	; 0x64
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e123      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf8:	4b79      	ldr	r3, [pc, #484]	; (8001de0 <HAL_RCC_OscConfig+0x68c>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2380      	movs	r3, #128	; 0x80
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	4013      	ands	r3, r2
 8001c02:	d0f0      	beq.n	8001be6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	2380      	movs	r3, #128	; 0x80
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d107      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4cc>
 8001c10:	4b70      	ldr	r3, [pc, #448]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c14:	4b6f      	ldr	r3, [pc, #444]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	0049      	lsls	r1, r1, #1
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	651a      	str	r2, [r3, #80]	; 0x50
 8001c1e:	e031      	b.n	8001c84 <HAL_RCC_OscConfig+0x530>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10c      	bne.n	8001c42 <HAL_RCC_OscConfig+0x4ee>
 8001c28:	4b6a      	ldr	r3, [pc, #424]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c2c:	4b69      	ldr	r3, [pc, #420]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c2e:	496b      	ldr	r1, [pc, #428]	; (8001ddc <HAL_RCC_OscConfig+0x688>)
 8001c30:	400a      	ands	r2, r1
 8001c32:	651a      	str	r2, [r3, #80]	; 0x50
 8001c34:	4b67      	ldr	r3, [pc, #412]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c38:	4b66      	ldr	r3, [pc, #408]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c3a:	496a      	ldr	r1, [pc, #424]	; (8001de4 <HAL_RCC_OscConfig+0x690>)
 8001c3c:	400a      	ands	r2, r1
 8001c3e:	651a      	str	r2, [r3, #80]	; 0x50
 8001c40:	e020      	b.n	8001c84 <HAL_RCC_OscConfig+0x530>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	23a0      	movs	r3, #160	; 0xa0
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d10e      	bne.n	8001c6c <HAL_RCC_OscConfig+0x518>
 8001c4e:	4b61      	ldr	r3, [pc, #388]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c52:	4b60      	ldr	r3, [pc, #384]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c54:	2180      	movs	r1, #128	; 0x80
 8001c56:	00c9      	lsls	r1, r1, #3
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	651a      	str	r2, [r3, #80]	; 0x50
 8001c5c:	4b5d      	ldr	r3, [pc, #372]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c60:	4b5c      	ldr	r3, [pc, #368]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c62:	2180      	movs	r1, #128	; 0x80
 8001c64:	0049      	lsls	r1, r1, #1
 8001c66:	430a      	orrs	r2, r1
 8001c68:	651a      	str	r2, [r3, #80]	; 0x50
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCC_OscConfig+0x530>
 8001c6c:	4b59      	ldr	r3, [pc, #356]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c70:	4b58      	ldr	r3, [pc, #352]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c72:	495a      	ldr	r1, [pc, #360]	; (8001ddc <HAL_RCC_OscConfig+0x688>)
 8001c74:	400a      	ands	r2, r1
 8001c76:	651a      	str	r2, [r3, #80]	; 0x50
 8001c78:	4b56      	ldr	r3, [pc, #344]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c7c:	4b55      	ldr	r3, [pc, #340]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001c7e:	4959      	ldr	r1, [pc, #356]	; (8001de4 <HAL_RCC_OscConfig+0x690>)
 8001c80:	400a      	ands	r2, r1
 8001c82:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d015      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c8c:	f7fe fe1e 	bl	80008cc <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c94:	e009      	b.n	8001caa <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c96:	f7fe fe19 	bl	80008cc <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	4a51      	ldr	r2, [pc, #324]	; (8001de8 <HAL_RCC_OscConfig+0x694>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e0ca      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001caa:	4b4a      	ldr	r3, [pc, #296]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001cac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d0ef      	beq.n	8001c96 <HAL_RCC_OscConfig+0x542>
 8001cb6:	e014      	b.n	8001ce2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb8:	f7fe fe08 	bl	80008cc <HAL_GetTick>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cc0:	e009      	b.n	8001cd6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc2:	f7fe fe03 	bl	80008cc <HAL_GetTick>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	4a46      	ldr	r2, [pc, #280]	; (8001de8 <HAL_RCC_OscConfig+0x694>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e0b4      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cd6:	4b3f      	ldr	r3, [pc, #252]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001cd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d1ef      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ce2:	2323      	movs	r3, #35	; 0x23
 8001ce4:	18fb      	adds	r3, r7, r3
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d105      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cec:	4b39      	ldr	r3, [pc, #228]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001cee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cf0:	4b38      	ldr	r3, [pc, #224]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001cf2:	493e      	ldr	r1, [pc, #248]	; (8001dec <HAL_RCC_OscConfig+0x698>)
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d100      	bne.n	8001d02 <HAL_RCC_OscConfig+0x5ae>
 8001d00:	e09d      	b.n	8001e3e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	2b0c      	cmp	r3, #12
 8001d06:	d100      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5b6>
 8001d08:	e076      	b.n	8001df8 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d145      	bne.n	8001d9e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d12:	4b30      	ldr	r3, [pc, #192]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b2f      	ldr	r3, [pc, #188]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d18:	4935      	ldr	r1, [pc, #212]	; (8001df0 <HAL_RCC_OscConfig+0x69c>)
 8001d1a:	400a      	ands	r2, r1
 8001d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1e:	f7fe fdd5 	bl	80008cc <HAL_GetTick>
 8001d22:	0003      	movs	r3, r0
 8001d24:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d28:	f7fe fdd0 	bl	80008cc <HAL_GetTick>
 8001d2c:	0002      	movs	r2, r0
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e082      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d3a:	4b26      	ldr	r3, [pc, #152]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	2380      	movs	r3, #128	; 0x80
 8001d40:	049b      	lsls	r3, r3, #18
 8001d42:	4013      	ands	r3, r2
 8001d44:	d1f0      	bne.n	8001d28 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d46:	4b23      	ldr	r3, [pc, #140]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	4a2a      	ldr	r2, [pc, #168]	; (8001df4 <HAL_RCC_OscConfig+0x6a0>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	0019      	movs	r1, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	4b1c      	ldr	r3, [pc, #112]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d62:	430a      	orrs	r2, r1
 8001d64:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d66:	4b1b      	ldr	r3, [pc, #108]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4b1a      	ldr	r3, [pc, #104]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d6c:	2180      	movs	r1, #128	; 0x80
 8001d6e:	0449      	lsls	r1, r1, #17
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d74:	f7fe fdaa 	bl	80008cc <HAL_GetTick>
 8001d78:	0003      	movs	r3, r0
 8001d7a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d7e:	f7fe fda5 	bl	80008cc <HAL_GetTick>
 8001d82:	0002      	movs	r2, r0
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e057      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d90:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	2380      	movs	r3, #128	; 0x80
 8001d96:	049b      	lsls	r3, r3, #18
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d0f0      	beq.n	8001d7e <HAL_RCC_OscConfig+0x62a>
 8001d9c:	e04f      	b.n	8001e3e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001da4:	4912      	ldr	r1, [pc, #72]	; (8001df0 <HAL_RCC_OscConfig+0x69c>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001daa:	f7fe fd8f 	bl	80008cc <HAL_GetTick>
 8001dae:	0003      	movs	r3, r0
 8001db0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db4:	f7fe fd8a 	bl	80008cc <HAL_GetTick>
 8001db8:	0002      	movs	r2, r0
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e03c      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001dc6:	4b03      	ldr	r3, [pc, #12]	; (8001dd4 <HAL_RCC_OscConfig+0x680>)
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	049b      	lsls	r3, r3, #18
 8001dce:	4013      	ands	r3, r2
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_RCC_OscConfig+0x660>
 8001dd2:	e034      	b.n	8001e3e <HAL_RCC_OscConfig+0x6ea>
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	ffff1fff 	.word	0xffff1fff
 8001ddc:	fffffeff 	.word	0xfffffeff
 8001de0:	40007000 	.word	0x40007000
 8001de4:	fffffbff 	.word	0xfffffbff
 8001de8:	00001388 	.word	0x00001388
 8001dec:	efffffff 	.word	0xefffffff
 8001df0:	feffffff 	.word	0xfeffffff
 8001df4:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e01d      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e04:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <HAL_RCC_OscConfig+0x6f4>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	2380      	movs	r3, #128	; 0x80
 8001e0e:	025b      	lsls	r3, r3, #9
 8001e10:	401a      	ands	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d10f      	bne.n	8001e3a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	23f0      	movs	r3, #240	; 0xf0
 8001e1e:	039b      	lsls	r3, r3, #14
 8001e20:	401a      	ands	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d107      	bne.n	8001e3a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	23c0      	movs	r3, #192	; 0xc0
 8001e2e:	041b      	lsls	r3, r3, #16
 8001e30:	401a      	ands	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d001      	beq.n	8001e3e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	0018      	movs	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	b00a      	add	sp, #40	; 0x28
 8001e46:	bdb0      	pop	{r4, r5, r7, pc}
 8001e48:	40021000 	.word	0x40021000

08001e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e128      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e60:	4b96      	ldr	r3, [pc, #600]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2201      	movs	r2, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d91e      	bls.n	8001eac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6e:	4b93      	ldr	r3, [pc, #588]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2201      	movs	r2, #1
 8001e74:	4393      	bics	r3, r2
 8001e76:	0019      	movs	r1, r3
 8001e78:	4b90      	ldr	r3, [pc, #576]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e80:	f7fe fd24 	bl	80008cc <HAL_GetTick>
 8001e84:	0003      	movs	r3, r0
 8001e86:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e88:	e009      	b.n	8001e9e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e8a:	f7fe fd1f 	bl	80008cc <HAL_GetTick>
 8001e8e:	0002      	movs	r2, r0
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	4a8a      	ldr	r2, [pc, #552]	; (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e109      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9e:	4b87      	ldr	r3, [pc, #540]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	683a      	ldr	r2, [r7, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d1ee      	bne.n	8001e8a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d009      	beq.n	8001eca <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eb6:	4b83      	ldr	r3, [pc, #524]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	22f0      	movs	r2, #240	; 0xf0
 8001ebc:	4393      	bics	r3, r2
 8001ebe:	0019      	movs	r1, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	4b7f      	ldr	r3, [pc, #508]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d100      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0x8a>
 8001ed4:	e089      	b.n	8001fea <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d107      	bne.n	8001eee <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ede:	4b79      	ldr	r3, [pc, #484]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	029b      	lsls	r3, r3, #10
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d120      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e0e1      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d107      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ef6:	4b73      	ldr	r3, [pc, #460]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	2380      	movs	r3, #128	; 0x80
 8001efc:	049b      	lsls	r3, r3, #18
 8001efe:	4013      	ands	r3, r2
 8001f00:	d114      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e0d5      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d106      	bne.n	8001f1c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f0e:	4b6d      	ldr	r3, [pc, #436]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2204      	movs	r2, #4
 8001f14:	4013      	ands	r3, r2
 8001f16:	d109      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e0ca      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f1c:	4b69      	ldr	r3, [pc, #420]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4013      	ands	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0c2      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f2c:	4b65      	ldr	r3, [pc, #404]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2203      	movs	r2, #3
 8001f32:	4393      	bics	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	4b62      	ldr	r3, [pc, #392]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f40:	f7fe fcc4 	bl	80008cc <HAL_GetTick>
 8001f44:	0003      	movs	r3, r0
 8001f46:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d111      	bne.n	8001f74 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f50:	e009      	b.n	8001f66 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f52:	f7fe fcbb 	bl	80008cc <HAL_GetTick>
 8001f56:	0002      	movs	r2, r0
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	4a58      	ldr	r2, [pc, #352]	; (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e0a5      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f66:	4b57      	ldr	r3, [pc, #348]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	220c      	movs	r2, #12
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d1ef      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x106>
 8001f72:	e03a      	b.n	8001fea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b03      	cmp	r3, #3
 8001f7a:	d111      	bne.n	8001fa0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f7c:	e009      	b.n	8001f92 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f7e:	f7fe fca5 	bl	80008cc <HAL_GetTick>
 8001f82:	0002      	movs	r2, r0
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	4a4d      	ldr	r2, [pc, #308]	; (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e08f      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f92:	4b4c      	ldr	r3, [pc, #304]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	220c      	movs	r2, #12
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b0c      	cmp	r3, #12
 8001f9c:	d1ef      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x132>
 8001f9e:	e024      	b.n	8001fea <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d11b      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa8:	e009      	b.n	8001fbe <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001faa:	f7fe fc8f 	bl	80008cc <HAL_GetTick>
 8001fae:	0002      	movs	r2, r0
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	4a42      	ldr	r2, [pc, #264]	; (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e079      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fbe:	4b41      	ldr	r3, [pc, #260]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	220c      	movs	r2, #12
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d1ef      	bne.n	8001faa <HAL_RCC_ClockConfig+0x15e>
 8001fca:	e00e      	b.n	8001fea <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fcc:	f7fe fc7e 	bl	80008cc <HAL_GetTick>
 8001fd0:	0002      	movs	r2, r0
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	4a3a      	ldr	r2, [pc, #232]	; (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e068      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001fe0:	4b38      	ldr	r3, [pc, #224]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	220c      	movs	r2, #12
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fea:	4b34      	ldr	r3, [pc, #208]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d21e      	bcs.n	8002036 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff8:	4b30      	ldr	r3, [pc, #192]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4393      	bics	r3, r2
 8002000:	0019      	movs	r1, r3
 8002002:	4b2e      	ldr	r3, [pc, #184]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800200a:	f7fe fc5f 	bl	80008cc <HAL_GetTick>
 800200e:	0003      	movs	r3, r0
 8002010:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002012:	e009      	b.n	8002028 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002014:	f7fe fc5a 	bl	80008cc <HAL_GetTick>
 8002018:	0002      	movs	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	4a28      	ldr	r2, [pc, #160]	; (80020c0 <HAL_RCC_ClockConfig+0x274>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e044      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <HAL_RCC_ClockConfig+0x270>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2201      	movs	r2, #1
 800202e:	4013      	ands	r3, r2
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d1ee      	bne.n	8002014 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2204      	movs	r2, #4
 800203c:	4013      	ands	r3, r2
 800203e:	d009      	beq.n	8002054 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002040:	4b20      	ldr	r3, [pc, #128]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	4a20      	ldr	r2, [pc, #128]	; (80020c8 <HAL_RCC_ClockConfig+0x27c>)
 8002046:	4013      	ands	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	4b1d      	ldr	r3, [pc, #116]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8002050:	430a      	orrs	r2, r1
 8002052:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2208      	movs	r2, #8
 800205a:	4013      	ands	r3, r2
 800205c:	d00a      	beq.n	8002074 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800205e:	4b19      	ldr	r3, [pc, #100]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	4a1a      	ldr	r2, [pc, #104]	; (80020cc <HAL_RCC_ClockConfig+0x280>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	00da      	lsls	r2, r3, #3
 800206e:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 8002070:	430a      	orrs	r2, r1
 8002072:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002074:	f000 f832 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002078:	0001      	movs	r1, r0
 800207a:	4b12      	ldr	r3, [pc, #72]	; (80020c4 <HAL_RCC_ClockConfig+0x278>)
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	091b      	lsrs	r3, r3, #4
 8002080:	220f      	movs	r2, #15
 8002082:	4013      	ands	r3, r2
 8002084:	4a12      	ldr	r2, [pc, #72]	; (80020d0 <HAL_RCC_ClockConfig+0x284>)
 8002086:	5cd3      	ldrb	r3, [r2, r3]
 8002088:	000a      	movs	r2, r1
 800208a:	40da      	lsrs	r2, r3
 800208c:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <HAL_RCC_ClockConfig+0x288>)
 800208e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002090:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <HAL_RCC_ClockConfig+0x28c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	250b      	movs	r5, #11
 8002096:	197c      	adds	r4, r7, r5
 8002098:	0018      	movs	r0, r3
 800209a:	f7fe fbd1 	bl	8000840 <HAL_InitTick>
 800209e:	0003      	movs	r3, r0
 80020a0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80020a2:	197b      	adds	r3, r7, r5
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d002      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80020aa:	197b      	adds	r3, r7, r5
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	e000      	b.n	80020b2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	0018      	movs	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b004      	add	sp, #16
 80020b8:	bdb0      	pop	{r4, r5, r7, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	40022000 	.word	0x40022000
 80020c0:	00001388 	.word	0x00001388
 80020c4:	40021000 	.word	0x40021000
 80020c8:	fffff8ff 	.word	0xfffff8ff
 80020cc:	ffffc7ff 	.word	0xffffc7ff
 80020d0:	080024f0 	.word	0x080024f0
 80020d4:	20000000 	.word	0x20000000
 80020d8:	20000004 	.word	0x20000004

080020dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020dc:	b5b0      	push	{r4, r5, r7, lr}
 80020de:	b08e      	sub	sp, #56	; 0x38
 80020e0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80020e2:	4b4c      	ldr	r3, [pc, #304]	; (8002214 <HAL_RCC_GetSysClockFreq+0x138>)
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020ea:	230c      	movs	r3, #12
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b0c      	cmp	r3, #12
 80020f0:	d014      	beq.n	800211c <HAL_RCC_GetSysClockFreq+0x40>
 80020f2:	d900      	bls.n	80020f6 <HAL_RCC_GetSysClockFreq+0x1a>
 80020f4:	e07b      	b.n	80021ee <HAL_RCC_GetSysClockFreq+0x112>
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	d002      	beq.n	8002100 <HAL_RCC_GetSysClockFreq+0x24>
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d00b      	beq.n	8002116 <HAL_RCC_GetSysClockFreq+0x3a>
 80020fe:	e076      	b.n	80021ee <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002100:	4b44      	ldr	r3, [pc, #272]	; (8002214 <HAL_RCC_GetSysClockFreq+0x138>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2210      	movs	r2, #16
 8002106:	4013      	ands	r3, r2
 8002108:	d002      	beq.n	8002110 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800210a:	4b43      	ldr	r3, [pc, #268]	; (8002218 <HAL_RCC_GetSysClockFreq+0x13c>)
 800210c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800210e:	e07c      	b.n	800220a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002110:	4b42      	ldr	r3, [pc, #264]	; (800221c <HAL_RCC_GetSysClockFreq+0x140>)
 8002112:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002114:	e079      	b.n	800220a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002116:	4b42      	ldr	r3, [pc, #264]	; (8002220 <HAL_RCC_GetSysClockFreq+0x144>)
 8002118:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800211a:	e076      	b.n	800220a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800211c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211e:	0c9a      	lsrs	r2, r3, #18
 8002120:	230f      	movs	r3, #15
 8002122:	401a      	ands	r2, r3
 8002124:	4b3f      	ldr	r3, [pc, #252]	; (8002224 <HAL_RCC_GetSysClockFreq+0x148>)
 8002126:	5c9b      	ldrb	r3, [r3, r2]
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800212a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800212c:	0d9a      	lsrs	r2, r3, #22
 800212e:	2303      	movs	r3, #3
 8002130:	4013      	ands	r3, r2
 8002132:	3301      	adds	r3, #1
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002136:	4b37      	ldr	r3, [pc, #220]	; (8002214 <HAL_RCC_GetSysClockFreq+0x138>)
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	025b      	lsls	r3, r3, #9
 800213e:	4013      	ands	r3, r2
 8002140:	d01a      	beq.n	8002178 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002144:	61bb      	str	r3, [r7, #24]
 8002146:	2300      	movs	r3, #0
 8002148:	61fb      	str	r3, [r7, #28]
 800214a:	4a35      	ldr	r2, [pc, #212]	; (8002220 <HAL_RCC_GetSysClockFreq+0x144>)
 800214c:	2300      	movs	r3, #0
 800214e:	69b8      	ldr	r0, [r7, #24]
 8002150:	69f9      	ldr	r1, [r7, #28]
 8002152:	f7fe f885 	bl	8000260 <__aeabi_lmul>
 8002156:	0002      	movs	r2, r0
 8002158:	000b      	movs	r3, r1
 800215a:	0010      	movs	r0, r2
 800215c:	0019      	movs	r1, r3
 800215e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	2300      	movs	r3, #0
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	f7fe f859 	bl	8000220 <__aeabi_uldivmod>
 800216e:	0002      	movs	r2, r0
 8002170:	000b      	movs	r3, r1
 8002172:	0013      	movs	r3, r2
 8002174:	637b      	str	r3, [r7, #52]	; 0x34
 8002176:	e037      	b.n	80021e8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002178:	4b26      	ldr	r3, [pc, #152]	; (8002214 <HAL_RCC_GetSysClockFreq+0x138>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2210      	movs	r2, #16
 800217e:	4013      	ands	r3, r2
 8002180:	d01a      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4a23      	ldr	r2, [pc, #140]	; (8002218 <HAL_RCC_GetSysClockFreq+0x13c>)
 800218c:	2300      	movs	r3, #0
 800218e:	68b8      	ldr	r0, [r7, #8]
 8002190:	68f9      	ldr	r1, [r7, #12]
 8002192:	f7fe f865 	bl	8000260 <__aeabi_lmul>
 8002196:	0002      	movs	r2, r0
 8002198:	000b      	movs	r3, r1
 800219a:	0010      	movs	r0, r2
 800219c:	0019      	movs	r1, r3
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	603b      	str	r3, [r7, #0]
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f7fe f839 	bl	8000220 <__aeabi_uldivmod>
 80021ae:	0002      	movs	r2, r0
 80021b0:	000b      	movs	r3, r1
 80021b2:	0013      	movs	r3, r2
 80021b4:	637b      	str	r3, [r7, #52]	; 0x34
 80021b6:	e017      	b.n	80021e8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80021b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021ba:	0018      	movs	r0, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	0019      	movs	r1, r3
 80021c0:	4a16      	ldr	r2, [pc, #88]	; (800221c <HAL_RCC_GetSysClockFreq+0x140>)
 80021c2:	2300      	movs	r3, #0
 80021c4:	f7fe f84c 	bl	8000260 <__aeabi_lmul>
 80021c8:	0002      	movs	r2, r0
 80021ca:	000b      	movs	r3, r1
 80021cc:	0010      	movs	r0, r2
 80021ce:	0019      	movs	r1, r3
 80021d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d2:	001c      	movs	r4, r3
 80021d4:	2300      	movs	r3, #0
 80021d6:	001d      	movs	r5, r3
 80021d8:	0022      	movs	r2, r4
 80021da:	002b      	movs	r3, r5
 80021dc:	f7fe f820 	bl	8000220 <__aeabi_uldivmod>
 80021e0:	0002      	movs	r2, r0
 80021e2:	000b      	movs	r3, r1
 80021e4:	0013      	movs	r3, r2
 80021e6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80021e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021ec:	e00d      	b.n	800220a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80021ee:	4b09      	ldr	r3, [pc, #36]	; (8002214 <HAL_RCC_GetSysClockFreq+0x138>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	0b5b      	lsrs	r3, r3, #13
 80021f4:	2207      	movs	r2, #7
 80021f6:	4013      	ands	r3, r2
 80021f8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	3301      	adds	r3, #1
 80021fe:	2280      	movs	r2, #128	; 0x80
 8002200:	0212      	lsls	r2, r2, #8
 8002202:	409a      	lsls	r2, r3
 8002204:	0013      	movs	r3, r2
 8002206:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002208:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800220a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800220c:	0018      	movs	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	b00e      	add	sp, #56	; 0x38
 8002212:	bdb0      	pop	{r4, r5, r7, pc}
 8002214:	40021000 	.word	0x40021000
 8002218:	003d0900 	.word	0x003d0900
 800221c:	00f42400 	.word	0x00f42400
 8002220:	007a1200 	.word	0x007a1200
 8002224:	08002500 	.word	0x08002500

08002228 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002230:	2017      	movs	r0, #23
 8002232:	183b      	adds	r3, r7, r0
 8002234:	2200      	movs	r2, #0
 8002236:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2220      	movs	r2, #32
 800223e:	4013      	ands	r3, r2
 8002240:	d100      	bne.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002242:	e0c7      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002244:	4b84      	ldr	r3, [pc, #528]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002246:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002248:	2380      	movs	r3, #128	; 0x80
 800224a:	055b      	lsls	r3, r3, #21
 800224c:	4013      	ands	r3, r2
 800224e:	d109      	bne.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002250:	4b81      	ldr	r3, [pc, #516]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002254:	4b80      	ldr	r3, [pc, #512]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002256:	2180      	movs	r1, #128	; 0x80
 8002258:	0549      	lsls	r1, r1, #21
 800225a:	430a      	orrs	r2, r1
 800225c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800225e:	183b      	adds	r3, r7, r0
 8002260:	2201      	movs	r2, #1
 8002262:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002264:	4b7d      	ldr	r3, [pc, #500]	; (800245c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4013      	ands	r3, r2
 800226e:	d11a      	bne.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002270:	4b7a      	ldr	r3, [pc, #488]	; (800245c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b79      	ldr	r3, [pc, #484]	; (800245c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002276:	2180      	movs	r1, #128	; 0x80
 8002278:	0049      	lsls	r1, r1, #1
 800227a:	430a      	orrs	r2, r1
 800227c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227e:	f7fe fb25 	bl	80008cc <HAL_GetTick>
 8002282:	0003      	movs	r3, r0
 8002284:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002286:	e008      	b.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002288:	f7fe fb20 	bl	80008cc <HAL_GetTick>
 800228c:	0002      	movs	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b64      	cmp	r3, #100	; 0x64
 8002294:	d901      	bls.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e0d9      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229a:	4b70      	ldr	r3, [pc, #448]	; (800245c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	4013      	ands	r3, r2
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80022a6:	4b6c      	ldr	r3, [pc, #432]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	23c0      	movs	r3, #192	; 0xc0
 80022ac:	039b      	lsls	r3, r3, #14
 80022ae:	4013      	ands	r3, r2
 80022b0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	23c0      	movs	r3, #192	; 0xc0
 80022b8:	039b      	lsls	r3, r3, #14
 80022ba:	4013      	ands	r3, r2
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d013      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	23c0      	movs	r3, #192	; 0xc0
 80022c8:	029b      	lsls	r3, r3, #10
 80022ca:	401a      	ands	r2, r3
 80022cc:	23c0      	movs	r3, #192	; 0xc0
 80022ce:	029b      	lsls	r3, r3, #10
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d10a      	bne.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80022d4:	4b60      	ldr	r3, [pc, #384]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	2380      	movs	r3, #128	; 0x80
 80022da:	029b      	lsls	r3, r3, #10
 80022dc:	401a      	ands	r2, r3
 80022de:	2380      	movs	r3, #128	; 0x80
 80022e0:	029b      	lsls	r3, r3, #10
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d101      	bne.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e0b1      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80022ea:	4b5b      	ldr	r3, [pc, #364]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022ee:	23c0      	movs	r3, #192	; 0xc0
 80022f0:	029b      	lsls	r3, r3, #10
 80022f2:	4013      	ands	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d03b      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	23c0      	movs	r3, #192	; 0xc0
 8002302:	029b      	lsls	r3, r3, #10
 8002304:	4013      	ands	r3, r2
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	429a      	cmp	r2, r3
 800230a:	d033      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2220      	movs	r2, #32
 8002312:	4013      	ands	r3, r2
 8002314:	d02e      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002316:	4b50      	ldr	r3, [pc, #320]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800231a:	4a51      	ldr	r2, [pc, #324]	; (8002460 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800231c:	4013      	ands	r3, r2
 800231e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002320:	4b4d      	ldr	r3, [pc, #308]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002322:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002324:	4b4c      	ldr	r3, [pc, #304]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002326:	2180      	movs	r1, #128	; 0x80
 8002328:	0309      	lsls	r1, r1, #12
 800232a:	430a      	orrs	r2, r1
 800232c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800232e:	4b4a      	ldr	r3, [pc, #296]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002330:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002332:	4b49      	ldr	r3, [pc, #292]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002334:	494b      	ldr	r1, [pc, #300]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002336:	400a      	ands	r2, r1
 8002338:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800233a:	4b47      	ldr	r3, [pc, #284]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	4013      	ands	r3, r2
 8002348:	d014      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234a:	f7fe fabf 	bl	80008cc <HAL_GetTick>
 800234e:	0003      	movs	r3, r0
 8002350:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002352:	e009      	b.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002354:	f7fe faba 	bl	80008cc <HAL_GetTick>
 8002358:	0002      	movs	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	4a42      	ldr	r2, [pc, #264]	; (8002468 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e072      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002368:	4b3b      	ldr	r3, [pc, #236]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800236a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800236c:	2380      	movs	r3, #128	; 0x80
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4013      	ands	r3, r2
 8002372:	d0ef      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2220      	movs	r2, #32
 800237a:	4013      	ands	r3, r2
 800237c:	d01f      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	23c0      	movs	r3, #192	; 0xc0
 8002384:	029b      	lsls	r3, r3, #10
 8002386:	401a      	ands	r2, r3
 8002388:	23c0      	movs	r3, #192	; 0xc0
 800238a:	029b      	lsls	r3, r3, #10
 800238c:	429a      	cmp	r2, r3
 800238e:	d10c      	bne.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002390:	4b31      	ldr	r3, [pc, #196]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a35      	ldr	r2, [pc, #212]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002396:	4013      	ands	r3, r2
 8002398:	0019      	movs	r1, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	23c0      	movs	r3, #192	; 0xc0
 80023a0:	039b      	lsls	r3, r3, #14
 80023a2:	401a      	ands	r2, r3
 80023a4:	4b2c      	ldr	r3, [pc, #176]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	4b2b      	ldr	r3, [pc, #172]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	23c0      	movs	r3, #192	; 0xc0
 80023b4:	029b      	lsls	r3, r3, #10
 80023b6:	401a      	ands	r2, r3
 80023b8:	4b27      	ldr	r3, [pc, #156]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ba:	430a      	orrs	r2, r1
 80023bc:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023be:	2317      	movs	r3, #23
 80023c0:	18fb      	adds	r3, r7, r3
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d105      	bne.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c8:	4b23      	ldr	r3, [pc, #140]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023cc:	4b22      	ldr	r3, [pc, #136]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ce:	4928      	ldr	r1, [pc, #160]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80023d0:	400a      	ands	r2, r1
 80023d2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2202      	movs	r2, #2
 80023da:	4013      	ands	r3, r2
 80023dc:	d009      	beq.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023de:	4b1e      	ldr	r3, [pc, #120]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e2:	220c      	movs	r2, #12
 80023e4:	4393      	bics	r3, r2
 80023e6:	0019      	movs	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	4b1a      	ldr	r3, [pc, #104]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023ee:	430a      	orrs	r2, r1
 80023f0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2204      	movs	r2, #4
 80023f8:	4013      	ands	r3, r2
 80023fa:	d009      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023fc:	4b16      	ldr	r3, [pc, #88]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002400:	4a1c      	ldr	r2, [pc, #112]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002402:	4013      	ands	r3, r2
 8002404:	0019      	movs	r1, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	4b13      	ldr	r3, [pc, #76]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800240c:	430a      	orrs	r2, r1
 800240e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2208      	movs	r2, #8
 8002416:	4013      	ands	r3, r2
 8002418:	d009      	beq.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800241a:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800241c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241e:	4a16      	ldr	r2, [pc, #88]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002420:	4013      	ands	r3, r2
 8002422:	0019      	movs	r1, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800242a:	430a      	orrs	r2, r1
 800242c:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2280      	movs	r2, #128	; 0x80
 8002434:	4013      	ands	r3, r2
 8002436:	d009      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002438:	4b07      	ldr	r3, [pc, #28]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800243a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243c:	4a0f      	ldr	r2, [pc, #60]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800243e:	4013      	ands	r3, r2
 8002440:	0019      	movs	r1, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	4b04      	ldr	r3, [pc, #16]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002448:	430a      	orrs	r2, r1
 800244a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	0018      	movs	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	b006      	add	sp, #24
 8002454:	bd80      	pop	{r7, pc}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	40021000 	.word	0x40021000
 800245c:	40007000 	.word	0x40007000
 8002460:	fffcffff 	.word	0xfffcffff
 8002464:	fff7ffff 	.word	0xfff7ffff
 8002468:	00001388 	.word	0x00001388
 800246c:	ffcfffff 	.word	0xffcfffff
 8002470:	efffffff 	.word	0xefffffff
 8002474:	fffff3ff 	.word	0xfffff3ff
 8002478:	ffffcfff 	.word	0xffffcfff
 800247c:	fff3ffff 	.word	0xfff3ffff

08002480 <memset>:
 8002480:	0003      	movs	r3, r0
 8002482:	1882      	adds	r2, r0, r2
 8002484:	4293      	cmp	r3, r2
 8002486:	d100      	bne.n	800248a <memset+0xa>
 8002488:	4770      	bx	lr
 800248a:	7019      	strb	r1, [r3, #0]
 800248c:	3301      	adds	r3, #1
 800248e:	e7f9      	b.n	8002484 <memset+0x4>

08002490 <__libc_init_array>:
 8002490:	b570      	push	{r4, r5, r6, lr}
 8002492:	2600      	movs	r6, #0
 8002494:	4c0c      	ldr	r4, [pc, #48]	; (80024c8 <__libc_init_array+0x38>)
 8002496:	4d0d      	ldr	r5, [pc, #52]	; (80024cc <__libc_init_array+0x3c>)
 8002498:	1b64      	subs	r4, r4, r5
 800249a:	10a4      	asrs	r4, r4, #2
 800249c:	42a6      	cmp	r6, r4
 800249e:	d109      	bne.n	80024b4 <__libc_init_array+0x24>
 80024a0:	2600      	movs	r6, #0
 80024a2:	f000 f819 	bl	80024d8 <_init>
 80024a6:	4c0a      	ldr	r4, [pc, #40]	; (80024d0 <__libc_init_array+0x40>)
 80024a8:	4d0a      	ldr	r5, [pc, #40]	; (80024d4 <__libc_init_array+0x44>)
 80024aa:	1b64      	subs	r4, r4, r5
 80024ac:	10a4      	asrs	r4, r4, #2
 80024ae:	42a6      	cmp	r6, r4
 80024b0:	d105      	bne.n	80024be <__libc_init_array+0x2e>
 80024b2:	bd70      	pop	{r4, r5, r6, pc}
 80024b4:	00b3      	lsls	r3, r6, #2
 80024b6:	58eb      	ldr	r3, [r5, r3]
 80024b8:	4798      	blx	r3
 80024ba:	3601      	adds	r6, #1
 80024bc:	e7ee      	b.n	800249c <__libc_init_array+0xc>
 80024be:	00b3      	lsls	r3, r6, #2
 80024c0:	58eb      	ldr	r3, [r5, r3]
 80024c2:	4798      	blx	r3
 80024c4:	3601      	adds	r6, #1
 80024c6:	e7f2      	b.n	80024ae <__libc_init_array+0x1e>
 80024c8:	08002514 	.word	0x08002514
 80024cc:	08002514 	.word	0x08002514
 80024d0:	08002518 	.word	0x08002518
 80024d4:	08002514 	.word	0x08002514

080024d8 <_init>:
 80024d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024da:	46c0      	nop			; (mov r8, r8)
 80024dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024de:	bc08      	pop	{r3}
 80024e0:	469e      	mov	lr, r3
 80024e2:	4770      	bx	lr

080024e4 <_fini>:
 80024e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024e6:	46c0      	nop			; (mov r8, r8)
 80024e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ea:	bc08      	pop	{r3}
 80024ec:	469e      	mov	lr, r3
 80024ee:	4770      	bx	lr
