
build/spike/rvh_test.elf:     file format elf64-littleriscv


Disassembly of section .boot:

0000000080000000 <_boot>:

.section .boot, "ax" 
.globl _boot
_boot:
    bnez a0, .
    80000000:	e101                	bnez	a0,80000000 <_boot>
    csrwi    sscratch, 0xf
    80000002:	1407d073          	csrw	sscratch,15
    /* Initialize stack pointer */
    la sp, __stack_top
    80000006:	002ff117          	auipc	sp,0x2ff
    8000000a:	ffa10113          	add	sp,sp,-6 # 802ff000 <__stack_top>

    /* Clear bss */ 
    la a0, __bss_start
    8000000e:	00027517          	auipc	a0,0x27
    80000012:	ff250513          	add	a0,a0,-14 # 80027000 <__bss_start>
    la a1, __bss_end
    80000016:	0003d597          	auipc	a1,0x3d
    8000001a:	0c258593          	add	a1,a1,194 # 8003d0d8 <__bss_end>
    bgeu a0, a1, 2f
    8000001e:	00b57763          	bgeu	a0,a1,8000002c <_boot+0x2c>
1:
    sw zero, (a0)
    80000022:	00052023          	sw	zero,0(a0)
    addi a0, a0, 4
    80000026:	0511                	add	a0,a0,4
    bltu a0, a1, 1b
    80000028:	feb56de3          	bltu	a0,a1,80000022 <_boot+0x22>
2:
    call _init
    8000002c:	5e21b0ef          	jal	8001b60e <_init>
    call main
    80000030:	7461b0ef          	jal	8001b776 <main>
    li a0, 0
    80000034:	4501                	li	a0,0
    call exit
    80000036:	0321b0ef          	jal	8001b068 <exit>
    j .
    8000003a:	a001                	j	8000003a <_boot+0x3a>

Disassembly of section .text:

000000008000003c <check_csr_field_spec>:
#include <stdbool.h>
#include <stdio.h>
#include <stdlib.h>
#include <rvh_test.h>

bool check_csr_field_spec(){
    8000003c:	7179                	add	sp,sp,-48

    TEST_START();
    8000003e:	0001b597          	auipc	a1,0x1b
    80000042:	7d258593          	add	a1,a1,2002 # 8001b810 <__func__.1>
    80000046:	0001d517          	auipc	a0,0x1d
    8000004a:	f3250513          	add	a0,a0,-206 # 8001cf78 <__func__.1+0x2e8>
bool check_csr_field_spec(){
    8000004e:	f406                	sd	ra,40(sp)
    80000050:	f022                	sd	s0,32(sp)
    80000052:	ec26                	sd	s1,24(sp)
    80000054:	e84a                	sd	s2,16(sp)
    80000056:	e44e                	sd	s3,8(sp)
    TEST_START();
    80000058:	3721b0ef          	jal	8001b3ca <printf>
    8000005c:	4529                	li	a0,10
    8000005e:	23e1a0ef          	jal	8001a29c <putchar>

    /* this assumes machine mode */
    //check_csr_wrrd("mstatus", mstatus, (uint64_t) -1, 0x800000ca007e79aaULL);
    //check_csr_wrrd("mideleg", mideleg, (uint64_t) -1, 0x1666);
    //check_csr_wrrd("medeleg", medeleg, (uint64_t) -1, 0xb15d);
    check_csr_wrrd("mideleg", mideleg, (uint64_t)0, 0x444);
    80000062:	303024f3          	csrr	s1,mideleg
    80000066:	30305073          	csrw	mideleg,0
    8000006a:	30302473          	csrr	s0,mideleg
    8000006e:	0001d617          	auipc	a2,0x1d
    80000072:	f1a60613          	add	a2,a2,-230 # 8001cf88 <__func__.1+0x2f8>
    80000076:	08200593          	li	a1,130
    8000007a:	0001d517          	auipc	a0,0x1d
    8000007e:	f1650513          	add	a0,a0,-234 # 8001cf90 <__func__.1+0x300>
    80000082:	3481b0ef          	jal	8001b3ca <printf>
    80000086:	44400793          	li	a5,1092
    8000008a:	46f40263          	beq	s0,a5,800004ee <check_csr_field_spec+0x4b2>
    8000008e:	0001d597          	auipc	a1,0x1d
    80000092:	eda58593          	add	a1,a1,-294 # 8001cf68 <__func__.1+0x2d8>
    80000096:	0001d517          	auipc	a0,0x1d
    8000009a:	f1250513          	add	a0,a0,-238 # 8001cfa8 <__func__.1+0x318>
    8000009e:	32c1b0ef          	jal	8001b3ca <printf>
    800000a2:	0001d517          	auipc	a0,0x1d
    800000a6:	f0e50513          	add	a0,a0,-242 # 8001cfb0 <__func__.1+0x320>
    800000aa:	3201b0ef          	jal	8001b3ca <printf>
    800000ae:	8622                	mv	a2,s0
    800000b0:	44400693          	li	a3,1092
    800000b4:	4581                	li	a1,0
    800000b6:	0001d517          	auipc	a0,0x1d
    800000ba:	f0250513          	add	a0,a0,-254 # 8001cfb8 <__func__.1+0x328>
    800000be:	30c1b0ef          	jal	8001b3ca <printf>
    800000c2:	02900513          	li	a0,41
    800000c6:	1d61a0ef          	jal	8001a29c <putchar>
    800000ca:	4529                	li	a0,10
    800000cc:	1d01a0ef          	jal	8001a29c <putchar>
    800000d0:	4401                	li	s0,0
    800000d2:	30349073          	csrw	mideleg,s1
    //check_csr_wrrd("mip", mip, (uint64_t) -1, 0x6e6);
    //check_csr_wrrd("mie", mie, (uint64_t) -1, 0x1eee);
    check_csr_wrrd("mtinst", CSR_MTINST, (uint64_t) -1, (uint64_t) -1);
    800000d6:	34a029f3          	csrr	s3,0x34a
    800000da:	54fd                	li	s1,-1
    800000dc:	34a49073          	csrw	0x34a,s1
    800000e0:	34a02973          	csrr	s2,0x34a
    800000e4:	0001d617          	auipc	a2,0x1d
    800000e8:	eec60613          	add	a2,a2,-276 # 8001cfd0 <__func__.1+0x340>
    800000ec:	08200593          	li	a1,130
    800000f0:	0001d517          	auipc	a0,0x1d
    800000f4:	ea050513          	add	a0,a0,-352 # 8001cf90 <__func__.1+0x300>
    800000f8:	2d21b0ef          	jal	8001b3ca <printf>
    800000fc:	30990f63          	beq	s2,s1,8000041a <check_csr_field_spec+0x3de>
    80000100:	0001d597          	auipc	a1,0x1d
    80000104:	e6858593          	add	a1,a1,-408 # 8001cf68 <__func__.1+0x2d8>
    80000108:	0001d517          	auipc	a0,0x1d
    8000010c:	ea050513          	add	a0,a0,-352 # 8001cfa8 <__func__.1+0x318>
    80000110:	2ba1b0ef          	jal	8001b3ca <printf>
    80000114:	0001d517          	auipc	a0,0x1d
    80000118:	e9c50513          	add	a0,a0,-356 # 8001cfb0 <__func__.1+0x320>
    8000011c:	2ae1b0ef          	jal	8001b3ca <printf>
    80000120:	56fd                	li	a3,-1
    80000122:	864a                	mv	a2,s2
    80000124:	55fd                	li	a1,-1
    80000126:	0001d517          	auipc	a0,0x1d
    8000012a:	e9250513          	add	a0,a0,-366 # 8001cfb8 <__func__.1+0x328>
    8000012e:	29c1b0ef          	jal	8001b3ca <printf>
    80000132:	02900513          	li	a0,41
    80000136:	1661a0ef          	jal	8001a29c <putchar>
    8000013a:	4529                	li	a0,10
    8000013c:	1601a0ef          	jal	8001a29c <putchar>
    80000140:	4401                	li	s0,0
    80000142:	34a99073          	csrw	0x34a,s3
    check_csr_wrrd("mtval2", CSR_MTVAL2, (uint64_t) -1, (uint64_t) -1);
    80000146:	34b029f3          	csrr	s3,0x34b
    8000014a:	54fd                	li	s1,-1
    8000014c:	34b49073          	csrw	0x34b,s1
    80000150:	34b02973          	csrr	s2,0x34b
    80000154:	0001d617          	auipc	a2,0x1d
    80000158:	e8460613          	add	a2,a2,-380 # 8001cfd8 <__func__.1+0x348>
    8000015c:	08200593          	li	a1,130
    80000160:	0001d517          	auipc	a0,0x1d
    80000164:	e3050513          	add	a0,a0,-464 # 8001cf90 <__func__.1+0x300>
    80000168:	2621b0ef          	jal	8001b3ca <printf>
    8000016c:	36990363          	beq	s2,s1,800004d2 <check_csr_field_spec+0x496>
    80000170:	0001d597          	auipc	a1,0x1d
    80000174:	df858593          	add	a1,a1,-520 # 8001cf68 <__func__.1+0x2d8>
    80000178:	0001d517          	auipc	a0,0x1d
    8000017c:	e3050513          	add	a0,a0,-464 # 8001cfa8 <__func__.1+0x318>
    80000180:	24a1b0ef          	jal	8001b3ca <printf>
    80000184:	0001d517          	auipc	a0,0x1d
    80000188:	e2c50513          	add	a0,a0,-468 # 8001cfb0 <__func__.1+0x320>
    8000018c:	23e1b0ef          	jal	8001b3ca <printf>
    80000190:	56fd                	li	a3,-1
    80000192:	864a                	mv	a2,s2
    80000194:	55fd                	li	a1,-1
    80000196:	0001d517          	auipc	a0,0x1d
    8000019a:	e2250513          	add	a0,a0,-478 # 8001cfb8 <__func__.1+0x328>
    8000019e:	22c1b0ef          	jal	8001b3ca <printf>
    800001a2:	02900513          	li	a0,41
    800001a6:	0f61a0ef          	jal	8001a29c <putchar>
    800001aa:	4529                	li	a0,10
    800001ac:	0f01a0ef          	jal	8001a29c <putchar>
    800001b0:	4401                	li	s0,0
    800001b2:	34b99073          	csrw	0x34b,s3
    //check_csr_wrrd("hstatus", CSR_HSTATUS, (uint64_t) -1, 0x30053f3e0);
    //check_csr_wrrd("hideleg", CSR_HIDELEG, (uint64_t) -1, 0x444);
    //check_csr_wrrd("hedeleg", CSR_HEDELEG, (uint64_t) -1, 0xb1ff);
    //check_csr_wrrd("hvip", CSR_HVIP, (uint64_t) -1, 0x444);
    //check_csr_wrrd("hip", CSR_HIP, (uint64_t) -1, 0x4);
    check_csr_wrrd("hie", CSR_HIE, (uint64_t) -1, 0x444);
    800001b6:	60402973          	csrr	s2,hie
    800001ba:	57fd                	li	a5,-1
    800001bc:	60479073          	csrw	hie,a5
    800001c0:	604024f3          	csrr	s1,hie
    800001c4:	0001d617          	auipc	a2,0x1d
    800001c8:	e1c60613          	add	a2,a2,-484 # 8001cfe0 <__func__.1+0x350>
    800001cc:	08200593          	li	a1,130
    800001d0:	0001d517          	auipc	a0,0x1d
    800001d4:	dc050513          	add	a0,a0,-576 # 8001cf90 <__func__.1+0x300>
    800001d8:	1f21b0ef          	jal	8001b3ca <printf>
    800001dc:	44400793          	li	a5,1092
    800001e0:	2cf48b63          	beq	s1,a5,800004b6 <check_csr_field_spec+0x47a>
    800001e4:	0001d597          	auipc	a1,0x1d
    800001e8:	d8458593          	add	a1,a1,-636 # 8001cf68 <__func__.1+0x2d8>
    800001ec:	0001d517          	auipc	a0,0x1d
    800001f0:	dbc50513          	add	a0,a0,-580 # 8001cfa8 <__func__.1+0x318>
    800001f4:	1d61b0ef          	jal	8001b3ca <printf>
    800001f8:	0001d517          	auipc	a0,0x1d
    800001fc:	db850513          	add	a0,a0,-584 # 8001cfb0 <__func__.1+0x320>
    80000200:	1ca1b0ef          	jal	8001b3ca <printf>
    80000204:	44400693          	li	a3,1092
    80000208:	8626                	mv	a2,s1
    8000020a:	55fd                	li	a1,-1
    8000020c:	0001d517          	auipc	a0,0x1d
    80000210:	dac50513          	add	a0,a0,-596 # 8001cfb8 <__func__.1+0x328>
    80000214:	1b61b0ef          	jal	8001b3ca <printf>
    80000218:	02900513          	li	a0,41
    8000021c:	0801a0ef          	jal	8001a29c <putchar>
    80000220:	4529                	li	a0,10
    80000222:	07a1a0ef          	jal	8001a29c <putchar>
    80000226:	4401                	li	s0,0
    80000228:	60491073          	csrw	hie,s2
    check_csr_wrrd("htval", CSR_HTVAL, (uint64_t) -1, (uint64_t) -1);
    8000022c:	643029f3          	csrr	s3,htval
    80000230:	54fd                	li	s1,-1
    80000232:	64349073          	csrw	htval,s1
    80000236:	64302973          	csrr	s2,htval
    8000023a:	0001d617          	auipc	a2,0x1d
    8000023e:	dae60613          	add	a2,a2,-594 # 8001cfe8 <__func__.1+0x358>
    80000242:	08200593          	li	a1,130
    80000246:	0001d517          	auipc	a0,0x1d
    8000024a:	d4a50513          	add	a0,a0,-694 # 8001cf90 <__func__.1+0x300>
    8000024e:	17c1b0ef          	jal	8001b3ca <printf>
    80000252:	24990463          	beq	s2,s1,8000049a <check_csr_field_spec+0x45e>
    80000256:	0001d597          	auipc	a1,0x1d
    8000025a:	d1258593          	add	a1,a1,-750 # 8001cf68 <__func__.1+0x2d8>
    8000025e:	0001d517          	auipc	a0,0x1d
    80000262:	d4a50513          	add	a0,a0,-694 # 8001cfa8 <__func__.1+0x318>
    80000266:	1641b0ef          	jal	8001b3ca <printf>
    8000026a:	0001d517          	auipc	a0,0x1d
    8000026e:	d4650513          	add	a0,a0,-698 # 8001cfb0 <__func__.1+0x320>
    80000272:	1581b0ef          	jal	8001b3ca <printf>
    80000276:	56fd                	li	a3,-1
    80000278:	864a                	mv	a2,s2
    8000027a:	55fd                	li	a1,-1
    8000027c:	0001d517          	auipc	a0,0x1d
    80000280:	d3c50513          	add	a0,a0,-708 # 8001cfb8 <__func__.1+0x328>
    80000284:	1461b0ef          	jal	8001b3ca <printf>
    80000288:	02900513          	li	a0,41
    8000028c:	0101a0ef          	jal	8001a29c <putchar>
    80000290:	4529                	li	a0,10
    80000292:	00a1a0ef          	jal	8001a29c <putchar>
    80000296:	4401                	li	s0,0
    80000298:	64399073          	csrw	htval,s3
    check_csr_wrrd("htinst", CSR_HTINST, (uint64_t) -1, (uint64_t) -1);
    8000029c:	64a029f3          	csrr	s3,htinst
    800002a0:	54fd                	li	s1,-1
    800002a2:	64a49073          	csrw	htinst,s1
    800002a6:	64a02973          	csrr	s2,htinst
    800002aa:	0001d617          	auipc	a2,0x1d
    800002ae:	d4660613          	add	a2,a2,-698 # 8001cff0 <__func__.1+0x360>
    800002b2:	08200593          	li	a1,130
    800002b6:	0001d517          	auipc	a0,0x1d
    800002ba:	cda50513          	add	a0,a0,-806 # 8001cf90 <__func__.1+0x300>
    800002be:	10c1b0ef          	jal	8001b3ca <printf>
    800002c2:	1a990e63          	beq	s2,s1,8000047e <check_csr_field_spec+0x442>
    800002c6:	0001d597          	auipc	a1,0x1d
    800002ca:	ca258593          	add	a1,a1,-862 # 8001cf68 <__func__.1+0x2d8>
    800002ce:	0001d517          	auipc	a0,0x1d
    800002d2:	cda50513          	add	a0,a0,-806 # 8001cfa8 <__func__.1+0x318>
    800002d6:	0f41b0ef          	jal	8001b3ca <printf>
    800002da:	0001d517          	auipc	a0,0x1d
    800002de:	cd650513          	add	a0,a0,-810 # 8001cfb0 <__func__.1+0x320>
    800002e2:	0e81b0ef          	jal	8001b3ca <printf>
    800002e6:	56fd                	li	a3,-1
    800002e8:	864a                	mv	a2,s2
    800002ea:	55fd                	li	a1,-1
    800002ec:	0001d517          	auipc	a0,0x1d
    800002f0:	ccc50513          	add	a0,a0,-820 # 8001cfb8 <__func__.1+0x328>
    800002f4:	0d61b0ef          	jal	8001b3ca <printf>
    800002f8:	02900513          	li	a0,41
    800002fc:	7a1190ef          	jal	8001a29c <putchar>
    80000300:	4529                	li	a0,10
    80000302:	79b190ef          	jal	8001a29c <putchar>
    80000306:	4401                	li	s0,0
    80000308:	64a99073          	csrw	htinst,s3
    //check_csr_wrrd("hgatp", CSR_HGATP, (8ULL << 60) | (1ULL << 60)-1, 0x80000000000fffffULL);
    //check_csr_wrrd("vsstatus", CSR_VSSTATUS, (uint64_t) -1, 0x80000000000c6122ULL);
    //check_csr_wrrd("vsip", CSR_VSIP, (uint64_t) -1, 0x0);
    //check_csr_wrrd("vsie", CSR_VSIE, (uint64_t) -1, 0x0);
    //check_csr_wrrd("vstvec", CSR_VSTVEC, (uint64_t) -1, 0xffffffffffffff01ULL);
    check_csr_wrrd("vsscratch", CSR_VSSCRATCH, (uint64_t) -1, (uint64_t) -1);
    8000030c:	240029f3          	csrr	s3,vsscratch
    80000310:	54fd                	li	s1,-1
    80000312:	24049073          	csrw	vsscratch,s1
    80000316:	24002973          	csrr	s2,vsscratch
    8000031a:	0001d617          	auipc	a2,0x1d
    8000031e:	cde60613          	add	a2,a2,-802 # 8001cff8 <__func__.1+0x368>
    80000322:	08200593          	li	a1,130
    80000326:	0001d517          	auipc	a0,0x1d
    8000032a:	c6a50513          	add	a0,a0,-918 # 8001cf90 <__func__.1+0x300>
    8000032e:	09c1b0ef          	jal	8001b3ca <printf>
    80000332:	12990863          	beq	s2,s1,80000462 <check_csr_field_spec+0x426>
    80000336:	0001d597          	auipc	a1,0x1d
    8000033a:	c3258593          	add	a1,a1,-974 # 8001cf68 <__func__.1+0x2d8>
    8000033e:	0001d517          	auipc	a0,0x1d
    80000342:	c6a50513          	add	a0,a0,-918 # 8001cfa8 <__func__.1+0x318>
    80000346:	0841b0ef          	jal	8001b3ca <printf>
    8000034a:	0001d517          	auipc	a0,0x1d
    8000034e:	c6650513          	add	a0,a0,-922 # 8001cfb0 <__func__.1+0x320>
    80000352:	0781b0ef          	jal	8001b3ca <printf>
    80000356:	56fd                	li	a3,-1
    80000358:	864a                	mv	a2,s2
    8000035a:	55fd                	li	a1,-1
    8000035c:	0001d517          	auipc	a0,0x1d
    80000360:	c5c50513          	add	a0,a0,-932 # 8001cfb8 <__func__.1+0x328>
    80000364:	0661b0ef          	jal	8001b3ca <printf>
    80000368:	02900513          	li	a0,41
    8000036c:	731190ef          	jal	8001a29c <putchar>
    80000370:	4529                	li	a0,10
    80000372:	72b190ef          	jal	8001a29c <putchar>
    80000376:	4401                	li	s0,0
    80000378:	24099073          	csrw	vsscratch,s3
    //check_csr_wrrd("vsepc", CSR_VSEPC, (uint64_t) -1, 0xfffffffffffffffeULL);
    //check_csr_wrrd("vscause", CSR_VSCAUSE, (uint64_t) -1, 0x800000000000001fULL);
    check_csr_wrrd("vstval", CSR_VSTVAL, (uint64_t) -1, 0xffffffffffffffffULL);
    8000037c:	243029f3          	csrr	s3,vstval
    80000380:	54fd                	li	s1,-1
    80000382:	24349073          	csrw	vstval,s1
    80000386:	24302973          	csrr	s2,vstval
    8000038a:	0001d617          	auipc	a2,0x1d
    8000038e:	c7e60613          	add	a2,a2,-898 # 8001d008 <__func__.1+0x378>
    80000392:	08200593          	li	a1,130
    80000396:	0001d517          	auipc	a0,0x1d
    8000039a:	bfa50513          	add	a0,a0,-1030 # 8001cf90 <__func__.1+0x300>
    8000039e:	02c1b0ef          	jal	8001b3ca <printf>
    800003a2:	08990a63          	beq	s2,s1,80000436 <check_csr_field_spec+0x3fa>
    800003a6:	0001d597          	auipc	a1,0x1d
    800003aa:	bc258593          	add	a1,a1,-1086 # 8001cf68 <__func__.1+0x2d8>
    800003ae:	0001d517          	auipc	a0,0x1d
    800003b2:	bfa50513          	add	a0,a0,-1030 # 8001cfa8 <__func__.1+0x318>
    800003b6:	0141b0ef          	jal	8001b3ca <printf>
    800003ba:	0001d517          	auipc	a0,0x1d
    800003be:	bf650513          	add	a0,a0,-1034 # 8001cfb0 <__func__.1+0x320>
    800003c2:	0081b0ef          	jal	8001b3ca <printf>
    800003c6:	56fd                	li	a3,-1
    800003c8:	864a                	mv	a2,s2
    800003ca:	55fd                	li	a1,-1
    800003cc:	0001d517          	auipc	a0,0x1d
    800003d0:	bec50513          	add	a0,a0,-1044 # 8001cfb8 <__func__.1+0x328>
    800003d4:	7f71a0ef          	jal	8001b3ca <printf>
    800003d8:	02900513          	li	a0,41
    800003dc:	6c1190ef          	jal	8001a29c <putchar>
    800003e0:	4529                	li	a0,10
    800003e2:	6bb190ef          	jal	8001a29c <putchar>
    800003e6:	24399073          	csrw	vstval,s3
    800003ea:	4401                	li	s0,0
    //check_csr_wrrd("vsatp", CSR_VSATP, (uint64_t) -1, 0x0);
    //check_csr_wrrd("vsatp", CSR_VSATP, (8ULL << 60) | (1ULL << 60)-1, 0x80000000000fffffULL);

    TEST_END();
    800003ec:	0001d597          	auipc	a1,0x1d
    800003f0:	b7c58593          	add	a1,a1,-1156 # 8001cf68 <__func__.1+0x2d8>
    800003f4:	0001d517          	auipc	a0,0x1d
    800003f8:	c1c50513          	add	a0,a0,-996 # 8001d010 <__func__.1+0x380>
    800003fc:	7cf1a0ef          	jal	8001b3ca <printf>
    80000400:	4511                	li	a0,4
    80000402:	6dc000ef          	jal	80000ade <goto_priv>
    80000406:	721000ef          	jal	80001326 <reset_state>
}
    8000040a:	70a2                	ld	ra,40(sp)
    8000040c:	8522                	mv	a0,s0
    8000040e:	7402                	ld	s0,32(sp)
    80000410:	64e2                	ld	s1,24(sp)
    80000412:	6942                	ld	s2,16(sp)
    80000414:	69a2                	ld	s3,8(sp)
    80000416:	6145                	add	sp,sp,48
    80000418:	8082                	ret
    check_csr_wrrd("mtinst", CSR_MTINST, (uint64_t) -1, (uint64_t) -1);
    8000041a:	0001d597          	auipc	a1,0x1d
    8000041e:	b3e58593          	add	a1,a1,-1218 # 8001cf58 <__func__.1+0x2c8>
    80000422:	0001d517          	auipc	a0,0x1d
    80000426:	b8650513          	add	a0,a0,-1146 # 8001cfa8 <__func__.1+0x318>
    8000042a:	7a11a0ef          	jal	8001b3ca <printf>
    8000042e:	4529                	li	a0,10
    80000430:	66d190ef          	jal	8001a29c <putchar>
    80000434:	b339                	j	80000142 <check_csr_field_spec+0x106>
    check_csr_wrrd("vstval", CSR_VSTVAL, (uint64_t) -1, 0xffffffffffffffffULL);
    80000436:	0001d597          	auipc	a1,0x1d
    8000043a:	b2258593          	add	a1,a1,-1246 # 8001cf58 <__func__.1+0x2c8>
    8000043e:	0001d517          	auipc	a0,0x1d
    80000442:	b6a50513          	add	a0,a0,-1174 # 8001cfa8 <__func__.1+0x318>
    80000446:	7851a0ef          	jal	8001b3ca <printf>
    8000044a:	4529                	li	a0,10
    8000044c:	651190ef          	jal	8001a29c <putchar>
    80000450:	d859                	beqz	s0,800003e6 <check_csr_field_spec+0x3aa>
    80000452:	24399073          	csrw	vstval,s3
    80000456:	4405                	li	s0,1
    TEST_END();
    80000458:	0001d597          	auipc	a1,0x1d
    8000045c:	b0058593          	add	a1,a1,-1280 # 8001cf58 <__func__.1+0x2c8>
    80000460:	bf51                	j	800003f4 <check_csr_field_spec+0x3b8>
    check_csr_wrrd("vsscratch", CSR_VSSCRATCH, (uint64_t) -1, (uint64_t) -1);
    80000462:	0001d597          	auipc	a1,0x1d
    80000466:	af658593          	add	a1,a1,-1290 # 8001cf58 <__func__.1+0x2c8>
    8000046a:	0001d517          	auipc	a0,0x1d
    8000046e:	b3e50513          	add	a0,a0,-1218 # 8001cfa8 <__func__.1+0x318>
    80000472:	7591a0ef          	jal	8001b3ca <printf>
    80000476:	4529                	li	a0,10
    80000478:	625190ef          	jal	8001a29c <putchar>
    8000047c:	bdf5                	j	80000378 <check_csr_field_spec+0x33c>
    check_csr_wrrd("htinst", CSR_HTINST, (uint64_t) -1, (uint64_t) -1);
    8000047e:	0001d597          	auipc	a1,0x1d
    80000482:	ada58593          	add	a1,a1,-1318 # 8001cf58 <__func__.1+0x2c8>
    80000486:	0001d517          	auipc	a0,0x1d
    8000048a:	b2250513          	add	a0,a0,-1246 # 8001cfa8 <__func__.1+0x318>
    8000048e:	73d1a0ef          	jal	8001b3ca <printf>
    80000492:	4529                	li	a0,10
    80000494:	609190ef          	jal	8001a29c <putchar>
    80000498:	bd85                	j	80000308 <check_csr_field_spec+0x2cc>
    check_csr_wrrd("htval", CSR_HTVAL, (uint64_t) -1, (uint64_t) -1);
    8000049a:	0001d597          	auipc	a1,0x1d
    8000049e:	abe58593          	add	a1,a1,-1346 # 8001cf58 <__func__.1+0x2c8>
    800004a2:	0001d517          	auipc	a0,0x1d
    800004a6:	b0650513          	add	a0,a0,-1274 # 8001cfa8 <__func__.1+0x318>
    800004aa:	7211a0ef          	jal	8001b3ca <printf>
    800004ae:	4529                	li	a0,10
    800004b0:	5ed190ef          	jal	8001a29c <putchar>
    800004b4:	b3d5                	j	80000298 <check_csr_field_spec+0x25c>
    check_csr_wrrd("hie", CSR_HIE, (uint64_t) -1, 0x444);
    800004b6:	0001d597          	auipc	a1,0x1d
    800004ba:	aa258593          	add	a1,a1,-1374 # 8001cf58 <__func__.1+0x2c8>
    800004be:	0001d517          	auipc	a0,0x1d
    800004c2:	aea50513          	add	a0,a0,-1302 # 8001cfa8 <__func__.1+0x318>
    800004c6:	7051a0ef          	jal	8001b3ca <printf>
    800004ca:	4529                	li	a0,10
    800004cc:	5d1190ef          	jal	8001a29c <putchar>
    800004d0:	bba1                	j	80000228 <check_csr_field_spec+0x1ec>
    check_csr_wrrd("mtval2", CSR_MTVAL2, (uint64_t) -1, (uint64_t) -1);
    800004d2:	0001d597          	auipc	a1,0x1d
    800004d6:	a8658593          	add	a1,a1,-1402 # 8001cf58 <__func__.1+0x2c8>
    800004da:	0001d517          	auipc	a0,0x1d
    800004de:	ace50513          	add	a0,a0,-1330 # 8001cfa8 <__func__.1+0x318>
    800004e2:	6e91a0ef          	jal	8001b3ca <printf>
    800004e6:	4529                	li	a0,10
    800004e8:	5b5190ef          	jal	8001a29c <putchar>
    800004ec:	b1d9                	j	800001b2 <check_csr_field_spec+0x176>
    check_csr_wrrd("mideleg", mideleg, (uint64_t)0, 0x444);
    800004ee:	0001d597          	auipc	a1,0x1d
    800004f2:	a6a58593          	add	a1,a1,-1430 # 8001cf58 <__func__.1+0x2c8>
    800004f6:	0001d517          	auipc	a0,0x1d
    800004fa:	ab250513          	add	a0,a0,-1358 # 8001cfa8 <__func__.1+0x318>
    800004fe:	6cd1a0ef          	jal	8001b3ca <printf>
    80000502:	4529                	li	a0,10
    80000504:	599190ef          	jal	8001a29c <putchar>
    80000508:	4405                	li	s0,1
    8000050a:	b6e1                	j	800000d2 <check_csr_field_spec+0x96>

000000008000050c <check_misa_h>:

bool check_misa_h(){
    8000050c:	1141                	add	sp,sp,-16

    TEST_START();
    8000050e:	0001b597          	auipc	a1,0x1b
    80000512:	31a58593          	add	a1,a1,794 # 8001b828 <__func__.0>
    80000516:	0001d517          	auipc	a0,0x1d
    8000051a:	a6250513          	add	a0,a0,-1438 # 8001cf78 <__func__.1+0x2e8>
bool check_misa_h(){
    8000051e:	e406                	sd	ra,8(sp)
    80000520:	e022                	sd	s0,0(sp)
    TEST_START();
    80000522:	6a91a0ef          	jal	8001b3ca <printf>
    80000526:	4529                	li	a0,10
    80000528:	575190ef          	jal	8001a29c <putchar>

    uint64_t misa = CSRR(misa);
    8000052c:	301027f3          	csrr	a5,misa
    CSRS(misa, (1ULL << 7));
    80000530:	08000793          	li	a5,128
    80000534:	3017a073          	csrs	misa,a5

    bool hyp_ext_present = CSRR(misa) & (1ULL << 7);
    80000538:	30102473          	csrr	s0,misa
    TEST_ASSERT("check h bit after setting it",  hyp_ext_present, "hypervisor extensions not present");
    8000053c:	0001d617          	auipc	a2,0x1d
    80000540:	adc60613          	add	a2,a2,-1316 # 8001d018 <__func__.1+0x388>
    80000544:	08200593          	li	a1,130
    80000548:	0001d517          	auipc	a0,0x1d
    8000054c:	a4850513          	add	a0,a0,-1464 # 8001cf90 <__func__.1+0x300>
    bool hyp_ext_present = CSRR(misa) & (1ULL << 7);
    80000550:	08047413          	and	s0,s0,128
    TEST_ASSERT("check h bit after setting it",  hyp_ext_present, "hypervisor extensions not present");
    80000554:	6771a0ef          	jal	8001b3ca <printf>
    80000558:	c031                	beqz	s0,8000059c <check_misa_h+0x90>
    8000055a:	0001d597          	auipc	a1,0x1d
    8000055e:	9fe58593          	add	a1,a1,-1538 # 8001cf58 <__func__.1+0x2c8>
    80000562:	0001d517          	auipc	a0,0x1d
    80000566:	a4650513          	add	a0,a0,-1466 # 8001cfa8 <__func__.1+0x318>
    8000056a:	6611a0ef          	jal	8001b3ca <printf>
    8000056e:	4529                	li	a0,10
    80000570:	52d190ef          	jal	8001a29c <putchar>
    //     VERBOSE("misa h bit is hardwired");
    // }

    // CSRW(misa, misa);

    TEST_END();
    80000574:	0001d597          	auipc	a1,0x1d
    80000578:	9e458593          	add	a1,a1,-1564 # 8001cf58 <__func__.1+0x2c8>
    8000057c:	0001d517          	auipc	a0,0x1d
    80000580:	a9450513          	add	a0,a0,-1388 # 8001d010 <__func__.1+0x380>
    80000584:	6471a0ef          	jal	8001b3ca <printf>
    80000588:	4511                	li	a0,4
    8000058a:	554000ef          	jal	80000ade <goto_priv>
    8000058e:	599000ef          	jal	80001326 <reset_state>
}
    80000592:	60a2                	ld	ra,8(sp)
    80000594:	6402                	ld	s0,0(sp)
    TEST_END();
    80000596:	4505                	li	a0,1
}
    80000598:	0141                	add	sp,sp,16
    8000059a:	8082                	ret
    TEST_ASSERT("check h bit after setting it",  hyp_ext_present, "hypervisor extensions not present");
    8000059c:	0001d597          	auipc	a1,0x1d
    800005a0:	9cc58593          	add	a1,a1,-1588 # 8001cf68 <__func__.1+0x2d8>
    800005a4:	0001d517          	auipc	a0,0x1d
    800005a8:	a0450513          	add	a0,a0,-1532 # 8001cfa8 <__func__.1+0x318>
    800005ac:	61f1a0ef          	jal	8001b3ca <printf>
    800005b0:	0001d517          	auipc	a0,0x1d
    800005b4:	a0050513          	add	a0,a0,-1536 # 8001cfb0 <__func__.1+0x320>
    800005b8:	6131a0ef          	jal	8001b3ca <printf>
    800005bc:	0001d517          	auipc	a0,0x1d
    800005c0:	a7c50513          	add	a0,a0,-1412 # 8001d038 <__func__.1+0x3a8>
    800005c4:	6071a0ef          	jal	8001b3ca <printf>
    800005c8:	02900513          	li	a0,41
    800005cc:	4d1190ef          	jal	8001a29c <putchar>
    800005d0:	4529                	li	a0,10
    800005d2:	4cb190ef          	jal	8001a29c <putchar>
}
    800005d6:	60a2                	ld	ra,8(sp)
    800005d8:	6402                	ld	s0,0(sp)
        return false;
    800005da:	4501                	li	a0,0
}
    800005dc:	0141                	add	sp,sp,16
    800005de:	8082                	ret

00000000800005e0 <hspt_init>:
    //     for(int i = 0; i < 512; i++)
    //         hspt[j][i] = 0;

    addr = 0x00000000;
    for(int i = 0; i < 4; i++){
        hspt[0][i] = 
    800005e0:	0003a897          	auipc	a7,0x3a
    800005e4:	a2088893          	add	a7,a7,-1504 # 8003a000 <hspt>
    800005e8:	0cf00613          	li	a2,207
    800005ec:	00c8b023          	sd	a2,0(a7)
    800005f0:	10000637          	lui	a2,0x10000
    800005f4:	0cf60613          	add	a2,a2,207 # 100000cf <STACK_SIZE+0xff000cf>
            PTE_V | PTE_AD | PTE_RWX | (addr >> 2);  
        addr +=  SUPERPAGE_SIZE(0);
    }

    hspt[0][4] =
        PTE_V | (((uintptr_t)&hspt[1][0]) >> 2);
    800005f8:	0003b597          	auipc	a1,0x3b
    800005fc:	a0858593          	add	a1,a1,-1528 # 8003b000 <hspt+0x1000>
        hspt[0][i] = 
    80000600:	00c8b423          	sd	a2,8(a7)
    80000604:	20000637          	lui	a2,0x20000
    80000608:	0cf60613          	add	a2,a2,207 # 200000cf <STACK_SIZE+0x1ff000cf>
    hspt[1][0] = 
        PTE_V | (((uintptr_t)&hspt[2][0]) >> 2);
    8000060c:	0003c697          	auipc	a3,0x3c
    80000610:	9f468693          	add	a3,a3,-1548 # 8003c000 <hspt+0x2000>
        PTE_V | (((uintptr_t)&hspt[1][0]) >> 2);
    80000614:	0025d713          	srl	a4,a1,0x2
    80000618:	00176713          	or	a4,a4,1
        PTE_V | (((uintptr_t)&hspt[2][0]) >> 2);
    8000061c:	0026d793          	srl	a5,a3,0x2
        hspt[0][i] = 
    80000620:	00c8b823          	sd	a2,16(a7)
    80000624:	30000637          	lui	a2,0x30000
    80000628:	0cf60613          	add	a2,a2,207 # 300000cf <STACK_SIZE+0x2ff000cf>
        PTE_V | (((uintptr_t)&hspt[2][0]) >> 2);
    8000062c:	0017e793          	or	a5,a5,1
    hspt[0][4] =
    80000630:	02e8b023          	sd	a4,32(a7)


    addr = TEST_PPAGE_BASE;
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    80000634:	44100513          	li	a0,1089
    addr = TEST_PPAGE_BASE;
    80000638:	4745                	li	a4,17
        hspt[0][i] = 
    8000063a:	00c8bc23          	sd	a2,24(a7)
    hspt[1][0] = 
    8000063e:	e19c                	sd	a5,0(a1)
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    80000640:	00023617          	auipc	a2,0x23
    80000644:	fa060613          	add	a2,a2,-96 # 800235e0 <test_page_perm_table>
    addr = TEST_PPAGE_BASE;
    80000648:	076e                	sll	a4,a4,0x1b
        hspt[2][i] = (addr >> 2) | PTE_AD |
            test_page_perm_table[i].vs;  
        addr += PAGE_SIZE;
    8000064a:	6805                	lui	a6,0x1
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    8000064c:	0556                	sll	a0,a0,0x15
        hspt[2][i] = (addr >> 2) | PTE_AD |
    8000064e:	620c                	ld	a1,0(a2)
    80000650:	00275793          	srl	a5,a4,0x2
        addr += PAGE_SIZE;
    80000654:	9742                	add	a4,a4,a6
        hspt[2][i] = (addr >> 2) | PTE_AD |
    80000656:	8fcd                	or	a5,a5,a1
    80000658:	0c07e793          	or	a5,a5,192
    8000065c:	e29c                	sd	a5,0(a3)
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    8000065e:	0641                	add	a2,a2,16
    80000660:	06a1                	add	a3,a3,8
    80000662:	fea716e3          	bne	a4,a0,8000064e <hspt_init+0x6e>
    //     hspt[2][i] = 
    //         PTE_V | PTE_AD | PTE_RWX | (addr >> 2);  
    //     addr +=  PAGE_SIZE;
    // }

    if(curr_priv == PRIV_HS || curr_priv == PRIV_M){
    80000666:	00025797          	auipc	a5,0x25
    8000066a:	f7e7a783          	lw	a5,-130(a5) # 800255e4 <curr_priv>
    8000066e:	37f5                	addw	a5,a5,-3
    80000670:	4705                	li	a4,1
    80000672:	00f76a63          	bltu	a4,a5,80000686 <hspt_init+0xa6>
        uintptr_t satp = (((uintptr_t)hspt) >> 12) | (0x8ULL << 60);
    80000676:	577d                	li	a4,-1
    80000678:	00c8d793          	srl	a5,a7,0xc
    8000067c:	177e                	sll	a4,a4,0x3f
    8000067e:	8fd9                	or	a5,a5,a4
        CSRW(satp, satp);
    80000680:	18079073          	csrw	satp,a5
    } else {
        ERROR("trying to set hs level satp from lower privilege");
    80000684:	8082                	ret
void hspt_init(){
    80000686:	1141                	add	sp,sp,-16
        ERROR("trying to set hs level satp from lower privilege");
    80000688:	0001d517          	auipc	a0,0x1d
    8000068c:	a3050513          	add	a0,a0,-1488 # 8001d0b8 <__func__.1+0x428>
void hspt_init(){
    80000690:	e406                	sd	ra,8(sp)
        ERROR("trying to set hs level satp from lower privilege");
    80000692:	5391a0ef          	jal	8001b3ca <printf>
    80000696:	0c000613          	li	a2,192
    8000069a:	0001b597          	auipc	a1,0x1b
    8000069e:	19e58593          	add	a1,a1,414 # 8001b838 <__func__.2>
    800006a2:	0001d517          	auipc	a0,0x1d
    800006a6:	a5e50513          	add	a0,a0,-1442 # 8001d100 <__func__.1+0x470>
    800006aa:	5211a0ef          	jal	8001b3ca <printf>
    800006ae:	4501                	li	a0,0
    800006b0:	1b91a0ef          	jal	8001b068 <exit>

00000000800006b4 <vspt_init>:
    }
}

pte_t vspt[6][PAGE_SIZE/sizeof(pte_t)] __attribute__((aligned(PAGE_SIZE)));

void vspt_init(){
    800006b4:	1141                	add	sp,sp,-16
    800006b6:	e022                	sd	s0,0(sp)
    800006b8:	e406                	sd	ra,8(sp)

    uintptr_t addr;

    addr = 0x00000000;
    for(int i = 0; i < 4; i++){
        vspt[0][i] = 
    800006ba:	00034417          	auipc	s0,0x34
    800006be:	94640413          	add	s0,s0,-1722 # 80034000 <vspt>
    800006c2:	0cf00693          	li	a3,207
    800006c6:	e014                	sd	a3,0(s0)
    800006c8:	100006b7          	lui	a3,0x10000
            PTE_V | PTE_AD | PTE_RWX | (addr >> 2);  
        addr +=  SUPERPAGE_SIZE(0);
    }

    vspt[0][MEM_BASE/SUPERPAGE_SIZE(0)] = 
        PTE_V | (((uintptr_t)&vspt[1][0]) >> 2);
    800006cc:	00035797          	auipc	a5,0x35
    800006d0:	93478793          	add	a5,a5,-1740 # 80035000 <vspt+0x1000>
        vspt[0][i] = 
    800006d4:	0cf68693          	add	a3,a3,207 # 100000cf <STACK_SIZE+0xff000cf>
        PTE_V | (((uintptr_t)&vspt[1][0]) >> 2);
    800006d8:	0027d713          	srl	a4,a5,0x2
        vspt[0][i] = 
    800006dc:	e414                	sd	a3,8(s0)
    800006de:	300006b7          	lui	a3,0x30000
    800006e2:	0cf68693          	add	a3,a3,207 # 300000cf <STACK_SIZE+0x2ff000cf>
        PTE_V | (((uintptr_t)&vspt[1][0]) >> 2);
    800006e6:	00176713          	or	a4,a4,1

    addr = MEM_BASE;
    for(int i = 0; i < 512; i++) vspt[1][i] = 0;
    800006ea:	6605                	lui	a2,0x1
    800006ec:	853e                	mv	a0,a5
    800006ee:	4581                	li	a1,0
        vspt[0][i] = 
    800006f0:	ec14                	sd	a3,24(s0)
    vspt[0][MEM_BASE/SUPERPAGE_SIZE(0)] = 
    800006f2:	e818                	sd	a4,16(s0)
    for(int i = 0; i < 512; i++) vspt[1][i] = 0;
    800006f4:	62d1a0ef          	jal	8001b520 <memset>
    addr = MEM_BASE;
    800006f8:	4785                	li	a5,1
    for(int i = 0; i <  MEM_SIZE/SUPERPAGE_SIZE(1)/2; i++){
    800006fa:	46c5                	li	a3,17
    addr = MEM_BASE;
    800006fc:	07fe                	sll	a5,a5,0x1f
        vspt[1][i] = 
           PTE_V | PTE_AD | PTE_RWX | (addr >> 2);  
        addr +=  SUPERPAGE_SIZE(1);
    800006fe:	00200637          	lui	a2,0x200
    for(int i = 0; i <  MEM_SIZE/SUPERPAGE_SIZE(1)/2; i++){
    80000702:	06ee                	sll	a3,a3,0x1b
           PTE_V | PTE_AD | PTE_RWX | (addr >> 2);  
    80000704:	0027d713          	srl	a4,a5,0x2
    80000708:	0cf76713          	or	a4,a4,207
        vspt[1][i] = 
    8000070c:	e118                	sd	a4,0(a0)
        addr +=  SUPERPAGE_SIZE(1);
    8000070e:	97b2                	add	a5,a5,a2
    for(int i = 0; i <  MEM_SIZE/SUPERPAGE_SIZE(1)/2; i++){
    80000710:	0521                	add	a0,a0,8
    80000712:	fed799e3          	bne	a5,a3,80000704 <vspt_init+0x50>

    // vspt[0][5] =
    //     PTE_V | PTE_U | PTE_AD | (((uintptr_t)&vspt[2][0]) >> 2);

    vspt[2][0] = 
        PTE_V | (((uintptr_t)&vspt[3][0]) >> 2);
    80000716:	00037697          	auipc	a3,0x37
    8000071a:	8ea68693          	add	a3,a3,-1814 # 80037000 <vspt+0x3000>
        PTE_V | (((uintptr_t)&vspt[2][0]) >> 2);
    8000071e:	00036897          	auipc	a7,0x36
    80000722:	8e288893          	add	a7,a7,-1822 # 80036000 <vspt+0x2000>
        PTE_V | (((uintptr_t)&vspt[3][0]) >> 2);
    80000726:	0026d793          	srl	a5,a3,0x2
    8000072a:	0017e793          	or	a5,a5,1
        PTE_V | (((uintptr_t)&vspt[2][0]) >> 2);
    8000072e:	0028d713          	srl	a4,a7,0x2
    80000732:	00176713          	or	a4,a4,1
    vspt[2][0] = 
    80000736:	00f8b023          	sd	a5,0(a7)

    addr = TEST_VPAGE_BASE;
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    8000073a:	00801537          	lui	a0,0x801
    addr = TEST_VPAGE_BASE;
    8000073e:	4785                	li	a5,1
    vspt[0][4] =
    80000740:	f018                	sd	a4,32(s0)
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    80000742:	00023617          	auipc	a2,0x23
    80000746:	e9e60613          	add	a2,a2,-354 # 800235e0 <test_page_perm_table>
    addr = TEST_VPAGE_BASE;
    8000074a:	1782                	sll	a5,a5,0x20
        vspt[3][i] = (addr >> 2) | PTE_AD |
            test_page_perm_table[i].vs;  
        addr +=  PAGE_SIZE;
    8000074c:	6805                	lui	a6,0x1
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    8000074e:	0526                	sll	a0,a0,0x9
        vspt[3][i] = (addr >> 2) | PTE_AD |
    80000750:	620c                	ld	a1,0(a2)
    80000752:	0027d713          	srl	a4,a5,0x2
        addr +=  PAGE_SIZE;
    80000756:	97c2                	add	a5,a5,a6
        vspt[3][i] = (addr >> 2) | PTE_AD |
    80000758:	8f4d                	or	a4,a4,a1
    8000075a:	0c076713          	or	a4,a4,192
    8000075e:	e298                	sd	a4,0(a3)
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    80000760:	0641                	add	a2,a2,16
    80000762:	06a1                	add	a3,a3,8
    80000764:	fea796e3          	bne	a5,a0,80000750 <vspt_init+0x9c>
    }

    vspt[2][1] = 
        PTE_V | (((uintptr_t)&vspt[4][0]) >> 2);
    80000768:	00038697          	auipc	a3,0x38
    8000076c:	89868693          	add	a3,a3,-1896 # 80038000 <vspt+0x4000>
    80000770:	0026d713          	srl	a4,a3,0x2
    80000774:	00176713          	or	a4,a4,1

    addr = 4 * SUPERPAGE_SIZE(0) + SUPERPAGE_SIZE(1);
    for(int i = 0; i < 512; i++){
    80000778:	40100613          	li	a2,1025
    vspt[2][1] = 
    8000077c:	00e8b423          	sd	a4,8(a7)
        vspt[4][i] = (addr >> 2) | 
            PTE_V | PTE_AD | PTE_RWX; 
        addr +=  PAGE_SIZE;
    80000780:	6585                	lui	a1,0x1
    for(int i = 0; i < 512; i++){
    80000782:	065a                	sll	a2,a2,0x16
        vspt[4][i] = (addr >> 2) | 
    80000784:	0027d713          	srl	a4,a5,0x2
            PTE_V | PTE_AD | PTE_RWX; 
    80000788:	0cf76713          	or	a4,a4,207
        vspt[4][i] = (addr >> 2) | 
    8000078c:	e298                	sd	a4,0(a3)
        addr +=  PAGE_SIZE;
    8000078e:	97ae                	add	a5,a5,a1
    for(int i = 0; i < 512; i++){
    80000790:	06a1                	add	a3,a3,8
    80000792:	fec799e3          	bne	a5,a2,80000784 <vspt_init+0xd0>
    }  

    vspt[0][5] = 
        PTE_V | (((uintptr_t)&vspt[5][0]) >> 2);
    80000796:	00039697          	auipc	a3,0x39
    8000079a:	86a68693          	add	a3,a3,-1942 # 80039000 <vspt+0x5000>
    8000079e:	0026d793          	srl	a5,a3,0x2
    800007a2:	0017e793          	or	a5,a5,1
    vspt[0][5] = 
    800007a6:	f41c                	sd	a5,40(s0)
    
    addr = 5 * SUPERPAGE_SIZE(0);
    for(int i = 0; i < 512; i++){
    800007a8:	460d                	li	a2,3
    addr = 5 * SUPERPAGE_SIZE(0);
    800007aa:	4795                	li	a5,5
    800007ac:	07fa                	sll	a5,a5,0x1e
        vspt[5][i] = (addr >> 2) |
             PTE_V | PTE_AD | PTE_RWX;  
        addr +=  SUPERPAGE_SIZE(1);
    800007ae:	002005b7          	lui	a1,0x200
    for(int i = 0; i < 512; i++){
    800007b2:	067e                	sll	a2,a2,0x1f
        vspt[5][i] = (addr >> 2) |
    800007b4:	0027d713          	srl	a4,a5,0x2
             PTE_V | PTE_AD | PTE_RWX;  
    800007b8:	0cf76713          	or	a4,a4,207
        vspt[5][i] = (addr >> 2) |
    800007bc:	e298                	sd	a4,0(a3)
        addr +=  SUPERPAGE_SIZE(1);
    800007be:	97ae                	add	a5,a5,a1
    for(int i = 0; i < 512; i++){
    800007c0:	06a1                	add	a3,a3,8
    800007c2:	fec799e3          	bne	a5,a2,800007b4 <vspt_init+0x100>
    }  

    uintptr_t satp = (((uintptr_t)vspt) >> 12) | (0x8ULL << 60);
    800007c6:	57fd                	li	a5,-1
    800007c8:	8031                	srl	s0,s0,0xc
    800007ca:	17fe                	sll	a5,a5,0x3f
    if(curr_priv == PRIV_VS){
    800007cc:	00025717          	auipc	a4,0x25
    800007d0:	e1872703          	lw	a4,-488(a4) # 800255e4 <curr_priv>
    800007d4:	4689                	li	a3,2
    uintptr_t satp = (((uintptr_t)vspt) >> 12) | (0x8ULL << 60);
    800007d6:	8c5d                	or	s0,s0,a5
    if(curr_priv == PRIV_VS){
    800007d8:	04d70163          	beq	a4,a3,8000081a <vspt_init+0x166>
        CSRW(satp, satp);
    } else if(curr_priv == PRIV_HS || curr_priv == PRIV_M){
    800007dc:	3775                	addw	a4,a4,-3
    800007de:	4785                	li	a5,1
    800007e0:	00e7e863          	bltu	a5,a4,800007f0 <vspt_init+0x13c>
        CSRW(CSR_VSATP, satp);
    800007e4:	28041073          	csrw	vsatp,s0
    } else {
        ERROR("");
    }
}
    800007e8:	60a2                	ld	ra,8(sp)
    800007ea:	6402                	ld	s0,0(sp)
    800007ec:	0141                	add	sp,sp,16
    800007ee:	8082                	ret
        ERROR("");
    800007f0:	0001d517          	auipc	a0,0x1d
    800007f4:	92050513          	add	a0,a0,-1760 # 8001d110 <__func__.1+0x480>
    800007f8:	3d31a0ef          	jal	8001b3ca <printf>
    800007fc:	10600613          	li	a2,262
    80000800:	0001b597          	auipc	a1,0x1b
    80000804:	04858593          	add	a1,a1,72 # 8001b848 <__func__.1>
    80000808:	0001d517          	auipc	a0,0x1d
    8000080c:	8f850513          	add	a0,a0,-1800 # 8001d100 <__func__.1+0x470>
    80000810:	3bb1a0ef          	jal	8001b3ca <printf>
    80000814:	4501                	li	a0,0
    80000816:	0531a0ef          	jal	8001b068 <exit>
        CSRW(satp, satp);
    8000081a:	18041073          	csrw	satp,s0
}
    8000081e:	60a2                	ld	ra,8(sp)
    80000820:	6402                	ld	s0,0(sp)
    80000822:	0141                	add	sp,sp,16
    80000824:	8082                	ret

0000000080000826 <hpt_init>:

pte_t hpt_root[PAGE_SIZE*4/sizeof(pte_t)] __attribute__((aligned(PAGE_SIZE*4)));
pte_t hpt[5][PAGE_SIZE/sizeof(pte_t)] __attribute__((aligned(PAGE_SIZE)));

void hpt_init(){
    80000826:	1101                	add	sp,sp,-32
    80000828:	e426                	sd	s1,8(sp)

    for(int i = 0; i < 2048; i++){
        hpt_root[i] = 0;
    8000082a:	0002f497          	auipc	s1,0x2f
    8000082e:	7d648493          	add	s1,s1,2006 # 80030000 <hpt_root>
    80000832:	6611                	lui	a2,0x4
    80000834:	4581                	li	a1,0
    80000836:	8526                	mv	a0,s1
void hpt_init(){
    80000838:	ec06                	sd	ra,24(sp)
    8000083a:	e822                	sd	s0,16(sp)
        hpt_root[i] = 0;
    8000083c:	4e51a0ef          	jal	8001b520 <memset>
    }

    uintptr_t addr = 0x0;
    for(int i = 0; i < 4; i++){
        hpt_root[i] = 
    80000840:	0df00713          	li	a4,223
    80000844:	e098                	sd	a4,0(s1)
    80000846:	10000737          	lui	a4,0x10000
            PTE_V | PTE_U | PTE_AD | PTE_RWX | (addr >> 2);  
        addr +=  SUPERPAGE_SIZE(0);
    }

    hpt_root[MEM_BASE/SUPERPAGE_SIZE(0)] =
        PTE_V | (((uintptr_t)&hpt[0][0]) >> 2);
    8000084a:	00027417          	auipc	s0,0x27
    8000084e:	7b640413          	add	s0,s0,1974 # 80028000 <hpt>
        hpt_root[i] = 
    80000852:	0df70713          	add	a4,a4,223 # 100000df <STACK_SIZE+0xff000df>
    80000856:	e498                	sd	a4,8(s1)
        PTE_V | (((uintptr_t)&hpt[0][0]) >> 2);
    80000858:	00245793          	srl	a5,s0,0x2
        hpt_root[i] = 
    8000085c:	30000737          	lui	a4,0x30000
        PTE_V | (((uintptr_t)&hpt[0][0]) >> 2);
    80000860:	0017e793          	or	a5,a5,1

    addr = MEM_BASE;
    for(int i = 0; i < 512; i++) hpt[0][i] = 0;
    80000864:	6605                	lui	a2,0x1
        hpt_root[i] = 
    80000866:	0df70713          	add	a4,a4,223 # 300000df <STACK_SIZE+0x2ff000df>
    for(int i = 0; i < 512; i++) hpt[0][i] = 0;
    8000086a:	4581                	li	a1,0
    8000086c:	8522                	mv	a0,s0
    hpt_root[MEM_BASE/SUPERPAGE_SIZE(0)] =
    8000086e:	e89c                	sd	a5,16(s1)
        hpt_root[i] = 
    80000870:	ec98                	sd	a4,24(s1)
    for(int i = 0; i < 512; i++) hpt[0][i] = 0;
    80000872:	4af1a0ef          	jal	8001b520 <memset>
    addr = MEM_BASE;
    80000876:	4785                	li	a5,1
    for(int i = 0; i < MEM_SIZE/SUPERPAGE_SIZE(1)/2; i++){
    80000878:	46c5                	li	a3,17
    8000087a:	8522                	mv	a0,s0
    addr = MEM_BASE;
    8000087c:	07fe                	sll	a5,a5,0x1f
        hpt[0][i] = 
            PTE_V | PTE_U | PTE_AD | PTE_RWX | (addr >> 2);  
        addr +=  SUPERPAGE_SIZE(1);
    8000087e:	00200637          	lui	a2,0x200
    for(int i = 0; i < MEM_SIZE/SUPERPAGE_SIZE(1)/2; i++){
    80000882:	06ee                	sll	a3,a3,0x1b
            PTE_V | PTE_U | PTE_AD | PTE_RWX | (addr >> 2);  
    80000884:	0027d713          	srl	a4,a5,0x2
    80000888:	0df76713          	or	a4,a4,223
        hpt[0][i] = 
    8000088c:	e118                	sd	a4,0(a0)
        addr +=  SUPERPAGE_SIZE(1);
    8000088e:	97b2                	add	a5,a5,a2
    for(int i = 0; i < MEM_SIZE/SUPERPAGE_SIZE(1)/2; i++){
    80000890:	0521                	add	a0,a0,8
    80000892:	fed799e3          	bne	a5,a3,80000884 <hpt_init+0x5e>
    }    

    hpt_root[4] =
        PTE_V | (((uintptr_t)&hpt[1][0]) >> 2);
    80000896:	00028317          	auipc	t1,0x28
    8000089a:	76a30313          	add	t1,t1,1898 # 80029000 <hpt+0x1000>

    hpt_root[2047] =
        PTE_V | (((uintptr_t)&hpt[1][0]) >> 2);

    hpt[1][0] = 
        PTE_V | (((uintptr_t)&hpt[2][0]) >> 2);
    8000089e:	00029617          	auipc	a2,0x29
    800008a2:	76260613          	add	a2,a2,1890 # 8002a000 <hpt+0x2000>
        PTE_V | (((uintptr_t)&hpt[1][0]) >> 2);
    800008a6:	00235693          	srl	a3,t1,0x2
    800008aa:	0016e693          	or	a3,a3,1
        PTE_V | (((uintptr_t)&hpt[2][0]) >> 2);
    800008ae:	00265713          	srl	a4,a2,0x2
    800008b2:	00176713          	or	a4,a4,1
    hpt_root[2047] =
    800008b6:	00033597          	auipc	a1,0x33
    800008ba:	74d5b123          	sd	a3,1858(a1) # 80033ff8 <hpt_root+0x3ff8>

    hpt[1][511] = 
        PTE_V | (((uintptr_t)&hpt[2][0]) >> 2);

    addr = TEST_PPAGE_BASE;
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    800008be:	44100813          	li	a6,1089
    hpt_root[4] =
    800008c2:	f094                	sd	a3,32(s1)
    hpt[1][0] = 
    800008c4:	00e33023          	sd	a4,0(t1)
    hpt[1][511] = 
    800008c8:	fee63c23          	sd	a4,-8(a2)
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    800008cc:	00023597          	auipc	a1,0x23
    800008d0:	d1c58593          	add	a1,a1,-740 # 800235e8 <test_page_perm_table+0x8>
    addr = TEST_PPAGE_BASE;
    800008d4:	86be                	mv	a3,a5
        hpt[2][i] = (addr >> 2) | PTE_AD |
            test_page_perm_table[i].h;  
        addr +=  PAGE_SIZE;
    800008d6:	6885                	lui	a7,0x1
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    800008d8:	0856                	sll	a6,a6,0x15
        hpt[2][i] = (addr >> 2) | PTE_AD |
    800008da:	6188                	ld	a0,0(a1)
    800008dc:	0026d713          	srl	a4,a3,0x2
        addr +=  PAGE_SIZE;
    800008e0:	96c6                	add	a3,a3,a7
        hpt[2][i] = (addr >> 2) | PTE_AD |
    800008e2:	8f49                	or	a4,a4,a0
    800008e4:	0c076713          	or	a4,a4,192
    800008e8:	e218                	sd	a4,0(a2)
    for(int i = 0; i < TEST_PAGE_MAX; i++){
    800008ea:	05c1                	add	a1,a1,16
    800008ec:	0621                	add	a2,a2,8
    800008ee:	ff0696e3          	bne	a3,a6,800008da <hpt_init+0xb4>
    }

    hpt[1][1] = 
        PTE_V | (((uintptr_t)&hpt[3][0]) >> 2);
    800008f2:	0002a617          	auipc	a2,0x2a
    800008f6:	70e60613          	add	a2,a2,1806 # 8002b000 <hpt+0x3000>
    800008fa:	00265713          	srl	a4,a2,0x2
    800008fe:	00176713          	or	a4,a4,1
    addr = TEST_PPAGE_BASE;
    for(int i = 0; i < 512; i++){
    80000902:	44100593          	li	a1,1089
    hpt[1][1] = 
    80000906:	00e33423          	sd	a4,8(t1)
        hpt[3][i] = (addr >> 2) | 
            PTE_V | PTE_U | PTE_AD | PTE_RWX; 
        addr +=  PAGE_SIZE;
    8000090a:	6505                	lui	a0,0x1
    addr = TEST_PPAGE_BASE;
    8000090c:	873e                	mv	a4,a5
    for(int i = 0; i < 512; i++){
    8000090e:	05d6                	sll	a1,a1,0x15
        hpt[3][i] = (addr >> 2) | 
    80000910:	00275693          	srl	a3,a4,0x2
            PTE_V | PTE_U | PTE_AD | PTE_RWX; 
    80000914:	0df6e693          	or	a3,a3,223
        hpt[3][i] = (addr >> 2) | 
    80000918:	e214                	sd	a3,0(a2)
        addr +=  PAGE_SIZE;
    8000091a:	972a                	add	a4,a4,a0
    for(int i = 0; i < 512; i++){
    8000091c:	0621                	add	a2,a2,8
    8000091e:	feb719e3          	bne	a4,a1,80000910 <hpt_init+0xea>
    }  

    hpt_root[5] =
        PTE_V | (((uintptr_t)&hpt[4][0]) >> 2);
    80000922:	0002b697          	auipc	a3,0x2b
    80000926:	6de68693          	add	a3,a3,1758 # 8002c000 <hpt+0x4000>
    8000092a:	0026d713          	srl	a4,a3,0x2
    8000092e:	00176713          	or	a4,a4,1
    addr = TEST_PPAGE_BASE;
    for(int i = 0; i < 512; i++){
    80000932:	4665                	li	a2,25
    hpt_root[5] =
    80000934:	f498                	sd	a4,40(s1)
        hpt[4][i] = (addr >> 2) |
             PTE_V | PTE_U | PTE_AD | PTE_RWX;  
        addr +=  SUPERPAGE_SIZE(1);
    80000936:	002005b7          	lui	a1,0x200
    for(int i = 0; i < 512; i++){
    8000093a:	066e                	sll	a2,a2,0x1b
        hpt[4][i] = (addr >> 2) |
    8000093c:	0027d713          	srl	a4,a5,0x2
             PTE_V | PTE_U | PTE_AD | PTE_RWX;  
    80000940:	0df76713          	or	a4,a4,223
        hpt[4][i] = (addr >> 2) |
    80000944:	e298                	sd	a4,0(a3)
        addr +=  SUPERPAGE_SIZE(1);
    80000946:	97ae                	add	a5,a5,a1
    for(int i = 0; i < 512; i++){
    80000948:	06a1                	add	a3,a3,8
    8000094a:	fec799e3          	bne	a5,a2,8000093c <hpt_init+0x116>
    }  

    if(curr_priv == PRIV_HS || curr_priv == PRIV_M){
    8000094e:	00025797          	auipc	a5,0x25
    80000952:	c967a783          	lw	a5,-874(a5) # 800255e4 <curr_priv>
    80000956:	37f5                	addw	a5,a5,-3
    80000958:	4705                	li	a4,1
    8000095a:	00f76e63          	bltu	a4,a5,80000976 <hpt_init+0x150>
        uintptr_t hsatp = (((uintptr_t)hpt_root) >> 12) | (0x8ULL << 60);
    8000095e:	577d                	li	a4,-1
    80000960:	00c4d793          	srl	a5,s1,0xc
    80000964:	177e                	sll	a4,a4,0x3f
    80000966:	8fd9                	or	a5,a5,a4
        CSRW(CSR_HGATP, hsatp);
    80000968:	68079073          	csrw	hgatp,a5
    } else {
        ERROR("trying to set hs hgatp from lower privilege");
    }
}
    8000096c:	60e2                	ld	ra,24(sp)
    8000096e:	6442                	ld	s0,16(sp)
    80000970:	64a2                	ld	s1,8(sp)
    80000972:	6105                	add	sp,sp,32
    80000974:	8082                	ret
        ERROR("trying to set hs hgatp from lower privilege");
    80000976:	0001c517          	auipc	a0,0x1c
    8000097a:	7b250513          	add	a0,a0,1970 # 8001d128 <__func__.1+0x498>
    8000097e:	24d1a0ef          	jal	8001b3ca <printf>
    80000982:	14e00613          	li	a2,334
    80000986:	0001b597          	auipc	a1,0x1b
    8000098a:	ed258593          	add	a1,a1,-302 # 8001b858 <__func__.0>
    8000098e:	0001c517          	auipc	a0,0x1c
    80000992:	77250513          	add	a0,a0,1906 # 8001d100 <__func__.1+0x470>
    80000996:	2351a0ef          	jal	8001b3ca <printf>
    8000099a:	4501                	li	a0,0
    8000099c:	6cc1a0ef          	jal	8001b068 <exit>

00000000800009a0 <hspt_switch>:

void hspt_switch(){
    pte_t temp = hspt[2][SWITCH1];
    hspt[2][SWITCH1] = hspt[2][SWITCH2];
    800009a0:	0003b797          	auipc	a5,0x3b
    800009a4:	66078793          	add	a5,a5,1632 # 8003c000 <hspt+0x2000>
    800009a8:	3607b683          	ld	a3,864(a5)
    800009ac:	3687b703          	ld	a4,872(a5)
    800009b0:	36d7b423          	sd	a3,872(a5)
    800009b4:	36e7b023          	sd	a4,864(a5)
    hspt[2][SWITCH2] = temp;
}
    800009b8:	8082                	ret

00000000800009ba <vspt_switch>:

void vspt_switch(){
    pte_t temp = vspt[3][SWITCH1];
    vspt[3][SWITCH1] = vspt[3][SWITCH2];
    800009ba:	00036797          	auipc	a5,0x36
    800009be:	64678793          	add	a5,a5,1606 # 80037000 <vspt+0x3000>
    800009c2:	3607b683          	ld	a3,864(a5)
    800009c6:	3687b703          	ld	a4,872(a5)
    800009ca:	36d7b423          	sd	a3,872(a5)
    800009ce:	36e7b023          	sd	a4,864(a5)
    vspt[3][SWITCH2] = temp;
}
    800009d2:	8082                	ret

00000000800009d4 <hpt_switch>:

void hpt_switch(){
    pte_t temp = hpt[2][SWITCH1];
    hpt[2][SWITCH1] = hpt[2][SWITCH2];
    800009d4:	00029797          	auipc	a5,0x29
    800009d8:	62c78793          	add	a5,a5,1580 # 8002a000 <hpt+0x2000>
    800009dc:	3607b683          	ld	a3,864(a5)
    800009e0:	3687b703          	ld	a4,872(a5)
    800009e4:	36d7b423          	sd	a3,872(a5)
    800009e8:	36e7b023          	sd	a4,864(a5)
    hpt[2][SWITCH2] = temp;
}
    800009ec:	8082                	ret

00000000800009ee <ecall>:

uint64_t ecall_args[2];

uint64_t ecall(uint64_t a0, uint64_t a1)
{
    ecall_args[0] = a0;
    800009ee:	0003c797          	auipc	a5,0x3c
    800009f2:	61278793          	add	a5,a5,1554 # 8003d000 <ecall_args>
    800009f6:	e388                	sd	a0,0(a5)
    ecall_args[1] = a1;
    800009f8:	e78c                	sd	a1,8(a5)

    asm volatile("ecall" ::: "memory");
    800009fa:	00000073          	ecall
    return ecall_args[0];

}
    800009fe:	6388                	ld	a0,0(a5)
    80000a00:	8082                	ret

0000000080000a02 <set_prev_priv>:
    return priv == PRIV_VU || priv == PRIV_HU;
}

void set_prev_priv(int priv){

    switch(curr_priv){
    80000a02:	00025797          	auipc	a5,0x25
    80000a06:	be27a783          	lw	a5,-1054(a5) # 800255e4 <curr_priv>
    80000a0a:	470d                	li	a4,3
    80000a0c:	04e78463          	beq	a5,a4,80000a54 <set_prev_priv+0x52>
    80000a10:	4711                	li	a4,4
    80000a12:	06e78d63          	beq	a5,a4,80000a8c <set_prev_priv+0x8a>
    80000a16:	4709                	li	a4,2
    80000a18:	06e78363          	beq	a5,a4,80000a7e <set_prev_priv+0x7c>
void set_prev_priv(int priv){
    80000a1c:	1141                	add	sp,sp,-16
        case PRIV_VS: {
            uint64_t temp = CSRR(sstatus);
            CSRC(sstatus, 0x1ULL << 8);
        }
        break;
        default: ERROR("unknown current priv %d (%s)\n", priv, __func__);
    80000a1e:	85aa                	mv	a1,a0
    80000a20:	0001b617          	auipc	a2,0x1b
    80000a24:	e4860613          	add	a2,a2,-440 # 8001b868 <__func__.6>
    80000a28:	0001c517          	auipc	a0,0x1c
    80000a2c:	74050513          	add	a0,a0,1856 # 8001d168 <__func__.1+0x4d8>
void set_prev_priv(int priv){
    80000a30:	e406                	sd	ra,8(sp)
        default: ERROR("unknown current priv %d (%s)\n", priv, __func__);
    80000a32:	1991a0ef          	jal	8001b3ca <printf>
    80000a36:	03c00613          	li	a2,60
    80000a3a:	0001b597          	auipc	a1,0x1b
    80000a3e:	e2e58593          	add	a1,a1,-466 # 8001b868 <__func__.6>
    80000a42:	0001c517          	auipc	a0,0x1c
    80000a46:	6be50513          	add	a0,a0,1726 # 8001d100 <__func__.1+0x470>
    80000a4a:	1811a0ef          	jal	8001b3ca <printf>
    80000a4e:	4501                	li	a0,0
    80000a50:	6181a0ef          	jal	8001b068 <exit>
            uint64_t temp = CSRR(sstatus);
    80000a54:	100027f3          	csrr	a5,sstatus
            if(priv == PRIV_HS || priv == PRIV_VS) temp |= (0x1ULL << 8);   //spp
    80000a58:	4685                	li	a3,1
    80000a5a:	ffe5071b          	addw	a4,a0,-2
            temp &= ~(0x1ULL << 8);
    80000a5e:	eff7f793          	and	a5,a5,-257
            if(priv == PRIV_HS || priv == PRIV_VS) temp |= (0x1ULL << 8);   //spp
    80000a62:	06e6f063          	bgeu	a3,a4,80000ac2 <set_prev_priv+0xc0>
            CSRW(sstatus, temp);
    80000a66:	10079073          	csrw	sstatus,a5
            temp = CSRR(CSR_HSTATUS);   //p101
    80000a6a:	600027f3          	csrr	a5,hstatus
            temp &= ~(0x3ULL << 7);
    80000a6e:	e7f7f793          	and	a5,a5,-385
            if(priv == PRIV_VU || priv == PRIV_VS) temp |= (0x1ULL << 7);       //spv
    80000a72:	e119                	bnez	a0,80000a78 <set_prev_priv+0x76>
    80000a74:	0807e793          	or	a5,a5,128
            CSRW(CSR_HSTATUS, temp);
    80000a78:	60079073          	csrw	hstatus,a5
        break;
    80000a7c:	8082                	ret
            uint64_t temp = CSRR(sstatus);
    80000a7e:	100027f3          	csrr	a5,sstatus
            CSRC(sstatus, 0x1ULL << 8);
    80000a82:	10000793          	li	a5,256
    80000a86:	1007b073          	csrc	sstatus,a5
        break;
    80000a8a:	8082                	ret
            uint64_t temp = CSRR(mstatus);
    80000a8c:	300027f3          	csrr	a5,mstatus
            temp &= ~((3ULL << 11) | (1ULL << 39));
    80000a90:	00023617          	auipc	a2,0x23
    80000a94:	b0863603          	ld	a2,-1272(a2) # 80023598 <__func__.1+0x6908>
            if(priv == PRIV_VS || priv == PRIV_HS) temp |= (1ULL << 11);    //mpp   
    80000a98:	ffe5071b          	addw	a4,a0,-2
    80000a9c:	4685                	li	a3,1
            temp &= ~((3ULL << 11) | (1ULL << 39));
    80000a9e:	8ff1                	and	a5,a5,a2
            if(priv == PRIV_VS || priv == PRIV_HS) temp |= (1ULL << 11);    //mpp   
    80000aa0:	00e6f963          	bgeu	a3,a4,80000ab2 <set_prev_priv+0xb0>
            if(priv == PRIV_VU || priv == PRIV_VS) temp |= (1ULL << 39);     //mpv
    80000aa4:	e501                	bnez	a0,80000aac <set_prev_priv+0xaa>
    80000aa6:	4705                	li	a4,1
    80000aa8:	171e                	sll	a4,a4,0x27
    80000aaa:	8fd9                	or	a5,a5,a4
            CSRW(mstatus, temp);
    80000aac:	30079073          	csrw	mstatus,a5
        break;
    80000ab0:	8082                	ret
            if(priv == PRIV_VS || priv == PRIV_HS) temp |= (1ULL << 11);    //mpp   
    80000ab2:	6705                	lui	a4,0x1
    80000ab4:	80070713          	add	a4,a4,-2048 # 800 <_test_table_size+0x7ff>
            if(priv == PRIV_VU || priv == PRIV_VS) temp |= (1ULL << 39);     //mpv
    80000ab8:	4689                	li	a3,2
            if(priv == PRIV_VS || priv == PRIV_HS) temp |= (1ULL << 11);    //mpp   
    80000aba:	8fd9                	or	a5,a5,a4
            if(priv == PRIV_VU || priv == PRIV_VS) temp |= (1ULL << 39);     //mpv
    80000abc:	fed518e3          	bne	a0,a3,80000aac <set_prev_priv+0xaa>
    80000ac0:	b7dd                	j	80000aa6 <set_prev_priv+0xa4>
            if(priv == PRIV_HS || priv == PRIV_VS) temp |= (0x1ULL << 8);   //spp
    80000ac2:	1007e793          	or	a5,a5,256
            CSRW(sstatus, temp);
    80000ac6:	10079073          	csrw	sstatus,a5
            temp = CSRR(CSR_HSTATUS);   //p101
    80000aca:	600027f3          	csrr	a5,hstatus
            if(priv == PRIV_VS) temp |= (1ULL << 8);        //spvp
    80000ace:	4709                	li	a4,2
            temp &= ~(0x3ULL << 7);
    80000ad0:	e7f7f793          	and	a5,a5,-385
            if(priv == PRIV_VS) temp |= (1ULL << 8);        //spvp
    80000ad4:	fae512e3          	bne	a0,a4,80000a78 <set_prev_priv+0x76>
    80000ad8:	1007e793          	or	a5,a5,256
            if(priv == PRIV_VU || priv == PRIV_VS) temp |= (0x1ULL << 7);       //spv
    80000adc:	bf61                	j	80000a74 <set_prev_priv+0x72>

0000000080000ade <goto_priv>:
    curr_priv = priv;

}


void goto_priv(int target_priv){
    80000ade:	7179                	add	sp,sp,-48
    80000ae0:	f022                	sd	s0,32(sp)
    80000ae2:	ec26                	sd	s1,24(sp)
    80000ae4:	f406                	sd	ra,40(sp)
    80000ae6:	e84a                	sd	s2,16(sp)
    80000ae8:	e44e                	sd	s3,8(sp)

    static bool on_going = false;

    DEBUG("goto_priv: real = %s, target = %s, curr = %s",  priv_strs[real_priv], priv_strs[target_priv], priv_strs[curr_priv]);

    if(is_user(target_priv) && is_user(curr_priv)) {
    80000aea:	4785                	li	a5,1
void goto_priv(int target_priv){
    80000aec:	842a                	mv	s0,a0
    return priv == PRIV_VU || priv == PRIV_HU;
    80000aee:	0005049b          	sext.w	s1,a0
    if(is_user(target_priv) && is_user(curr_priv)) {
    80000af2:	06a7fd63          	bgeu	a5,a0,80000b6c <goto_priv+0x8e>
        goto_priv(PRIV_M);
    }

    if(real_priv == target_priv || target_priv >= PRIV_MAX){
    80000af6:	00025997          	auipc	s3,0x25
    80000afa:	aea98993          	add	s3,s3,-1302 # 800255e0 <real_priv>
    80000afe:	0009a783          	lw	a5,0(s3)
    80000b02:	00025917          	auipc	s2,0x25
    80000b06:	ae290913          	add	s2,s2,-1310 # 800255e4 <curr_priv>
    80000b0a:	00978963          	beq	a5,s1,80000b1c <goto_priv+0x3e>
    80000b0e:	4791                	li	a5,4
    80000b10:	00025917          	auipc	s2,0x25
    80000b14:	ad490913          	add	s2,s2,-1324 # 800255e4 <curr_priv>
    80000b18:	02a7d663          	bge	a5,a0,80000b44 <goto_priv+0x66>
    curr_priv = priv;
    80000b1c:	00992023          	sw	s1,0(s2)
        VERBOSE("...entered %s mode", priv_strs[target_priv]);
        on_going = false;
        lower_priv(target_priv);
    }

}
    80000b20:	70a2                	ld	ra,40(sp)
    80000b22:	7402                	ld	s0,32(sp)
    80000b24:	64e2                	ld	s1,24(sp)
    80000b26:	6942                	ld	s2,16(sp)
    80000b28:	69a2                	ld	s3,8(sp)
    80000b2a:	6145                	add	sp,sp,48
    80000b2c:	8082                	ret
        goto_priv(PRIV_M);
    80000b2e:	4511                	li	a0,4
    if(real_priv == target_priv || target_priv >= PRIV_MAX){
    80000b30:	00025997          	auipc	s3,0x25
    80000b34:	ab098993          	add	s3,s3,-1360 # 800255e0 <real_priv>
        goto_priv(PRIV_M);
    80000b38:	fa7ff0ef          	jal	80000ade <goto_priv>
    if(real_priv == target_priv || target_priv >= PRIV_MAX){
    80000b3c:	0009a783          	lw	a5,0(s3)
    80000b40:	fc978ee3          	beq	a5,s1,80000b1c <goto_priv+0x3e>
    if(target_priv > curr_priv){
    80000b44:	00092703          	lw	a4,0(s2)
    80000b48:	0a977d63          	bgeu	a4,s1,80000c02 <goto_priv+0x124>
    ecall_args[0] = a0;
    80000b4c:	0003c797          	auipc	a5,0x3c
    80000b50:	4b478793          	add	a5,a5,1204 # 8003d000 <ecall_args>
    80000b54:	4705                	li	a4,1
    80000b56:	e398                	sd	a4,0(a5)
        ecall(ECALL_GOTO_PRIV, target_priv);
    80000b58:	e780                	sd	s0,8(a5)
    asm volatile("ecall" ::: "memory");
    80000b5a:	00000073          	ecall
}
    80000b5e:	70a2                	ld	ra,40(sp)
    80000b60:	7402                	ld	s0,32(sp)
    80000b62:	64e2                	ld	s1,24(sp)
    80000b64:	6942                	ld	s2,16(sp)
    80000b66:	69a2                	ld	s3,8(sp)
    80000b68:	6145                	add	sp,sp,48
    80000b6a:	8082                	ret
    if(is_user(target_priv) && is_user(curr_priv)) {
    80000b6c:	00025917          	auipc	s2,0x25
    80000b70:	a7890913          	add	s2,s2,-1416 # 800255e4 <curr_priv>
    80000b74:	00092703          	lw	a4,0(s2)
    80000b78:	fae7fbe3          	bgeu	a5,a4,80000b2e <goto_priv+0x50>
    if(real_priv == target_priv || target_priv >= PRIV_MAX){
    80000b7c:	00025997          	auipc	s3,0x25
    80000b80:	a6498993          	add	s3,s3,-1436 # 800255e0 <real_priv>
    80000b84:	0009a783          	lw	a5,0(s3)
    80000b88:	f8978ae3          	beq	a5,s1,80000b1c <goto_priv+0x3e>
    if(curr_priv == PRIV_VS && priv == PRIV_HU){
    80000b8c:	4789                	li	a5,2
    80000b8e:	02f71a63          	bne	a4,a5,80000bc2 <goto_priv+0xe4>
    80000b92:	4785                	li	a5,1
    80000b94:	02f49763          	bne	s1,a5,80000bc2 <goto_priv+0xe4>
        ERROR("trying to go from vs to hu");
    80000b98:	0001c517          	auipc	a0,0x1c
    80000b9c:	60050513          	add	a0,a0,1536 # 8001d198 <__func__.1+0x508>
    80000ba0:	02b1a0ef          	jal	8001b3ca <printf>
    80000ba4:	04b00613          	li	a2,75
        ERROR("cant lower priv from u");
    80000ba8:	0001b597          	auipc	a1,0x1b
    80000bac:	cd058593          	add	a1,a1,-816 # 8001b878 <__func__.4>
    80000bb0:	0001c517          	auipc	a0,0x1c
    80000bb4:	55050513          	add	a0,a0,1360 # 8001d100 <__func__.1+0x470>
    80000bb8:	0131a0ef          	jal	8001b3ca <printf>
    80000bbc:	4501                	li	a0,0
    80000bbe:	4aa1a0ef          	jal	8001b068 <exit>
    set_prev_priv(priv);
    80000bc2:	8522                	mv	a0,s0
    80000bc4:	e3fff0ef          	jal	80000a02 <set_prev_priv>
    if(curr_priv == PRIV_M) {
    80000bc8:	00092783          	lw	a5,0(s2)
    real_priv = priv;
    80000bcc:	0099a023          	sw	s1,0(s3)
    if(curr_priv == PRIV_M) {
    80000bd0:	4711                	li	a4,4
    80000bd2:	02e78b63          	beq	a5,a4,80000c08 <goto_priv+0x12a>
    } else if(curr_priv == PRIV_VS || curr_priv == PRIV_HS){
    80000bd6:	37f9                	addw	a5,a5,-2
    80000bd8:	4705                	li	a4,1
    80000bda:	00f76b63          	bltu	a4,a5,80000bf0 <goto_priv+0x112>
        asm volatile(
    80000bde:	00000297          	auipc	t0,0x0
    80000be2:	01028293          	add	t0,t0,16 # 80000bee <goto_priv+0x110>
    80000be6:	14129073          	csrw	sepc,t0
    80000bea:	10200073          	sret
    80000bee:	b73d                	j	80000b1c <goto_priv+0x3e>
        ERROR("cant lower priv from u");
    80000bf0:	0001c517          	auipc	a0,0x1c
    80000bf4:	5d850513          	add	a0,a0,1496 # 8001d1c8 <__func__.1+0x538>
    80000bf8:	7d21a0ef          	jal	8001b3ca <printf>
    80000bfc:	06300613          	li	a2,99
    80000c00:	b765                	j	80000ba8 <goto_priv+0xca>
    if(priv == curr_priv) 
    80000c02:	f0970fe3          	beq	a4,s1,80000b20 <goto_priv+0x42>
    80000c06:	b759                	j	80000b8c <goto_priv+0xae>
        asm volatile(
    80000c08:	00000297          	auipc	t0,0x0
    80000c0c:	01028293          	add	t0,t0,16 # 80000c18 <goto_priv+0x13a>
    80000c10:	34129073          	csrw	mepc,t0
    80000c14:	30200073          	mret
    80000c18:	b711                	j	80000b1c <goto_priv+0x3e>

0000000080000c1a <mhandler>:
        break;\
    }\
    return from_priv;\
}

uint64_t mhandler(){
    80000c1a:	715d                	add	sp,sp,-80
    80000c1c:	f84a                	sd	s2,48(sp)
    80000c1e:	e486                	sd	ra,72(sp)
    80000c20:	e0a2                	sd	s0,64(sp)
    80000c22:	fc26                	sd	s1,56(sp)
    80000c24:	f44e                	sd	s3,40(sp)
    80000c26:	f052                	sd	s4,32(sp)
    80000c28:	ec56                	sd	s5,24(sp)
    80000c2a:	e85a                	sd	s6,16(sp)
    80000c2c:	e45e                	sd	s7,8(sp)

    real_priv = PRIV_M;
    80000c2e:	00025917          	auipc	s2,0x25
    80000c32:	9b290913          	add	s2,s2,-1614 # 800255e0 <real_priv>
    80000c36:	4791                	li	a5,4
    80000c38:	00f92023          	sw	a5,0(s2)

    uint64_t cause = CSRR(mcause);
    80000c3c:	342024f3          	csrr	s1,mcause
    uint64_t epc = CSRR(mepc);
    80000c40:	341029f3          	csrr	s3,mepc
    80000c44:	8a4e                	mv	s4,s3
    uint64_t tval = CSRR(mtval);
    80000c46:	34302bf3          	csrr	s7,mtval
    uint64_t tval2 = CSRR(CSR_MTVAL2);
    80000c4a:	34b02af3          	csrr	s5,0x34b
    uint64_t tinst= CSRR(CSR_MTINST);
    80000c4e:	34a02b73          	csrr	s6,0x34a
    if(!(cause == CAUSE_ECU || cause == CAUSE_ECS || 
    80000c52:	478d                	li	a5,3
    80000c54:	ff848713          	add	a4,s1,-8
    DEBUG("mpv = 0x%lx", (CSRR(mstatus) >> 39) & 0x1);
    DEBUG("gva = 0x%lx", (CSRR(mstatus) >> MSTATUS_GVA_OFF) & 0x1);
    
    if(is_ecall(cause) && ecall_args[0] == ECALL_GOTO_PRIV){
        goto_priv(ecall_args[1]); 
    } else if(!excpt.testing){
    80000c58:	0003c417          	auipc	s0,0x3c
    80000c5c:	3a840413          	add	s0,s0,936 # 8003d000 <ecall_args>
    if(!(cause == CAUSE_ECU || cause == CAUSE_ECS || 
    80000c60:	12e7ec63          	bltu	a5,a4,80000d98 <mhandler+0x17e>
    if(is_ecall(cause) && ecall_args[0] == ECALL_GOTO_PRIV){
    80000c64:	6018                	ld	a4,0(s0)
    80000c66:	4785                	li	a5,1
    80000c68:	1af70463          	beq	a4,a5,80000e10 <mhandler+0x1f6>
    } else if(!excpt.testing){
    80000c6c:	01044783          	lbu	a5,16(s0)
    80000c70:	c3f5                	beqz	a5,80000d54 <mhandler+0x13a>

    if(cause & (1ULL << 63)){
        CSRC(mip, 1ULL << (cause &  ~(1ULL << 63)));
    }

    excpt.triggered = true;
    80000c72:	4785                	li	a5,1
    80000c74:	00f408a3          	sb	a5,17(s0)
    excpt.priv = PRIV_M;
    80000c78:	4791                	li	a5,4
    80000c7a:	c85c                	sw	a5,20(s0)
    excpt.cause = cause;
    80000c7c:	ec04                	sd	s1,24(s0)
    excpt.epc = epc;
    80000c7e:	03343023          	sd	s3,32(s0)
    excpt.tval = tval;
    80000c82:	03743423          	sd	s7,40(s0)
    excpt.tinst = tinst;
    80000c86:	03643823          	sd	s6,48(s0)
    excpt.tval2 = tval2;
    80000c8a:	03543c23          	sd	s5,56(s0)
    excpt.gva = !!((CSRR(mstatus) >> MSTATUS_GVA_OFF) & 0x1);
    80000c8e:	300027f3          	csrr	a5,mstatus
    80000c92:	9399                	srl	a5,a5,0x26
    80000c94:	8b85                	and	a5,a5,1
    80000c96:	04f40023          	sb	a5,64(s0)
    excpt.xpv = !!((CSRR(mstatus) >> 39) & 0x1);
    80000c9a:	300027f3          	csrr	a5,mstatus
    80000c9e:	939d                	srl	a5,a5,0x27
    80000ca0:	8b85                	and	a5,a5,1
    80000ca2:	04f400a3          	sb	a5,65(s0)
    excpt.testing = false;
    80000ca6:	0003c797          	auipc	a5,0x3c
    80000caa:	36078523          	sb	zero,874(a5) # 8003d010 <excpt>
    if(is_inst_fault(cause)){
    80000cae:	47d1                	li	a5,20
    80000cb0:	0097e963          	bltu	a5,s1,80000cc2 <mhandler+0xa8>
    80000cb4:	001017b7          	lui	a5,0x101
    80000cb8:	078d                	add	a5,a5,3 # 101003 <STACK_SIZE+0x1003>
    80000cba:	0097d7b3          	srl	a5,a5,s1
    80000cbe:	8b85                	and	a5,a5,1
    80000cc0:	efdd                	bnez	a5,80000d7e <mhandler+0x164>
            ERROR("instruction fault without return address");
    }
    excpt.fault_inst = 0;

    unsigned temp_priv = real_priv;
    real_priv = curr_priv;
    80000cc2:	00025797          	auipc	a5,0x25
    80000cc6:	92278793          	add	a5,a5,-1758 # 800255e4 <curr_priv>
    80000cca:	4398                	lw	a4,0(a5)
    unsigned temp_priv = real_priv;
    80000ccc:	00092503          	lw	a0,0(s2)
    excpt.fault_inst = 0;
    80000cd0:	0003c697          	auipc	a3,0x3c
    80000cd4:	3606bc23          	sd	zero,888(a3) # 8003d048 <excpt+0x38>
    real_priv = curr_priv;
    80000cd8:	00e92023          	sw	a4,0(s2)
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000cdc:	470d                	li	a4,3
    80000cde:	02e50563          	beq	a0,a4,80000d08 <mhandler+0xee>
    80000ce2:	4711                	li	a4,4
    80000ce4:	0ce50563          	beq	a0,a4,80000dae <mhandler+0x194>
    80000ce8:	4709                	li	a4,2
    80000cea:	02e50a63          	beq	a0,a4,80000d1e <mhandler+0x104>
}
    80000cee:	60a6                	ld	ra,72(sp)
    80000cf0:	6406                	ld	s0,64(sp)
    80000cf2:	1502                	sll	a0,a0,0x20
    80000cf4:	74e2                	ld	s1,56(sp)
    80000cf6:	7942                	ld	s2,48(sp)
    80000cf8:	79a2                	ld	s3,40(sp)
    80000cfa:	7a02                	ld	s4,32(sp)
    80000cfc:	6ae2                	ld	s5,24(sp)
    80000cfe:	6b42                	ld	s6,16(sp)
    80000d00:	6ba2                	ld	s7,8(sp)
    80000d02:	9101                	srl	a0,a0,0x20
    80000d04:	6161                	add	sp,sp,80
    80000d06:	8082                	ret
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000d08:	60002773          	csrr	a4,hstatus
    80000d0c:	4394                	lw	a3,0(a5)
    80000d0e:	f7f77713          	and	a4,a4,-129
    80000d12:	9af5                	and	a3,a3,-3
    80000d14:	e299                	bnez	a3,80000d1a <mhandler+0x100>
    80000d16:	08076713          	or	a4,a4,128
    80000d1a:	60071073          	csrw	hstatus,a4
    80000d1e:	10002773          	csrr	a4,sstatus
    80000d22:	4394                	lw	a3,0(a5)
    80000d24:	4605                	li	a2,1
    80000d26:	edf77793          	and	a5,a4,-289
    80000d2a:	ffe6871b          	addw	a4,a3,-2
    80000d2e:	0ce67a63          	bgeu	a2,a4,80000e02 <mhandler+0x1e8>
    80000d32:	10079073          	csrw	sstatus,a5
    80000d36:	fa04cce3          	bltz	s1,80000cee <mhandler+0xd4>
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80000d3a:	000a5783          	lhu	a5,0(s4)
    80000d3e:	468d                	li	a3,3
    else return epc + 2;
    80000d40:	002a0713          	add	a4,s4,2
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80000d44:	8b8d                	and	a5,a5,3
    80000d46:	00d79463          	bne	a5,a3,80000d4e <mhandler+0x134>
    80000d4a:	004a0713          	add	a4,s4,4
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000d4e:	14171073          	csrw	sepc,a4
    80000d52:	bf71                	j	80000cee <mhandler+0xd4>
        ERROR("untested exception!");
    80000d54:	0001c517          	auipc	a0,0x1c
    80000d58:	49c50513          	add	a0,a0,1180 # 8001d1f0 <__func__.1+0x560>
    80000d5c:	66e1a0ef          	jal	8001b3ca <printf>
    80000d60:	0d700613          	li	a2,215
            ERROR("instruction fault without return address");
    80000d64:	0001b597          	auipc	a1,0x1b
    80000d68:	b2458593          	add	a1,a1,-1244 # 8001b888 <__func__.3>
    80000d6c:	0001c517          	auipc	a0,0x1c
    80000d70:	39450513          	add	a0,a0,916 # 8001d100 <__func__.1+0x470>
    80000d74:	6561a0ef          	jal	8001b3ca <printf>
    80000d78:	4501                	li	a0,0
    80000d7a:	2ee1a0ef          	jal	8001b068 <exit>
        if(excpt.fault_inst != 0){ 
    80000d7e:	04843a03          	ld	s4,72(s0)
    80000d82:	f40a10e3          	bnez	s4,80000cc2 <mhandler+0xa8>
            ERROR("instruction fault without return address");
    80000d86:	0001c517          	auipc	a0,0x1c
    80000d8a:	49250513          	add	a0,a0,1170 # 8001d218 <__func__.1+0x588>
    80000d8e:	63c1a0ef          	jal	8001b3ca <printf>
    80000d92:	0ed00613          	li	a2,237
    80000d96:	b7f9                	j	80000d64 <mhandler+0x14a>
    } else if(!excpt.testing){
    80000d98:	01044783          	lbu	a5,16(s0)
    80000d9c:	dfc5                	beqz	a5,80000d54 <mhandler+0x13a>
    if(cause & (1ULL << 63)){
    80000d9e:	ec04dae3          	bgez	s1,80000c72 <mhandler+0x58>
        CSRC(mip, 1ULL << (cause &  ~(1ULL << 63)));
    80000da2:	4785                	li	a5,1
    80000da4:	009797b3          	sll	a5,a5,s1
    80000da8:	3447b073          	csrc	mip,a5
    80000dac:	b5d9                	j	80000c72 <mhandler+0x58>
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000dae:	30002773          	csrr	a4,mstatus
    80000db2:	4394                	lw	a3,0(a5)
    80000db4:	00022797          	auipc	a5,0x22
    80000db8:	7ec7b783          	ld	a5,2028(a5) # 800235a0 <__func__.1+0x6910>
    80000dbc:	8ff9                	and	a5,a5,a4
    80000dbe:	04a68d63          	beq	a3,a0,80000e18 <mhandler+0x1fe>
    80000dc2:	ffe6871b          	addw	a4,a3,-2
    80000dc6:	4605                	li	a2,1
    80000dc8:	04e66d63          	bltu	a2,a4,80000e22 <mhandler+0x208>
    80000dcc:	6705                	lui	a4,0x1
    80000dce:	80070713          	add	a4,a4,-2048 # 800 <_test_table_size+0x7ff>
    80000dd2:	4609                	li	a2,2
    80000dd4:	8fd9                	or	a5,a5,a4
    80000dd6:	00c69563          	bne	a3,a2,80000de0 <mhandler+0x1c6>
    80000dda:	4705                	li	a4,1
    80000ddc:	171e                	sll	a4,a4,0x27
    80000dde:	8fd9                	or	a5,a5,a4
    80000de0:	30079073          	csrw	mstatus,a5
    80000de4:	f004c5e3          	bltz	s1,80000cee <mhandler+0xd4>
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80000de8:	000a5783          	lhu	a5,0(s4)
    80000dec:	468d                	li	a3,3
    else return epc + 2;
    80000dee:	002a0713          	add	a4,s4,2
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80000df2:	8b8d                	and	a5,a5,3
    80000df4:	00d79463          	bne	a5,a3,80000dfc <mhandler+0x1e2>
    80000df8:	004a0713          	add	a4,s4,4
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000dfc:	34171073          	csrw	mepc,a4
    80000e00:	b5fd                	j	80000cee <mhandler+0xd4>
    80000e02:	1007e793          	or	a5,a5,256
    80000e06:	10079073          	csrw	sstatus,a5
    80000e0a:	f204d8e3          	bgez	s1,80000d3a <mhandler+0x120>
    80000e0e:	b5c5                	j	80000cee <mhandler+0xd4>
        goto_priv(ecall_args[1]); 
    80000e10:	4408                	lw	a0,8(s0)
    80000e12:	ccdff0ef          	jal	80000ade <goto_priv>
    if(cause & (1ULL << 63)){
    80000e16:	bdb1                	j	80000c72 <mhandler+0x58>
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000e18:	6709                	lui	a4,0x2
    80000e1a:	80070713          	add	a4,a4,-2048 # 1800 <_test_table_size+0x17ff>
    80000e1e:	8fd9                	or	a5,a5,a4
    80000e20:	b7c1                	j	80000de0 <mhandler+0x1c6>
    80000e22:	dec5                	beqz	a3,80000dda <mhandler+0x1c0>
    80000e24:	bf75                	j	80000de0 <mhandler+0x1c6>

0000000080000e26 <hshandler>:

uint64_t hshandler(){
    80000e26:	715d                	add	sp,sp,-80
    80000e28:	f84a                	sd	s2,48(sp)
    80000e2a:	e486                	sd	ra,72(sp)
    80000e2c:	e0a2                	sd	s0,64(sp)
    80000e2e:	fc26                	sd	s1,56(sp)
    80000e30:	f44e                	sd	s3,40(sp)
    80000e32:	f052                	sd	s4,32(sp)
    80000e34:	ec56                	sd	s5,24(sp)
    80000e36:	e85a                	sd	s6,16(sp)
    80000e38:	e45e                	sd	s7,8(sp)

    real_priv = PRIV_HS;
    80000e3a:	00024917          	auipc	s2,0x24
    80000e3e:	7a690913          	add	s2,s2,1958 # 800255e0 <real_priv>
    80000e42:	478d                	li	a5,3
    80000e44:	00f92023          	sw	a5,0(s2)

    uint64_t cause = CSRR(scause);
    80000e48:	142024f3          	csrr	s1,scause
    uint64_t epc = CSRR(sepc);
    80000e4c:	141029f3          	csrr	s3,sepc
    80000e50:	8a4e                	mv	s4,s3
    uint64_t tval = CSRR(stval);
    80000e52:	14302bf3          	csrr	s7,stval
    uint64_t htval = CSRR(CSR_HTVAL);
    80000e56:	64302af3          	csrr	s5,htval
    uint64_t htinst = CSRR(CSR_HTINST);
    80000e5a:	64a02b73          	csrr	s6,htinst
    if(!(cause == CAUSE_ECU || cause == CAUSE_ECS || 
    80000e5e:	ff848713          	add	a4,s1,-8
    if(is_ecall(cause) && ecall_args[0] == ECALL_GOTO_PRIV){
        goto_priv(ecall_args[1]); 
    } else if(is_ecall(cause)) {
        printf("\n270\n%d\n\n",ecall_args[0]);
        ERROR("unknown ecall"); 
    } else if(!excpt.testing){
    80000e62:	0003c417          	auipc	s0,0x3c
    80000e66:	19e40413          	add	s0,s0,414 # 8003d000 <ecall_args>
    if(!(cause == CAUSE_ECU || cause == CAUSE_ECS || 
    80000e6a:	04e7e163          	bltu	a5,a4,80000eac <hshandler+0x86>
    if(is_ecall(cause) && ecall_args[0] == ECALL_GOTO_PRIV){
    80000e6e:	600c                	ld	a1,0(s0)
    80000e70:	4785                	li	a5,1
    80000e72:	10f58a63          	beq	a1,a5,80000f86 <hshandler+0x160>
        printf("\n270\n%d\n\n",ecall_args[0]);
    80000e76:	0001c517          	auipc	a0,0x1c
    80000e7a:	3e250513          	add	a0,a0,994 # 8001d258 <__func__.1+0x5c8>
    80000e7e:	54c1a0ef          	jal	8001b3ca <printf>
        ERROR("unknown ecall"); 
    80000e82:	0001c517          	auipc	a0,0x1c
    80000e86:	3e650513          	add	a0,a0,998 # 8001d268 <__func__.1+0x5d8>
    80000e8a:	5401a0ef          	jal	8001b3ca <printf>
    80000e8e:	10f00613          	li	a2,271
        ERROR("untested exception!");
    80000e92:	0001b597          	auipc	a1,0x1b
    80000e96:	a0658593          	add	a1,a1,-1530 # 8001b898 <__func__.2>
    80000e9a:	0001c517          	auipc	a0,0x1c
    80000e9e:	26650513          	add	a0,a0,614 # 8001d100 <__func__.1+0x470>
    80000ea2:	5281a0ef          	jal	8001b3ca <printf>
    80000ea6:	4501                	li	a0,0
    80000ea8:	1c01a0ef          	jal	8001b068 <exit>
    } else if(!excpt.testing){
    80000eac:	01044783          	lbu	a5,16(s0)
    80000eb0:	c7cd                	beqz	a5,80000f5a <hshandler+0x134>
    }
    
    if(cause & (1ULL << 63)){
    80000eb2:	0004d963          	bgez	s1,80000ec4 <hshandler+0x9e>
        CSRC(sip, 1ULL << (cause &  ~(1ULL << 63)));
    80000eb6:	4785                	li	a5,1
    80000eb8:	009797b3          	sll	a5,a5,s1
    80000ebc:	1447b073          	csrc	sip,a5
        //CSRC(CSR_HVIP, 1ULL << (cause &  ~(1ULL << 63)));
        CSRC(CSR_HIP, 1ULL << (cause &  ~(1ULL << 63)));
    80000ec0:	6447b073          	csrc	hip,a5
    }

    excpt.triggered = true;
    80000ec4:	4785                	li	a5,1
    80000ec6:	00f408a3          	sb	a5,17(s0)
    excpt.priv = PRIV_HS;
    80000eca:	478d                	li	a5,3
    80000ecc:	c85c                	sw	a5,20(s0)
    excpt.cause = cause;
    80000ece:	ec04                	sd	s1,24(s0)
    excpt.epc = epc;
    80000ed0:	03343023          	sd	s3,32(s0)
    excpt.tval = tval;
    80000ed4:	03743423          	sd	s7,40(s0)
    excpt.tinst = htinst;
    80000ed8:	03643823          	sd	s6,48(s0)
    excpt.tval2 = htval;
    80000edc:	03543c23          	sd	s5,56(s0)
    excpt.gva = !!((CSRR(CSR_HSTATUS) >> HSTATUS_GVA_OFF) & 0x1);
    80000ee0:	600027f3          	csrr	a5,hstatus
    80000ee4:	8399                	srl	a5,a5,0x6
    80000ee6:	8b85                	and	a5,a5,1
    80000ee8:	04f40023          	sb	a5,64(s0)
    excpt.xpv = !!((CSRR(CSR_HSTATUS) >> 7) & 0x1);
    80000eec:	600027f3          	csrr	a5,hstatus
    80000ef0:	839d                	srl	a5,a5,0x7
    80000ef2:	8b85                	and	a5,a5,1
    80000ef4:	04f400a3          	sb	a5,65(s0)
    excpt.testing = false;
    80000ef8:	0003c797          	auipc	a5,0x3c
    80000efc:	10078c23          	sb	zero,280(a5) # 8003d010 <excpt>
    if(is_inst_fault(cause)){
    80000f00:	47d1                	li	a5,20
    80000f02:	0097e963          	bltu	a5,s1,80000f14 <hshandler+0xee>
    80000f06:	001017b7          	lui	a5,0x101
    80000f0a:	078d                	add	a5,a5,3 # 101003 <STACK_SIZE+0x1003>
    80000f0c:	0097d7b3          	srl	a5,a5,s1
    80000f10:	8b85                	and	a5,a5,1
    80000f12:	efa9                	bnez	a5,80000f6c <hshandler+0x146>
            ERROR("instruction fault without return address");
    }
    excpt.fault_inst = 0;

    unsigned temp_priv = real_priv;
    real_priv = curr_priv;
    80000f14:	00024797          	auipc	a5,0x24
    80000f18:	6d078793          	add	a5,a5,1744 # 800255e4 <curr_priv>
    80000f1c:	4398                	lw	a4,0(a5)
    unsigned temp_priv = real_priv;
    80000f1e:	00092503          	lw	a0,0(s2)
    excpt.fault_inst = 0;
    80000f22:	0003c697          	auipc	a3,0x3c
    80000f26:	1206b323          	sd	zero,294(a3) # 8003d048 <excpt+0x38>
    real_priv = curr_priv;
    80000f2a:	00e92023          	sw	a4,0(s2)
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000f2e:	470d                	li	a4,3
    80000f30:	04e50f63          	beq	a0,a4,80000f8e <hshandler+0x168>
    80000f34:	4711                	li	a4,4
    80000f36:	0ae50463          	beq	a0,a4,80000fde <hshandler+0x1b8>
    80000f3a:	4709                	li	a4,2
    80000f3c:	06e50463          	beq	a0,a4,80000fa4 <hshandler+0x17e>
}
    80000f40:	60a6                	ld	ra,72(sp)
    80000f42:	6406                	ld	s0,64(sp)
    80000f44:	1502                	sll	a0,a0,0x20
    80000f46:	74e2                	ld	s1,56(sp)
    80000f48:	7942                	ld	s2,48(sp)
    80000f4a:	79a2                	ld	s3,40(sp)
    80000f4c:	7a02                	ld	s4,32(sp)
    80000f4e:	6ae2                	ld	s5,24(sp)
    80000f50:	6b42                	ld	s6,16(sp)
    80000f52:	6ba2                	ld	s7,8(sp)
    80000f54:	9101                	srl	a0,a0,0x20
    80000f56:	6161                	add	sp,sp,80
    80000f58:	8082                	ret
        ERROR("untested exception!");
    80000f5a:	0001c517          	auipc	a0,0x1c
    80000f5e:	29650513          	add	a0,a0,662 # 8001d1f0 <__func__.1+0x560>
    80000f62:	4681a0ef          	jal	8001b3ca <printf>
    80000f66:	11100613          	li	a2,273
    80000f6a:	b725                	j	80000e92 <hshandler+0x6c>
        if(excpt.fault_inst != 0){ 
    80000f6c:	04843a03          	ld	s4,72(s0)
    80000f70:	fa0a12e3          	bnez	s4,80000f14 <hshandler+0xee>
            ERROR("instruction fault without return address");
    80000f74:	0001c517          	auipc	a0,0x1c
    80000f78:	2a450513          	add	a0,a0,676 # 8001d218 <__func__.1+0x588>
    80000f7c:	44e1a0ef          	jal	8001b3ca <printf>
    80000f80:	12900613          	li	a2,297
    80000f84:	b739                	j	80000e92 <hshandler+0x6c>
        goto_priv(ecall_args[1]); 
    80000f86:	4408                	lw	a0,8(s0)
    80000f88:	b57ff0ef          	jal	80000ade <goto_priv>
    if(cause & (1ULL << 63)){
    80000f8c:	bf25                	j	80000ec4 <hshandler+0x9e>
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000f8e:	60002773          	csrr	a4,hstatus
    80000f92:	4394                	lw	a3,0(a5)
    80000f94:	f7f77713          	and	a4,a4,-129
    80000f98:	9af5                	and	a3,a3,-3
    80000f9a:	e299                	bnez	a3,80000fa0 <hshandler+0x17a>
    80000f9c:	08076713          	or	a4,a4,128
    80000fa0:	60071073          	csrw	hstatus,a4
    80000fa4:	10002773          	csrr	a4,sstatus
    80000fa8:	4394                	lw	a3,0(a5)
    80000faa:	4605                	li	a2,1
    80000fac:	edf77793          	and	a5,a4,-289
    80000fb0:	ffe6871b          	addw	a4,a3,-2
    80000fb4:	00e66463          	bltu	a2,a4,80000fbc <hshandler+0x196>
    80000fb8:	1007e793          	or	a5,a5,256
    80000fbc:	10079073          	csrw	sstatus,a5
    80000fc0:	f804c0e3          	bltz	s1,80000f40 <hshandler+0x11a>
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80000fc4:	000a5783          	lhu	a5,0(s4)
    80000fc8:	468d                	li	a3,3
    else return epc + 2;
    80000fca:	002a0713          	add	a4,s4,2
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80000fce:	8b8d                	and	a5,a5,3
    80000fd0:	00d79463          	bne	a5,a3,80000fd8 <hshandler+0x1b2>
    80000fd4:	004a0713          	add	a4,s4,4
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80000fd8:	14171073          	csrw	sepc,a4
    80000fdc:	b795                	j	80000f40 <hshandler+0x11a>
    80000fde:	30002773          	csrr	a4,mstatus
    80000fe2:	4394                	lw	a3,0(a5)
    80000fe4:	00022797          	auipc	a5,0x22
    80000fe8:	5bc7b783          	ld	a5,1468(a5) # 800235a0 <__func__.1+0x6910>
    80000fec:	8ff9                	and	a5,a5,a4
    80000fee:	04a68263          	beq	a3,a0,80001032 <hshandler+0x20c>
    80000ff2:	ffe6871b          	addw	a4,a3,-2
    80000ff6:	4605                	li	a2,1
    80000ff8:	04e66263          	bltu	a2,a4,8000103c <hshandler+0x216>
    80000ffc:	6705                	lui	a4,0x1
    80000ffe:	80070713          	add	a4,a4,-2048 # 800 <_test_table_size+0x7ff>
    80001002:	4609                	li	a2,2
    80001004:	8fd9                	or	a5,a5,a4
    80001006:	00c69563          	bne	a3,a2,80001010 <hshandler+0x1ea>
    8000100a:	4705                	li	a4,1
    8000100c:	171e                	sll	a4,a4,0x27
    8000100e:	8fd9                	or	a5,a5,a4
    80001010:	30079073          	csrw	mstatus,a5
    80001014:	f204c6e3          	bltz	s1,80000f40 <hshandler+0x11a>
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80001018:	000a5783          	lhu	a5,0(s4)
    8000101c:	468d                	li	a3,3
    else return epc + 2;
    8000101e:	002a0713          	add	a4,s4,2
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80001022:	8b8d                	and	a5,a5,3
    80001024:	00d79463          	bne	a5,a3,8000102c <hshandler+0x206>
    80001028:	004a0713          	add	a4,s4,4
    return_from_exception(temp_priv, curr_priv, cause, epc);
    8000102c:	34171073          	csrw	mepc,a4
    80001030:	bf01                	j	80000f40 <hshandler+0x11a>
    80001032:	6709                	lui	a4,0x2
    80001034:	80070713          	add	a4,a4,-2048 # 1800 <_test_table_size+0x17ff>
    80001038:	8fd9                	or	a5,a5,a4
    8000103a:	bfd9                	j	80001010 <hshandler+0x1ea>
    8000103c:	d6f9                	beqz	a3,8000100a <hshandler+0x1e4>
    8000103e:	bfc9                	j	80001010 <hshandler+0x1ea>

0000000080001040 <vshandler>:

uint64_t vshandler(){
    80001040:	7139                	add	sp,sp,-64
    80001042:	f426                	sd	s1,40(sp)
    80001044:	fc06                	sd	ra,56(sp)
    80001046:	f822                	sd	s0,48(sp)
    80001048:	f04a                	sd	s2,32(sp)
    8000104a:	ec4e                	sd	s3,24(sp)
    8000104c:	e852                	sd	s4,16(sp)
    8000104e:	e456                	sd	s5,8(sp)

    real_priv = PRIV_VS;
    80001050:	00024497          	auipc	s1,0x24
    80001054:	59048493          	add	s1,s1,1424 # 800255e0 <real_priv>
    80001058:	4709                	li	a4,2
    8000105a:	c098                	sw	a4,0(s1)

    uint64_t cause = CSRR(scause);
    8000105c:	14202473          	csrr	s0,scause
    uint64_t epc = CSRR(sepc);
    80001060:	141029f3          	csrr	s3,sepc
    80001064:	894e                	mv	s2,s3
    uint64_t tval = CSRR(stval);
    80001066:	14302af3          	csrr	s5,stval
    if(!(cause == CAUSE_ECU || cause == CAUSE_ECS || 
    8000106a:	478d                	li	a5,3
    8000106c:	ff840693          	add	a3,s0,-8
    80001070:	04d7e463          	bltu	a5,a3,800010b8 <vshandler+0x78>
    VERBOSE("virtual supervisor handler (scause = 0x%llx)", cause);
    DEBUG("scause = 0x%llx", cause);
    DEBUG("sepc = 0x%lx", epc);
    DEBUG("stval = 0x%lx", tval);
    
    if(is_ecall(cause) && ecall_args[0] ==ECALL_GOTO_PRIV ){
    80001074:	0003ca17          	auipc	s4,0x3c
    80001078:	f8ca0a13          	add	s4,s4,-116 # 8003d000 <ecall_args>
    8000107c:	000a3703          	ld	a4,0(s4)
    80001080:	4785                	li	a5,1
    80001082:	18f70a63          	beq	a4,a5,80001216 <vshandler+0x1d6>
        goto_priv(ecall_args[1]); 
    } else if(!excpt.testing){
    80001086:	010a4783          	lbu	a5,16(s4)
    8000108a:	18079a63          	bnez	a5,8000121e <vshandler+0x1de>
        ERROR("untested exception!");
    8000108e:	0001c517          	auipc	a0,0x1c
    80001092:	16250513          	add	a0,a0,354 # 8001d1f0 <__func__.1+0x560>
    80001096:	3341a0ef          	jal	8001b3ca <printf>
    8000109a:	14200613          	li	a2,322
    excpt.epc = epc;
    excpt.tval = tval;
    excpt.testing = false;
    if(is_inst_fault(cause)){
        if(excpt.fault_inst != 0) epc = excpt.fault_inst;
        else ERROR("instruction fault without return address");
    8000109e:	0001b597          	auipc	a1,0x1b
    800010a2:	80a58593          	add	a1,a1,-2038 # 8001b8a8 <__func__.1>
    800010a6:	0001c517          	auipc	a0,0x1c
    800010aa:	05a50513          	add	a0,a0,90 # 8001d100 <__func__.1+0x470>
    800010ae:	31c1a0ef          	jal	8001b3ca <printf>
    800010b2:	4501                	li	a0,0
    800010b4:	7b5190ef          	jal	8001b068 <exit>
    } else if(!excpt.testing){
    800010b8:	0003c797          	auipc	a5,0x3c
    800010bc:	f4878793          	add	a5,a5,-184 # 8003d000 <ecall_args>
    800010c0:	0107c683          	lbu	a3,16(a5)
    800010c4:	d6e9                	beqz	a3,8000108e <vshandler+0x4e>
    if(cause & (1ULL << 63)){
    800010c6:	06045063          	bgez	s0,80001126 <vshandler+0xe6>
        CSRC(sip, 1ULL << (cause &  ~(1ULL << 63)));
    800010ca:	4685                	li	a3,1
    800010cc:	008696b3          	sll	a3,a3,s0
    800010d0:	1446b073          	csrc	sip,a3
    excpt.priv = PRIV_VS;
    800010d4:	cbd8                	sw	a4,20(a5)
    excpt.testing = false;
    800010d6:	10000713          	li	a4,256
    excpt.cause = cause;
    800010da:	ef80                	sd	s0,24(a5)
    excpt.epc = epc;
    800010dc:	0337b023          	sd	s3,32(a5)
    excpt.tval = tval;
    800010e0:	0357b423          	sd	s5,40(a5)
    excpt.testing = false;
    800010e4:	00e79823          	sh	a4,16(a5)
    }
    excpt.fault_inst = 0;

    unsigned temp_priv = real_priv;
    real_priv = curr_priv;
    800010e8:	00024797          	auipc	a5,0x24
    800010ec:	4fc78793          	add	a5,a5,1276 # 800255e4 <curr_priv>
    800010f0:	4398                	lw	a4,0(a5)
    unsigned temp_priv = real_priv;
    800010f2:	4088                	lw	a0,0(s1)
    excpt.fault_inst = 0;
    800010f4:	0003c697          	auipc	a3,0x3c
    800010f8:	f406ba23          	sd	zero,-172(a3) # 8003d048 <excpt+0x38>
    real_priv = curr_priv;
    800010fc:	c098                	sw	a4,0(s1)
    return_from_exception(temp_priv, curr_priv, cause, epc);
    800010fe:	470d                	li	a4,3
    80001100:	06e50463          	beq	a0,a4,80001168 <vshandler+0x128>
    80001104:	4711                	li	a4,4
    80001106:	0ae50e63          	beq	a0,a4,800011c2 <vshandler+0x182>
    8000110a:	4709                	li	a4,2
    8000110c:	06e50963          	beq	a0,a4,8000117e <vshandler+0x13e>
}
    80001110:	70e2                	ld	ra,56(sp)
    80001112:	7442                	ld	s0,48(sp)
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80001114:	1502                	sll	a0,a0,0x20
}
    80001116:	74a2                	ld	s1,40(sp)
    80001118:	7902                	ld	s2,32(sp)
    8000111a:	69e2                	ld	s3,24(sp)
    8000111c:	6a42                	ld	s4,16(sp)
    8000111e:	6aa2                	ld	s5,8(sp)
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80001120:	9101                	srl	a0,a0,0x20
}
    80001122:	6121                	add	sp,sp,64
    80001124:	8082                	ret
    excpt.priv = PRIV_VS;
    80001126:	cbd8                	sw	a4,20(a5)
    excpt.testing = false;
    80001128:	10000713          	li	a4,256
    8000112c:	00e79823          	sh	a4,16(a5)
    excpt.cause = cause;
    80001130:	ef80                	sd	s0,24(a5)
    excpt.epc = epc;
    80001132:	0337b023          	sd	s3,32(a5)
    excpt.tval = tval;
    80001136:	0357b423          	sd	s5,40(a5)
    if(is_inst_fault(cause)){
    8000113a:	4751                	li	a4,20
    8000113c:	fa8766e3          	bltu	a4,s0,800010e8 <vshandler+0xa8>
    80001140:	00101737          	lui	a4,0x101
    80001144:	070d                	add	a4,a4,3 # 101003 <STACK_SIZE+0x1003>
    80001146:	00875733          	srl	a4,a4,s0
    8000114a:	8b05                	and	a4,a4,1
    8000114c:	df51                	beqz	a4,800010e8 <vshandler+0xa8>
        if(excpt.fault_inst != 0) epc = excpt.fault_inst;
    8000114e:	0487b903          	ld	s2,72(a5)
    80001152:	f8091be3          	bnez	s2,800010e8 <vshandler+0xa8>
        else ERROR("instruction fault without return address");
    80001156:	0001c517          	auipc	a0,0x1c
    8000115a:	0c250513          	add	a0,a0,194 # 8001d218 <__func__.1+0x588>
    8000115e:	26c1a0ef          	jal	8001b3ca <printf>
    80001162:	15100613          	li	a2,337
    80001166:	bf25                	j	8000109e <vshandler+0x5e>
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80001168:	60002773          	csrr	a4,hstatus
    8000116c:	4394                	lw	a3,0(a5)
    8000116e:	f7f77713          	and	a4,a4,-129
    80001172:	9af5                	and	a3,a3,-3
    80001174:	e299                	bnez	a3,8000117a <vshandler+0x13a>
    80001176:	08076713          	or	a4,a4,128
    8000117a:	60071073          	csrw	hstatus,a4
    8000117e:	10002773          	csrr	a4,sstatus
    80001182:	4394                	lw	a3,0(a5)
    80001184:	4605                	li	a2,1
    80001186:	edf77793          	and	a5,a4,-289
    8000118a:	ffe6871b          	addw	a4,a3,-2
    8000118e:	02e67363          	bgeu	a2,a4,800011b4 <vshandler+0x174>
    80001192:	10079073          	csrw	sstatus,a5
    80001196:	f6044de3          	bltz	s0,80001110 <vshandler+0xd0>
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    8000119a:	00095783          	lhu	a5,0(s2)
    8000119e:	468d                	li	a3,3
    else return epc + 2;
    800011a0:	00290713          	add	a4,s2,2
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    800011a4:	8b8d                	and	a5,a5,3
    800011a6:	00d79463          	bne	a5,a3,800011ae <vshandler+0x16e>
    800011aa:	00490713          	add	a4,s2,4
    return_from_exception(temp_priv, curr_priv, cause, epc);
    800011ae:	14171073          	csrw	sepc,a4
    800011b2:	bfb9                	j	80001110 <vshandler+0xd0>
    800011b4:	1007e793          	or	a5,a5,256
    800011b8:	10079073          	csrw	sstatus,a5
    800011bc:	fc045fe3          	bgez	s0,8000119a <vshandler+0x15a>
    800011c0:	bf81                	j	80001110 <vshandler+0xd0>
    800011c2:	30002773          	csrr	a4,mstatus
    800011c6:	4394                	lw	a3,0(a5)
    800011c8:	00022797          	auipc	a5,0x22
    800011cc:	3d87b783          	ld	a5,984(a5) # 800235a0 <__func__.1+0x6910>
    800011d0:	8ff9                	and	a5,a5,a4
    800011d2:	06a68463          	beq	a3,a0,8000123a <vshandler+0x1fa>
    800011d6:	ffe6871b          	addw	a4,a3,-2
    800011da:	4605                	li	a2,1
    800011dc:	06e66463          	bltu	a2,a4,80001244 <vshandler+0x204>
    800011e0:	6705                	lui	a4,0x1
    800011e2:	80070713          	add	a4,a4,-2048 # 800 <_test_table_size+0x7ff>
    800011e6:	4609                	li	a2,2
    800011e8:	8fd9                	or	a5,a5,a4
    800011ea:	00c69563          	bne	a3,a2,800011f4 <vshandler+0x1b4>
    800011ee:	4705                	li	a4,1
    800011f0:	171e                	sll	a4,a4,0x27
    800011f2:	8fd9                	or	a5,a5,a4
    800011f4:	30079073          	csrw	mstatus,a5
    800011f8:	f0044ce3          	bltz	s0,80001110 <vshandler+0xd0>
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    800011fc:	00095783          	lhu	a5,0(s2)
    80001200:	468d                	li	a3,3
    else return epc + 2;
    80001202:	00290713          	add	a4,s2,2
    if(((*(uint16_t*)epc) & 0b11) == 0b11) return epc + 4;
    80001206:	8b8d                	and	a5,a5,3
    80001208:	00d79463          	bne	a5,a3,80001210 <vshandler+0x1d0>
    8000120c:	00490713          	add	a4,s2,4
    return_from_exception(temp_priv, curr_priv, cause, epc);
    80001210:	34171073          	csrw	mepc,a4
    80001214:	bdf5                	j	80001110 <vshandler+0xd0>
        goto_priv(ecall_args[1]); 
    80001216:	008a2503          	lw	a0,8(s4)
    8000121a:	8c5ff0ef          	jal	80000ade <goto_priv>
    excpt.priv = PRIV_VS;
    8000121e:	4789                	li	a5,2
    80001220:	00fa2a23          	sw	a5,20(s4)
    excpt.testing = false;
    80001224:	10000793          	li	a5,256
    excpt.cause = cause;
    80001228:	008a3c23          	sd	s0,24(s4)
    excpt.epc = epc;
    8000122c:	033a3023          	sd	s3,32(s4)
    excpt.tval = tval;
    80001230:	035a3423          	sd	s5,40(s4)
    excpt.testing = false;
    80001234:	00fa1823          	sh	a5,16(s4)
    if(is_inst_fault(cause)){
    80001238:	bd45                	j	800010e8 <vshandler+0xa8>
    return_from_exception(temp_priv, curr_priv, cause, epc);
    8000123a:	6709                	lui	a4,0x2
    8000123c:	80070713          	add	a4,a4,-2048 # 1800 <_test_table_size+0x17ff>
    80001240:	8fd9                	or	a5,a5,a4
    80001242:	bf4d                	j	800011f4 <vshandler+0x1b4>
    80001244:	d6cd                	beqz	a3,800011ee <vshandler+0x1ae>
    80001246:	b77d                	j	800011f4 <vshandler+0x1b4>

0000000080001248 <expand_compressed_instruction>:

uint32_t expand_compressed_instruction(uint16_t ins) {
    80001248:	1141                	add	sp,sp,-16
    8000124a:	e406                	sd	ra,8(sp)

    if(!INS_COMPRESSED(ins)) {
    8000124c:	00357713          	and	a4,a0,3
    80001250:	478d                	li	a5,3
    80001252:	04f70763          	beq	a4,a5,800012a0 <expand_compressed_instruction+0x58>
        ERROR("trying to expand non-compressed instruction");
    }

    if(INS_MATCH_C_LW(ins) || INS_MATCH_C_LD(ins) || INS_MATCH_C_SW(ins) || INS_MATCH_C_SD(ins)){
    80001256:	77f9                	lui	a5,0xffffe
    80001258:	078d                	add	a5,a5,3 # ffffffffffffe003 <__stack_top+0xffffffff7fcff003>
    8000125a:	8fe9                	and	a5,a5,a0
    8000125c:	6711                	lui	a4,0x4
    8000125e:	85aa                	mv	a1,a0
    80001260:	08e78863          	beq	a5,a4,800012f0 <expand_compressed_instruction+0xa8>
    80001264:	6719                	lui	a4,0x6
    80001266:	04e78663          	beq	a5,a4,800012b2 <expand_compressed_instruction+0x6a>
    8000126a:	6731                	lui	a4,0xc
    8000126c:	0ae78863          	beq	a5,a4,8000131c <expand_compressed_instruction+0xd4>
    80001270:	6739                	lui	a4,0xe
    80001272:	0ae78063          	beq	a5,a4,80001312 <expand_compressed_instruction+0xca>
            ((ins & INS_C_IMM0_MASK)  >> INS_C_IMM0_OFF) & 0x1 << 6 |
            ((ins & INS_C_IMM0_MASK)  >> INS_C_IMM0_OFF) >> 1 & 0x1 << 2;
        return opcode_funct3 | rd_rs2 << (is_load ? 7 : 20) | 
            rs1 << 15 | (imm & 0x1f) << 7 | (imm >> 5) << 25;
    } else {
        ERROR("expansion not implemented for target compressed instruction: 0x%x", ins);
    80001276:	0001c517          	auipc	a0,0x1c
    8000127a:	05250513          	add	a0,a0,82 # 8001d2c8 <__func__.1+0x638>
    8000127e:	14c1a0ef          	jal	8001b3ca <printf>
    80001282:	17000613          	li	a2,368
    80001286:	0001a597          	auipc	a1,0x1a
    8000128a:	63258593          	add	a1,a1,1586 # 8001b8b8 <__func__.0>
    8000128e:	0001c517          	auipc	a0,0x1c
    80001292:	e7250513          	add	a0,a0,-398 # 8001d100 <__func__.1+0x470>
    80001296:	1341a0ef          	jal	8001b3ca <printf>
    8000129a:	4501                	li	a0,0
    8000129c:	5cd190ef          	jal	8001b068 <exit>
        ERROR("trying to expand non-compressed instruction");
    800012a0:	0001c517          	auipc	a0,0x1c
    800012a4:	fe850513          	add	a0,a0,-24 # 8001d288 <__func__.1+0x5f8>
    800012a8:	1221a0ef          	jal	8001b3ca <printf>
    800012ac:	15d00613          	li	a2,349
    800012b0:	bfd9                	j	80001286 <expand_compressed_instruction+0x3e>
            (is_load ? MATCH_LD : MATCH_SD):
    800012b2:	650d                	lui	a0,0x3
        bool is_load = INS_MATCH_C_LW(ins) || INS_MATCH_C_LD(ins); 
    800012b4:	4805                	li	a6,1
            (is_load ? MATCH_LD : MATCH_SD):
    800012b6:	050d                	add	a0,a0,3 # 3003 <_test_table_size+0x3002>
        uint32_t rd_rs2 =  ((ins & INS_C_RDRS2_MASK) >> INS_C_RDRS2_OFF) + 8;
    800012b8:	0025d713          	srl	a4,a1,0x2
        uint32_t rs1 = ((ins & INS_C_RS1_MASK) >> INS_C_RS1_OFF) + 8;
    800012bc:	0075d793          	srl	a5,a1,0x7
        uint32_t rd_rs2 =  ((ins & INS_C_RDRS2_MASK) >> INS_C_RDRS2_OFF) + 8;
    800012c0:	8b1d                	and	a4,a4,7
        uint32_t rs1 = ((ins & INS_C_RS1_MASK) >> INS_C_RS1_OFF) + 8;
    800012c2:	8b9d                	and	a5,a5,7
        uint32_t rd_rs2 =  ((ins & INS_C_RDRS2_MASK) >> INS_C_RDRS2_OFF) + 8;
    800012c4:	0721                	add	a4,a4,8 # e008 <_test_table_size+0xe007>
        uint32_t rs1 = ((ins & INS_C_RS1_MASK) >> INS_C_RS1_OFF) + 8;
    800012c6:	07a1                	add	a5,a5,8
            rs1 << 15 | (imm & 0x1f) << 7 | (imm >> 5) << 25;
    800012c8:	01559613          	sll	a2,a1,0x15
    800012cc:	0c0006b7          	lui	a3,0xc000
    800012d0:	8e75                	and	a2,a2,a3
        return opcode_funct3 | rd_rs2 << (is_load ? 7 : 20) | 
    800012d2:	46d1                	li	a3,20
    800012d4:	00080363          	beqz	a6,800012da <expand_compressed_instruction+0x92>
    800012d8:	469d                	li	a3,7
    }

}
    800012da:	60a2                	ld	ra,8(sp)
            rs1 << 15 | (imm & 0x1f) << 7 | (imm >> 5) << 25;
    800012dc:	00f7979b          	sllw	a5,a5,0xf
    800012e0:	8d51                	or	a0,a0,a2
    800012e2:	8d5d                	or	a0,a0,a5
        return opcode_funct3 | rd_rs2 << (is_load ? 7 : 20) | 
    800012e4:	00d7173b          	sllw	a4,a4,a3
            rs1 << 15 | (imm & 0x1f) << 7 | (imm >> 5) << 25;
    800012e8:	8d59                	or	a0,a0,a4
    800012ea:	2501                	sext.w	a0,a0
}
    800012ec:	0141                	add	sp,sp,16
    800012ee:	8082                	ret
            (is_load ? MATCH_LD : MATCH_SD):
    800012f0:	6509                	lui	a0,0x2
        bool is_load = INS_MATCH_C_LW(ins) || INS_MATCH_C_LD(ins); 
    800012f2:	4805                	li	a6,1
            (is_load ? MATCH_LD : MATCH_SD):
    800012f4:	050d                	add	a0,a0,3 # 2003 <_test_table_size+0x2002>
        uint32_t rs1 = ((ins & INS_C_RS1_MASK) >> INS_C_RS1_OFF) + 8;
    800012f6:	0075d793          	srl	a5,a1,0x7
        uint32_t imm = ((ins & INS_C_IMM1_MASK)  >> INS_C_IMM1_OFF) << 3 |
    800012fa:	86be                	mv	a3,a5
        uint32_t rd_rs2 =  ((ins & INS_C_RDRS2_MASK) >> INS_C_RDRS2_OFF) + 8;
    800012fc:	0025d713          	srl	a4,a1,0x2
    80001300:	8b1d                	and	a4,a4,7
        uint32_t rs1 = ((ins & INS_C_RS1_MASK) >> INS_C_RS1_OFF) + 8;
    80001302:	8b9d                	and	a5,a5,7
        uint32_t imm = ((ins & INS_C_IMM1_MASK)  >> INS_C_IMM1_OFF) << 3 |
    80001304:	0386f693          	and	a3,a3,56
        uint32_t rd_rs2 =  ((ins & INS_C_RDRS2_MASK) >> INS_C_RDRS2_OFF) + 8;
    80001308:	0721                	add	a4,a4,8
        uint32_t rs1 = ((ins & INS_C_RS1_MASK) >> INS_C_RS1_OFF) + 8;
    8000130a:	07a1                	add	a5,a5,8
        uint32_t imm = ((ins & INS_C_IMM1_MASK)  >> INS_C_IMM1_OFF) << 3 |
    8000130c:	4601                	li	a2,0
    8000130e:	d2f1                	beqz	a3,800012d2 <expand_compressed_instruction+0x8a>
    80001310:	bf65                	j	800012c8 <expand_compressed_instruction+0x80>
            (is_load ? MATCH_LD : MATCH_SD):
    80001312:	650d                	lui	a0,0x3
    80001314:	4801                	li	a6,0
    80001316:	02350513          	add	a0,a0,35 # 3023 <_test_table_size+0x3022>
    8000131a:	bf79                	j	800012b8 <expand_compressed_instruction+0x70>
    8000131c:	6509                	lui	a0,0x2
    8000131e:	4801                	li	a6,0
    80001320:	02350513          	add	a0,a0,35 # 2023 <_test_table_size+0x2022>
    80001324:	bfc9                	j	800012f6 <expand_compressed_instruction+0xae>

0000000080001326 <reset_state>:

extern void hshandler_entry();
extern void mhandler_entry();
extern void vshandler_entry();
    
void reset_state(){
    80001326:	1141                	add	sp,sp,-16

    goto_priv(PRIV_M);
    80001328:	4511                	li	a0,4
void reset_state(){
    8000132a:	e406                	sd	ra,8(sp)
    goto_priv(PRIV_M);
    8000132c:	fb2ff0ef          	jal	80000ade <goto_priv>
    CSRW(mstatus, 0ULL);
    80001330:	30005073          	csrw	mstatus,0
    //CSRW(mtvec, 0ULL);
    CSRW(medeleg, 0ULL);
    80001334:	30205073          	csrw	medeleg,0
    CSRW(mideleg, 0ULL);
    80001338:	30305073          	csrw	mideleg,0
    CSRW(mip, 0ULL);
    8000133c:	34405073          	csrw	mip,0
    CSRW(mie, 0ULL);
    80001340:	30405073          	csrw	mie,0
    //CSRW(mtime, 0ULL); 
    //CSRW(mtimecmp, 0ULL); 
    CSRW(mscratch, 0ULL);
    80001344:	34005073          	csrw	mscratch,0
    CSRW(mepc, 0ULL);
    80001348:	34105073          	csrw	mepc,0
    CSRW(mtval, 0ULL);
    8000134c:	34305073          	csrw	mtval,0
    CSRW(CSR_MTINST, 0ULL);
    80001350:	34a05073          	csrw	0x34a,0
    CSRW(CSR_MTVAL2, 0ULL);
    80001354:	34b05073          	csrw	0x34b,0
    //what about pmp register?
    CSRW(sstatus, 0ULL);
    80001358:	10005073          	csrw	sstatus,0
    //CSRW(stvec, 0ULL);
    CSRW(sip, 0ULL);
    8000135c:	14405073          	csrw	sip,0
    CSRW(sie, 0ULL);
    80001360:	10405073          	csrw	sie,0
    CSRW(sscratch, 0ULL);
    80001364:	14005073          	csrw	sscratch,0
    CSRW(sepc, 0ULL);
    80001368:	14105073          	csrw	sepc,0
    CSRW(scause, 0ULL);
    8000136c:	14205073          	csrw	scause,0
    CSRW(stval, 0ULL);
    80001370:	14305073          	csrw	stval,0
    CSRW(satp, 0ULL);
    80001374:	18005073          	csrw	satp,0
    CSRW(CSR_HSTATUS, 0ULL);
    80001378:	60005073          	csrw	hstatus,0
    CSRW(CSR_HIDELEG, 0ULL);
    8000137c:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG, 0ULL);
    80001380:	60205073          	csrw	hedeleg,0
    CSRW(CSR_HVIP, 0ULL);
    80001384:	64505073          	csrw	hvip,0
    CSRW(CSR_HIP, 0ULL);
    80001388:	64405073          	csrw	hip,0
    CSRW(CSR_HIE, 0ULL);  
    8000138c:	60405073          	csrw	hie,0
    CSRW(CSR_HTVAL, 0ULL);
    80001390:	64305073          	csrw	htval,0
    CSRW(CSR_HTINST, 0ULL);
    80001394:	64a05073          	csrw	htinst,0
    CSRW(CSR_HGATP, 0ULL);
    80001398:	68005073          	csrw	hgatp,0
    CSRW(CSR_VSSTATUS, 0ULL);
    8000139c:	20005073          	csrw	vsstatus,0
    CSRW(CSR_VSIP, 0ULL);
    800013a0:	24405073          	csrw	vsip,0
    CSRW(CSR_VSIE, 0ULL);
    800013a4:	20405073          	csrw	vsie,0
    //CSRW(CSR_VSTVEC, 0ULL);
    CSRW(CSR_VSSCRATCH, 0ULL);
    800013a8:	24005073          	csrw	vsscratch,0
    CSRW(CSR_VSEPC, 0ULL);
    800013ac:	24105073          	csrw	vsepc,0
    CSRW(CSR_VSCAUSE, 0ULL);
    800013b0:	24205073          	csrw	vscause,0
    CSRW(CSR_VSTVAL, 0ULL);
    800013b4:	24305073          	csrw	vstval,0
    CSRW(CSR_VSATP, 0ULL);  
    800013b8:	28005073          	csrw	vsatp,0

    CSRW(mtvec, mhandler_entry);
    800013bc:	0001a797          	auipc	a5,0x1a
    800013c0:	25478793          	add	a5,a5,596 # 8001b610 <mhandler_entry>
    800013c4:	30579073          	csrw	mtvec,a5
    CSRS(medeleg, (1ULL << 8) | (1ULL << 10));
    800013c8:	50000793          	li	a5,1280
    800013cc:	3027a073          	csrs	medeleg,a5
    // full access to physical memory to other modes
    CSRW(pmpcfg0, 0xf);
    800013d0:	3a07d073          	csrw	pmpcfg0,15
    CSRW(pmpaddr0, (uint64_t) -1);
    800013d4:	57fd                	li	a5,-1
    800013d6:	3b079073          	csrw	pmpaddr0,a5

    CSRW(stvec, hshandler_entry);
    800013da:	0001a797          	auipc	a5,0x1a
    800013de:	27e78793          	add	a5,a5,638 # 8001b658 <hshandler_entry>
    800013e2:	10579073          	csrw	stvec,a5
    CSRS(CSR_HEDELEG, (1ULL << 8));
    800013e6:	10000793          	li	a5,256
    800013ea:	6027a073          	csrs	hedeleg,a5

    CSRW(CSR_VSTVEC, vshandler_entry);
    800013ee:	0001a797          	auipc	a5,0x1a
    800013f2:	2b278793          	add	a5,a5,690 # 8001b6a0 <vshandler_entry>
    800013f6:	20579073          	csrw	vstvec,a5
// }



static inline void sfence(){
    asm volatile ("sfence.vma \n\t");
    800013fa:	12000073          	sfence.vma
        ".insn r 0x73, 0x0, 0x31, x0, x0, x0\n\t"
        ::: "memory");
}

static inline void hfence_vvma() {
    asm volatile(
    800013fe:	22000073          	.4byte	0x22000073
    asm volatile(
    80001402:	62000073          	.4byte	0x62000073

    sfence();
    hfence();
}
    80001406:	60a2                	ld	ra,8(sp)
    80001408:	0141                	add	sp,sp,16
    8000140a:	8082                	ret

000000008000140c <check_xip_regs_1>:
#include <rvh_test.h>

bool check_xip_regs_1(){
    8000140c:	7179                	add	sp,sp,-48

    TEST_START();
    8000140e:	0001a597          	auipc	a1,0x1a
    80001412:	4ca58593          	add	a1,a1,1226 # 8001b8d8 <__func__.3>
    80001416:	0001c517          	auipc	a0,0x1c
    8000141a:	b6250513          	add	a0,a0,-1182 # 8001cf78 <__func__.1+0x2e8>
bool check_xip_regs_1(){
    8000141e:	f406                	sd	ra,40(sp)
    80001420:	f022                	sd	s0,32(sp)
    80001422:	ec26                	sd	s1,24(sp)
    80001424:	e84a                	sd	s2,16(sp)
    80001426:	e44e                	sd	s3,8(sp)
    TEST_START();
    80001428:	7a3190ef          	jal	8001b3ca <printf>
    8000142c:	4529                	li	a0,10
    8000142e:	66f180ef          	jal	8001a29c <putchar>

    CSRW(mideleg, 0);
    80001432:	30305073          	csrw	mideleg,0

    int64_t mtime_mask = ~((int64_t)0x80);

    CSRW(mideleg, (uint64_t)-1);
    80001436:	57fd                	li	a5,-1
    80001438:	30379073          	csrw	mideleg,a5
    VERBOSE("setting mideleg and hideleg\n");
    CSRW(CSR_HIDELEG, (uint64_t)-1);
    8000143c:	60379073          	csrw	hideleg,a5
    check_csr_wrrd("vsip", CSR_VSIP, (uint64_t) -1, 0x2);
    80001440:	244024f3          	csrr	s1,vsip
    80001444:	24479073          	csrw	vsip,a5
    80001448:	24402473          	csrr	s0,vsip
    8000144c:	0001c617          	auipc	a2,0x1c
    80001450:	ed460613          	add	a2,a2,-300 # 8001d320 <__func__.1+0x690>
    80001454:	08200593          	li	a1,130
    80001458:	0001c517          	auipc	a0,0x1c
    8000145c:	b3850513          	add	a0,a0,-1224 # 8001cf90 <__func__.1+0x300>
    80001460:	76b190ef          	jal	8001b3ca <printf>
    80001464:	4789                	li	a5,2
    80001466:	10f40e63          	beq	s0,a5,80001582 <check_xip_regs_1+0x176>
    8000146a:	0001c597          	auipc	a1,0x1c
    8000146e:	afe58593          	add	a1,a1,-1282 # 8001cf68 <__func__.1+0x2d8>
    80001472:	0001c517          	auipc	a0,0x1c
    80001476:	b3650513          	add	a0,a0,-1226 # 8001cfa8 <__func__.1+0x318>
    8000147a:	751190ef          	jal	8001b3ca <printf>
    8000147e:	0001c517          	auipc	a0,0x1c
    80001482:	b3250513          	add	a0,a0,-1230 # 8001cfb0 <__func__.1+0x320>
    80001486:	745190ef          	jal	8001b3ca <printf>
    8000148a:	4689                	li	a3,2
    8000148c:	8622                	mv	a2,s0
    8000148e:	55fd                	li	a1,-1
    80001490:	0001c517          	auipc	a0,0x1c
    80001494:	b2850513          	add	a0,a0,-1240 # 8001cfb8 <__func__.1+0x328>
    80001498:	733190ef          	jal	8001b3ca <printf>
    8000149c:	02900513          	li	a0,41
    800014a0:	5fd180ef          	jal	8001a29c <putchar>
    800014a4:	4529                	li	a0,10
    800014a6:	5f7180ef          	jal	8001a29c <putchar>
    800014aa:	4981                	li	s3,0
    800014ac:	24449073          	csrw	vsip,s1
    check_csr_wrrd("vsie", CSR_VSIE, (uint64_t) -1, 0x2222);        //Shlcofideleg 2222222
    800014b0:	20402973          	csrr	s2,vsie
    800014b4:	57fd                	li	a5,-1
    800014b6:	20479073          	csrw	vsie,a5
    800014ba:	204024f3          	csrr	s1,vsie
    800014be:	6409                	lui	s0,0x2
    800014c0:	0001c617          	auipc	a2,0x1c
    800014c4:	e6860613          	add	a2,a2,-408 # 8001d328 <__func__.1+0x698>
    800014c8:	08200593          	li	a1,130
    800014cc:	0001c517          	auipc	a0,0x1c
    800014d0:	ac450513          	add	a0,a0,-1340 # 8001cf90 <__func__.1+0x300>
    800014d4:	22240413          	add	s0,s0,546 # 2222 <_test_table_size+0x2221>
    800014d8:	6f3190ef          	jal	8001b3ca <printf>
    800014dc:	06848c63          	beq	s1,s0,80001554 <check_xip_regs_1+0x148>
    800014e0:	0001c597          	auipc	a1,0x1c
    800014e4:	a8858593          	add	a1,a1,-1400 # 8001cf68 <__func__.1+0x2d8>
    800014e8:	0001c517          	auipc	a0,0x1c
    800014ec:	ac050513          	add	a0,a0,-1344 # 8001cfa8 <__func__.1+0x318>
    800014f0:	6db190ef          	jal	8001b3ca <printf>
    800014f4:	0001c517          	auipc	a0,0x1c
    800014f8:	abc50513          	add	a0,a0,-1348 # 8001cfb0 <__func__.1+0x320>
    800014fc:	6cf190ef          	jal	8001b3ca <printf>
    80001500:	86a2                	mv	a3,s0
    80001502:	8626                	mv	a2,s1
    80001504:	55fd                	li	a1,-1
    80001506:	0001c517          	auipc	a0,0x1c
    8000150a:	ab250513          	add	a0,a0,-1358 # 8001cfb8 <__func__.1+0x328>
    8000150e:	6bd190ef          	jal	8001b3ca <printf>
    80001512:	02900513          	li	a0,41
    80001516:	587180ef          	jal	8001a29c <putchar>
    8000151a:	4529                	li	a0,10
    8000151c:	581180ef          	jal	8001a29c <putchar>
    80001520:	20491073          	csrw	vsie,s2
    80001524:	4401                	li	s0,0
    
    TEST_END();
    80001526:	0001c597          	auipc	a1,0x1c
    8000152a:	a4258593          	add	a1,a1,-1470 # 8001cf68 <__func__.1+0x2d8>
    8000152e:	0001c517          	auipc	a0,0x1c
    80001532:	ae250513          	add	a0,a0,-1310 # 8001d010 <__func__.1+0x380>
    80001536:	695190ef          	jal	8001b3ca <printf>
    8000153a:	4511                	li	a0,4
    8000153c:	da2ff0ef          	jal	80000ade <goto_priv>
    80001540:	de7ff0ef          	jal	80001326 <reset_state>
}
    80001544:	70a2                	ld	ra,40(sp)
    80001546:	8522                	mv	a0,s0
    80001548:	7402                	ld	s0,32(sp)
    8000154a:	64e2                	ld	s1,24(sp)
    8000154c:	6942                	ld	s2,16(sp)
    8000154e:	69a2                	ld	s3,8(sp)
    80001550:	6145                	add	sp,sp,48
    80001552:	8082                	ret
    check_csr_wrrd("vsie", CSR_VSIE, (uint64_t) -1, 0x2222);        //Shlcofideleg 2222222
    80001554:	0001c597          	auipc	a1,0x1c
    80001558:	a0458593          	add	a1,a1,-1532 # 8001cf58 <__func__.1+0x2c8>
    8000155c:	0001c517          	auipc	a0,0x1c
    80001560:	a4c50513          	add	a0,a0,-1460 # 8001cfa8 <__func__.1+0x318>
    80001564:	667190ef          	jal	8001b3ca <printf>
    80001568:	4529                	li	a0,10
    8000156a:	533180ef          	jal	8001a29c <putchar>
    8000156e:	fa0989e3          	beqz	s3,80001520 <check_xip_regs_1+0x114>
    80001572:	20491073          	csrw	vsie,s2
    80001576:	4405                	li	s0,1
    TEST_END();
    80001578:	0001c597          	auipc	a1,0x1c
    8000157c:	9e058593          	add	a1,a1,-1568 # 8001cf58 <__func__.1+0x2c8>
    80001580:	b77d                	j	8000152e <check_xip_regs_1+0x122>
    check_csr_wrrd("vsip", CSR_VSIP, (uint64_t) -1, 0x2);
    80001582:	0001c597          	auipc	a1,0x1c
    80001586:	9d658593          	add	a1,a1,-1578 # 8001cf58 <__func__.1+0x2c8>
    8000158a:	0001c517          	auipc	a0,0x1c
    8000158e:	a1e50513          	add	a0,a0,-1506 # 8001cfa8 <__func__.1+0x318>
    80001592:	639190ef          	jal	8001b3ca <printf>
    80001596:	4529                	li	a0,10
    80001598:	505180ef          	jal	8001a29c <putchar>
    8000159c:	4985                	li	s3,1
    8000159e:	b739                	j	800014ac <check_xip_regs_1+0xa0>

00000000800015a0 <check_xip_regs_2>:

bool check_xip_regs_2(){
    800015a0:	1101                	add	sp,sp,-32

    TEST_START();
    800015a2:	0001a597          	auipc	a1,0x1a
    800015a6:	34e58593          	add	a1,a1,846 # 8001b8f0 <__func__.2>
    800015aa:	0001c517          	auipc	a0,0x1c
    800015ae:	9ce50513          	add	a0,a0,-1586 # 8001cf78 <__func__.1+0x2e8>
bool check_xip_regs_2(){
    800015b2:	ec06                	sd	ra,24(sp)
    800015b4:	e822                	sd	s0,16(sp)
    800015b6:	e426                	sd	s1,8(sp)
    TEST_START();
    800015b8:	613190ef          	jal	8001b3ca <printf>
    800015bc:	4529                	li	a0,10
    800015be:	4df180ef          	jal	8001a29c <putchar>

    CSRW(CSR_MENVCFG,0);                    //menvcfg.mtce=0,mipstip1
    800015c2:	30a05073          	csrw	0x30a,0


    CSRW(mideleg, (uint64_t)-1);
    800015c6:	57fd                	li	a5,-1
    800015c8:	30379073          	csrw	mideleg,a5
    VERBOSE("setting mideleg and hideleg\n");
    
    CSRW(CSR_HIDELEG, (uint64_t)-1);
    800015cc:	60379073          	csrw	hideleg,a5

    VERBOSE("setting all in mip\n");
    CSRW(mip, (uint64_t)-1);
    800015d0:	34479073          	csrw	mip,a5
    check_csr_rd("hip", CSR_HIP, 0x4);
    800015d4:	64402473          	csrr	s0,hip
    800015d8:	0001c617          	auipc	a2,0x1c
    800015dc:	d5860613          	add	a2,a2,-680 # 8001d330 <__func__.1+0x6a0>
    800015e0:	08200593          	li	a1,130
    800015e4:	0001c517          	auipc	a0,0x1c
    800015e8:	9ac50513          	add	a0,a0,-1620 # 8001cf90 <__func__.1+0x300>
    800015ec:	5df190ef          	jal	8001b3ca <printf>
    800015f0:	4791                	li	a5,4
    800015f2:	46f40463          	beq	s0,a5,80001a5a <check_xip_regs_2+0x4ba>
    800015f6:	0001c597          	auipc	a1,0x1c
    800015fa:	97258593          	add	a1,a1,-1678 # 8001cf68 <__func__.1+0x2d8>
    800015fe:	0001c517          	auipc	a0,0x1c
    80001602:	9aa50513          	add	a0,a0,-1622 # 8001cfa8 <__func__.1+0x318>
    80001606:	5c5190ef          	jal	8001b3ca <printf>
    8000160a:	0001c517          	auipc	a0,0x1c
    8000160e:	9a650513          	add	a0,a0,-1626 # 8001cfb0 <__func__.1+0x320>
    80001612:	5b9190ef          	jal	8001b3ca <printf>
    80001616:	8622                	mv	a2,s0
    80001618:	4691                	li	a3,4
    8000161a:	02d00593          	li	a1,45
    8000161e:	0001c517          	auipc	a0,0x1c
    80001622:	d1a50513          	add	a0,a0,-742 # 8001d338 <__func__.1+0x6a8>
    80001626:	5a5190ef          	jal	8001b3ca <printf>
    8000162a:	02900513          	li	a0,41
    8000162e:	46f180ef          	jal	8001a29c <putchar>
    80001632:	4529                	li	a0,10
    80001634:	469180ef          	jal	8001a29c <putchar>
    80001638:	4401                	li	s0,0
    check_csr_rd("sip", sip, 0x222);    
    8000163a:	144024f3          	csrr	s1,sip
    8000163e:	0001c617          	auipc	a2,0x1c
    80001642:	d1260613          	add	a2,a2,-750 # 8001d350 <__func__.1+0x6c0>
    80001646:	08200593          	li	a1,130
    8000164a:	0001c517          	auipc	a0,0x1c
    8000164e:	94650513          	add	a0,a0,-1722 # 8001cf90 <__func__.1+0x300>
    80001652:	579190ef          	jal	8001b3ca <printf>
    80001656:	22200793          	li	a5,546
    8000165a:	3af48663          	beq	s1,a5,80001a06 <check_xip_regs_2+0x466>
    8000165e:	0001c597          	auipc	a1,0x1c
    80001662:	90a58593          	add	a1,a1,-1782 # 8001cf68 <__func__.1+0x2d8>
    80001666:	0001c517          	auipc	a0,0x1c
    8000166a:	94250513          	add	a0,a0,-1726 # 8001cfa8 <__func__.1+0x318>
    8000166e:	55d190ef          	jal	8001b3ca <printf>
    80001672:	0001c517          	auipc	a0,0x1c
    80001676:	93e50513          	add	a0,a0,-1730 # 8001cfb0 <__func__.1+0x320>
    8000167a:	551190ef          	jal	8001b3ca <printf>
    8000167e:	22200693          	li	a3,546
    80001682:	8626                	mv	a2,s1
    80001684:	02d00593          	li	a1,45
    80001688:	0001c517          	auipc	a0,0x1c
    8000168c:	cb050513          	add	a0,a0,-848 # 8001d338 <__func__.1+0x6a8>
    80001690:	53b190ef          	jal	8001b3ca <printf>
    80001694:	02900513          	li	a0,41
    80001698:	405180ef          	jal	8001a29c <putchar>
    8000169c:	4529                	li	a0,10
    8000169e:	3ff180ef          	jal	8001a29c <putchar>
    800016a2:	4401                	li	s0,0

    // check_csr_rd_mask("mip", mip, 0x226, mtime_mask); // only test when nemu don't use difftest because spike, as ref, shut up time interrupt
    check_csr_rd("vsip", CSR_VSIP, 0x2);
    800016a4:	244024f3          	csrr	s1,vsip
    800016a8:	0001c617          	auipc	a2,0x1c
    800016ac:	c7860613          	add	a2,a2,-904 # 8001d320 <__func__.1+0x690>
    800016b0:	08200593          	li	a1,130
    800016b4:	0001c517          	auipc	a0,0x1c
    800016b8:	8dc50513          	add	a0,a0,-1828 # 8001cf90 <__func__.1+0x300>
    800016bc:	50f190ef          	jal	8001b3ca <printf>
    800016c0:	4789                	li	a5,2
    800016c2:	36f48e63          	beq	s1,a5,80001a3e <check_xip_regs_2+0x49e>
    800016c6:	0001c597          	auipc	a1,0x1c
    800016ca:	8a258593          	add	a1,a1,-1886 # 8001cf68 <__func__.1+0x2d8>
    800016ce:	0001c517          	auipc	a0,0x1c
    800016d2:	8da50513          	add	a0,a0,-1830 # 8001cfa8 <__func__.1+0x318>
    800016d6:	4f5190ef          	jal	8001b3ca <printf>
    800016da:	0001c517          	auipc	a0,0x1c
    800016de:	8d650513          	add	a0,a0,-1834 # 8001cfb0 <__func__.1+0x320>
    800016e2:	4e9190ef          	jal	8001b3ca <printf>
    800016e6:	4689                	li	a3,2
    800016e8:	8626                	mv	a2,s1
    800016ea:	02d00593          	li	a1,45
    800016ee:	0001c517          	auipc	a0,0x1c
    800016f2:	c4a50513          	add	a0,a0,-950 # 8001d338 <__func__.1+0x6a8>
    800016f6:	4d5190ef          	jal	8001b3ca <printf>
    800016fa:	02900513          	li	a0,41
    800016fe:	39f180ef          	jal	8001a29c <putchar>
    80001702:	4529                	li	a0,10
    80001704:	399180ef          	jal	8001a29c <putchar>
    80001708:	4401                	li	s0,0
    goto_priv(PRIV_VS);
    8000170a:	4509                	li	a0,2
    8000170c:	bd2ff0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x2);
    80001710:	144024f3          	csrr	s1,sip
    80001714:	0001c617          	auipc	a2,0x1c
    80001718:	c4460613          	add	a2,a2,-956 # 8001d358 <__func__.1+0x6c8>
    8000171c:	08200593          	li	a1,130
    80001720:	0001c517          	auipc	a0,0x1c
    80001724:	87050513          	add	a0,a0,-1936 # 8001cf90 <__func__.1+0x300>
    80001728:	4a3190ef          	jal	8001b3ca <printf>
    8000172c:	4789                	li	a5,2
    8000172e:	2ef48a63          	beq	s1,a5,80001a22 <check_xip_regs_2+0x482>
    80001732:	0001c597          	auipc	a1,0x1c
    80001736:	83658593          	add	a1,a1,-1994 # 8001cf68 <__func__.1+0x2d8>
    8000173a:	0001c517          	auipc	a0,0x1c
    8000173e:	86e50513          	add	a0,a0,-1938 # 8001cfa8 <__func__.1+0x318>
    80001742:	489190ef          	jal	8001b3ca <printf>
    80001746:	0001c517          	auipc	a0,0x1c
    8000174a:	86a50513          	add	a0,a0,-1942 # 8001cfb0 <__func__.1+0x320>
    8000174e:	47d190ef          	jal	8001b3ca <printf>
    80001752:	4689                	li	a3,2
    80001754:	8626                	mv	a2,s1
    80001756:	02d00593          	li	a1,45
    8000175a:	0001c517          	auipc	a0,0x1c
    8000175e:	bde50513          	add	a0,a0,-1058 # 8001d338 <__func__.1+0x6a8>
    80001762:	469190ef          	jal	8001b3ca <printf>
    80001766:	02900513          	li	a0,41
    8000176a:	333180ef          	jal	8001a29c <putchar>
    8000176e:	4529                	li	a0,10
    80001770:	32d180ef          	jal	8001a29c <putchar>
    80001774:	4401                	li	s0,0
    goto_priv(PRIV_M);
    80001776:	4511                	li	a0,4
    80001778:	b66ff0ef          	jal	80000ade <goto_priv>

    VERBOSE("clearing all in mip\n");
    CSRW(mip, (uint64_t)0);
    8000177c:	34405073          	csrw	mip,0
    check_csr_rd("hip", CSR_HIP, 0x0);
    80001780:	644024f3          	csrr	s1,hip
    80001784:	0001c617          	auipc	a2,0x1c
    80001788:	bac60613          	add	a2,a2,-1108 # 8001d330 <__func__.1+0x6a0>
    8000178c:	08200593          	li	a1,130
    80001790:	0001c517          	auipc	a0,0x1c
    80001794:	80050513          	add	a0,a0,-2048 # 8001cf90 <__func__.1+0x300>
    80001798:	433190ef          	jal	8001b3ca <printf>
    8000179c:	1a048563          	beqz	s1,80001946 <check_xip_regs_2+0x3a6>
    800017a0:	0001b597          	auipc	a1,0x1b
    800017a4:	7c858593          	add	a1,a1,1992 # 8001cf68 <__func__.1+0x2d8>
    800017a8:	0001c517          	auipc	a0,0x1c
    800017ac:	80050513          	add	a0,a0,-2048 # 8001cfa8 <__func__.1+0x318>
    800017b0:	41b190ef          	jal	8001b3ca <printf>
    800017b4:	0001b517          	auipc	a0,0x1b
    800017b8:	7fc50513          	add	a0,a0,2044 # 8001cfb0 <__func__.1+0x320>
    800017bc:	40f190ef          	jal	8001b3ca <printf>
    800017c0:	4681                	li	a3,0
    800017c2:	8626                	mv	a2,s1
    800017c4:	02d00593          	li	a1,45
    800017c8:	0001c517          	auipc	a0,0x1c
    800017cc:	b7050513          	add	a0,a0,-1168 # 8001d338 <__func__.1+0x6a8>
    800017d0:	3fb190ef          	jal	8001b3ca <printf>
    800017d4:	02900513          	li	a0,41
    800017d8:	2c5180ef          	jal	8001a29c <putchar>
    800017dc:	4529                	li	a0,10
    800017de:	2bf180ef          	jal	8001a29c <putchar>
    800017e2:	4401                	li	s0,0
    check_csr_rd("sip", sip, 0x0);
    800017e4:	144024f3          	csrr	s1,sip
    800017e8:	0001c617          	auipc	a2,0x1c
    800017ec:	b6860613          	add	a2,a2,-1176 # 8001d350 <__func__.1+0x6c0>
    800017f0:	08200593          	li	a1,130
    800017f4:	0001b517          	auipc	a0,0x1b
    800017f8:	79c50513          	add	a0,a0,1948 # 8001cf90 <__func__.1+0x300>
    800017fc:	3cf190ef          	jal	8001b3ca <printf>
    80001800:	18048063          	beqz	s1,80001980 <check_xip_regs_2+0x3e0>
    80001804:	0001b597          	auipc	a1,0x1b
    80001808:	76458593          	add	a1,a1,1892 # 8001cf68 <__func__.1+0x2d8>
    8000180c:	0001b517          	auipc	a0,0x1b
    80001810:	79c50513          	add	a0,a0,1948 # 8001cfa8 <__func__.1+0x318>
    80001814:	3b7190ef          	jal	8001b3ca <printf>
    80001818:	0001b517          	auipc	a0,0x1b
    8000181c:	79850513          	add	a0,a0,1944 # 8001cfb0 <__func__.1+0x320>
    80001820:	3ab190ef          	jal	8001b3ca <printf>
    80001824:	4681                	li	a3,0
    80001826:	8626                	mv	a2,s1
    80001828:	02d00593          	li	a1,45
    8000182c:	0001c517          	auipc	a0,0x1c
    80001830:	b0c50513          	add	a0,a0,-1268 # 8001d338 <__func__.1+0x6a8>
    80001834:	397190ef          	jal	8001b3ca <printf>
    80001838:	02900513          	li	a0,41
    8000183c:	261180ef          	jal	8001a29c <putchar>
    80001840:	4529                	li	a0,10
    80001842:	25b180ef          	jal	8001a29c <putchar>
    80001846:	4401                	li	s0,0
    // check_csr_rd_mask("mip", mip, 0x000, mtime_mask);
    check_csr_rd("vsip", CSR_VSIP, 0x0);
    80001848:	244024f3          	csrr	s1,vsip
    8000184c:	0001c617          	auipc	a2,0x1c
    80001850:	ad460613          	add	a2,a2,-1324 # 8001d320 <__func__.1+0x690>
    80001854:	08200593          	li	a1,130
    80001858:	0001b517          	auipc	a0,0x1b
    8000185c:	73850513          	add	a0,a0,1848 # 8001cf90 <__func__.1+0x300>
    80001860:	36b190ef          	jal	8001b3ca <printf>
    80001864:	14048b63          	beqz	s1,800019ba <check_xip_regs_2+0x41a>
    80001868:	0001b597          	auipc	a1,0x1b
    8000186c:	70058593          	add	a1,a1,1792 # 8001cf68 <__func__.1+0x2d8>
    80001870:	0001b517          	auipc	a0,0x1b
    80001874:	73850513          	add	a0,a0,1848 # 8001cfa8 <__func__.1+0x318>
    80001878:	353190ef          	jal	8001b3ca <printf>
    8000187c:	0001b517          	auipc	a0,0x1b
    80001880:	73450513          	add	a0,a0,1844 # 8001cfb0 <__func__.1+0x320>
    80001884:	347190ef          	jal	8001b3ca <printf>
    80001888:	4681                	li	a3,0
    8000188a:	8626                	mv	a2,s1
    8000188c:	02d00593          	li	a1,45
    80001890:	0001c517          	auipc	a0,0x1c
    80001894:	aa850513          	add	a0,a0,-1368 # 8001d338 <__func__.1+0x6a8>
    80001898:	333190ef          	jal	8001b3ca <printf>
    8000189c:	02900513          	li	a0,41
    800018a0:	1fd180ef          	jal	8001a29c <putchar>
    800018a4:	4529                	li	a0,10
    800018a6:	1f7180ef          	jal	8001a29c <putchar>
    800018aa:	4401                	li	s0,0
    goto_priv(PRIV_VS);
    800018ac:	4509                	li	a0,2
    800018ae:	a30ff0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    800018b2:	144024f3          	csrr	s1,sip
    800018b6:	0001c617          	auipc	a2,0x1c
    800018ba:	aa260613          	add	a2,a2,-1374 # 8001d358 <__func__.1+0x6c8>
    800018be:	08200593          	li	a1,130
    800018c2:	0001b517          	auipc	a0,0x1b
    800018c6:	6ce50513          	add	a0,a0,1742 # 8001cf90 <__func__.1+0x300>
    800018ca:	301190ef          	jal	8001b3ca <printf>
    800018ce:	10048463          	beqz	s1,800019d6 <check_xip_regs_2+0x436>
    800018d2:	0001b597          	auipc	a1,0x1b
    800018d6:	69658593          	add	a1,a1,1686 # 8001cf68 <__func__.1+0x2d8>
    800018da:	0001b517          	auipc	a0,0x1b
    800018de:	6ce50513          	add	a0,a0,1742 # 8001cfa8 <__func__.1+0x318>
    800018e2:	2e9190ef          	jal	8001b3ca <printf>
    800018e6:	0001b517          	auipc	a0,0x1b
    800018ea:	6ca50513          	add	a0,a0,1738 # 8001cfb0 <__func__.1+0x320>
    800018ee:	2dd190ef          	jal	8001b3ca <printf>
    800018f2:	4681                	li	a3,0
    800018f4:	8626                	mv	a2,s1
    800018f6:	02d00593          	li	a1,45
    800018fa:	0001c517          	auipc	a0,0x1c
    800018fe:	a3e50513          	add	a0,a0,-1474 # 8001d338 <__func__.1+0x6a8>
    80001902:	2c9190ef          	jal	8001b3ca <printf>
    80001906:	02900513          	li	a0,41
    8000190a:	193180ef          	jal	8001a29c <putchar>
    8000190e:	4529                	li	a0,10
    80001910:	18d180ef          	jal	8001a29c <putchar>
    goto_priv(PRIV_M);   
    80001914:	4511                	li	a0,4
    80001916:	9c8ff0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    8000191a:	4401                	li	s0,0

    TEST_END();
    8000191c:	0001b597          	auipc	a1,0x1b
    80001920:	64c58593          	add	a1,a1,1612 # 8001cf68 <__func__.1+0x2d8>
    80001924:	0001b517          	auipc	a0,0x1b
    80001928:	6ec50513          	add	a0,a0,1772 # 8001d010 <__func__.1+0x380>
    8000192c:	29f190ef          	jal	8001b3ca <printf>
    80001930:	4511                	li	a0,4
    80001932:	9acff0ef          	jal	80000ade <goto_priv>
    80001936:	9f1ff0ef          	jal	80001326 <reset_state>
}
    8000193a:	60e2                	ld	ra,24(sp)
    8000193c:	8522                	mv	a0,s0
    8000193e:	6442                	ld	s0,16(sp)
    80001940:	64a2                	ld	s1,8(sp)
    80001942:	6105                	add	sp,sp,32
    80001944:	8082                	ret
    check_csr_rd("hip", CSR_HIP, 0x0);
    80001946:	0001b597          	auipc	a1,0x1b
    8000194a:	61258593          	add	a1,a1,1554 # 8001cf58 <__func__.1+0x2c8>
    8000194e:	0001b517          	auipc	a0,0x1b
    80001952:	65a50513          	add	a0,a0,1626 # 8001cfa8 <__func__.1+0x318>
    80001956:	275190ef          	jal	8001b3ca <printf>
    8000195a:	4529                	li	a0,10
    8000195c:	141180ef          	jal	8001a29c <putchar>
    check_csr_rd("sip", sip, 0x0);
    80001960:	144024f3          	csrr	s1,sip
    80001964:	0001c617          	auipc	a2,0x1c
    80001968:	9ec60613          	add	a2,a2,-1556 # 8001d350 <__func__.1+0x6c0>
    8000196c:	08200593          	li	a1,130
    80001970:	0001b517          	auipc	a0,0x1b
    80001974:	62050513          	add	a0,a0,1568 # 8001cf90 <__func__.1+0x300>
    80001978:	253190ef          	jal	8001b3ca <printf>
    8000197c:	e80494e3          	bnez	s1,80001804 <check_xip_regs_2+0x264>
    80001980:	0001b597          	auipc	a1,0x1b
    80001984:	5d858593          	add	a1,a1,1496 # 8001cf58 <__func__.1+0x2c8>
    80001988:	0001b517          	auipc	a0,0x1b
    8000198c:	62050513          	add	a0,a0,1568 # 8001cfa8 <__func__.1+0x318>
    80001990:	23b190ef          	jal	8001b3ca <printf>
    80001994:	4529                	li	a0,10
    80001996:	107180ef          	jal	8001a29c <putchar>
    check_csr_rd("vsip", CSR_VSIP, 0x0);
    8000199a:	244024f3          	csrr	s1,vsip
    8000199e:	0001c617          	auipc	a2,0x1c
    800019a2:	98260613          	add	a2,a2,-1662 # 8001d320 <__func__.1+0x690>
    800019a6:	08200593          	li	a1,130
    800019aa:	0001b517          	auipc	a0,0x1b
    800019ae:	5e650513          	add	a0,a0,1510 # 8001cf90 <__func__.1+0x300>
    800019b2:	219190ef          	jal	8001b3ca <printf>
    800019b6:	ea0499e3          	bnez	s1,80001868 <check_xip_regs_2+0x2c8>
    800019ba:	0001b597          	auipc	a1,0x1b
    800019be:	59e58593          	add	a1,a1,1438 # 8001cf58 <__func__.1+0x2c8>
    800019c2:	0001b517          	auipc	a0,0x1b
    800019c6:	5e650513          	add	a0,a0,1510 # 8001cfa8 <__func__.1+0x318>
    800019ca:	201190ef          	jal	8001b3ca <printf>
    800019ce:	4529                	li	a0,10
    800019d0:	0cd180ef          	jal	8001a29c <putchar>
    800019d4:	bde1                	j	800018ac <check_xip_regs_2+0x30c>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    800019d6:	0001b597          	auipc	a1,0x1b
    800019da:	58258593          	add	a1,a1,1410 # 8001cf58 <__func__.1+0x2c8>
    800019de:	0001b517          	auipc	a0,0x1b
    800019e2:	5ca50513          	add	a0,a0,1482 # 8001cfa8 <__func__.1+0x318>
    800019e6:	1e5190ef          	jal	8001b3ca <printf>
    800019ea:	4529                	li	a0,10
    800019ec:	0b1180ef          	jal	8001a29c <putchar>
    800019f0:	f20402e3          	beqz	s0,80001914 <check_xip_regs_2+0x374>
    goto_priv(PRIV_M);   
    800019f4:	4511                	li	a0,4
    800019f6:	8e8ff0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    800019fa:	4405                	li	s0,1
    TEST_END();
    800019fc:	0001b597          	auipc	a1,0x1b
    80001a00:	55c58593          	add	a1,a1,1372 # 8001cf58 <__func__.1+0x2c8>
    80001a04:	b705                	j	80001924 <check_xip_regs_2+0x384>
    check_csr_rd("sip", sip, 0x222);    
    80001a06:	0001b597          	auipc	a1,0x1b
    80001a0a:	55258593          	add	a1,a1,1362 # 8001cf58 <__func__.1+0x2c8>
    80001a0e:	0001b517          	auipc	a0,0x1b
    80001a12:	59a50513          	add	a0,a0,1434 # 8001cfa8 <__func__.1+0x318>
    80001a16:	1b5190ef          	jal	8001b3ca <printf>
    80001a1a:	4529                	li	a0,10
    80001a1c:	081180ef          	jal	8001a29c <putchar>
    80001a20:	b151                	j	800016a4 <check_xip_regs_2+0x104>
    check_csr_rd("sip (vs perspective)", sip, 0x2);
    80001a22:	0001b597          	auipc	a1,0x1b
    80001a26:	53658593          	add	a1,a1,1334 # 8001cf58 <__func__.1+0x2c8>
    80001a2a:	0001b517          	auipc	a0,0x1b
    80001a2e:	57e50513          	add	a0,a0,1406 # 8001cfa8 <__func__.1+0x318>
    80001a32:	199190ef          	jal	8001b3ca <printf>
    80001a36:	4529                	li	a0,10
    80001a38:	065180ef          	jal	8001a29c <putchar>
    80001a3c:	bb2d                	j	80001776 <check_xip_regs_2+0x1d6>
    check_csr_rd("vsip", CSR_VSIP, 0x2);
    80001a3e:	0001b597          	auipc	a1,0x1b
    80001a42:	51a58593          	add	a1,a1,1306 # 8001cf58 <__func__.1+0x2c8>
    80001a46:	0001b517          	auipc	a0,0x1b
    80001a4a:	56250513          	add	a0,a0,1378 # 8001cfa8 <__func__.1+0x318>
    80001a4e:	17d190ef          	jal	8001b3ca <printf>
    80001a52:	4529                	li	a0,10
    80001a54:	049180ef          	jal	8001a29c <putchar>
    80001a58:	b94d                	j	8000170a <check_xip_regs_2+0x16a>
    check_csr_rd("hip", CSR_HIP, 0x4);
    80001a5a:	0001b597          	auipc	a1,0x1b
    80001a5e:	4fe58593          	add	a1,a1,1278 # 8001cf58 <__func__.1+0x2c8>
    80001a62:	0001b517          	auipc	a0,0x1b
    80001a66:	54650513          	add	a0,a0,1350 # 8001cfa8 <__func__.1+0x318>
    80001a6a:	161190ef          	jal	8001b3ca <printf>
    80001a6e:	4529                	li	a0,10
    80001a70:	02d180ef          	jal	8001a29c <putchar>
    80001a74:	4405                	li	s0,1
    80001a76:	b6d1                	j	8000163a <check_xip_regs_2+0x9a>

0000000080001a78 <check_xip_regs_3>:

bool check_xip_regs_3(){
    80001a78:	1101                	add	sp,sp,-32

    TEST_START();
    80001a7a:	0001a597          	auipc	a1,0x1a
    80001a7e:	e8e58593          	add	a1,a1,-370 # 8001b908 <__func__.1>
    80001a82:	0001b517          	auipc	a0,0x1b
    80001a86:	4f650513          	add	a0,a0,1270 # 8001cf78 <__func__.1+0x2e8>
bool check_xip_regs_3(){
    80001a8a:	ec06                	sd	ra,24(sp)
    80001a8c:	e822                	sd	s0,16(sp)
    80001a8e:	e426                	sd	s1,8(sp)
    TEST_START();
    80001a90:	13b190ef          	jal	8001b3ca <printf>
    80001a94:	4529                	li	a0,10
    80001a96:	007180ef          	jal	8001a29c <putchar>

    CSRW(mideleg, (uint64_t)-1);
    80001a9a:	57fd                	li	a5,-1
    80001a9c:	30379073          	csrw	mideleg,a5
    VERBOSE("setting mideleg and hideleg\n");
    CSRW(CSR_HIDELEG, (uint64_t)-1);
    80001aa0:	60379073          	csrw	hideleg,a5

    VERBOSE("setting all in hvip\n");
    CSRW(CSR_HVIP, (uint64_t)-1);
    80001aa4:	64579073          	csrw	hvip,a5
    printf("hvip=%llx\n",CSRR(CSR_HVIP));
    80001aa8:	645025f3          	csrr	a1,hvip
    80001aac:	0001c517          	auipc	a0,0x1c
    80001ab0:	8c450513          	add	a0,a0,-1852 # 8001d370 <__func__.1+0x6e0>
    80001ab4:	117190ef          	jal	8001b3ca <printf>
    check_csr_rd("hvip", CSR_HVIP, 0xffffffffffffe444);
    80001ab8:	645024f3          	csrr	s1,hvip
    80001abc:	7479                	lui	s0,0xffffe
    80001abe:	0001c617          	auipc	a2,0x1c
    80001ac2:	8c260613          	add	a2,a2,-1854 # 8001d380 <__func__.1+0x6f0>
    80001ac6:	08200593          	li	a1,130
    80001aca:	0001b517          	auipc	a0,0x1b
    80001ace:	4c650513          	add	a0,a0,1222 # 8001cf90 <__func__.1+0x300>
    80001ad2:	44440413          	add	s0,s0,1092 # ffffffffffffe444 <__stack_top+0xffffffff7fcff444>
    80001ad6:	0f5190ef          	jal	8001b3ca <printf>
    80001ada:	4a848863          	beq	s1,s0,80001f8a <check_xip_regs_3+0x512>
    80001ade:	0001b597          	auipc	a1,0x1b
    80001ae2:	48a58593          	add	a1,a1,1162 # 8001cf68 <__func__.1+0x2d8>
    80001ae6:	0001b517          	auipc	a0,0x1b
    80001aea:	4c250513          	add	a0,a0,1218 # 8001cfa8 <__func__.1+0x318>
    80001aee:	0dd190ef          	jal	8001b3ca <printf>
    80001af2:	0001b517          	auipc	a0,0x1b
    80001af6:	4be50513          	add	a0,a0,1214 # 8001cfb0 <__func__.1+0x320>
    80001afa:	0d1190ef          	jal	8001b3ca <printf>
    80001afe:	86a2                	mv	a3,s0
    80001b00:	8626                	mv	a2,s1
    80001b02:	02d00593          	li	a1,45
    80001b06:	0001c517          	auipc	a0,0x1c
    80001b0a:	83250513          	add	a0,a0,-1998 # 8001d338 <__func__.1+0x6a8>
    80001b0e:	0bd190ef          	jal	8001b3ca <printf>
    80001b12:	02900513          	li	a0,41
    80001b16:	786180ef          	jal	8001a29c <putchar>
    80001b1a:	4529                	li	a0,10
    80001b1c:	780180ef          	jal	8001a29c <putchar>
    80001b20:	4401                	li	s0,0
    check_csr_rd("hip", CSR_HIP, 0x444);
    80001b22:	644024f3          	csrr	s1,hip
    80001b26:	0001c617          	auipc	a2,0x1c
    80001b2a:	80a60613          	add	a2,a2,-2038 # 8001d330 <__func__.1+0x6a0>
    80001b2e:	08200593          	li	a1,130
    80001b32:	0001b517          	auipc	a0,0x1b
    80001b36:	45e50513          	add	a0,a0,1118 # 8001cf90 <__func__.1+0x300>
    80001b3a:	091190ef          	jal	8001b3ca <printf>
    80001b3e:	44400793          	li	a5,1092
    80001b42:	3ef48a63          	beq	s1,a5,80001f36 <check_xip_regs_3+0x4be>
    80001b46:	0001b597          	auipc	a1,0x1b
    80001b4a:	42258593          	add	a1,a1,1058 # 8001cf68 <__func__.1+0x2d8>
    80001b4e:	0001b517          	auipc	a0,0x1b
    80001b52:	45a50513          	add	a0,a0,1114 # 8001cfa8 <__func__.1+0x318>
    80001b56:	075190ef          	jal	8001b3ca <printf>
    80001b5a:	0001b517          	auipc	a0,0x1b
    80001b5e:	45650513          	add	a0,a0,1110 # 8001cfb0 <__func__.1+0x320>
    80001b62:	069190ef          	jal	8001b3ca <printf>
    80001b66:	44400693          	li	a3,1092
    80001b6a:	8626                	mv	a2,s1
    80001b6c:	02d00593          	li	a1,45
    80001b70:	0001b517          	auipc	a0,0x1b
    80001b74:	7c850513          	add	a0,a0,1992 # 8001d338 <__func__.1+0x6a8>
    80001b78:	053190ef          	jal	8001b3ca <printf>
    80001b7c:	02900513          	li	a0,41
    80001b80:	71c180ef          	jal	8001a29c <putchar>
    80001b84:	4529                	li	a0,10
    80001b86:	716180ef          	jal	8001a29c <putchar>
    80001b8a:	4401                	li	s0,0
    check_csr_rd("sip", sip, 0x0);
    80001b8c:	144024f3          	csrr	s1,sip
    80001b90:	0001b617          	auipc	a2,0x1b
    80001b94:	7c060613          	add	a2,a2,1984 # 8001d350 <__func__.1+0x6c0>
    80001b98:	08200593          	li	a1,130
    80001b9c:	0001b517          	auipc	a0,0x1b
    80001ba0:	3f450513          	add	a0,a0,1012 # 8001cf90 <__func__.1+0x300>
    80001ba4:	027190ef          	jal	8001b3ca <printf>
    80001ba8:	2e048863          	beqz	s1,80001e98 <check_xip_regs_3+0x420>
    80001bac:	0001b597          	auipc	a1,0x1b
    80001bb0:	3bc58593          	add	a1,a1,956 # 8001cf68 <__func__.1+0x2d8>
    80001bb4:	0001b517          	auipc	a0,0x1b
    80001bb8:	3f450513          	add	a0,a0,1012 # 8001cfa8 <__func__.1+0x318>
    80001bbc:	00f190ef          	jal	8001b3ca <printf>
    80001bc0:	0001b517          	auipc	a0,0x1b
    80001bc4:	3f050513          	add	a0,a0,1008 # 8001cfb0 <__func__.1+0x320>
    80001bc8:	003190ef          	jal	8001b3ca <printf>
    80001bcc:	4681                	li	a3,0
    80001bce:	8626                	mv	a2,s1
    80001bd0:	02d00593          	li	a1,45
    80001bd4:	0001b517          	auipc	a0,0x1b
    80001bd8:	76450513          	add	a0,a0,1892 # 8001d338 <__func__.1+0x6a8>
    80001bdc:	7ee190ef          	jal	8001b3ca <printf>
    80001be0:	02900513          	li	a0,41
    80001be4:	6b8180ef          	jal	8001a29c <putchar>
    80001be8:	4529                	li	a0,10
    80001bea:	6b2180ef          	jal	8001a29c <putchar>
    80001bee:	4401                	li	s0,0
    // check_csr_rd_mask("mip", mip, 0x444, mtime_mask);
    check_csr_rd("vsip", CSR_VSIP, 0x222);
    80001bf0:	244024f3          	csrr	s1,vsip
    80001bf4:	0001b617          	auipc	a2,0x1b
    80001bf8:	72c60613          	add	a2,a2,1836 # 8001d320 <__func__.1+0x690>
    80001bfc:	08200593          	li	a1,130
    80001c00:	0001b517          	auipc	a0,0x1b
    80001c04:	39050513          	add	a0,a0,912 # 8001cf90 <__func__.1+0x300>
    80001c08:	7c2190ef          	jal	8001b3ca <printf>
    80001c0c:	22200793          	li	a5,546
    80001c10:	34f48f63          	beq	s1,a5,80001f6e <check_xip_regs_3+0x4f6>
    80001c14:	0001b597          	auipc	a1,0x1b
    80001c18:	35458593          	add	a1,a1,852 # 8001cf68 <__func__.1+0x2d8>
    80001c1c:	0001b517          	auipc	a0,0x1b
    80001c20:	38c50513          	add	a0,a0,908 # 8001cfa8 <__func__.1+0x318>
    80001c24:	7a6190ef          	jal	8001b3ca <printf>
    80001c28:	0001b517          	auipc	a0,0x1b
    80001c2c:	38850513          	add	a0,a0,904 # 8001cfb0 <__func__.1+0x320>
    80001c30:	79a190ef          	jal	8001b3ca <printf>
    80001c34:	22200693          	li	a3,546
    80001c38:	8626                	mv	a2,s1
    80001c3a:	02d00593          	li	a1,45
    80001c3e:	0001b517          	auipc	a0,0x1b
    80001c42:	6fa50513          	add	a0,a0,1786 # 8001d338 <__func__.1+0x6a8>
    80001c46:	784190ef          	jal	8001b3ca <printf>
    80001c4a:	02900513          	li	a0,41
    80001c4e:	64e180ef          	jal	8001a29c <putchar>
    80001c52:	4529                	li	a0,10
    80001c54:	648180ef          	jal	8001a29c <putchar>
    80001c58:	4401                	li	s0,0
    goto_priv(PRIV_VS);
    80001c5a:	4509                	li	a0,2
    80001c5c:	e83fe0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x222);
    80001c60:	144024f3          	csrr	s1,sip
    80001c64:	0001b617          	auipc	a2,0x1b
    80001c68:	6f460613          	add	a2,a2,1780 # 8001d358 <__func__.1+0x6c8>
    80001c6c:	08200593          	li	a1,130
    80001c70:	0001b517          	auipc	a0,0x1b
    80001c74:	32050513          	add	a0,a0,800 # 8001cf90 <__func__.1+0x300>
    80001c78:	752190ef          	jal	8001b3ca <printf>
    80001c7c:	22200793          	li	a5,546
    80001c80:	2cf48963          	beq	s1,a5,80001f52 <check_xip_regs_3+0x4da>
    80001c84:	0001b597          	auipc	a1,0x1b
    80001c88:	2e458593          	add	a1,a1,740 # 8001cf68 <__func__.1+0x2d8>
    80001c8c:	0001b517          	auipc	a0,0x1b
    80001c90:	31c50513          	add	a0,a0,796 # 8001cfa8 <__func__.1+0x318>
    80001c94:	736190ef          	jal	8001b3ca <printf>
    80001c98:	0001b517          	auipc	a0,0x1b
    80001c9c:	31850513          	add	a0,a0,792 # 8001cfb0 <__func__.1+0x320>
    80001ca0:	72a190ef          	jal	8001b3ca <printf>
    80001ca4:	22200693          	li	a3,546
    80001ca8:	8626                	mv	a2,s1
    80001caa:	02d00593          	li	a1,45
    80001cae:	0001b517          	auipc	a0,0x1b
    80001cb2:	68a50513          	add	a0,a0,1674 # 8001d338 <__func__.1+0x6a8>
    80001cb6:	714190ef          	jal	8001b3ca <printf>
    80001cba:	02900513          	li	a0,41
    80001cbe:	5de180ef          	jal	8001a29c <putchar>
    80001cc2:	4529                	li	a0,10
    80001cc4:	5d8180ef          	jal	8001a29c <putchar>
    80001cc8:	4401                	li	s0,0
    goto_priv(PRIV_M);
    80001cca:	4511                	li	a0,4
    80001ccc:	e13fe0ef          	jal	80000ade <goto_priv>

    VERBOSE("clearing all in hvip\n");
    CSRW(CSR_HVIP, (uint64_t)0);
    80001cd0:	64505073          	csrw	hvip,0
    check_csr_rd("hip", CSR_HIP, 0x0);
    80001cd4:	644024f3          	csrr	s1,hip
    80001cd8:	0001b617          	auipc	a2,0x1b
    80001cdc:	65860613          	add	a2,a2,1624 # 8001d330 <__func__.1+0x6a0>
    80001ce0:	08200593          	li	a1,130
    80001ce4:	0001b517          	auipc	a0,0x1b
    80001ce8:	2ac50513          	add	a0,a0,684 # 8001cf90 <__func__.1+0x300>
    80001cec:	6de190ef          	jal	8001b3ca <printf>
    80001cf0:	22048563          	beqz	s1,80001f1a <check_xip_regs_3+0x4a2>
    80001cf4:	0001b597          	auipc	a1,0x1b
    80001cf8:	27458593          	add	a1,a1,628 # 8001cf68 <__func__.1+0x2d8>
    80001cfc:	0001b517          	auipc	a0,0x1b
    80001d00:	2ac50513          	add	a0,a0,684 # 8001cfa8 <__func__.1+0x318>
    80001d04:	6c6190ef          	jal	8001b3ca <printf>
    80001d08:	0001b517          	auipc	a0,0x1b
    80001d0c:	2a850513          	add	a0,a0,680 # 8001cfb0 <__func__.1+0x320>
    80001d10:	6ba190ef          	jal	8001b3ca <printf>
    80001d14:	4681                	li	a3,0
    80001d16:	8626                	mv	a2,s1
    80001d18:	02d00593          	li	a1,45
    80001d1c:	0001b517          	auipc	a0,0x1b
    80001d20:	61c50513          	add	a0,a0,1564 # 8001d338 <__func__.1+0x6a8>
    80001d24:	6a6190ef          	jal	8001b3ca <printf>
    80001d28:	02900513          	li	a0,41
    80001d2c:	570180ef          	jal	8001a29c <putchar>
    80001d30:	4529                	li	a0,10
    80001d32:	56a180ef          	jal	8001a29c <putchar>
    80001d36:	4401                	li	s0,0
    check_csr_rd("sip", sip, 0x0);
    80001d38:	144024f3          	csrr	s1,sip
    80001d3c:	0001b617          	auipc	a2,0x1b
    80001d40:	61460613          	add	a2,a2,1556 # 8001d350 <__func__.1+0x6c0>
    80001d44:	08200593          	li	a1,130
    80001d48:	0001b517          	auipc	a0,0x1b
    80001d4c:	24850513          	add	a0,a0,584 # 8001cf90 <__func__.1+0x300>
    80001d50:	67a190ef          	jal	8001b3ca <printf>
    80001d54:	1a048563          	beqz	s1,80001efe <check_xip_regs_3+0x486>
    80001d58:	0001b597          	auipc	a1,0x1b
    80001d5c:	21058593          	add	a1,a1,528 # 8001cf68 <__func__.1+0x2d8>
    80001d60:	0001b517          	auipc	a0,0x1b
    80001d64:	24850513          	add	a0,a0,584 # 8001cfa8 <__func__.1+0x318>
    80001d68:	662190ef          	jal	8001b3ca <printf>
    80001d6c:	0001b517          	auipc	a0,0x1b
    80001d70:	24450513          	add	a0,a0,580 # 8001cfb0 <__func__.1+0x320>
    80001d74:	656190ef          	jal	8001b3ca <printf>
    80001d78:	4681                	li	a3,0
    80001d7a:	8626                	mv	a2,s1
    80001d7c:	02d00593          	li	a1,45
    80001d80:	0001b517          	auipc	a0,0x1b
    80001d84:	5b850513          	add	a0,a0,1464 # 8001d338 <__func__.1+0x6a8>
    80001d88:	642190ef          	jal	8001b3ca <printf>
    80001d8c:	02900513          	li	a0,41
    80001d90:	50c180ef          	jal	8001a29c <putchar>
    80001d94:	4529                	li	a0,10
    80001d96:	506180ef          	jal	8001a29c <putchar>
    80001d9a:	4401                	li	s0,0
    // check_csr_rd_mask("mip", mip, 0x000, mtime_mask);
    check_csr_rd("vsip", CSR_VSIP, 0x0);
    80001d9c:	244024f3          	csrr	s1,vsip
    80001da0:	0001b617          	auipc	a2,0x1b
    80001da4:	58060613          	add	a2,a2,1408 # 8001d320 <__func__.1+0x690>
    80001da8:	08200593          	li	a1,130
    80001dac:	0001b517          	auipc	a0,0x1b
    80001db0:	1e450513          	add	a0,a0,484 # 8001cf90 <__func__.1+0x300>
    80001db4:	616190ef          	jal	8001b3ca <printf>
    80001db8:	12048563          	beqz	s1,80001ee2 <check_xip_regs_3+0x46a>
    80001dbc:	0001b597          	auipc	a1,0x1b
    80001dc0:	1ac58593          	add	a1,a1,428 # 8001cf68 <__func__.1+0x2d8>
    80001dc4:	0001b517          	auipc	a0,0x1b
    80001dc8:	1e450513          	add	a0,a0,484 # 8001cfa8 <__func__.1+0x318>
    80001dcc:	5fe190ef          	jal	8001b3ca <printf>
    80001dd0:	0001b517          	auipc	a0,0x1b
    80001dd4:	1e050513          	add	a0,a0,480 # 8001cfb0 <__func__.1+0x320>
    80001dd8:	5f2190ef          	jal	8001b3ca <printf>
    80001ddc:	4681                	li	a3,0
    80001dde:	8626                	mv	a2,s1
    80001de0:	02d00593          	li	a1,45
    80001de4:	0001b517          	auipc	a0,0x1b
    80001de8:	55450513          	add	a0,a0,1364 # 8001d338 <__func__.1+0x6a8>
    80001dec:	5de190ef          	jal	8001b3ca <printf>
    80001df0:	02900513          	li	a0,41
    80001df4:	4a8180ef          	jal	8001a29c <putchar>
    80001df8:	4529                	li	a0,10
    80001dfa:	4a2180ef          	jal	8001a29c <putchar>
    80001dfe:	4401                	li	s0,0
    goto_priv(PRIV_VS);
    80001e00:	4509                	li	a0,2
    80001e02:	cddfe0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    80001e06:	144024f3          	csrr	s1,sip
    80001e0a:	0001b617          	auipc	a2,0x1b
    80001e0e:	54e60613          	add	a2,a2,1358 # 8001d358 <__func__.1+0x6c8>
    80001e12:	08200593          	li	a1,130
    80001e16:	0001b517          	auipc	a0,0x1b
    80001e1a:	17a50513          	add	a0,a0,378 # 8001cf90 <__func__.1+0x300>
    80001e1e:	5ac190ef          	jal	8001b3ca <printf>
    80001e22:	c8c9                	beqz	s1,80001eb4 <check_xip_regs_3+0x43c>
    80001e24:	0001b597          	auipc	a1,0x1b
    80001e28:	14458593          	add	a1,a1,324 # 8001cf68 <__func__.1+0x2d8>
    80001e2c:	0001b517          	auipc	a0,0x1b
    80001e30:	17c50513          	add	a0,a0,380 # 8001cfa8 <__func__.1+0x318>
    80001e34:	596190ef          	jal	8001b3ca <printf>
    80001e38:	0001b517          	auipc	a0,0x1b
    80001e3c:	17850513          	add	a0,a0,376 # 8001cfb0 <__func__.1+0x320>
    80001e40:	58a190ef          	jal	8001b3ca <printf>
    80001e44:	4681                	li	a3,0
    80001e46:	8626                	mv	a2,s1
    80001e48:	02d00593          	li	a1,45
    80001e4c:	0001b517          	auipc	a0,0x1b
    80001e50:	4ec50513          	add	a0,a0,1260 # 8001d338 <__func__.1+0x6a8>
    80001e54:	576190ef          	jal	8001b3ca <printf>
    80001e58:	02900513          	li	a0,41
    80001e5c:	440180ef          	jal	8001a29c <putchar>
    80001e60:	4529                	li	a0,10
    80001e62:	43a180ef          	jal	8001a29c <putchar>
    goto_priv(PRIV_M);
    80001e66:	4511                	li	a0,4
    80001e68:	c77fe0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    80001e6c:	4401                	li	s0,0

    TEST_END();
    80001e6e:	0001b597          	auipc	a1,0x1b
    80001e72:	0fa58593          	add	a1,a1,250 # 8001cf68 <__func__.1+0x2d8>
    80001e76:	0001b517          	auipc	a0,0x1b
    80001e7a:	19a50513          	add	a0,a0,410 # 8001d010 <__func__.1+0x380>
    80001e7e:	54c190ef          	jal	8001b3ca <printf>
    80001e82:	4511                	li	a0,4
    80001e84:	c5bfe0ef          	jal	80000ade <goto_priv>
    80001e88:	c9eff0ef          	jal	80001326 <reset_state>
}
    80001e8c:	60e2                	ld	ra,24(sp)
    80001e8e:	8522                	mv	a0,s0
    80001e90:	6442                	ld	s0,16(sp)
    80001e92:	64a2                	ld	s1,8(sp)
    80001e94:	6105                	add	sp,sp,32
    80001e96:	8082                	ret
    check_csr_rd("sip", sip, 0x0);
    80001e98:	0001b597          	auipc	a1,0x1b
    80001e9c:	0c058593          	add	a1,a1,192 # 8001cf58 <__func__.1+0x2c8>
    80001ea0:	0001b517          	auipc	a0,0x1b
    80001ea4:	10850513          	add	a0,a0,264 # 8001cfa8 <__func__.1+0x318>
    80001ea8:	522190ef          	jal	8001b3ca <printf>
    80001eac:	4529                	li	a0,10
    80001eae:	3ee180ef          	jal	8001a29c <putchar>
    80001eb2:	bb3d                	j	80001bf0 <check_xip_regs_3+0x178>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    80001eb4:	0001b597          	auipc	a1,0x1b
    80001eb8:	0a458593          	add	a1,a1,164 # 8001cf58 <__func__.1+0x2c8>
    80001ebc:	0001b517          	auipc	a0,0x1b
    80001ec0:	0ec50513          	add	a0,a0,236 # 8001cfa8 <__func__.1+0x318>
    80001ec4:	506190ef          	jal	8001b3ca <printf>
    80001ec8:	4529                	li	a0,10
    80001eca:	3d2180ef          	jal	8001a29c <putchar>
    80001ece:	dc41                	beqz	s0,80001e66 <check_xip_regs_3+0x3ee>
    goto_priv(PRIV_M);
    80001ed0:	4511                	li	a0,4
    80001ed2:	c0dfe0ef          	jal	80000ade <goto_priv>
    check_csr_rd("sip (vs perspective)", sip, 0x0);
    80001ed6:	4405                	li	s0,1
    TEST_END();
    80001ed8:	0001b597          	auipc	a1,0x1b
    80001edc:	08058593          	add	a1,a1,128 # 8001cf58 <__func__.1+0x2c8>
    80001ee0:	bf59                	j	80001e76 <check_xip_regs_3+0x3fe>
    check_csr_rd("vsip", CSR_VSIP, 0x0);
    80001ee2:	0001b597          	auipc	a1,0x1b
    80001ee6:	07658593          	add	a1,a1,118 # 8001cf58 <__func__.1+0x2c8>
    80001eea:	0001b517          	auipc	a0,0x1b
    80001eee:	0be50513          	add	a0,a0,190 # 8001cfa8 <__func__.1+0x318>
    80001ef2:	4d8190ef          	jal	8001b3ca <printf>
    80001ef6:	4529                	li	a0,10
    80001ef8:	3a4180ef          	jal	8001a29c <putchar>
    80001efc:	b711                	j	80001e00 <check_xip_regs_3+0x388>
    check_csr_rd("sip", sip, 0x0);
    80001efe:	0001b597          	auipc	a1,0x1b
    80001f02:	05a58593          	add	a1,a1,90 # 8001cf58 <__func__.1+0x2c8>
    80001f06:	0001b517          	auipc	a0,0x1b
    80001f0a:	0a250513          	add	a0,a0,162 # 8001cfa8 <__func__.1+0x318>
    80001f0e:	4bc190ef          	jal	8001b3ca <printf>
    80001f12:	4529                	li	a0,10
    80001f14:	388180ef          	jal	8001a29c <putchar>
    80001f18:	b551                	j	80001d9c <check_xip_regs_3+0x324>
    check_csr_rd("hip", CSR_HIP, 0x0);
    80001f1a:	0001b597          	auipc	a1,0x1b
    80001f1e:	03e58593          	add	a1,a1,62 # 8001cf58 <__func__.1+0x2c8>
    80001f22:	0001b517          	auipc	a0,0x1b
    80001f26:	08650513          	add	a0,a0,134 # 8001cfa8 <__func__.1+0x318>
    80001f2a:	4a0190ef          	jal	8001b3ca <printf>
    80001f2e:	4529                	li	a0,10
    80001f30:	36c180ef          	jal	8001a29c <putchar>
    80001f34:	b511                	j	80001d38 <check_xip_regs_3+0x2c0>
    check_csr_rd("hip", CSR_HIP, 0x444);
    80001f36:	0001b597          	auipc	a1,0x1b
    80001f3a:	02258593          	add	a1,a1,34 # 8001cf58 <__func__.1+0x2c8>
    80001f3e:	0001b517          	auipc	a0,0x1b
    80001f42:	06a50513          	add	a0,a0,106 # 8001cfa8 <__func__.1+0x318>
    80001f46:	484190ef          	jal	8001b3ca <printf>
    80001f4a:	4529                	li	a0,10
    80001f4c:	350180ef          	jal	8001a29c <putchar>
    80001f50:	b935                	j	80001b8c <check_xip_regs_3+0x114>
    check_csr_rd("sip (vs perspective)", sip, 0x222);
    80001f52:	0001b597          	auipc	a1,0x1b
    80001f56:	00658593          	add	a1,a1,6 # 8001cf58 <__func__.1+0x2c8>
    80001f5a:	0001b517          	auipc	a0,0x1b
    80001f5e:	04e50513          	add	a0,a0,78 # 8001cfa8 <__func__.1+0x318>
    80001f62:	468190ef          	jal	8001b3ca <printf>
    80001f66:	4529                	li	a0,10
    80001f68:	334180ef          	jal	8001a29c <putchar>
    80001f6c:	bbb9                	j	80001cca <check_xip_regs_3+0x252>
    check_csr_rd("vsip", CSR_VSIP, 0x222);
    80001f6e:	0001b597          	auipc	a1,0x1b
    80001f72:	fea58593          	add	a1,a1,-22 # 8001cf58 <__func__.1+0x2c8>
    80001f76:	0001b517          	auipc	a0,0x1b
    80001f7a:	03250513          	add	a0,a0,50 # 8001cfa8 <__func__.1+0x318>
    80001f7e:	44c190ef          	jal	8001b3ca <printf>
    80001f82:	4529                	li	a0,10
    80001f84:	318180ef          	jal	8001a29c <putchar>
    80001f88:	b9c9                	j	80001c5a <check_xip_regs_3+0x1e2>
    check_csr_rd("hvip", CSR_HVIP, 0xffffffffffffe444);
    80001f8a:	0001b597          	auipc	a1,0x1b
    80001f8e:	fce58593          	add	a1,a1,-50 # 8001cf58 <__func__.1+0x2c8>
    80001f92:	0001b517          	auipc	a0,0x1b
    80001f96:	01650513          	add	a0,a0,22 # 8001cfa8 <__func__.1+0x318>
    80001f9a:	430190ef          	jal	8001b3ca <printf>
    80001f9e:	4529                	li	a0,10
    80001fa0:	2fc180ef          	jal	8001a29c <putchar>
    80001fa4:	4405                	li	s0,1
    80001fa6:	beb5                	j	80001b22 <check_xip_regs_3+0xaa>

0000000080001fa8 <interrupt_tests>:

bool interrupt_tests(){
    80001fa8:	1101                	add	sp,sp,-32

    TEST_START();
    80001faa:	0001a597          	auipc	a1,0x1a
    80001fae:	97658593          	add	a1,a1,-1674 # 8001b920 <__func__.0>
    80001fb2:	0001b517          	auipc	a0,0x1b
    80001fb6:	fc650513          	add	a0,a0,-58 # 8001cf78 <__func__.1+0x2e8>
bool interrupt_tests(){
    80001fba:	ec06                	sd	ra,24(sp)
    80001fbc:	e822                	sd	s0,16(sp)
    80001fbe:	e426                	sd	s1,8(sp)
    TEST_START();
    80001fc0:	40a190ef          	jal	8001b3ca <printf>
    80001fc4:	4529                	li	a0,10
    80001fc6:	2d6180ef          	jal	8001a29c <putchar>
    /**
     * Test trigerring VSSI without delegating it. 
     * It assumes it is already delegated in miedeleg (it should be hardwired)
     */
    
    goto_priv(PRIV_HS);
    80001fca:	450d                	li	a0,3
    80001fcc:	b13fe0ef          	jal	80000ade <goto_priv>
    CSRC(sstatus, SSTATUS_SPIE_BIT | SSTATUS_SIE_BIT); 
    80001fd0:	02200793          	li	a5,34
    80001fd4:	1007b073          	csrc	sstatus,a5
    CSRS(CSR_HIE, 0x4);
    80001fd8:	60426073          	csrs	hie,4
    CSRS(CSR_HIP, 0x4);
    80001fdc:	64426073          	csrs	hip,4
    TEST_SETUP_EXCEPT();
    80001fe0:	0ff0000f          	fence
    80001fe4:	4785                	li	a5,1
    80001fe6:	0003b417          	auipc	s0,0x3b
    80001fea:	02a40413          	add	s0,s0,42 # 8003d010 <excpt>
    80001fee:	00f41023          	sh	a5,0(s0)
    80001ff2:	0003b797          	auipc	a5,0x3b
    80001ff6:	0407bb23          	sd	zero,86(a5) # 8003d048 <excpt+0x38>
    80001ffa:	0ff0000f          	fence
    goto_priv(PRIV_VS);
    80001ffe:	4509                	li	a0,2
    80002000:	adffe0ef          	jal	80000ade <goto_priv>
    //CSRS(sstatus, SSTATUS_SIE_BIT);
    TEST_ASSERT("vs sw irq with no delegation", 
    80002004:	08200593          	li	a1,130
    80002008:	0001b617          	auipc	a2,0x1b
    8000200c:	38060613          	add	a2,a2,896 # 8001d388 <__func__.1+0x6f8>
    80002010:	0001b517          	auipc	a0,0x1b
    80002014:	f8050513          	add	a0,a0,-128 # 8001cf90 <__func__.1+0x300>
    80002018:	3b2190ef          	jal	8001b3ca <printf>
    8000201c:	00144783          	lbu	a5,1(s0)
    80002020:	0001b597          	auipc	a1,0x1b
    80002024:	f4858593          	add	a1,a1,-184 # 8001cf68 <__func__.1+0x2d8>
    80002028:	c799                	beqz	a5,80002036 <interrupt_tests+0x8e>
    8000202a:	57fd                	li	a5,-1
    8000202c:	6418                	ld	a4,8(s0)
    8000202e:	17fe                	sll	a5,a5,0x3f
    80002030:	0789                	add	a5,a5,2
    80002032:	14f70663          	beq	a4,a5,8000217e <interrupt_tests+0x1d6>
    80002036:	0001b517          	auipc	a0,0x1b
    8000203a:	f7250513          	add	a0,a0,-142 # 8001cfa8 <__func__.1+0x318>
    8000203e:	38c190ef          	jal	8001b3ca <printf>
    80002042:	00144783          	lbu	a5,1(s0)
    80002046:	c799                	beqz	a5,80002054 <interrupt_tests+0xac>
    80002048:	57fd                	li	a5,-1
    8000204a:	6418                	ld	a4,8(s0)
    8000204c:	17fe                	sll	a5,a5,0x3f
    8000204e:	0789                	add	a5,a5,2
    80002050:	12f70263          	beq	a4,a5,80002174 <interrupt_tests+0x1cc>
    80002054:	0001b517          	auipc	a0,0x1b
    80002058:	f5c50513          	add	a0,a0,-164 # 8001cfb0 <__func__.1+0x320>
    8000205c:	36e190ef          	jal	8001b3ca <printf>
    80002060:	02900513          	li	a0,41
    80002064:	238180ef          	jal	8001a29c <putchar>
    80002068:	4529                	li	a0,10
    8000206a:	232180ef          	jal	8001a29c <putchar>
    8000206e:	00144783          	lbu	a5,1(s0)
    80002072:	4481                	li	s1,0
    80002074:	c799                	beqz	a5,80002082 <interrupt_tests+0xda>
    80002076:	57fd                	li	a5,-1
    80002078:	6418                	ld	a4,8(s0)
    8000207a:	17fe                	sll	a5,a5,0x3f
    8000207c:	0789                	add	a5,a5,2
    8000207e:	10f70963          	beq	a4,a5,80002190 <interrupt_tests+0x1e8>
   
    /**
     * Test trigerring VSSI and delegating it. Should trap to VS with cause SSI.
     * It assumes it is already delegated in miedeleg (it should be hardwired)
     */
    goto_priv(PRIV_HS);
    80002082:	450d                	li	a0,3
    80002084:	a5bfe0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIDELEG, 0x4);
    80002088:	60326073          	csrs	hideleg,4
    CSRS(CSR_HIP, 0x4);
    8000208c:	64426073          	csrs	hip,4
    TEST_SETUP_EXCEPT();
    80002090:	0ff0000f          	fence
    80002094:	4785                	li	a5,1
    80002096:	00f41023          	sh	a5,0(s0)
    8000209a:	0003b797          	auipc	a5,0x3b
    8000209e:	fa07b723          	sd	zero,-82(a5) # 8003d048 <excpt+0x38>
    800020a2:	0ff0000f          	fence
    goto_priv(PRIV_VS);
    800020a6:	4509                	li	a0,2
    800020a8:	a37fe0ef          	jal	80000ade <goto_priv>
    CSRS(sie, 0x2);
    800020ac:	10416073          	csrs	sie,2
    CSRS(sstatus, 0x2);
    800020b0:	10016073          	csrs	sstatus,2
    TEST_ASSERT("vs sw irq with delegation", 
    800020b4:	08200593          	li	a1,130
    800020b8:	0001b617          	auipc	a2,0x1b
    800020bc:	2f060613          	add	a2,a2,752 # 8001d3a8 <__func__.1+0x718>
    800020c0:	0001b517          	auipc	a0,0x1b
    800020c4:	ed050513          	add	a0,a0,-304 # 8001cf90 <__func__.1+0x300>
    800020c8:	302190ef          	jal	8001b3ca <printf>
    800020cc:	00144783          	lbu	a5,1(s0)
    800020d0:	0001b597          	auipc	a1,0x1b
    800020d4:	e9858593          	add	a1,a1,-360 # 8001cf68 <__func__.1+0x2d8>
    800020d8:	c799                	beqz	a5,800020e6 <interrupt_tests+0x13e>
    800020da:	57fd                	li	a5,-1
    800020dc:	6418                	ld	a4,8(s0)
    800020de:	17fe                	sll	a5,a5,0x3f
    800020e0:	0785                	add	a5,a5,1
    800020e2:	0af70c63          	beq	a4,a5,8000219a <interrupt_tests+0x1f2>
    800020e6:	0001b517          	auipc	a0,0x1b
    800020ea:	ec250513          	add	a0,a0,-318 # 8001cfa8 <__func__.1+0x318>
    800020ee:	2dc190ef          	jal	8001b3ca <printf>
    800020f2:	00144783          	lbu	a5,1(s0)
    800020f6:	c799                	beqz	a5,80002104 <interrupt_tests+0x15c>
    800020f8:	57fd                	li	a5,-1
    800020fa:	6418                	ld	a4,8(s0)
    800020fc:	17fe                	sll	a5,a5,0x3f
    800020fe:	0785                	add	a5,a5,1
    80002100:	06f70563          	beq	a4,a5,8000216a <interrupt_tests+0x1c2>
    80002104:	0001b517          	auipc	a0,0x1b
    80002108:	eac50513          	add	a0,a0,-340 # 8001cfb0 <__func__.1+0x320>
    8000210c:	2be190ef          	jal	8001b3ca <printf>
    80002110:	02900513          	li	a0,41
    80002114:	188180ef          	jal	8001a29c <putchar>
    80002118:	4529                	li	a0,10
    8000211a:	182180ef          	jal	8001a29c <putchar>
    8000211e:	c0a1                	beqz	s1,8000215e <interrupt_tests+0x1b6>
    80002120:	00144483          	lbu	s1,1(s0)


    //Mbitmstatus.mie=1mipmieMEIPMEIE
    

    TEST_END();
    80002124:	0001b597          	auipc	a1,0x1b
    80002128:	e4458593          	add	a1,a1,-444 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs sw irq with delegation", 
    8000212c:	c881                	beqz	s1,8000213c <interrupt_tests+0x194>
    8000212e:	57fd                	li	a5,-1
    80002130:	6418                	ld	a4,8(s0)
    80002132:	17fe                	sll	a5,a5,0x3f
    80002134:	0785                	add	a5,a5,1
    80002136:	06f70b63          	beq	a4,a5,800021ac <interrupt_tests+0x204>
    8000213a:	4481                	li	s1,0
    TEST_END();
    8000213c:	0001b517          	auipc	a0,0x1b
    80002140:	ed450513          	add	a0,a0,-300 # 8001d010 <__func__.1+0x380>
    80002144:	286190ef          	jal	8001b3ca <printf>
    80002148:	4511                	li	a0,4
    8000214a:	995fe0ef          	jal	80000ade <goto_priv>
    8000214e:	9d8ff0ef          	jal	80001326 <reset_state>
}
    80002152:	60e2                	ld	ra,24(sp)
    80002154:	6442                	ld	s0,16(sp)
    80002156:	8526                	mv	a0,s1
    80002158:	64a2                	ld	s1,8(sp)
    8000215a:	6105                	add	sp,sp,32
    8000215c:	8082                	ret
    TEST_ASSERT("vs sw irq with delegation", 
    8000215e:	4481                	li	s1,0
    TEST_END();
    80002160:	0001b597          	auipc	a1,0x1b
    80002164:	e0858593          	add	a1,a1,-504 # 8001cf68 <__func__.1+0x2d8>
    80002168:	bfd1                	j	8000213c <interrupt_tests+0x194>
    TEST_ASSERT("vs sw irq with delegation", 
    8000216a:	4058                	lw	a4,4(s0)
    8000216c:	4789                	li	a5,2
    8000216e:	f8f71be3          	bne	a4,a5,80002104 <interrupt_tests+0x15c>
    80002172:	b75d                	j	80002118 <interrupt_tests+0x170>
    TEST_ASSERT("vs sw irq with no delegation", 
    80002174:	4058                	lw	a4,4(s0)
    80002176:	478d                	li	a5,3
    80002178:	ecf71ee3          	bne	a4,a5,80002054 <interrupt_tests+0xac>
    8000217c:	b5f5                	j	80002068 <interrupt_tests+0xc0>
    8000217e:	4058                	lw	a4,4(s0)
    80002180:	478d                	li	a5,3
    80002182:	eaf71ae3          	bne	a4,a5,80002036 <interrupt_tests+0x8e>
    80002186:	0001b597          	auipc	a1,0x1b
    8000218a:	dd258593          	add	a1,a1,-558 # 8001cf58 <__func__.1+0x2c8>
    8000218e:	b565                	j	80002036 <interrupt_tests+0x8e>
    80002190:	4044                	lw	s1,4(s0)
    80002192:	14f5                	add	s1,s1,-3
    80002194:	0014b493          	seqz	s1,s1
    80002198:	b5ed                	j	80002082 <interrupt_tests+0xda>
    TEST_ASSERT("vs sw irq with delegation", 
    8000219a:	4058                	lw	a4,4(s0)
    8000219c:	4789                	li	a5,2
    8000219e:	f4f714e3          	bne	a4,a5,800020e6 <interrupt_tests+0x13e>
    800021a2:	0001b597          	auipc	a1,0x1b
    800021a6:	db658593          	add	a1,a1,-586 # 8001cf58 <__func__.1+0x2c8>
    800021aa:	bf35                	j	800020e6 <interrupt_tests+0x13e>
    800021ac:	4058                	lw	a4,4(s0)
    800021ae:	4789                	li	a5,2
    800021b0:	f8f715e3          	bne	a4,a5,8000213a <interrupt_tests+0x192>
    TEST_END();
    800021b4:	0001b597          	auipc	a1,0x1b
    800021b8:	da458593          	add	a1,a1,-604 # 8001cf58 <__func__.1+0x2c8>
    800021bc:	b741                	j	8000213c <interrupt_tests+0x194>

00000000800021be <two_stage_translation_1>:

static inline void touch(uintptr_t addr){
    touchwrite(addr);
}

bool two_stage_translation_1(){
    800021be:	7139                	add	sp,sp,-64
    
    TEST_START();
    800021c0:	00019597          	auipc	a1,0x19
    800021c4:	77058593          	add	a1,a1,1904 # 8001b930 <__func__.20>
    800021c8:	0001b517          	auipc	a0,0x1b
    800021cc:	db050513          	add	a0,a0,-592 # 8001cf78 <__func__.1+0x2e8>
bool two_stage_translation_1(){
    800021d0:	fc06                	sd	ra,56(sp)
    800021d2:	f822                	sd	s0,48(sp)
    800021d4:	f426                	sd	s1,40(sp)
    800021d6:	f04a                	sd	s2,32(sp)
    800021d8:	ec4e                	sd	s3,24(sp)
    TEST_START();
    800021da:	1f0190ef          	jal	8001b3ca <printf>
    800021de:	4529                	li	a0,10
    800021e0:	0bc180ef          	jal	8001a29c <putchar>
static inline uint8_t read8(uintptr_t addr){
    return *((volatile uint8_t*) addr);    
}

static inline void write64(uintptr_t addr, uint64_t val){
    *((volatile uint64_t*) addr) = val;
    800021e4:	000887b7          	lui	a5,0x88
    800021e8:	2201b737          	lui	a4,0x2201b
    800021ec:	070a                	sll	a4,a4,0x2
    800021ee:	44c5                	li	s1,17
    800021f0:	06d78793          	add	a5,a5,109 # 8806d <_test_table_size+0x8806c>
    800021f4:	07b2                	sll	a5,a5,0xc
    800021f6:	e304                	sd	s1,0(a4)
    800021f8:	02200913          	li	s2,34
    800021fc:	0127b023          	sd	s2,0(a5)
    write64(addr2, 0x22);

    /**
     * Setup hyp page_tables.
     */
    goto_priv(PRIV_HS);
    80002200:	450d                	li	a0,3
    80002202:	8ddfe0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80002206:	bdafe0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8000220a:	e1cfe0ef          	jal	80000826 <hpt_init>

    /**
     * Setup guest page tables.
     */
    goto_priv(PRIV_VS);
    8000220e:	4509                	li	a0,2
    80002210:	8cffe0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80002214:	ca0fe0ef          	jal	800006b4 <vspt_init>
    return *((volatile uint64_t*) addr);
    80002218:	4001b7b7          	lui	a5,0x4001b
    8000221c:	078a                	sll	a5,a5,0x2
    8000221e:	0007b983          	ld	s3,0(a5) # 4001b000 <STACK_SIZE+0x3ff1b000>
    80002222:	001007b7          	lui	a5,0x100
    80002226:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    8000222a:	07b2                	sll	a5,a5,0xc

    bool check1 = read64(vaddr1) == 0x11;
    bool check2 = read64(vaddr2) == 0x22;
    TEST_ASSERT("vs gets right values", check1 && check2);
    8000222c:	0001b617          	auipc	a2,0x1b
    80002230:	19c60613          	add	a2,a2,412 # 8001d3c8 <__func__.1+0x738>
    80002234:	08200593          	li	a1,130
    80002238:	0001b517          	auipc	a0,0x1b
    8000223c:	d5850513          	add	a0,a0,-680 # 8001cf90 <__func__.1+0x300>
    80002240:	6380                	ld	s0,0(a5)
    80002242:	188190ef          	jal	8001b3ca <printf>
    80002246:	3a998263          	beq	s3,s1,800025ea <two_stage_translation_1+0x42c>
    8000224a:	0001b597          	auipc	a1,0x1b
    8000224e:	d1e58593          	add	a1,a1,-738 # 8001cf68 <__func__.1+0x2d8>
    80002252:	0001b517          	auipc	a0,0x1b
    80002256:	d5650513          	add	a0,a0,-682 # 8001cfa8 <__func__.1+0x318>
    8000225a:	170190ef          	jal	8001b3ca <printf>
    8000225e:	0001b517          	auipc	a0,0x1b
    80002262:	d5250513          	add	a0,a0,-686 # 8001cfb0 <__func__.1+0x320>
    80002266:	164190ef          	jal	8001b3ca <printf>
    8000226a:	02900513          	li	a0,41
    8000226e:	02e180ef          	jal	8001a29c <putchar>
    80002272:	4529                	li	a0,10
    80002274:	028180ef          	jal	8001a29c <putchar>
    80002278:	4401                	li	s0,0
    
    goto_priv(PRIV_HS);
    8000227a:	450d                	li	a0,3
    8000227c:	863fe0ef          	jal	80000ade <goto_priv>
    hpt_switch();
    80002280:	f54fe0ef          	jal	800009d4 <hpt_switch>
    asm volatile(
    80002284:	22000073          	.4byte	0x22000073
    asm volatile(
    80002288:	62000073          	.4byte	0x62000073
    hfence();
    goto_priv(PRIV_VS);
    8000228c:	4509                	li	a0,2
    8000228e:	851fe0ef          	jal	80000ade <goto_priv>
    80002292:	4001b7b7          	lui	a5,0x4001b
    80002296:	078a                	sll	a5,a5,0x2
    80002298:	0007b903          	ld	s2,0(a5) # 4001b000 <STACK_SIZE+0x3ff1b000>
    8000229c:	001007b7          	lui	a5,0x100
    800022a0:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    800022a4:	07b2                	sll	a5,a5,0xc
    check1 = read64(vaddr1) == 0x22;
    check2 = read64(vaddr2) == 0x11;   
    // INFO("0%lx 0x%lx", read64(vaddr1), read64(vaddr2));
    TEST_ASSERT("vs gets right values after changing 2nd stage pt", check1 && check2);
    800022a6:	0001b617          	auipc	a2,0x1b
    800022aa:	13a60613          	add	a2,a2,314 # 8001d3e0 <__func__.1+0x750>
    800022ae:	08200593          	li	a1,130
    800022b2:	0001b517          	auipc	a0,0x1b
    800022b6:	cde50513          	add	a0,a0,-802 # 8001cf90 <__func__.1+0x300>
    800022ba:	6384                	ld	s1,0(a5)
    800022bc:	10e190ef          	jal	8001b3ca <printf>
    800022c0:	02200793          	li	a5,34
    800022c4:	2ef90363          	beq	s2,a5,800025aa <two_stage_translation_1+0x3ec>
    800022c8:	0001b597          	auipc	a1,0x1b
    800022cc:	ca058593          	add	a1,a1,-864 # 8001cf68 <__func__.1+0x2d8>
    800022d0:	0001b517          	auipc	a0,0x1b
    800022d4:	cd850513          	add	a0,a0,-808 # 8001cfa8 <__func__.1+0x318>
    800022d8:	0f2190ef          	jal	8001b3ca <printf>
    800022dc:	0001b517          	auipc	a0,0x1b
    800022e0:	cd450513          	add	a0,a0,-812 # 8001cfb0 <__func__.1+0x320>
    800022e4:	0e6190ef          	jal	8001b3ca <printf>
    800022e8:	02900513          	li	a0,41
    800022ec:	7b1170ef          	jal	8001a29c <putchar>
    800022f0:	4529                	li	a0,10
    800022f2:	7ab170ef          	jal	8001a29c <putchar>
    800022f6:	4401                	li	s0,0

    vspt_switch();
    800022f8:	ec2fe0ef          	jal	800009ba <vspt_switch>
    asm volatile ("sfence.vma \n\t");
    800022fc:	12000073          	sfence.vma
    80002300:	4001b7b7          	lui	a5,0x4001b
    80002304:	078a                	sll	a5,a5,0x2
    80002306:	0007b903          	ld	s2,0(a5) # 4001b000 <STACK_SIZE+0x3ff1b000>
    8000230a:	001007b7          	lui	a5,0x100
    8000230e:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    80002312:	07b2                	sll	a5,a5,0xc
    sfence();
    check1 = read64(vaddr1) == 0x11;
    check2 = read64(vaddr2) == 0x22;   
    TEST_ASSERT("vs gets right values after changing 1st stage pt", check1 && check2);
    80002314:	0001b617          	auipc	a2,0x1b
    80002318:	10460613          	add	a2,a2,260 # 8001d418 <__func__.1+0x788>
    8000231c:	08200593          	li	a1,130
    80002320:	0001b517          	auipc	a0,0x1b
    80002324:	c7050513          	add	a0,a0,-912 # 8001cf90 <__func__.1+0x300>
    80002328:	6384                	ld	s1,0(a5)
    8000232a:	0a0190ef          	jal	8001b3ca <printf>
    8000232e:	47c5                	li	a5,17
    80002330:	30f90963          	beq	s2,a5,80002642 <two_stage_translation_1+0x484>
    80002334:	0001b597          	auipc	a1,0x1b
    80002338:	c3458593          	add	a1,a1,-972 # 8001cf68 <__func__.1+0x2d8>
    8000233c:	0001b517          	auipc	a0,0x1b
    80002340:	c6c50513          	add	a0,a0,-916 # 8001cfa8 <__func__.1+0x318>
    80002344:	086190ef          	jal	8001b3ca <printf>
    80002348:	0001b517          	auipc	a0,0x1b
    8000234c:	c6850513          	add	a0,a0,-920 # 8001cfb0 <__func__.1+0x320>
    80002350:	07a190ef          	jal	8001b3ca <printf>
    80002354:	02900513          	li	a0,41
    80002358:	745170ef          	jal	8001a29c <putchar>
    8000235c:	4529                	li	a0,10
    8000235e:	73f170ef          	jal	8001a29c <putchar>
    80002362:	4481                	li	s1,0

    goto_priv(PRIV_M); 
    80002364:	4511                	li	a0,4
    80002366:	f78fe0ef          	jal	80000ade <goto_priv>
    CSRS(medeleg, 1ull << CAUSE_LGPF);
    8000236a:	002007b7          	lui	a5,0x200
    8000236e:	3027a073          	csrs	medeleg,a5
    goto_priv(PRIV_VS);
    80002372:	4509                	li	a0,2
    80002374:	f6afe0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80002378:	0ff0000f          	fence
    8000237c:	4785                	li	a5,1
    8000237e:	0003b417          	auipc	s0,0x3b
    80002382:	c9240413          	add	s0,s0,-878 # 8003d010 <excpt>
    80002386:	00f41023          	sh	a5,0(s0)
    8000238a:	0003b797          	auipc	a5,0x3b
    8000238e:	ca07bf23          	sd	zero,-834(a5) # 8003d048 <excpt+0x38>
    80002392:	0ff0000f          	fence
    80002396:	001007b7          	lui	a5,0x100
    8000239a:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    8000239e:	07b2                	sll	a5,a5,0xc
    800023a0:	639c                	ld	a5,0(a5)
    read64(vs_page_base(VSRWX_GI));    
    TEST_ASSERT(
    800023a2:	08200593          	li	a1,130
    800023a6:	0001b617          	auipc	a2,0x1b
    800023aa:	0aa60613          	add	a2,a2,170 # 8001d450 <__func__.1+0x7c0>
    800023ae:	0001b517          	auipc	a0,0x1b
    800023b2:	be250513          	add	a0,a0,-1054 # 8001cf90 <__func__.1+0x300>
    800023b6:	014190ef          	jal	8001b3ca <printf>
    800023ba:	00144783          	lbu	a5,1(s0)
    800023be:	0001b597          	auipc	a1,0x1b
    800023c2:	baa58593          	add	a1,a1,-1110 # 8001cf68 <__func__.1+0x2d8>
    800023c6:	c789                	beqz	a5,800023d0 <two_stage_translation_1+0x212>
    800023c8:	6418                	ld	a4,8(s0)
    800023ca:	47d5                	li	a5,21
    800023cc:	3af70f63          	beq	a4,a5,8000278a <two_stage_translation_1+0x5cc>
    800023d0:	0001b517          	auipc	a0,0x1b
    800023d4:	bd850513          	add	a0,a0,-1064 # 8001cfa8 <__func__.1+0x318>
    800023d8:	7f3180ef          	jal	8001b3ca <printf>
    800023dc:	00144783          	lbu	a5,1(s0)
    800023e0:	c789                	beqz	a5,800023ea <two_stage_translation_1+0x22c>
    800023e2:	6418                	ld	a4,8(s0)
    800023e4:	47d5                	li	a5,21
    800023e6:	2af70063          	beq	a4,a5,80002686 <two_stage_translation_1+0x4c8>
    800023ea:	0001b517          	auipc	a0,0x1b
    800023ee:	bc650513          	add	a0,a0,-1082 # 8001cfb0 <__func__.1+0x320>
    800023f2:	7d9180ef          	jal	8001b3ca <printf>
    800023f6:	02900513          	li	a0,41
    800023fa:	6a3170ef          	jal	8001a29c <putchar>
    800023fe:	4529                	li	a0,10
    80002400:	69d170ef          	jal	8001a29c <putchar>
    80002404:	c889                	beqz	s1,80002416 <two_stage_translation_1+0x258>
    80002406:	00144783          	lbu	a5,1(s0)
    8000240a:	4481                	li	s1,0
    8000240c:	c789                	beqz	a5,80002416 <two_stage_translation_1+0x258>
    8000240e:	6418                	ld	a4,8(s0)
    80002410:	47d5                	li	a5,21
    80002412:	30f70a63          	beq	a4,a5,80002726 <two_stage_translation_1+0x568>
        excpt.priv == PRIV_HS &&
        excpt.gva == true &&
        excpt.xpv == true
    );

    TEST_SETUP_EXCEPT();
    80002416:	0ff0000f          	fence
    8000241a:	4785                	li	a5,1
    8000241c:	00f41023          	sh	a5,0(s0)
    80002420:	0003b797          	auipc	a5,0x3b
    80002424:	c207b423          	sd	zero,-984(a5) # 8003d048 <excpt+0x38>
    80002428:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vs_page_base(VSRWX_GI)); 
    8000242c:	001007b7          	lui	a5,0x100
    80002430:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80002434:	07b2                	sll	a5,a5,0xc
    80002436:	00000297          	auipc	t0,0x0
    8000243a:	00c28293          	add	t0,t0,12 # 80002442 <two_stage_translation_1+0x284>
    8000243e:	02543c23          	sd	t0,56(s0)
    80002442:	8782                	jr	a5
    TEST_ASSERT(
    80002444:	08200593          	li	a1,130
    80002448:	0001b617          	auipc	a2,0x1b
    8000244c:	03860613          	add	a2,a2,56 # 8001d480 <__func__.1+0x7f0>
    80002450:	0001b517          	auipc	a0,0x1b
    80002454:	b4050513          	add	a0,a0,-1216 # 8001cf90 <__func__.1+0x300>
    80002458:	773180ef          	jal	8001b3ca <printf>
    8000245c:	00144783          	lbu	a5,1(s0)
    80002460:	0001b597          	auipc	a1,0x1b
    80002464:	b0858593          	add	a1,a1,-1272 # 8001cf68 <__func__.1+0x2d8>
    80002468:	c789                	beqz	a5,80002472 <two_stage_translation_1+0x2b4>
    8000246a:	6418                	ld	a4,8(s0)
    8000246c:	47d1                	li	a5,20
    8000246e:	36f70163          	beq	a4,a5,800027d0 <two_stage_translation_1+0x612>
    80002472:	0001b517          	auipc	a0,0x1b
    80002476:	b3650513          	add	a0,a0,-1226 # 8001cfa8 <__func__.1+0x318>
    8000247a:	751180ef          	jal	8001b3ca <printf>
    8000247e:	00144783          	lbu	a5,1(s0)
    80002482:	c789                	beqz	a5,8000248c <two_stage_translation_1+0x2ce>
    80002484:	6418                	ld	a4,8(s0)
    80002486:	47d1                	li	a5,20
    80002488:	22f70363          	beq	a4,a5,800026ae <two_stage_translation_1+0x4f0>
    8000248c:	0001b517          	auipc	a0,0x1b
    80002490:	b2450513          	add	a0,a0,-1244 # 8001cfb0 <__func__.1+0x320>
    80002494:	737180ef          	jal	8001b3ca <printf>
    80002498:	02900513          	li	a0,41
    8000249c:	601170ef          	jal	8001a29c <putchar>
    800024a0:	4529                	li	a0,10
    800024a2:	5fb170ef          	jal	8001a29c <putchar>
    800024a6:	c889                	beqz	s1,800024b8 <two_stage_translation_1+0x2fa>
    800024a8:	00144783          	lbu	a5,1(s0)
    800024ac:	4481                	li	s1,0
    800024ae:	c789                	beqz	a5,800024b8 <two_stage_translation_1+0x2fa>
    800024b0:	6418                	ld	a4,8(s0)
    800024b2:	47d1                	li	a5,20
    800024b4:	24f70763          	beq	a4,a5,80002702 <two_stage_translation_1+0x544>
        excpt.priv == PRIV_M  &&
        excpt.gva == true &&
        excpt.xpv == true
    );

    goto_priv(PRIV_M);
    800024b8:	4511                	li	a0,4
    800024ba:	e24fe0ef          	jal	80000ade <goto_priv>
    CSRS(medeleg, 1 << CAUSE_LPF | 1 << CAUSE_LGPF);
    800024be:	002027b7          	lui	a5,0x202
    800024c2:	3027a073          	csrs	medeleg,a5
    goto_priv(PRIV_HS); 
    800024c6:	450d                	li	a0,3
    800024c8:	e16fe0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HEDELEG, 1 << CAUSE_LPF);
    800024cc:	6789                	lui	a5,0x2
    800024ce:	6027a073          	csrs	hedeleg,a5
    goto_priv(PRIV_VS);
    800024d2:	4509                	li	a0,2
    800024d4:	e0afe0ef          	jal	80000ade <goto_priv>
    800024d8:	12000073          	sfence.vma
    sfence();
    TEST_SETUP_EXCEPT();
    800024dc:	0ff0000f          	fence
    800024e0:	4785                	li	a5,1
    800024e2:	00f41023          	sh	a5,0(s0)
    800024e6:	0003b797          	auipc	a5,0x3b
    800024ea:	b607b123          	sd	zero,-1182(a5) # 8003d048 <excpt+0x38>
    800024ee:	0ff0000f          	fence
    volatile uint64_t x = *(volatile uint64_t *)addr;
    800024f2:	400197b7          	lui	a5,0x40019
    800024f6:	078a                	sll	a5,a5,0x2
    800024f8:	639c                	ld	a5,0(a5)
    touchread(vs_page_base(VSI_GI));    
    TEST_ASSERT(
    800024fa:	08200593          	li	a1,130
    800024fe:	0001b617          	auipc	a2,0x1b
    80002502:	fc260613          	add	a2,a2,-62 # 8001d4c0 <__func__.1+0x830>
    80002506:	0001b517          	auipc	a0,0x1b
    8000250a:	a8a50513          	add	a0,a0,-1398 # 8001cf90 <__func__.1+0x300>
    volatile uint64_t x = *(volatile uint64_t *)addr;
    8000250e:	e43e                	sd	a5,8(sp)
    TEST_ASSERT(
    80002510:	6bb180ef          	jal	8001b3ca <printf>
    80002514:	00144783          	lbu	a5,1(s0)
    80002518:	0001b597          	auipc	a1,0x1b
    8000251c:	a5058593          	add	a1,a1,-1456 # 8001cf68 <__func__.1+0x2d8>
    80002520:	c789                	beqz	a5,8000252a <two_stage_translation_1+0x36c>
    80002522:	6418                	ld	a4,8(s0)
    80002524:	47b5                	li	a5,13
    80002526:	28f70863          	beq	a4,a5,800027b6 <two_stage_translation_1+0x5f8>
    8000252a:	0001b517          	auipc	a0,0x1b
    8000252e:	a7e50513          	add	a0,a0,-1410 # 8001cfa8 <__func__.1+0x318>
    80002532:	699180ef          	jal	8001b3ca <printf>
    80002536:	00144783          	lbu	a5,1(s0)
    8000253a:	c789                	beqz	a5,80002544 <two_stage_translation_1+0x386>
    8000253c:	6418                	ld	a4,8(s0)
    8000253e:	47b5                	li	a5,13
    80002540:	18f70b63          	beq	a4,a5,800026d6 <two_stage_translation_1+0x518>
    80002544:	0001b517          	auipc	a0,0x1b
    80002548:	a6c50513          	add	a0,a0,-1428 # 8001cfb0 <__func__.1+0x320>
    8000254c:	67f180ef          	jal	8001b3ca <printf>
    80002550:	02900513          	li	a0,41
    80002554:	549170ef          	jal	8001a29c <putchar>
    80002558:	4529                	li	a0,10
    8000255a:	543170ef          	jal	8001a29c <putchar>
    8000255e:	c0a1                	beqz	s1,8000259e <two_stage_translation_1+0x3e0>
    80002560:	00144483          	lbu	s1,1(s0)
        excpt.cause == CAUSE_LPF &&
        excpt.priv == PRIV_VS && 
        excpt.gva == false
    );

    TEST_END();
    80002564:	0001b597          	auipc	a1,0x1b
    80002568:	a0458593          	add	a1,a1,-1532 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT(
    8000256c:	c491                	beqz	s1,80002578 <two_stage_translation_1+0x3ba>
    8000256e:	6418                	ld	a4,8(s0)
    80002570:	47b5                	li	a5,13
    80002572:	16f70b63          	beq	a4,a5,800026e8 <two_stage_translation_1+0x52a>
    80002576:	4481                	li	s1,0
    TEST_END();
    80002578:	0001b517          	auipc	a0,0x1b
    8000257c:	a9850513          	add	a0,a0,-1384 # 8001d010 <__func__.1+0x380>
    80002580:	64b180ef          	jal	8001b3ca <printf>
    80002584:	4511                	li	a0,4
    80002586:	d58fe0ef          	jal	80000ade <goto_priv>
    8000258a:	d9dfe0ef          	jal	80001326 <reset_state>
}
    8000258e:	70e2                	ld	ra,56(sp)
    80002590:	7442                	ld	s0,48(sp)
    80002592:	7902                	ld	s2,32(sp)
    80002594:	69e2                	ld	s3,24(sp)
    80002596:	8526                	mv	a0,s1
    80002598:	74a2                	ld	s1,40(sp)
    8000259a:	6121                	add	sp,sp,64
    8000259c:	8082                	ret
    TEST_ASSERT(
    8000259e:	4481                	li	s1,0
    TEST_END();
    800025a0:	0001b597          	auipc	a1,0x1b
    800025a4:	9c858593          	add	a1,a1,-1592 # 8001cf68 <__func__.1+0x2d8>
    800025a8:	bfc1                	j	80002578 <two_stage_translation_1+0x3ba>
    TEST_ASSERT("vs gets right values after changing 2nd stage pt", check1 && check2);
    800025aa:	47c5                	li	a5,17
    800025ac:	1af48f63          	beq	s1,a5,8000276a <two_stage_translation_1+0x5ac>
    800025b0:	0001b597          	auipc	a1,0x1b
    800025b4:	9b858593          	add	a1,a1,-1608 # 8001cf68 <__func__.1+0x2d8>
    800025b8:	0001b517          	auipc	a0,0x1b
    800025bc:	9f050513          	add	a0,a0,-1552 # 8001cfa8 <__func__.1+0x318>
    800025c0:	60b180ef          	jal	8001b3ca <printf>
    800025c4:	0001b517          	auipc	a0,0x1b
    800025c8:	9ec50513          	add	a0,a0,-1556 # 8001cfb0 <__func__.1+0x320>
    800025cc:	5ff180ef          	jal	8001b3ca <printf>
    800025d0:	02900513          	li	a0,41
    800025d4:	4c9170ef          	jal	8001a29c <putchar>
    800025d8:	4529                	li	a0,10
    800025da:	4c3170ef          	jal	8001a29c <putchar>
    800025de:	d0040ce3          	beqz	s0,800022f6 <two_stage_translation_1+0x138>
    800025e2:	14bd                	add	s1,s1,-17
    800025e4:	0014b413          	seqz	s0,s1
    800025e8:	bb01                	j	800022f8 <two_stage_translation_1+0x13a>
    TEST_ASSERT("vs gets right values", check1 && check2);
    800025ea:	03240e63          	beq	s0,s2,80002626 <two_stage_translation_1+0x468>
    800025ee:	0001b597          	auipc	a1,0x1b
    800025f2:	97a58593          	add	a1,a1,-1670 # 8001cf68 <__func__.1+0x2d8>
    800025f6:	0001b517          	auipc	a0,0x1b
    800025fa:	9b250513          	add	a0,a0,-1614 # 8001cfa8 <__func__.1+0x318>
    800025fe:	5cd180ef          	jal	8001b3ca <printf>
    80002602:	0001b517          	auipc	a0,0x1b
    80002606:	9ae50513          	add	a0,a0,-1618 # 8001cfb0 <__func__.1+0x320>
    8000260a:	5c1180ef          	jal	8001b3ca <printf>
    8000260e:	02900513          	li	a0,41
    80002612:	48b170ef          	jal	8001a29c <putchar>
    80002616:	4529                	li	a0,10
    80002618:	485170ef          	jal	8001a29c <putchar>
    8000261c:	fde40413          	add	s0,s0,-34
    80002620:	00143413          	seqz	s0,s0
    80002624:	b999                	j	8000227a <two_stage_translation_1+0xbc>
    80002626:	0001b597          	auipc	a1,0x1b
    8000262a:	93258593          	add	a1,a1,-1742 # 8001cf58 <__func__.1+0x2c8>
    8000262e:	0001b517          	auipc	a0,0x1b
    80002632:	97a50513          	add	a0,a0,-1670 # 8001cfa8 <__func__.1+0x318>
    80002636:	595180ef          	jal	8001b3ca <printf>
    8000263a:	4529                	li	a0,10
    8000263c:	461170ef          	jal	8001a29c <putchar>
    80002640:	bff1                	j	8000261c <two_stage_translation_1+0x45e>
    TEST_ASSERT("vs gets right values after changing 1st stage pt", check1 && check2);
    80002642:	02200793          	li	a5,34
    80002646:	10f48263          	beq	s1,a5,8000274a <two_stage_translation_1+0x58c>
    8000264a:	0001b597          	auipc	a1,0x1b
    8000264e:	91e58593          	add	a1,a1,-1762 # 8001cf68 <__func__.1+0x2d8>
    80002652:	0001b517          	auipc	a0,0x1b
    80002656:	95650513          	add	a0,a0,-1706 # 8001cfa8 <__func__.1+0x318>
    8000265a:	571180ef          	jal	8001b3ca <printf>
    8000265e:	0001b517          	auipc	a0,0x1b
    80002662:	95250513          	add	a0,a0,-1710 # 8001cfb0 <__func__.1+0x320>
    80002666:	565180ef          	jal	8001b3ca <printf>
    8000266a:	02900513          	li	a0,41
    8000266e:	42f170ef          	jal	8001a29c <putchar>
    80002672:	4529                	li	a0,10
    80002674:	429170ef          	jal	8001a29c <putchar>
    80002678:	ce0405e3          	beqz	s0,80002362 <two_stage_translation_1+0x1a4>
    8000267c:	fde48493          	add	s1,s1,-34
    80002680:	0014b493          	seqz	s1,s1
    80002684:	b1c5                	j	80002364 <two_stage_translation_1+0x1a6>
    TEST_ASSERT(
    80002686:	7418                	ld	a4,40(s0)
    80002688:	400197b7          	lui	a5,0x40019
    8000268c:	40078793          	add	a5,a5,1024 # 40019400 <STACK_SIZE+0x3ff19400>
    80002690:	d4f71de3          	bne	a4,a5,800023ea <two_stage_translation_1+0x22c>
    80002694:	4058                	lw	a4,4(s0)
    80002696:	478d                	li	a5,3
    80002698:	d4f719e3          	bne	a4,a5,800023ea <two_stage_translation_1+0x22c>
    8000269c:	03044783          	lbu	a5,48(s0)
    800026a0:	d40785e3          	beqz	a5,800023ea <two_stage_translation_1+0x22c>
    800026a4:	03144783          	lbu	a5,49(s0)
    800026a8:	d4079be3          	bnez	a5,800023fe <two_stage_translation_1+0x240>
    800026ac:	bb3d                	j	800023ea <two_stage_translation_1+0x22c>
    TEST_ASSERT(
    800026ae:	7418                	ld	a4,40(s0)
    800026b0:	400197b7          	lui	a5,0x40019
    800026b4:	40078793          	add	a5,a5,1024 # 40019400 <STACK_SIZE+0x3ff19400>
    800026b8:	dcf71ae3          	bne	a4,a5,8000248c <two_stage_translation_1+0x2ce>
    800026bc:	4058                	lw	a4,4(s0)
    800026be:	4791                	li	a5,4
    800026c0:	dcf716e3          	bne	a4,a5,8000248c <two_stage_translation_1+0x2ce>
    800026c4:	03044783          	lbu	a5,48(s0)
    800026c8:	dc0782e3          	beqz	a5,8000248c <two_stage_translation_1+0x2ce>
    800026cc:	03144783          	lbu	a5,49(s0)
    800026d0:	dc0798e3          	bnez	a5,800024a0 <two_stage_translation_1+0x2e2>
    800026d4:	bb65                	j	8000248c <two_stage_translation_1+0x2ce>
    TEST_ASSERT(
    800026d6:	4058                	lw	a4,4(s0)
    800026d8:	4789                	li	a5,2
    800026da:	e6f715e3          	bne	a4,a5,80002544 <two_stage_translation_1+0x386>
    800026de:	03044783          	lbu	a5,48(s0)
    800026e2:	e6078be3          	beqz	a5,80002558 <two_stage_translation_1+0x39a>
    800026e6:	bdb9                	j	80002544 <two_stage_translation_1+0x386>
    800026e8:	4058                	lw	a4,4(s0)
    800026ea:	4789                	li	a5,2
    800026ec:	e8f715e3          	bne	a4,a5,80002576 <two_stage_translation_1+0x3b8>
    800026f0:	03044783          	lbu	a5,48(s0)
    800026f4:	e80791e3          	bnez	a5,80002576 <two_stage_translation_1+0x3b8>
    TEST_END();
    800026f8:	0001b597          	auipc	a1,0x1b
    800026fc:	86058593          	add	a1,a1,-1952 # 8001cf58 <__func__.1+0x2c8>
    80002700:	bda5                	j	80002578 <two_stage_translation_1+0x3ba>
    TEST_ASSERT(
    80002702:	7418                	ld	a4,40(s0)
    80002704:	400197b7          	lui	a5,0x40019
    80002708:	40078793          	add	a5,a5,1024 # 40019400 <STACK_SIZE+0x3ff19400>
    8000270c:	daf716e3          	bne	a4,a5,800024b8 <two_stage_translation_1+0x2fa>
    80002710:	4058                	lw	a4,4(s0)
    80002712:	4791                	li	a5,4
    80002714:	daf712e3          	bne	a4,a5,800024b8 <two_stage_translation_1+0x2fa>
    80002718:	03045483          	lhu	s1,48(s0)
    8000271c:	eff48493          	add	s1,s1,-257
    80002720:	0014b493          	seqz	s1,s1
    80002724:	bb51                	j	800024b8 <two_stage_translation_1+0x2fa>
    TEST_ASSERT(
    80002726:	7418                	ld	a4,40(s0)
    80002728:	400197b7          	lui	a5,0x40019
    8000272c:	40078793          	add	a5,a5,1024 # 40019400 <STACK_SIZE+0x3ff19400>
    80002730:	cef713e3          	bne	a4,a5,80002416 <two_stage_translation_1+0x258>
    80002734:	4058                	lw	a4,4(s0)
    80002736:	478d                	li	a5,3
    80002738:	ccf71fe3          	bne	a4,a5,80002416 <two_stage_translation_1+0x258>
    8000273c:	03045483          	lhu	s1,48(s0)
    80002740:	eff48493          	add	s1,s1,-257
    80002744:	0014b493          	seqz	s1,s1
    80002748:	b1f9                	j	80002416 <two_stage_translation_1+0x258>
    TEST_ASSERT("vs gets right values after changing 1st stage pt", check1 && check2);
    8000274a:	0001b597          	auipc	a1,0x1b
    8000274e:	80e58593          	add	a1,a1,-2034 # 8001cf58 <__func__.1+0x2c8>
    80002752:	0001b517          	auipc	a0,0x1b
    80002756:	85650513          	add	a0,a0,-1962 # 8001cfa8 <__func__.1+0x318>
    8000275a:	471180ef          	jal	8001b3ca <printf>
    8000275e:	4529                	li	a0,10
    80002760:	33d170ef          	jal	8001a29c <putchar>
    80002764:	be040fe3          	beqz	s0,80002362 <two_stage_translation_1+0x1a4>
    80002768:	bf11                	j	8000267c <two_stage_translation_1+0x4be>
    TEST_ASSERT("vs gets right values after changing 2nd stage pt", check1 && check2);
    8000276a:	0001a597          	auipc	a1,0x1a
    8000276e:	7ee58593          	add	a1,a1,2030 # 8001cf58 <__func__.1+0x2c8>
    80002772:	0001b517          	auipc	a0,0x1b
    80002776:	83650513          	add	a0,a0,-1994 # 8001cfa8 <__func__.1+0x318>
    8000277a:	451180ef          	jal	8001b3ca <printf>
    8000277e:	4529                	li	a0,10
    80002780:	31d170ef          	jal	8001a29c <putchar>
    80002784:	b60409e3          	beqz	s0,800022f6 <two_stage_translation_1+0x138>
    80002788:	bda9                	j	800025e2 <two_stage_translation_1+0x424>
    TEST_ASSERT(
    8000278a:	7418                	ld	a4,40(s0)
    8000278c:	400197b7          	lui	a5,0x40019
    80002790:	40078793          	add	a5,a5,1024 # 40019400 <STACK_SIZE+0x3ff19400>
    80002794:	c2f71ee3          	bne	a4,a5,800023d0 <two_stage_translation_1+0x212>
    80002798:	4058                	lw	a4,4(s0)
    8000279a:	478d                	li	a5,3
    8000279c:	c2f71ae3          	bne	a4,a5,800023d0 <two_stage_translation_1+0x212>
    800027a0:	03045703          	lhu	a4,48(s0)
    800027a4:	10100793          	li	a5,257
    800027a8:	c2f714e3          	bne	a4,a5,800023d0 <two_stage_translation_1+0x212>
    800027ac:	0001a597          	auipc	a1,0x1a
    800027b0:	7ac58593          	add	a1,a1,1964 # 8001cf58 <__func__.1+0x2c8>
    800027b4:	b931                	j	800023d0 <two_stage_translation_1+0x212>
    TEST_ASSERT(
    800027b6:	4058                	lw	a4,4(s0)
    800027b8:	4789                	li	a5,2
    800027ba:	d6f718e3          	bne	a4,a5,8000252a <two_stage_translation_1+0x36c>
    800027be:	03044783          	lbu	a5,48(s0)
    800027c2:	d60794e3          	bnez	a5,8000252a <two_stage_translation_1+0x36c>
    800027c6:	0001a597          	auipc	a1,0x1a
    800027ca:	79258593          	add	a1,a1,1938 # 8001cf58 <__func__.1+0x2c8>
    800027ce:	bbb1                	j	8000252a <two_stage_translation_1+0x36c>
    TEST_ASSERT(
    800027d0:	7418                	ld	a4,40(s0)
    800027d2:	400197b7          	lui	a5,0x40019
    800027d6:	40078793          	add	a5,a5,1024 # 40019400 <STACK_SIZE+0x3ff19400>
    800027da:	c8f71ce3          	bne	a4,a5,80002472 <two_stage_translation_1+0x2b4>
    800027de:	4058                	lw	a4,4(s0)
    800027e0:	4791                	li	a5,4
    800027e2:	c8f718e3          	bne	a4,a5,80002472 <two_stage_translation_1+0x2b4>
    800027e6:	03045703          	lhu	a4,48(s0)
    800027ea:	10100793          	li	a5,257
    800027ee:	c8f712e3          	bne	a4,a5,80002472 <two_stage_translation_1+0x2b4>
    800027f2:	0001a597          	auipc	a1,0x1a
    800027f6:	76658593          	add	a1,a1,1894 # 8001cf58 <__func__.1+0x2c8>
    800027fa:	b9a5                	j	80002472 <two_stage_translation_1+0x2b4>

00000000800027fc <two_stage_translation_2>:

bool two_stage_translation_2(){
    800027fc:	7179                	add	sp,sp,-48
    
    TEST_START();
    800027fe:	00019597          	auipc	a1,0x19
    80002802:	14a58593          	add	a1,a1,330 # 8001b948 <__func__.17>
    80002806:	0001a517          	auipc	a0,0x1a
    8000280a:	77250513          	add	a0,a0,1906 # 8001cf78 <__func__.1+0x2e8>
bool two_stage_translation_2(){
    8000280e:	f406                	sd	ra,40(sp)
    80002810:	f022                	sd	s0,32(sp)
    80002812:	ec26                	sd	s1,24(sp)
    80002814:	e84a                	sd	s2,16(sp)
    80002816:	e44e                	sd	s3,8(sp)
    TEST_START();
    80002818:	3b3180ef          	jal	8001b3ca <printf>
    8000281c:	4529                	li	a0,10
    8000281e:	27f170ef          	jal	8001a29c <putchar>
    *((volatile uint64_t*) addr) = val;
    80002822:	000887b7          	lui	a5,0x88
    80002826:	2201b737          	lui	a4,0x2201b
    8000282a:	070a                	sll	a4,a4,0x2
    8000282c:	44c5                	li	s1,17
    8000282e:	06d78793          	add	a5,a5,109 # 8806d <_test_table_size+0x8806c>
    80002832:	07b2                	sll	a5,a5,0xc
    80002834:	e304                	sd	s1,0(a4)
    80002836:	02200913          	li	s2,34
    8000283a:	0127b023          	sd	s2,0(a5)
    write64(addr2, 0x22);

    /**
     * Setup hyp page_tables.
     */
    goto_priv(PRIV_HS);
    8000283e:	450d                	li	a0,3
    80002840:	a9efe0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80002844:	d9dfd0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80002848:	fdffd0ef          	jal	80000826 <hpt_init>

    /**
     * Setup guest page tables.
     */
    goto_priv(PRIV_VS);
    8000284c:	4509                	li	a0,2
    8000284e:	a90fe0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80002852:	e63fd0ef          	jal	800006b4 <vspt_init>
    return *((volatile uint64_t*) addr);
    80002856:	4001b7b7          	lui	a5,0x4001b
    8000285a:	078a                	sll	a5,a5,0x2
    8000285c:	0007b983          	ld	s3,0(a5) # 4001b000 <STACK_SIZE+0x3ff1b000>
    80002860:	001007b7          	lui	a5,0x100
    80002864:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    80002868:	07b2                	sll	a5,a5,0xc

    bool check1 = read64(vaddr1) == 0x11;
    bool check2 = read64(vaddr2) == 0x22;
    TEST_ASSERT("vs gets right values", check1 && check2);
    8000286a:	0001b617          	auipc	a2,0x1b
    8000286e:	b5e60613          	add	a2,a2,-1186 # 8001d3c8 <__func__.1+0x738>
    80002872:	08200593          	li	a1,130
    80002876:	0001a517          	auipc	a0,0x1a
    8000287a:	71a50513          	add	a0,a0,1818 # 8001cf90 <__func__.1+0x300>
    8000287e:	6380                	ld	s0,0(a5)
    80002880:	34b180ef          	jal	8001b3ca <printf>
    80002884:	0c998b63          	beq	s3,s1,8000295a <two_stage_translation_2+0x15e>
    80002888:	0001a597          	auipc	a1,0x1a
    8000288c:	6e058593          	add	a1,a1,1760 # 8001cf68 <__func__.1+0x2d8>
    80002890:	0001a517          	auipc	a0,0x1a
    80002894:	71850513          	add	a0,a0,1816 # 8001cfa8 <__func__.1+0x318>
    80002898:	333180ef          	jal	8001b3ca <printf>
    8000289c:	0001a517          	auipc	a0,0x1a
    800028a0:	71450513          	add	a0,a0,1812 # 8001cfb0 <__func__.1+0x320>
    800028a4:	327180ef          	jal	8001b3ca <printf>
    800028a8:	02900513          	li	a0,41
    800028ac:	1f1170ef          	jal	8001a29c <putchar>
    800028b0:	4529                	li	a0,10
    800028b2:	1eb170ef          	jal	8001a29c <putchar>
    800028b6:	4401                	li	s0,0
    
    goto_priv(PRIV_HS);
    800028b8:	450d                	li	a0,3
    800028ba:	a24fe0ef          	jal	80000ade <goto_priv>
    hpt_switch();
    800028be:	916fe0ef          	jal	800009d4 <hpt_switch>
    goto_priv(PRIV_VS);
    800028c2:	4509                	li	a0,2
    800028c4:	a1afe0ef          	jal	80000ade <goto_priv>
    800028c8:	4001b7b7          	lui	a5,0x4001b
    800028cc:	078a                	sll	a5,a5,0x2
    800028ce:	6384                	ld	s1,0(a5)
    800028d0:	001007b7          	lui	a5,0x100
    800028d4:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    800028d8:	07b2                	sll	a5,a5,0xc
    check1 = read64(vaddr1) == 0x11;
    check2 = read64(vaddr2) == 0x22;   
    // INFO("0%lx 0x%lx", read64(vaddr1), read64(vaddr2));
    TEST_ASSERT("vs do not change values after changing 2nd stage pt when not execute hfence", check1 && check2);
    800028da:	0001b617          	auipc	a2,0x1b
    800028de:	c1e60613          	add	a2,a2,-994 # 8001d4f8 <__func__.1+0x868>
    800028e2:	08200593          	li	a1,130
    800028e6:	0001a517          	auipc	a0,0x1a
    800028ea:	6aa50513          	add	a0,a0,1706 # 8001cf90 <__func__.1+0x300>
    800028ee:	0007b903          	ld	s2,0(a5)
    800028f2:	2d9180ef          	jal	8001b3ca <printf>
    800028f6:	47c5                	li	a5,17
    800028f8:	0af48d63          	beq	s1,a5,800029b2 <two_stage_translation_2+0x1b6>
    800028fc:	0001a597          	auipc	a1,0x1a
    80002900:	66c58593          	add	a1,a1,1644 # 8001cf68 <__func__.1+0x2d8>
    80002904:	0001a517          	auipc	a0,0x1a
    80002908:	6a450513          	add	a0,a0,1700 # 8001cfa8 <__func__.1+0x318>
    8000290c:	2bf180ef          	jal	8001b3ca <printf>
    80002910:	0001a517          	auipc	a0,0x1a
    80002914:	6a050513          	add	a0,a0,1696 # 8001cfb0 <__func__.1+0x320>
    80002918:	2b3180ef          	jal	8001b3ca <printf>
    8000291c:	02900513          	li	a0,41
    80002920:	17d170ef          	jal	8001a29c <putchar>
    80002924:	4529                	li	a0,10
    80002926:	177170ef          	jal	8001a29c <putchar>
    8000292a:	4401                	li	s0,0


    TEST_END();
    8000292c:	0001a597          	auipc	a1,0x1a
    80002930:	63c58593          	add	a1,a1,1596 # 8001cf68 <__func__.1+0x2d8>
    80002934:	0001a517          	auipc	a0,0x1a
    80002938:	6dc50513          	add	a0,a0,1756 # 8001d010 <__func__.1+0x380>
    8000293c:	28f180ef          	jal	8001b3ca <printf>
    80002940:	4511                	li	a0,4
    80002942:	99cfe0ef          	jal	80000ade <goto_priv>
    80002946:	9e1fe0ef          	jal	80001326 <reset_state>
}
    8000294a:	70a2                	ld	ra,40(sp)
    8000294c:	8522                	mv	a0,s0
    8000294e:	7402                	ld	s0,32(sp)
    80002950:	64e2                	ld	s1,24(sp)
    80002952:	6942                	ld	s2,16(sp)
    80002954:	69a2                	ld	s3,8(sp)
    80002956:	6145                	add	sp,sp,48
    80002958:	8082                	ret
    TEST_ASSERT("vs gets right values", check1 && check2);
    8000295a:	03240e63          	beq	s0,s2,80002996 <two_stage_translation_2+0x19a>
    8000295e:	0001a597          	auipc	a1,0x1a
    80002962:	60a58593          	add	a1,a1,1546 # 8001cf68 <__func__.1+0x2d8>
    80002966:	0001a517          	auipc	a0,0x1a
    8000296a:	64250513          	add	a0,a0,1602 # 8001cfa8 <__func__.1+0x318>
    8000296e:	25d180ef          	jal	8001b3ca <printf>
    80002972:	0001a517          	auipc	a0,0x1a
    80002976:	63e50513          	add	a0,a0,1598 # 8001cfb0 <__func__.1+0x320>
    8000297a:	251180ef          	jal	8001b3ca <printf>
    8000297e:	02900513          	li	a0,41
    80002982:	11b170ef          	jal	8001a29c <putchar>
    80002986:	4529                	li	a0,10
    80002988:	115170ef          	jal	8001a29c <putchar>
    8000298c:	fde40413          	add	s0,s0,-34
    80002990:	00143413          	seqz	s0,s0
    80002994:	b715                	j	800028b8 <two_stage_translation_2+0xbc>
    80002996:	0001a597          	auipc	a1,0x1a
    8000299a:	5c258593          	add	a1,a1,1474 # 8001cf58 <__func__.1+0x2c8>
    8000299e:	0001a517          	auipc	a0,0x1a
    800029a2:	60a50513          	add	a0,a0,1546 # 8001cfa8 <__func__.1+0x318>
    800029a6:	225180ef          	jal	8001b3ca <printf>
    800029aa:	4529                	li	a0,10
    800029ac:	0f1170ef          	jal	8001a29c <putchar>
    800029b0:	bff1                	j	8000298c <two_stage_translation_2+0x190>
    TEST_ASSERT("vs do not change values after changing 2nd stage pt when not execute hfence", check1 && check2);
    800029b2:	02200793          	li	a5,34
    800029b6:	f4f913e3          	bne	s2,a5,800028fc <two_stage_translation_2+0x100>
    800029ba:	0001a597          	auipc	a1,0x1a
    800029be:	59e58593          	add	a1,a1,1438 # 8001cf58 <__func__.1+0x2c8>
    800029c2:	0001a517          	auipc	a0,0x1a
    800029c6:	5e650513          	add	a0,a0,1510 # 8001cfa8 <__func__.1+0x318>
    800029ca:	201180ef          	jal	8001b3ca <printf>
    800029ce:	4529                	li	a0,10
    800029d0:	0cd170ef          	jal	8001a29c <putchar>
    800029d4:	d839                	beqz	s0,8000292a <two_stage_translation_2+0x12e>
    800029d6:	4405                	li	s0,1
    TEST_END();
    800029d8:	0001a597          	auipc	a1,0x1a
    800029dc:	58058593          	add	a1,a1,1408 # 8001cf58 <__func__.1+0x2c8>
    800029e0:	bf91                	j	80002934 <two_stage_translation_2+0x138>

00000000800029e2 <two_stage_translation_3>:

bool two_stage_translation_3(){
    800029e2:	7179                	add	sp,sp,-48
    
    TEST_START();
    800029e4:	00019597          	auipc	a1,0x19
    800029e8:	f7c58593          	add	a1,a1,-132 # 8001b960 <__func__.16>
    800029ec:	0001a517          	auipc	a0,0x1a
    800029f0:	58c50513          	add	a0,a0,1420 # 8001cf78 <__func__.1+0x2e8>
bool two_stage_translation_3(){
    800029f4:	f406                	sd	ra,40(sp)
    800029f6:	f022                	sd	s0,32(sp)
    800029f8:	ec26                	sd	s1,24(sp)
    800029fa:	e84a                	sd	s2,16(sp)
    800029fc:	e44e                	sd	s3,8(sp)
    TEST_START();
    800029fe:	1cd180ef          	jal	8001b3ca <printf>
    80002a02:	4529                	li	a0,10
    80002a04:	099170ef          	jal	8001a29c <putchar>
    *((volatile uint64_t*) addr) = val;
    80002a08:	000887b7          	lui	a5,0x88
    80002a0c:	2201b737          	lui	a4,0x2201b
    80002a10:	070a                	sll	a4,a4,0x2
    80002a12:	44c5                	li	s1,17
    80002a14:	06d78793          	add	a5,a5,109 # 8806d <_test_table_size+0x8806c>
    80002a18:	07b2                	sll	a5,a5,0xc
    80002a1a:	e304                	sd	s1,0(a4)
    80002a1c:	02200913          	li	s2,34
    80002a20:	0127b023          	sd	s2,0(a5)
    write64(addr2, 0x22);

    /**
     * Setup hyp page_tables.
     */
    goto_priv(PRIV_HS);
    80002a24:	450d                	li	a0,3
    80002a26:	8b8fe0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80002a2a:	bb7fd0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80002a2e:	df9fd0ef          	jal	80000826 <hpt_init>

    /**
     * Setup guest page tables.
     */
    goto_priv(PRIV_VS);
    80002a32:	4509                	li	a0,2
    80002a34:	8aafe0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80002a38:	c7dfd0ef          	jal	800006b4 <vspt_init>
    return *((volatile uint64_t*) addr);
    80002a3c:	4001b7b7          	lui	a5,0x4001b
    80002a40:	078a                	sll	a5,a5,0x2
    80002a42:	0007b983          	ld	s3,0(a5) # 4001b000 <STACK_SIZE+0x3ff1b000>
    80002a46:	001007b7          	lui	a5,0x100
    80002a4a:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    80002a4e:	07b2                	sll	a5,a5,0xc

    bool check1 = read64(vaddr1) == 0x11;
    bool check2 = read64(vaddr2) == 0x22;
    TEST_ASSERT("vs gets right values", check1 && check2);
    80002a50:	0001b617          	auipc	a2,0x1b
    80002a54:	97860613          	add	a2,a2,-1672 # 8001d3c8 <__func__.1+0x738>
    80002a58:	08200593          	li	a1,130
    80002a5c:	0001a517          	auipc	a0,0x1a
    80002a60:	53450513          	add	a0,a0,1332 # 8001cf90 <__func__.1+0x300>
    80002a64:	6380                	ld	s0,0(a5)
    80002a66:	165180ef          	jal	8001b3ca <printf>
    80002a6a:	0c998863          	beq	s3,s1,80002b3a <two_stage_translation_3+0x158>
    80002a6e:	0001a597          	auipc	a1,0x1a
    80002a72:	4fa58593          	add	a1,a1,1274 # 8001cf68 <__func__.1+0x2d8>
    80002a76:	0001a517          	auipc	a0,0x1a
    80002a7a:	53250513          	add	a0,a0,1330 # 8001cfa8 <__func__.1+0x318>
    80002a7e:	14d180ef          	jal	8001b3ca <printf>
    80002a82:	0001a517          	auipc	a0,0x1a
    80002a86:	52e50513          	add	a0,a0,1326 # 8001cfb0 <__func__.1+0x320>
    80002a8a:	141180ef          	jal	8001b3ca <printf>
    80002a8e:	02900513          	li	a0,41
    80002a92:	00b170ef          	jal	8001a29c <putchar>
    80002a96:	4529                	li	a0,10
    80002a98:	005170ef          	jal	8001a29c <putchar>
    80002a9c:	4401                	li	s0,0
    
    goto_priv(PRIV_VS);
    80002a9e:	4509                	li	a0,2
    80002aa0:	83efe0ef          	jal	80000ade <goto_priv>

    vspt_switch();
    80002aa4:	f17fd0ef          	jal	800009ba <vspt_switch>
    80002aa8:	4001b7b7          	lui	a5,0x4001b
    80002aac:	078a                	sll	a5,a5,0x2
    80002aae:	6384                	ld	s1,0(a5)
    80002ab0:	001007b7          	lui	a5,0x100
    80002ab4:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    80002ab8:	07b2                	sll	a5,a5,0xc
    check1 = read64(vaddr1) == 0x11;
    check2 = read64(vaddr2) == 0x22;   
    TEST_ASSERT("vs do not change values after changing 1st stage pt when not execute sfence", check1 && check2);
    80002aba:	0001b617          	auipc	a2,0x1b
    80002abe:	a8e60613          	add	a2,a2,-1394 # 8001d548 <__func__.1+0x8b8>
    80002ac2:	08200593          	li	a1,130
    80002ac6:	0001a517          	auipc	a0,0x1a
    80002aca:	4ca50513          	add	a0,a0,1226 # 8001cf90 <__func__.1+0x300>
    80002ace:	0007b903          	ld	s2,0(a5)
    80002ad2:	0f9180ef          	jal	8001b3ca <printf>
    80002ad6:	47c5                	li	a5,17
    80002ad8:	0af48d63          	beq	s1,a5,80002b92 <two_stage_translation_3+0x1b0>
    80002adc:	0001a597          	auipc	a1,0x1a
    80002ae0:	48c58593          	add	a1,a1,1164 # 8001cf68 <__func__.1+0x2d8>
    80002ae4:	0001a517          	auipc	a0,0x1a
    80002ae8:	4c450513          	add	a0,a0,1220 # 8001cfa8 <__func__.1+0x318>
    80002aec:	0df180ef          	jal	8001b3ca <printf>
    80002af0:	0001a517          	auipc	a0,0x1a
    80002af4:	4c050513          	add	a0,a0,1216 # 8001cfb0 <__func__.1+0x320>
    80002af8:	0d3180ef          	jal	8001b3ca <printf>
    80002afc:	02900513          	li	a0,41
    80002b00:	79c170ef          	jal	8001a29c <putchar>
    80002b04:	4529                	li	a0,10
    80002b06:	796170ef          	jal	8001a29c <putchar>
    80002b0a:	4401                	li	s0,0

    TEST_END();
    80002b0c:	0001a597          	auipc	a1,0x1a
    80002b10:	45c58593          	add	a1,a1,1116 # 8001cf68 <__func__.1+0x2d8>
    80002b14:	0001a517          	auipc	a0,0x1a
    80002b18:	4fc50513          	add	a0,a0,1276 # 8001d010 <__func__.1+0x380>
    80002b1c:	0af180ef          	jal	8001b3ca <printf>
    80002b20:	4511                	li	a0,4
    80002b22:	fbdfd0ef          	jal	80000ade <goto_priv>
    80002b26:	801fe0ef          	jal	80001326 <reset_state>
}
    80002b2a:	70a2                	ld	ra,40(sp)
    80002b2c:	8522                	mv	a0,s0
    80002b2e:	7402                	ld	s0,32(sp)
    80002b30:	64e2                	ld	s1,24(sp)
    80002b32:	6942                	ld	s2,16(sp)
    80002b34:	69a2                	ld	s3,8(sp)
    80002b36:	6145                	add	sp,sp,48
    80002b38:	8082                	ret
    TEST_ASSERT("vs gets right values", check1 && check2);
    80002b3a:	03240e63          	beq	s0,s2,80002b76 <two_stage_translation_3+0x194>
    80002b3e:	0001a597          	auipc	a1,0x1a
    80002b42:	42a58593          	add	a1,a1,1066 # 8001cf68 <__func__.1+0x2d8>
    80002b46:	0001a517          	auipc	a0,0x1a
    80002b4a:	46250513          	add	a0,a0,1122 # 8001cfa8 <__func__.1+0x318>
    80002b4e:	07d180ef          	jal	8001b3ca <printf>
    80002b52:	0001a517          	auipc	a0,0x1a
    80002b56:	45e50513          	add	a0,a0,1118 # 8001cfb0 <__func__.1+0x320>
    80002b5a:	071180ef          	jal	8001b3ca <printf>
    80002b5e:	02900513          	li	a0,41
    80002b62:	73a170ef          	jal	8001a29c <putchar>
    80002b66:	4529                	li	a0,10
    80002b68:	734170ef          	jal	8001a29c <putchar>
    80002b6c:	fde40413          	add	s0,s0,-34
    80002b70:	00143413          	seqz	s0,s0
    80002b74:	b72d                	j	80002a9e <two_stage_translation_3+0xbc>
    80002b76:	0001a597          	auipc	a1,0x1a
    80002b7a:	3e258593          	add	a1,a1,994 # 8001cf58 <__func__.1+0x2c8>
    80002b7e:	0001a517          	auipc	a0,0x1a
    80002b82:	42a50513          	add	a0,a0,1066 # 8001cfa8 <__func__.1+0x318>
    80002b86:	045180ef          	jal	8001b3ca <printf>
    80002b8a:	4529                	li	a0,10
    80002b8c:	710170ef          	jal	8001a29c <putchar>
    80002b90:	bff1                	j	80002b6c <two_stage_translation_3+0x18a>
    TEST_ASSERT("vs do not change values after changing 1st stage pt when not execute sfence", check1 && check2);
    80002b92:	02200793          	li	a5,34
    80002b96:	f4f913e3          	bne	s2,a5,80002adc <two_stage_translation_3+0xfa>
    80002b9a:	0001a597          	auipc	a1,0x1a
    80002b9e:	3be58593          	add	a1,a1,958 # 8001cf58 <__func__.1+0x2c8>
    80002ba2:	0001a517          	auipc	a0,0x1a
    80002ba6:	40650513          	add	a0,a0,1030 # 8001cfa8 <__func__.1+0x318>
    80002baa:	021180ef          	jal	8001b3ca <printf>
    80002bae:	4529                	li	a0,10
    80002bb0:	6ec170ef          	jal	8001a29c <putchar>
    80002bb4:	d839                	beqz	s0,80002b0a <two_stage_translation_3+0x128>
    80002bb6:	4405                	li	s0,1
    TEST_END();
    80002bb8:	0001a597          	auipc	a1,0x1a
    80002bbc:	3a058593          	add	a1,a1,928 # 8001cf58 <__func__.1+0x2c8>
    80002bc0:	bf91                	j	80002b14 <two_stage_translation_3+0x132>

0000000080002bc2 <second_stage_only_translation>:

bool second_stage_only_translation(){
    80002bc2:	7179                	add	sp,sp,-48

    /**
     * Test only 2nd stage translation.
     */
    TEST_START();
    80002bc4:	00019597          	auipc	a1,0x19
    80002bc8:	db458593          	add	a1,a1,-588 # 8001b978 <__func__.15>
    80002bcc:	0001a517          	auipc	a0,0x1a
    80002bd0:	3ac50513          	add	a0,a0,940 # 8001cf78 <__func__.1+0x2e8>
bool second_stage_only_translation(){
    80002bd4:	f406                	sd	ra,40(sp)
    80002bd6:	ec26                	sd	s1,24(sp)
    80002bd8:	e84a                	sd	s2,16(sp)
    80002bda:	f022                	sd	s0,32(sp)
    80002bdc:	e44e                	sd	s3,8(sp)
    80002bde:	e052                	sd	s4,0(sp)
    TEST_START();
    80002be0:	7ea180ef          	jal	8001b3ca <printf>
    80002be4:	4529                	li	a0,10
    80002be6:	6b6170ef          	jal	8001a29c <putchar>
    *((volatile uint64_t*) addr) = val;
    80002bea:	000887b7          	lui	a5,0x88
    80002bee:	2201b737          	lui	a4,0x2201b
    80002bf2:	44c5                	li	s1,17
    80002bf4:	070a                	sll	a4,a4,0x2
    80002bf6:	06d78793          	add	a5,a5,109 # 8806d <_test_table_size+0x8806c>
    80002bfa:	e304                	sd	s1,0(a4)
    80002bfc:	02200913          	li	s2,34
    80002c00:	07b2                	sll	a5,a5,0xc
    80002c02:	0127b023          	sd	s2,0(a5)
    uintptr_t vaddr2 = vs_page_base(SWITCH2);
    write64(addr1, 0x11);
    write64(addr2, 0x22);   


    CSRS(medeleg, (1 << CAUSE_LGPF) | (1 << CAUSE_SGPF));
    80002c06:	00a007b7          	lui	a5,0xa00
    80002c0a:	3027a073          	csrs	medeleg,a5

    /**
     * Setup hyp page_tables.
     */
    goto_priv(PRIV_HS);
    80002c0e:	450d                	li	a0,3
    80002c10:	ecffd0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80002c14:	9cdfd0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80002c18:	c0ffd0ef          	jal	80000826 <hpt_init>
    
    goto_priv(PRIV_VS);
    80002c1c:	4509                	li	a0,2
    80002c1e:	ec1fd0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80002c22:	0ff0000f          	fence
    80002c26:	4785                	li	a5,1
    80002c28:	0003a417          	auipc	s0,0x3a
    80002c2c:	3e840413          	add	s0,s0,1000 # 8003d010 <excpt>
    80002c30:	00f41023          	sh	a5,0(s0)
    80002c34:	0003a797          	auipc	a5,0x3a
    80002c38:	4007ba23          	sd	zero,1044(a5) # 8003d048 <excpt+0x38>
    80002c3c:	0ff0000f          	fence
    return *((volatile uint64_t*) addr);
    80002c40:	001007b7          	lui	a5,0x100
    80002c44:	4001b737          	lui	a4,0x4001b
    80002c48:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    80002c4c:	07b2                	sll	a5,a5,0xc
    80002c4e:	070a                	sll	a4,a4,0x2
    bool check1 = read64(vaddr1) == 0x11;
    bool check2 = read64(vaddr2) == 0x22;
    TEST_ASSERT("vs gets right values", excpt.triggered == false && check1 && check2);
    80002c50:	0001a617          	auipc	a2,0x1a
    80002c54:	77860613          	add	a2,a2,1912 # 8001d3c8 <__func__.1+0x738>
    80002c58:	08200593          	li	a1,130
    80002c5c:	0001a517          	auipc	a0,0x1a
    80002c60:	33450513          	add	a0,a0,820 # 8001cf90 <__func__.1+0x300>
    80002c64:	00073983          	ld	s3,0(a4) # 4001b000 <STACK_SIZE+0x3ff1b000>
    80002c68:	0007ba03          	ld	s4,0(a5)
    80002c6c:	75e180ef          	jal	8001b3ca <printf>
    80002c70:	00144783          	lbu	a5,1(s0)
    80002c74:	22079163          	bnez	a5,80002e96 <second_stage_only_translation+0x2d4>
    80002c78:	2e998863          	beq	s3,s1,80002f68 <second_stage_only_translation+0x3a6>
    80002c7c:	0001a597          	auipc	a1,0x1a
    80002c80:	2ec58593          	add	a1,a1,748 # 8001cf68 <__func__.1+0x2d8>
    80002c84:	0001a517          	auipc	a0,0x1a
    80002c88:	32450513          	add	a0,a0,804 # 8001cfa8 <__func__.1+0x318>
    80002c8c:	73e180ef          	jal	8001b3ca <printf>
    80002c90:	0001a517          	auipc	a0,0x1a
    80002c94:	32050513          	add	a0,a0,800 # 8001cfb0 <__func__.1+0x320>
    80002c98:	732180ef          	jal	8001b3ca <printf>
    80002c9c:	02900513          	li	a0,41
    80002ca0:	5fc170ef          	jal	8001a29c <putchar>
    80002ca4:	4529                	li	a0,10
    80002ca6:	5f6170ef          	jal	8001a29c <putchar>
    80002caa:	4481                	li	s1,0

    goto_priv(PRIV_HS);
    80002cac:	450d                	li	a0,3
    80002cae:	e31fd0ef          	jal	80000ade <goto_priv>
    hpt_switch();       //nemuread64hlvd
    80002cb2:	d23fd0ef          	jal	800009d4 <hpt_switch>
    asm volatile(
    80002cb6:	22000073          	.4byte	0x22000073
    asm volatile(
    80002cba:	62000073          	.4byte	0x62000073
    hfence(); //l2tlb
    goto_priv(PRIV_VS);
    80002cbe:	4509                	li	a0,2
    80002cc0:	e1ffd0ef          	jal	80000ade <goto_priv>
    asm volatile ("sfence.vma \n\t");
    80002cc4:	12000073          	sfence.vma
    sfence(); //l1tlb
    TEST_SETUP_EXCEPT();
    80002cc8:	0ff0000f          	fence
    80002ccc:	4785                	li	a5,1
    80002cce:	00f41023          	sh	a5,0(s0)
    80002cd2:	0003a797          	auipc	a5,0x3a
    80002cd6:	3607bb23          	sd	zero,886(a5) # 8003d048 <excpt+0x38>
    80002cda:	0ff0000f          	fence
    80002cde:	001007b7          	lui	a5,0x100
    80002ce2:	4001b737          	lui	a4,0x4001b
    80002ce6:	06d78793          	add	a5,a5,109 # 10006d <STACK_SIZE+0x6d>
    80002cea:	07b2                	sll	a5,a5,0xc
    80002cec:	070a                	sll	a4,a4,0x2
    check1 = read64(vaddr1) == 0x22;
    check2 = read64(vaddr2) == 0x11;   
    TEST_ASSERT("vs gets right values after changing pt", excpt.triggered == false && check1 && check2);
    80002cee:	0001b617          	auipc	a2,0x1b
    80002cf2:	8aa60613          	add	a2,a2,-1878 # 8001d598 <__func__.1+0x908>
    80002cf6:	08200593          	li	a1,130
    80002cfa:	0001a517          	auipc	a0,0x1a
    80002cfe:	29650513          	add	a0,a0,662 # 8001cf90 <__func__.1+0x300>
    80002d02:	00073903          	ld	s2,0(a4) # 4001b000 <STACK_SIZE+0x3ff1b000>
    80002d06:	0007b983          	ld	s3,0(a5)
    80002d0a:	6c0180ef          	jal	8001b3ca <printf>
    80002d0e:	00144783          	lbu	a5,1(s0)
    80002d12:	1e079863          	bnez	a5,80002f02 <second_stage_only_translation+0x340>
    80002d16:	02200793          	li	a5,34
    80002d1a:	28f90e63          	beq	s2,a5,80002fb6 <second_stage_only_translation+0x3f4>
    80002d1e:	0001a597          	auipc	a1,0x1a
    80002d22:	24a58593          	add	a1,a1,586 # 8001cf68 <__func__.1+0x2d8>
    80002d26:	0001a517          	auipc	a0,0x1a
    80002d2a:	28250513          	add	a0,a0,642 # 8001cfa8 <__func__.1+0x318>
    80002d2e:	69c180ef          	jal	8001b3ca <printf>
    80002d32:	0001a517          	auipc	a0,0x1a
    80002d36:	27e50513          	add	a0,a0,638 # 8001cfb0 <__func__.1+0x320>
    80002d3a:	690180ef          	jal	8001b3ca <printf>
    80002d3e:	02900513          	li	a0,41
    80002d42:	55a170ef          	jal	8001a29c <putchar>
    80002d46:	4529                	li	a0,10
    80002d48:	554170ef          	jal	8001a29c <putchar>
    80002d4c:	c881                	beqz	s1,80002d5c <second_stage_only_translation+0x19a>
    80002d4e:	00144783          	lbu	a5,1(s0)
    80002d52:	e789                	bnez	a5,80002d5c <second_stage_only_translation+0x19a>
    80002d54:	02200793          	li	a5,34
    80002d58:	1ef90363          	beq	s2,a5,80002f3e <second_stage_only_translation+0x37c>
    80002d5c:	4481                	li	s1,0

    TEST_SETUP_EXCEPT();
    80002d5e:	0ff0000f          	fence
    80002d62:	4785                	li	a5,1
    80002d64:	00f41023          	sh	a5,0(s0)
    80002d68:	0003a797          	auipc	a5,0x3a
    80002d6c:	2e07b023          	sd	zero,736(a5) # 8003d048 <excpt+0x38>
    80002d70:	0ff0000f          	fence
    80002d74:	001007b7          	lui	a5,0x100
    80002d78:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80002d7c:	07b2                	sll	a5,a5,0xc
    80002d7e:	639c                	ld	a5,0(a5)
    (void) read64(vs_page_base(VSRWX_GI));  
    TEST_ASSERT(
    80002d80:	08200593          	li	a1,130
    80002d84:	0001b617          	auipc	a2,0x1b
    80002d88:	83c60613          	add	a2,a2,-1988 # 8001d5c0 <__func__.1+0x930>
    80002d8c:	0001a517          	auipc	a0,0x1a
    80002d90:	20450513          	add	a0,a0,516 # 8001cf90 <__func__.1+0x300>
    80002d94:	636180ef          	jal	8001b3ca <printf>
    80002d98:	00144783          	lbu	a5,1(s0)
    80002d9c:	0001a597          	auipc	a1,0x1a
    80002da0:	1cc58593          	add	a1,a1,460 # 8001cf68 <__func__.1+0x2d8>
    80002da4:	c789                	beqz	a5,80002dae <second_stage_only_translation+0x1ec>
    80002da6:	6418                	ld	a4,8(s0)
    80002da8:	47d5                	li	a5,21
    80002daa:	22f70763          	beq	a4,a5,80002fd8 <second_stage_only_translation+0x416>
    80002dae:	0001a517          	auipc	a0,0x1a
    80002db2:	1fa50513          	add	a0,a0,506 # 8001cfa8 <__func__.1+0x318>
    80002db6:	614180ef          	jal	8001b3ca <printf>
    80002dba:	00144783          	lbu	a5,1(s0)
    80002dbe:	c789                	beqz	a5,80002dc8 <second_stage_only_translation+0x206>
    80002dc0:	6418                	ld	a4,8(s0)
    80002dc2:	47d5                	li	a5,21
    80002dc4:	18f70d63          	beq	a4,a5,80002f5e <second_stage_only_translation+0x39c>
    80002dc8:	0001a517          	auipc	a0,0x1a
    80002dcc:	1e850513          	add	a0,a0,488 # 8001cfb0 <__func__.1+0x320>
    80002dd0:	5fa180ef          	jal	8001b3ca <printf>
    80002dd4:	02900513          	li	a0,41
    80002dd8:	4c4170ef          	jal	8001a29c <putchar>
    80002ddc:	4529                	li	a0,10
    80002dde:	4be170ef          	jal	8001a29c <putchar>
    80002de2:	c889                	beqz	s1,80002df4 <second_stage_only_translation+0x232>
    80002de4:	00144783          	lbu	a5,1(s0)
    80002de8:	4481                	li	s1,0
    80002dea:	c789                	beqz	a5,80002df4 <second_stage_only_translation+0x232>
    80002dec:	6418                	ld	a4,8(s0)
    80002dee:	47d5                	li	a5,21
    80002df0:	1af70e63          	beq	a4,a5,80002fac <second_stage_only_translation+0x3ea>
        excpt.triggered == true && 
        excpt.cause == CAUSE_LGPF &&
        excpt.priv == PRIV_HS
    );

    TEST_SETUP_EXCEPT();
    80002df4:	0ff0000f          	fence
    80002df8:	4785                	li	a5,1
    80002dfa:	00f41023          	sh	a5,0(s0)
    80002dfe:	0003a797          	auipc	a5,0x3a
    80002e02:	2407b523          	sd	zero,586(a5) # 8003d048 <excpt+0x38>
    80002e06:	0ff0000f          	fence
    80002e0a:	200007b7          	lui	a5,0x20000
    80002e0e:	17fd                	add	a5,a5,-1 # 1fffffff <STACK_SIZE+0x1fefffff>
    80002e10:	07b2                	sll	a5,a5,0xc
    80002e12:	639c                	ld	a5,0(a5)
    read64(vs_page_base_limit(TOP));
    TEST_ASSERT(
    80002e14:	08200593          	li	a1,130
    80002e18:	0001a617          	auipc	a2,0x1a
    80002e1c:	7d060613          	add	a2,a2,2000 # 8001d5e8 <__func__.1+0x958>
    80002e20:	0001a517          	auipc	a0,0x1a
    80002e24:	17050513          	add	a0,a0,368 # 8001cf90 <__func__.1+0x300>
    80002e28:	5a2180ef          	jal	8001b3ca <printf>
    80002e2c:	00144783          	lbu	a5,1(s0)
    80002e30:	0001a597          	auipc	a1,0x1a
    80002e34:	13858593          	add	a1,a1,312 # 8001cf68 <__func__.1+0x2d8>
    80002e38:	e789                	bnez	a5,80002e42 <second_stage_only_translation+0x280>
    80002e3a:	0001a597          	auipc	a1,0x1a
    80002e3e:	11e58593          	add	a1,a1,286 # 8001cf58 <__func__.1+0x2c8>
    80002e42:	0001a517          	auipc	a0,0x1a
    80002e46:	16650513          	add	a0,a0,358 # 8001cfa8 <__func__.1+0x318>
    80002e4a:	580180ef          	jal	8001b3ca <printf>
    80002e4e:	00144783          	lbu	a5,1(s0)
    80002e52:	0e079b63          	bnez	a5,80002f48 <second_stage_only_translation+0x386>
    80002e56:	4529                	li	a0,10
    80002e58:	444170ef          	jal	8001a29c <putchar>
    80002e5c:	ccc9                	beqz	s1,80002ef6 <second_stage_only_translation+0x334>
    80002e5e:	00144783          	lbu	a5,1(s0)
    80002e62:	ebd1                	bnez	a5,80002ef6 <second_stage_only_translation+0x334>
    80002e64:	4405                	li	s0,1
    //     "access top of guest pa space with high bits =/= 0", 
    //     excpt.triggered == true &&
    //     excpt.cause == CAUSE_LGPF
    // ); 

    TEST_END();
    80002e66:	0001a597          	auipc	a1,0x1a
    80002e6a:	0f258593          	add	a1,a1,242 # 8001cf58 <__func__.1+0x2c8>
    80002e6e:	0001a517          	auipc	a0,0x1a
    80002e72:	1a250513          	add	a0,a0,418 # 8001d010 <__func__.1+0x380>
    80002e76:	554180ef          	jal	8001b3ca <printf>
    80002e7a:	4511                	li	a0,4
    80002e7c:	c63fd0ef          	jal	80000ade <goto_priv>
    80002e80:	ca6fe0ef          	jal	80001326 <reset_state>
}
    80002e84:	70a2                	ld	ra,40(sp)
    80002e86:	8522                	mv	a0,s0
    80002e88:	7402                	ld	s0,32(sp)
    80002e8a:	64e2                	ld	s1,24(sp)
    80002e8c:	6942                	ld	s2,16(sp)
    80002e8e:	69a2                	ld	s3,8(sp)
    80002e90:	6a02                	ld	s4,0(sp)
    80002e92:	6145                	add	sp,sp,48
    80002e94:	8082                	ret
    TEST_ASSERT("vs gets right values", excpt.triggered == false && check1 && check2);
    80002e96:	0001a597          	auipc	a1,0x1a
    80002e9a:	0d258593          	add	a1,a1,210 # 8001cf68 <__func__.1+0x2d8>
    80002e9e:	0001a517          	auipc	a0,0x1a
    80002ea2:	10a50513          	add	a0,a0,266 # 8001cfa8 <__func__.1+0x318>
    80002ea6:	524180ef          	jal	8001b3ca <printf>
    80002eaa:	00144783          	lbu	a5,1(s0)
    80002eae:	e385                	bnez	a5,80002ece <second_stage_only_translation+0x30c>
    80002eb0:	de9990e3          	bne	s3,s1,80002c90 <second_stage_only_translation+0xce>
    80002eb4:	0d2a1663          	bne	s4,s2,80002f80 <second_stage_only_translation+0x3be>
    80002eb8:	4529                	li	a0,10
    80002eba:	3e2170ef          	jal	8001a29c <putchar>
    80002ebe:	00144783          	lbu	a5,1(s0)
    80002ec2:	de0794e3          	bnez	a5,80002caa <second_stage_only_translation+0xe8>
    80002ec6:	19bd                	add	s3,s3,-17
    80002ec8:	0019b493          	seqz	s1,s3
    80002ecc:	b3c5                	j	80002cac <second_stage_only_translation+0xea>
    80002ece:	0001a517          	auipc	a0,0x1a
    80002ed2:	0e250513          	add	a0,a0,226 # 8001cfb0 <__func__.1+0x320>
    80002ed6:	4f4180ef          	jal	8001b3ca <printf>
    80002eda:	02900513          	li	a0,41
    80002ede:	3be170ef          	jal	8001a29c <putchar>
    80002ee2:	4529                	li	a0,10
    80002ee4:	3b8170ef          	jal	8001a29c <putchar>
    80002ee8:	00144783          	lbu	a5,1(s0)
    80002eec:	da079fe3          	bnez	a5,80002caa <second_stage_only_translation+0xe8>
    80002ef0:	da999de3          	bne	s3,s1,80002caa <second_stage_only_translation+0xe8>
    80002ef4:	a07d                	j	80002fa2 <second_stage_only_translation+0x3e0>
    TEST_ASSERT(
    80002ef6:	4401                	li	s0,0
    TEST_END();
    80002ef8:	0001a597          	auipc	a1,0x1a
    80002efc:	07058593          	add	a1,a1,112 # 8001cf68 <__func__.1+0x2d8>
    80002f00:	b7bd                	j	80002e6e <second_stage_only_translation+0x2ac>
    TEST_ASSERT("vs gets right values after changing pt", excpt.triggered == false && check1 && check2);
    80002f02:	0001a597          	auipc	a1,0x1a
    80002f06:	06658593          	add	a1,a1,102 # 8001cf68 <__func__.1+0x2d8>
    80002f0a:	0001a517          	auipc	a0,0x1a
    80002f0e:	09e50513          	add	a0,a0,158 # 8001cfa8 <__func__.1+0x318>
    80002f12:	4b8180ef          	jal	8001b3ca <printf>
    80002f16:	00144783          	lbu	a5,1(s0)
    80002f1a:	e0079ce3          	bnez	a5,80002d32 <second_stage_only_translation+0x170>
    80002f1e:	02200793          	li	a5,34
    80002f22:	e0f918e3          	bne	s2,a5,80002d32 <second_stage_only_translation+0x170>
    80002f26:	47c5                	li	a5,17
    80002f28:	e0f995e3          	bne	s3,a5,80002d32 <second_stage_only_translation+0x170>
    80002f2c:	4529                	li	a0,10
    80002f2e:	36e170ef          	jal	8001a29c <putchar>
    80002f32:	e20485e3          	beqz	s1,80002d5c <second_stage_only_translation+0x19a>
    80002f36:	00144783          	lbu	a5,1(s0)
    80002f3a:	e20791e3          	bnez	a5,80002d5c <second_stage_only_translation+0x19a>
    80002f3e:	fef98493          	add	s1,s3,-17
    80002f42:	0014b493          	seqz	s1,s1
    80002f46:	bd21                	j	80002d5e <second_stage_only_translation+0x19c>
    TEST_ASSERT(
    80002f48:	0001a517          	auipc	a0,0x1a
    80002f4c:	06850513          	add	a0,a0,104 # 8001cfb0 <__func__.1+0x320>
    80002f50:	47a180ef          	jal	8001b3ca <printf>
    80002f54:	02900513          	li	a0,41
    80002f58:	344170ef          	jal	8001a29c <putchar>
    80002f5c:	bded                	j	80002e56 <second_stage_only_translation+0x294>
    TEST_ASSERT(
    80002f5e:	4058                	lw	a4,4(s0)
    80002f60:	478d                	li	a5,3
    80002f62:	e6f713e3          	bne	a4,a5,80002dc8 <second_stage_only_translation+0x206>
    80002f66:	bd9d                	j	80002ddc <second_stage_only_translation+0x21a>
    TEST_ASSERT("vs gets right values", excpt.triggered == false && check1 && check2);
    80002f68:	092a0163          	beq	s4,s2,80002fea <second_stage_only_translation+0x428>
    80002f6c:	0001a597          	auipc	a1,0x1a
    80002f70:	ffc58593          	add	a1,a1,-4 # 8001cf68 <__func__.1+0x2d8>
    80002f74:	0001a517          	auipc	a0,0x1a
    80002f78:	03450513          	add	a0,a0,52 # 8001cfa8 <__func__.1+0x318>
    80002f7c:	44e180ef          	jal	8001b3ca <printf>
    80002f80:	0001a517          	auipc	a0,0x1a
    80002f84:	03050513          	add	a0,a0,48 # 8001cfb0 <__func__.1+0x320>
    80002f88:	442180ef          	jal	8001b3ca <printf>
    80002f8c:	02900513          	li	a0,41
    80002f90:	30c170ef          	jal	8001a29c <putchar>
    80002f94:	4529                	li	a0,10
    80002f96:	306170ef          	jal	8001a29c <putchar>
    80002f9a:	00144783          	lbu	a5,1(s0)
    80002f9e:	d00796e3          	bnez	a5,80002caa <second_stage_only_translation+0xe8>
    80002fa2:	fdea0493          	add	s1,s4,-34
    80002fa6:	0014b493          	seqz	s1,s1
    80002faa:	b309                	j	80002cac <second_stage_only_translation+0xea>
    TEST_ASSERT(
    80002fac:	4044                	lw	s1,4(s0)
    80002fae:	14f5                	add	s1,s1,-3
    80002fb0:	0014b493          	seqz	s1,s1
    80002fb4:	b581                	j	80002df4 <second_stage_only_translation+0x232>
    TEST_ASSERT("vs gets right values after changing pt", excpt.triggered == false && check1 && check2);
    80002fb6:	47c5                	li	a5,17
    80002fb8:	d6f993e3          	bne	s3,a5,80002d1e <second_stage_only_translation+0x15c>
    80002fbc:	0001a597          	auipc	a1,0x1a
    80002fc0:	f9c58593          	add	a1,a1,-100 # 8001cf58 <__func__.1+0x2c8>
    80002fc4:	0001a517          	auipc	a0,0x1a
    80002fc8:	fe450513          	add	a0,a0,-28 # 8001cfa8 <__func__.1+0x318>
    80002fcc:	3fe180ef          	jal	8001b3ca <printf>
    80002fd0:	00144783          	lbu	a5,1(s0)
    80002fd4:	dfa1                	beqz	a5,80002f2c <second_stage_only_translation+0x36a>
    80002fd6:	bbb1                	j	80002d32 <second_stage_only_translation+0x170>
    TEST_ASSERT(
    80002fd8:	4058                	lw	a4,4(s0)
    80002fda:	478d                	li	a5,3
    80002fdc:	dcf719e3          	bne	a4,a5,80002dae <second_stage_only_translation+0x1ec>
    80002fe0:	0001a597          	auipc	a1,0x1a
    80002fe4:	f7858593          	add	a1,a1,-136 # 8001cf58 <__func__.1+0x2c8>
    80002fe8:	b3d9                	j	80002dae <second_stage_only_translation+0x1ec>
    TEST_ASSERT("vs gets right values", excpt.triggered == false && check1 && check2);
    80002fea:	0001a597          	auipc	a1,0x1a
    80002fee:	f6e58593          	add	a1,a1,-146 # 8001cf58 <__func__.1+0x2c8>
    80002ff2:	0001a517          	auipc	a0,0x1a
    80002ff6:	fb650513          	add	a0,a0,-74 # 8001cfa8 <__func__.1+0x318>
    80002ffa:	3d0180ef          	jal	8001b3ca <printf>
    80002ffe:	00144783          	lbu	a5,1(s0)
    80003002:	ea078be3          	beqz	a5,80002eb8 <second_stage_only_translation+0x2f6>
    80003006:	bfad                	j	80002f80 <second_stage_only_translation+0x3be>

0000000080003008 <m_and_hs_using_vs_access_1>:
    );

}


bool m_and_hs_using_vs_access_1(){
    80003008:	7139                	add	sp,sp,-64

    uint64_t val, valu;
    uintptr_t vaddr = vs_page_base(SCRATCHPAD);
    uintptr_t addr;

    TEST_START();
    8000300a:	00019597          	auipc	a1,0x19
    8000300e:	98e58593          	add	a1,a1,-1650 # 8001b998 <__func__.13>
    80003012:	0001a517          	auipc	a0,0x1a
    80003016:	f6650513          	add	a0,a0,-154 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_1(){
    8000301a:	fc06                	sd	ra,56(sp)
    8000301c:	f822                	sd	s0,48(sp)
    8000301e:	f426                	sd	s1,40(sp)
    80003020:	f04a                	sd	s2,32(sp)
    80003022:	ec4e                	sd	s3,24(sp)
    80003024:	e852                	sd	s4,16(sp)
    80003026:	e456                	sd	s5,8(sp)
    TEST_START();
    80003028:	3a2180ef          	jal	8001b3ca <printf>
    8000302c:	4529                	li	a0,10
    8000302e:	26e170ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80003032:	daefd0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    80003036:	ff0fd0ef          	jal	80000826 <hpt_init>
    vspt_init();
    8000303a:	e7afd0ef          	jal	800006b4 <vspt_init>

    TEST_SETUP_EXCEPT();
    8000303e:	0ff0000f          	fence
    80003042:	4785                	li	a5,1
    80003044:	0003a417          	auipc	s0,0x3a
    80003048:	fcc40413          	add	s0,s0,-52 # 8003d010 <excpt>
    8000304c:	00f41023          	sh	a5,0(s0)
    80003050:	0003a797          	auipc	a5,0x3a
    80003054:	fe07bc23          	sd	zero,-8(a5) # 8003d048 <excpt+0x38>
    80003058:	0ff0000f          	fence
    if(curr_priv != PRIV_M){
    8000305c:	00022917          	auipc	s2,0x22
    80003060:	58890913          	add	s2,s2,1416 # 800255e4 <curr_priv>
    80003064:	00092483          	lw	s1,0(s2)
    80003068:	4791                	li	a5,4
    8000306a:	02f48763          	beq	s1,a5,80003098 <m_and_hs_using_vs_access_1+0x90>
        ERROR("trying to write as mprv from low privilege");
    8000306e:	0001a517          	auipc	a0,0x1a
    80003072:	5b250513          	add	a0,a0,1458 # 8001d620 <__func__.1+0x990>
    80003076:	354180ef          	jal	8001b3ca <printf>
    8000307a:	11100613          	li	a2,273
    8000307e:	00019597          	auipc	a1,0x19
    80003082:	93a58593          	add	a1,a1,-1734 # 8001b9b8 <__func__.12>
    80003086:	0001a517          	auipc	a0,0x1a
    8000308a:	07a50513          	add	a0,a0,122 # 8001d100 <__func__.1+0x470>
    8000308e:	33c180ef          	jal	8001b3ca <printf>
    80003092:	4501                	li	a0,0
    80003094:	7d5170ef          	jal	8001b068 <exit>
    asm volatile(
    80003098:	001009b7          	lui	s3,0x100
    set_prev_priv(priv);
    8000309c:	4509                	li	a0,2
    asm volatile(
    8000309e:	06b98993          	add	s3,s3,107 # 10006b <STACK_SIZE+0x6b>
    set_prev_priv(priv);
    800030a2:	961fd0ef          	jal	80000a02 <set_prev_priv>
    asm volatile(
    800030a6:	09b2                	sll	s3,s3,0xc
    800030a8:	00020a17          	auipc	s4,0x20
    800030ac:	500a3a03          	ld	s4,1280(s4) # 800235a8 <__func__.1+0x6918>
    800030b0:	00020ab7          	lui	s5,0x20
    800030b4:	300aa073          	csrs	mstatus,s5
    800030b8:	0149b023          	sd	s4,0(s3)
    800030bc:	300ab073          	csrc	mstatus,s5
    if(curr_priv != PRIV_M){
    800030c0:	00092783          	lw	a5,0(s2)
    800030c4:	02978763          	beq	a5,s1,800030f2 <m_and_hs_using_vs_access_1+0xea>
        ERROR("trying to read as mprv from low privilege");
    800030c8:	0001a517          	auipc	a0,0x1a
    800030cc:	59850513          	add	a0,a0,1432 # 8001d660 <__func__.1+0x9d0>
    800030d0:	2fa180ef          	jal	8001b3ca <printf>
    800030d4:	0fe00613          	li	a2,254
    800030d8:	00019597          	auipc	a1,0x19
    800030dc:	8f058593          	add	a1,a1,-1808 # 8001b9c8 <__func__.11>
    800030e0:	0001a517          	auipc	a0,0x1a
    800030e4:	02050513          	add	a0,a0,32 # 8001d100 <__func__.1+0x470>
    800030e8:	2e2180ef          	jal	8001b3ca <printf>
    800030ec:	4501                	li	a0,0
    800030ee:	77b170ef          	jal	8001b068 <exit>
    set_prev_priv(priv);
    800030f2:	4509                	li	a0,2
    800030f4:	90ffd0ef          	jal	80000a02 <set_prev_priv>
    asm volatile(
    800030f8:	300aa073          	csrs	mstatus,s5
    800030fc:	0009b483          	ld	s1,0(s3)
    80003100:	300ab073          	csrc	mstatus,s5
    write64_mprv(PRIV_VS, vaddr, 0x1107ec0ffee);
    val = read64_mprv(PRIV_VS, vaddr);
    TEST_ASSERT("machine sets mprv to access vs space",
    80003104:	0001a617          	auipc	a2,0x1a
    80003108:	59c60613          	add	a2,a2,1436 # 8001d6a0 <__func__.1+0xa10>
    8000310c:	08200593          	li	a1,130
    80003110:	0001a517          	auipc	a0,0x1a
    80003114:	e8050513          	add	a0,a0,-384 # 8001cf90 <__func__.1+0x300>
    80003118:	2b2180ef          	jal	8001b3ca <printf>
    8000311c:	00144783          	lbu	a5,1(s0)
    80003120:	2c079663          	bnez	a5,800033ec <m_and_hs_using_vs_access_1+0x3e4>
    80003124:	43448e63          	beq	s1,s4,80003560 <m_and_hs_using_vs_access_1+0x558>
    80003128:	0001a597          	auipc	a1,0x1a
    8000312c:	e4058593          	add	a1,a1,-448 # 8001cf68 <__func__.1+0x2d8>
    80003130:	0001a517          	auipc	a0,0x1a
    80003134:	e7850513          	add	a0,a0,-392 # 8001cfa8 <__func__.1+0x318>
    80003138:	292180ef          	jal	8001b3ca <printf>
    8000313c:	0001a517          	auipc	a0,0x1a
    80003140:	e7450513          	add	a0,a0,-396 # 8001cfb0 <__func__.1+0x320>
    80003144:	286180ef          	jal	8001b3ca <printf>
    80003148:	02900513          	li	a0,41
    8000314c:	150170ef          	jal	8001a29c <putchar>
    80003150:	4529                	li	a0,10
    80003152:	14a170ef          	jal	8001a29c <putchar>
    80003156:	00144783          	lbu	a5,1(s0)
    8000315a:	4981                	li	s3,0
    8000315c:	e789                	bnez	a5,80003166 <m_and_hs_using_vs_access_1+0x15e>
    8000315e:	414484b3          	sub	s1,s1,s4
    80003162:	0014b993          	seqz	s3,s1
        excpt.triggered == false && val == 0x1107ec0ffee
    );

    //TODO: test mprv to access hs space

    goto_priv(PRIV_HS);
    80003166:	450d                	li	a0,3
    80003168:	977fd0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    8000316c:	4509                	li	a0,2
    8000316e:	895fd0ef          	jal	80000a02 <set_prev_priv>

    TEST_SETUP_EXCEPT();
    80003172:	0ff0000f          	fence
    80003176:	4785                	li	a5,1
    80003178:	00f41023          	sh	a5,0(s0)
    8000317c:	0003a797          	auipc	a5,0x3a
    80003180:	ec07b623          	sd	zero,-308(a5) # 8003d048 <excpt+0x38>
    80003184:	0ff0000f          	fence
        :: "r"(value), "r"(addr): "memory");
    return value;
}

static inline uint64_t hsvd(uintptr_t addr, uint64_t value){
    asm volatile(
    80003188:	37ab7937          	lui	s2,0x37ab7
    8000318c:	001007b7          	lui	a5,0x100
    80003190:	090a                	sll	s2,s2,0x2
    80003192:	06b78793          	add	a5,a5,107 # 10006b <STACK_SIZE+0x6b>
    80003196:	eef90913          	add	s2,s2,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8000319a:	07b2                	sll	a5,a5,0xc
    8000319c:	6f27c073          	.4byte	0x6f27c073
    asm volatile(
    800031a0:	6c07c4f3          	.4byte	0x6c07c4f3
    hsvd(vaddr, 0xdeadbeef);
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd",
    800031a4:	0001a617          	auipc	a2,0x1a
    800031a8:	52460613          	add	a2,a2,1316 # 8001d6c8 <__func__.1+0xa38>
    800031ac:	08200593          	li	a1,130
    800031b0:	0001a517          	auipc	a0,0x1a
    800031b4:	de050513          	add	a0,a0,-544 # 8001cf90 <__func__.1+0x300>
    800031b8:	212180ef          	jal	8001b3ca <printf>
    800031bc:	00144783          	lbu	a5,1(s0)
    800031c0:	24079e63          	bnez	a5,8000341c <m_and_hs_using_vs_access_1+0x414>
    800031c4:	3b248d63          	beq	s1,s2,8000357e <m_and_hs_using_vs_access_1+0x576>
    800031c8:	0001a597          	auipc	a1,0x1a
    800031cc:	da058593          	add	a1,a1,-608 # 8001cf68 <__func__.1+0x2d8>
    800031d0:	0001a517          	auipc	a0,0x1a
    800031d4:	dd850513          	add	a0,a0,-552 # 8001cfa8 <__func__.1+0x318>
    800031d8:	1f2180ef          	jal	8001b3ca <printf>
    800031dc:	0001a517          	auipc	a0,0x1a
    800031e0:	dd450513          	add	a0,a0,-556 # 8001cfb0 <__func__.1+0x320>
    800031e4:	1e6180ef          	jal	8001b3ca <printf>
    800031e8:	02900513          	li	a0,41
    800031ec:	0b0170ef          	jal	8001a29c <putchar>
    800031f0:	4529                	li	a0,10
    800031f2:	0aa170ef          	jal	8001a29c <putchar>
    800031f6:	32099063          	bnez	s3,80003516 <m_and_hs_using_vs_access_1+0x50e>
    800031fa:	4481                	li	s1,0
        excpt.triggered == false && val == 0xdeadbeef
    );

    TEST_SETUP_EXCEPT();
    800031fc:	0ff0000f          	fence
    80003200:	4785                	li	a5,1
    80003202:	00f41023          	sh	a5,0(s0)
    80003206:	0003a797          	auipc	a5,0x3a
    8000320a:	e407b123          	sd	zero,-446(a5) # 8003d048 <excpt+0x38>
    8000320e:	0ff0000f          	fence
    asm volatile(
    80003212:	001007b7          	lui	a5,0x100
    80003216:	06b78793          	add	a5,a5,107 # 10006b <STACK_SIZE+0x6b>
    8000321a:	07b2                	sll	a5,a5,0xc
    8000321c:	0ff00993          	li	s3,255
    80003220:	6337c073          	.4byte	0x6337c073
    asm volatile(
    80003224:	6007ca73          	.4byte	0x6007ca73
    asm volatile(
    80003228:	6017c973          	.4byte	0x6017c973
    hsvb(vaddr, ((uint8_t)-1));
    val = hlvb(vaddr);
    valu = hlvbu(vaddr);
    TEST_ASSERT("hs hlvb vs hlvbu",
    8000322c:	0001a617          	auipc	a2,0x1a
    80003230:	4a460613          	add	a2,a2,1188 # 8001d6d0 <__func__.1+0xa40>
    80003234:	08200593          	li	a1,130
    80003238:	0001a517          	auipc	a0,0x1a
    8000323c:	d5850513          	add	a0,a0,-680 # 8001cf90 <__func__.1+0x300>
    80003240:	18a180ef          	jal	8001b3ca <printf>
    80003244:	00144783          	lbu	a5,1(s0)
    80003248:	28079663          	bnez	a5,800034d4 <m_and_hs_using_vs_access_1+0x4cc>
    8000324c:	57fd                	li	a5,-1
    8000324e:	2efa0963          	beq	s4,a5,80003540 <m_and_hs_using_vs_access_1+0x538>
    80003252:	0001a597          	auipc	a1,0x1a
    80003256:	d1658593          	add	a1,a1,-746 # 8001cf68 <__func__.1+0x2d8>
    8000325a:	0001a517          	auipc	a0,0x1a
    8000325e:	d4e50513          	add	a0,a0,-690 # 8001cfa8 <__func__.1+0x318>
    80003262:	168180ef          	jal	8001b3ca <printf>
    80003266:	0001a517          	auipc	a0,0x1a
    8000326a:	d4a50513          	add	a0,a0,-694 # 8001cfb0 <__func__.1+0x320>
    8000326e:	15c180ef          	jal	8001b3ca <printf>
    80003272:	02900513          	li	a0,41
    80003276:	026170ef          	jal	8001a29c <putchar>
    8000327a:	4529                	li	a0,10
    8000327c:	020170ef          	jal	8001a29c <putchar>
    80003280:	c489                	beqz	s1,8000328a <m_and_hs_using_vs_access_1+0x282>
    80003282:	00144783          	lbu	a5,1(s0)
    80003286:	2a078963          	beqz	a5,80003538 <m_and_hs_using_vs_access_1+0x530>
    8000328a:	4481                	li	s1,0
        excpt.triggered == false && val == (-1) && valu == ((uint8_t)-1)
    );

    TEST_SETUP_EXCEPT();
    8000328c:	0ff0000f          	fence
    80003290:	4785                	li	a5,1
    80003292:	00f41023          	sh	a5,0(s0)
    80003296:	0003a797          	auipc	a5,0x3a
    8000329a:	da07b923          	sd	zero,-590(a5) # 8003d048 <excpt+0x38>
    8000329e:	0ff0000f          	fence
    asm volatile(
    800032a2:	001007b7          	lui	a5,0x100
    800032a6:	6941                	lui	s2,0x10
    800032a8:	06b78793          	add	a5,a5,107 # 10006b <STACK_SIZE+0x6b>
    800032ac:	197d                	add	s2,s2,-1 # ffff <_test_table_size+0xfffe>
    800032ae:	07b2                	sll	a5,a5,0xc
    800032b0:	6727c073          	.4byte	0x6727c073
    asm volatile(
    800032b4:	6407c9f3          	.4byte	0x6407c9f3
    asm volatile(
    800032b8:	6417ca73          	.4byte	0x6417ca73
    hsvh(vaddr, ((uint16_t)-1));
    val = hlvh(vaddr);
    valu = hlvhu(vaddr);
    TEST_ASSERT("hs hlvh vs hlvhu",
    800032bc:	0001a617          	auipc	a2,0x1a
    800032c0:	42c60613          	add	a2,a2,1068 # 8001d6e8 <__func__.1+0xa58>
    800032c4:	08200593          	li	a1,130
    800032c8:	0001a517          	auipc	a0,0x1a
    800032cc:	cc850513          	add	a0,a0,-824 # 8001cf90 <__func__.1+0x300>
    800032d0:	0fa180ef          	jal	8001b3ca <printf>
    800032d4:	00144783          	lbu	a5,1(s0)
    800032d8:	1a079c63          	bnez	a5,80003490 <m_and_hs_using_vs_access_1+0x488>
    800032dc:	57fd                	li	a5,-1
    800032de:	2ef98063          	beq	s3,a5,800035be <m_and_hs_using_vs_access_1+0x5b6>
    800032e2:	0001a597          	auipc	a1,0x1a
    800032e6:	c8658593          	add	a1,a1,-890 # 8001cf68 <__func__.1+0x2d8>
    800032ea:	0001a517          	auipc	a0,0x1a
    800032ee:	cbe50513          	add	a0,a0,-834 # 8001cfa8 <__func__.1+0x318>
    800032f2:	0d8180ef          	jal	8001b3ca <printf>
    800032f6:	0001a517          	auipc	a0,0x1a
    800032fa:	cba50513          	add	a0,a0,-838 # 8001cfb0 <__func__.1+0x320>
    800032fe:	0cc180ef          	jal	8001b3ca <printf>
    80003302:	02900513          	li	a0,41
    80003306:	797160ef          	jal	8001a29c <putchar>
    8000330a:	4529                	li	a0,10
    8000330c:	791160ef          	jal	8001a29c <putchar>
    80003310:	c489                	beqz	s1,8000331a <m_and_hs_using_vs_access_1+0x312>
    80003312:	00144783          	lbu	a5,1(s0)
    80003316:	20078d63          	beqz	a5,80003530 <m_and_hs_using_vs_access_1+0x528>
    8000331a:	4981                	li	s3,0
        excpt.triggered == false && val == (-1) && valu == ((uint16_t)-1)
    );

    TEST_SETUP_EXCEPT();
    8000331c:	0ff0000f          	fence
    80003320:	4785                	li	a5,1
    80003322:	00f41023          	sh	a5,0(s0)
    80003326:	0003a797          	auipc	a5,0x3a
    8000332a:	d207b123          	sd	zero,-734(a5) # 8003d048 <excpt+0x38>
    8000332e:	0ff0000f          	fence
    asm volatile(
    80003332:	001007b7          	lui	a5,0x100
    80003336:	597d                	li	s2,-1
    80003338:	06b78793          	add	a5,a5,107 # 10006b <STACK_SIZE+0x6b>
    8000333c:	07b2                	sll	a5,a5,0xc
    8000333e:	02095a13          	srl	s4,s2,0x20
    80003342:	6b47c073          	.4byte	0x6b47c073
    asm volatile(
    80003346:	6807caf3          	.4byte	0x6807caf3
    asm volatile(
    8000334a:	6817c4f3          	.4byte	0x6817c4f3
    hsvw(vaddr, ((uint32_t)-1));
    val = hlvw(vaddr);
    valu = hlvwu(vaddr);
    TEST_ASSERT("hs hlvw vs hlvwu",
    8000334e:	0001a617          	auipc	a2,0x1a
    80003352:	3b260613          	add	a2,a2,946 # 8001d700 <__func__.1+0xa70>
    80003356:	08200593          	li	a1,130
    8000335a:	0001a517          	auipc	a0,0x1a
    8000335e:	c3650513          	add	a0,a0,-970 # 8001cf90 <__func__.1+0x300>
    80003362:	068180ef          	jal	8001b3ca <printf>
    80003366:	00144783          	lbu	a5,1(s0)
    8000336a:	0e079363          	bnez	a5,80003450 <m_and_hs_using_vs_access_1+0x448>
    8000336e:	232a8763          	beq	s5,s2,8000359c <m_and_hs_using_vs_access_1+0x594>
    80003372:	0001a597          	auipc	a1,0x1a
    80003376:	bf658593          	add	a1,a1,-1034 # 8001cf68 <__func__.1+0x2d8>
    8000337a:	0001a517          	auipc	a0,0x1a
    8000337e:	c2e50513          	add	a0,a0,-978 # 8001cfa8 <__func__.1+0x318>
    80003382:	048180ef          	jal	8001b3ca <printf>
    80003386:	0001a517          	auipc	a0,0x1a
    8000338a:	c2a50513          	add	a0,a0,-982 # 8001cfb0 <__func__.1+0x320>
    8000338e:	03c180ef          	jal	8001b3ca <printf>
    80003392:	02900513          	li	a0,41
    80003396:	707160ef          	jal	8001a29c <putchar>
    8000339a:	4529                	li	a0,10
    8000339c:	701160ef          	jal	8001a29c <putchar>
    800033a0:	00098c63          	beqz	s3,800033b8 <m_and_hs_using_vs_access_1+0x3b0>
    800033a4:	00144783          	lbu	a5,1(s0)
    800033a8:	eb81                	bnez	a5,800033b8 <m_and_hs_using_vs_access_1+0x3b0>
    800033aa:	57fd                	li	a5,-1
    800033ac:	00fa9663          	bne	s5,a5,800033b8 <m_and_hs_using_vs_access_1+0x3b0>
    800033b0:	020ada93          	srl	s5,s5,0x20
    800033b4:	0d548863          	beq	s1,s5,80003484 <m_and_hs_using_vs_access_1+0x47c>
    800033b8:	4401                	li	s0,0
        excpt.triggered == false && val == (-1) && valu == ((uint32_t)-1)
    );

    TEST_END();
    800033ba:	0001a597          	auipc	a1,0x1a
    800033be:	bae58593          	add	a1,a1,-1106 # 8001cf68 <__func__.1+0x2d8>
    800033c2:	0001a517          	auipc	a0,0x1a
    800033c6:	c4e50513          	add	a0,a0,-946 # 8001d010 <__func__.1+0x380>
    800033ca:	000180ef          	jal	8001b3ca <printf>
    800033ce:	4511                	li	a0,4
    800033d0:	f0efd0ef          	jal	80000ade <goto_priv>
    800033d4:	f53fd0ef          	jal	80001326 <reset_state>
}
    800033d8:	70e2                	ld	ra,56(sp)
    800033da:	8522                	mv	a0,s0
    800033dc:	7442                	ld	s0,48(sp)
    800033de:	74a2                	ld	s1,40(sp)
    800033e0:	7902                	ld	s2,32(sp)
    800033e2:	69e2                	ld	s3,24(sp)
    800033e4:	6a42                	ld	s4,16(sp)
    800033e6:	6aa2                	ld	s5,8(sp)
    800033e8:	6121                	add	sp,sp,64
    800033ea:	8082                	ret
    TEST_ASSERT("machine sets mprv to access vs space",
    800033ec:	0001a597          	auipc	a1,0x1a
    800033f0:	b7c58593          	add	a1,a1,-1156 # 8001cf68 <__func__.1+0x2d8>
    800033f4:	0001a517          	auipc	a0,0x1a
    800033f8:	bb450513          	add	a0,a0,-1100 # 8001cfa8 <__func__.1+0x318>
    800033fc:	7cf170ef          	jal	8001b3ca <printf>
    80003400:	00144783          	lbu	a5,1(s0)
    80003404:	d2079ce3          	bnez	a5,8000313c <m_and_hs_using_vs_access_1+0x134>
    80003408:	d3449ae3          	bne	s1,s4,8000313c <m_and_hs_using_vs_access_1+0x134>
    8000340c:	4529                	li	a0,10
    8000340e:	68f160ef          	jal	8001a29c <putchar>
    80003412:	00144983          	lbu	s3,1(s0)
    80003416:	0019c993          	xor	s3,s3,1
    8000341a:	b3b1                	j	80003166 <m_and_hs_using_vs_access_1+0x15e>
    TEST_ASSERT("hs hlvd",
    8000341c:	0001a597          	auipc	a1,0x1a
    80003420:	b4c58593          	add	a1,a1,-1204 # 8001cf68 <__func__.1+0x2d8>
    80003424:	0001a517          	auipc	a0,0x1a
    80003428:	b8450513          	add	a0,a0,-1148 # 8001cfa8 <__func__.1+0x318>
    8000342c:	79f170ef          	jal	8001b3ca <printf>
    80003430:	00144783          	lbu	a5,1(s0)
    80003434:	da0794e3          	bnez	a5,800031dc <m_and_hs_using_vs_access_1+0x1d4>
    80003438:	db2492e3          	bne	s1,s2,800031dc <m_and_hs_using_vs_access_1+0x1d4>
    8000343c:	4529                	li	a0,10
    8000343e:	65f160ef          	jal	8001a29c <putchar>
    80003442:	da098ce3          	beqz	s3,800031fa <m_and_hs_using_vs_access_1+0x1f2>
    80003446:	00144483          	lbu	s1,1(s0)
    8000344a:	0014c493          	xor	s1,s1,1
    8000344e:	b37d                	j	800031fc <m_and_hs_using_vs_access_1+0x1f4>
    TEST_ASSERT("hs hlvw vs hlvwu",
    80003450:	0001a597          	auipc	a1,0x1a
    80003454:	b1858593          	add	a1,a1,-1256 # 8001cf68 <__func__.1+0x2d8>
    80003458:	0001a517          	auipc	a0,0x1a
    8000345c:	b5050513          	add	a0,a0,-1200 # 8001cfa8 <__func__.1+0x318>
    80003460:	76b170ef          	jal	8001b3ca <printf>
    80003464:	00144783          	lbu	a5,1(s0)
    80003468:	f0079fe3          	bnez	a5,80003386 <m_and_hs_using_vs_access_1+0x37e>
    8000346c:	f12a9de3          	bne	s5,s2,80003386 <m_and_hs_using_vs_access_1+0x37e>
    80003470:	f1449be3          	bne	s1,s4,80003386 <m_and_hs_using_vs_access_1+0x37e>
    80003474:	4529                	li	a0,10
    80003476:	627160ef          	jal	8001a29c <putchar>
    8000347a:	f2098fe3          	beqz	s3,800033b8 <m_and_hs_using_vs_access_1+0x3b0>
    8000347e:	00144783          	lbu	a5,1(s0)
    80003482:	fb9d                	bnez	a5,800033b8 <m_and_hs_using_vs_access_1+0x3b0>
    80003484:	4405                	li	s0,1
    TEST_END();
    80003486:	0001a597          	auipc	a1,0x1a
    8000348a:	ad258593          	add	a1,a1,-1326 # 8001cf58 <__func__.1+0x2c8>
    8000348e:	bf15                	j	800033c2 <m_and_hs_using_vs_access_1+0x3ba>
    TEST_ASSERT("hs hlvh vs hlvhu",
    80003490:	0001a597          	auipc	a1,0x1a
    80003494:	ad858593          	add	a1,a1,-1320 # 8001cf68 <__func__.1+0x2d8>
    80003498:	0001a517          	auipc	a0,0x1a
    8000349c:	b1050513          	add	a0,a0,-1264 # 8001cfa8 <__func__.1+0x318>
    800034a0:	72b170ef          	jal	8001b3ca <printf>
    800034a4:	00144783          	lbu	a5,1(s0)
    800034a8:	e40797e3          	bnez	a5,800032f6 <m_and_hs_using_vs_access_1+0x2ee>
    800034ac:	57fd                	li	a5,-1
    800034ae:	e4f994e3          	bne	s3,a5,800032f6 <m_and_hs_using_vs_access_1+0x2ee>
    800034b2:	e52a12e3          	bne	s4,s2,800032f6 <m_and_hs_using_vs_access_1+0x2ee>
    800034b6:	4529                	li	a0,10
    800034b8:	5e5160ef          	jal	8001a29c <putchar>
    800034bc:	e4048fe3          	beqz	s1,8000331a <m_and_hs_using_vs_access_1+0x312>
    800034c0:	00144783          	lbu	a5,1(s0)
    800034c4:	e4079be3          	bnez	a5,8000331a <m_and_hs_using_vs_access_1+0x312>
    800034c8:	79c1                	lui	s3,0xffff0
    800034ca:	0985                	add	s3,s3,1 # ffffffffffff0001 <__stack_top+0xffffffff7fcf1001>
    800034cc:	99d2                	add	s3,s3,s4
    800034ce:	0019b993          	seqz	s3,s3
    800034d2:	b5a9                	j	8000331c <m_and_hs_using_vs_access_1+0x314>
    TEST_ASSERT("hs hlvb vs hlvbu",
    800034d4:	0001a597          	auipc	a1,0x1a
    800034d8:	a9458593          	add	a1,a1,-1388 # 8001cf68 <__func__.1+0x2d8>
    800034dc:	0001a517          	auipc	a0,0x1a
    800034e0:	acc50513          	add	a0,a0,-1332 # 8001cfa8 <__func__.1+0x318>
    800034e4:	6e7170ef          	jal	8001b3ca <printf>
    800034e8:	00144783          	lbu	a5,1(s0)
    800034ec:	d6079de3          	bnez	a5,80003266 <m_and_hs_using_vs_access_1+0x25e>
    800034f0:	57fd                	li	a5,-1
    800034f2:	d6fa1ae3          	bne	s4,a5,80003266 <m_and_hs_using_vs_access_1+0x25e>
    800034f6:	d73918e3          	bne	s2,s3,80003266 <m_and_hs_using_vs_access_1+0x25e>
    800034fa:	4529                	li	a0,10
    800034fc:	5a1160ef          	jal	8001a29c <putchar>
    80003500:	d80485e3          	beqz	s1,8000328a <m_and_hs_using_vs_access_1+0x282>
    80003504:	00144783          	lbu	a5,1(s0)
    80003508:	d80791e3          	bnez	a5,8000328a <m_and_hs_using_vs_access_1+0x282>
    8000350c:	f0190793          	add	a5,s2,-255
    80003510:	0017b493          	seqz	s1,a5
    80003514:	bba5                	j	8000328c <m_and_hs_using_vs_access_1+0x284>
    TEST_ASSERT("hs hlvd",
    80003516:	00144783          	lbu	a5,1(s0)
    8000351a:	ce0790e3          	bnez	a5,800031fa <m_and_hs_using_vs_access_1+0x1f2>
    8000351e:	c85497b7          	lui	a5,0xc8549
    80003522:	078a                	sll	a5,a5,0x2
    80003524:	11178793          	add	a5,a5,273 # ffffffffc8549111 <__stack_top+0xffffffff4824a111>
    80003528:	94be                	add	s1,s1,a5
    8000352a:	0014b493          	seqz	s1,s1
    8000352e:	b1f9                	j	800031fc <m_and_hs_using_vs_access_1+0x1f4>
    TEST_ASSERT("hs hlvh vs hlvhu",
    80003530:	57fd                	li	a5,-1
    80003532:	def994e3          	bne	s3,a5,8000331a <m_and_hs_using_vs_access_1+0x312>
    80003536:	bf49                	j	800034c8 <m_and_hs_using_vs_access_1+0x4c0>
    TEST_ASSERT("hs hlvb vs hlvbu",
    80003538:	57fd                	li	a5,-1
    8000353a:	d4fa18e3          	bne	s4,a5,8000328a <m_and_hs_using_vs_access_1+0x282>
    8000353e:	b7f9                	j	8000350c <m_and_hs_using_vs_access_1+0x504>
    80003540:	d13919e3          	bne	s2,s3,80003252 <m_and_hs_using_vs_access_1+0x24a>
    80003544:	0001a597          	auipc	a1,0x1a
    80003548:	a1458593          	add	a1,a1,-1516 # 8001cf58 <__func__.1+0x2c8>
    8000354c:	0001a517          	auipc	a0,0x1a
    80003550:	a5c50513          	add	a0,a0,-1444 # 8001cfa8 <__func__.1+0x318>
    80003554:	677170ef          	jal	8001b3ca <printf>
    80003558:	00144783          	lbu	a5,1(s0)
    8000355c:	dfd9                	beqz	a5,800034fa <m_and_hs_using_vs_access_1+0x4f2>
    8000355e:	b321                	j	80003266 <m_and_hs_using_vs_access_1+0x25e>
    TEST_ASSERT("machine sets mprv to access vs space",
    80003560:	0001a597          	auipc	a1,0x1a
    80003564:	9f858593          	add	a1,a1,-1544 # 8001cf58 <__func__.1+0x2c8>
    80003568:	0001a517          	auipc	a0,0x1a
    8000356c:	a4050513          	add	a0,a0,-1472 # 8001cfa8 <__func__.1+0x318>
    80003570:	65b170ef          	jal	8001b3ca <printf>
    80003574:	00144783          	lbu	a5,1(s0)
    80003578:	bc078ce3          	beqz	a5,80003150 <m_and_hs_using_vs_access_1+0x148>
    8000357c:	b6c1                	j	8000313c <m_and_hs_using_vs_access_1+0x134>
    TEST_ASSERT("hs hlvd",
    8000357e:	0001a597          	auipc	a1,0x1a
    80003582:	9da58593          	add	a1,a1,-1574 # 8001cf58 <__func__.1+0x2c8>
    80003586:	0001a517          	auipc	a0,0x1a
    8000358a:	a2250513          	add	a0,a0,-1502 # 8001cfa8 <__func__.1+0x318>
    8000358e:	63d170ef          	jal	8001b3ca <printf>
    80003592:	00144783          	lbu	a5,1(s0)
    80003596:	ea0783e3          	beqz	a5,8000343c <m_and_hs_using_vs_access_1+0x434>
    8000359a:	b189                	j	800031dc <m_and_hs_using_vs_access_1+0x1d4>
    TEST_ASSERT("hs hlvw vs hlvwu",
    8000359c:	dd449be3          	bne	s1,s4,80003372 <m_and_hs_using_vs_access_1+0x36a>
    800035a0:	0001a597          	auipc	a1,0x1a
    800035a4:	9b858593          	add	a1,a1,-1608 # 8001cf58 <__func__.1+0x2c8>
    800035a8:	0001a517          	auipc	a0,0x1a
    800035ac:	a0050513          	add	a0,a0,-1536 # 8001cfa8 <__func__.1+0x318>
    800035b0:	61b170ef          	jal	8001b3ca <printf>
    800035b4:	00144783          	lbu	a5,1(s0)
    800035b8:	ea078ee3          	beqz	a5,80003474 <m_and_hs_using_vs_access_1+0x46c>
    800035bc:	b3e9                	j	80003386 <m_and_hs_using_vs_access_1+0x37e>
    TEST_ASSERT("hs hlvh vs hlvhu",
    800035be:	d32a12e3          	bne	s4,s2,800032e2 <m_and_hs_using_vs_access_1+0x2da>
    800035c2:	0001a597          	auipc	a1,0x1a
    800035c6:	99658593          	add	a1,a1,-1642 # 8001cf58 <__func__.1+0x2c8>
    800035ca:	0001a517          	auipc	a0,0x1a
    800035ce:	9de50513          	add	a0,a0,-1570 # 8001cfa8 <__func__.1+0x318>
    800035d2:	5f9170ef          	jal	8001b3ca <printf>
    800035d6:	00144783          	lbu	a5,1(s0)
    800035da:	ec078ee3          	beqz	a5,800034b6 <m_and_hs_using_vs_access_1+0x4ae>
    800035de:	bb21                	j	800032f6 <m_and_hs_using_vs_access_1+0x2ee>

00000000800035e0 <m_and_hs_using_vs_access_2>:
     * hlvx instruction but on a previous lui instruction. 
     * TODO: find out why
     */


bool m_and_hs_using_vs_access_2(){
    800035e0:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    800035e2:	00018597          	auipc	a1,0x18
    800035e6:	3f658593          	add	a1,a1,1014 # 8001b9d8 <__func__.10>
    800035ea:	0001a517          	auipc	a0,0x1a
    800035ee:	98e50513          	add	a0,a0,-1650 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_2(){
    800035f2:	ec06                	sd	ra,24(sp)
    800035f4:	e822                	sd	s0,16(sp)
    800035f6:	e426                	sd	s1,8(sp)
    800035f8:	e04a                	sd	s2,0(sp)
    TEST_START();
    800035fa:	5d1170ef          	jal	8001b3ca <printf>
    800035fe:	4529                	li	a0,10
    80003600:	49d160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80003604:	fddfc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    80003608:	a1efd0ef          	jal	80000826 <hpt_init>
    vspt_init();
    8000360c:	8a8fd0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_HS);
    80003610:	450d                	li	a0,3
    80003612:	cccfd0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80003616:	4509                	li	a0,2
    80003618:	beafd0ef          	jal	80000a02 <set_prev_priv>

    TEST_SETUP_EXCEPT();
    8000361c:	0ff0000f          	fence
    80003620:	4785                	li	a5,1
    80003622:	0003a417          	auipc	s0,0x3a
    80003626:	9ee40413          	add	s0,s0,-1554 # 8003d010 <excpt>
    8000362a:	00f41023          	sh	a5,0(s0)
    8000362e:	0003a797          	auipc	a5,0x3a
    80003632:	a007bd23          	sd	zero,-1510(a5) # 8003d048 <excpt+0x38>
    80003636:	0ff0000f          	fence
    asm volatile(
    8000363a:	200037b7          	lui	a5,0x20003
    8000363e:	078e                	sll	a5,a5,0x3
    80003640:	6837c7f3          	.4byte	0x6837c7f3
    val = hlvxwu(vs_page_base(VSX_GUX));
    TEST_ASSERT("hs hlvxwu accesses on only execute page",
    80003644:	08200593          	li	a1,130
    80003648:	0001a617          	auipc	a2,0x1a
    8000364c:	0d060613          	add	a2,a2,208 # 8001d718 <__func__.1+0xa88>
    80003650:	0001a517          	auipc	a0,0x1a
    80003654:	94050513          	add	a0,a0,-1728 # 8001cf90 <__func__.1+0x300>
    80003658:	573170ef          	jal	8001b3ca <printf>
    8000365c:	00144783          	lbu	a5,1(s0)
    80003660:	0001a597          	auipc	a1,0x1a
    80003664:	8f858593          	add	a1,a1,-1800 # 8001cf58 <__func__.1+0x2c8>
    80003668:	c789                	beqz	a5,80003672 <m_and_hs_using_vs_access_2+0x92>
    8000366a:	0001a597          	auipc	a1,0x1a
    8000366e:	8fe58593          	add	a1,a1,-1794 # 8001cf68 <__func__.1+0x2d8>
    80003672:	0001a517          	auipc	a0,0x1a
    80003676:	93650513          	add	a0,a0,-1738 # 8001cfa8 <__func__.1+0x318>
    8000367a:	551170ef          	jal	8001b3ca <printf>
    8000367e:	00144783          	lbu	a5,1(s0)
    80003682:	22079563          	bnez	a5,800038ac <m_and_hs_using_vs_access_2+0x2cc>
    80003686:	4529                	li	a0,10
    80003688:	415160ef          	jal	8001a29c <putchar>
    8000368c:	00144903          	lbu	s2,1(s0)
        excpt.triggered == false
    );

    TEST_SETUP_EXCEPT();
    80003690:	0ff0000f          	fence
    80003694:	4785                	li	a5,1
    80003696:	00f41023          	sh	a5,0(s0)
    8000369a:	0003a717          	auipc	a4,0x3a
    8000369e:	9a073723          	sd	zero,-1618(a4) # 8003d048 <excpt+0x38>
    800036a2:	0ff0000f          	fence
    800036a6:	1782                	sll	a5,a5,0x20
    800036a8:	6837c7f3          	.4byte	0x6837c7f3
    val = hlvxwu(vs_page_base(VSRWX_GURWX));
    TEST_ASSERT("hs hlvxwu accesses page with all permissions",
    800036ac:	08200593          	li	a1,130
    800036b0:	0001a617          	auipc	a2,0x1a
    800036b4:	09060613          	add	a2,a2,144 # 8001d740 <__func__.1+0xab0>
    800036b8:	0001a517          	auipc	a0,0x1a
    800036bc:	8d850513          	add	a0,a0,-1832 # 8001cf90 <__func__.1+0x300>
    800036c0:	50b170ef          	jal	8001b3ca <printf>
    800036c4:	00144783          	lbu	a5,1(s0)
    800036c8:	0001a597          	auipc	a1,0x1a
    800036cc:	8a058593          	add	a1,a1,-1888 # 8001cf68 <__func__.1+0x2d8>
    800036d0:	e789                	bnez	a5,800036da <m_and_hs_using_vs_access_2+0xfa>
    800036d2:	0001a597          	auipc	a1,0x1a
    800036d6:	88658593          	add	a1,a1,-1914 # 8001cf58 <__func__.1+0x2c8>
    800036da:	0001a517          	auipc	a0,0x1a
    800036de:	8ce50513          	add	a0,a0,-1842 # 8001cfa8 <__func__.1+0x318>
    800036e2:	4e9170ef          	jal	8001b3ca <printf>
    800036e6:	00144783          	lbu	a5,1(s0)
    800036ea:	1a079663          	bnez	a5,80003896 <m_and_hs_using_vs_access_2+0x2b6>
    800036ee:	4529                	li	a0,10
    800036f0:	3ad160ef          	jal	8001a29c <putchar>
    800036f4:	4481                	li	s1,0
    800036f6:	00091663          	bnez	s2,80003702 <m_and_hs_using_vs_access_2+0x122>
    800036fa:	00144483          	lbu	s1,1(s0)
    800036fe:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

    TEST_SETUP_EXCEPT();
    80003702:	0ff0000f          	fence
    80003706:	4785                	li	a5,1
    80003708:	00f41023          	sh	a5,0(s0)
    8000370c:	0003a797          	auipc	a5,0x3a
    80003710:	9207be23          	sd	zero,-1732(a5) # 8003d048 <excpt+0x38>
    80003714:	0ff0000f          	fence
    80003718:	001007b7          	lui	a5,0x100
    8000371c:	0785                	add	a5,a5,1 # 100001 <STACK_SIZE+0x1>
    8000371e:	07b2                	sll	a5,a5,0xc
    80003720:	6837c7f3          	.4byte	0x6837c7f3
    val = hlvxwu(vs_page_base(VSRWX_GURW));
    TEST_ASSERT("hs hlvxwu on hs-level non-exec page leads to lgpf",
    80003724:	08200593          	li	a1,130
    80003728:	0001a617          	auipc	a2,0x1a
    8000372c:	04860613          	add	a2,a2,72 # 8001d770 <__func__.1+0xae0>
    80003730:	0001a517          	auipc	a0,0x1a
    80003734:	86050513          	add	a0,a0,-1952 # 8001cf90 <__func__.1+0x300>
    80003738:	493170ef          	jal	8001b3ca <printf>
    8000373c:	00144783          	lbu	a5,1(s0)
    80003740:	0001a597          	auipc	a1,0x1a
    80003744:	82858593          	add	a1,a1,-2008 # 8001cf68 <__func__.1+0x2d8>
    80003748:	c789                	beqz	a5,80003752 <m_and_hs_using_vs_access_2+0x172>
    8000374a:	6418                	ld	a4,8(s0)
    8000374c:	47d5                	li	a5,21
    8000374e:	18f70763          	beq	a4,a5,800038dc <m_and_hs_using_vs_access_2+0x2fc>
    80003752:	0001a517          	auipc	a0,0x1a
    80003756:	85650513          	add	a0,a0,-1962 # 8001cfa8 <__func__.1+0x318>
    8000375a:	471170ef          	jal	8001b3ca <printf>
    8000375e:	00144783          	lbu	a5,1(s0)
    80003762:	c789                	beqz	a5,8000376c <m_and_hs_using_vs_access_2+0x18c>
    80003764:	6418                	ld	a4,8(s0)
    80003766:	47d5                	li	a5,21
    80003768:	10f70e63          	beq	a4,a5,80003884 <m_and_hs_using_vs_access_2+0x2a4>
    8000376c:	0001a517          	auipc	a0,0x1a
    80003770:	84450513          	add	a0,a0,-1980 # 8001cfb0 <__func__.1+0x320>
    80003774:	457170ef          	jal	8001b3ca <printf>
    80003778:	02900513          	li	a0,41
    8000377c:	321160ef          	jal	8001a29c <putchar>
    80003780:	4529                	li	a0,10
    80003782:	31b160ef          	jal	8001a29c <putchar>
    80003786:	c489                	beqz	s1,80003790 <m_and_hs_using_vs_access_2+0x1b0>
    80003788:	00144783          	lbu	a5,1(s0)
    8000378c:	4481                	li	s1,0
    8000378e:	ebe1                	bnez	a5,8000385e <m_and_hs_using_vs_access_2+0x27e>
        excpt.cause == CAUSE_LGPF && 
        excpt.gva == true &&
        excpt.xpv == false
    );

    TEST_SETUP_EXCEPT();
    80003790:	0ff0000f          	fence
    80003794:	4785                	li	a5,1
    80003796:	00f41023          	sh	a5,0(s0)
    8000379a:	0003a797          	auipc	a5,0x3a
    8000379e:	8a07b723          	sd	zero,-1874(a5) # 8003d048 <excpt+0x38>
    800037a2:	0ff0000f          	fence
    800037a6:	001007b7          	lui	a5,0x100
    800037aa:	0795                	add	a5,a5,5 # 100005 <STACK_SIZE+0x5>
    800037ac:	07b2                	sll	a5,a5,0xc
    800037ae:	6837c7f3          	.4byte	0x6837c7f3
    val = hlvxwu(vs_page_base(VSRW_GURWX));
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    800037b2:	08200593          	li	a1,130
    800037b6:	0001a617          	auipc	a2,0x1a
    800037ba:	ff260613          	add	a2,a2,-14 # 8001d7a8 <__func__.1+0xb18>
    800037be:	00019517          	auipc	a0,0x19
    800037c2:	7d250513          	add	a0,a0,2002 # 8001cf90 <__func__.1+0x300>
    800037c6:	405170ef          	jal	8001b3ca <printf>
    800037ca:	00144783          	lbu	a5,1(s0)
    800037ce:	00019597          	auipc	a1,0x19
    800037d2:	79a58593          	add	a1,a1,1946 # 8001cf68 <__func__.1+0x2d8>
    800037d6:	c789                	beqz	a5,800037e0 <m_and_hs_using_vs_access_2+0x200>
    800037d8:	6418                	ld	a4,8(s0)
    800037da:	47b5                	li	a5,13
    800037dc:	0ef70363          	beq	a4,a5,800038c2 <m_and_hs_using_vs_access_2+0x2e2>
    800037e0:	00019517          	auipc	a0,0x19
    800037e4:	7c850513          	add	a0,a0,1992 # 8001cfa8 <__func__.1+0x318>
    800037e8:	3e3170ef          	jal	8001b3ca <printf>
    800037ec:	00144783          	lbu	a5,1(s0)
    800037f0:	c789                	beqz	a5,800037fa <m_and_hs_using_vs_access_2+0x21a>
    800037f2:	6418                	ld	a4,8(s0)
    800037f4:	47b5                	li	a5,13
    800037f6:	08f70063          	beq	a4,a5,80003876 <m_and_hs_using_vs_access_2+0x296>
    800037fa:	00019517          	auipc	a0,0x19
    800037fe:	7b650513          	add	a0,a0,1974 # 8001cfb0 <__func__.1+0x320>
    80003802:	3c9170ef          	jal	8001b3ca <printf>
    80003806:	02900513          	li	a0,41
    8000380a:	293160ef          	jal	8001a29c <putchar>
    8000380e:	4529                	li	a0,10
    80003810:	28d160ef          	jal	8001a29c <putchar>
    80003814:	cc9d                	beqz	s1,80003852 <m_and_hs_using_vs_access_2+0x272>
    80003816:	00144483          	lbu	s1,1(s0)
        excpt.gva == true &&
        excpt.xpv == false
    );

    
    TEST_END();
    8000381a:	00019597          	auipc	a1,0x19
    8000381e:	74e58593          	add	a1,a1,1870 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    80003822:	c491                	beqz	s1,8000382e <m_and_hs_using_vs_access_2+0x24e>
    80003824:	6418                	ld	a4,8(s0)
    80003826:	47b5                	li	a5,13
    80003828:	4481                	li	s1,0
    8000382a:	0cf70663          	beq	a4,a5,800038f6 <m_and_hs_using_vs_access_2+0x316>
    TEST_END();
    8000382e:	00019517          	auipc	a0,0x19
    80003832:	7e250513          	add	a0,a0,2018 # 8001d010 <__func__.1+0x380>
    80003836:	395170ef          	jal	8001b3ca <printf>
    8000383a:	4511                	li	a0,4
    8000383c:	aa2fd0ef          	jal	80000ade <goto_priv>
    80003840:	ae7fd0ef          	jal	80001326 <reset_state>
}
    80003844:	60e2                	ld	ra,24(sp)
    80003846:	6442                	ld	s0,16(sp)
    80003848:	6902                	ld	s2,0(sp)
    8000384a:	8526                	mv	a0,s1
    8000384c:	64a2                	ld	s1,8(sp)
    8000384e:	6105                	add	sp,sp,32
    80003850:	8082                	ret
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    80003852:	4481                	li	s1,0
    TEST_END();
    80003854:	00019597          	auipc	a1,0x19
    80003858:	71458593          	add	a1,a1,1812 # 8001cf68 <__func__.1+0x2d8>
    8000385c:	bfc9                	j	8000382e <m_and_hs_using_vs_access_2+0x24e>
    TEST_ASSERT("hs hlvxwu on hs-level non-exec page leads to lgpf",
    8000385e:	6418                	ld	a4,8(s0)
    80003860:	47d5                	li	a5,21
    80003862:	f2f717e3          	bne	a4,a5,80003790 <m_and_hs_using_vs_access_2+0x1b0>
    80003866:	03044783          	lbu	a5,48(s0)
    8000386a:	d39d                	beqz	a5,80003790 <m_and_hs_using_vs_access_2+0x1b0>
    8000386c:	03144483          	lbu	s1,49(s0)
    80003870:	0014c493          	xor	s1,s1,1
    80003874:	bf31                	j	80003790 <m_and_hs_using_vs_access_2+0x1b0>
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    80003876:	03044783          	lbu	a5,48(s0)
    8000387a:	d3c1                	beqz	a5,800037fa <m_and_hs_using_vs_access_2+0x21a>
    8000387c:	03144783          	lbu	a5,49(s0)
    80003880:	d7d9                	beqz	a5,8000380e <m_and_hs_using_vs_access_2+0x22e>
    80003882:	bfa5                	j	800037fa <m_and_hs_using_vs_access_2+0x21a>
    TEST_ASSERT("hs hlvxwu on hs-level non-exec page leads to lgpf",
    80003884:	03044783          	lbu	a5,48(s0)
    80003888:	ee0782e3          	beqz	a5,8000376c <m_and_hs_using_vs_access_2+0x18c>
    8000388c:	03144783          	lbu	a5,49(s0)
    80003890:	ee0788e3          	beqz	a5,80003780 <m_and_hs_using_vs_access_2+0x1a0>
    80003894:	bde1                	j	8000376c <m_and_hs_using_vs_access_2+0x18c>
    TEST_ASSERT("hs hlvxwu accesses page with all permissions",
    80003896:	00019517          	auipc	a0,0x19
    8000389a:	71a50513          	add	a0,a0,1818 # 8001cfb0 <__func__.1+0x320>
    8000389e:	32d170ef          	jal	8001b3ca <printf>
    800038a2:	02900513          	li	a0,41
    800038a6:	1f7160ef          	jal	8001a29c <putchar>
    800038aa:	b591                	j	800036ee <m_and_hs_using_vs_access_2+0x10e>
    TEST_ASSERT("hs hlvxwu accesses on only execute page",
    800038ac:	00019517          	auipc	a0,0x19
    800038b0:	70450513          	add	a0,a0,1796 # 8001cfb0 <__func__.1+0x320>
    800038b4:	317170ef          	jal	8001b3ca <printf>
    800038b8:	02900513          	li	a0,41
    800038bc:	1e1160ef          	jal	8001a29c <putchar>
    800038c0:	b3d9                	j	80003686 <m_and_hs_using_vs_access_2+0xa6>
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    800038c2:	03044783          	lbu	a5,48(s0)
    800038c6:	f0078de3          	beqz	a5,800037e0 <m_and_hs_using_vs_access_2+0x200>
    800038ca:	03144783          	lbu	a5,49(s0)
    800038ce:	f00799e3          	bnez	a5,800037e0 <m_and_hs_using_vs_access_2+0x200>
    800038d2:	00019597          	auipc	a1,0x19
    800038d6:	68658593          	add	a1,a1,1670 # 8001cf58 <__func__.1+0x2c8>
    800038da:	b719                	j	800037e0 <m_and_hs_using_vs_access_2+0x200>
    TEST_ASSERT("hs hlvxwu on hs-level non-exec page leads to lgpf",
    800038dc:	03044783          	lbu	a5,48(s0)
    800038e0:	e60789e3          	beqz	a5,80003752 <m_and_hs_using_vs_access_2+0x172>
    800038e4:	03144783          	lbu	a5,49(s0)
    800038e8:	e60795e3          	bnez	a5,80003752 <m_and_hs_using_vs_access_2+0x172>
    800038ec:	00019597          	auipc	a1,0x19
    800038f0:	66c58593          	add	a1,a1,1644 # 8001cf58 <__func__.1+0x2c8>
    800038f4:	bdb9                	j	80003752 <m_and_hs_using_vs_access_2+0x172>
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    800038f6:	03044483          	lbu	s1,48(s0)
    800038fa:	d895                	beqz	s1,8000382e <m_and_hs_using_vs_access_2+0x24e>
    800038fc:	03144783          	lbu	a5,49(s0)
    80003900:	e791                	bnez	a5,8000390c <m_and_hs_using_vs_access_2+0x32c>
    TEST_END();
    80003902:	00019597          	auipc	a1,0x19
    80003906:	65658593          	add	a1,a1,1622 # 8001cf58 <__func__.1+0x2c8>
    8000390a:	b715                	j	8000382e <m_and_hs_using_vs_access_2+0x24e>
    TEST_ASSERT("hs hlvxwu on vs-level non-exec page leads to lpf",
    8000390c:	4481                	li	s1,0
    8000390e:	b705                	j	8000382e <m_and_hs_using_vs_access_2+0x24e>

0000000080003910 <m_and_hs_using_vs_access_3>:

bool m_and_hs_using_vs_access_3(){
    80003910:	7179                	add	sp,sp,-48

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    80003912:	00018597          	auipc	a1,0x18
    80003916:	0e658593          	add	a1,a1,230 # 8001b9f8 <__func__.9>
    8000391a:	00019517          	auipc	a0,0x19
    8000391e:	65e50513          	add	a0,a0,1630 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_3(){
    80003922:	f406                	sd	ra,40(sp)
    80003924:	f022                	sd	s0,32(sp)
    80003926:	ec26                	sd	s1,24(sp)
    80003928:	e84a                	sd	s2,16(sp)
    8000392a:	e44e                	sd	s3,8(sp)
    TEST_START();
    8000392c:	29f170ef          	jal	8001b3ca <printf>
    80003930:	4529                	li	a0,10
    80003932:	16b160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80003936:	cabfc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    8000393a:	eedfc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    8000393e:	d77fc0ef          	jal	800006b4 <vspt_init>

    vaddr = vs_page_base(VSURWX_GURWX);
    addr = phys_page_base(VSURWX_GURWX);

    goto_priv(PRIV_M);
    80003942:	4511                	li	a0,4
    80003944:	99afd0ef          	jal	80000ade <goto_priv>

    TEST_SETUP_EXCEPT();
    80003948:	0ff0000f          	fence
    8000394c:	4785                	li	a5,1
    8000394e:	00039417          	auipc	s0,0x39
    80003952:	6c240413          	add	s0,s0,1730 # 8003d010 <excpt>
    80003956:	00f41023          	sh	a5,0(s0)
    8000395a:	00039797          	auipc	a5,0x39
    8000395e:	6e07b723          	sd	zero,1774(a5) # 8003d048 <excpt+0x38>
    80003962:	0ff0000f          	fence
    *((volatile uint64_t*) addr) = val;
    80003966:	00020917          	auipc	s2,0x20
    8000396a:	c4290913          	add	s2,s2,-958 # 800235a8 <__func__.1+0x6918>
    8000396e:	00093703          	ld	a4,0(s2)
    80003972:	440197b7          	lui	a5,0x44019
    80003976:	0786                	sll	a5,a5,0x1
    if(curr_priv != PRIV_M){
    80003978:	00022497          	auipc	s1,0x22
    8000397c:	c6c48493          	add	s1,s1,-916 # 800255e4 <curr_priv>
    80003980:	e398                	sd	a4,0(a5)
    80003982:	4098                	lw	a4,0(s1)
    80003984:	4791                	li	a5,4
    80003986:	02f70763          	beq	a4,a5,800039b4 <m_and_hs_using_vs_access_3+0xa4>
        ERROR("trying to read as mprv from low privilege");
    8000398a:	0001a517          	auipc	a0,0x1a
    8000398e:	cd650513          	add	a0,a0,-810 # 8001d660 <__func__.1+0x9d0>
    80003992:	239170ef          	jal	8001b3ca <printf>
    80003996:	0fe00613          	li	a2,254
    8000399a:	00018597          	auipc	a1,0x18
    8000399e:	02e58593          	add	a1,a1,46 # 8001b9c8 <__func__.11>
    800039a2:	00019517          	auipc	a0,0x19
    800039a6:	75e50513          	add	a0,a0,1886 # 8001d100 <__func__.1+0x470>
    800039aa:	221170ef          	jal	8001b3ca <printf>
    800039ae:	4501                	li	a0,0
    800039b0:	6b8170ef          	jal	8001b068 <exit>
    set_prev_priv(priv);
    800039b4:	4509                	li	a0,2
    800039b6:	84cfd0ef          	jal	80000a02 <set_prev_priv>
    asm volatile(
    800039ba:	000807b7          	lui	a5,0x80
    800039be:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    800039c0:	07b6                	sll	a5,a5,0xd
    800039c2:	00020737          	lui	a4,0x20
    800039c6:	30072073          	csrs	mstatus,a4
    800039ca:	6394                	ld	a3,0(a5)
    800039cc:	30073073          	csrc	mstatus,a4
    write64(addr, 0x1107ec0ffee);
    val = read64_mprv(PRIV_VS, vaddr);
    TEST_ASSERT("machine mprv vs access to vu leads to exception",
    800039d0:	08200593          	li	a1,130
    800039d4:	0001a617          	auipc	a2,0x1a
    800039d8:	e0c60613          	add	a2,a2,-500 # 8001d7e0 <__func__.1+0xb50>
    800039dc:	00019517          	auipc	a0,0x19
    800039e0:	5b450513          	add	a0,a0,1460 # 8001cf90 <__func__.1+0x300>
    800039e4:	1e7170ef          	jal	8001b3ca <printf>
    800039e8:	00144783          	lbu	a5,1(s0)
    800039ec:	00019597          	auipc	a1,0x19
    800039f0:	57c58593          	add	a1,a1,1404 # 8001cf68 <__func__.1+0x2d8>
    800039f4:	cb89                	beqz	a5,80003a06 <m_and_hs_using_vs_access_3+0xf6>
    800039f6:	6418                	ld	a4,8(s0)
    800039f8:	47b5                	li	a5,13
    800039fa:	00f71663          	bne	a4,a5,80003a06 <m_and_hs_using_vs_access_3+0xf6>
    800039fe:	00019597          	auipc	a1,0x19
    80003a02:	55a58593          	add	a1,a1,1370 # 8001cf58 <__func__.1+0x2c8>
    80003a06:	00019517          	auipc	a0,0x19
    80003a0a:	5a250513          	add	a0,a0,1442 # 8001cfa8 <__func__.1+0x318>
    80003a0e:	1bd170ef          	jal	8001b3ca <printf>
    80003a12:	00144783          	lbu	a5,1(s0)
    80003a16:	c789                	beqz	a5,80003a20 <m_and_hs_using_vs_access_3+0x110>
    80003a18:	6418                	ld	a4,8(s0)
    80003a1a:	47b5                	li	a5,13
    80003a1c:	00f70c63          	beq	a4,a5,80003a34 <m_and_hs_using_vs_access_3+0x124>
    80003a20:	00019517          	auipc	a0,0x19
    80003a24:	59050513          	add	a0,a0,1424 # 8001cfb0 <__func__.1+0x320>
    80003a28:	1a3170ef          	jal	8001b3ca <printf>
    80003a2c:	02900513          	li	a0,41
    80003a30:	06d160ef          	jal	8001a29c <putchar>
    80003a34:	4529                	li	a0,10
    80003a36:	067160ef          	jal	8001a29c <putchar>
    80003a3a:	00144783          	lbu	a5,1(s0)
    80003a3e:	4981                	li	s3,0
    80003a40:	c791                	beqz	a5,80003a4c <m_and_hs_using_vs_access_3+0x13c>
    80003a42:	00843983          	ld	s3,8(s0)
    80003a46:	19cd                	add	s3,s3,-13
    80003a48:	0019b993          	seqz	s3,s3
        excpt.triggered == true&& 
        excpt.cause == CAUSE_LPF 
    );

    TEST_SETUP_EXCEPT();
    80003a4c:	0ff0000f          	fence
    80003a50:	4785                	li	a5,1
    80003a52:	00f41023          	sh	a5,0(s0)
    80003a56:	00039797          	auipc	a5,0x39
    80003a5a:	5e07b923          	sd	zero,1522(a5) # 8003d048 <excpt+0x38>
    80003a5e:	0ff0000f          	fence
    80003a62:	00093703          	ld	a4,0(s2)
    80003a66:	440197b7          	lui	a5,0x44019
    80003a6a:	0786                	sll	a5,a5,0x1
    80003a6c:	e398                	sd	a4,0(a5)
    if(curr_priv != PRIV_M){
    80003a6e:	4098                	lw	a4,0(s1)
    80003a70:	4791                	li	a5,4
    80003a72:	f0f71ce3          	bne	a4,a5,8000398a <m_and_hs_using_vs_access_3+0x7a>
    set_prev_priv(priv);
    80003a76:	4501                	li	a0,0
    80003a78:	f8bfc0ef          	jal	80000a02 <set_prev_priv>
    asm volatile(
    80003a7c:	000807b7          	lui	a5,0x80
    80003a80:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80003a82:	07b6                	sll	a5,a5,0xd
    80003a84:	00020737          	lui	a4,0x20
    80003a88:	30072073          	csrs	mstatus,a4
    80003a8c:	6394                	ld	a3,0(a5)
    80003a8e:	30073073          	csrc	mstatus,a4
    write64(addr, 0x1107ec0ffee);
    val = read64_mprv(PRIV_VU, vaddr);
    TEST_ASSERT("machine mprv vu access to vu successful",
    80003a92:	08200593          	li	a1,130
    80003a96:	0001a617          	auipc	a2,0x1a
    80003a9a:	d7a60613          	add	a2,a2,-646 # 8001d810 <__func__.1+0xb80>
    80003a9e:	00019517          	auipc	a0,0x19
    80003aa2:	4f250513          	add	a0,a0,1266 # 8001cf90 <__func__.1+0x300>
    80003aa6:	125170ef          	jal	8001b3ca <printf>
    80003aaa:	00144783          	lbu	a5,1(s0)
    80003aae:	00019597          	auipc	a1,0x19
    80003ab2:	4ba58593          	add	a1,a1,1210 # 8001cf68 <__func__.1+0x2d8>
    80003ab6:	e789                	bnez	a5,80003ac0 <m_and_hs_using_vs_access_3+0x1b0>
    80003ab8:	00019597          	auipc	a1,0x19
    80003abc:	4a058593          	add	a1,a1,1184 # 8001cf58 <__func__.1+0x2c8>
    80003ac0:	00019517          	auipc	a0,0x19
    80003ac4:	4e850513          	add	a0,a0,1256 # 8001cfa8 <__func__.1+0x318>
    80003ac8:	103170ef          	jal	8001b3ca <printf>
    80003acc:	00144783          	lbu	a5,1(s0)
    80003ad0:	e7b9                	bnez	a5,80003b1e <m_and_hs_using_vs_access_3+0x20e>
    80003ad2:	4529                	li	a0,10
    80003ad4:	7c8160ef          	jal	8001a29c <putchar>
    80003ad8:	00098563          	beqz	s3,80003ae2 <m_and_hs_using_vs_access_3+0x1d2>
    80003adc:	00144783          	lbu	a5,1(s0)
    80003ae0:	cb8d                	beqz	a5,80003b12 <m_and_hs_using_vs_access_3+0x202>
    80003ae2:	4401                	li	s0,0
        excpt.triggered == false
    );

    TEST_END();
    80003ae4:	00019597          	auipc	a1,0x19
    80003ae8:	48458593          	add	a1,a1,1156 # 8001cf68 <__func__.1+0x2d8>
    80003aec:	00019517          	auipc	a0,0x19
    80003af0:	52450513          	add	a0,a0,1316 # 8001d010 <__func__.1+0x380>
    80003af4:	0d7170ef          	jal	8001b3ca <printf>
    80003af8:	4511                	li	a0,4
    80003afa:	fe5fc0ef          	jal	80000ade <goto_priv>
    80003afe:	829fd0ef          	jal	80001326 <reset_state>
}
    80003b02:	70a2                	ld	ra,40(sp)
    80003b04:	8522                	mv	a0,s0
    80003b06:	7402                	ld	s0,32(sp)
    80003b08:	64e2                	ld	s1,24(sp)
    80003b0a:	6942                	ld	s2,16(sp)
    80003b0c:	69a2                	ld	s3,8(sp)
    80003b0e:	6145                	add	sp,sp,48
    80003b10:	8082                	ret
    TEST_ASSERT("machine mprv vu access to vu successful",
    80003b12:	4405                	li	s0,1
    TEST_END();
    80003b14:	00019597          	auipc	a1,0x19
    80003b18:	44458593          	add	a1,a1,1092 # 8001cf58 <__func__.1+0x2c8>
    80003b1c:	bfc1                	j	80003aec <m_and_hs_using_vs_access_3+0x1dc>
    TEST_ASSERT("machine mprv vu access to vu successful",
    80003b1e:	00019517          	auipc	a0,0x19
    80003b22:	49250513          	add	a0,a0,1170 # 8001cfb0 <__func__.1+0x320>
    80003b26:	0a5170ef          	jal	8001b3ca <printf>
    80003b2a:	02900513          	li	a0,41
    80003b2e:	76e160ef          	jal	8001a29c <putchar>
    80003b32:	b745                	j	80003ad2 <m_and_hs_using_vs_access_3+0x1c2>

0000000080003b34 <m_and_hs_using_vs_access_4>:

bool m_and_hs_using_vs_access_4(){
    80003b34:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    80003b36:	00018597          	auipc	a1,0x18
    80003b3a:	ee258593          	add	a1,a1,-286 # 8001ba18 <__func__.8>
    80003b3e:	00019517          	auipc	a0,0x19
    80003b42:	43a50513          	add	a0,a0,1082 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_4(){
    80003b46:	ec06                	sd	ra,24(sp)
    80003b48:	e822                	sd	s0,16(sp)
    80003b4a:	e426                	sd	s1,8(sp)
    80003b4c:	e04a                	sd	s2,0(sp)
    TEST_START();
    80003b4e:	07d170ef          	jal	8001b3ca <printf>
    80003b52:	4529                	li	a0,10
    80003b54:	748160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80003b58:	a89fc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    80003b5c:	ccbfc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    80003b60:	b55fc0ef          	jal	800006b4 <vspt_init>

    vaddr = vs_page_base(VSURWX_GURWX);
    addr = phys_page_base(VSURWX_GURWX);

    goto_priv(PRIV_HS);
    80003b64:	450d                	li	a0,3
    80003b66:	f79fc0ef          	jal	80000ade <goto_priv>

    set_prev_priv(PRIV_VU);
    80003b6a:	4501                	li	a0,0
    80003b6c:	e97fc0ef          	jal	80000a02 <set_prev_priv>
    TEST_SETUP_EXCEPT();
    80003b70:	0ff0000f          	fence
    80003b74:	4785                	li	a5,1
    80003b76:	00039417          	auipc	s0,0x39
    80003b7a:	49a40413          	add	s0,s0,1178 # 8003d010 <excpt>
    80003b7e:	00f41023          	sh	a5,0(s0)
    80003b82:	00039797          	auipc	a5,0x39
    80003b86:	4c07b323          	sd	zero,1222(a5) # 8003d048 <excpt+0x38>
    80003b8a:	0ff0000f          	fence
    80003b8e:	00020497          	auipc	s1,0x20
    80003b92:	a1a48493          	add	s1,s1,-1510 # 800235a8 <__func__.1+0x6918>
    80003b96:	6094                	ld	a3,0(s1)
    asm volatile(
    80003b98:	000807b7          	lui	a5,0x80
    80003b9c:	44019737          	lui	a4,0x44019
    80003ba0:	0706                	sll	a4,a4,0x1
    80003ba2:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80003ba4:	e314                	sd	a3,0(a4)
    80003ba6:	07b6                	sll	a5,a5,0xd
    80003ba8:	6c07c7f3          	.4byte	0x6c07c7f3
    write64(addr, 0x1107ec0ffee);
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd to vu page successful when spvp = 0",
    80003bac:	08200593          	li	a1,130
    80003bb0:	0001a617          	auipc	a2,0x1a
    80003bb4:	c8860613          	add	a2,a2,-888 # 8001d838 <__func__.1+0xba8>
    80003bb8:	00019517          	auipc	a0,0x19
    80003bbc:	3d850513          	add	a0,a0,984 # 8001cf90 <__func__.1+0x300>
    80003bc0:	00b170ef          	jal	8001b3ca <printf>
    80003bc4:	00144783          	lbu	a5,1(s0)
    80003bc8:	00019597          	auipc	a1,0x19
    80003bcc:	39058593          	add	a1,a1,912 # 8001cf58 <__func__.1+0x2c8>
    80003bd0:	c789                	beqz	a5,80003bda <m_and_hs_using_vs_access_4+0xa6>
    80003bd2:	00019597          	auipc	a1,0x19
    80003bd6:	39658593          	add	a1,a1,918 # 8001cf68 <__func__.1+0x2d8>
    80003bda:	00019517          	auipc	a0,0x19
    80003bde:	3ce50513          	add	a0,a0,974 # 8001cfa8 <__func__.1+0x318>
    80003be2:	7e8170ef          	jal	8001b3ca <printf>
    80003be6:	00144783          	lbu	a5,1(s0)
    80003bea:	0e079763          	bnez	a5,80003cd8 <m_and_hs_using_vs_access_4+0x1a4>
    80003bee:	4529                	li	a0,10
    80003bf0:	6ac160ef          	jal	8001a29c <putchar>
        excpt.triggered == false
    );

    set_prev_priv(PRIV_VS);
    80003bf4:	4509                	li	a0,2
    TEST_ASSERT("hs hlvd to vu page successful when spvp = 0",
    80003bf6:	00144903          	lbu	s2,1(s0)
    set_prev_priv(PRIV_VS);
    80003bfa:	e09fc0ef          	jal	80000a02 <set_prev_priv>
    TEST_SETUP_EXCEPT();
    80003bfe:	0ff0000f          	fence
    80003c02:	4785                	li	a5,1
    80003c04:	00f41023          	sh	a5,0(s0)
    80003c08:	00039797          	auipc	a5,0x39
    80003c0c:	4407b023          	sd	zero,1088(a5) # 8003d048 <excpt+0x38>
    80003c10:	0ff0000f          	fence
    80003c14:	6094                	ld	a3,0(s1)
    80003c16:	000807b7          	lui	a5,0x80
    80003c1a:	44019737          	lui	a4,0x44019
    80003c1e:	0706                	sll	a4,a4,0x1
    80003c20:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80003c22:	e314                	sd	a3,0(a4)
    80003c24:	07b6                	sll	a5,a5,0xd
    80003c26:	6c07c7f3          	.4byte	0x6c07c7f3
    write64(addr, 0x1107ec0ffee);
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd to vu page leads to exception when spvp = 1",
    80003c2a:	08200593          	li	a1,130
    80003c2e:	0001a617          	auipc	a2,0x1a
    80003c32:	c3a60613          	add	a2,a2,-966 # 8001d868 <__func__.1+0xbd8>
    80003c36:	00019517          	auipc	a0,0x19
    80003c3a:	35a50513          	add	a0,a0,858 # 8001cf90 <__func__.1+0x300>
    80003c3e:	78c170ef          	jal	8001b3ca <printf>
    80003c42:	00144783          	lbu	a5,1(s0)
    80003c46:	00019597          	auipc	a1,0x19
    80003c4a:	32258593          	add	a1,a1,802 # 8001cf68 <__func__.1+0x2d8>
    80003c4e:	c789                	beqz	a5,80003c58 <m_and_hs_using_vs_access_4+0x124>
    80003c50:	6418                	ld	a4,8(s0)
    80003c52:	47b5                	li	a5,13
    80003c54:	08f70d63          	beq	a4,a5,80003cee <m_and_hs_using_vs_access_4+0x1ba>
    80003c58:	00019517          	auipc	a0,0x19
    80003c5c:	35050513          	add	a0,a0,848 # 8001cfa8 <__func__.1+0x318>
    80003c60:	76a170ef          	jal	8001b3ca <printf>
    80003c64:	00144783          	lbu	a5,1(s0)
    80003c68:	c789                	beqz	a5,80003c72 <m_and_hs_using_vs_access_4+0x13e>
    80003c6a:	6418                	ld	a4,8(s0)
    80003c6c:	47b5                	li	a5,13
    80003c6e:	00f70c63          	beq	a4,a5,80003c86 <m_and_hs_using_vs_access_4+0x152>
    80003c72:	00019517          	auipc	a0,0x19
    80003c76:	33e50513          	add	a0,a0,830 # 8001cfb0 <__func__.1+0x320>
    80003c7a:	750170ef          	jal	8001b3ca <printf>
    80003c7e:	02900513          	li	a0,41
    80003c82:	61a160ef          	jal	8001a29c <putchar>
    80003c86:	4529                	li	a0,10
    80003c88:	614160ef          	jal	8001a29c <putchar>
    80003c8c:	04091063          	bnez	s2,80003ccc <m_and_hs_using_vs_access_4+0x198>
    80003c90:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true&& 
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    80003c94:	00019597          	auipc	a1,0x19
    80003c98:	2d458593          	add	a1,a1,724 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs hlvd to vu page leads to exception when spvp = 1",
    80003c9c:	c491                	beqz	s1,80003ca8 <m_and_hs_using_vs_access_4+0x174>
    80003c9e:	6418                	ld	a4,8(s0)
    80003ca0:	47b5                	li	a5,13
    80003ca2:	04f70b63          	beq	a4,a5,80003cf8 <m_and_hs_using_vs_access_4+0x1c4>
    80003ca6:	4481                	li	s1,0
    TEST_END();
    80003ca8:	00019517          	auipc	a0,0x19
    80003cac:	36850513          	add	a0,a0,872 # 8001d010 <__func__.1+0x380>
    80003cb0:	71a170ef          	jal	8001b3ca <printf>
    80003cb4:	4511                	li	a0,4
    80003cb6:	e29fc0ef          	jal	80000ade <goto_priv>
    80003cba:	e6cfd0ef          	jal	80001326 <reset_state>
}
    80003cbe:	60e2                	ld	ra,24(sp)
    80003cc0:	6442                	ld	s0,16(sp)
    80003cc2:	6902                	ld	s2,0(sp)
    80003cc4:	8526                	mv	a0,s1
    80003cc6:	64a2                	ld	s1,8(sp)
    80003cc8:	6105                	add	sp,sp,32
    80003cca:	8082                	ret
    TEST_ASSERT("hs hlvd to vu page leads to exception when spvp = 1",
    80003ccc:	4481                	li	s1,0
    TEST_END();
    80003cce:	00019597          	auipc	a1,0x19
    80003cd2:	29a58593          	add	a1,a1,666 # 8001cf68 <__func__.1+0x2d8>
    80003cd6:	bfc9                	j	80003ca8 <m_and_hs_using_vs_access_4+0x174>
    TEST_ASSERT("hs hlvd to vu page successful when spvp = 0",
    80003cd8:	00019517          	auipc	a0,0x19
    80003cdc:	2d850513          	add	a0,a0,728 # 8001cfb0 <__func__.1+0x320>
    80003ce0:	6ea170ef          	jal	8001b3ca <printf>
    80003ce4:	02900513          	li	a0,41
    80003ce8:	5b4160ef          	jal	8001a29c <putchar>
    80003cec:	b709                	j	80003bee <m_and_hs_using_vs_access_4+0xba>
    TEST_ASSERT("hs hlvd to vu page leads to exception when spvp = 1",
    80003cee:	00019597          	auipc	a1,0x19
    80003cf2:	26a58593          	add	a1,a1,618 # 8001cf58 <__func__.1+0x2c8>
    80003cf6:	b78d                	j	80003c58 <m_and_hs_using_vs_access_4+0x124>
    TEST_END();
    80003cf8:	00019597          	auipc	a1,0x19
    80003cfc:	26058593          	add	a1,a1,608 # 8001cf58 <__func__.1+0x2c8>
    80003d00:	b765                	j	80003ca8 <m_and_hs_using_vs_access_4+0x174>

0000000080003d02 <m_and_hs_using_vs_access_5>:

bool m_and_hs_using_vs_access_5(){
    80003d02:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    80003d04:	00018597          	auipc	a1,0x18
    80003d08:	d3458593          	add	a1,a1,-716 # 8001ba38 <__func__.7>
    80003d0c:	00019517          	auipc	a0,0x19
    80003d10:	26c50513          	add	a0,a0,620 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_5(){
    80003d14:	ec06                	sd	ra,24(sp)
    80003d16:	e822                	sd	s0,16(sp)
    80003d18:	e426                	sd	s1,8(sp)
    80003d1a:	e04a                	sd	s2,0(sp)
    TEST_START();
    80003d1c:	6ae170ef          	jal	8001b3ca <printf>
    80003d20:	4529                	li	a0,10
    80003d22:	57a160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80003d26:	8bbfc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    80003d2a:	afdfc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    80003d2e:	987fc0ef          	jal	800006b4 <vspt_init>

    vaddr = vs_page_base(VSURWX_GURWX);
    addr = phys_page_base(VSURWX_GURWX);


    goto_priv(PRIV_M);
    80003d32:	4511                	li	a0,4
    80003d34:	dabfc0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80003d38:	000407b7          	lui	a5,0x40
    80003d3c:	2007a073          	csrs	vsstatus,a5

    TEST_SETUP_EXCEPT();
    80003d40:	0ff0000f          	fence
    80003d44:	4785                	li	a5,1
    80003d46:	00039417          	auipc	s0,0x39
    80003d4a:	2ca40413          	add	s0,s0,714 # 8003d010 <excpt>
    80003d4e:	00f41023          	sh	a5,0(s0)
    80003d52:	00039797          	auipc	a5,0x39
    80003d56:	2e07bb23          	sd	zero,758(a5) # 8003d048 <excpt+0x38>
    80003d5a:	0ff0000f          	fence
    80003d5e:	440197b7          	lui	a5,0x44019
    80003d62:	0786                	sll	a5,a5,0x1
    80003d64:	00020497          	auipc	s1,0x20
    80003d68:	8444b483          	ld	s1,-1980(s1) # 800235a8 <__func__.1+0x6918>
    80003d6c:	e384                	sd	s1,0(a5)
    if(curr_priv != PRIV_M){
    80003d6e:	00022717          	auipc	a4,0x22
    80003d72:	87672703          	lw	a4,-1930(a4) # 800255e4 <curr_priv>
    80003d76:	4791                	li	a5,4
    80003d78:	02f70763          	beq	a4,a5,80003da6 <m_and_hs_using_vs_access_5+0xa4>
        ERROR("trying to read as mprv from low privilege");
    80003d7c:	0001a517          	auipc	a0,0x1a
    80003d80:	8e450513          	add	a0,a0,-1820 # 8001d660 <__func__.1+0x9d0>
    80003d84:	646170ef          	jal	8001b3ca <printf>
    80003d88:	0fe00613          	li	a2,254
    80003d8c:	00018597          	auipc	a1,0x18
    80003d90:	c3c58593          	add	a1,a1,-964 # 8001b9c8 <__func__.11>
    80003d94:	00019517          	auipc	a0,0x19
    80003d98:	36c50513          	add	a0,a0,876 # 8001d100 <__func__.1+0x470>
    80003d9c:	62e170ef          	jal	8001b3ca <printf>
    80003da0:	4501                	li	a0,0
    80003da2:	2c6170ef          	jal	8001b068 <exit>
    set_prev_priv(priv);
    80003da6:	4509                	li	a0,2
    80003da8:	c5bfc0ef          	jal	80000a02 <set_prev_priv>
    asm volatile(
    80003dac:	000807b7          	lui	a5,0x80
    80003db0:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80003db2:	07b6                	sll	a5,a5,0xd
    80003db4:	00020737          	lui	a4,0x20
    80003db8:	30072073          	csrs	mstatus,a4
    80003dbc:	0007b903          	ld	s2,0(a5)
    80003dc0:	30073073          	csrc	mstatus,a4
    write64(addr, 0x1107ec0ffee);
    val = read64_mprv(PRIV_VS, vaddr);
    TEST_ASSERT("machine mprv access vs user page successful when vsstatus.sum set",
    80003dc4:	0001a617          	auipc	a2,0x1a
    80003dc8:	adc60613          	add	a2,a2,-1316 # 8001d8a0 <__func__.1+0xc10>
    80003dcc:	08200593          	li	a1,130
    80003dd0:	00019517          	auipc	a0,0x19
    80003dd4:	1c050513          	add	a0,a0,448 # 8001cf90 <__func__.1+0x300>
    80003dd8:	5f2170ef          	jal	8001b3ca <printf>
    80003ddc:	00144783          	lbu	a5,1(s0)
    80003de0:	ebb5                	bnez	a5,80003e54 <m_and_hs_using_vs_access_5+0x152>
    80003de2:	0a990463          	beq	s2,s1,80003e8a <m_and_hs_using_vs_access_5+0x188>
    80003de6:	00019597          	auipc	a1,0x19
    80003dea:	18258593          	add	a1,a1,386 # 8001cf68 <__func__.1+0x2d8>
    80003dee:	00019517          	auipc	a0,0x19
    80003df2:	1ba50513          	add	a0,a0,442 # 8001cfa8 <__func__.1+0x318>
    80003df6:	5d4170ef          	jal	8001b3ca <printf>
    80003dfa:	00019517          	auipc	a0,0x19
    80003dfe:	1b650513          	add	a0,a0,438 # 8001cfb0 <__func__.1+0x320>
    80003e02:	5c8170ef          	jal	8001b3ca <printf>
    80003e06:	02900513          	li	a0,41
    80003e0a:	492160ef          	jal	8001a29c <putchar>
    80003e0e:	4529                	li	a0,10
    80003e10:	48c160ef          	jal	8001a29c <putchar>
    80003e14:	00144783          	lbu	a5,1(s0)
    80003e18:	e799                	bnez	a5,80003e26 <m_and_hs_using_vs_access_5+0x124>
    80003e1a:	0001f797          	auipc	a5,0x1f
    80003e1e:	78e7b783          	ld	a5,1934(a5) # 800235a8 <__func__.1+0x6918>
    80003e22:	04f90e63          	beq	s2,a5,80003e7e <m_and_hs_using_vs_access_5+0x17c>
    80003e26:	4401                	li	s0,0
        excpt.triggered == false && val == 0x1107ec0ffee
    );
    TEST_END();
    80003e28:	00019597          	auipc	a1,0x19
    80003e2c:	14058593          	add	a1,a1,320 # 8001cf68 <__func__.1+0x2d8>
    80003e30:	00019517          	auipc	a0,0x19
    80003e34:	1e050513          	add	a0,a0,480 # 8001d010 <__func__.1+0x380>
    80003e38:	592170ef          	jal	8001b3ca <printf>
    80003e3c:	4511                	li	a0,4
    80003e3e:	ca1fc0ef          	jal	80000ade <goto_priv>
    80003e42:	ce4fd0ef          	jal	80001326 <reset_state>
}
    80003e46:	60e2                	ld	ra,24(sp)
    80003e48:	8522                	mv	a0,s0
    80003e4a:	6442                	ld	s0,16(sp)
    80003e4c:	64a2                	ld	s1,8(sp)
    80003e4e:	6902                	ld	s2,0(sp)
    80003e50:	6105                	add	sp,sp,32
    80003e52:	8082                	ret
    TEST_ASSERT("machine mprv access vs user page successful when vsstatus.sum set",
    80003e54:	00019597          	auipc	a1,0x19
    80003e58:	11458593          	add	a1,a1,276 # 8001cf68 <__func__.1+0x2d8>
    80003e5c:	00019517          	auipc	a0,0x19
    80003e60:	14c50513          	add	a0,a0,332 # 8001cfa8 <__func__.1+0x318>
    80003e64:	566170ef          	jal	8001b3ca <printf>
    80003e68:	00144783          	lbu	a5,1(s0)
    80003e6c:	f7d9                	bnez	a5,80003dfa <m_and_hs_using_vs_access_5+0xf8>
    80003e6e:	f89916e3          	bne	s2,s1,80003dfa <m_and_hs_using_vs_access_5+0xf8>
    80003e72:	4529                	li	a0,10
    80003e74:	428160ef          	jal	8001a29c <putchar>
    80003e78:	00144783          	lbu	a5,1(s0)
    80003e7c:	f7cd                	bnez	a5,80003e26 <m_and_hs_using_vs_access_5+0x124>
    80003e7e:	4405                	li	s0,1
    TEST_END();
    80003e80:	00019597          	auipc	a1,0x19
    80003e84:	0d858593          	add	a1,a1,216 # 8001cf58 <__func__.1+0x2c8>
    80003e88:	b765                	j	80003e30 <m_and_hs_using_vs_access_5+0x12e>
    TEST_ASSERT("machine mprv access vs user page successful when vsstatus.sum set",
    80003e8a:	00019597          	auipc	a1,0x19
    80003e8e:	0ce58593          	add	a1,a1,206 # 8001cf58 <__func__.1+0x2c8>
    80003e92:	00019517          	auipc	a0,0x19
    80003e96:	11650513          	add	a0,a0,278 # 8001cfa8 <__func__.1+0x318>
    80003e9a:	530170ef          	jal	8001b3ca <printf>
    80003e9e:	00144783          	lbu	a5,1(s0)
    80003ea2:	dbe1                	beqz	a5,80003e72 <m_and_hs_using_vs_access_5+0x170>
    80003ea4:	bf99                	j	80003dfa <m_and_hs_using_vs_access_5+0xf8>

0000000080003ea6 <m_and_hs_using_vs_access_6>:

bool m_and_hs_using_vs_access_6(){
    80003ea6:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    80003ea8:	00018597          	auipc	a1,0x18
    80003eac:	bb058593          	add	a1,a1,-1104 # 8001ba58 <__func__.6>
    80003eb0:	00019517          	auipc	a0,0x19
    80003eb4:	0c850513          	add	a0,a0,200 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_6(){
    80003eb8:	ec06                	sd	ra,24(sp)
    80003eba:	e822                	sd	s0,16(sp)
    80003ebc:	e426                	sd	s1,8(sp)
    80003ebe:	e04a                	sd	s2,0(sp)
    TEST_START();
    80003ec0:	50a170ef          	jal	8001b3ca <printf>
    80003ec4:	4529                	li	a0,10
    80003ec6:	3d6160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80003eca:	f16fc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    80003ece:	959fc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    80003ed2:	fe2fc0ef          	jal	800006b4 <vspt_init>

    vaddr = vs_page_base(VSURWX_GURWX);
    addr = phys_page_base(VSURWX_GURWX);

    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80003ed6:	000407b7          	lui	a5,0x40
    80003eda:	2007a073          	csrs	vsstatus,a5

    goto_priv(PRIV_HS);
    80003ede:	450d                	li	a0,3
    80003ee0:	bfffc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80003ee4:	4509                	li	a0,2
    80003ee6:	b1dfc0ef          	jal	80000a02 <set_prev_priv>

    TEST_SETUP_EXCEPT();
    80003eea:	0ff0000f          	fence
    80003eee:	4785                	li	a5,1
    80003ef0:	00039497          	auipc	s1,0x39
    80003ef4:	12048493          	add	s1,s1,288 # 8003d010 <excpt>
    80003ef8:	00f49023          	sh	a5,0(s1)
    80003efc:	00039797          	auipc	a5,0x39
    80003f00:	1407b623          	sd	zero,332(a5) # 8003d048 <excpt+0x38>
    80003f04:	0ff0000f          	fence
    80003f08:	00080437          	lui	s0,0x80
    80003f0c:	440197b7          	lui	a5,0x44019
    80003f10:	0001f917          	auipc	s2,0x1f
    80003f14:	69893903          	ld	s2,1688(s2) # 800235a8 <__func__.1+0x6918>
    80003f18:	0786                	sll	a5,a5,0x1
    80003f1a:	0465                	add	s0,s0,25 # 80019 <_test_table_size+0x80018>
    80003f1c:	0127b023          	sd	s2,0(a5) # 44019000 <STACK_SIZE+0x43f19000>
    80003f20:	0436                	sll	s0,s0,0xd
    80003f22:	6c044473          	.4byte	0x6c044473
    write64(addr, 0x1107ec0ffee);
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd to user page successful when vsstatus.sum set",
    80003f26:	0001a617          	auipc	a2,0x1a
    80003f2a:	9c260613          	add	a2,a2,-1598 # 8001d8e8 <__func__.1+0xc58>
    80003f2e:	08200593          	li	a1,130
    80003f32:	00019517          	auipc	a0,0x19
    80003f36:	05e50513          	add	a0,a0,94 # 8001cf90 <__func__.1+0x300>
    80003f3a:	490170ef          	jal	8001b3ca <printf>
    80003f3e:	0014c783          	lbu	a5,1(s1)
    80003f42:	e7ad                	bnez	a5,80003fac <m_and_hs_using_vs_access_6+0x106>
    80003f44:	0d240363          	beq	s0,s2,8000400a <m_and_hs_using_vs_access_6+0x164>
    80003f48:	00019597          	auipc	a1,0x19
    80003f4c:	02058593          	add	a1,a1,32 # 8001cf68 <__func__.1+0x2d8>
    80003f50:	00019517          	auipc	a0,0x19
    80003f54:	05850513          	add	a0,a0,88 # 8001cfa8 <__func__.1+0x318>
    80003f58:	472170ef          	jal	8001b3ca <printf>
    80003f5c:	00019517          	auipc	a0,0x19
    80003f60:	05450513          	add	a0,a0,84 # 8001cfb0 <__func__.1+0x320>
    80003f64:	466170ef          	jal	8001b3ca <printf>
    80003f68:	02900513          	li	a0,41
    80003f6c:	330160ef          	jal	8001a29c <putchar>
    80003f70:	4529                	li	a0,10
    80003f72:	32a160ef          	jal	8001a29c <putchar>
        excpt.triggered == false && val == 0x1107ec0ffee
    );
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80003f76:	000407b7          	lui	a5,0x40
    80003f7a:	2007b073          	csrc	vsstatus,a5
    TEST_ASSERT("hs hlvd to user page successful when vsstatus.sum set",
    80003f7e:	4401                	li	s0,0

    TEST_END();
    80003f80:	00019597          	auipc	a1,0x19
    80003f84:	fe858593          	add	a1,a1,-24 # 8001cf68 <__func__.1+0x2d8>
    80003f88:	00019517          	auipc	a0,0x19
    80003f8c:	08850513          	add	a0,a0,136 # 8001d010 <__func__.1+0x380>
    80003f90:	43a170ef          	jal	8001b3ca <printf>
    80003f94:	4511                	li	a0,4
    80003f96:	b49fc0ef          	jal	80000ade <goto_priv>
    80003f9a:	b8cfd0ef          	jal	80001326 <reset_state>
}
    80003f9e:	60e2                	ld	ra,24(sp)
    80003fa0:	8522                	mv	a0,s0
    80003fa2:	6442                	ld	s0,16(sp)
    80003fa4:	64a2                	ld	s1,8(sp)
    80003fa6:	6902                	ld	s2,0(sp)
    80003fa8:	6105                	add	sp,sp,32
    80003faa:	8082                	ret
    TEST_ASSERT("hs hlvd to user page successful when vsstatus.sum set",
    80003fac:	00019597          	auipc	a1,0x19
    80003fb0:	fbc58593          	add	a1,a1,-68 # 8001cf68 <__func__.1+0x2d8>
    80003fb4:	00019517          	auipc	a0,0x19
    80003fb8:	ff450513          	add	a0,a0,-12 # 8001cfa8 <__func__.1+0x318>
    80003fbc:	40e170ef          	jal	8001b3ca <printf>
    80003fc0:	0014c783          	lbu	a5,1(s1)
    80003fc4:	e399                	bnez	a5,80003fca <m_and_hs_using_vs_access_6+0x124>
    80003fc6:	05240f63          	beq	s0,s2,80004024 <m_and_hs_using_vs_access_6+0x17e>
    80003fca:	00019517          	auipc	a0,0x19
    80003fce:	fe650513          	add	a0,a0,-26 # 8001cfb0 <__func__.1+0x320>
    80003fd2:	3f8170ef          	jal	8001b3ca <printf>
    80003fd6:	02900513          	li	a0,41
    80003fda:	2c2160ef          	jal	8001a29c <putchar>
    80003fde:	4529                	li	a0,10
    80003fe0:	2bc160ef          	jal	8001a29c <putchar>
    80003fe4:	0014c783          	lbu	a5,1(s1)
    80003fe8:	f7d9                	bnez	a5,80003f76 <m_and_hs_using_vs_access_6+0xd0>
    80003fea:	0001f797          	auipc	a5,0x1f
    80003fee:	5be7b783          	ld	a5,1470(a5) # 800235a8 <__func__.1+0x6918>
    80003ff2:	f8f412e3          	bne	s0,a5,80003f76 <m_and_hs_using_vs_access_6+0xd0>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80003ff6:	000407b7          	lui	a5,0x40
    80003ffa:	2007b073          	csrc	vsstatus,a5
    TEST_ASSERT("hs hlvd to user page successful when vsstatus.sum set",
    80003ffe:	4405                	li	s0,1
    TEST_END();
    80004000:	00019597          	auipc	a1,0x19
    80004004:	f5858593          	add	a1,a1,-168 # 8001cf58 <__func__.1+0x2c8>
    80004008:	b741                	j	80003f88 <m_and_hs_using_vs_access_6+0xe2>
    TEST_ASSERT("hs hlvd to user page successful when vsstatus.sum set",
    8000400a:	00019597          	auipc	a1,0x19
    8000400e:	f4e58593          	add	a1,a1,-178 # 8001cf58 <__func__.1+0x2c8>
    80004012:	00019517          	auipc	a0,0x19
    80004016:	f9650513          	add	a0,a0,-106 # 8001cfa8 <__func__.1+0x318>
    8000401a:	3b0170ef          	jal	8001b3ca <printf>
    8000401e:	0014c783          	lbu	a5,1(s1)
    80004022:	f7c5                	bnez	a5,80003fca <m_and_hs_using_vs_access_6+0x124>
    80004024:	4529                	li	a0,10
    80004026:	276160ef          	jal	8001a29c <putchar>
    8000402a:	0014c783          	lbu	a5,1(s1)
    8000402e:	f7a1                	bnez	a5,80003f76 <m_and_hs_using_vs_access_6+0xd0>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80004030:	000407b7          	lui	a5,0x40
    80004034:	2007b073          	csrc	vsstatus,a5
    TEST_ASSERT("hs hlvd to user page successful when vsstatus.sum set",
    80004038:	4405                	li	s0,1
    TEST_END();
    8000403a:	00019597          	auipc	a1,0x19
    8000403e:	f1e58593          	add	a1,a1,-226 # 8001cf58 <__func__.1+0x2c8>
    80004042:	b799                	j	80003f88 <m_and_hs_using_vs_access_6+0xe2>

0000000080004044 <m_and_hs_using_vs_access_7>:

bool m_and_hs_using_vs_access_7(){
    80004044:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    80004046:	00018597          	auipc	a1,0x18
    8000404a:	a3258593          	add	a1,a1,-1486 # 8001ba78 <__func__.5>
    8000404e:	00019517          	auipc	a0,0x19
    80004052:	f2a50513          	add	a0,a0,-214 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_7(){
    80004056:	ec06                	sd	ra,24(sp)
    80004058:	e822                	sd	s0,16(sp)
    8000405a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000405c:	36e170ef          	jal	8001b3ca <printf>
    80004060:	4529                	li	a0,10
    80004062:	23a160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80004066:	d7afc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    8000406a:	fbcfc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    8000406e:	e46fc0ef          	jal	800006b4 <vspt_init>

    vaddr = vs_page_base(VSX_GUX);
    addr = phys_page_base(VSX_GUX);

    goto_priv(PRIV_HS);
    80004072:	450d                	li	a0,3
    80004074:	a6bfc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80004078:	4509                	li	a0,2
    8000407a:	989fc0ef          	jal	80000a02 <set_prev_priv>

    TEST_SETUP_EXCEPT();
    8000407e:	0ff0000f          	fence
    80004082:	4785                	li	a5,1
    80004084:	00039417          	auipc	s0,0x39
    80004088:	f8c40413          	add	s0,s0,-116 # 8003d010 <excpt>
    8000408c:	00f41023          	sh	a5,0(s0)
    80004090:	00039797          	auipc	a5,0x39
    80004094:	fa07bc23          	sd	zero,-72(a5) # 8003d048 <excpt+0x38>
    80004098:	0ff0000f          	fence
    8000409c:	200037b7          	lui	a5,0x20003
    800040a0:	078e                	sll	a5,a5,0x3
    800040a2:	6c07c7f3          	.4byte	0x6c07c7f3
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd of xo vs page leads to exception",
    800040a6:	08200593          	li	a1,130
    800040aa:	0001a617          	auipc	a2,0x1a
    800040ae:	87660613          	add	a2,a2,-1930 # 8001d920 <__func__.1+0xc90>
    800040b2:	00019517          	auipc	a0,0x19
    800040b6:	ede50513          	add	a0,a0,-290 # 8001cf90 <__func__.1+0x300>
    800040ba:	310170ef          	jal	8001b3ca <printf>
    800040be:	00144783          	lbu	a5,1(s0)
    800040c2:	00019597          	auipc	a1,0x19
    800040c6:	e9658593          	add	a1,a1,-362 # 8001cf58 <__func__.1+0x2c8>
    800040ca:	e789                	bnez	a5,800040d4 <m_and_hs_using_vs_access_7+0x90>
    800040cc:	00019597          	auipc	a1,0x19
    800040d0:	e9c58593          	add	a1,a1,-356 # 8001cf68 <__func__.1+0x2d8>
    800040d4:	00019517          	auipc	a0,0x19
    800040d8:	ed450513          	add	a0,a0,-300 # 8001cfa8 <__func__.1+0x318>
    800040dc:	2ee170ef          	jal	8001b3ca <printf>
    800040e0:	00144783          	lbu	a5,1(s0)
    800040e4:	0e078063          	beqz	a5,800041c4 <m_and_hs_using_vs_access_7+0x180>
    800040e8:	4529                	li	a0,10
    800040ea:	1b2160ef          	jal	8001a29c <putchar>
    800040ee:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true
    );
    TEST_SETUP_EXCEPT();
    800040f2:	0ff0000f          	fence
    800040f6:	4785                	li	a5,1
    800040f8:	00f41023          	sh	a5,0(s0)
    800040fc:	00039797          	auipc	a5,0x39
    80004100:	f407b623          	sd	zero,-180(a5) # 8003d048 <excpt+0x38>
    80004104:	0ff0000f          	fence
    CSRS(sstatus, SSTATUS_MXR);
    80004108:	000807b7          	lui	a5,0x80
    8000410c:	1007a073          	csrs	sstatus,a5
    80004110:	200037b7          	lui	a5,0x20003
    80004114:	078e                	sll	a5,a5,0x3
    80004116:	6c07c7f3          	.4byte	0x6c07c7f3
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd of xo vs page succsseful",
    8000411a:	08200593          	li	a1,130
    8000411e:	0001a617          	auipc	a2,0x1a
    80004122:	83260613          	add	a2,a2,-1998 # 8001d950 <__func__.1+0xcc0>
    80004126:	00019517          	auipc	a0,0x19
    8000412a:	e6a50513          	add	a0,a0,-406 # 8001cf90 <__func__.1+0x300>
    8000412e:	29c170ef          	jal	8001b3ca <printf>
    80004132:	00144783          	lbu	a5,1(s0)
    80004136:	00019597          	auipc	a1,0x19
    8000413a:	e3258593          	add	a1,a1,-462 # 8001cf68 <__func__.1+0x2d8>
    8000413e:	e789                	bnez	a5,80004148 <m_and_hs_using_vs_access_7+0x104>
    80004140:	00019597          	auipc	a1,0x19
    80004144:	e1858593          	add	a1,a1,-488 # 8001cf58 <__func__.1+0x2c8>
    80004148:	00019517          	auipc	a0,0x19
    8000414c:	e6050513          	add	a0,a0,-416 # 8001cfa8 <__func__.1+0x318>
    80004150:	27a170ef          	jal	8001b3ca <printf>
    80004154:	00144783          	lbu	a5,1(s0)
    80004158:	ebb9                	bnez	a5,800041ae <m_and_hs_using_vs_access_7+0x16a>
    8000415a:	4529                	li	a0,10
    8000415c:	140160ef          	jal	8001a29c <putchar>
    80004160:	c481                	beqz	s1,80004168 <m_and_hs_using_vs_access_7+0x124>
    80004162:	00144783          	lbu	a5,1(s0)
    80004166:	cb9d                	beqz	a5,8000419c <m_and_hs_using_vs_access_7+0x158>
        excpt.triggered == false
    );
    CSRC(sstatus, SSTATUS_MXR);
    80004168:	000807b7          	lui	a5,0x80
    8000416c:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("hs hlvd of xo vs page succsseful",
    80004170:	4481                	li	s1,0

        TEST_END();
    80004172:	00019597          	auipc	a1,0x19
    80004176:	df658593          	add	a1,a1,-522 # 8001cf68 <__func__.1+0x2d8>
    8000417a:	00019517          	auipc	a0,0x19
    8000417e:	e9650513          	add	a0,a0,-362 # 8001d010 <__func__.1+0x380>
    80004182:	248170ef          	jal	8001b3ca <printf>
    80004186:	4511                	li	a0,4
    80004188:	957fc0ef          	jal	80000ade <goto_priv>
    8000418c:	99afd0ef          	jal	80001326 <reset_state>
}
    80004190:	60e2                	ld	ra,24(sp)
    80004192:	6442                	ld	s0,16(sp)
    80004194:	8526                	mv	a0,s1
    80004196:	64a2                	ld	s1,8(sp)
    80004198:	6105                	add	sp,sp,32
    8000419a:	8082                	ret
    CSRC(sstatus, SSTATUS_MXR);
    8000419c:	000807b7          	lui	a5,0x80
    800041a0:	1007b073          	csrc	sstatus,a5
        TEST_END();
    800041a4:	00019597          	auipc	a1,0x19
    800041a8:	db458593          	add	a1,a1,-588 # 8001cf58 <__func__.1+0x2c8>
    800041ac:	b7f9                	j	8000417a <m_and_hs_using_vs_access_7+0x136>
    TEST_ASSERT("hs hlvd of xo vs page succsseful",
    800041ae:	00019517          	auipc	a0,0x19
    800041b2:	e0250513          	add	a0,a0,-510 # 8001cfb0 <__func__.1+0x320>
    800041b6:	214170ef          	jal	8001b3ca <printf>
    800041ba:	02900513          	li	a0,41
    800041be:	0de160ef          	jal	8001a29c <putchar>
    800041c2:	bf61                	j	8000415a <m_and_hs_using_vs_access_7+0x116>
    TEST_ASSERT("hs hlvd of xo vs page leads to exception",
    800041c4:	00019517          	auipc	a0,0x19
    800041c8:	dec50513          	add	a0,a0,-532 # 8001cfb0 <__func__.1+0x320>
    800041cc:	1fe170ef          	jal	8001b3ca <printf>
    800041d0:	02900513          	li	a0,41
    800041d4:	0c8160ef          	jal	8001a29c <putchar>
    800041d8:	bf01                	j	800040e8 <m_and_hs_using_vs_access_7+0xa4>

00000000800041da <m_and_hs_using_vs_access_8>:

bool m_and_hs_using_vs_access_8(){
    800041da:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    800041dc:	00018597          	auipc	a1,0x18
    800041e0:	8bc58593          	add	a1,a1,-1860 # 8001ba98 <__func__.4>
    800041e4:	00019517          	auipc	a0,0x19
    800041e8:	d9450513          	add	a0,a0,-620 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_8(){
    800041ec:	ec06                	sd	ra,24(sp)
    800041ee:	e822                	sd	s0,16(sp)
    800041f0:	e426                	sd	s1,8(sp)
    TEST_START();
    800041f2:	1d8170ef          	jal	8001b3ca <printf>
    800041f6:	4529                	li	a0,10
    800041f8:	0a4160ef          	jal	8001a29c <putchar>
    
    hspt_init();
    800041fc:	be4fc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    80004200:	e26fc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    80004204:	cb0fc0ef          	jal	800006b4 <vspt_init>

    vaddr = vs_page_base(VSX_GUR);
    addr = phys_page_base(VSX_GUR);
    goto_priv(PRIV_HS);
    80004208:	450d                	li	a0,3
    8000420a:	8d5fc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    8000420e:	4509                	li	a0,2
    80004210:	ff2fc0ef          	jal	80000a02 <set_prev_priv>
    CSRW(sscratch, 0x1111111);
    80004214:	011117b7          	lui	a5,0x1111
    80004218:	1117879b          	addw	a5,a5,273 # 1111111 <STACK_SIZE+0x1011111>
    8000421c:	14079073          	csrw	sscratch,a5
    TEST_SETUP_EXCEPT();
    80004220:	0ff0000f          	fence
    80004224:	4785                	li	a5,1
    80004226:	00039417          	auipc	s0,0x39
    8000422a:	dea40413          	add	s0,s0,-534 # 8003d010 <excpt>
    8000422e:	00f41023          	sh	a5,0(s0)
    80004232:	00039797          	auipc	a5,0x39
    80004236:	e007bb23          	sd	zero,-490(a5) # 8003d048 <excpt+0x38>
    8000423a:	0ff0000f          	fence
    8000423e:	001007b7          	lui	a5,0x100
    80004242:	07dd                	add	a5,a5,23 # 100017 <STACK_SIZE+0x17>
    80004244:	07b2                	sll	a5,a5,0xc
    80004246:	6c07c7f3          	.4byte	0x6c07c7f3
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd of xo vs page leads to load page fault",
    8000424a:	08200593          	li	a1,130
    8000424e:	00019617          	auipc	a2,0x19
    80004252:	72a60613          	add	a2,a2,1834 # 8001d978 <__func__.1+0xce8>
    80004256:	00019517          	auipc	a0,0x19
    8000425a:	d3a50513          	add	a0,a0,-710 # 8001cf90 <__func__.1+0x300>
    8000425e:	16c170ef          	jal	8001b3ca <printf>
    80004262:	00144783          	lbu	a5,1(s0)
    80004266:	00019597          	auipc	a1,0x19
    8000426a:	d0258593          	add	a1,a1,-766 # 8001cf68 <__func__.1+0x2d8>
    8000426e:	c789                	beqz	a5,80004278 <m_and_hs_using_vs_access_8+0x9e>
    80004270:	6418                	ld	a4,8(s0)
    80004272:	47b5                	li	a5,13
    80004274:	10f70763          	beq	a4,a5,80004382 <m_and_hs_using_vs_access_8+0x1a8>
    80004278:	00019517          	auipc	a0,0x19
    8000427c:	d3050513          	add	a0,a0,-720 # 8001cfa8 <__func__.1+0x318>
    80004280:	14a170ef          	jal	8001b3ca <printf>
    80004284:	00144783          	lbu	a5,1(s0)
    80004288:	c789                	beqz	a5,80004292 <m_and_hs_using_vs_access_8+0xb8>
    8000428a:	6418                	ld	a4,8(s0)
    8000428c:	47b5                	li	a5,13
    8000428e:	00f70c63          	beq	a4,a5,800042a6 <m_and_hs_using_vs_access_8+0xcc>
    80004292:	00019517          	auipc	a0,0x19
    80004296:	d1e50513          	add	a0,a0,-738 # 8001cfb0 <__func__.1+0x320>
    8000429a:	130170ef          	jal	8001b3ca <printf>
    8000429e:	02900513          	li	a0,41
    800042a2:	7fb150ef          	jal	8001a29c <putchar>
    800042a6:	4529                	li	a0,10
    800042a8:	7f5150ef          	jal	8001a29c <putchar>
    800042ac:	00144783          	lbu	a5,1(s0)
    800042b0:	4481                	li	s1,0
    800042b2:	c789                	beqz	a5,800042bc <m_and_hs_using_vs_access_8+0xe2>
    800042b4:	6404                	ld	s1,8(s0)
    800042b6:	14cd                	add	s1,s1,-13
    800042b8:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );
    TEST_SETUP_EXCEPT();
    800042bc:	0ff0000f          	fence
    800042c0:	4785                	li	a5,1
    800042c2:	00f41023          	sh	a5,0(s0)
    800042c6:	00039797          	auipc	a5,0x39
    800042ca:	d807b123          	sd	zero,-638(a5) # 8003d048 <excpt+0x38>
    800042ce:	0ff0000f          	fence
    CSRS(CSR_VSSTATUS, SSTATUS_MXR);
    800042d2:	000807b7          	lui	a5,0x80
    800042d6:	2007a073          	csrs	vsstatus,a5
    800042da:	001007b7          	lui	a5,0x100
    800042de:	07dd                	add	a5,a5,23 # 100017 <STACK_SIZE+0x17>
    800042e0:	07b2                	sll	a5,a5,0xc
    800042e2:	6c07c7f3          	.4byte	0x6c07c7f3
    val = hlvd(vaddr);
    TEST_ASSERT("hs hlvd of xo vs page succsseful with sstatus.mxr set",
    800042e6:	08200593          	li	a1,130
    800042ea:	00019617          	auipc	a2,0x19
    800042ee:	6be60613          	add	a2,a2,1726 # 8001d9a8 <__func__.1+0xd18>
    800042f2:	00019517          	auipc	a0,0x19
    800042f6:	c9e50513          	add	a0,a0,-866 # 8001cf90 <__func__.1+0x300>
    800042fa:	0d0170ef          	jal	8001b3ca <printf>
    800042fe:	00144783          	lbu	a5,1(s0)
    80004302:	00019597          	auipc	a1,0x19
    80004306:	c6658593          	add	a1,a1,-922 # 8001cf68 <__func__.1+0x2d8>
    8000430a:	e789                	bnez	a5,80004314 <m_and_hs_using_vs_access_8+0x13a>
    8000430c:	00019597          	auipc	a1,0x19
    80004310:	c4c58593          	add	a1,a1,-948 # 8001cf58 <__func__.1+0x2c8>
    80004314:	00019517          	auipc	a0,0x19
    80004318:	c9450513          	add	a0,a0,-876 # 8001cfa8 <__func__.1+0x318>
    8000431c:	0ae170ef          	jal	8001b3ca <printf>
    80004320:	00144783          	lbu	a5,1(s0)
    80004324:	e7a1                	bnez	a5,8000436c <m_and_hs_using_vs_access_8+0x192>
    80004326:	4529                	li	a0,10
    80004328:	775150ef          	jal	8001a29c <putchar>
    8000432c:	c481                	beqz	s1,80004334 <m_and_hs_using_vs_access_8+0x15a>
    8000432e:	00144783          	lbu	a5,1(s0)
    80004332:	c79d                	beqz	a5,80004360 <m_and_hs_using_vs_access_8+0x186>
    80004334:	4401                	li	s0,0
        excpt.triggered == false
    );


    TEST_END();
    80004336:	00019597          	auipc	a1,0x19
    8000433a:	c3258593          	add	a1,a1,-974 # 8001cf68 <__func__.1+0x2d8>
    8000433e:	00019517          	auipc	a0,0x19
    80004342:	cd250513          	add	a0,a0,-814 # 8001d010 <__func__.1+0x380>
    80004346:	084170ef          	jal	8001b3ca <printf>
    8000434a:	4511                	li	a0,4
    8000434c:	f92fc0ef          	jal	80000ade <goto_priv>
    80004350:	fd7fc0ef          	jal	80001326 <reset_state>
}
    80004354:	60e2                	ld	ra,24(sp)
    80004356:	8522                	mv	a0,s0
    80004358:	6442                	ld	s0,16(sp)
    8000435a:	64a2                	ld	s1,8(sp)
    8000435c:	6105                	add	sp,sp,32
    8000435e:	8082                	ret
    TEST_ASSERT("hs hlvd of xo vs page succsseful with sstatus.mxr set",
    80004360:	4405                	li	s0,1
    TEST_END();
    80004362:	00019597          	auipc	a1,0x19
    80004366:	bf658593          	add	a1,a1,-1034 # 8001cf58 <__func__.1+0x2c8>
    8000436a:	bfd1                	j	8000433e <m_and_hs_using_vs_access_8+0x164>
    TEST_ASSERT("hs hlvd of xo vs page succsseful with sstatus.mxr set",
    8000436c:	00019517          	auipc	a0,0x19
    80004370:	c4450513          	add	a0,a0,-956 # 8001cfb0 <__func__.1+0x320>
    80004374:	056170ef          	jal	8001b3ca <printf>
    80004378:	02900513          	li	a0,41
    8000437c:	721150ef          	jal	8001a29c <putchar>
    80004380:	b75d                	j	80004326 <m_and_hs_using_vs_access_8+0x14c>
    TEST_ASSERT("hs hlvd of xo vs page leads to load page fault",
    80004382:	00019597          	auipc	a1,0x19
    80004386:	bd658593          	add	a1,a1,-1066 # 8001cf58 <__func__.1+0x2c8>
    8000438a:	b5fd                	j	80004278 <m_and_hs_using_vs_access_8+0x9e>

000000008000438c <m_and_hs_using_vs_access_9>:

bool m_and_hs_using_vs_access_9(){
    8000438c:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    8000438e:	00017597          	auipc	a1,0x17
    80004392:	72a58593          	add	a1,a1,1834 # 8001bab8 <__func__.3>
    80004396:	00019517          	auipc	a0,0x19
    8000439a:	be250513          	add	a0,a0,-1054 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_9(){
    8000439e:	ec06                	sd	ra,24(sp)
    800043a0:	e822                	sd	s0,16(sp)
    800043a2:	e426                	sd	s1,8(sp)
    TEST_START();
    800043a4:	026170ef          	jal	8001b3ca <printf>
    800043a8:	4529                	li	a0,10
    800043aa:	6f3150ef          	jal	8001a29c <putchar>
    
    hspt_init();
    800043ae:	a32fc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    800043b2:	c74fc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    800043b6:	afefc0ef          	jal	800006b4 <vspt_init>
    
    reset_state();
    800043ba:	f6dfc0ef          	jal	80001326 <reset_state>
    goto_priv(PRIV_HS);
    800043be:	450d                	li	a0,3
    800043c0:	f1efc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    800043c4:	4509                	li	a0,2
    800043c6:	e3cfc0ef          	jal	80000a02 <set_prev_priv>
    hpt_init();
    800043ca:	c5cfc0ef          	jal	80000826 <hpt_init>
    
    vaddr = vs_page_base(VSI_GUR) ;
    TEST_SETUP_EXCEPT();
    800043ce:	0ff0000f          	fence
    800043d2:	4785                	li	a5,1
    800043d4:	00039417          	auipc	s0,0x39
    800043d8:	c3c40413          	add	s0,s0,-964 # 8003d010 <excpt>
    800043dc:	00f41023          	sh	a5,0(s0)
    800043e0:	00039797          	auipc	a5,0x39
    800043e4:	c607b423          	sd	zero,-920(a5) # 8003d048 <excpt+0x38>
    800043e8:	0ff0000f          	fence
    asm volatile(
    800043ec:	37ab77b7          	lui	a5,0x37ab7
    800043f0:	00100737          	lui	a4,0x100
    800043f4:	078a                	sll	a5,a5,0x2
    800043f6:	06970713          	add	a4,a4,105 # 100069 <STACK_SIZE+0x69>
    800043fa:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800043fe:	0732                	sll	a4,a4,0xc
    80004400:	62f74073          	.4byte	0x62f74073
    hsvb(vaddr, 0xdeadbeef);
    printf("%d\n",excpt.cause);
    80004404:	640c                	ld	a1,8(s0)
    80004406:	00019517          	auipc	a0,0x19
    8000440a:	5da50513          	add	a0,a0,1498 # 8001d9e0 <__func__.1+0xd50>
    8000440e:	7bd160ef          	jal	8001b3ca <printf>
    TEST_ASSERT("hs hsvb on ro 2-stage page leads to store guest page fault",
    80004412:	08200593          	li	a1,130
    80004416:	00019617          	auipc	a2,0x19
    8000441a:	5d260613          	add	a2,a2,1490 # 8001d9e8 <__func__.1+0xd58>
    8000441e:	00019517          	auipc	a0,0x19
    80004422:	b7250513          	add	a0,a0,-1166 # 8001cf90 <__func__.1+0x300>
    80004426:	7a5160ef          	jal	8001b3ca <printf>
    8000442a:	00144783          	lbu	a5,1(s0)
    8000442e:	00019597          	auipc	a1,0x19
    80004432:	b3a58593          	add	a1,a1,-1222 # 8001cf68 <__func__.1+0x2d8>
    80004436:	c789                	beqz	a5,80004440 <m_and_hs_using_vs_access_9+0xb4>
    80004438:	6418                	ld	a4,8(s0)
    8000443a:	47dd                	li	a5,23
    8000443c:	12f70363          	beq	a4,a5,80004562 <m_and_hs_using_vs_access_9+0x1d6>
    80004440:	00019517          	auipc	a0,0x19
    80004444:	b6850513          	add	a0,a0,-1176 # 8001cfa8 <__func__.1+0x318>
    80004448:	783160ef          	jal	8001b3ca <printf>
    8000444c:	00144783          	lbu	a5,1(s0)
    80004450:	c789                	beqz	a5,8000445a <m_and_hs_using_vs_access_9+0xce>
    80004452:	6418                	ld	a4,8(s0)
    80004454:	47dd                	li	a5,23
    80004456:	0ef70363          	beq	a4,a5,8000453c <m_and_hs_using_vs_access_9+0x1b0>
    8000445a:	00019517          	auipc	a0,0x19
    8000445e:	b5650513          	add	a0,a0,-1194 # 8001cfb0 <__func__.1+0x320>
    80004462:	769160ef          	jal	8001b3ca <printf>
    80004466:	02900513          	li	a0,41
    8000446a:	633150ef          	jal	8001a29c <putchar>
    8000446e:	4529                	li	a0,10
    80004470:	62d150ef          	jal	8001a29c <putchar>
    80004474:	00144783          	lbu	a5,1(s0)
    80004478:	4481                	li	s1,0
    8000447a:	c789                	beqz	a5,80004484 <m_and_hs_using_vs_access_9+0xf8>
    8000447c:	6418                	ld	a4,8(s0)
    8000447e:	47dd                	li	a5,23
    80004480:	0ef70d63          	beq	a4,a5,8000457a <m_and_hs_using_vs_access_9+0x1ee>
        excpt.cause == CAUSE_SGPF &&
        excpt.tval2 == vaddr >> 2
    );

    vaddr = vs_page_base(VSI_GUR);
    TEST_SETUP_EXCEPT();
    80004484:	0ff0000f          	fence
    80004488:	4785                	li	a5,1
    8000448a:	00f41023          	sh	a5,0(s0)
    8000448e:	00039797          	auipc	a5,0x39
    80004492:	ba07bd23          	sd	zero,-1094(a5) # 8003d048 <excpt+0x38>
    80004496:	0ff0000f          	fence
    asm volatile(
    8000449a:	001007b7          	lui	a5,0x100
    8000449e:	06978793          	add	a5,a5,105 # 100069 <STACK_SIZE+0x69>
    800044a2:	07b2                	sll	a5,a5,0xc
    800044a4:	6007c7f3          	.4byte	0x6007c7f3
    val = hlvb(vaddr);
    printf("%d\n",excpt.cause);
    800044a8:	640c                	ld	a1,8(s0)
    800044aa:	00019517          	auipc	a0,0x19
    800044ae:	53650513          	add	a0,a0,1334 # 8001d9e0 <__func__.1+0xd50>
    800044b2:	719160ef          	jal	8001b3ca <printf>
    TEST_ASSERT("hs hlvb on ro 2-stage page successfull",
    800044b6:	08200593          	li	a1,130
    800044ba:	00019617          	auipc	a2,0x19
    800044be:	56e60613          	add	a2,a2,1390 # 8001da28 <__func__.1+0xd98>
    800044c2:	00019517          	auipc	a0,0x19
    800044c6:	ace50513          	add	a0,a0,-1330 # 8001cf90 <__func__.1+0x300>
    800044ca:	701160ef          	jal	8001b3ca <printf>
    800044ce:	00144783          	lbu	a5,1(s0)
    800044d2:	00019597          	auipc	a1,0x19
    800044d6:	a9658593          	add	a1,a1,-1386 # 8001cf68 <__func__.1+0x2d8>
    800044da:	e789                	bnez	a5,800044e4 <m_and_hs_using_vs_access_9+0x158>
    800044dc:	00019597          	auipc	a1,0x19
    800044e0:	a7c58593          	add	a1,a1,-1412 # 8001cf58 <__func__.1+0x2c8>
    800044e4:	00019517          	auipc	a0,0x19
    800044e8:	ac450513          	add	a0,a0,-1340 # 8001cfa8 <__func__.1+0x318>
    800044ec:	6df160ef          	jal	8001b3ca <printf>
    800044f0:	00144783          	lbu	a5,1(s0)
    800044f4:	efa1                	bnez	a5,8000454c <m_and_hs_using_vs_access_9+0x1c0>
    800044f6:	4529                	li	a0,10
    800044f8:	5a5150ef          	jal	8001a29c <putchar>
    800044fc:	c481                	beqz	s1,80004504 <m_and_hs_using_vs_access_9+0x178>
    800044fe:	00144783          	lbu	a5,1(s0)
    80004502:	c79d                	beqz	a5,80004530 <m_and_hs_using_vs_access_9+0x1a4>
    80004504:	4401                	li	s0,0
        excpt.triggered == false
    );
    
    TEST_END();
    80004506:	00019597          	auipc	a1,0x19
    8000450a:	a6258593          	add	a1,a1,-1438 # 8001cf68 <__func__.1+0x2d8>
    8000450e:	00019517          	auipc	a0,0x19
    80004512:	b0250513          	add	a0,a0,-1278 # 8001d010 <__func__.1+0x380>
    80004516:	6b5160ef          	jal	8001b3ca <printf>
    8000451a:	4511                	li	a0,4
    8000451c:	dc2fc0ef          	jal	80000ade <goto_priv>
    80004520:	e07fc0ef          	jal	80001326 <reset_state>
}
    80004524:	60e2                	ld	ra,24(sp)
    80004526:	8522                	mv	a0,s0
    80004528:	6442                	ld	s0,16(sp)
    8000452a:	64a2                	ld	s1,8(sp)
    8000452c:	6105                	add	sp,sp,32
    8000452e:	8082                	ret
    TEST_ASSERT("hs hlvb on ro 2-stage page successfull",
    80004530:	4405                	li	s0,1
    TEST_END();
    80004532:	00019597          	auipc	a1,0x19
    80004536:	a2658593          	add	a1,a1,-1498 # 8001cf58 <__func__.1+0x2c8>
    8000453a:	bfd1                	j	8000450e <m_and_hs_using_vs_access_9+0x182>
    TEST_ASSERT("hs hsvb on ro 2-stage page leads to store guest page fault",
    8000453c:	7418                	ld	a4,40(s0)
    8000453e:	4001a7b7          	lui	a5,0x4001a
    80004542:	40078793          	add	a5,a5,1024 # 4001a400 <STACK_SIZE+0x3ff1a400>
    80004546:	f0f71ae3          	bne	a4,a5,8000445a <m_and_hs_using_vs_access_9+0xce>
    8000454a:	b715                	j	8000446e <m_and_hs_using_vs_access_9+0xe2>
    TEST_ASSERT("hs hlvb on ro 2-stage page successfull",
    8000454c:	00019517          	auipc	a0,0x19
    80004550:	a6450513          	add	a0,a0,-1436 # 8001cfb0 <__func__.1+0x320>
    80004554:	677160ef          	jal	8001b3ca <printf>
    80004558:	02900513          	li	a0,41
    8000455c:	541150ef          	jal	8001a29c <putchar>
    80004560:	bf59                	j	800044f6 <m_and_hs_using_vs_access_9+0x16a>
    TEST_ASSERT("hs hsvb on ro 2-stage page leads to store guest page fault",
    80004562:	7418                	ld	a4,40(s0)
    80004564:	4001a7b7          	lui	a5,0x4001a
    80004568:	40078793          	add	a5,a5,1024 # 4001a400 <STACK_SIZE+0x3ff1a400>
    8000456c:	ecf71ae3          	bne	a4,a5,80004440 <m_and_hs_using_vs_access_9+0xb4>
    80004570:	00019597          	auipc	a1,0x19
    80004574:	9e858593          	add	a1,a1,-1560 # 8001cf58 <__func__.1+0x2c8>
    80004578:	b5e1                	j	80004440 <m_and_hs_using_vs_access_9+0xb4>
    8000457a:	7404                	ld	s1,40(s0)
    8000457c:	bffe67b7          	lui	a5,0xbffe6
    80004580:	c0078793          	add	a5,a5,-1024 # ffffffffbffe5c00 <__stack_top+0xffffffff3fce6c00>
    80004584:	94be                	add	s1,s1,a5
    80004586:	0014b493          	seqz	s1,s1
    8000458a:	bded                	j	80004484 <m_and_hs_using_vs_access_9+0xf8>

000000008000458c <m_and_hs_using_vs_access_10>:

bool m_and_hs_using_vs_access_10(){
    8000458c:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    8000458e:	00017597          	auipc	a1,0x17
    80004592:	54a58593          	add	a1,a1,1354 # 8001bad8 <__func__.2>
    80004596:	00019517          	auipc	a0,0x19
    8000459a:	9e250513          	add	a0,a0,-1566 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_10(){
    8000459e:	ec06                	sd	ra,24(sp)
    800045a0:	e822                	sd	s0,16(sp)
    800045a2:	e426                	sd	s1,8(sp)
    TEST_START();
    800045a4:	627160ef          	jal	8001b3ca <printf>
    800045a8:	4529                	li	a0,10
    800045aa:	4f3150ef          	jal	8001a29c <putchar>
    
    hspt_init();
    800045ae:	832fc0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    800045b2:	a74fc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    800045b6:	8fefc0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_HS);
    800045ba:	450d                	li	a0,3
    800045bc:	d22fc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    800045c0:	4509                	li	a0,2
    800045c2:	c40fc0ef          	jal	80000a02 <set_prev_priv>

    vaddr = vs_page_base(VSR_GUR);
    TEST_SETUP_EXCEPT();
    800045c6:	0ff0000f          	fence
    800045ca:	4785                	li	a5,1
    800045cc:	00039417          	auipc	s0,0x39
    800045d0:	a4440413          	add	s0,s0,-1468 # 8003d010 <excpt>
    800045d4:	00f41023          	sh	a5,0(s0)
    800045d8:	00039797          	auipc	a5,0x39
    800045dc:	a607b823          	sd	zero,-1424(a5) # 8003d048 <excpt+0x38>
    800045e0:	0ff0000f          	fence
    CSRW(sscratch, 0x911);
    800045e4:	6785                	lui	a5,0x1
    800045e6:	9117879b          	addw	a5,a5,-1775 # 911 <_test_table_size+0x910>
    800045ea:	14079073          	csrw	sscratch,a5
    800045ee:	000807b7          	lui	a5,0x80
    800045f2:	07a5                	add	a5,a5,9 # 80009 <_test_table_size+0x80008>
    800045f4:	07b6                	sll	a5,a5,0xd
    800045f6:	6007c7f3          	.4byte	0x6007c7f3
    hlvb(vaddr);
    TEST_ASSERT("hs hlvb on ro both stage page successfull",
    800045fa:	08200593          	li	a1,130
    800045fe:	00019617          	auipc	a2,0x19
    80004602:	45260613          	add	a2,a2,1106 # 8001da50 <__func__.1+0xdc0>
    80004606:	00019517          	auipc	a0,0x19
    8000460a:	98a50513          	add	a0,a0,-1654 # 8001cf90 <__func__.1+0x300>
    8000460e:	5bd160ef          	jal	8001b3ca <printf>
    80004612:	00144783          	lbu	a5,1(s0)
    80004616:	00019597          	auipc	a1,0x19
    8000461a:	94258593          	add	a1,a1,-1726 # 8001cf58 <__func__.1+0x2c8>
    8000461e:	c789                	beqz	a5,80004628 <m_and_hs_using_vs_access_10+0x9c>
    80004620:	00019597          	auipc	a1,0x19
    80004624:	94858593          	add	a1,a1,-1720 # 8001cf68 <__func__.1+0x2d8>
    80004628:	00019517          	auipc	a0,0x19
    8000462c:	98050513          	add	a0,a0,-1664 # 8001cfa8 <__func__.1+0x318>
    80004630:	59b160ef          	jal	8001b3ca <printf>
    80004634:	00144783          	lbu	a5,1(s0)
    80004638:	0e079963          	bnez	a5,8000472a <m_and_hs_using_vs_access_10+0x19e>
    8000463c:	4529                	li	a0,10
    8000463e:	45f150ef          	jal	8001a29c <putchar>
    80004642:	00144483          	lbu	s1,1(s0)
        excpt.triggered == false
    );
    
    vspt_init();
    80004646:	86efc0ef          	jal	800006b4 <vspt_init>
    vaddr = vs_page_base(VSR_GUR);
    TEST_SETUP_EXCEPT();
    8000464a:	0ff0000f          	fence
    8000464e:	4785                	li	a5,1
    80004650:	00f41023          	sh	a5,0(s0)
    80004654:	00039797          	auipc	a5,0x39
    80004658:	9e07ba23          	sd	zero,-1548(a5) # 8003d048 <excpt+0x38>
    8000465c:	0ff0000f          	fence
    CSRW(sscratch, 0x911);      
    80004660:	6785                	lui	a5,0x1
    80004662:	9117879b          	addw	a5,a5,-1775 # 911 <_test_table_size+0x910>
    80004666:	14079073          	csrw	sscratch,a5
    asm volatile(
    8000466a:	37ab77b7          	lui	a5,0x37ab7
    8000466e:	00080737          	lui	a4,0x80
    80004672:	078a                	sll	a5,a5,0x2
    80004674:	0725                	add	a4,a4,9 # 80009 <_test_table_size+0x80008>
    80004676:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8000467a:	0736                	sll	a4,a4,0xd
    8000467c:	62f74073          	.4byte	0x62f74073
    hsvb(vaddr, 0xdeadbeef);
    TEST_ASSERT("hs hsvb on ro both stage page leads to store page fault",
    80004680:	08200593          	li	a1,130
    80004684:	00019617          	auipc	a2,0x19
    80004688:	3fc60613          	add	a2,a2,1020 # 8001da80 <__func__.1+0xdf0>
    8000468c:	00019517          	auipc	a0,0x19
    80004690:	90450513          	add	a0,a0,-1788 # 8001cf90 <__func__.1+0x300>
    80004694:	537160ef          	jal	8001b3ca <printf>
    80004698:	00144783          	lbu	a5,1(s0)
    8000469c:	00019597          	auipc	a1,0x19
    800046a0:	8cc58593          	add	a1,a1,-1844 # 8001cf68 <__func__.1+0x2d8>
    800046a4:	c789                	beqz	a5,800046ae <m_and_hs_using_vs_access_10+0x122>
    800046a6:	6418                	ld	a4,8(s0)
    800046a8:	47bd                	li	a5,15
    800046aa:	08f70b63          	beq	a4,a5,80004740 <m_and_hs_using_vs_access_10+0x1b4>
    800046ae:	00019517          	auipc	a0,0x19
    800046b2:	8fa50513          	add	a0,a0,-1798 # 8001cfa8 <__func__.1+0x318>
    800046b6:	515160ef          	jal	8001b3ca <printf>
    800046ba:	00144783          	lbu	a5,1(s0)
    800046be:	c789                	beqz	a5,800046c8 <m_and_hs_using_vs_access_10+0x13c>
    800046c0:	6418                	ld	a4,8(s0)
    800046c2:	47bd                	li	a5,15
    800046c4:	00f70c63          	beq	a4,a5,800046dc <m_and_hs_using_vs_access_10+0x150>
    800046c8:	00019517          	auipc	a0,0x19
    800046cc:	8e850513          	add	a0,a0,-1816 # 8001cfb0 <__func__.1+0x320>
    800046d0:	4fb160ef          	jal	8001b3ca <printf>
    800046d4:	02900513          	li	a0,41
    800046d8:	3c5150ef          	jal	8001a29c <putchar>
    800046dc:	4529                	li	a0,10
    800046de:	3bf150ef          	jal	8001a29c <putchar>
    800046e2:	ec95                	bnez	s1,8000471e <m_and_hs_using_vs_access_10+0x192>
    800046e4:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_SPF
    );

    TEST_END();
    800046e8:	00019597          	auipc	a1,0x19
    800046ec:	88058593          	add	a1,a1,-1920 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs hsvb on ro both stage page leads to store page fault",
    800046f0:	c491                	beqz	s1,800046fc <m_and_hs_using_vs_access_10+0x170>
    800046f2:	6418                	ld	a4,8(s0)
    800046f4:	47bd                	li	a5,15
    800046f6:	04f70a63          	beq	a4,a5,8000474a <m_and_hs_using_vs_access_10+0x1be>
    800046fa:	4481                	li	s1,0
    TEST_END();
    800046fc:	00019517          	auipc	a0,0x19
    80004700:	91450513          	add	a0,a0,-1772 # 8001d010 <__func__.1+0x380>
    80004704:	4c7160ef          	jal	8001b3ca <printf>
    80004708:	4511                	li	a0,4
    8000470a:	bd4fc0ef          	jal	80000ade <goto_priv>
    8000470e:	c19fc0ef          	jal	80001326 <reset_state>
}
    80004712:	60e2                	ld	ra,24(sp)
    80004714:	6442                	ld	s0,16(sp)
    80004716:	8526                	mv	a0,s1
    80004718:	64a2                	ld	s1,8(sp)
    8000471a:	6105                	add	sp,sp,32
    8000471c:	8082                	ret
    TEST_ASSERT("hs hsvb on ro both stage page leads to store page fault",
    8000471e:	4481                	li	s1,0
    TEST_END();
    80004720:	00019597          	auipc	a1,0x19
    80004724:	84858593          	add	a1,a1,-1976 # 8001cf68 <__func__.1+0x2d8>
    80004728:	bfd1                	j	800046fc <m_and_hs_using_vs_access_10+0x170>
    TEST_ASSERT("hs hlvb on ro both stage page successfull",
    8000472a:	00019517          	auipc	a0,0x19
    8000472e:	88650513          	add	a0,a0,-1914 # 8001cfb0 <__func__.1+0x320>
    80004732:	499160ef          	jal	8001b3ca <printf>
    80004736:	02900513          	li	a0,41
    8000473a:	363150ef          	jal	8001a29c <putchar>
    8000473e:	bdfd                	j	8000463c <m_and_hs_using_vs_access_10+0xb0>
    TEST_ASSERT("hs hsvb on ro both stage page leads to store page fault",
    80004740:	00019597          	auipc	a1,0x19
    80004744:	81858593          	add	a1,a1,-2024 # 8001cf58 <__func__.1+0x2c8>
    80004748:	b79d                	j	800046ae <m_and_hs_using_vs_access_10+0x122>
    TEST_END();
    8000474a:	00019597          	auipc	a1,0x19
    8000474e:	80e58593          	add	a1,a1,-2034 # 8001cf58 <__func__.1+0x2c8>
    80004752:	b76d                	j	800046fc <m_and_hs_using_vs_access_10+0x170>

0000000080004754 <m_and_hs_using_vs_access_11>:

bool m_and_hs_using_vs_access_11(){
    80004754:	1101                	add	sp,sp,-32

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    80004756:	00017597          	auipc	a1,0x17
    8000475a:	3a258593          	add	a1,a1,930 # 8001baf8 <__func__.1>
    8000475e:	00019517          	auipc	a0,0x19
    80004762:	81a50513          	add	a0,a0,-2022 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_11(){
    80004766:	ec06                	sd	ra,24(sp)
    80004768:	e822                	sd	s0,16(sp)
    8000476a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000476c:	45f160ef          	jal	8001b3ca <printf>
    80004770:	4529                	li	a0,10
    80004772:	32b150ef          	jal	8001a29c <putchar>
    
    hspt_init();
    80004776:	e6bfb0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    8000477a:	8acfc0ef          	jal	80000826 <hpt_init>
    vspt_init();
    8000477e:	f37fb0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_HS);
    80004782:	450d                	li	a0,3
    80004784:	b5afc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80004788:	4509                	li	a0,2
    8000478a:	a78fc0ef          	jal	80000a02 <set_prev_priv>


    vaddr = vs_page_base(VSRW_GI);
    TEST_SETUP_EXCEPT();
    8000478e:	0ff0000f          	fence
    80004792:	4785                	li	a5,1
    80004794:	00039417          	auipc	s0,0x39
    80004798:	87c40413          	add	s0,s0,-1924 # 8003d010 <excpt>
    8000479c:	00f41023          	sh	a5,0(s0)
    800047a0:	00039797          	auipc	a5,0x39
    800047a4:	8a07b423          	sd	zero,-1880(a5) # 8003d048 <excpt+0x38>
    800047a8:	0ff0000f          	fence
    CSRW(sscratch, 0x112);
    800047ac:	11200793          	li	a5,274
    800047b0:	14079073          	csrw	sscratch,a5
    800047b4:	37ab77b7          	lui	a5,0x37ab7
    800047b8:	00080737          	lui	a4,0x80
    800047bc:	078a                	sll	a5,a5,0x2
    800047be:	03370713          	add	a4,a4,51 # 80033 <_test_table_size+0x80032>
    800047c2:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800047c6:	0736                	sll	a4,a4,0xd
    800047c8:	62f74073          	.4byte	0x62f74073
    hsvb(vaddr, 0xdeadbeef);
    TEST_ASSERT("hs hsvb on invalid 2 stage page leads to store guest page fault",
    800047cc:	08200593          	li	a1,130
    800047d0:	00019617          	auipc	a2,0x19
    800047d4:	2e860613          	add	a2,a2,744 # 8001dab8 <__func__.1+0xe28>
    800047d8:	00018517          	auipc	a0,0x18
    800047dc:	7b850513          	add	a0,a0,1976 # 8001cf90 <__func__.1+0x300>
    800047e0:	3eb160ef          	jal	8001b3ca <printf>
    800047e4:	00144783          	lbu	a5,1(s0)
    800047e8:	00018597          	auipc	a1,0x18
    800047ec:	78058593          	add	a1,a1,1920 # 8001cf68 <__func__.1+0x2d8>
    800047f0:	c789                	beqz	a5,800047fa <m_and_hs_using_vs_access_11+0xa6>
    800047f2:	6418                	ld	a4,8(s0)
    800047f4:	47dd                	li	a5,23
    800047f6:	06f70e63          	beq	a4,a5,80004872 <m_and_hs_using_vs_access_11+0x11e>
    800047fa:	00018517          	auipc	a0,0x18
    800047fe:	7ae50513          	add	a0,a0,1966 # 8001cfa8 <__func__.1+0x318>
    80004802:	3c9160ef          	jal	8001b3ca <printf>
    80004806:	00144783          	lbu	a5,1(s0)
    8000480a:	c789                	beqz	a5,80004814 <m_and_hs_using_vs_access_11+0xc0>
    8000480c:	6418                	ld	a4,8(s0)
    8000480e:	47dd                	li	a5,23
    80004810:	00f70c63          	beq	a4,a5,80004828 <m_and_hs_using_vs_access_11+0xd4>
    80004814:	00018517          	auipc	a0,0x18
    80004818:	79c50513          	add	a0,a0,1948 # 8001cfb0 <__func__.1+0x320>
    8000481c:	3af160ef          	jal	8001b3ca <printf>
    80004820:	02900513          	li	a0,41
    80004824:	279150ef          	jal	8001a29c <putchar>
    80004828:	4529                	li	a0,10
    8000482a:	273150ef          	jal	8001a29c <putchar>
    8000482e:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    80004832:	00018597          	auipc	a1,0x18
    80004836:	73658593          	add	a1,a1,1846 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs hsvb on invalid 2 stage page leads to store guest page fault",
    8000483a:	c491                	beqz	s1,80004846 <m_and_hs_using_vs_access_11+0xf2>
    8000483c:	6418                	ld	a4,8(s0)
    8000483e:	47dd                	li	a5,23
    80004840:	02f70463          	beq	a4,a5,80004868 <m_and_hs_using_vs_access_11+0x114>
    80004844:	4481                	li	s1,0
    TEST_END();
    80004846:	00018517          	auipc	a0,0x18
    8000484a:	7ca50513          	add	a0,a0,1994 # 8001d010 <__func__.1+0x380>
    8000484e:	37d160ef          	jal	8001b3ca <printf>
    80004852:	4511                	li	a0,4
    80004854:	a8afc0ef          	jal	80000ade <goto_priv>
    80004858:	acffc0ef          	jal	80001326 <reset_state>
}
    8000485c:	60e2                	ld	ra,24(sp)
    8000485e:	6442                	ld	s0,16(sp)
    80004860:	8526                	mv	a0,s1
    80004862:	64a2                	ld	s1,8(sp)
    80004864:	6105                	add	sp,sp,32
    80004866:	8082                	ret
    TEST_END();
    80004868:	00018597          	auipc	a1,0x18
    8000486c:	6f058593          	add	a1,a1,1776 # 8001cf58 <__func__.1+0x2c8>
    80004870:	bfd9                	j	80004846 <m_and_hs_using_vs_access_11+0xf2>
    TEST_ASSERT("hs hsvb on invalid 2 stage page leads to store guest page fault",
    80004872:	00018597          	auipc	a1,0x18
    80004876:	6e658593          	add	a1,a1,1766 # 8001cf58 <__func__.1+0x2c8>
    8000487a:	b741                	j	800047fa <m_and_hs_using_vs_access_11+0xa6>

000000008000487c <m_and_hs_using_vs_access_12>:

bool m_and_hs_using_vs_access_12(){
    8000487c:	1141                	add	sp,sp,-16

    uint64_t val, valu;
    uintptr_t vaddr;
    uintptr_t addr;

    TEST_START();
    8000487e:	00017597          	auipc	a1,0x17
    80004882:	29a58593          	add	a1,a1,666 # 8001bb18 <__func__.0>
    80004886:	00018517          	auipc	a0,0x18
    8000488a:	6f250513          	add	a0,a0,1778 # 8001cf78 <__func__.1+0x2e8>
bool m_and_hs_using_vs_access_12(){
    8000488e:	e406                	sd	ra,8(sp)
    80004890:	e022                	sd	s0,0(sp)
    TEST_START();
    80004892:	339160ef          	jal	8001b3ca <printf>
    80004896:	4529                	li	a0,10
    80004898:	205150ef          	jal	8001a29c <putchar>
    
    hspt_init();
    8000489c:	d45fb0ef          	jal	800005e0 <hspt_init>
    hpt_init(); 
    800048a0:	f87fb0ef          	jal	80000826 <hpt_init>
    vspt_init();
    800048a4:	e11fb0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_HS);
    800048a8:	450d                	li	a0,3
    800048aa:	a34fc0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    800048ae:	4509                	li	a0,2
    800048b0:	952fc0ef          	jal	80000a02 <set_prev_priv>

    vaddr = vs_page_base(VSI_GI);
    TEST_SETUP_EXCEPT();
    800048b4:	0ff0000f          	fence
    800048b8:	4785                	li	a5,1
    800048ba:	00038417          	auipc	s0,0x38
    800048be:	75640413          	add	s0,s0,1878 # 8003d010 <excpt>
    800048c2:	00f41023          	sh	a5,0(s0)
    800048c6:	00038797          	auipc	a5,0x38
    800048ca:	7807b123          	sd	zero,1922(a5) # 8003d048 <excpt+0x38>
    800048ce:	0ff0000f          	fence
    CSRW(sscratch, 0x112);
    800048d2:	11200793          	li	a5,274
    800048d6:	14079073          	csrw	sscratch,a5
    TEST_ASSERT("CSRW successfull int any condition",
    800048da:	08200593          	li	a1,130
    800048de:	00019617          	auipc	a2,0x19
    800048e2:	21a60613          	add	a2,a2,538 # 8001daf8 <__func__.1+0xe68>
    800048e6:	00018517          	auipc	a0,0x18
    800048ea:	6aa50513          	add	a0,a0,1706 # 8001cf90 <__func__.1+0x300>
    800048ee:	2dd160ef          	jal	8001b3ca <printf>
    800048f2:	00144783          	lbu	a5,1(s0)
    800048f6:	00018597          	auipc	a1,0x18
    800048fa:	66258593          	add	a1,a1,1634 # 8001cf58 <__func__.1+0x2c8>
    800048fe:	c789                	beqz	a5,80004908 <m_and_hs_using_vs_access_12+0x8c>
    80004900:	00018597          	auipc	a1,0x18
    80004904:	66858593          	add	a1,a1,1640 # 8001cf68 <__func__.1+0x2d8>
    80004908:	00018517          	auipc	a0,0x18
    8000490c:	6a050513          	add	a0,a0,1696 # 8001cfa8 <__func__.1+0x318>
    80004910:	2bb160ef          	jal	8001b3ca <printf>
    80004914:	00144783          	lbu	a5,1(s0)
    80004918:	e3b1                	bnez	a5,8000495c <m_and_hs_using_vs_access_12+0xe0>
    8000491a:	4529                	li	a0,10
    8000491c:	181150ef          	jal	8001a29c <putchar>
    80004920:	00144783          	lbu	a5,1(s0)
    80004924:	e795                	bnez	a5,80004950 <m_and_hs_using_vs_access_12+0xd4>
    80004926:	4405                	li	s0,1
        excpt.triggered == false
    );
    


    TEST_END();
    80004928:	00018597          	auipc	a1,0x18
    8000492c:	63058593          	add	a1,a1,1584 # 8001cf58 <__func__.1+0x2c8>
    80004930:	00018517          	auipc	a0,0x18
    80004934:	6e050513          	add	a0,a0,1760 # 8001d010 <__func__.1+0x380>
    80004938:	293160ef          	jal	8001b3ca <printf>
    8000493c:	4511                	li	a0,4
    8000493e:	9a0fc0ef          	jal	80000ade <goto_priv>
    80004942:	9e5fc0ef          	jal	80001326 <reset_state>

}
    80004946:	60a2                	ld	ra,8(sp)
    80004948:	8522                	mv	a0,s0
    8000494a:	6402                	ld	s0,0(sp)
    8000494c:	0141                	add	sp,sp,16
    8000494e:	8082                	ret
    TEST_ASSERT("CSRW successfull int any condition",
    80004950:	4401                	li	s0,0
    TEST_END();
    80004952:	00018597          	auipc	a1,0x18
    80004956:	61658593          	add	a1,a1,1558 # 8001cf68 <__func__.1+0x2d8>
    8000495a:	bfd9                	j	80004930 <m_and_hs_using_vs_access_12+0xb4>
    TEST_ASSERT("CSRW successfull int any condition",
    8000495c:	00018517          	auipc	a0,0x18
    80004960:	65450513          	add	a0,a0,1620 # 8001cfb0 <__func__.1+0x320>
    80004964:	267160ef          	jal	8001b3ca <printf>
    80004968:	02900513          	li	a0,41
    8000496c:	131150ef          	jal	8001a29c <putchar>
    80004970:	b76d                	j	8000491a <m_and_hs_using_vs_access_12+0x9e>

0000000080004972 <virtual_instruction_1>:
#include <rvh_test.h>
#include <page_tables.h> 


bool virtual_instruction_1() {
    80004972:	1101                	add	sp,sp,-32

    TEST_START();
    80004974:	00017597          	auipc	a1,0x17
    80004978:	1c458593          	add	a1,a1,452 # 8001bb38 <__func__.10>
    8000497c:	00018517          	auipc	a0,0x18
    80004980:	5fc50513          	add	a0,a0,1532 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_1() {
    80004984:	ec06                	sd	ra,24(sp)
    80004986:	e822                	sd	s0,16(sp)
    80004988:	e426                	sd	s1,8(sp)
    TEST_START();
    8000498a:	241160ef          	jal	8001b3ca <printf>
    8000498e:	4529                	li	a0,10
    80004990:	10d150ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_VS);
    80004994:	4509                	li	a0,2
    80004996:	948fc0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000499a:	0ff0000f          	fence
    8000499e:	4785                	li	a5,1
    800049a0:	00038417          	auipc	s0,0x38
    800049a4:	67040413          	add	s0,s0,1648 # 8003d010 <excpt>
    800049a8:	00f41023          	sh	a5,0(s0)
    800049ac:	00038797          	auipc	a5,0x38
    800049b0:	6807be23          	sd	zero,1692(a5) # 8003d048 <excpt+0x38>
    800049b4:	0ff0000f          	fence
    asm volatile(
    800049b8:	22000073          	.4byte	0x22000073
    hfence_vvma();
    TEST_ASSERT("vs executing hfence.vvma leads to virtual instruction exception",
    800049bc:	08200593          	li	a1,130
    800049c0:	00019617          	auipc	a2,0x19
    800049c4:	16060613          	add	a2,a2,352 # 8001db20 <__func__.1+0xe90>
    800049c8:	00018517          	auipc	a0,0x18
    800049cc:	5c850513          	add	a0,a0,1480 # 8001cf90 <__func__.1+0x300>
    800049d0:	1fb160ef          	jal	8001b3ca <printf>
    800049d4:	00144783          	lbu	a5,1(s0)
    800049d8:	00018597          	auipc	a1,0x18
    800049dc:	59058593          	add	a1,a1,1424 # 8001cf68 <__func__.1+0x2d8>
    800049e0:	c789                	beqz	a5,800049ea <virtual_instruction_1+0x78>
    800049e2:	6418                	ld	a4,8(s0)
    800049e4:	47d9                	li	a5,22
    800049e6:	24f70c63          	beq	a4,a5,80004c3e <virtual_instruction_1+0x2cc>
    800049ea:	00018517          	auipc	a0,0x18
    800049ee:	5be50513          	add	a0,a0,1470 # 8001cfa8 <__func__.1+0x318>
    800049f2:	1d9160ef          	jal	8001b3ca <printf>
    800049f6:	00144783          	lbu	a5,1(s0)
    800049fa:	c789                	beqz	a5,80004a04 <virtual_instruction_1+0x92>
    800049fc:	6418                	ld	a4,8(s0)
    800049fe:	47d9                	li	a5,22
    80004a00:	00f70c63          	beq	a4,a5,80004a18 <virtual_instruction_1+0xa6>
    80004a04:	00018517          	auipc	a0,0x18
    80004a08:	5ac50513          	add	a0,a0,1452 # 8001cfb0 <__func__.1+0x320>
    80004a0c:	1bf160ef          	jal	8001b3ca <printf>
    80004a10:	02900513          	li	a0,41
    80004a14:	089150ef          	jal	8001a29c <putchar>
    80004a18:	4529                	li	a0,10
    80004a1a:	083150ef          	jal	8001a29c <putchar>
    80004a1e:	00144783          	lbu	a5,1(s0)
    80004a22:	4481                	li	s1,0
    80004a24:	c789                	beqz	a5,80004a2e <virtual_instruction_1+0xbc>
    80004a26:	6404                	ld	s1,8(s0)
    80004a28:	14a9                	add	s1,s1,-22
    80004a2a:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 
    
    
    goto_priv(PRIV_VS);
    80004a2e:	4509                	li	a0,2
    80004a30:	8aefc0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004a34:	0ff0000f          	fence
    80004a38:	4785                	li	a5,1
    80004a3a:	00f41023          	sh	a5,0(s0)
    80004a3e:	00038797          	auipc	a5,0x38
    80004a42:	6007b523          	sd	zero,1546(a5) # 8003d048 <excpt+0x38>
    80004a46:	0ff0000f          	fence
    asm volatile(
    80004a4a:	62000073          	.4byte	0x62000073
    hfence_gvma();
    TEST_ASSERT("vs executing hfence.gvma leads to virtual instruction exception",
    80004a4e:	08200593          	li	a1,130
    80004a52:	00019617          	auipc	a2,0x19
    80004a56:	10e60613          	add	a2,a2,270 # 8001db60 <__func__.1+0xed0>
    80004a5a:	00018517          	auipc	a0,0x18
    80004a5e:	53650513          	add	a0,a0,1334 # 8001cf90 <__func__.1+0x300>
    80004a62:	169160ef          	jal	8001b3ca <printf>
    80004a66:	00144783          	lbu	a5,1(s0)
    80004a6a:	00018597          	auipc	a1,0x18
    80004a6e:	4fe58593          	add	a1,a1,1278 # 8001cf68 <__func__.1+0x2d8>
    80004a72:	c789                	beqz	a5,80004a7c <virtual_instruction_1+0x10a>
    80004a74:	6418                	ld	a4,8(s0)
    80004a76:	47d9                	li	a5,22
    80004a78:	1cf70863          	beq	a4,a5,80004c48 <virtual_instruction_1+0x2d6>
    80004a7c:	00018517          	auipc	a0,0x18
    80004a80:	52c50513          	add	a0,a0,1324 # 8001cfa8 <__func__.1+0x318>
    80004a84:	147160ef          	jal	8001b3ca <printf>
    80004a88:	00144783          	lbu	a5,1(s0)
    80004a8c:	c789                	beqz	a5,80004a96 <virtual_instruction_1+0x124>
    80004a8e:	6418                	ld	a4,8(s0)
    80004a90:	47d9                	li	a5,22
    80004a92:	00f70c63          	beq	a4,a5,80004aaa <virtual_instruction_1+0x138>
    80004a96:	00018517          	auipc	a0,0x18
    80004a9a:	51a50513          	add	a0,a0,1306 # 8001cfb0 <__func__.1+0x320>
    80004a9e:	12d160ef          	jal	8001b3ca <printf>
    80004aa2:	02900513          	li	a0,41
    80004aa6:	7f6150ef          	jal	8001a29c <putchar>
    80004aaa:	4529                	li	a0,10
    80004aac:	7f0150ef          	jal	8001a29c <putchar>
    80004ab0:	c491                	beqz	s1,80004abc <virtual_instruction_1+0x14a>
    80004ab2:	00144783          	lbu	a5,1(s0)
    80004ab6:	4481                	li	s1,0
    80004ab8:	16079963          	bnez	a5,80004c2a <virtual_instruction_1+0x2b8>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_M);  
    80004abc:	4511                	li	a0,4
    80004abe:	820fc0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTVM);
    80004ac2:	001007b7          	lui	a5,0x100
    80004ac6:	6007a073          	csrs	hstatus,a5
    goto_priv(PRIV_VS);
    80004aca:	4509                	li	a0,2
    80004acc:	812fc0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004ad0:	0ff0000f          	fence
    80004ad4:	4785                	li	a5,1
    80004ad6:	00f41023          	sh	a5,0(s0)
    80004ada:	00038797          	auipc	a5,0x38
    80004ade:	5607b723          	sd	zero,1390(a5) # 8003d048 <excpt+0x38>
    80004ae2:	0ff0000f          	fence
    asm volatile(
    80004ae6:	12000073          	sfence.vma
    sfence_vma();
    TEST_ASSERT("vs executing sfence.vma leads to virtual instruction exception when vtvm=1",
    80004aea:	08200593          	li	a1,130
    80004aee:	00019617          	auipc	a2,0x19
    80004af2:	0b260613          	add	a2,a2,178 # 8001dba0 <__func__.1+0xf10>
    80004af6:	00018517          	auipc	a0,0x18
    80004afa:	49a50513          	add	a0,a0,1178 # 8001cf90 <__func__.1+0x300>
    80004afe:	0cd160ef          	jal	8001b3ca <printf>
    80004b02:	00144783          	lbu	a5,1(s0)
    80004b06:	00018597          	auipc	a1,0x18
    80004b0a:	46258593          	add	a1,a1,1122 # 8001cf68 <__func__.1+0x2d8>
    80004b0e:	c789                	beqz	a5,80004b18 <virtual_instruction_1+0x1a6>
    80004b10:	6418                	ld	a4,8(s0)
    80004b12:	47d9                	li	a5,22
    80004b14:	12f70f63          	beq	a4,a5,80004c52 <virtual_instruction_1+0x2e0>
    80004b18:	00018517          	auipc	a0,0x18
    80004b1c:	49050513          	add	a0,a0,1168 # 8001cfa8 <__func__.1+0x318>
    80004b20:	0ab160ef          	jal	8001b3ca <printf>
    80004b24:	00144783          	lbu	a5,1(s0)
    80004b28:	c789                	beqz	a5,80004b32 <virtual_instruction_1+0x1c0>
    80004b2a:	6418                	ld	a4,8(s0)
    80004b2c:	47d9                	li	a5,22
    80004b2e:	00f70c63          	beq	a4,a5,80004b46 <virtual_instruction_1+0x1d4>
    80004b32:	00018517          	auipc	a0,0x18
    80004b36:	47e50513          	add	a0,a0,1150 # 8001cfb0 <__func__.1+0x320>
    80004b3a:	091160ef          	jal	8001b3ca <printf>
    80004b3e:	02900513          	li	a0,41
    80004b42:	75a150ef          	jal	8001a29c <putchar>
    80004b46:	4529                	li	a0,10
    80004b48:	754150ef          	jal	8001a29c <putchar>
    80004b4c:	c489                	beqz	s1,80004b56 <virtual_instruction_1+0x1e4>
    80004b4e:	00144783          	lbu	a5,1(s0)
    80004b52:	4481                	li	s1,0
    80004b54:	e7f1                	bnez	a5,80004c20 <virtual_instruction_1+0x2ae>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VS);
    80004b56:	4509                	li	a0,2
    80004b58:	f87fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004b5c:	0ff0000f          	fence
    80004b60:	4785                	li	a5,1
    80004b62:	00f41023          	sh	a5,0(s0)
    80004b66:	00038797          	auipc	a5,0x38
    80004b6a:	4e07b123          	sd	zero,1250(a5) # 8003d048 <excpt+0x38>
    80004b6e:	0ff0000f          	fence
    asm volatile(
    80004b72:	16000073          	.4byte	0x16000073
    Sinval_vma();
    TEST_ASSERT("vs executing sinval.vma leads to virtual instruction exception when vtvm=1",
    80004b76:	08200593          	li	a1,130
    80004b7a:	00019617          	auipc	a2,0x19
    80004b7e:	07660613          	add	a2,a2,118 # 8001dbf0 <__func__.1+0xf60>
    80004b82:	00018517          	auipc	a0,0x18
    80004b86:	40e50513          	add	a0,a0,1038 # 8001cf90 <__func__.1+0x300>
    80004b8a:	041160ef          	jal	8001b3ca <printf>
    80004b8e:	00144783          	lbu	a5,1(s0)
    80004b92:	00018597          	auipc	a1,0x18
    80004b96:	3d658593          	add	a1,a1,982 # 8001cf68 <__func__.1+0x2d8>
    80004b9a:	c789                	beqz	a5,80004ba4 <virtual_instruction_1+0x232>
    80004b9c:	6418                	ld	a4,8(s0)
    80004b9e:	47d9                	li	a5,22
    80004ba0:	08f70a63          	beq	a4,a5,80004c34 <virtual_instruction_1+0x2c2>
    80004ba4:	00018517          	auipc	a0,0x18
    80004ba8:	40450513          	add	a0,a0,1028 # 8001cfa8 <__func__.1+0x318>
    80004bac:	01f160ef          	jal	8001b3ca <printf>
    80004bb0:	00144783          	lbu	a5,1(s0)
    80004bb4:	c789                	beqz	a5,80004bbe <virtual_instruction_1+0x24c>
    80004bb6:	6418                	ld	a4,8(s0)
    80004bb8:	47d9                	li	a5,22
    80004bba:	00f70c63          	beq	a4,a5,80004bd2 <virtual_instruction_1+0x260>
    80004bbe:	00018517          	auipc	a0,0x18
    80004bc2:	3f250513          	add	a0,a0,1010 # 8001cfb0 <__func__.1+0x320>
    80004bc6:	005160ef          	jal	8001b3ca <printf>
    80004bca:	02900513          	li	a0,41
    80004bce:	6ce150ef          	jal	8001a29c <putchar>
    80004bd2:	4529                	li	a0,10
    80004bd4:	6c8150ef          	jal	8001a29c <putchar>
    80004bd8:	cc95                	beqz	s1,80004c14 <virtual_instruction_1+0x2a2>
    80004bda:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    TEST_END();
    80004bde:	00018597          	auipc	a1,0x18
    80004be2:	38a58593          	add	a1,a1,906 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs executing sinval.vma leads to virtual instruction exception when vtvm=1",
    80004be6:	c491                	beqz	s1,80004bf2 <virtual_instruction_1+0x280>
    80004be8:	6418                	ld	a4,8(s0)
    80004bea:	47d9                	li	a5,22
    80004bec:	06f70863          	beq	a4,a5,80004c5c <virtual_instruction_1+0x2ea>
    80004bf0:	4481                	li	s1,0
    TEST_END();
    80004bf2:	00018517          	auipc	a0,0x18
    80004bf6:	41e50513          	add	a0,a0,1054 # 8001d010 <__func__.1+0x380>
    80004bfa:	7d0160ef          	jal	8001b3ca <printf>
    80004bfe:	4511                	li	a0,4
    80004c00:	edffb0ef          	jal	80000ade <goto_priv>
    80004c04:	f22fc0ef          	jal	80001326 <reset_state>
}
    80004c08:	60e2                	ld	ra,24(sp)
    80004c0a:	6442                	ld	s0,16(sp)
    80004c0c:	8526                	mv	a0,s1
    80004c0e:	64a2                	ld	s1,8(sp)
    80004c10:	6105                	add	sp,sp,32
    80004c12:	8082                	ret
    TEST_ASSERT("vs executing sinval.vma leads to virtual instruction exception when vtvm=1",
    80004c14:	4481                	li	s1,0
    TEST_END();
    80004c16:	00018597          	auipc	a1,0x18
    80004c1a:	35258593          	add	a1,a1,850 # 8001cf68 <__func__.1+0x2d8>
    80004c1e:	bfd1                	j	80004bf2 <virtual_instruction_1+0x280>
    TEST_ASSERT("vs executing sfence.vma leads to virtual instruction exception when vtvm=1",
    80004c20:	6404                	ld	s1,8(s0)
    80004c22:	14a9                	add	s1,s1,-22
    80004c24:	0014b493          	seqz	s1,s1
    80004c28:	b73d                	j	80004b56 <virtual_instruction_1+0x1e4>
    TEST_ASSERT("vs executing hfence.gvma leads to virtual instruction exception",
    80004c2a:	6404                	ld	s1,8(s0)
    80004c2c:	14a9                	add	s1,s1,-22
    80004c2e:	0014b493          	seqz	s1,s1
    80004c32:	b569                	j	80004abc <virtual_instruction_1+0x14a>
    TEST_ASSERT("vs executing sinval.vma leads to virtual instruction exception when vtvm=1",
    80004c34:	00018597          	auipc	a1,0x18
    80004c38:	32458593          	add	a1,a1,804 # 8001cf58 <__func__.1+0x2c8>
    80004c3c:	b7a5                	j	80004ba4 <virtual_instruction_1+0x232>
    TEST_ASSERT("vs executing hfence.vvma leads to virtual instruction exception",
    80004c3e:	00018597          	auipc	a1,0x18
    80004c42:	31a58593          	add	a1,a1,794 # 8001cf58 <__func__.1+0x2c8>
    80004c46:	b355                	j	800049ea <virtual_instruction_1+0x78>
    TEST_ASSERT("vs executing hfence.gvma leads to virtual instruction exception",
    80004c48:	00018597          	auipc	a1,0x18
    80004c4c:	31058593          	add	a1,a1,784 # 8001cf58 <__func__.1+0x2c8>
    80004c50:	b535                	j	80004a7c <virtual_instruction_1+0x10a>
    TEST_ASSERT("vs executing sfence.vma leads to virtual instruction exception when vtvm=1",
    80004c52:	00018597          	auipc	a1,0x18
    80004c56:	30658593          	add	a1,a1,774 # 8001cf58 <__func__.1+0x2c8>
    80004c5a:	bd7d                	j	80004b18 <virtual_instruction_1+0x1a6>
    TEST_END();
    80004c5c:	00018597          	auipc	a1,0x18
    80004c60:	2fc58593          	add	a1,a1,764 # 8001cf58 <__func__.1+0x2c8>
    80004c64:	b779                	j	80004bf2 <virtual_instruction_1+0x280>

0000000080004c66 <virtual_instruction_2>:
    ////////////////////////////////////////////////////////////////////////
bool virtual_instruction_2() {
    80004c66:	7179                	add	sp,sp,-48

    TEST_START();
    80004c68:	00017597          	auipc	a1,0x17
    80004c6c:	ee858593          	add	a1,a1,-280 # 8001bb50 <__func__.9>
    80004c70:	00018517          	auipc	a0,0x18
    80004c74:	30850513          	add	a0,a0,776 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_2() {
    80004c78:	f406                	sd	ra,40(sp)
    80004c7a:	f022                	sd	s0,32(sp)
    80004c7c:	ec26                	sd	s1,24(sp)
    TEST_START();
    80004c7e:	74c160ef          	jal	8001b3ca <printf>
    80004c82:	4529                	li	a0,10
    80004c84:	618150ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_VS);
    80004c88:	4509                	li	a0,2
    80004c8a:	e55fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004c8e:	0ff0000f          	fence
    80004c92:	4785                	li	a5,1
    80004c94:	00038417          	auipc	s0,0x38
    80004c98:	37c40413          	add	s0,s0,892 # 8003d010 <excpt>
    80004c9c:	00f41023          	sh	a5,0(s0)
    80004ca0:	00038797          	auipc	a5,0x38
    80004ca4:	3a07b423          	sd	zero,936(a5) # 8003d048 <excpt+0x38>
    80004ca8:	0ff0000f          	fence
    asm volatile(
    80004cac:	4781                	li	a5,0
    80004cae:	6c07c7f3          	.4byte	0x6c07c7f3
    volatile uint64_t tmp = hlvd(0);
    TEST_ASSERT("vs hlvd leads to virtual instruction exception",
    80004cb2:	08200593          	li	a1,130
    80004cb6:	00019617          	auipc	a2,0x19
    80004cba:	f8a60613          	add	a2,a2,-118 # 8001dc40 <__func__.1+0xfb0>
    80004cbe:	00018517          	auipc	a0,0x18
    80004cc2:	2d250513          	add	a0,a0,722 # 8001cf90 <__func__.1+0x300>
    volatile uint64_t tmp = hlvd(0);
    80004cc6:	e43e                	sd	a5,8(sp)
    TEST_ASSERT("vs hlvd leads to virtual instruction exception",
    80004cc8:	702160ef          	jal	8001b3ca <printf>
    80004ccc:	00144783          	lbu	a5,1(s0)
    80004cd0:	00018597          	auipc	a1,0x18
    80004cd4:	29858593          	add	a1,a1,664 # 8001cf68 <__func__.1+0x2d8>
    80004cd8:	c789                	beqz	a5,80004ce2 <virtual_instruction_2+0x7c>
    80004cda:	6418                	ld	a4,8(s0)
    80004cdc:	47d9                	li	a5,22
    80004cde:	12f70463          	beq	a4,a5,80004e06 <virtual_instruction_2+0x1a0>
    80004ce2:	00018517          	auipc	a0,0x18
    80004ce6:	2c650513          	add	a0,a0,710 # 8001cfa8 <__func__.1+0x318>
    80004cea:	6e0160ef          	jal	8001b3ca <printf>
    80004cee:	00144783          	lbu	a5,1(s0)
    80004cf2:	c789                	beqz	a5,80004cfc <virtual_instruction_2+0x96>
    80004cf4:	6418                	ld	a4,8(s0)
    80004cf6:	47d9                	li	a5,22
    80004cf8:	00f70c63          	beq	a4,a5,80004d10 <virtual_instruction_2+0xaa>
    80004cfc:	00018517          	auipc	a0,0x18
    80004d00:	2b450513          	add	a0,a0,692 # 8001cfb0 <__func__.1+0x320>
    80004d04:	6c6160ef          	jal	8001b3ca <printf>
    80004d08:	02900513          	li	a0,41
    80004d0c:	590150ef          	jal	8001a29c <putchar>
    80004d10:	4529                	li	a0,10
    80004d12:	58a150ef          	jal	8001a29c <putchar>
    80004d16:	00144783          	lbu	a5,1(s0)
    80004d1a:	4481                	li	s1,0
    80004d1c:	c789                	beqz	a5,80004d26 <virtual_instruction_2+0xc0>
    80004d1e:	6404                	ld	s1,8(s0)
    80004d20:	14a9                	add	s1,s1,-22
    80004d22:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VS);
    80004d26:	4509                	li	a0,2
    80004d28:	db7fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004d2c:	0ff0000f          	fence
    80004d30:	4785                	li	a5,1
    80004d32:	00f41023          	sh	a5,0(s0)
    80004d36:	00038797          	auipc	a5,0x38
    80004d3a:	3007b923          	sd	zero,786(a5) # 8003d048 <excpt+0x38>
    80004d3e:	0ff0000f          	fence
    asm volatile(
    80004d42:	37ab77b7          	lui	a5,0x37ab7
    80004d46:	078a                	sll	a5,a5,0x2
    80004d48:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80004d4c:	4701                	li	a4,0
    80004d4e:	62f74073          	.4byte	0x62f74073
    hsvb(0, 0xdeadbeef);
    TEST_ASSERT("vs hsvb leads to virtual instruction exception",
    80004d52:	08200593          	li	a1,130
    80004d56:	00019617          	auipc	a2,0x19
    80004d5a:	f1a60613          	add	a2,a2,-230 # 8001dc70 <__func__.1+0xfe0>
    80004d5e:	00018517          	auipc	a0,0x18
    80004d62:	23250513          	add	a0,a0,562 # 8001cf90 <__func__.1+0x300>
    80004d66:	664160ef          	jal	8001b3ca <printf>
    80004d6a:	00144783          	lbu	a5,1(s0)
    80004d6e:	00018597          	auipc	a1,0x18
    80004d72:	1fa58593          	add	a1,a1,506 # 8001cf68 <__func__.1+0x2d8>
    80004d76:	c789                	beqz	a5,80004d80 <virtual_instruction_2+0x11a>
    80004d78:	6418                	ld	a4,8(s0)
    80004d7a:	47d9                	li	a5,22
    80004d7c:	08f70063          	beq	a4,a5,80004dfc <virtual_instruction_2+0x196>
    80004d80:	00018517          	auipc	a0,0x18
    80004d84:	22850513          	add	a0,a0,552 # 8001cfa8 <__func__.1+0x318>
    80004d88:	642160ef          	jal	8001b3ca <printf>
    80004d8c:	00144783          	lbu	a5,1(s0)
    80004d90:	c789                	beqz	a5,80004d9a <virtual_instruction_2+0x134>
    80004d92:	6418                	ld	a4,8(s0)
    80004d94:	47d9                	li	a5,22
    80004d96:	00f70c63          	beq	a4,a5,80004dae <virtual_instruction_2+0x148>
    80004d9a:	00018517          	auipc	a0,0x18
    80004d9e:	21650513          	add	a0,a0,534 # 8001cfb0 <__func__.1+0x320>
    80004da2:	628160ef          	jal	8001b3ca <printf>
    80004da6:	02900513          	li	a0,41
    80004daa:	4f2150ef          	jal	8001a29c <putchar>
    80004dae:	4529                	li	a0,10
    80004db0:	4ec150ef          	jal	8001a29c <putchar>
    80004db4:	cc95                	beqz	s1,80004df0 <virtual_instruction_2+0x18a>
    80004db6:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 
    
    TEST_END();
    80004dba:	00018597          	auipc	a1,0x18
    80004dbe:	1ae58593          	add	a1,a1,430 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs hsvb leads to virtual instruction exception",
    80004dc2:	c491                	beqz	s1,80004dce <virtual_instruction_2+0x168>
    80004dc4:	6418                	ld	a4,8(s0)
    80004dc6:	47d9                	li	a5,22
    80004dc8:	04f70463          	beq	a4,a5,80004e10 <virtual_instruction_2+0x1aa>
    80004dcc:	4481                	li	s1,0
    TEST_END();
    80004dce:	00018517          	auipc	a0,0x18
    80004dd2:	24250513          	add	a0,a0,578 # 8001d010 <__func__.1+0x380>
    80004dd6:	5f4160ef          	jal	8001b3ca <printf>
    80004dda:	4511                	li	a0,4
    80004ddc:	d03fb0ef          	jal	80000ade <goto_priv>
    80004de0:	d46fc0ef          	jal	80001326 <reset_state>

}
    80004de4:	70a2                	ld	ra,40(sp)
    80004de6:	7402                	ld	s0,32(sp)
    80004de8:	8526                	mv	a0,s1
    80004dea:	64e2                	ld	s1,24(sp)
    80004dec:	6145                	add	sp,sp,48
    80004dee:	8082                	ret
    TEST_ASSERT("vs hsvb leads to virtual instruction exception",
    80004df0:	4481                	li	s1,0
    TEST_END();
    80004df2:	00018597          	auipc	a1,0x18
    80004df6:	17658593          	add	a1,a1,374 # 8001cf68 <__func__.1+0x2d8>
    80004dfa:	bfd1                	j	80004dce <virtual_instruction_2+0x168>
    TEST_ASSERT("vs hsvb leads to virtual instruction exception",
    80004dfc:	00018597          	auipc	a1,0x18
    80004e00:	15c58593          	add	a1,a1,348 # 8001cf58 <__func__.1+0x2c8>
    80004e04:	bfb5                	j	80004d80 <virtual_instruction_2+0x11a>
    TEST_ASSERT("vs hlvd leads to virtual instruction exception",
    80004e06:	00018597          	auipc	a1,0x18
    80004e0a:	15258593          	add	a1,a1,338 # 8001cf58 <__func__.1+0x2c8>
    80004e0e:	bdd1                	j	80004ce2 <virtual_instruction_2+0x7c>
    TEST_END();
    80004e10:	00018597          	auipc	a1,0x18
    80004e14:	14858593          	add	a1,a1,328 # 8001cf58 <__func__.1+0x2c8>
    80004e18:	bf5d                	j	80004dce <virtual_instruction_2+0x168>

0000000080004e1a <virtual_instruction_3>:
    ////////////////////////////////////////////////////////////////////////
bool virtual_instruction_3() {
    80004e1a:	1101                	add	sp,sp,-32

    TEST_START();
    80004e1c:	00017597          	auipc	a1,0x17
    80004e20:	d4c58593          	add	a1,a1,-692 # 8001bb68 <__func__.8>
    80004e24:	00018517          	auipc	a0,0x18
    80004e28:	15450513          	add	a0,a0,340 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_3() {
    80004e2c:	ec06                	sd	ra,24(sp)
    80004e2e:	e822                	sd	s0,16(sp)
    80004e30:	e426                	sd	s1,8(sp)
    TEST_START();
    80004e32:	598160ef          	jal	8001b3ca <printf>
    80004e36:	4529                	li	a0,10
    80004e38:	464150ef          	jal	8001a29c <putchar>
    goto_priv(PRIV_M);
    80004e3c:	4511                	li	a0,4
    80004e3e:	ca1fb0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTSR);
    80004e42:	004007b7          	lui	a5,0x400
    80004e46:	6007a073          	csrs	hstatus,a5
    goto_priv(PRIV_VS);
    80004e4a:	4509                	li	a0,2
    80004e4c:	c93fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004e50:	0ff0000f          	fence
    80004e54:	4785                	li	a5,1
    80004e56:	00038417          	auipc	s0,0x38
    80004e5a:	1ba40413          	add	s0,s0,442 # 8003d010 <excpt>
    80004e5e:	00f41023          	sh	a5,0(s0)
    80004e62:	00038797          	auipc	a5,0x38
    80004e66:	1e07b323          	sd	zero,486(a5) # 8003d048 <excpt+0x38>
    80004e6a:	0ff0000f          	fence
    TEST_EXEC_SRET();
    80004e6e:	00000297          	auipc	t0,0x0
    80004e72:	01028293          	add	t0,t0,16 # 80004e7e <virtual_instruction_3+0x64>
    80004e76:	14129073          	csrw	sepc,t0
    80004e7a:	10200073          	sret
    TEST_ASSERT("vs sret leads to virtual instruction exception when vtsr set",
    80004e7e:	08200593          	li	a1,130
    80004e82:	00019617          	auipc	a2,0x19
    80004e86:	e1e60613          	add	a2,a2,-482 # 8001dca0 <__func__.1+0x1010>
    80004e8a:	00018517          	auipc	a0,0x18
    80004e8e:	10650513          	add	a0,a0,262 # 8001cf90 <__func__.1+0x300>
    80004e92:	538160ef          	jal	8001b3ca <printf>
    80004e96:	00144783          	lbu	a5,1(s0)
    80004e9a:	00018597          	auipc	a1,0x18
    80004e9e:	0ce58593          	add	a1,a1,206 # 8001cf68 <__func__.1+0x2d8>
    80004ea2:	c789                	beqz	a5,80004eac <virtual_instruction_3+0x92>
    80004ea4:	6418                	ld	a4,8(s0)
    80004ea6:	47d9                	li	a5,22
    80004ea8:	08f70b63          	beq	a4,a5,80004f3e <virtual_instruction_3+0x124>
    80004eac:	00018517          	auipc	a0,0x18
    80004eb0:	0fc50513          	add	a0,a0,252 # 8001cfa8 <__func__.1+0x318>
    80004eb4:	516160ef          	jal	8001b3ca <printf>
    80004eb8:	00144783          	lbu	a5,1(s0)
    80004ebc:	c789                	beqz	a5,80004ec6 <virtual_instruction_3+0xac>
    80004ebe:	6418                	ld	a4,8(s0)
    80004ec0:	47d9                	li	a5,22
    80004ec2:	00f70c63          	beq	a4,a5,80004eda <virtual_instruction_3+0xc0>
    80004ec6:	00018517          	auipc	a0,0x18
    80004eca:	0ea50513          	add	a0,a0,234 # 8001cfb0 <__func__.1+0x320>
    80004ece:	4fc160ef          	jal	8001b3ca <printf>
    80004ed2:	02900513          	li	a0,41
    80004ed6:	3c6150ef          	jal	8001a29c <putchar>
    80004eda:	4529                	li	a0,10
    80004edc:	3c0150ef          	jal	8001a29c <putchar>
    80004ee0:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    );  
    goto_priv(PRIV_M);
    80004ee4:	4511                	li	a0,4
    TEST_ASSERT("vs sret leads to virtual instruction exception when vtsr set",
    80004ee6:	c489                	beqz	s1,80004ef0 <virtual_instruction_3+0xd6>
    80004ee8:	6418                	ld	a4,8(s0)
    80004eea:	47d9                	li	a5,22
    80004eec:	02f70e63          	beq	a4,a5,80004f28 <virtual_instruction_3+0x10e>
    goto_priv(PRIV_M);
    80004ef0:	beffb0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_HSTATUS, HSTATUS_VTSR);
    80004ef4:	004007b7          	lui	a5,0x400
    80004ef8:	6007b073          	csrc	hstatus,a5
    TEST_ASSERT("vs sret leads to virtual instruction exception when vtsr set",
    80004efc:	4481                	li	s1,0

    TEST_END();
    80004efe:	00018597          	auipc	a1,0x18
    80004f02:	06a58593          	add	a1,a1,106 # 8001cf68 <__func__.1+0x2d8>
    80004f06:	00018517          	auipc	a0,0x18
    80004f0a:	10a50513          	add	a0,a0,266 # 8001d010 <__func__.1+0x380>
    80004f0e:	4bc160ef          	jal	8001b3ca <printf>
    80004f12:	4511                	li	a0,4
    80004f14:	bcbfb0ef          	jal	80000ade <goto_priv>
    80004f18:	c0efc0ef          	jal	80001326 <reset_state>
}
    80004f1c:	60e2                	ld	ra,24(sp)
    80004f1e:	6442                	ld	s0,16(sp)
    80004f20:	8526                	mv	a0,s1
    80004f22:	64a2                	ld	s1,8(sp)
    80004f24:	6105                	add	sp,sp,32
    80004f26:	8082                	ret
    goto_priv(PRIV_M);
    80004f28:	bb7fb0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_HSTATUS, HSTATUS_VTSR);
    80004f2c:	004007b7          	lui	a5,0x400
    80004f30:	6007b073          	csrc	hstatus,a5
    TEST_END();
    80004f34:	00018597          	auipc	a1,0x18
    80004f38:	02458593          	add	a1,a1,36 # 8001cf58 <__func__.1+0x2c8>
    80004f3c:	b7e9                	j	80004f06 <virtual_instruction_3+0xec>
    TEST_ASSERT("vs sret leads to virtual instruction exception when vtsr set",
    80004f3e:	00018597          	auipc	a1,0x18
    80004f42:	01a58593          	add	a1,a1,26 # 8001cf58 <__func__.1+0x2c8>
    80004f46:	b79d                	j	80004eac <virtual_instruction_3+0x92>

0000000080004f48 <virtual_instruction_4>:
    ////////////////////////////////////////////////////////////////////////
bool virtual_instruction_4() {
    80004f48:	1101                	add	sp,sp,-32

    TEST_START();
    80004f4a:	00017597          	auipc	a1,0x17
    80004f4e:	c3658593          	add	a1,a1,-970 # 8001bb80 <__func__.7>
    80004f52:	00018517          	auipc	a0,0x18
    80004f56:	02650513          	add	a0,a0,38 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_4() {
    80004f5a:	ec06                	sd	ra,24(sp)
    80004f5c:	e822                	sd	s0,16(sp)
    80004f5e:	e426                	sd	s1,8(sp)
    TEST_START();
    80004f60:	46a160ef          	jal	8001b3ca <printf>
    80004f64:	4529                	li	a0,10
    80004f66:	336150ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80004f6a:	4511                	li	a0,4
    80004f6c:	b73fb0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTVM);
    80004f70:	001007b7          	lui	a5,0x100
    80004f74:	6007a073          	csrs	hstatus,a5
    goto_priv(PRIV_VS);
    80004f78:	4509                	li	a0,2
    80004f7a:	b65fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80004f7e:	0ff0000f          	fence
    80004f82:	4785                	li	a5,1
    80004f84:	00038417          	auipc	s0,0x38
    80004f88:	08c40413          	add	s0,s0,140 # 8003d010 <excpt>
    80004f8c:	00f41023          	sh	a5,0(s0)
    80004f90:	00038797          	auipc	a5,0x38
    80004f94:	0a07bc23          	sd	zero,184(a5) # 8003d048 <excpt+0x38>
    80004f98:	0ff0000f          	fence
    asm volatile ("sfence.vma \n\t");
    80004f9c:	12000073          	sfence.vma
    sfence();
    TEST_ASSERT("vs sfence leads to virtual instruction exception when vtvm set",
    80004fa0:	08200593          	li	a1,130
    80004fa4:	00019617          	auipc	a2,0x19
    80004fa8:	d3c60613          	add	a2,a2,-708 # 8001dce0 <__func__.1+0x1050>
    80004fac:	00018517          	auipc	a0,0x18
    80004fb0:	fe450513          	add	a0,a0,-28 # 8001cf90 <__func__.1+0x300>
    80004fb4:	416160ef          	jal	8001b3ca <printf>
    80004fb8:	00144783          	lbu	a5,1(s0)
    80004fbc:	00018597          	auipc	a1,0x18
    80004fc0:	fac58593          	add	a1,a1,-84 # 8001cf68 <__func__.1+0x2d8>
    80004fc4:	c789                	beqz	a5,80004fce <virtual_instruction_4+0x86>
    80004fc6:	6418                	ld	a4,8(s0)
    80004fc8:	47d9                	li	a5,22
    80004fca:	10f70b63          	beq	a4,a5,800050e0 <virtual_instruction_4+0x198>
    80004fce:	00018517          	auipc	a0,0x18
    80004fd2:	fda50513          	add	a0,a0,-38 # 8001cfa8 <__func__.1+0x318>
    80004fd6:	3f4160ef          	jal	8001b3ca <printf>
    80004fda:	00144783          	lbu	a5,1(s0)
    80004fde:	c789                	beqz	a5,80004fe8 <virtual_instruction_4+0xa0>
    80004fe0:	6418                	ld	a4,8(s0)
    80004fe2:	47d9                	li	a5,22
    80004fe4:	00f70c63          	beq	a4,a5,80004ffc <virtual_instruction_4+0xb4>
    80004fe8:	00018517          	auipc	a0,0x18
    80004fec:	fc850513          	add	a0,a0,-56 # 8001cfb0 <__func__.1+0x320>
    80004ff0:	3da160ef          	jal	8001b3ca <printf>
    80004ff4:	02900513          	li	a0,41
    80004ff8:	2a4150ef          	jal	8001a29c <putchar>
    80004ffc:	4529                	li	a0,10
    80004ffe:	29e150ef          	jal	8001a29c <putchar>
    80005002:	00144783          	lbu	a5,1(s0)
    80005006:	4481                	li	s1,0
    80005008:	c789                	beqz	a5,80005012 <virtual_instruction_4+0xca>
    8000500a:	6404                	ld	s1,8(s0)
    8000500c:	14a9                	add	s1,s1,-22
    8000500e:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    );  

    TEST_SETUP_EXCEPT();
    80005012:	0ff0000f          	fence
    80005016:	4785                	li	a5,1
    80005018:	00f41023          	sh	a5,0(s0)
    8000501c:	00038797          	auipc	a5,0x38
    80005020:	0207b623          	sd	zero,44(a5) # 8003d048 <excpt+0x38>
    80005024:	0ff0000f          	fence
    CSRW(satp, 0x0);
    80005028:	18005073          	csrw	satp,0
    TEST_ASSERT("vs satp acess leads to virtual instruction exception when vtvm set",
    8000502c:	08200593          	li	a1,130
    80005030:	00019617          	auipc	a2,0x19
    80005034:	cf060613          	add	a2,a2,-784 # 8001dd20 <__func__.1+0x1090>
    80005038:	00018517          	auipc	a0,0x18
    8000503c:	f5850513          	add	a0,a0,-168 # 8001cf90 <__func__.1+0x300>
    80005040:	38a160ef          	jal	8001b3ca <printf>
    80005044:	00144783          	lbu	a5,1(s0)
    80005048:	00018597          	auipc	a1,0x18
    8000504c:	f2058593          	add	a1,a1,-224 # 8001cf68 <__func__.1+0x2d8>
    80005050:	c789                	beqz	a5,8000505a <virtual_instruction_4+0x112>
    80005052:	6418                	ld	a4,8(s0)
    80005054:	47d9                	li	a5,22
    80005056:	08f70063          	beq	a4,a5,800050d6 <virtual_instruction_4+0x18e>
    8000505a:	00018517          	auipc	a0,0x18
    8000505e:	f4e50513          	add	a0,a0,-178 # 8001cfa8 <__func__.1+0x318>
    80005062:	368160ef          	jal	8001b3ca <printf>
    80005066:	00144783          	lbu	a5,1(s0)
    8000506a:	c789                	beqz	a5,80005074 <virtual_instruction_4+0x12c>
    8000506c:	6418                	ld	a4,8(s0)
    8000506e:	47d9                	li	a5,22
    80005070:	00f70c63          	beq	a4,a5,80005088 <virtual_instruction_4+0x140>
    80005074:	00018517          	auipc	a0,0x18
    80005078:	f3c50513          	add	a0,a0,-196 # 8001cfb0 <__func__.1+0x320>
    8000507c:	34e160ef          	jal	8001b3ca <printf>
    80005080:	02900513          	li	a0,41
    80005084:	218150ef          	jal	8001a29c <putchar>
    80005088:	4529                	li	a0,10
    8000508a:	212150ef          	jal	8001a29c <putchar>
    8000508e:	cc95                	beqz	s1,800050ca <virtual_instruction_4+0x182>
    80005090:	00144483          	lbu	s1,1(s0)
    // TEST_ASSERT("vs mode access h level low part leads to virtual instruction exception when mstatus_TVM=0",
    //     excpt.triggered == true &&
    //     excpt.cause == CAUSE_VRTI
    // );      
    
    TEST_END();
    80005094:	00018597          	auipc	a1,0x18
    80005098:	ed458593          	add	a1,a1,-300 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs satp acess leads to virtual instruction exception when vtvm set",
    8000509c:	c491                	beqz	s1,800050a8 <virtual_instruction_4+0x160>
    8000509e:	6418                	ld	a4,8(s0)
    800050a0:	47d9                	li	a5,22
    800050a2:	04f70463          	beq	a4,a5,800050ea <virtual_instruction_4+0x1a2>
    800050a6:	4481                	li	s1,0
    TEST_END();
    800050a8:	00018517          	auipc	a0,0x18
    800050ac:	f6850513          	add	a0,a0,-152 # 8001d010 <__func__.1+0x380>
    800050b0:	31a160ef          	jal	8001b3ca <printf>
    800050b4:	4511                	li	a0,4
    800050b6:	a29fb0ef          	jal	80000ade <goto_priv>
    800050ba:	a6cfc0ef          	jal	80001326 <reset_state>
}
    800050be:	60e2                	ld	ra,24(sp)
    800050c0:	6442                	ld	s0,16(sp)
    800050c2:	8526                	mv	a0,s1
    800050c4:	64a2                	ld	s1,8(sp)
    800050c6:	6105                	add	sp,sp,32
    800050c8:	8082                	ret
    TEST_ASSERT("vs satp acess leads to virtual instruction exception when vtvm set",
    800050ca:	4481                	li	s1,0
    TEST_END();
    800050cc:	00018597          	auipc	a1,0x18
    800050d0:	e9c58593          	add	a1,a1,-356 # 8001cf68 <__func__.1+0x2d8>
    800050d4:	bfd1                	j	800050a8 <virtual_instruction_4+0x160>
    TEST_ASSERT("vs satp acess leads to virtual instruction exception when vtvm set",
    800050d6:	00018597          	auipc	a1,0x18
    800050da:	e8258593          	add	a1,a1,-382 # 8001cf58 <__func__.1+0x2c8>
    800050de:	bfb5                	j	8000505a <virtual_instruction_4+0x112>
    TEST_ASSERT("vs sfence leads to virtual instruction exception when vtvm set",
    800050e0:	00018597          	auipc	a1,0x18
    800050e4:	e7858593          	add	a1,a1,-392 # 8001cf58 <__func__.1+0x2c8>
    800050e8:	b5dd                	j	80004fce <virtual_instruction_4+0x86>
    TEST_END();
    800050ea:	00018597          	auipc	a1,0x18
    800050ee:	e6e58593          	add	a1,a1,-402 # 8001cf58 <__func__.1+0x2c8>
    800050f2:	bf5d                	j	800050a8 <virtual_instruction_4+0x160>

00000000800050f4 <virtual_instruction_5>:
    ////////////////////////////////////////////////////////////////////////

bool virtual_instruction_5() {
    800050f4:	1101                	add	sp,sp,-32

    TEST_START();
    800050f6:	00017597          	auipc	a1,0x17
    800050fa:	aa258593          	add	a1,a1,-1374 # 8001bb98 <__func__.6>
    800050fe:	00018517          	auipc	a0,0x18
    80005102:	e7a50513          	add	a0,a0,-390 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_5() {
    80005106:	ec06                	sd	ra,24(sp)
    80005108:	e822                	sd	s0,16(sp)
    8000510a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000510c:	2be160ef          	jal	8001b3ca <printf>
    80005110:	4529                	li	a0,10
    80005112:	18a150ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80005116:	4511                	li	a0,4
    80005118:	9c7fb0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTW);
    8000511c:	002007b7          	lui	a5,0x200
    80005120:	6007a073          	csrs	hstatus,a5
    CSRC(CSR_MSTATUS, MSTATUS_TW);
    80005124:	3007b073          	csrc	mstatus,a5
    goto_priv(PRIV_VS);
    80005128:	4509                	li	a0,2
    8000512a:	9b5fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000512e:	0ff0000f          	fence
    80005132:	4785                	li	a5,1
    80005134:	00038417          	auipc	s0,0x38
    80005138:	edc40413          	add	s0,s0,-292 # 8003d010 <excpt>
    8000513c:	00f41023          	sh	a5,0(s0)
    80005140:	00038797          	auipc	a5,0x38
    80005144:	f007b423          	sd	zero,-248(a5) # 8003d048 <excpt+0x38>
    80005148:	0ff0000f          	fence
    asm("wfi");
    8000514c:	10500073          	wfi
    TEST_ASSERT("vs wfi leads to virtual instruction exception when vtw=1 and tw=0",
    80005150:	08200593          	li	a1,130
    80005154:	00019617          	auipc	a2,0x19
    80005158:	c1460613          	add	a2,a2,-1004 # 8001dd68 <__func__.1+0x10d8>
    8000515c:	00018517          	auipc	a0,0x18
    80005160:	e3450513          	add	a0,a0,-460 # 8001cf90 <__func__.1+0x300>
    80005164:	266160ef          	jal	8001b3ca <printf>
    80005168:	00144783          	lbu	a5,1(s0)
    8000516c:	00018597          	auipc	a1,0x18
    80005170:	dfc58593          	add	a1,a1,-516 # 8001cf68 <__func__.1+0x2d8>
    80005174:	c789                	beqz	a5,8000517e <virtual_instruction_5+0x8a>
    80005176:	6418                	ld	a4,8(s0)
    80005178:	47d9                	li	a5,22
    8000517a:	06f70e63          	beq	a4,a5,800051f6 <virtual_instruction_5+0x102>
    8000517e:	00018517          	auipc	a0,0x18
    80005182:	e2a50513          	add	a0,a0,-470 # 8001cfa8 <__func__.1+0x318>
    80005186:	244160ef          	jal	8001b3ca <printf>
    8000518a:	00144783          	lbu	a5,1(s0)
    8000518e:	c789                	beqz	a5,80005198 <virtual_instruction_5+0xa4>
    80005190:	6418                	ld	a4,8(s0)
    80005192:	47d9                	li	a5,22
    80005194:	00f70c63          	beq	a4,a5,800051ac <virtual_instruction_5+0xb8>
    80005198:	00018517          	auipc	a0,0x18
    8000519c:	e1850513          	add	a0,a0,-488 # 8001cfb0 <__func__.1+0x320>
    800051a0:	22a160ef          	jal	8001b3ca <printf>
    800051a4:	02900513          	li	a0,41
    800051a8:	0f4150ef          	jal	8001a29c <putchar>
    800051ac:	4529                	li	a0,10
    800051ae:	0ee150ef          	jal	8001a29c <putchar>
    800051b2:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    );  

    TEST_END();
    800051b6:	00018597          	auipc	a1,0x18
    800051ba:	db258593          	add	a1,a1,-590 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs wfi leads to virtual instruction exception when vtw=1 and tw=0",
    800051be:	c491                	beqz	s1,800051ca <virtual_instruction_5+0xd6>
    800051c0:	6418                	ld	a4,8(s0)
    800051c2:	47d9                	li	a5,22
    800051c4:	02f70463          	beq	a4,a5,800051ec <virtual_instruction_5+0xf8>
    800051c8:	4481                	li	s1,0
    TEST_END();
    800051ca:	00018517          	auipc	a0,0x18
    800051ce:	e4650513          	add	a0,a0,-442 # 8001d010 <__func__.1+0x380>
    800051d2:	1f8160ef          	jal	8001b3ca <printf>
    800051d6:	4511                	li	a0,4
    800051d8:	907fb0ef          	jal	80000ade <goto_priv>
    800051dc:	94afc0ef          	jal	80001326 <reset_state>
}
    800051e0:	60e2                	ld	ra,24(sp)
    800051e2:	6442                	ld	s0,16(sp)
    800051e4:	8526                	mv	a0,s1
    800051e6:	64a2                	ld	s1,8(sp)
    800051e8:	6105                	add	sp,sp,32
    800051ea:	8082                	ret
    TEST_END();
    800051ec:	00018597          	auipc	a1,0x18
    800051f0:	d6c58593          	add	a1,a1,-660 # 8001cf58 <__func__.1+0x2c8>
    800051f4:	bfd9                	j	800051ca <virtual_instruction_5+0xd6>
    TEST_ASSERT("vs wfi leads to virtual instruction exception when vtw=1 and tw=0",
    800051f6:	00018597          	auipc	a1,0x18
    800051fa:	d6258593          	add	a1,a1,-670 # 8001cf58 <__func__.1+0x2c8>
    800051fe:	b741                	j	8000517e <virtual_instruction_5+0x8a>

0000000080005200 <virtual_instruction_6>:
    TEST_ASSERT("vs access to cycle casuses succsseful when mcounteren.cy and hcounteren.cy set",
        excpt.triggered == false
    );
#endif

bool virtual_instruction_6() {
    80005200:	1101                	add	sp,sp,-32

    TEST_START();
    80005202:	00017597          	auipc	a1,0x17
    80005206:	9ae58593          	add	a1,a1,-1618 # 8001bbb0 <__func__.5>
    8000520a:	00018517          	auipc	a0,0x18
    8000520e:	d6e50513          	add	a0,a0,-658 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_6() {
    80005212:	ec06                	sd	ra,24(sp)
    80005214:	e822                	sd	s0,16(sp)
    80005216:	e426                	sd	s1,8(sp)
    TEST_START();
    80005218:	1b2160ef          	jal	8001b3ca <printf>
    8000521c:	4529                	li	a0,10
    8000521e:	07e150ef          	jal	8001a29c <putchar>

//vu-mode
    goto_priv(PRIV_VU);
    80005222:	4501                	li	a0,0
    80005224:	8bbfb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005228:	0ff0000f          	fence
    8000522c:	4785                	li	a5,1
    8000522e:	00038417          	auipc	s0,0x38
    80005232:	de240413          	add	s0,s0,-542 # 8003d010 <excpt>
    80005236:	00f41023          	sh	a5,0(s0)
    8000523a:	00038797          	auipc	a5,0x38
    8000523e:	e007b723          	sd	zero,-498(a5) # 8003d048 <excpt+0x38>
    80005242:	0ff0000f          	fence
    asm volatile(
    80005246:	22000073          	.4byte	0x22000073
    hfence_vvma();
    TEST_ASSERT("vu executing hfence.vvma leads to virtual instruction exception",
    8000524a:	08200593          	li	a1,130
    8000524e:	00019617          	auipc	a2,0x19
    80005252:	b6260613          	add	a2,a2,-1182 # 8001ddb0 <__func__.1+0x1120>
    80005256:	00018517          	auipc	a0,0x18
    8000525a:	d3a50513          	add	a0,a0,-710 # 8001cf90 <__func__.1+0x300>
    8000525e:	16c160ef          	jal	8001b3ca <printf>
    80005262:	00144783          	lbu	a5,1(s0)
    80005266:	00018597          	auipc	a1,0x18
    8000526a:	d0258593          	add	a1,a1,-766 # 8001cf68 <__func__.1+0x2d8>
    8000526e:	c789                	beqz	a5,80005278 <virtual_instruction_6+0x78>
    80005270:	6418                	ld	a4,8(s0)
    80005272:	47d9                	li	a5,22
    80005274:	1af70963          	beq	a4,a5,80005426 <virtual_instruction_6+0x226>
    80005278:	00018517          	auipc	a0,0x18
    8000527c:	d3050513          	add	a0,a0,-720 # 8001cfa8 <__func__.1+0x318>
    80005280:	14a160ef          	jal	8001b3ca <printf>
    80005284:	00144783          	lbu	a5,1(s0)
    80005288:	c789                	beqz	a5,80005292 <virtual_instruction_6+0x92>
    8000528a:	6418                	ld	a4,8(s0)
    8000528c:	47d9                	li	a5,22
    8000528e:	00f70c63          	beq	a4,a5,800052a6 <virtual_instruction_6+0xa6>
    80005292:	00018517          	auipc	a0,0x18
    80005296:	d1e50513          	add	a0,a0,-738 # 8001cfb0 <__func__.1+0x320>
    8000529a:	130160ef          	jal	8001b3ca <printf>
    8000529e:	02900513          	li	a0,41
    800052a2:	7fb140ef          	jal	8001a29c <putchar>
    800052a6:	4529                	li	a0,10
    800052a8:	7f5140ef          	jal	8001a29c <putchar>
    800052ac:	00144783          	lbu	a5,1(s0)
    800052b0:	4481                	li	s1,0
    800052b2:	c789                	beqz	a5,800052bc <virtual_instruction_6+0xbc>
    800052b4:	6404                	ld	s1,8(s0)
    800052b6:	14a9                	add	s1,s1,-22
    800052b8:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 
    
    
    goto_priv(PRIV_VU);
    800052bc:	4501                	li	a0,0
    800052be:	821fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    800052c2:	0ff0000f          	fence
    800052c6:	4785                	li	a5,1
    800052c8:	00f41023          	sh	a5,0(s0)
    800052cc:	00038797          	auipc	a5,0x38
    800052d0:	d607be23          	sd	zero,-644(a5) # 8003d048 <excpt+0x38>
    800052d4:	0ff0000f          	fence
    asm volatile(
    800052d8:	62000073          	.4byte	0x62000073
    hfence_gvma();
    TEST_ASSERT("vu executing hfence.gvma leads to virtual instruction exception",
    800052dc:	08200593          	li	a1,130
    800052e0:	00019617          	auipc	a2,0x19
    800052e4:	b1060613          	add	a2,a2,-1264 # 8001ddf0 <__func__.1+0x1160>
    800052e8:	00018517          	auipc	a0,0x18
    800052ec:	ca850513          	add	a0,a0,-856 # 8001cf90 <__func__.1+0x300>
    800052f0:	0da160ef          	jal	8001b3ca <printf>
    800052f4:	00144783          	lbu	a5,1(s0)
    800052f8:	00018597          	auipc	a1,0x18
    800052fc:	c7058593          	add	a1,a1,-912 # 8001cf68 <__func__.1+0x2d8>
    80005300:	c789                	beqz	a5,8000530a <virtual_instruction_6+0x10a>
    80005302:	6418                	ld	a4,8(s0)
    80005304:	47d9                	li	a5,22
    80005306:	12f70563          	beq	a4,a5,80005430 <virtual_instruction_6+0x230>
    8000530a:	00018517          	auipc	a0,0x18
    8000530e:	c9e50513          	add	a0,a0,-866 # 8001cfa8 <__func__.1+0x318>
    80005312:	0b8160ef          	jal	8001b3ca <printf>
    80005316:	00144783          	lbu	a5,1(s0)
    8000531a:	c789                	beqz	a5,80005324 <virtual_instruction_6+0x124>
    8000531c:	6418                	ld	a4,8(s0)
    8000531e:	47d9                	li	a5,22
    80005320:	00f70c63          	beq	a4,a5,80005338 <virtual_instruction_6+0x138>
    80005324:	00018517          	auipc	a0,0x18
    80005328:	c8c50513          	add	a0,a0,-884 # 8001cfb0 <__func__.1+0x320>
    8000532c:	09e160ef          	jal	8001b3ca <printf>
    80005330:	02900513          	li	a0,41
    80005334:	769140ef          	jal	8001a29c <putchar>
    80005338:	4529                	li	a0,10
    8000533a:	763140ef          	jal	8001a29c <putchar>
    8000533e:	c489                	beqz	s1,80005348 <virtual_instruction_6+0x148>
    80005340:	00144783          	lbu	a5,1(s0)
    80005344:	4481                	li	s1,0
    80005346:	e7f1                	bnez	a5,80005412 <virtual_instruction_6+0x212>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 


    goto_priv(PRIV_VU);
    80005348:	4501                	li	a0,0
    8000534a:	f94fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000534e:	0ff0000f          	fence
    80005352:	4785                	li	a5,1
    80005354:	00f41023          	sh	a5,0(s0)
    80005358:	00038797          	auipc	a5,0x38
    8000535c:	ce07b823          	sd	zero,-784(a5) # 8003d048 <excpt+0x38>
    80005360:	0ff0000f          	fence
    asm volatile(
    80005364:	16000073          	.4byte	0x16000073
    Sinval_vma();
    TEST_ASSERT("vu executing sinval.vma leads to virtual instruction exception when vtvm=1",
    80005368:	08200593          	li	a1,130
    8000536c:	00019617          	auipc	a2,0x19
    80005370:	ac460613          	add	a2,a2,-1340 # 8001de30 <__func__.1+0x11a0>
    80005374:	00018517          	auipc	a0,0x18
    80005378:	c1c50513          	add	a0,a0,-996 # 8001cf90 <__func__.1+0x300>
    8000537c:	04e160ef          	jal	8001b3ca <printf>
    80005380:	00144783          	lbu	a5,1(s0)
    80005384:	00018597          	auipc	a1,0x18
    80005388:	be458593          	add	a1,a1,-1052 # 8001cf68 <__func__.1+0x2d8>
    8000538c:	c789                	beqz	a5,80005396 <virtual_instruction_6+0x196>
    8000538e:	6418                	ld	a4,8(s0)
    80005390:	47d9                	li	a5,22
    80005392:	08f70563          	beq	a4,a5,8000541c <virtual_instruction_6+0x21c>
    80005396:	00018517          	auipc	a0,0x18
    8000539a:	c1250513          	add	a0,a0,-1006 # 8001cfa8 <__func__.1+0x318>
    8000539e:	02c160ef          	jal	8001b3ca <printf>
    800053a2:	00144783          	lbu	a5,1(s0)
    800053a6:	c789                	beqz	a5,800053b0 <virtual_instruction_6+0x1b0>
    800053a8:	6418                	ld	a4,8(s0)
    800053aa:	47d9                	li	a5,22
    800053ac:	00f70c63          	beq	a4,a5,800053c4 <virtual_instruction_6+0x1c4>
    800053b0:	00018517          	auipc	a0,0x18
    800053b4:	c0050513          	add	a0,a0,-1024 # 8001cfb0 <__func__.1+0x320>
    800053b8:	012160ef          	jal	8001b3ca <printf>
    800053bc:	02900513          	li	a0,41
    800053c0:	6dd140ef          	jal	8001a29c <putchar>
    800053c4:	4529                	li	a0,10
    800053c6:	6d7140ef          	jal	8001a29c <putchar>
    800053ca:	cc95                	beqz	s1,80005406 <virtual_instruction_6+0x206>
    800053cc:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    TEST_END();
    800053d0:	00018597          	auipc	a1,0x18
    800053d4:	b9858593          	add	a1,a1,-1128 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu executing sinval.vma leads to virtual instruction exception when vtvm=1",
    800053d8:	c491                	beqz	s1,800053e4 <virtual_instruction_6+0x1e4>
    800053da:	6418                	ld	a4,8(s0)
    800053dc:	47d9                	li	a5,22
    800053de:	04f70e63          	beq	a4,a5,8000543a <virtual_instruction_6+0x23a>
    800053e2:	4481                	li	s1,0
    TEST_END();
    800053e4:	00018517          	auipc	a0,0x18
    800053e8:	c2c50513          	add	a0,a0,-980 # 8001d010 <__func__.1+0x380>
    800053ec:	7df150ef          	jal	8001b3ca <printf>
    800053f0:	4511                	li	a0,4
    800053f2:	eecfb0ef          	jal	80000ade <goto_priv>
    800053f6:	f31fb0ef          	jal	80001326 <reset_state>
}
    800053fa:	60e2                	ld	ra,24(sp)
    800053fc:	6442                	ld	s0,16(sp)
    800053fe:	8526                	mv	a0,s1
    80005400:	64a2                	ld	s1,8(sp)
    80005402:	6105                	add	sp,sp,32
    80005404:	8082                	ret
    TEST_ASSERT("vu executing sinval.vma leads to virtual instruction exception when vtvm=1",
    80005406:	4481                	li	s1,0
    TEST_END();
    80005408:	00018597          	auipc	a1,0x18
    8000540c:	b6058593          	add	a1,a1,-1184 # 8001cf68 <__func__.1+0x2d8>
    80005410:	bfd1                	j	800053e4 <virtual_instruction_6+0x1e4>
    TEST_ASSERT("vu executing hfence.gvma leads to virtual instruction exception",
    80005412:	6404                	ld	s1,8(s0)
    80005414:	14a9                	add	s1,s1,-22
    80005416:	0014b493          	seqz	s1,s1
    8000541a:	b73d                	j	80005348 <virtual_instruction_6+0x148>
    TEST_ASSERT("vu executing sinval.vma leads to virtual instruction exception when vtvm=1",
    8000541c:	00018597          	auipc	a1,0x18
    80005420:	b3c58593          	add	a1,a1,-1220 # 8001cf58 <__func__.1+0x2c8>
    80005424:	bf8d                	j	80005396 <virtual_instruction_6+0x196>
    TEST_ASSERT("vu executing hfence.vvma leads to virtual instruction exception",
    80005426:	00018597          	auipc	a1,0x18
    8000542a:	b3258593          	add	a1,a1,-1230 # 8001cf58 <__func__.1+0x2c8>
    8000542e:	b5a9                	j	80005278 <virtual_instruction_6+0x78>
    TEST_ASSERT("vu executing hfence.gvma leads to virtual instruction exception",
    80005430:	00018597          	auipc	a1,0x18
    80005434:	b2858593          	add	a1,a1,-1240 # 8001cf58 <__func__.1+0x2c8>
    80005438:	bdc9                	j	8000530a <virtual_instruction_6+0x10a>
    TEST_END();
    8000543a:	00018597          	auipc	a1,0x18
    8000543e:	b1e58593          	add	a1,a1,-1250 # 8001cf58 <__func__.1+0x2c8>
    80005442:	b74d                	j	800053e4 <virtual_instruction_6+0x1e4>

0000000080005444 <virtual_instruction_7>:
    ////////////////////////////////////////////////////////////////////////
bool virtual_instruction_7() {
    80005444:	1101                	add	sp,sp,-32

    TEST_START();
    80005446:	00016597          	auipc	a1,0x16
    8000544a:	78258593          	add	a1,a1,1922 # 8001bbc8 <__func__.4>
    8000544e:	00018517          	auipc	a0,0x18
    80005452:	b2a50513          	add	a0,a0,-1238 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_7() {
    80005456:	ec06                	sd	ra,24(sp)
    80005458:	e822                	sd	s0,16(sp)
    8000545a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000545c:	76f150ef          	jal	8001b3ca <printf>
    80005460:	4529                	li	a0,10
    80005462:	63b140ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_VU);
    80005466:	4501                	li	a0,0
    80005468:	e76fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000546c:	0ff0000f          	fence
    80005470:	4785                	li	a5,1
    80005472:	00038417          	auipc	s0,0x38
    80005476:	b9e40413          	add	s0,s0,-1122 # 8003d010 <excpt>
    8000547a:	00f41023          	sh	a5,0(s0)
    8000547e:	00038797          	auipc	a5,0x38
    80005482:	bc07b523          	sd	zero,-1078(a5) # 8003d048 <excpt+0x38>
    80005486:	0ff0000f          	fence
    asm volatile(
    8000548a:	4781                	li	a5,0
    8000548c:	6007c7f3          	.4byte	0x6007c7f3
    uint64_t tmp = hlvb(0);

    TEST_ASSERT("vu hlvb leads to virtual instruction exception",
    80005490:	08200593          	li	a1,130
    80005494:	00019617          	auipc	a2,0x19
    80005498:	9ec60613          	add	a2,a2,-1556 # 8001de80 <__func__.1+0x11f0>
    8000549c:	00018517          	auipc	a0,0x18
    800054a0:	af450513          	add	a0,a0,-1292 # 8001cf90 <__func__.1+0x300>
    800054a4:	727150ef          	jal	8001b3ca <printf>
    800054a8:	00144783          	lbu	a5,1(s0)
    800054ac:	00018597          	auipc	a1,0x18
    800054b0:	abc58593          	add	a1,a1,-1348 # 8001cf68 <__func__.1+0x2d8>
    800054b4:	c789                	beqz	a5,800054be <virtual_instruction_7+0x7a>
    800054b6:	6418                	ld	a4,8(s0)
    800054b8:	47d9                	li	a5,22
    800054ba:	5cf70e63          	beq	a4,a5,80005a96 <virtual_instruction_7+0x652>
    800054be:	00018517          	auipc	a0,0x18
    800054c2:	aea50513          	add	a0,a0,-1302 # 8001cfa8 <__func__.1+0x318>
    800054c6:	705150ef          	jal	8001b3ca <printf>
    800054ca:	00144783          	lbu	a5,1(s0)
    800054ce:	c789                	beqz	a5,800054d8 <virtual_instruction_7+0x94>
    800054d0:	6418                	ld	a4,8(s0)
    800054d2:	47d9                	li	a5,22
    800054d4:	00f70c63          	beq	a4,a5,800054ec <virtual_instruction_7+0xa8>
    800054d8:	00018517          	auipc	a0,0x18
    800054dc:	ad850513          	add	a0,a0,-1320 # 8001cfb0 <__func__.1+0x320>
    800054e0:	6eb150ef          	jal	8001b3ca <printf>
    800054e4:	02900513          	li	a0,41
    800054e8:	5b5140ef          	jal	8001a29c <putchar>
    800054ec:	4529                	li	a0,10
    800054ee:	5af140ef          	jal	8001a29c <putchar>
    800054f2:	00144783          	lbu	a5,1(s0)
    800054f6:	4481                	li	s1,0
    800054f8:	c789                	beqz	a5,80005502 <virtual_instruction_7+0xbe>
    800054fa:	6404                	ld	s1,8(s0)
    800054fc:	14a9                	add	s1,s1,-22
    800054fe:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    80005502:	4501                	li	a0,0
    80005504:	ddafb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005508:	0ff0000f          	fence
    8000550c:	4785                	li	a5,1
    8000550e:	00f41023          	sh	a5,0(s0)
    80005512:	00038797          	auipc	a5,0x38
    80005516:	b207bb23          	sd	zero,-1226(a5) # 8003d048 <excpt+0x38>
    8000551a:	0ff0000f          	fence
    asm volatile(
    8000551e:	4781                	li	a5,0
    80005520:	6017c7f3          	.4byte	0x6017c7f3
     tmp = hlvbu(0);

    TEST_ASSERT("vu hlvbu leads to virtual instruction exception",
    80005524:	08200593          	li	a1,130
    80005528:	00019617          	auipc	a2,0x19
    8000552c:	98860613          	add	a2,a2,-1656 # 8001deb0 <__func__.1+0x1220>
    80005530:	00018517          	auipc	a0,0x18
    80005534:	a6050513          	add	a0,a0,-1440 # 8001cf90 <__func__.1+0x300>
    80005538:	693150ef          	jal	8001b3ca <printf>
    8000553c:	00144783          	lbu	a5,1(s0)
    80005540:	00018597          	auipc	a1,0x18
    80005544:	a2858593          	add	a1,a1,-1496 # 8001cf68 <__func__.1+0x2d8>
    80005548:	c789                	beqz	a5,80005552 <virtual_instruction_7+0x10e>
    8000554a:	6418                	ld	a4,8(s0)
    8000554c:	47d9                	li	a5,22
    8000554e:	54f70963          	beq	a4,a5,80005aa0 <virtual_instruction_7+0x65c>
    80005552:	00018517          	auipc	a0,0x18
    80005556:	a5650513          	add	a0,a0,-1450 # 8001cfa8 <__func__.1+0x318>
    8000555a:	671150ef          	jal	8001b3ca <printf>
    8000555e:	00144783          	lbu	a5,1(s0)
    80005562:	c789                	beqz	a5,8000556c <virtual_instruction_7+0x128>
    80005564:	6418                	ld	a4,8(s0)
    80005566:	47d9                	li	a5,22
    80005568:	00f70c63          	beq	a4,a5,80005580 <virtual_instruction_7+0x13c>
    8000556c:	00018517          	auipc	a0,0x18
    80005570:	a4450513          	add	a0,a0,-1468 # 8001cfb0 <__func__.1+0x320>
    80005574:	657150ef          	jal	8001b3ca <printf>
    80005578:	02900513          	li	a0,41
    8000557c:	521140ef          	jal	8001a29c <putchar>
    80005580:	4529                	li	a0,10
    80005582:	51b140ef          	jal	8001a29c <putchar>
    80005586:	c491                	beqz	s1,80005592 <virtual_instruction_7+0x14e>
    80005588:	00144783          	lbu	a5,1(s0)
    8000558c:	4481                	li	s1,0
    8000558e:	4c079663          	bnez	a5,80005a5a <virtual_instruction_7+0x616>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    80005592:	4501                	li	a0,0
    80005594:	d4afb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005598:	0ff0000f          	fence
    8000559c:	4785                	li	a5,1
    8000559e:	00f41023          	sh	a5,0(s0)
    800055a2:	00038797          	auipc	a5,0x38
    800055a6:	aa07b323          	sd	zero,-1370(a5) # 8003d048 <excpt+0x38>
    800055aa:	0ff0000f          	fence
    asm volatile(
    800055ae:	4781                	li	a5,0
    800055b0:	6407c7f3          	.4byte	0x6407c7f3
     tmp = hlvh(0);

    TEST_ASSERT("vu hlvh leads to virtual instruction exception",
    800055b4:	08200593          	li	a1,130
    800055b8:	00019617          	auipc	a2,0x19
    800055bc:	92860613          	add	a2,a2,-1752 # 8001dee0 <__func__.1+0x1250>
    800055c0:	00018517          	auipc	a0,0x18
    800055c4:	9d050513          	add	a0,a0,-1584 # 8001cf90 <__func__.1+0x300>
    800055c8:	603150ef          	jal	8001b3ca <printf>
    800055cc:	00144783          	lbu	a5,1(s0)
    800055d0:	00018597          	auipc	a1,0x18
    800055d4:	99858593          	add	a1,a1,-1640 # 8001cf68 <__func__.1+0x2d8>
    800055d8:	c789                	beqz	a5,800055e2 <virtual_instruction_7+0x19e>
    800055da:	6418                	ld	a4,8(s0)
    800055dc:	47d9                	li	a5,22
    800055de:	48f70363          	beq	a4,a5,80005a64 <virtual_instruction_7+0x620>
    800055e2:	00018517          	auipc	a0,0x18
    800055e6:	9c650513          	add	a0,a0,-1594 # 8001cfa8 <__func__.1+0x318>
    800055ea:	5e1150ef          	jal	8001b3ca <printf>
    800055ee:	00144783          	lbu	a5,1(s0)
    800055f2:	c789                	beqz	a5,800055fc <virtual_instruction_7+0x1b8>
    800055f4:	6418                	ld	a4,8(s0)
    800055f6:	47d9                	li	a5,22
    800055f8:	00f70c63          	beq	a4,a5,80005610 <virtual_instruction_7+0x1cc>
    800055fc:	00018517          	auipc	a0,0x18
    80005600:	9b450513          	add	a0,a0,-1612 # 8001cfb0 <__func__.1+0x320>
    80005604:	5c7150ef          	jal	8001b3ca <printf>
    80005608:	02900513          	li	a0,41
    8000560c:	491140ef          	jal	8001a29c <putchar>
    80005610:	4529                	li	a0,10
    80005612:	48b140ef          	jal	8001a29c <putchar>
    80005616:	c491                	beqz	s1,80005622 <virtual_instruction_7+0x1de>
    80005618:	00144783          	lbu	a5,1(s0)
    8000561c:	4481                	li	s1,0
    8000561e:	42079963          	bnez	a5,80005a50 <virtual_instruction_7+0x60c>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    80005622:	4501                	li	a0,0
    80005624:	cbafb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005628:	0ff0000f          	fence
    8000562c:	4785                	li	a5,1
    8000562e:	00f41023          	sh	a5,0(s0)
    80005632:	00038797          	auipc	a5,0x38
    80005636:	a007bb23          	sd	zero,-1514(a5) # 8003d048 <excpt+0x38>
    8000563a:	0ff0000f          	fence
    asm volatile(
    8000563e:	4781                	li	a5,0
    80005640:	6807c7f3          	.4byte	0x6807c7f3
     tmp = hlvw(0);

    TEST_ASSERT("vu hlvw leads to virtual instruction exception",
    80005644:	08200593          	li	a1,130
    80005648:	00019617          	auipc	a2,0x19
    8000564c:	8c860613          	add	a2,a2,-1848 # 8001df10 <__func__.1+0x1280>
    80005650:	00018517          	auipc	a0,0x18
    80005654:	94050513          	add	a0,a0,-1728 # 8001cf90 <__func__.1+0x300>
    80005658:	573150ef          	jal	8001b3ca <printf>
    8000565c:	00144783          	lbu	a5,1(s0)
    80005660:	00018597          	auipc	a1,0x18
    80005664:	90858593          	add	a1,a1,-1784 # 8001cf68 <__func__.1+0x2d8>
    80005668:	c789                	beqz	a5,80005672 <virtual_instruction_7+0x22e>
    8000566a:	6418                	ld	a4,8(s0)
    8000566c:	47d9                	li	a5,22
    8000566e:	42f70e63          	beq	a4,a5,80005aaa <virtual_instruction_7+0x666>
    80005672:	00018517          	auipc	a0,0x18
    80005676:	93650513          	add	a0,a0,-1738 # 8001cfa8 <__func__.1+0x318>
    8000567a:	551150ef          	jal	8001b3ca <printf>
    8000567e:	00144783          	lbu	a5,1(s0)
    80005682:	c789                	beqz	a5,8000568c <virtual_instruction_7+0x248>
    80005684:	6418                	ld	a4,8(s0)
    80005686:	47d9                	li	a5,22
    80005688:	00f70c63          	beq	a4,a5,800056a0 <virtual_instruction_7+0x25c>
    8000568c:	00018517          	auipc	a0,0x18
    80005690:	92450513          	add	a0,a0,-1756 # 8001cfb0 <__func__.1+0x320>
    80005694:	537150ef          	jal	8001b3ca <printf>
    80005698:	02900513          	li	a0,41
    8000569c:	401140ef          	jal	8001a29c <putchar>
    800056a0:	4529                	li	a0,10
    800056a2:	3fb140ef          	jal	8001a29c <putchar>
    800056a6:	c491                	beqz	s1,800056b2 <virtual_instruction_7+0x26e>
    800056a8:	00144783          	lbu	a5,1(s0)
    800056ac:	4481                	li	s1,0
    800056ae:	38079c63          	bnez	a5,80005a46 <virtual_instruction_7+0x602>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    800056b2:	4501                	li	a0,0
    800056b4:	c2afb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    800056b8:	0ff0000f          	fence
    800056bc:	4785                	li	a5,1
    800056be:	00f41023          	sh	a5,0(s0)
    800056c2:	00038797          	auipc	a5,0x38
    800056c6:	9807b323          	sd	zero,-1658(a5) # 8003d048 <excpt+0x38>
    800056ca:	0ff0000f          	fence
    asm volatile(
    800056ce:	4781                	li	a5,0
    800056d0:	6c07c7f3          	.4byte	0x6c07c7f3
     tmp = hlvd(0);

    TEST_ASSERT("vu hlvd leads to virtual instruction exception",
    800056d4:	08200593          	li	a1,130
    800056d8:	00019617          	auipc	a2,0x19
    800056dc:	86860613          	add	a2,a2,-1944 # 8001df40 <__func__.1+0x12b0>
    800056e0:	00018517          	auipc	a0,0x18
    800056e4:	8b050513          	add	a0,a0,-1872 # 8001cf90 <__func__.1+0x300>
    800056e8:	4e3150ef          	jal	8001b3ca <printf>
    800056ec:	00144783          	lbu	a5,1(s0)
    800056f0:	00018597          	auipc	a1,0x18
    800056f4:	87858593          	add	a1,a1,-1928 # 8001cf68 <__func__.1+0x2d8>
    800056f8:	c789                	beqz	a5,80005702 <virtual_instruction_7+0x2be>
    800056fa:	6418                	ld	a4,8(s0)
    800056fc:	47d9                	li	a5,22
    800056fe:	3af70b63          	beq	a4,a5,80005ab4 <virtual_instruction_7+0x670>
    80005702:	00018517          	auipc	a0,0x18
    80005706:	8a650513          	add	a0,a0,-1882 # 8001cfa8 <__func__.1+0x318>
    8000570a:	4c1150ef          	jal	8001b3ca <printf>
    8000570e:	00144783          	lbu	a5,1(s0)
    80005712:	c789                	beqz	a5,8000571c <virtual_instruction_7+0x2d8>
    80005714:	6418                	ld	a4,8(s0)
    80005716:	47d9                	li	a5,22
    80005718:	00f70c63          	beq	a4,a5,80005730 <virtual_instruction_7+0x2ec>
    8000571c:	00018517          	auipc	a0,0x18
    80005720:	89450513          	add	a0,a0,-1900 # 8001cfb0 <__func__.1+0x320>
    80005724:	4a7150ef          	jal	8001b3ca <printf>
    80005728:	02900513          	li	a0,41
    8000572c:	371140ef          	jal	8001a29c <putchar>
    80005730:	4529                	li	a0,10
    80005732:	36b140ef          	jal	8001a29c <putchar>
    80005736:	c491                	beqz	s1,80005742 <virtual_instruction_7+0x2fe>
    80005738:	00144783          	lbu	a5,1(s0)
    8000573c:	4481                	li	s1,0
    8000573e:	2e079f63          	bnez	a5,80005a3c <virtual_instruction_7+0x5f8>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    80005742:	4501                	li	a0,0
    80005744:	b9afb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005748:	0ff0000f          	fence
    8000574c:	4785                	li	a5,1
    8000574e:	00f41023          	sh	a5,0(s0)
    80005752:	00038797          	auipc	a5,0x38
    80005756:	8e07bb23          	sd	zero,-1802(a5) # 8003d048 <excpt+0x38>
    8000575a:	0ff0000f          	fence
    asm volatile(
    8000575e:	37ab77b7          	lui	a5,0x37ab7
    80005762:	078a                	sll	a5,a5,0x2
    80005764:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80005768:	4701                	li	a4,0
    8000576a:	62f74073          	.4byte	0x62f74073
    hsvb(0, 0xdeadbeef);
    printf("%d\n",excpt.cause);
    8000576e:	640c                	ld	a1,8(s0)
    80005770:	00018517          	auipc	a0,0x18
    80005774:	27050513          	add	a0,a0,624 # 8001d9e0 <__func__.1+0xd50>
    80005778:	453150ef          	jal	8001b3ca <printf>

    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    8000577c:	08200593          	li	a1,130
    80005780:	00018617          	auipc	a2,0x18
    80005784:	7f060613          	add	a2,a2,2032 # 8001df70 <__func__.1+0x12e0>
    80005788:	00018517          	auipc	a0,0x18
    8000578c:	80850513          	add	a0,a0,-2040 # 8001cf90 <__func__.1+0x300>
    80005790:	43b150ef          	jal	8001b3ca <printf>
    80005794:	00144783          	lbu	a5,1(s0)
    80005798:	00017597          	auipc	a1,0x17
    8000579c:	7d058593          	add	a1,a1,2000 # 8001cf68 <__func__.1+0x2d8>
    800057a0:	c789                	beqz	a5,800057aa <virtual_instruction_7+0x366>
    800057a2:	6418                	ld	a4,8(s0)
    800057a4:	47d9                	li	a5,22
    800057a6:	2cf70e63          	beq	a4,a5,80005a82 <virtual_instruction_7+0x63e>
    800057aa:	00017517          	auipc	a0,0x17
    800057ae:	7fe50513          	add	a0,a0,2046 # 8001cfa8 <__func__.1+0x318>
    800057b2:	419150ef          	jal	8001b3ca <printf>
    800057b6:	00144783          	lbu	a5,1(s0)
    800057ba:	c789                	beqz	a5,800057c4 <virtual_instruction_7+0x380>
    800057bc:	6418                	ld	a4,8(s0)
    800057be:	47d9                	li	a5,22
    800057c0:	00f70c63          	beq	a4,a5,800057d8 <virtual_instruction_7+0x394>
    800057c4:	00017517          	auipc	a0,0x17
    800057c8:	7ec50513          	add	a0,a0,2028 # 8001cfb0 <__func__.1+0x320>
    800057cc:	3ff150ef          	jal	8001b3ca <printf>
    800057d0:	02900513          	li	a0,41
    800057d4:	2c9140ef          	jal	8001a29c <putchar>
    800057d8:	4529                	li	a0,10
    800057da:	2c3140ef          	jal	8001a29c <putchar>
    800057de:	c491                	beqz	s1,800057ea <virtual_instruction_7+0x3a6>
    800057e0:	00144783          	lbu	a5,1(s0)
    800057e4:	4481                	li	s1,0
    800057e6:	24079663          	bnez	a5,80005a32 <virtual_instruction_7+0x5ee>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    800057ea:	4501                	li	a0,0
    800057ec:	af2fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    800057f0:	0ff0000f          	fence
    800057f4:	4785                	li	a5,1
    800057f6:	00f41023          	sh	a5,0(s0)
    800057fa:	00038797          	auipc	a5,0x38
    800057fe:	8407b723          	sd	zero,-1970(a5) # 8003d048 <excpt+0x38>
    80005802:	0ff0000f          	fence
    asm volatile(
    80005806:	37ab77b7          	lui	a5,0x37ab7
    8000580a:	078a                	sll	a5,a5,0x2
    8000580c:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80005810:	4701                	li	a4,0
    80005812:	6ef74073          	.4byte	0x6ef74073
    hsvd(0, 0xdeadbeef);
    printf("%d\n",excpt.cause);
    80005816:	640c                	ld	a1,8(s0)
    80005818:	00018517          	auipc	a0,0x18
    8000581c:	1c850513          	add	a0,a0,456 # 8001d9e0 <__func__.1+0xd50>
    80005820:	3ab150ef          	jal	8001b3ca <printf>

    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005824:	08200593          	li	a1,130
    80005828:	00018617          	auipc	a2,0x18
    8000582c:	74860613          	add	a2,a2,1864 # 8001df70 <__func__.1+0x12e0>
    80005830:	00017517          	auipc	a0,0x17
    80005834:	76050513          	add	a0,a0,1888 # 8001cf90 <__func__.1+0x300>
    80005838:	393150ef          	jal	8001b3ca <printf>
    8000583c:	00144783          	lbu	a5,1(s0)
    80005840:	00017597          	auipc	a1,0x17
    80005844:	72858593          	add	a1,a1,1832 # 8001cf68 <__func__.1+0x2d8>
    80005848:	c789                	beqz	a5,80005852 <virtual_instruction_7+0x40e>
    8000584a:	6418                	ld	a4,8(s0)
    8000584c:	47d9                	li	a5,22
    8000584e:	22f70f63          	beq	a4,a5,80005a8c <virtual_instruction_7+0x648>
    80005852:	00017517          	auipc	a0,0x17
    80005856:	75650513          	add	a0,a0,1878 # 8001cfa8 <__func__.1+0x318>
    8000585a:	371150ef          	jal	8001b3ca <printf>
    8000585e:	00144783          	lbu	a5,1(s0)
    80005862:	c789                	beqz	a5,8000586c <virtual_instruction_7+0x428>
    80005864:	6418                	ld	a4,8(s0)
    80005866:	47d9                	li	a5,22
    80005868:	00f70c63          	beq	a4,a5,80005880 <virtual_instruction_7+0x43c>
    8000586c:	00017517          	auipc	a0,0x17
    80005870:	74450513          	add	a0,a0,1860 # 8001cfb0 <__func__.1+0x320>
    80005874:	357150ef          	jal	8001b3ca <printf>
    80005878:	02900513          	li	a0,41
    8000587c:	221140ef          	jal	8001a29c <putchar>
    80005880:	4529                	li	a0,10
    80005882:	21b140ef          	jal	8001a29c <putchar>
    80005886:	c491                	beqz	s1,80005892 <virtual_instruction_7+0x44e>
    80005888:	00144783          	lbu	a5,1(s0)
    8000588c:	4481                	li	s1,0
    8000588e:	18079d63          	bnez	a5,80005a28 <virtual_instruction_7+0x5e4>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    80005892:	4501                	li	a0,0
    80005894:	a4afb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005898:	0ff0000f          	fence
    8000589c:	4785                	li	a5,1
    8000589e:	00f41023          	sh	a5,0(s0)
    800058a2:	00037797          	auipc	a5,0x37
    800058a6:	7a07b323          	sd	zero,1958(a5) # 8003d048 <excpt+0x38>
    800058aa:	0ff0000f          	fence
    asm volatile(
    800058ae:	37ab77b7          	lui	a5,0x37ab7
    800058b2:	078a                	sll	a5,a5,0x2
    800058b4:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800058b8:	4701                	li	a4,0
    800058ba:	6af74073          	.4byte	0x6af74073
    hsvw(0, 0xdeadbeef);
    printf("%d\n",excpt.cause);
    800058be:	640c                	ld	a1,8(s0)
    800058c0:	00018517          	auipc	a0,0x18
    800058c4:	12050513          	add	a0,a0,288 # 8001d9e0 <__func__.1+0xd50>
    800058c8:	303150ef          	jal	8001b3ca <printf>

    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    800058cc:	08200593          	li	a1,130
    800058d0:	00018617          	auipc	a2,0x18
    800058d4:	6a060613          	add	a2,a2,1696 # 8001df70 <__func__.1+0x12e0>
    800058d8:	00017517          	auipc	a0,0x17
    800058dc:	6b850513          	add	a0,a0,1720 # 8001cf90 <__func__.1+0x300>
    800058e0:	2eb150ef          	jal	8001b3ca <printf>
    800058e4:	00144783          	lbu	a5,1(s0)
    800058e8:	00017597          	auipc	a1,0x17
    800058ec:	68058593          	add	a1,a1,1664 # 8001cf68 <__func__.1+0x2d8>
    800058f0:	c789                	beqz	a5,800058fa <virtual_instruction_7+0x4b6>
    800058f2:	6418                	ld	a4,8(s0)
    800058f4:	47d9                	li	a5,22
    800058f6:	16f70c63          	beq	a4,a5,80005a6e <virtual_instruction_7+0x62a>
    800058fa:	00017517          	auipc	a0,0x17
    800058fe:	6ae50513          	add	a0,a0,1710 # 8001cfa8 <__func__.1+0x318>
    80005902:	2c9150ef          	jal	8001b3ca <printf>
    80005906:	00144783          	lbu	a5,1(s0)
    8000590a:	c789                	beqz	a5,80005914 <virtual_instruction_7+0x4d0>
    8000590c:	6418                	ld	a4,8(s0)
    8000590e:	47d9                	li	a5,22
    80005910:	00f70c63          	beq	a4,a5,80005928 <virtual_instruction_7+0x4e4>
    80005914:	00017517          	auipc	a0,0x17
    80005918:	69c50513          	add	a0,a0,1692 # 8001cfb0 <__func__.1+0x320>
    8000591c:	2af150ef          	jal	8001b3ca <printf>
    80005920:	02900513          	li	a0,41
    80005924:	179140ef          	jal	8001a29c <putchar>
    80005928:	4529                	li	a0,10
    8000592a:	173140ef          	jal	8001a29c <putchar>
    8000592e:	c491                	beqz	s1,8000593a <virtual_instruction_7+0x4f6>
    80005930:	00144783          	lbu	a5,1(s0)
    80005934:	4481                	li	s1,0
    80005936:	0e079463          	bnez	a5,80005a1e <virtual_instruction_7+0x5da>
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    goto_priv(PRIV_VU);
    8000593a:	4501                	li	a0,0
    8000593c:	9a2fb0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005940:	0ff0000f          	fence
    80005944:	4785                	li	a5,1
    80005946:	00f41023          	sh	a5,0(s0)
    8000594a:	00037797          	auipc	a5,0x37
    8000594e:	6e07bf23          	sd	zero,1790(a5) # 8003d048 <excpt+0x38>
    80005952:	0ff0000f          	fence
    asm volatile(
    80005956:	37ab77b7          	lui	a5,0x37ab7
    8000595a:	078a                	sll	a5,a5,0x2
    8000595c:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80005960:	4701                	li	a4,0
    80005962:	66f74073          	.4byte	0x66f74073
    hsvh(0, 0xdeadbeef);
    printf("%d\n",excpt.cause);
    80005966:	640c                	ld	a1,8(s0)
    80005968:	00018517          	auipc	a0,0x18
    8000596c:	07850513          	add	a0,a0,120 # 8001d9e0 <__func__.1+0xd50>
    80005970:	25b150ef          	jal	8001b3ca <printf>

    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005974:	08200593          	li	a1,130
    80005978:	00018617          	auipc	a2,0x18
    8000597c:	5f860613          	add	a2,a2,1528 # 8001df70 <__func__.1+0x12e0>
    80005980:	00017517          	auipc	a0,0x17
    80005984:	61050513          	add	a0,a0,1552 # 8001cf90 <__func__.1+0x300>
    80005988:	243150ef          	jal	8001b3ca <printf>
    8000598c:	00144783          	lbu	a5,1(s0)
    80005990:	00017597          	auipc	a1,0x17
    80005994:	5d858593          	add	a1,a1,1496 # 8001cf68 <__func__.1+0x2d8>
    80005998:	c789                	beqz	a5,800059a2 <virtual_instruction_7+0x55e>
    8000599a:	6418                	ld	a4,8(s0)
    8000599c:	47d9                	li	a5,22
    8000599e:	0cf70d63          	beq	a4,a5,80005a78 <virtual_instruction_7+0x634>
    800059a2:	00017517          	auipc	a0,0x17
    800059a6:	60650513          	add	a0,a0,1542 # 8001cfa8 <__func__.1+0x318>
    800059aa:	221150ef          	jal	8001b3ca <printf>
    800059ae:	00144783          	lbu	a5,1(s0)
    800059b2:	c789                	beqz	a5,800059bc <virtual_instruction_7+0x578>
    800059b4:	6418                	ld	a4,8(s0)
    800059b6:	47d9                	li	a5,22
    800059b8:	00f70c63          	beq	a4,a5,800059d0 <virtual_instruction_7+0x58c>
    800059bc:	00017517          	auipc	a0,0x17
    800059c0:	5f450513          	add	a0,a0,1524 # 8001cfb0 <__func__.1+0x320>
    800059c4:	207150ef          	jal	8001b3ca <printf>
    800059c8:	02900513          	li	a0,41
    800059cc:	0d1140ef          	jal	8001a29c <putchar>
    800059d0:	4529                	li	a0,10
    800059d2:	0cb140ef          	jal	8001a29c <putchar>
    800059d6:	cc95                	beqz	s1,80005a12 <virtual_instruction_7+0x5ce>
    800059d8:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 
    
    TEST_END();
    800059dc:	00017597          	auipc	a1,0x17
    800059e0:	58c58593          	add	a1,a1,1420 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    800059e4:	c491                	beqz	s1,800059f0 <virtual_instruction_7+0x5ac>
    800059e6:	6418                	ld	a4,8(s0)
    800059e8:	47d9                	li	a5,22
    800059ea:	0cf70a63          	beq	a4,a5,80005abe <virtual_instruction_7+0x67a>
    800059ee:	4481                	li	s1,0
    TEST_END();
    800059f0:	00017517          	auipc	a0,0x17
    800059f4:	62050513          	add	a0,a0,1568 # 8001d010 <__func__.1+0x380>
    800059f8:	1d3150ef          	jal	8001b3ca <printf>
    800059fc:	4511                	li	a0,4
    800059fe:	8e0fb0ef          	jal	80000ade <goto_priv>
    80005a02:	925fb0ef          	jal	80001326 <reset_state>
}
    80005a06:	60e2                	ld	ra,24(sp)
    80005a08:	6442                	ld	s0,16(sp)
    80005a0a:	8526                	mv	a0,s1
    80005a0c:	64a2                	ld	s1,8(sp)
    80005a0e:	6105                	add	sp,sp,32
    80005a10:	8082                	ret
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a12:	4481                	li	s1,0
    TEST_END();
    80005a14:	00017597          	auipc	a1,0x17
    80005a18:	55458593          	add	a1,a1,1364 # 8001cf68 <__func__.1+0x2d8>
    80005a1c:	bfd1                	j	800059f0 <virtual_instruction_7+0x5ac>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a1e:	6404                	ld	s1,8(s0)
    80005a20:	14a9                	add	s1,s1,-22
    80005a22:	0014b493          	seqz	s1,s1
    80005a26:	bf11                	j	8000593a <virtual_instruction_7+0x4f6>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a28:	6404                	ld	s1,8(s0)
    80005a2a:	14a9                	add	s1,s1,-22
    80005a2c:	0014b493          	seqz	s1,s1
    80005a30:	b58d                	j	80005892 <virtual_instruction_7+0x44e>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a32:	6404                	ld	s1,8(s0)
    80005a34:	14a9                	add	s1,s1,-22
    80005a36:	0014b493          	seqz	s1,s1
    80005a3a:	bb45                	j	800057ea <virtual_instruction_7+0x3a6>
    TEST_ASSERT("vu hlvd leads to virtual instruction exception",
    80005a3c:	6404                	ld	s1,8(s0)
    80005a3e:	14a9                	add	s1,s1,-22
    80005a40:	0014b493          	seqz	s1,s1
    80005a44:	b9fd                	j	80005742 <virtual_instruction_7+0x2fe>
    TEST_ASSERT("vu hlvw leads to virtual instruction exception",
    80005a46:	6404                	ld	s1,8(s0)
    80005a48:	14a9                	add	s1,s1,-22
    80005a4a:	0014b493          	seqz	s1,s1
    80005a4e:	b195                	j	800056b2 <virtual_instruction_7+0x26e>
    TEST_ASSERT("vu hlvh leads to virtual instruction exception",
    80005a50:	6404                	ld	s1,8(s0)
    80005a52:	14a9                	add	s1,s1,-22
    80005a54:	0014b493          	seqz	s1,s1
    80005a58:	b6e9                	j	80005622 <virtual_instruction_7+0x1de>
    TEST_ASSERT("vu hlvbu leads to virtual instruction exception",
    80005a5a:	6404                	ld	s1,8(s0)
    80005a5c:	14a9                	add	s1,s1,-22
    80005a5e:	0014b493          	seqz	s1,s1
    80005a62:	be05                	j	80005592 <virtual_instruction_7+0x14e>
    TEST_ASSERT("vu hlvh leads to virtual instruction exception",
    80005a64:	00017597          	auipc	a1,0x17
    80005a68:	4f458593          	add	a1,a1,1268 # 8001cf58 <__func__.1+0x2c8>
    80005a6c:	be9d                	j	800055e2 <virtual_instruction_7+0x19e>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a6e:	00017597          	auipc	a1,0x17
    80005a72:	4ea58593          	add	a1,a1,1258 # 8001cf58 <__func__.1+0x2c8>
    80005a76:	b551                	j	800058fa <virtual_instruction_7+0x4b6>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a78:	00017597          	auipc	a1,0x17
    80005a7c:	4e058593          	add	a1,a1,1248 # 8001cf58 <__func__.1+0x2c8>
    80005a80:	b70d                	j	800059a2 <virtual_instruction_7+0x55e>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a82:	00017597          	auipc	a1,0x17
    80005a86:	4d658593          	add	a1,a1,1238 # 8001cf58 <__func__.1+0x2c8>
    80005a8a:	b305                	j	800057aa <virtual_instruction_7+0x366>
    TEST_ASSERT("vu hsvb leads to virtual instruction exception",
    80005a8c:	00017597          	auipc	a1,0x17
    80005a90:	4cc58593          	add	a1,a1,1228 # 8001cf58 <__func__.1+0x2c8>
    80005a94:	bb7d                	j	80005852 <virtual_instruction_7+0x40e>
    TEST_ASSERT("vu hlvb leads to virtual instruction exception",
    80005a96:	00017597          	auipc	a1,0x17
    80005a9a:	4c258593          	add	a1,a1,1218 # 8001cf58 <__func__.1+0x2c8>
    80005a9e:	b405                	j	800054be <virtual_instruction_7+0x7a>
    TEST_ASSERT("vu hlvbu leads to virtual instruction exception",
    80005aa0:	00017597          	auipc	a1,0x17
    80005aa4:	4b858593          	add	a1,a1,1208 # 8001cf58 <__func__.1+0x2c8>
    80005aa8:	b46d                	j	80005552 <virtual_instruction_7+0x10e>
    TEST_ASSERT("vu hlvw leads to virtual instruction exception",
    80005aaa:	00017597          	auipc	a1,0x17
    80005aae:	4ae58593          	add	a1,a1,1198 # 8001cf58 <__func__.1+0x2c8>
    80005ab2:	b6c1                	j	80005672 <virtual_instruction_7+0x22e>
    TEST_ASSERT("vu hlvd leads to virtual instruction exception",
    80005ab4:	00017597          	auipc	a1,0x17
    80005ab8:	4a458593          	add	a1,a1,1188 # 8001cf58 <__func__.1+0x2c8>
    80005abc:	b199                	j	80005702 <virtual_instruction_7+0x2be>
    TEST_END();
    80005abe:	00017597          	auipc	a1,0x17
    80005ac2:	49a58593          	add	a1,a1,1178 # 8001cf58 <__func__.1+0x2c8>
    80005ac6:	b72d                	j	800059f0 <virtual_instruction_7+0x5ac>

0000000080005ac8 <virtual_instruction_8>:

    ////////////////////////////////////////////////////////////////////////
//mstatus.TW=0  WFI   (WFI),S (SRETSFENCE)   , ( )
bool virtual_instruction_8() {
    80005ac8:	1101                	add	sp,sp,-32

    TEST_START();
    80005aca:	00016597          	auipc	a1,0x16
    80005ace:	11658593          	add	a1,a1,278 # 8001bbe0 <__func__.3>
    80005ad2:	00017517          	auipc	a0,0x17
    80005ad6:	4a650513          	add	a0,a0,1190 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_8() {
    80005ada:	ec06                	sd	ra,24(sp)
    80005adc:	e822                	sd	s0,16(sp)
    80005ade:	e426                	sd	s1,8(sp)
    TEST_START();
    80005ae0:	0eb150ef          	jal	8001b3ca <printf>
    80005ae4:	4529                	li	a0,10
    80005ae6:	7b6140ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80005aea:	4511                	li	a0,4
    80005aec:	ff3fa0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTSR);
    80005af0:	004007b7          	lui	a5,0x400
    80005af4:	6007a073          	csrs	hstatus,a5
    CSRC(CSR_MSTATUS, MSTATUS_TW);
    80005af8:	002007b7          	lui	a5,0x200
    80005afc:	3007b073          	csrc	mstatus,a5
    goto_priv(PRIV_VU);
    80005b00:	4501                	li	a0,0
    80005b02:	fddfa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005b06:	0ff0000f          	fence
    80005b0a:	4785                	li	a5,1
    80005b0c:	00037417          	auipc	s0,0x37
    80005b10:	50440413          	add	s0,s0,1284 # 8003d010 <excpt>
    80005b14:	00f41023          	sh	a5,0(s0)
    80005b18:	00037797          	auipc	a5,0x37
    80005b1c:	5207b823          	sd	zero,1328(a5) # 8003d048 <excpt+0x38>
    80005b20:	0ff0000f          	fence
    asm volatile(
    80005b24:	10200073          	sret
    sret();
    TEST_ASSERT("vu sret leads to virtual instruction exception when mstatus.TW=0",
    80005b28:	08200593          	li	a1,130
    80005b2c:	00018617          	auipc	a2,0x18
    80005b30:	47460613          	add	a2,a2,1140 # 8001dfa0 <__func__.1+0x1310>
    80005b34:	00017517          	auipc	a0,0x17
    80005b38:	45c50513          	add	a0,a0,1116 # 8001cf90 <__func__.1+0x300>
    80005b3c:	08f150ef          	jal	8001b3ca <printf>
    80005b40:	00144783          	lbu	a5,1(s0)
    80005b44:	00017597          	auipc	a1,0x17
    80005b48:	42458593          	add	a1,a1,1060 # 8001cf68 <__func__.1+0x2d8>
    80005b4c:	c789                	beqz	a5,80005b56 <virtual_instruction_8+0x8e>
    80005b4e:	6418                	ld	a4,8(s0)
    80005b50:	47d9                	li	a5,22
    80005b52:	06f70e63          	beq	a4,a5,80005bce <virtual_instruction_8+0x106>
    80005b56:	00017517          	auipc	a0,0x17
    80005b5a:	45250513          	add	a0,a0,1106 # 8001cfa8 <__func__.1+0x318>
    80005b5e:	06d150ef          	jal	8001b3ca <printf>
    80005b62:	00144783          	lbu	a5,1(s0)
    80005b66:	c789                	beqz	a5,80005b70 <virtual_instruction_8+0xa8>
    80005b68:	6418                	ld	a4,8(s0)
    80005b6a:	47d9                	li	a5,22
    80005b6c:	00f70c63          	beq	a4,a5,80005b84 <virtual_instruction_8+0xbc>
    80005b70:	00017517          	auipc	a0,0x17
    80005b74:	44050513          	add	a0,a0,1088 # 8001cfb0 <__func__.1+0x320>
    80005b78:	053150ef          	jal	8001b3ca <printf>
    80005b7c:	02900513          	li	a0,41
    80005b80:	71c140ef          	jal	8001a29c <putchar>
    80005b84:	4529                	li	a0,10
    80005b86:	716140ef          	jal	8001a29c <putchar>
    80005b8a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    );  
 
    TEST_END();
    80005b8e:	00017597          	auipc	a1,0x17
    80005b92:	3da58593          	add	a1,a1,986 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu sret leads to virtual instruction exception when mstatus.TW=0",
    80005b96:	c491                	beqz	s1,80005ba2 <virtual_instruction_8+0xda>
    80005b98:	6418                	ld	a4,8(s0)
    80005b9a:	47d9                	li	a5,22
    80005b9c:	02f70463          	beq	a4,a5,80005bc4 <virtual_instruction_8+0xfc>
    80005ba0:	4481                	li	s1,0
    TEST_END();
    80005ba2:	00017517          	auipc	a0,0x17
    80005ba6:	46e50513          	add	a0,a0,1134 # 8001d010 <__func__.1+0x380>
    80005baa:	021150ef          	jal	8001b3ca <printf>
    80005bae:	4511                	li	a0,4
    80005bb0:	f2ffa0ef          	jal	80000ade <goto_priv>
    80005bb4:	f72fb0ef          	jal	80001326 <reset_state>
}
    80005bb8:	60e2                	ld	ra,24(sp)
    80005bba:	6442                	ld	s0,16(sp)
    80005bbc:	8526                	mv	a0,s1
    80005bbe:	64a2                	ld	s1,8(sp)
    80005bc0:	6105                	add	sp,sp,32
    80005bc2:	8082                	ret
    TEST_END();
    80005bc4:	00017597          	auipc	a1,0x17
    80005bc8:	39458593          	add	a1,a1,916 # 8001cf58 <__func__.1+0x2c8>
    80005bcc:	bfd9                	j	80005ba2 <virtual_instruction_8+0xda>
    TEST_ASSERT("vu sret leads to virtual instruction exception when mstatus.TW=0",
    80005bce:	00017597          	auipc	a1,0x17
    80005bd2:	38a58593          	add	a1,a1,906 # 8001cf58 <__func__.1+0x2c8>
    80005bd6:	b741                	j	80005b56 <virtual_instruction_8+0x8e>

0000000080005bd8 <virtual_instruction_9>:
bool virtual_instruction_9() {
    80005bd8:	1101                	add	sp,sp,-32

    TEST_START();
    80005bda:	00016597          	auipc	a1,0x16
    80005bde:	01e58593          	add	a1,a1,30 # 8001bbf8 <__func__.2>
    80005be2:	00017517          	auipc	a0,0x17
    80005be6:	39650513          	add	a0,a0,918 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_9() {
    80005bea:	ec06                	sd	ra,24(sp)
    80005bec:	e822                	sd	s0,16(sp)
    80005bee:	e426                	sd	s1,8(sp)
    TEST_START();
    80005bf0:	7da150ef          	jal	8001b3ca <printf>
    80005bf4:	4529                	li	a0,10
    80005bf6:	6a6140ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80005bfa:	4511                	li	a0,4
    80005bfc:	ee3fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80005c00:	002007b7          	lui	a5,0x200
    80005c04:	3007b073          	csrc	mstatus,a5
    
    goto_priv(PRIV_VU);
    80005c08:	4501                	li	a0,0
    80005c0a:	ed5fa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005c0e:	0ff0000f          	fence
    80005c12:	4785                	li	a5,1
    80005c14:	00037417          	auipc	s0,0x37
    80005c18:	3fc40413          	add	s0,s0,1020 # 8003d010 <excpt>
    80005c1c:	00f41023          	sh	a5,0(s0)
    80005c20:	00037797          	auipc	a5,0x37
    80005c24:	4207b423          	sd	zero,1064(a5) # 8003d048 <excpt+0x38>
    80005c28:	0ff0000f          	fence
    asm volatile ("sfence.vma \n\t");
    80005c2c:	12000073          	sfence.vma
    sfence();
    
    TEST_ASSERT("vu sfence leads to virtual instruction exception when mstatus.TW=0",
    80005c30:	08200593          	li	a1,130
    80005c34:	00018617          	auipc	a2,0x18
    80005c38:	3b460613          	add	a2,a2,948 # 8001dfe8 <__func__.1+0x1358>
    80005c3c:	00017517          	auipc	a0,0x17
    80005c40:	35450513          	add	a0,a0,852 # 8001cf90 <__func__.1+0x300>
    80005c44:	786150ef          	jal	8001b3ca <printf>
    80005c48:	00144783          	lbu	a5,1(s0)
    80005c4c:	00017597          	auipc	a1,0x17
    80005c50:	31c58593          	add	a1,a1,796 # 8001cf68 <__func__.1+0x2d8>
    80005c54:	c789                	beqz	a5,80005c5e <virtual_instruction_9+0x86>
    80005c56:	6418                	ld	a4,8(s0)
    80005c58:	47d9                	li	a5,22
    80005c5a:	06f70e63          	beq	a4,a5,80005cd6 <virtual_instruction_9+0xfe>
    80005c5e:	00017517          	auipc	a0,0x17
    80005c62:	34a50513          	add	a0,a0,842 # 8001cfa8 <__func__.1+0x318>
    80005c66:	764150ef          	jal	8001b3ca <printf>
    80005c6a:	00144783          	lbu	a5,1(s0)
    80005c6e:	c789                	beqz	a5,80005c78 <virtual_instruction_9+0xa0>
    80005c70:	6418                	ld	a4,8(s0)
    80005c72:	47d9                	li	a5,22
    80005c74:	00f70c63          	beq	a4,a5,80005c8c <virtual_instruction_9+0xb4>
    80005c78:	00017517          	auipc	a0,0x17
    80005c7c:	33850513          	add	a0,a0,824 # 8001cfb0 <__func__.1+0x320>
    80005c80:	74a150ef          	jal	8001b3ca <printf>
    80005c84:	02900513          	li	a0,41
    80005c88:	614140ef          	jal	8001a29c <putchar>
    80005c8c:	4529                	li	a0,10
    80005c8e:	60e140ef          	jal	8001a29c <putchar>
    80005c92:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    );  

    TEST_END();
    80005c96:	00017597          	auipc	a1,0x17
    80005c9a:	2d258593          	add	a1,a1,722 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu sfence leads to virtual instruction exception when mstatus.TW=0",
    80005c9e:	c491                	beqz	s1,80005caa <virtual_instruction_9+0xd2>
    80005ca0:	6418                	ld	a4,8(s0)
    80005ca2:	47d9                	li	a5,22
    80005ca4:	02f70463          	beq	a4,a5,80005ccc <virtual_instruction_9+0xf4>
    80005ca8:	4481                	li	s1,0
    TEST_END();
    80005caa:	00017517          	auipc	a0,0x17
    80005cae:	36650513          	add	a0,a0,870 # 8001d010 <__func__.1+0x380>
    80005cb2:	718150ef          	jal	8001b3ca <printf>
    80005cb6:	4511                	li	a0,4
    80005cb8:	e27fa0ef          	jal	80000ade <goto_priv>
    80005cbc:	e6afb0ef          	jal	80001326 <reset_state>
}
    80005cc0:	60e2                	ld	ra,24(sp)
    80005cc2:	6442                	ld	s0,16(sp)
    80005cc4:	8526                	mv	a0,s1
    80005cc6:	64a2                	ld	s1,8(sp)
    80005cc8:	6105                	add	sp,sp,32
    80005cca:	8082                	ret
    TEST_END();
    80005ccc:	00017597          	auipc	a1,0x17
    80005cd0:	28c58593          	add	a1,a1,652 # 8001cf58 <__func__.1+0x2c8>
    80005cd4:	bfd9                	j	80005caa <virtual_instruction_9+0xd2>
    TEST_ASSERT("vu sfence leads to virtual instruction exception when mstatus.TW=0",
    80005cd6:	00017597          	auipc	a1,0x17
    80005cda:	28258593          	add	a1,a1,642 # 8001cf58 <__func__.1+0x2c8>
    80005cde:	b741                	j	80005c5e <virtual_instruction_9+0x86>

0000000080005ce0 <virtual_instruction_10>:
bool virtual_instruction_10() {
    80005ce0:	1101                	add	sp,sp,-32

    TEST_START();
    80005ce2:	00016597          	auipc	a1,0x16
    80005ce6:	f2e58593          	add	a1,a1,-210 # 8001bc10 <__func__.1>
    80005cea:	00017517          	auipc	a0,0x17
    80005cee:	28e50513          	add	a0,a0,654 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_10() {
    80005cf2:	ec06                	sd	ra,24(sp)
    80005cf4:	e822                	sd	s0,16(sp)
    80005cf6:	e426                	sd	s1,8(sp)
    TEST_START();
    80005cf8:	6d2150ef          	jal	8001b3ca <printf>
    80005cfc:	4529                	li	a0,10
    80005cfe:	59e140ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_M);
    80005d02:	4511                	li	a0,4
    80005d04:	ddbfa0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTW);
    80005d08:	002007b7          	lui	a5,0x200
    80005d0c:	6007a073          	csrs	hstatus,a5
    CSRC(CSR_MSTATUS, MSTATUS_TW);
    80005d10:	3007b073          	csrc	mstatus,a5
    
    goto_priv(PRIV_VU);
    80005d14:	4501                	li	a0,0
    80005d16:	dc9fa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005d1a:	0ff0000f          	fence
    80005d1e:	4785                	li	a5,1
    80005d20:	00037417          	auipc	s0,0x37
    80005d24:	2f040413          	add	s0,s0,752 # 8003d010 <excpt>
    80005d28:	00f41023          	sh	a5,0(s0)
    80005d2c:	00037797          	auipc	a5,0x37
    80005d30:	3007be23          	sd	zero,796(a5) # 8003d048 <excpt+0x38>
    80005d34:	0ff0000f          	fence
        :: "r"(value), "r"(addr) : "memory");
    return value;
}

static inline void wfi() {
    asm ("wfi" ::: "memory");
    80005d38:	10500073          	wfi
    wfi();
    TEST_ASSERT("vu wfi leads to virtual instruction exception when vtw=1 and tw=0",
    80005d3c:	08200593          	li	a1,130
    80005d40:	00018617          	auipc	a2,0x18
    80005d44:	2f060613          	add	a2,a2,752 # 8001e030 <__func__.1+0x13a0>
    80005d48:	00017517          	auipc	a0,0x17
    80005d4c:	24850513          	add	a0,a0,584 # 8001cf90 <__func__.1+0x300>
    80005d50:	67a150ef          	jal	8001b3ca <printf>
    80005d54:	00144783          	lbu	a5,1(s0)
    80005d58:	00017597          	auipc	a1,0x17
    80005d5c:	21058593          	add	a1,a1,528 # 8001cf68 <__func__.1+0x2d8>
    80005d60:	c789                	beqz	a5,80005d6a <virtual_instruction_10+0x8a>
    80005d62:	6418                	ld	a4,8(s0)
    80005d64:	47d9                	li	a5,22
    80005d66:	06f70e63          	beq	a4,a5,80005de2 <virtual_instruction_10+0x102>
    80005d6a:	00017517          	auipc	a0,0x17
    80005d6e:	23e50513          	add	a0,a0,574 # 8001cfa8 <__func__.1+0x318>
    80005d72:	658150ef          	jal	8001b3ca <printf>
    80005d76:	00144783          	lbu	a5,1(s0)
    80005d7a:	c789                	beqz	a5,80005d84 <virtual_instruction_10+0xa4>
    80005d7c:	6418                	ld	a4,8(s0)
    80005d7e:	47d9                	li	a5,22
    80005d80:	00f70c63          	beq	a4,a5,80005d98 <virtual_instruction_10+0xb8>
    80005d84:	00017517          	auipc	a0,0x17
    80005d88:	22c50513          	add	a0,a0,556 # 8001cfb0 <__func__.1+0x320>
    80005d8c:	63e150ef          	jal	8001b3ca <printf>
    80005d90:	02900513          	li	a0,41
    80005d94:	508140ef          	jal	8001a29c <putchar>
    80005d98:	4529                	li	a0,10
    80005d9a:	502140ef          	jal	8001a29c <putchar>
    80005d9e:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    );  

    TEST_END();
    80005da2:	00017597          	auipc	a1,0x17
    80005da6:	1c658593          	add	a1,a1,454 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu wfi leads to virtual instruction exception when vtw=1 and tw=0",
    80005daa:	c491                	beqz	s1,80005db6 <virtual_instruction_10+0xd6>
    80005dac:	6418                	ld	a4,8(s0)
    80005dae:	47d9                	li	a5,22
    80005db0:	02f70463          	beq	a4,a5,80005dd8 <virtual_instruction_10+0xf8>
    80005db4:	4481                	li	s1,0
    TEST_END();
    80005db6:	00017517          	auipc	a0,0x17
    80005dba:	25a50513          	add	a0,a0,602 # 8001d010 <__func__.1+0x380>
    80005dbe:	60c150ef          	jal	8001b3ca <printf>
    80005dc2:	4511                	li	a0,4
    80005dc4:	d1bfa0ef          	jal	80000ade <goto_priv>
    80005dc8:	d5efb0ef          	jal	80001326 <reset_state>
}
    80005dcc:	60e2                	ld	ra,24(sp)
    80005dce:	6442                	ld	s0,16(sp)
    80005dd0:	8526                	mv	a0,s1
    80005dd2:	64a2                	ld	s1,8(sp)
    80005dd4:	6105                	add	sp,sp,32
    80005dd6:	8082                	ret
    TEST_END();
    80005dd8:	00017597          	auipc	a1,0x17
    80005ddc:	18058593          	add	a1,a1,384 # 8001cf58 <__func__.1+0x2c8>
    80005de0:	bfd9                	j	80005db6 <virtual_instruction_10+0xd6>
    TEST_ASSERT("vu wfi leads to virtual instruction exception when vtw=1 and tw=0",
    80005de2:	00017597          	auipc	a1,0x17
    80005de6:	17658593          	add	a1,a1,374 # 8001cf58 <__func__.1+0x2c8>
    80005dea:	b741                	j	80005d6a <virtual_instruction_10+0x8a>

0000000080005dec <virtual_instruction_11>:
    ////////////////////////////////////////////////////////////////////////

bool virtual_instruction_11() {
    80005dec:	1101                	add	sp,sp,-32

    TEST_START();    
    80005dee:	00016597          	auipc	a1,0x16
    80005df2:	e3a58593          	add	a1,a1,-454 # 8001bc28 <__func__.0>
    80005df6:	00017517          	auipc	a0,0x17
    80005dfa:	18250513          	add	a0,a0,386 # 8001cf78 <__func__.1+0x2e8>
bool virtual_instruction_11() {
    80005dfe:	ec06                	sd	ra,24(sp)
    80005e00:	e822                	sd	s0,16(sp)
    80005e02:	e426                	sd	s1,8(sp)
    TEST_START();    
    80005e04:	5c6150ef          	jal	8001b3ca <printf>
    80005e08:	4529                	li	a0,10
    80005e0a:	492140ef          	jal	8001a29c <putchar>
    goto_priv(PRIV_M);
    80005e0e:	4511                	li	a0,4
    80005e10:	ccffa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_HSTATUS, HSTATUS_VTVM);
    80005e14:	001007b7          	lui	a5,0x100
    80005e18:	6007b073          	csrc	hstatus,a5
    CSRC(CSR_HSTATUS, MSTATUS_TVM);
    80005e1c:	6007b073          	csrc	hstatus,a5
    goto_priv(PRIV_VU);
    80005e20:	4501                	li	a0,0
    80005e22:	cbdfa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80005e26:	0ff0000f          	fence
    80005e2a:	4785                	li	a5,1
    80005e2c:	00037417          	auipc	s0,0x37
    80005e30:	1e440413          	add	s0,s0,484 # 8003d010 <excpt>
    80005e34:	00f41023          	sh	a5,0(s0)
    80005e38:	00037797          	auipc	a5,0x37
    80005e3c:	2007b823          	sd	zero,528(a5) # 8003d048 <excpt+0x38>
    80005e40:	0ff0000f          	fence
    CSRS(CSR_VSIE,1ULL << 1);
    80005e44:	20416073          	csrs	vsie,2
    TEST_ASSERT("vu mode access vs level CSR low part leads to virtual instruction exception when mstatus_TVM=0",
    80005e48:	08200593          	li	a1,130
    80005e4c:	00018617          	auipc	a2,0x18
    80005e50:	22c60613          	add	a2,a2,556 # 8001e078 <__func__.1+0x13e8>
    80005e54:	00017517          	auipc	a0,0x17
    80005e58:	13c50513          	add	a0,a0,316 # 8001cf90 <__func__.1+0x300>
    80005e5c:	56e150ef          	jal	8001b3ca <printf>
    80005e60:	00144783          	lbu	a5,1(s0)
    80005e64:	00017597          	auipc	a1,0x17
    80005e68:	10458593          	add	a1,a1,260 # 8001cf68 <__func__.1+0x2d8>
    80005e6c:	c789                	beqz	a5,80005e76 <virtual_instruction_11+0x8a>
    80005e6e:	6418                	ld	a4,8(s0)
    80005e70:	47d9                	li	a5,22
    80005e72:	06f70e63          	beq	a4,a5,80005eee <virtual_instruction_11+0x102>
    80005e76:	00017517          	auipc	a0,0x17
    80005e7a:	13250513          	add	a0,a0,306 # 8001cfa8 <__func__.1+0x318>
    80005e7e:	54c150ef          	jal	8001b3ca <printf>
    80005e82:	00144783          	lbu	a5,1(s0)
    80005e86:	c789                	beqz	a5,80005e90 <virtual_instruction_11+0xa4>
    80005e88:	6418                	ld	a4,8(s0)
    80005e8a:	47d9                	li	a5,22
    80005e8c:	00f70c63          	beq	a4,a5,80005ea4 <virtual_instruction_11+0xb8>
    80005e90:	00017517          	auipc	a0,0x17
    80005e94:	12050513          	add	a0,a0,288 # 8001cfb0 <__func__.1+0x320>
    80005e98:	532150ef          	jal	8001b3ca <printf>
    80005e9c:	02900513          	li	a0,41
    80005ea0:	3fc140ef          	jal	8001a29c <putchar>
    80005ea4:	4529                	li	a0,10
    80005ea6:	3f6140ef          	jal	8001a29c <putchar>
    80005eaa:	00144483          	lbu	s1,1(s0)





    TEST_END(); 
    80005eae:	00017597          	auipc	a1,0x17
    80005eb2:	0ba58593          	add	a1,a1,186 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu mode access vs level CSR low part leads to virtual instruction exception when mstatus_TVM=0",
    80005eb6:	c491                	beqz	s1,80005ec2 <virtual_instruction_11+0xd6>
    80005eb8:	6418                	ld	a4,8(s0)
    80005eba:	47d9                	li	a5,22
    80005ebc:	02f70463          	beq	a4,a5,80005ee4 <virtual_instruction_11+0xf8>
    80005ec0:	4481                	li	s1,0
    TEST_END(); 
    80005ec2:	00017517          	auipc	a0,0x17
    80005ec6:	14e50513          	add	a0,a0,334 # 8001d010 <__func__.1+0x380>
    80005eca:	500150ef          	jal	8001b3ca <printf>
    80005ece:	4511                	li	a0,4
    80005ed0:	c0ffa0ef          	jal	80000ade <goto_priv>
    80005ed4:	c52fb0ef          	jal	80001326 <reset_state>
    80005ed8:	60e2                	ld	ra,24(sp)
    80005eda:	6442                	ld	s0,16(sp)
    80005edc:	8526                	mv	a0,s1
    80005ede:	64a2                	ld	s1,8(sp)
    80005ee0:	6105                	add	sp,sp,32
    80005ee2:	8082                	ret
    TEST_END(); 
    80005ee4:	00017597          	auipc	a1,0x17
    80005ee8:	07458593          	add	a1,a1,116 # 8001cf58 <__func__.1+0x2c8>
    80005eec:	bfd9                	j	80005ec2 <virtual_instruction_11+0xd6>
    TEST_ASSERT("vu mode access vs level CSR low part leads to virtual instruction exception when mstatus_TVM=0",
    80005eee:	00017597          	auipc	a1,0x17
    80005ef2:	06a58593          	add	a1,a1,106 # 8001cf58 <__func__.1+0x2c8>
    80005ef6:	b741                	j	80005e76 <virtual_instruction_11+0x8a>

0000000080005ef8 <hfence_test>:
#include <rvh_test.h>
#include <page_tables.h> 

bool hfence_test() {
    80005ef8:	7179                	add	sp,sp,-48

    TEST_START();
    80005efa:	00016597          	auipc	a1,0x16
    80005efe:	d4658593          	add	a1,a1,-698 # 8001bc40 <__func__.2>
    80005f02:	00017517          	auipc	a0,0x17
    80005f06:	07650513          	add	a0,a0,118 # 8001cf78 <__func__.1+0x2e8>
bool hfence_test() {
    80005f0a:	f406                	sd	ra,40(sp)
    80005f0c:	ec26                	sd	s1,24(sp)
    80005f0e:	f022                	sd	s0,32(sp)
    80005f10:	e84a                	sd	s2,16(sp)
    80005f12:	e44e                	sd	s3,8(sp)
    TEST_START();
    80005f14:	4b6150ef          	jal	8001b3ca <printf>
    80005f18:	4529                	li	a0,10
    80005f1a:	382140ef          	jal	8001a29c <putchar>
    80005f1e:	000887b7          	lui	a5,0x88
    80005f22:	2201b737          	lui	a4,0x2201b
    80005f26:	0001d697          	auipc	a3,0x1d
    80005f2a:	68a6b683          	ld	a3,1674(a3) # 800235b0 <__func__.1+0x6920>
    80005f2e:	070a                	sll	a4,a4,0x2
    80005f30:	06d78793          	add	a5,a5,109 # 8806d <_test_table_size+0x8806c>
    80005f34:	e314                	sd	a3,0(a4)
    80005f36:	07b2                	sll	a5,a5,0xc
    80005f38:	0001d717          	auipc	a4,0x1d
    80005f3c:	68073703          	ld	a4,1664(a4) # 800235b8 <__func__.1+0x6928>
    80005f40:	e398                	sd	a4,0(a5)
    write64(phys_page_base(SWITCH1), 0x111111111);
    write64(phys_page_base(SWITCH2), 0x222222222);

    //////////////////////////////////////////////////////////////////////

    goto_priv(PRIV_HS);
    80005f42:	450d                	li	a0,3
    80005f44:	b9bfa0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80005f48:	4509                	li	a0,2
    asm volatile(
    80005f4a:	4001b4b7          	lui	s1,0x4001b
    80005f4e:	ab5fa0ef          	jal	80000a02 <set_prev_priv>
    80005f52:	048a                	sll	s1,s1,0x2
    hpt_init();
    80005f54:	8d3fa0ef          	jal	80000826 <hpt_init>
    vspt_init();
    80005f58:	f5cfa0ef          	jal	800006b4 <vspt_init>
    80005f5c:	6c04c9f3          	.4byte	0x6c04c9f3
    vaddr = vs_page_base(SWITCH1);

    val = hlvd(vaddr);
    cond = true;
    vspt_switch();
    80005f60:	a5bfa0ef          	jal	800009ba <vspt_switch>
    80005f64:	6c04c473          	.4byte	0x6c04c473
    asm volatile(
    80005f68:	22000073          	.4byte	0x22000073
    asm volatile(
    80005f6c:	6c04c7f3          	.4byte	0x6c04c7f3
    cond &= hlvd(vaddr) == val;
    80005f70:	41340433          	sub	s0,s0,s3
    hfence_vvma();
    cond &= hlvd(vaddr) != val;
    80005f74:	413787b3          	sub	a5,a5,s3
    80005f78:	00f037b3          	snez	a5,a5
    80005f7c:	00143413          	seqz	s0,s0
    80005f80:	8c7d                	and	s0,s0,a5
    hpt_switch();
    80005f82:	a53fa0ef          	jal	800009d4 <hpt_switch>
    80005f86:	6c04c973          	.4byte	0x6c04c973
    asm volatile(
    80005f8a:	62000073          	.4byte	0x62000073
    asm volatile(
    80005f8e:	6c04c4f3          	.4byte	0x6c04c4f3
    cond &= hlvd(vaddr) != val;
    80005f92:	41390933          	sub	s2,s2,s3
    80005f96:	01203933          	snez	s2,s2
    hfence_gvma();
    cond &= hlvd(vaddr) == val;
    TEST_ASSERT("hfences correctly invalidate guest tlb entries", cond);
    80005f9a:	00018617          	auipc	a2,0x18
    80005f9e:	13e60613          	add	a2,a2,318 # 8001e0d8 <__func__.1+0x1448>
    80005fa2:	08200593          	li	a1,130
    80005fa6:	00017517          	auipc	a0,0x17
    80005faa:	fea50513          	add	a0,a0,-22 # 8001cf90 <__func__.1+0x300>
    80005fae:	01247433          	and	s0,s0,s2
    80005fb2:	418150ef          	jal	8001b3ca <printf>
    80005fb6:	12040863          	beqz	s0,800060e6 <hfence_test+0x1ee>
    80005fba:	13349663          	bne	s1,s3,800060e6 <hfence_test+0x1ee>
    80005fbe:	00017597          	auipc	a1,0x17
    80005fc2:	f9a58593          	add	a1,a1,-102 # 8001cf58 <__func__.1+0x2c8>
    80005fc6:	00017517          	auipc	a0,0x17
    80005fca:	fe250513          	add	a0,a0,-30 # 8001cfa8 <__func__.1+0x318>
    80005fce:	3fc150ef          	jal	8001b3ca <printf>
    80005fd2:	4529                	li	a0,10
    80005fd4:	2c8140ef          	jal	8001a29c <putchar>
    80005fd8:	4485                	li	s1,1

    //////////////////////////////////////////////////////////////////////

    goto_priv(PRIV_HS);
    80005fda:	450d                	li	a0,3
    80005fdc:	4001b437          	lui	s0,0x4001b
    80005fe0:	afffa0ef          	jal	80000ade <goto_priv>
    80005fe4:	040a                	sll	s0,s0,0x2
    80005fe6:	6c044973          	.4byte	0x6c044973
    val = hlvd(vaddr);
    cond = true;
    hpt_switch();
    80005fea:	9ebfa0ef          	jal	800009d4 <hpt_switch>
    asm volatile ("sfence.vma \n\t");
    80005fee:	12000073          	sfence.vma
    asm volatile(
    80005ff2:	6c044473          	.4byte	0x6c044473
    sfence();
    cond &= hlvd(vaddr) == val;
    TEST_ASSERT("hs sfence doest not affect guest level tlb entries", cond);
    80005ff6:	00018617          	auipc	a2,0x18
    80005ffa:	11260613          	add	a2,a2,274 # 8001e108 <__func__.1+0x1478>
    80005ffe:	08200593          	li	a1,130
    80006002:	00017517          	auipc	a0,0x17
    80006006:	f8e50513          	add	a0,a0,-114 # 8001cf90 <__func__.1+0x300>
    8000600a:	3c0150ef          	jal	8001b3ca <printf>
    8000600e:	13240963          	beq	s0,s2,80006140 <hfence_test+0x248>
    80006012:	00017597          	auipc	a1,0x17
    80006016:	f5658593          	add	a1,a1,-170 # 8001cf68 <__func__.1+0x2d8>
    8000601a:	00017517          	auipc	a0,0x17
    8000601e:	f8e50513          	add	a0,a0,-114 # 8001cfa8 <__func__.1+0x318>
    80006022:	3a8150ef          	jal	8001b3ca <printf>
    80006026:	00017517          	auipc	a0,0x17
    8000602a:	f8a50513          	add	a0,a0,-118 # 8001cfb0 <__func__.1+0x320>
    8000602e:	39c150ef          	jal	8001b3ca <printf>
    80006032:	02900513          	li	a0,41
    80006036:	266140ef          	jal	8001a29c <putchar>
    8000603a:	4529                	li	a0,10
    8000603c:	260140ef          	jal	8001a29c <putchar>
    80006040:	4481                	li	s1,0
    return *((volatile uint64_t*) addr);
    80006042:	4001b437          	lui	s0,0x4001b

    //////////////////////////////////////////////////////////////////////  

    goto_priv(PRIV_HS);
    80006046:	450d                	li	a0,3
    80006048:	040a                	sll	s0,s0,0x2
    8000604a:	a95fa0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8000604e:	d92fa0ef          	jal	800005e0 <hspt_init>
    80006052:	00043903          	ld	s2,0(s0) # 4001b000 <STACK_SIZE+0x3ff1b000>
    vaddr = hs_page_base(SWITCH1);
    val = read64(vaddr);
    cond = true;

    hspt_switch();
    80006056:	94bfa0ef          	jal	800009a0 <hspt_switch>
    goto_priv(PRIV_VS);
    8000605a:	4509                	li	a0,2
    8000605c:	a83fa0ef          	jal	80000ade <goto_priv>
    asm volatile ("sfence.vma \n\t");
    80006060:	12000073          	sfence.vma
    sfence();
    goto_priv(PRIV_HS);
    80006064:	450d                	li	a0,3
    80006066:	a79fa0ef          	jal	80000ade <goto_priv>
    8000606a:	6000                	ld	s0,0(s0)
    cond &= read64(vaddr) == val;
    TEST_ASSERT("vs sfence doest not affect hypervisor level tlb entries", cond);
    8000606c:	00018617          	auipc	a2,0x18
    80006070:	0d460613          	add	a2,a2,212 # 8001e140 <__func__.1+0x14b0>
    80006074:	08200593          	li	a1,130
    80006078:	00017517          	auipc	a0,0x17
    8000607c:	f1850513          	add	a0,a0,-232 # 8001cf90 <__func__.1+0x300>
    80006080:	34a150ef          	jal	8001b3ca <printf>
    80006084:	09240a63          	beq	s0,s2,80006118 <hfence_test+0x220>
    80006088:	00017597          	auipc	a1,0x17
    8000608c:	ee058593          	add	a1,a1,-288 # 8001cf68 <__func__.1+0x2d8>
    80006090:	00017517          	auipc	a0,0x17
    80006094:	f1850513          	add	a0,a0,-232 # 8001cfa8 <__func__.1+0x318>
    80006098:	332150ef          	jal	8001b3ca <printf>
    8000609c:	00017517          	auipc	a0,0x17
    800060a0:	f1450513          	add	a0,a0,-236 # 8001cfb0 <__func__.1+0x320>
    800060a4:	326150ef          	jal	8001b3ca <printf>
    800060a8:	02900513          	li	a0,41
    800060ac:	1f0140ef          	jal	8001a29c <putchar>
    800060b0:	4529                	li	a0,10
    800060b2:	1ea140ef          	jal	8001a29c <putchar>
    800060b6:	4401                	li	s0,0

    //////////////////////////////////////////////////////////////////////


    
    TEST_END();
    800060b8:	00017597          	auipc	a1,0x17
    800060bc:	eb058593          	add	a1,a1,-336 # 8001cf68 <__func__.1+0x2d8>
    800060c0:	00017517          	auipc	a0,0x17
    800060c4:	f5050513          	add	a0,a0,-176 # 8001d010 <__func__.1+0x380>
    800060c8:	302150ef          	jal	8001b3ca <printf>
    800060cc:	4511                	li	a0,4
    800060ce:	a11fa0ef          	jal	80000ade <goto_priv>
    800060d2:	a54fb0ef          	jal	80001326 <reset_state>
    800060d6:	70a2                	ld	ra,40(sp)
    800060d8:	8522                	mv	a0,s0
    800060da:	7402                	ld	s0,32(sp)
    800060dc:	64e2                	ld	s1,24(sp)
    800060de:	6942                	ld	s2,16(sp)
    800060e0:	69a2                	ld	s3,8(sp)
    800060e2:	6145                	add	sp,sp,48
    800060e4:	8082                	ret
    TEST_ASSERT("hfences correctly invalidate guest tlb entries", cond);
    800060e6:	00017597          	auipc	a1,0x17
    800060ea:	e8258593          	add	a1,a1,-382 # 8001cf68 <__func__.1+0x2d8>
    800060ee:	00017517          	auipc	a0,0x17
    800060f2:	eba50513          	add	a0,a0,-326 # 8001cfa8 <__func__.1+0x318>
    800060f6:	2d4150ef          	jal	8001b3ca <printf>
    800060fa:	00017517          	auipc	a0,0x17
    800060fe:	eb650513          	add	a0,a0,-330 # 8001cfb0 <__func__.1+0x320>
    80006102:	2c8150ef          	jal	8001b3ca <printf>
    80006106:	02900513          	li	a0,41
    8000610a:	192140ef          	jal	8001a29c <putchar>
    8000610e:	4529                	li	a0,10
    80006110:	18c140ef          	jal	8001a29c <putchar>
    80006114:	4481                	li	s1,0
    80006116:	b5d1                	j	80005fda <hfence_test+0xe2>
    TEST_ASSERT("vs sfence doest not affect hypervisor level tlb entries", cond);
    80006118:	00017597          	auipc	a1,0x17
    8000611c:	e4058593          	add	a1,a1,-448 # 8001cf58 <__func__.1+0x2c8>
    80006120:	00017517          	auipc	a0,0x17
    80006124:	e8850513          	add	a0,a0,-376 # 8001cfa8 <__func__.1+0x318>
    80006128:	2a2150ef          	jal	8001b3ca <printf>
    8000612c:	4529                	li	a0,10
    8000612e:	16e140ef          	jal	8001a29c <putchar>
    80006132:	d0d1                	beqz	s1,800060b6 <hfence_test+0x1be>
    80006134:	4405                	li	s0,1
    TEST_END();
    80006136:	00017597          	auipc	a1,0x17
    8000613a:	e2258593          	add	a1,a1,-478 # 8001cf58 <__func__.1+0x2c8>
    8000613e:	b749                	j	800060c0 <hfence_test+0x1c8>
    TEST_ASSERT("hs sfence doest not affect guest level tlb entries", cond);
    80006140:	00017597          	auipc	a1,0x17
    80006144:	e1858593          	add	a1,a1,-488 # 8001cf58 <__func__.1+0x2c8>
    80006148:	00017517          	auipc	a0,0x17
    8000614c:	e6050513          	add	a0,a0,-416 # 8001cfa8 <__func__.1+0x318>
    80006150:	27a150ef          	jal	8001b3ca <printf>
    80006154:	4529                	li	a0,10
    80006156:	146140ef          	jal	8001a29c <putchar>
    8000615a:	b5e5                	j	80006042 <hfence_test+0x14a>

000000008000615c <wfi_exception_tests_1>:
#include <rvh_test.h>
#include <csrs.h> 
#include <stdio.h>

bool wfi_exception_tests_1() {
    8000615c:	1101                	add	sp,sp,-32

    TEST_START();
    8000615e:	00016597          	auipc	a1,0x16
    80006162:	af258593          	add	a1,a1,-1294 # 8001bc50 <__func__.21>
    80006166:	00017517          	auipc	a0,0x17
    8000616a:	e1250513          	add	a0,a0,-494 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_1() {
    8000616e:	ec06                	sd	ra,24(sp)
    80006170:	e822                	sd	s0,16(sp)
    80006172:	e426                	sd	s1,8(sp)
    TEST_START();
    80006174:	256150ef          	jal	8001b3ca <printf>
    80006178:	4529                	li	a0,10
    8000617a:	122140ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000617e:	0ff0000f          	fence
    80006182:	4785                	li	a5,1
    80006184:	00037417          	auipc	s0,0x37
    80006188:	e8c40413          	add	s0,s0,-372 # 8003d010 <excpt>
    8000618c:	00f41023          	sh	a5,0(s0)
    80006190:	00037797          	auipc	a5,0x37
    80006194:	ea07bc23          	sd	zero,-328(a5) # 8003d048 <excpt+0x38>
    80006198:	0ff0000f          	fence

    //mstatus.TW=0uwfi
    goto_priv(PRIV_M);
    8000619c:	4511                	li	a0,4
    8000619e:	941fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    800061a2:	002007b7          	lui	a5,0x200
    800061a6:	3007b073          	csrc	mstatus,a5
    CSRW(medeleg,0);
    800061aa:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);     
    800061ae:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    800061b2:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    800061b6:	60205073          	csrw	hedeleg,0
    CSRS(CSR_UIE, 0b0100);
    800061ba:	00426073          	csrs	uie,4
    asm ("wfi" ::: "memory");
    800061be:	10500073          	wfi
    wfi();

    goto_priv(PRIV_HU);
    800061c2:	4505                	li	a0,1
    800061c4:	91bfa0ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("U-mode wfi causes illegal instruction exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800061c8:	08200593          	li	a1,130
    800061cc:	00018617          	auipc	a2,0x18
    800061d0:	fac60613          	add	a2,a2,-84 # 8001e178 <__func__.1+0x14e8>
    800061d4:	00017517          	auipc	a0,0x17
    800061d8:	dbc50513          	add	a0,a0,-580 # 8001cf90 <__func__.1+0x300>
    800061dc:	1ee150ef          	jal	8001b3ca <printf>
    800061e0:	00144783          	lbu	a5,1(s0)
    800061e4:	00017597          	auipc	a1,0x17
    800061e8:	d8458593          	add	a1,a1,-636 # 8001cf68 <__func__.1+0x2d8>
    800061ec:	c789                	beqz	a5,800061f6 <wfi_exception_tests_1+0x9a>
    800061ee:	6418                	ld	a4,8(s0)
    800061f0:	4789                	li	a5,2
    800061f2:	06f70e63          	beq	a4,a5,8000626e <wfi_exception_tests_1+0x112>
    800061f6:	00017517          	auipc	a0,0x17
    800061fa:	db250513          	add	a0,a0,-590 # 8001cfa8 <__func__.1+0x318>
    800061fe:	1cc150ef          	jal	8001b3ca <printf>
    80006202:	00144783          	lbu	a5,1(s0)
    80006206:	c789                	beqz	a5,80006210 <wfi_exception_tests_1+0xb4>
    80006208:	6418                	ld	a4,8(s0)
    8000620a:	4789                	li	a5,2
    8000620c:	00f70c63          	beq	a4,a5,80006224 <wfi_exception_tests_1+0xc8>
    80006210:	00017517          	auipc	a0,0x17
    80006214:	da050513          	add	a0,a0,-608 # 8001cfb0 <__func__.1+0x320>
    80006218:	1b2150ef          	jal	8001b3ca <printf>
    8000621c:	02900513          	li	a0,41
    80006220:	07c140ef          	jal	8001a29c <putchar>
    80006224:	4529                	li	a0,10
    80006226:	076140ef          	jal	8001a29c <putchar>
    8000622a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_ILI
    );   

    TEST_END();
    8000622e:	00017597          	auipc	a1,0x17
    80006232:	d3a58593          	add	a1,a1,-710 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("U-mode wfi causes illegal instruction exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    80006236:	c491                	beqz	s1,80006242 <wfi_exception_tests_1+0xe6>
    80006238:	6418                	ld	a4,8(s0)
    8000623a:	4789                	li	a5,2
    8000623c:	02f70463          	beq	a4,a5,80006264 <wfi_exception_tests_1+0x108>
    80006240:	4481                	li	s1,0
    TEST_END();
    80006242:	00017517          	auipc	a0,0x17
    80006246:	dce50513          	add	a0,a0,-562 # 8001d010 <__func__.1+0x380>
    8000624a:	180150ef          	jal	8001b3ca <printf>
    8000624e:	4511                	li	a0,4
    80006250:	88ffa0ef          	jal	80000ade <goto_priv>
    80006254:	8d2fb0ef          	jal	80001326 <reset_state>
}
    80006258:	60e2                	ld	ra,24(sp)
    8000625a:	6442                	ld	s0,16(sp)
    8000625c:	8526                	mv	a0,s1
    8000625e:	64a2                	ld	s1,8(sp)
    80006260:	6105                	add	sp,sp,32
    80006262:	8082                	ret
    TEST_END();
    80006264:	00017597          	auipc	a1,0x17
    80006268:	cf458593          	add	a1,a1,-780 # 8001cf58 <__func__.1+0x2c8>
    8000626c:	bfd9                	j	80006242 <wfi_exception_tests_1+0xe6>
    TEST_ASSERT("U-mode wfi causes illegal instruction exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    8000626e:	00017597          	auipc	a1,0x17
    80006272:	cea58593          	add	a1,a1,-790 # 8001cf58 <__func__.1+0x2c8>
    80006276:	b741                	j	800061f6 <wfi_exception_tests_1+0x9a>

0000000080006278 <wfi_exception_tests_2>:

bool wfi_exception_tests_2() {
    80006278:	1101                	add	sp,sp,-32

    TEST_START();
    8000627a:	00016597          	auipc	a1,0x16
    8000627e:	9ee58593          	add	a1,a1,-1554 # 8001bc68 <__func__.20>
    80006282:	00017517          	auipc	a0,0x17
    80006286:	cf650513          	add	a0,a0,-778 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_2() {
    8000628a:	ec06                	sd	ra,24(sp)
    8000628c:	e822                	sd	s0,16(sp)
    8000628e:	e426                	sd	s1,8(sp)
    TEST_START();
    80006290:	13a150ef          	jal	8001b3ca <printf>
    80006294:	4529                	li	a0,10
    80006296:	006140ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000629a:	0ff0000f          	fence
    8000629e:	00037417          	auipc	s0,0x37
    800062a2:	d7240413          	add	s0,s0,-654 # 8003d010 <excpt>
    800062a6:	4485                	li	s1,1
    800062a8:	00941023          	sh	s1,0(s0)
    800062ac:	00037797          	auipc	a5,0x37
    800062b0:	d807be23          	sd	zero,-612(a5) # 8003d048 <excpt+0x38>
    800062b4:	0ff0000f          	fence
    //mstatus.TW=0VUwfi
    goto_priv(PRIV_M);
    800062b8:	4511                	li	a0,4
    800062ba:	825fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    800062be:	002007b7          	lui	a5,0x200
    800062c2:	3007b073          	csrc	mstatus,a5
    CSRW(medeleg,0);
    800062c6:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);     
    800062ca:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    800062ce:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    800062d2:	60205073          	csrw	hedeleg,0
    TEST_SETUP_EXCEPT();
    800062d6:	0ff0000f          	fence
    800062da:	00037797          	auipc	a5,0x37
    800062de:	d607b723          	sd	zero,-658(a5) # 8003d048 <excpt+0x38>
    800062e2:	00941023          	sh	s1,0(s0)
    800062e6:	0ff0000f          	fence
    CSRS(CSR_UIE, 0b0100);
    800062ea:	00426073          	csrs	uie,4
    800062ee:	10500073          	wfi
    wfi();

    goto_priv(PRIV_VU);
    800062f2:	4501                	li	a0,0
    800062f4:	feafa0ef          	jal	80000ade <goto_priv>
    
    TEST_ASSERT("VU-mode wfi causes illegal instruction exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800062f8:	08200593          	li	a1,130
    800062fc:	00018617          	auipc	a2,0x18
    80006300:	eec60613          	add	a2,a2,-276 # 8001e1e8 <__func__.1+0x1558>
    80006304:	00017517          	auipc	a0,0x17
    80006308:	c8c50513          	add	a0,a0,-884 # 8001cf90 <__func__.1+0x300>
    8000630c:	0be150ef          	jal	8001b3ca <printf>
    80006310:	00144783          	lbu	a5,1(s0)
    80006314:	00017597          	auipc	a1,0x17
    80006318:	c5458593          	add	a1,a1,-940 # 8001cf68 <__func__.1+0x2d8>
    8000631c:	c789                	beqz	a5,80006326 <wfi_exception_tests_2+0xae>
    8000631e:	6418                	ld	a4,8(s0)
    80006320:	4789                	li	a5,2
    80006322:	06f70e63          	beq	a4,a5,8000639e <wfi_exception_tests_2+0x126>
    80006326:	00017517          	auipc	a0,0x17
    8000632a:	c8250513          	add	a0,a0,-894 # 8001cfa8 <__func__.1+0x318>
    8000632e:	09c150ef          	jal	8001b3ca <printf>
    80006332:	00144783          	lbu	a5,1(s0)
    80006336:	c789                	beqz	a5,80006340 <wfi_exception_tests_2+0xc8>
    80006338:	6418                	ld	a4,8(s0)
    8000633a:	4789                	li	a5,2
    8000633c:	00f70c63          	beq	a4,a5,80006354 <wfi_exception_tests_2+0xdc>
    80006340:	00017517          	auipc	a0,0x17
    80006344:	c7050513          	add	a0,a0,-912 # 8001cfb0 <__func__.1+0x320>
    80006348:	082150ef          	jal	8001b3ca <printf>
    8000634c:	02900513          	li	a0,41
    80006350:	74d130ef          	jal	8001a29c <putchar>
    80006354:	4529                	li	a0,10
    80006356:	747130ef          	jal	8001a29c <putchar>
    8000635a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_ILI
    ); 
    TEST_END();
    8000635e:	00017597          	auipc	a1,0x17
    80006362:	c0a58593          	add	a1,a1,-1014 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU-mode wfi causes illegal instruction exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    80006366:	c491                	beqz	s1,80006372 <wfi_exception_tests_2+0xfa>
    80006368:	6418                	ld	a4,8(s0)
    8000636a:	4789                	li	a5,2
    8000636c:	02f70463          	beq	a4,a5,80006394 <wfi_exception_tests_2+0x11c>
    80006370:	4481                	li	s1,0
    TEST_END();
    80006372:	00017517          	auipc	a0,0x17
    80006376:	c9e50513          	add	a0,a0,-866 # 8001d010 <__func__.1+0x380>
    8000637a:	050150ef          	jal	8001b3ca <printf>
    8000637e:	4511                	li	a0,4
    80006380:	f5efa0ef          	jal	80000ade <goto_priv>
    80006384:	fa3fa0ef          	jal	80001326 <reset_state>
}
    80006388:	60e2                	ld	ra,24(sp)
    8000638a:	6442                	ld	s0,16(sp)
    8000638c:	8526                	mv	a0,s1
    8000638e:	64a2                	ld	s1,8(sp)
    80006390:	6105                	add	sp,sp,32
    80006392:	8082                	ret
    TEST_END();
    80006394:	00017597          	auipc	a1,0x17
    80006398:	bc458593          	add	a1,a1,-1084 # 8001cf58 <__func__.1+0x2c8>
    8000639c:	bfd9                	j	80006372 <wfi_exception_tests_2+0xfa>
    TEST_ASSERT("VU-mode wfi causes illegal instruction exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    8000639e:	00017597          	auipc	a1,0x17
    800063a2:	bba58593          	add	a1,a1,-1094 # 8001cf58 <__func__.1+0x2c8>
    800063a6:	b741                	j	80006326 <wfi_exception_tests_2+0xae>

00000000800063a8 <wfi_exception_tests_3>:

bool wfi_exception_tests_3() {
    800063a8:	1101                	add	sp,sp,-32

    TEST_START();
    800063aa:	00016597          	auipc	a1,0x16
    800063ae:	8d658593          	add	a1,a1,-1834 # 8001bc80 <__func__.19>
    800063b2:	00017517          	auipc	a0,0x17
    800063b6:	bc650513          	add	a0,a0,-1082 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_3() {
    800063ba:	ec06                	sd	ra,24(sp)
    800063bc:	e822                	sd	s0,16(sp)
    800063be:	e426                	sd	s1,8(sp)
    TEST_START();
    800063c0:	00a150ef          	jal	8001b3ca <printf>
    800063c4:	4529                	li	a0,10
    800063c6:	6d7130ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    800063ca:	0ff0000f          	fence
    800063ce:	00037417          	auipc	s0,0x37
    800063d2:	c4240413          	add	s0,s0,-958 # 8003d010 <excpt>
    800063d6:	4485                	li	s1,1
    800063d8:	00941023          	sh	s1,0(s0)
    800063dc:	00037797          	auipc	a5,0x37
    800063e0:	c607b623          	sd	zero,-916(a5) # 8003d048 <excpt+0x38>
    800063e4:	0ff0000f          	fence
    /* Keep an interrupt pending so we don't get stuck when wfi succeeds */
    //mstatus.TW=0mwfi
    goto_priv(PRIV_M);
    800063e8:	4511                	li	a0,4
    800063ea:	ef4fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    800063ee:	002007b7          	lui	a5,0x200
    800063f2:	3007b073          	csrc	mstatus,a5
    CSRW(medeleg,0);
    800063f6:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);     
    800063fa:	30305073          	csrw	mideleg,0
    CSRS(mie, 0b0100);
    800063fe:	30426073          	csrs	mie,4
    CSRS(mip, 0b0100);
    80006402:	34426073          	csrs	mip,4

    goto_priv(PRIV_M);
    80006406:	4511                	li	a0,4
    80006408:	ed6fa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000640c:	0ff0000f          	fence
    80006410:	00037797          	auipc	a5,0x37
    80006414:	c207bc23          	sd	zero,-968(a5) # 8003d048 <excpt+0x38>
    80006418:	00941023          	sh	s1,0(s0)
    8000641c:	0ff0000f          	fence
    80006420:	10500073          	wfi
    wfi();
    TEST_ASSERT("machine mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    80006424:	08200593          	li	a1,130
    80006428:	00018617          	auipc	a2,0x18
    8000642c:	e3060613          	add	a2,a2,-464 # 8001e258 <__func__.1+0x15c8>
    80006430:	00017517          	auipc	a0,0x17
    80006434:	b6050513          	add	a0,a0,-1184 # 8001cf90 <__func__.1+0x300>
    80006438:	793140ef          	jal	8001b3ca <printf>
    8000643c:	00144783          	lbu	a5,1(s0)
    80006440:	00017597          	auipc	a1,0x17
    80006444:	b1858593          	add	a1,a1,-1256 # 8001cf58 <__func__.1+0x2c8>
    80006448:	c789                	beqz	a5,80006452 <wfi_exception_tests_3+0xaa>
    8000644a:	00017597          	auipc	a1,0x17
    8000644e:	b1e58593          	add	a1,a1,-1250 # 8001cf68 <__func__.1+0x2d8>
    80006452:	00017517          	auipc	a0,0x17
    80006456:	b5650513          	add	a0,a0,-1194 # 8001cfa8 <__func__.1+0x318>
    8000645a:	771140ef          	jal	8001b3ca <printf>
    8000645e:	00144783          	lbu	a5,1(s0)
    80006462:	e3b9                	bnez	a5,800064a8 <wfi_exception_tests_3+0x100>
    80006464:	4529                	li	a0,10
    80006466:	637130ef          	jal	8001a29c <putchar>
    8000646a:	00144783          	lbu	a5,1(s0)
    8000646e:	e79d                	bnez	a5,8000649c <wfi_exception_tests_3+0xf4>
    80006470:	4405                	li	s0,1

    /** 
     * Delegate the pending interrupt to hs mode so it doesnt immediately 
     * trigger a trap to machine when we jump to hs.
     */
    TEST_END();
    80006472:	00017597          	auipc	a1,0x17
    80006476:	ae658593          	add	a1,a1,-1306 # 8001cf58 <__func__.1+0x2c8>
    8000647a:	00017517          	auipc	a0,0x17
    8000647e:	b9650513          	add	a0,a0,-1130 # 8001d010 <__func__.1+0x380>
    80006482:	749140ef          	jal	8001b3ca <printf>
    80006486:	4511                	li	a0,4
    80006488:	e56fa0ef          	jal	80000ade <goto_priv>
    8000648c:	e9bfa0ef          	jal	80001326 <reset_state>
}
    80006490:	60e2                	ld	ra,24(sp)
    80006492:	8522                	mv	a0,s0
    80006494:	6442                	ld	s0,16(sp)
    80006496:	64a2                	ld	s1,8(sp)
    80006498:	6105                	add	sp,sp,32
    8000649a:	8082                	ret
    TEST_ASSERT("machine mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    8000649c:	4401                	li	s0,0
    TEST_END();
    8000649e:	00017597          	auipc	a1,0x17
    800064a2:	aca58593          	add	a1,a1,-1334 # 8001cf68 <__func__.1+0x2d8>
    800064a6:	bfd1                	j	8000647a <wfi_exception_tests_3+0xd2>
    TEST_ASSERT("machine mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800064a8:	00017517          	auipc	a0,0x17
    800064ac:	b0850513          	add	a0,a0,-1272 # 8001cfb0 <__func__.1+0x320>
    800064b0:	71b140ef          	jal	8001b3ca <printf>
    800064b4:	02900513          	li	a0,41
    800064b8:	5e5130ef          	jal	8001a29c <putchar>
    800064bc:	b765                	j	80006464 <wfi_exception_tests_3+0xbc>

00000000800064be <wfi_exception_tests_4>:

bool wfi_exception_tests_4() {
    800064be:	1101                	add	sp,sp,-32

    TEST_START();
    800064c0:	00015597          	auipc	a1,0x15
    800064c4:	7d858593          	add	a1,a1,2008 # 8001bc98 <__func__.18>
    800064c8:	00017517          	auipc	a0,0x17
    800064cc:	ab050513          	add	a0,a0,-1360 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_4() {
    800064d0:	ec06                	sd	ra,24(sp)
    800064d2:	e822                	sd	s0,16(sp)
    800064d4:	e426                	sd	s1,8(sp)
    TEST_START();
    800064d6:	6f5140ef          	jal	8001b3ca <printf>
    800064da:	4529                	li	a0,10
    800064dc:	5c1130ef          	jal	8001a29c <putchar>
    
    TEST_SETUP_EXCEPT();
    800064e0:	0ff0000f          	fence
    800064e4:	00037417          	auipc	s0,0x37
    800064e8:	b2c40413          	add	s0,s0,-1236 # 8003d010 <excpt>
    800064ec:	4485                	li	s1,1
    800064ee:	00941023          	sh	s1,0(s0)
    800064f2:	00037797          	auipc	a5,0x37
    800064f6:	b407bb23          	sd	zero,-1194(a5) # 8003d048 <excpt+0x38>
    800064fa:	0ff0000f          	fence

    //mstatus.TW=0HSwfi
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    800064fe:	002007b7          	lui	a5,0x200
    80006502:	3007b073          	csrc	mstatus,a5
    CSRW(medeleg,0);
    80006506:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);   
    8000650a:	30305073          	csrw	mideleg,0
    CSRS(CSR_HIE, 0b0100);
    8000650e:	60426073          	csrs	hie,4
    CSRS(CSR_HIP, 0b0100);
    80006512:	64426073          	csrs	hip,4

    goto_priv(PRIV_HS);
    80006516:	450d                	li	a0,3
    80006518:	dc6fa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000651c:	0ff0000f          	fence
    80006520:	00037797          	auipc	a5,0x37
    80006524:	b207b423          	sd	zero,-1240(a5) # 8003d048 <excpt+0x38>
    80006528:	00941023          	sh	s1,0(s0)
    8000652c:	0ff0000f          	fence
    80006530:	10500073          	wfi
    wfi();
    TEST_ASSERT("S-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    80006534:	08200593          	li	a1,130
    80006538:	00018617          	auipc	a2,0x18
    8000653c:	d9060613          	add	a2,a2,-624 # 8001e2c8 <__func__.1+0x1638>
    80006540:	00017517          	auipc	a0,0x17
    80006544:	a5050513          	add	a0,a0,-1456 # 8001cf90 <__func__.1+0x300>
    80006548:	683140ef          	jal	8001b3ca <printf>
    8000654c:	00144783          	lbu	a5,1(s0)
    80006550:	00017597          	auipc	a1,0x17
    80006554:	a0858593          	add	a1,a1,-1528 # 8001cf58 <__func__.1+0x2c8>
    80006558:	c789                	beqz	a5,80006562 <wfi_exception_tests_4+0xa4>
    8000655a:	00017597          	auipc	a1,0x17
    8000655e:	a0e58593          	add	a1,a1,-1522 # 8001cf68 <__func__.1+0x2d8>
    80006562:	00017517          	auipc	a0,0x17
    80006566:	a4650513          	add	a0,a0,-1466 # 8001cfa8 <__func__.1+0x318>
    8000656a:	661140ef          	jal	8001b3ca <printf>
    8000656e:	00144783          	lbu	a5,1(s0)
    80006572:	e3b9                	bnez	a5,800065b8 <wfi_exception_tests_4+0xfa>
    80006574:	4529                	li	a0,10
    80006576:	527130ef          	jal	8001a29c <putchar>
    8000657a:	00144783          	lbu	a5,1(s0)
    8000657e:	e79d                	bnez	a5,800065ac <wfi_exception_tests_4+0xee>
    80006580:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    80006582:	00017597          	auipc	a1,0x17
    80006586:	9d658593          	add	a1,a1,-1578 # 8001cf58 <__func__.1+0x2c8>
    8000658a:	00017517          	auipc	a0,0x17
    8000658e:	a8650513          	add	a0,a0,-1402 # 8001d010 <__func__.1+0x380>
    80006592:	639140ef          	jal	8001b3ca <printf>
    80006596:	4511                	li	a0,4
    80006598:	d46fa0ef          	jal	80000ade <goto_priv>
    8000659c:	d8bfa0ef          	jal	80001326 <reset_state>
}
    800065a0:	60e2                	ld	ra,24(sp)
    800065a2:	8522                	mv	a0,s0
    800065a4:	6442                	ld	s0,16(sp)
    800065a6:	64a2                	ld	s1,8(sp)
    800065a8:	6105                	add	sp,sp,32
    800065aa:	8082                	ret
    TEST_ASSERT("S-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800065ac:	4401                	li	s0,0
    TEST_END();
    800065ae:	00017597          	auipc	a1,0x17
    800065b2:	9ba58593          	add	a1,a1,-1606 # 8001cf68 <__func__.1+0x2d8>
    800065b6:	bfd1                	j	8000658a <wfi_exception_tests_4+0xcc>
    TEST_ASSERT("S-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800065b8:	00017517          	auipc	a0,0x17
    800065bc:	9f850513          	add	a0,a0,-1544 # 8001cfb0 <__func__.1+0x320>
    800065c0:	60b140ef          	jal	8001b3ca <printf>
    800065c4:	02900513          	li	a0,41
    800065c8:	4d5130ef          	jal	8001a29c <putchar>
    800065cc:	b765                	j	80006574 <wfi_exception_tests_4+0xb6>

00000000800065ce <wfi_exception_tests_5>:

bool wfi_exception_tests_5() {
    800065ce:	1101                	add	sp,sp,-32

    TEST_START();
    800065d0:	00015597          	auipc	a1,0x15
    800065d4:	6e058593          	add	a1,a1,1760 # 8001bcb0 <__func__.17>
    800065d8:	00017517          	auipc	a0,0x17
    800065dc:	9a050513          	add	a0,a0,-1632 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_5() {
    800065e0:	ec06                	sd	ra,24(sp)
    800065e2:	e822                	sd	s0,16(sp)
    800065e4:	e426                	sd	s1,8(sp)
    TEST_START();
    800065e6:	5e5140ef          	jal	8001b3ca <printf>
    800065ea:	4529                	li	a0,10
    800065ec:	4b1130ef          	jal	8001a29c <putchar>
    
    TEST_SETUP_EXCEPT();
    800065f0:	0ff0000f          	fence
    800065f4:	00037417          	auipc	s0,0x37
    800065f8:	a1c40413          	add	s0,s0,-1508 # 8003d010 <excpt>
    800065fc:	4485                	li	s1,1
    800065fe:	00941023          	sh	s1,0(s0)
    80006602:	00037797          	auipc	a5,0x37
    80006606:	a407b323          	sd	zero,-1466(a5) # 8003d048 <excpt+0x38>
    8000660a:	0ff0000f          	fence

    CSRC(CSR_MSTATUS,MSTATUS_TW);
    8000660e:	002007b7          	lui	a5,0x200
    80006612:	3007b073          	csrc	mstatus,a5
    CSRW(medeleg,0);
    80006616:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);   
    8000661a:	30305073          	csrw	mideleg,0
    //mstatus.TW=0VSwfi

    goto_priv(PRIV_VS); //hsm
    8000661e:	4509                	li	a0,2
    80006620:	cbefa0ef          	jal	80000ade <goto_priv>
    goto_priv(PRIV_M); 
    80006624:	4511                	li	a0,4
    80006626:	cb8fa0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSIE, 0b0100);
    8000662a:	20426073          	csrs	vsie,4
    CSRS(CSR_VSIP, 0b0100);
    8000662e:	24426073          	csrs	vsip,4

    goto_priv(PRIV_VS);
    80006632:	4509                	li	a0,2
    80006634:	caafa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006638:	0ff0000f          	fence
    8000663c:	00037797          	auipc	a5,0x37
    80006640:	a007b623          	sd	zero,-1524(a5) # 8003d048 <excpt+0x38>
    80006644:	00941023          	sh	s1,0(s0)
    80006648:	0ff0000f          	fence
    8000664c:	10500073          	wfi
    wfi();
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    80006650:	08200593          	li	a1,130
    80006654:	00018617          	auipc	a2,0x18
    80006658:	cdc60613          	add	a2,a2,-804 # 8001e330 <__func__.1+0x16a0>
    8000665c:	00017517          	auipc	a0,0x17
    80006660:	93450513          	add	a0,a0,-1740 # 8001cf90 <__func__.1+0x300>
    80006664:	567140ef          	jal	8001b3ca <printf>
    80006668:	00144783          	lbu	a5,1(s0)
    8000666c:	00017597          	auipc	a1,0x17
    80006670:	8ec58593          	add	a1,a1,-1812 # 8001cf58 <__func__.1+0x2c8>
    80006674:	c789                	beqz	a5,8000667e <wfi_exception_tests_5+0xb0>
    80006676:	00017597          	auipc	a1,0x17
    8000667a:	8f258593          	add	a1,a1,-1806 # 8001cf68 <__func__.1+0x2d8>
    8000667e:	00017517          	auipc	a0,0x17
    80006682:	92a50513          	add	a0,a0,-1750 # 8001cfa8 <__func__.1+0x318>
    80006686:	545140ef          	jal	8001b3ca <printf>
    8000668a:	00144783          	lbu	a5,1(s0)
    8000668e:	e3b9                	bnez	a5,800066d4 <wfi_exception_tests_5+0x106>
    80006690:	4529                	li	a0,10
    80006692:	40b130ef          	jal	8001a29c <putchar>
    80006696:	00144783          	lbu	a5,1(s0)
    8000669a:	e79d                	bnez	a5,800066c8 <wfi_exception_tests_5+0xfa>
    8000669c:	4405                	li	s0,1
        excpt.triggered == false
    ); 

    TEST_END();
    8000669e:	00017597          	auipc	a1,0x17
    800066a2:	8ba58593          	add	a1,a1,-1862 # 8001cf58 <__func__.1+0x2c8>
    800066a6:	00017517          	auipc	a0,0x17
    800066aa:	96a50513          	add	a0,a0,-1686 # 8001d010 <__func__.1+0x380>
    800066ae:	51d140ef          	jal	8001b3ca <printf>
    800066b2:	4511                	li	a0,4
    800066b4:	c2afa0ef          	jal	80000ade <goto_priv>
    800066b8:	c6ffa0ef          	jal	80001326 <reset_state>
}
    800066bc:	60e2                	ld	ra,24(sp)
    800066be:	8522                	mv	a0,s0
    800066c0:	6442                	ld	s0,16(sp)
    800066c2:	64a2                	ld	s1,8(sp)
    800066c4:	6105                	add	sp,sp,32
    800066c6:	8082                	ret
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800066c8:	4401                	li	s0,0
    TEST_END();
    800066ca:	00017597          	auipc	a1,0x17
    800066ce:	89e58593          	add	a1,a1,-1890 # 8001cf68 <__func__.1+0x2d8>
    800066d2:	bfd1                	j	800066a6 <wfi_exception_tests_5+0xd8>
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=0",
    800066d4:	00017517          	auipc	a0,0x17
    800066d8:	8dc50513          	add	a0,a0,-1828 # 8001cfb0 <__func__.1+0x320>
    800066dc:	4ef140ef          	jal	8001b3ca <printf>
    800066e0:	02900513          	li	a0,41
    800066e4:	3b9130ef          	jal	8001a29c <putchar>
    800066e8:	b765                	j	80006690 <wfi_exception_tests_5+0xc2>

00000000800066ea <wfi_exception_tests_6>:

bool wfi_exception_tests_6() {
    800066ea:	1101                	add	sp,sp,-32

    TEST_START();
    800066ec:	00015597          	auipc	a1,0x15
    800066f0:	5dc58593          	add	a1,a1,1500 # 8001bcc8 <__func__.16>
    800066f4:	00017517          	auipc	a0,0x17
    800066f8:	88450513          	add	a0,a0,-1916 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_6() {
    800066fc:	ec06                	sd	ra,24(sp)
    800066fe:	e822                	sd	s0,16(sp)
    80006700:	e426                	sd	s1,8(sp)
    TEST_START();
    80006702:	4c9140ef          	jal	8001b3ca <printf>
    80006706:	4529                	li	a0,10
    80006708:	395130ef          	jal	8001a29c <putchar>
    
    TEST_SETUP_EXCEPT();
    8000670c:	0ff0000f          	fence
    80006710:	00037417          	auipc	s0,0x37
    80006714:	90040413          	add	s0,s0,-1792 # 8003d010 <excpt>
    80006718:	4485                	li	s1,1
    8000671a:	00941023          	sh	s1,0(s0)
    8000671e:	00037797          	auipc	a5,0x37
    80006722:	9207b523          	sd	zero,-1750(a5) # 8003d048 <excpt+0x38>
    80006726:	0ff0000f          	fence
    
    goto_priv(PRIV_M);
    8000672a:	4511                	li	a0,4
    8000672c:	bb2fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006730:	002007b7          	lui	a5,0x200
    80006734:	3007b073          	csrc	mstatus,a5
    CSRW(medeleg,0);
    80006738:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);   
    8000673c:	30305073          	csrw	mideleg,0
    CSRS(mie, 0b0100);
    80006740:	30426073          	csrs	mie,4
    CSRS(mip, 0b0100);
    80006744:	34426073          	csrs	mip,4
    CSRS(mideleg, 0b0100);
    80006748:	30326073          	csrs	mideleg,4

    goto_priv(PRIV_M);
    8000674c:	4511                	li	a0,4
    8000674e:	b90fa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006752:	0ff0000f          	fence
    80006756:	00037797          	auipc	a5,0x37
    8000675a:	8e07b923          	sd	zero,-1806(a5) # 8003d048 <excpt+0x38>
    8000675e:	00941023          	sh	s1,0(s0)
    80006762:	0ff0000f          	fence
    80006766:	10500073          	wfi
    wfi();
    TEST_ASSERT("machine mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    8000676a:	08200593          	li	a1,130
    8000676e:	00018617          	auipc	a2,0x18
    80006772:	c2a60613          	add	a2,a2,-982 # 8001e398 <__func__.1+0x1708>
    80006776:	00017517          	auipc	a0,0x17
    8000677a:	81a50513          	add	a0,a0,-2022 # 8001cf90 <__func__.1+0x300>
    8000677e:	44d140ef          	jal	8001b3ca <printf>
    80006782:	00144783          	lbu	a5,1(s0)
    80006786:	00016597          	auipc	a1,0x16
    8000678a:	7d258593          	add	a1,a1,2002 # 8001cf58 <__func__.1+0x2c8>
    8000678e:	c789                	beqz	a5,80006798 <wfi_exception_tests_6+0xae>
    80006790:	00016597          	auipc	a1,0x16
    80006794:	7d858593          	add	a1,a1,2008 # 8001cf68 <__func__.1+0x2d8>
    80006798:	00017517          	auipc	a0,0x17
    8000679c:	81050513          	add	a0,a0,-2032 # 8001cfa8 <__func__.1+0x318>
    800067a0:	42b140ef          	jal	8001b3ca <printf>
    800067a4:	00144783          	lbu	a5,1(s0)
    800067a8:	e3b9                	bnez	a5,800067ee <wfi_exception_tests_6+0x104>
    800067aa:	4529                	li	a0,10
    800067ac:	2f1130ef          	jal	8001a29c <putchar>
    800067b0:	00144783          	lbu	a5,1(s0)
    800067b4:	e79d                	bnez	a5,800067e2 <wfi_exception_tests_6+0xf8>
    800067b6:	4405                	li	s0,1

    /** 
     * Delegate the pending interrupt to hs mode so it doesnt immediately 
     * trigger a trap to machine when we jump to hs.
     */
    TEST_END();
    800067b8:	00016597          	auipc	a1,0x16
    800067bc:	7a058593          	add	a1,a1,1952 # 8001cf58 <__func__.1+0x2c8>
    800067c0:	00017517          	auipc	a0,0x17
    800067c4:	85050513          	add	a0,a0,-1968 # 8001d010 <__func__.1+0x380>
    800067c8:	403140ef          	jal	8001b3ca <printf>
    800067cc:	4511                	li	a0,4
    800067ce:	b10fa0ef          	jal	80000ade <goto_priv>
    800067d2:	b55fa0ef          	jal	80001326 <reset_state>
}
    800067d6:	60e2                	ld	ra,24(sp)
    800067d8:	8522                	mv	a0,s0
    800067da:	6442                	ld	s0,16(sp)
    800067dc:	64a2                	ld	s1,8(sp)
    800067de:	6105                	add	sp,sp,32
    800067e0:	8082                	ret
    TEST_ASSERT("machine mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    800067e2:	4401                	li	s0,0
    TEST_END();
    800067e4:	00016597          	auipc	a1,0x16
    800067e8:	78458593          	add	a1,a1,1924 # 8001cf68 <__func__.1+0x2d8>
    800067ec:	bfd1                	j	800067c0 <wfi_exception_tests_6+0xd6>
    TEST_ASSERT("machine mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    800067ee:	00016517          	auipc	a0,0x16
    800067f2:	7c250513          	add	a0,a0,1986 # 8001cfb0 <__func__.1+0x320>
    800067f6:	3d5140ef          	jal	8001b3ca <printf>
    800067fa:	02900513          	li	a0,41
    800067fe:	29f130ef          	jal	8001a29c <putchar>
    80006802:	b765                	j	800067aa <wfi_exception_tests_6+0xc0>

0000000080006804 <wfi_exception_tests_7>:



bool wfi_exception_tests_7() {
    80006804:	1101                	add	sp,sp,-32

    TEST_START();
    80006806:	00015597          	auipc	a1,0x15
    8000680a:	4da58593          	add	a1,a1,1242 # 8001bce0 <__func__.15>
    8000680e:	00016517          	auipc	a0,0x16
    80006812:	76a50513          	add	a0,a0,1898 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_7() {
    80006816:	ec06                	sd	ra,24(sp)
    80006818:	e822                	sd	s0,16(sp)
    8000681a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000681c:	3af140ef          	jal	8001b3ca <printf>
    80006820:	4529                	li	a0,10
    80006822:	27b130ef          	jal	8001a29c <putchar>
    
    TEST_SETUP_EXCEPT();
    80006826:	0ff0000f          	fence
    8000682a:	00036417          	auipc	s0,0x36
    8000682e:	7e640413          	add	s0,s0,2022 # 8003d010 <excpt>
    80006832:	4485                	li	s1,1
    80006834:	00941023          	sh	s1,0(s0)
    80006838:	00037797          	auipc	a5,0x37
    8000683c:	8007b823          	sd	zero,-2032(a5) # 8003d048 <excpt+0x38>
    80006840:	0ff0000f          	fence

    //mstatus.TW=0VSwfi
    goto_priv(PRIV_M); 
    80006844:	4511                	li	a0,4
    80006846:	a98fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    8000684a:	002007b7          	lui	a5,0x200
    8000684e:	3007b073          	csrc	mstatus,a5
    CSRS(CSR_VSIE, 0b0100);
    80006852:	20426073          	csrs	vsie,4
    CSRS(CSR_VSIP, 0b0100);
    80006856:	24426073          	csrs	vsip,4
    CSRS(mideleg, 0b0100);
    8000685a:	30326073          	csrs	mideleg,4

    goto_priv(PRIV_VS);
    8000685e:	4509                	li	a0,2
    80006860:	a7efa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006864:	0ff0000f          	fence
    80006868:	00036797          	auipc	a5,0x36
    8000686c:	7e07b023          	sd	zero,2016(a5) # 8003d048 <excpt+0x38>
    80006870:	00941023          	sh	s1,0(s0)
    80006874:	0ff0000f          	fence
    80006878:	10500073          	wfi
    wfi();
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    8000687c:	08200593          	li	a1,130
    80006880:	00018617          	auipc	a2,0x18
    80006884:	b8860613          	add	a2,a2,-1144 # 8001e408 <__func__.1+0x1778>
    80006888:	00016517          	auipc	a0,0x16
    8000688c:	70850513          	add	a0,a0,1800 # 8001cf90 <__func__.1+0x300>
    80006890:	33b140ef          	jal	8001b3ca <printf>
    80006894:	00144783          	lbu	a5,1(s0)
    80006898:	00016597          	auipc	a1,0x16
    8000689c:	6c058593          	add	a1,a1,1728 # 8001cf58 <__func__.1+0x2c8>
    800068a0:	c789                	beqz	a5,800068aa <wfi_exception_tests_7+0xa6>
    800068a2:	00016597          	auipc	a1,0x16
    800068a6:	6c658593          	add	a1,a1,1734 # 8001cf68 <__func__.1+0x2d8>
    800068aa:	00016517          	auipc	a0,0x16
    800068ae:	6fe50513          	add	a0,a0,1790 # 8001cfa8 <__func__.1+0x318>
    800068b2:	319140ef          	jal	8001b3ca <printf>
    800068b6:	00144783          	lbu	a5,1(s0)
    800068ba:	e3b9                	bnez	a5,80006900 <wfi_exception_tests_7+0xfc>
    800068bc:	4529                	li	a0,10
    800068be:	1df130ef          	jal	8001a29c <putchar>
    800068c2:	00144783          	lbu	a5,1(s0)
    800068c6:	e79d                	bnez	a5,800068f4 <wfi_exception_tests_7+0xf0>
    800068c8:	4405                	li	s0,1
        excpt.triggered == false
    ); 

    TEST_END();
    800068ca:	00016597          	auipc	a1,0x16
    800068ce:	68e58593          	add	a1,a1,1678 # 8001cf58 <__func__.1+0x2c8>
    800068d2:	00016517          	auipc	a0,0x16
    800068d6:	73e50513          	add	a0,a0,1854 # 8001d010 <__func__.1+0x380>
    800068da:	2f1140ef          	jal	8001b3ca <printf>
    800068de:	4511                	li	a0,4
    800068e0:	9fefa0ef          	jal	80000ade <goto_priv>
    800068e4:	a43fa0ef          	jal	80001326 <reset_state>
}
    800068e8:	60e2                	ld	ra,24(sp)
    800068ea:	8522                	mv	a0,s0
    800068ec:	6442                	ld	s0,16(sp)
    800068ee:	64a2                	ld	s1,8(sp)
    800068f0:	6105                	add	sp,sp,32
    800068f2:	8082                	ret
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    800068f4:	4401                	li	s0,0
    TEST_END();
    800068f6:	00016597          	auipc	a1,0x16
    800068fa:	67258593          	add	a1,a1,1650 # 8001cf68 <__func__.1+0x2d8>
    800068fe:	bfd1                	j	800068d2 <wfi_exception_tests_7+0xce>
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    80006900:	00016517          	auipc	a0,0x16
    80006904:	6b050513          	add	a0,a0,1712 # 8001cfb0 <__func__.1+0x320>
    80006908:	2c3140ef          	jal	8001b3ca <printf>
    8000690c:	02900513          	li	a0,41
    80006910:	18d130ef          	jal	8001a29c <putchar>
    80006914:	b765                	j	800068bc <wfi_exception_tests_7+0xb8>

0000000080006916 <wfi_exception_tests_8>:

bool wfi_exception_tests_8() {
    80006916:	1141                	add	sp,sp,-16

    TEST_START();
    80006918:	00015597          	auipc	a1,0x15
    8000691c:	3e058593          	add	a1,a1,992 # 8001bcf8 <__func__.14>
    80006920:	00016517          	auipc	a0,0x16
    80006924:	65850513          	add	a0,a0,1624 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_8() {
    80006928:	e406                	sd	ra,8(sp)
    8000692a:	e022                	sd	s0,0(sp)
    TEST_START();
    8000692c:	29f140ef          	jal	8001b3ca <printf>
    80006930:	4529                	li	a0,10
    80006932:	16b130ef          	jal	8001a29c <putchar>

    //mstatus.TW=0VS
    goto_priv(PRIV_M); 
    80006936:	4511                	li	a0,4
    80006938:	9a6fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    8000693c:	002007b7          	lui	a5,0x200
    80006940:	3007b073          	csrc	mstatus,a5
    CSRS(CSR_SIE, 0x0);
    80006944:	10406073          	csrs	sie,0
    CSRS(mideleg, 0x0);
    80006948:	30306073          	csrs	mideleg,0

    goto_priv(PRIV_VS);
    8000694c:	4509                	li	a0,2
    8000694e:	990fa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006952:	0ff0000f          	fence
    80006956:	4785                	li	a5,1
    80006958:	00036417          	auipc	s0,0x36
    8000695c:	6b840413          	add	s0,s0,1720 # 8003d010 <excpt>
    80006960:	00f41023          	sh	a5,0(s0)
    80006964:	00036797          	auipc	a5,0x36
    80006968:	6e07b223          	sd	zero,1764(a5) # 8003d048 <excpt+0x38>
    8000696c:	0ff0000f          	fence
    80006970:	10500073          	wfi
    wfi();

    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006974:	08200593          	li	a1,130
    80006978:	00018617          	auipc	a2,0x18
    8000697c:	af860613          	add	a2,a2,-1288 # 8001e470 <__func__.1+0x17e0>
    80006980:	00016517          	auipc	a0,0x16
    80006984:	61050513          	add	a0,a0,1552 # 8001cf90 <__func__.1+0x300>
    80006988:	243140ef          	jal	8001b3ca <printf>
    8000698c:	00144783          	lbu	a5,1(s0)
    80006990:	00016597          	auipc	a1,0x16
    80006994:	5c858593          	add	a1,a1,1480 # 8001cf58 <__func__.1+0x2c8>
    80006998:	c789                	beqz	a5,800069a2 <wfi_exception_tests_8+0x8c>
    8000699a:	00016597          	auipc	a1,0x16
    8000699e:	5ce58593          	add	a1,a1,1486 # 8001cf68 <__func__.1+0x2d8>
    800069a2:	00016517          	auipc	a0,0x16
    800069a6:	60650513          	add	a0,a0,1542 # 8001cfa8 <__func__.1+0x318>
    800069aa:	221140ef          	jal	8001b3ca <printf>
    800069ae:	00144783          	lbu	a5,1(s0)
    800069b2:	e3b1                	bnez	a5,800069f6 <wfi_exception_tests_8+0xe0>
    800069b4:	4529                	li	a0,10
    800069b6:	0e7130ef          	jal	8001a29c <putchar>
    800069ba:	00144783          	lbu	a5,1(s0)
    800069be:	e795                	bnez	a5,800069ea <wfi_exception_tests_8+0xd4>
    800069c0:	4405                	li	s0,1
        excpt.triggered == false
    );  

    TEST_END();
    800069c2:	00016597          	auipc	a1,0x16
    800069c6:	59658593          	add	a1,a1,1430 # 8001cf58 <__func__.1+0x2c8>
    800069ca:	00016517          	auipc	a0,0x16
    800069ce:	64650513          	add	a0,a0,1606 # 8001d010 <__func__.1+0x380>
    800069d2:	1f9140ef          	jal	8001b3ca <printf>
    800069d6:	4511                	li	a0,4
    800069d8:	906fa0ef          	jal	80000ade <goto_priv>
    800069dc:	94bfa0ef          	jal	80001326 <reset_state>
}
    800069e0:	60a2                	ld	ra,8(sp)
    800069e2:	8522                	mv	a0,s0
    800069e4:	6402                	ld	s0,0(sp)
    800069e6:	0141                	add	sp,sp,16
    800069e8:	8082                	ret
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    800069ea:	4401                	li	s0,0
    TEST_END();
    800069ec:	00016597          	auipc	a1,0x16
    800069f0:	57c58593          	add	a1,a1,1404 # 8001cf68 <__func__.1+0x2d8>
    800069f4:	bfd9                	j	800069ca <wfi_exception_tests_8+0xb4>
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    800069f6:	00016517          	auipc	a0,0x16
    800069fa:	5ba50513          	add	a0,a0,1466 # 8001cfb0 <__func__.1+0x320>
    800069fe:	1cd140ef          	jal	8001b3ca <printf>
    80006a02:	02900513          	li	a0,41
    80006a06:	097130ef          	jal	8001a29c <putchar>
    80006a0a:	b76d                	j	800069b4 <wfi_exception_tests_8+0x9e>

0000000080006a0c <wfi_exception_tests_9>:

bool wfi_exception_tests_9() {
    80006a0c:	1141                	add	sp,sp,-16

    TEST_START();
    80006a0e:	00015597          	auipc	a1,0x15
    80006a12:	30258593          	add	a1,a1,770 # 8001bd10 <__func__.13>
    80006a16:	00016517          	auipc	a0,0x16
    80006a1a:	56250513          	add	a0,a0,1378 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_9() {
    80006a1e:	e406                	sd	ra,8(sp)
    80006a20:	e022                	sd	s0,0(sp)
    TEST_START();
    80006a22:	1a9140ef          	jal	8001b3ca <printf>
    80006a26:	4529                	li	a0,10
    80006a28:	075130ef          	jal	8001a29c <putchar>
    //mstatus.TW=0HS
    
    goto_priv(PRIV_M); 
    80006a2c:	4511                	li	a0,4
    80006a2e:	8b0fa0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006a32:	002007b7          	lui	a5,0x200
    80006a36:	3007b073          	csrc	mstatus,a5
    CSRS(CSR_SIE, 0x0);
    80006a3a:	10406073          	csrs	sie,0
    CSRS(mideleg, 0x0);
    80006a3e:	30306073          	csrs	mideleg,0

    goto_priv(PRIV_HS);
    80006a42:	450d                	li	a0,3
    80006a44:	89afa0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006a48:	0ff0000f          	fence
    80006a4c:	4785                	li	a5,1
    80006a4e:	00036417          	auipc	s0,0x36
    80006a52:	5c240413          	add	s0,s0,1474 # 8003d010 <excpt>
    80006a56:	00f41023          	sh	a5,0(s0)
    80006a5a:	00036797          	auipc	a5,0x36
    80006a5e:	5e07b723          	sd	zero,1518(a5) # 8003d048 <excpt+0x38>
    80006a62:	0ff0000f          	fence
    80006a66:	10500073          	wfi
    wfi();

    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006a6a:	08200593          	li	a1,130
    80006a6e:	00018617          	auipc	a2,0x18
    80006a72:	a0260613          	add	a2,a2,-1534 # 8001e470 <__func__.1+0x17e0>
    80006a76:	00016517          	auipc	a0,0x16
    80006a7a:	51a50513          	add	a0,a0,1306 # 8001cf90 <__func__.1+0x300>
    80006a7e:	14d140ef          	jal	8001b3ca <printf>
    80006a82:	00144783          	lbu	a5,1(s0)
    80006a86:	00016597          	auipc	a1,0x16
    80006a8a:	4d258593          	add	a1,a1,1234 # 8001cf58 <__func__.1+0x2c8>
    80006a8e:	c789                	beqz	a5,80006a98 <wfi_exception_tests_9+0x8c>
    80006a90:	00016597          	auipc	a1,0x16
    80006a94:	4d858593          	add	a1,a1,1240 # 8001cf68 <__func__.1+0x2d8>
    80006a98:	00016517          	auipc	a0,0x16
    80006a9c:	51050513          	add	a0,a0,1296 # 8001cfa8 <__func__.1+0x318>
    80006aa0:	12b140ef          	jal	8001b3ca <printf>
    80006aa4:	00144783          	lbu	a5,1(s0)
    80006aa8:	e3b1                	bnez	a5,80006aec <wfi_exception_tests_9+0xe0>
    80006aaa:	4529                	li	a0,10
    80006aac:	7f0130ef          	jal	8001a29c <putchar>
    80006ab0:	00144783          	lbu	a5,1(s0)
    80006ab4:	e795                	bnez	a5,80006ae0 <wfi_exception_tests_9+0xd4>
    80006ab6:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    80006ab8:	00016597          	auipc	a1,0x16
    80006abc:	4a058593          	add	a1,a1,1184 # 8001cf58 <__func__.1+0x2c8>
    80006ac0:	00016517          	auipc	a0,0x16
    80006ac4:	55050513          	add	a0,a0,1360 # 8001d010 <__func__.1+0x380>
    80006ac8:	103140ef          	jal	8001b3ca <printf>
    80006acc:	4511                	li	a0,4
    80006ace:	810fa0ef          	jal	80000ade <goto_priv>
    80006ad2:	855fa0ef          	jal	80001326 <reset_state>
}
    80006ad6:	60a2                	ld	ra,8(sp)
    80006ad8:	8522                	mv	a0,s0
    80006ada:	6402                	ld	s0,0(sp)
    80006adc:	0141                	add	sp,sp,16
    80006ade:	8082                	ret
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006ae0:	4401                	li	s0,0
    TEST_END();
    80006ae2:	00016597          	auipc	a1,0x16
    80006ae6:	48658593          	add	a1,a1,1158 # 8001cf68 <__func__.1+0x2d8>
    80006aea:	bfd9                	j	80006ac0 <wfi_exception_tests_9+0xb4>
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006aec:	00016517          	auipc	a0,0x16
    80006af0:	4c450513          	add	a0,a0,1220 # 8001cfb0 <__func__.1+0x320>
    80006af4:	0d7140ef          	jal	8001b3ca <printf>
    80006af8:	02900513          	li	a0,41
    80006afc:	7a0130ef          	jal	8001a29c <putchar>
    80006b00:	b76d                	j	80006aaa <wfi_exception_tests_9+0x9e>

0000000080006b02 <wfi_exception_tests_10>:

bool wfi_exception_tests_10() {
    80006b02:	1141                	add	sp,sp,-16

    TEST_START();
    80006b04:	00015597          	auipc	a1,0x15
    80006b08:	22458593          	add	a1,a1,548 # 8001bd28 <__func__.12>
    80006b0c:	00016517          	auipc	a0,0x16
    80006b10:	46c50513          	add	a0,a0,1132 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_10() {
    80006b14:	e406                	sd	ra,8(sp)
    80006b16:	e022                	sd	s0,0(sp)
    TEST_START();
    80006b18:	0b3140ef          	jal	8001b3ca <printf>
    80006b1c:	4529                	li	a0,10
    80006b1e:	77e130ef          	jal	8001a29c <putchar>
    //mstatus.TW=0M
    
    goto_priv(PRIV_M); 
    80006b22:	4511                	li	a0,4
    80006b24:	fbbf90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006b28:	002007b7          	lui	a5,0x200
    80006b2c:	3007b073          	csrc	mstatus,a5
    CSRS(CSR_MIE, 0x0);
    80006b30:	30406073          	csrs	mie,0
    CSRS(mideleg, 0x0);
    80006b34:	30306073          	csrs	mideleg,0

    goto_priv(PRIV_M);
    80006b38:	4511                	li	a0,4
    80006b3a:	fa5f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006b3e:	0ff0000f          	fence
    80006b42:	4785                	li	a5,1
    80006b44:	00036417          	auipc	s0,0x36
    80006b48:	4cc40413          	add	s0,s0,1228 # 8003d010 <excpt>
    80006b4c:	00f41023          	sh	a5,0(s0)
    80006b50:	00036797          	auipc	a5,0x36
    80006b54:	4e07bc23          	sd	zero,1272(a5) # 8003d048 <excpt+0x38>
    80006b58:	0ff0000f          	fence
    80006b5c:	10500073          	wfi
    wfi();

    TEST_ASSERT("M-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006b60:	08200593          	li	a1,130
    80006b64:	00018617          	auipc	a2,0x18
    80006b68:	95460613          	add	a2,a2,-1708 # 8001e4b8 <__func__.1+0x1828>
    80006b6c:	00016517          	auipc	a0,0x16
    80006b70:	42450513          	add	a0,a0,1060 # 8001cf90 <__func__.1+0x300>
    80006b74:	057140ef          	jal	8001b3ca <printf>
    80006b78:	00144783          	lbu	a5,1(s0)
    80006b7c:	00016597          	auipc	a1,0x16
    80006b80:	3dc58593          	add	a1,a1,988 # 8001cf58 <__func__.1+0x2c8>
    80006b84:	c789                	beqz	a5,80006b8e <wfi_exception_tests_10+0x8c>
    80006b86:	00016597          	auipc	a1,0x16
    80006b8a:	3e258593          	add	a1,a1,994 # 8001cf68 <__func__.1+0x2d8>
    80006b8e:	00016517          	auipc	a0,0x16
    80006b92:	41a50513          	add	a0,a0,1050 # 8001cfa8 <__func__.1+0x318>
    80006b96:	035140ef          	jal	8001b3ca <printf>
    80006b9a:	00144783          	lbu	a5,1(s0)
    80006b9e:	e3b1                	bnez	a5,80006be2 <wfi_exception_tests_10+0xe0>
    80006ba0:	4529                	li	a0,10
    80006ba2:	6fa130ef          	jal	8001a29c <putchar>
    80006ba6:	00144783          	lbu	a5,1(s0)
    80006baa:	e795                	bnez	a5,80006bd6 <wfi_exception_tests_10+0xd4>
    80006bac:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    80006bae:	00016597          	auipc	a1,0x16
    80006bb2:	3aa58593          	add	a1,a1,938 # 8001cf58 <__func__.1+0x2c8>
    80006bb6:	00016517          	auipc	a0,0x16
    80006bba:	45a50513          	add	a0,a0,1114 # 8001d010 <__func__.1+0x380>
    80006bbe:	00d140ef          	jal	8001b3ca <printf>
    80006bc2:	4511                	li	a0,4
    80006bc4:	f1bf90ef          	jal	80000ade <goto_priv>
    80006bc8:	f5efa0ef          	jal	80001326 <reset_state>
}
    80006bcc:	60a2                	ld	ra,8(sp)
    80006bce:	8522                	mv	a0,s0
    80006bd0:	6402                	ld	s0,0(sp)
    80006bd2:	0141                	add	sp,sp,16
    80006bd4:	8082                	ret
    TEST_ASSERT("M-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006bd6:	4401                	li	s0,0
    TEST_END();
    80006bd8:	00016597          	auipc	a1,0x16
    80006bdc:	39058593          	add	a1,a1,912 # 8001cf68 <__func__.1+0x2d8>
    80006be0:	bfd9                	j	80006bb6 <wfi_exception_tests_10+0xb4>
    TEST_ASSERT("M-mode wfi is not awakened when mstatus.TW=0 and mideleg=0 and xie=0",
    80006be2:	00016517          	auipc	a0,0x16
    80006be6:	3ce50513          	add	a0,a0,974 # 8001cfb0 <__func__.1+0x320>
    80006bea:	7e0140ef          	jal	8001b3ca <printf>
    80006bee:	02900513          	li	a0,41
    80006bf2:	6aa130ef          	jal	8001a29c <putchar>
    80006bf6:	b76d                	j	80006ba0 <wfi_exception_tests_10+0x9e>

0000000080006bf8 <wfi_exception_tests_11>:

bool wfi_exception_tests_11() {
    80006bf8:	1141                	add	sp,sp,-16

    TEST_START();
    80006bfa:	00015597          	auipc	a1,0x15
    80006bfe:	14658593          	add	a1,a1,326 # 8001bd40 <__func__.11>
    80006c02:	00016517          	auipc	a0,0x16
    80006c06:	37650513          	add	a0,a0,886 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_11() {
    80006c0a:	e406                	sd	ra,8(sp)
    80006c0c:	e022                	sd	s0,0(sp)
    TEST_START();
    80006c0e:	7bc140ef          	jal	8001b3ca <printf>
    80006c12:	4529                	li	a0,10
    80006c14:	688130ef          	jal	8001a29c <putchar>

    //mstatus.TW=0VS
    goto_priv(PRIV_M); 
    80006c18:	4511                	li	a0,4
    80006c1a:	ec5f90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006c1e:	002007b7          	lui	a5,0x200
    80006c22:	3007b073          	csrc	mstatus,a5
    CSRW(CSR_SIE, 0x0);
    80006c26:	10405073          	csrw	sie,0

    CSRW(mideleg, (uint64_t)-1);
    80006c2a:	57fd                	li	a5,-1
    80006c2c:	30379073          	csrw	mideleg,a5

    goto_priv(PRIV_VS);
    80006c30:	4509                	li	a0,2
    80006c32:	eadf90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006c36:	0ff0000f          	fence
    80006c3a:	4785                	li	a5,1
    80006c3c:	00036417          	auipc	s0,0x36
    80006c40:	3d440413          	add	s0,s0,980 # 8003d010 <excpt>
    80006c44:	00f41023          	sh	a5,0(s0)
    80006c48:	00036797          	auipc	a5,0x36
    80006c4c:	4007b023          	sd	zero,1024(a5) # 8003d048 <excpt+0x38>
    80006c50:	0ff0000f          	fence
    80006c54:	10500073          	wfi
    wfi();

    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006c58:	08200593          	li	a1,130
    80006c5c:	00018617          	auipc	a2,0x18
    80006c60:	8a460613          	add	a2,a2,-1884 # 8001e500 <__func__.1+0x1870>
    80006c64:	00016517          	auipc	a0,0x16
    80006c68:	32c50513          	add	a0,a0,812 # 8001cf90 <__func__.1+0x300>
    80006c6c:	75e140ef          	jal	8001b3ca <printf>
    80006c70:	00144783          	lbu	a5,1(s0)
    80006c74:	00016597          	auipc	a1,0x16
    80006c78:	2e458593          	add	a1,a1,740 # 8001cf58 <__func__.1+0x2c8>
    80006c7c:	c789                	beqz	a5,80006c86 <wfi_exception_tests_11+0x8e>
    80006c7e:	00016597          	auipc	a1,0x16
    80006c82:	2ea58593          	add	a1,a1,746 # 8001cf68 <__func__.1+0x2d8>
    80006c86:	00016517          	auipc	a0,0x16
    80006c8a:	32250513          	add	a0,a0,802 # 8001cfa8 <__func__.1+0x318>
    80006c8e:	73c140ef          	jal	8001b3ca <printf>
    80006c92:	00144783          	lbu	a5,1(s0)
    80006c96:	e3b1                	bnez	a5,80006cda <wfi_exception_tests_11+0xe2>
    80006c98:	4529                	li	a0,10
    80006c9a:	602130ef          	jal	8001a29c <putchar>
    80006c9e:	00144783          	lbu	a5,1(s0)
    80006ca2:	e795                	bnez	a5,80006cce <wfi_exception_tests_11+0xd6>
    80006ca4:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    80006ca6:	00016597          	auipc	a1,0x16
    80006caa:	2b258593          	add	a1,a1,690 # 8001cf58 <__func__.1+0x2c8>
    80006cae:	00016517          	auipc	a0,0x16
    80006cb2:	36250513          	add	a0,a0,866 # 8001d010 <__func__.1+0x380>
    80006cb6:	714140ef          	jal	8001b3ca <printf>
    80006cba:	4511                	li	a0,4
    80006cbc:	e23f90ef          	jal	80000ade <goto_priv>
    80006cc0:	e66fa0ef          	jal	80001326 <reset_state>
}
    80006cc4:	60a2                	ld	ra,8(sp)
    80006cc6:	8522                	mv	a0,s0
    80006cc8:	6402                	ld	s0,0(sp)
    80006cca:	0141                	add	sp,sp,16
    80006ccc:	8082                	ret
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006cce:	4401                	li	s0,0
    TEST_END();
    80006cd0:	00016597          	auipc	a1,0x16
    80006cd4:	29858593          	add	a1,a1,664 # 8001cf68 <__func__.1+0x2d8>
    80006cd8:	bfd9                	j	80006cae <wfi_exception_tests_11+0xb6>
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006cda:	00016517          	auipc	a0,0x16
    80006cde:	2d650513          	add	a0,a0,726 # 8001cfb0 <__func__.1+0x320>
    80006ce2:	6e8140ef          	jal	8001b3ca <printf>
    80006ce6:	02900513          	li	a0,41
    80006cea:	5b2130ef          	jal	8001a29c <putchar>
    80006cee:	b76d                	j	80006c98 <wfi_exception_tests_11+0xa0>

0000000080006cf0 <wfi_exception_tests_12>:

bool wfi_exception_tests_12() {
    80006cf0:	1141                	add	sp,sp,-16

    TEST_START();
    80006cf2:	00015597          	auipc	a1,0x15
    80006cf6:	06658593          	add	a1,a1,102 # 8001bd58 <__func__.10>
    80006cfa:	00016517          	auipc	a0,0x16
    80006cfe:	27e50513          	add	a0,a0,638 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_12() {
    80006d02:	e406                	sd	ra,8(sp)
    80006d04:	e022                	sd	s0,0(sp)
    TEST_START();
    80006d06:	6c4140ef          	jal	8001b3ca <printf>
    80006d0a:	4529                	li	a0,10
    80006d0c:	590130ef          	jal	8001a29c <putchar>
    //mstatus.TW=0HS
    
    goto_priv(PRIV_M); 
    80006d10:	4511                	li	a0,4
    80006d12:	dcdf90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006d16:	002007b7          	lui	a5,0x200
    80006d1a:	3007b073          	csrc	mstatus,a5
    CSRW(CSR_SIE, 0x0);
    80006d1e:	10405073          	csrw	sie,0
    CSRW(mideleg, (uint64_t)-1);
    80006d22:	57fd                	li	a5,-1
    80006d24:	30379073          	csrw	mideleg,a5

    goto_priv(PRIV_HS);
    80006d28:	450d                	li	a0,3
    80006d2a:	db5f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006d2e:	0ff0000f          	fence
    80006d32:	4785                	li	a5,1
    80006d34:	00036417          	auipc	s0,0x36
    80006d38:	2dc40413          	add	s0,s0,732 # 8003d010 <excpt>
    80006d3c:	00f41023          	sh	a5,0(s0)
    80006d40:	00036797          	auipc	a5,0x36
    80006d44:	3007b423          	sd	zero,776(a5) # 8003d048 <excpt+0x38>
    80006d48:	0ff0000f          	fence
    80006d4c:	10500073          	wfi
    wfi();

    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006d50:	08200593          	li	a1,130
    80006d54:	00017617          	auipc	a2,0x17
    80006d58:	7ac60613          	add	a2,a2,1964 # 8001e500 <__func__.1+0x1870>
    80006d5c:	00016517          	auipc	a0,0x16
    80006d60:	23450513          	add	a0,a0,564 # 8001cf90 <__func__.1+0x300>
    80006d64:	666140ef          	jal	8001b3ca <printf>
    80006d68:	00144783          	lbu	a5,1(s0)
    80006d6c:	00016597          	auipc	a1,0x16
    80006d70:	1ec58593          	add	a1,a1,492 # 8001cf58 <__func__.1+0x2c8>
    80006d74:	c789                	beqz	a5,80006d7e <wfi_exception_tests_12+0x8e>
    80006d76:	00016597          	auipc	a1,0x16
    80006d7a:	1f258593          	add	a1,a1,498 # 8001cf68 <__func__.1+0x2d8>
    80006d7e:	00016517          	auipc	a0,0x16
    80006d82:	22a50513          	add	a0,a0,554 # 8001cfa8 <__func__.1+0x318>
    80006d86:	644140ef          	jal	8001b3ca <printf>
    80006d8a:	00144783          	lbu	a5,1(s0)
    80006d8e:	e3b1                	bnez	a5,80006dd2 <wfi_exception_tests_12+0xe2>
    80006d90:	4529                	li	a0,10
    80006d92:	50a130ef          	jal	8001a29c <putchar>
    80006d96:	00144783          	lbu	a5,1(s0)
    80006d9a:	e795                	bnez	a5,80006dc6 <wfi_exception_tests_12+0xd6>
    80006d9c:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    80006d9e:	00016597          	auipc	a1,0x16
    80006da2:	1ba58593          	add	a1,a1,442 # 8001cf58 <__func__.1+0x2c8>
    80006da6:	00016517          	auipc	a0,0x16
    80006daa:	26a50513          	add	a0,a0,618 # 8001d010 <__func__.1+0x380>
    80006dae:	61c140ef          	jal	8001b3ca <printf>
    80006db2:	4511                	li	a0,4
    80006db4:	d2bf90ef          	jal	80000ade <goto_priv>
    80006db8:	d6efa0ef          	jal	80001326 <reset_state>
}
    80006dbc:	60a2                	ld	ra,8(sp)
    80006dbe:	8522                	mv	a0,s0
    80006dc0:	6402                	ld	s0,0(sp)
    80006dc2:	0141                	add	sp,sp,16
    80006dc4:	8082                	ret
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006dc6:	4401                	li	s0,0
    TEST_END();
    80006dc8:	00016597          	auipc	a1,0x16
    80006dcc:	1a058593          	add	a1,a1,416 # 8001cf68 <__func__.1+0x2d8>
    80006dd0:	bfd9                	j	80006da6 <wfi_exception_tests_12+0xb6>
    TEST_ASSERT("VS-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006dd2:	00016517          	auipc	a0,0x16
    80006dd6:	1de50513          	add	a0,a0,478 # 8001cfb0 <__func__.1+0x320>
    80006dda:	5f0140ef          	jal	8001b3ca <printf>
    80006dde:	02900513          	li	a0,41
    80006de2:	4ba130ef          	jal	8001a29c <putchar>
    80006de6:	b76d                	j	80006d90 <wfi_exception_tests_12+0xa0>

0000000080006de8 <wfi_exception_tests_13>:

bool wfi_exception_tests_13() {
    80006de8:	1141                	add	sp,sp,-16

    TEST_START();
    80006dea:	00015597          	auipc	a1,0x15
    80006dee:	f8658593          	add	a1,a1,-122 # 8001bd70 <__func__.9>
    80006df2:	00016517          	auipc	a0,0x16
    80006df6:	18650513          	add	a0,a0,390 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_13() {
    80006dfa:	e406                	sd	ra,8(sp)
    80006dfc:	e022                	sd	s0,0(sp)
    TEST_START();
    80006dfe:	5cc140ef          	jal	8001b3ca <printf>
    80006e02:	4529                	li	a0,10
    80006e04:	498130ef          	jal	8001a29c <putchar>
    //mstatus.TW=0M
    
    goto_priv(PRIV_M); 
    80006e08:	4511                	li	a0,4
    80006e0a:	cd5f90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006e0e:	002007b7          	lui	a5,0x200
    80006e12:	3007b073          	csrc	mstatus,a5
    CSRW(CSR_MIE, 0x0);
    80006e16:	30405073          	csrw	mie,0
    CSRW(mideleg, (uint64_t)-1);
    80006e1a:	57fd                	li	a5,-1
    80006e1c:	30379073          	csrw	mideleg,a5

    goto_priv(PRIV_M);
    80006e20:	4511                	li	a0,4
    80006e22:	cbdf90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006e26:	0ff0000f          	fence
    80006e2a:	4785                	li	a5,1
    80006e2c:	00036417          	auipc	s0,0x36
    80006e30:	1e440413          	add	s0,s0,484 # 8003d010 <excpt>
    80006e34:	00f41023          	sh	a5,0(s0)
    80006e38:	00036797          	auipc	a5,0x36
    80006e3c:	2007b823          	sd	zero,528(a5) # 8003d048 <excpt+0x38>
    80006e40:	0ff0000f          	fence
    80006e44:	10500073          	wfi
    wfi();

    TEST_ASSERT("M-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006e48:	08200593          	li	a1,130
    80006e4c:	00017617          	auipc	a2,0x17
    80006e50:	6fc60613          	add	a2,a2,1788 # 8001e548 <__func__.1+0x18b8>
    80006e54:	00016517          	auipc	a0,0x16
    80006e58:	13c50513          	add	a0,a0,316 # 8001cf90 <__func__.1+0x300>
    80006e5c:	56e140ef          	jal	8001b3ca <printf>
    80006e60:	00144783          	lbu	a5,1(s0)
    80006e64:	00016597          	auipc	a1,0x16
    80006e68:	0f458593          	add	a1,a1,244 # 8001cf58 <__func__.1+0x2c8>
    80006e6c:	c789                	beqz	a5,80006e76 <wfi_exception_tests_13+0x8e>
    80006e6e:	00016597          	auipc	a1,0x16
    80006e72:	0fa58593          	add	a1,a1,250 # 8001cf68 <__func__.1+0x2d8>
    80006e76:	00016517          	auipc	a0,0x16
    80006e7a:	13250513          	add	a0,a0,306 # 8001cfa8 <__func__.1+0x318>
    80006e7e:	54c140ef          	jal	8001b3ca <printf>
    80006e82:	00144783          	lbu	a5,1(s0)
    80006e86:	e3b1                	bnez	a5,80006eca <wfi_exception_tests_13+0xe2>
    80006e88:	4529                	li	a0,10
    80006e8a:	412130ef          	jal	8001a29c <putchar>
    80006e8e:	00144783          	lbu	a5,1(s0)
    80006e92:	e795                	bnez	a5,80006ebe <wfi_exception_tests_13+0xd6>
    80006e94:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    80006e96:	00016597          	auipc	a1,0x16
    80006e9a:	0c258593          	add	a1,a1,194 # 8001cf58 <__func__.1+0x2c8>
    80006e9e:	00016517          	auipc	a0,0x16
    80006ea2:	17250513          	add	a0,a0,370 # 8001d010 <__func__.1+0x380>
    80006ea6:	524140ef          	jal	8001b3ca <printf>
    80006eaa:	4511                	li	a0,4
    80006eac:	c33f90ef          	jal	80000ade <goto_priv>
    80006eb0:	c76fa0ef          	jal	80001326 <reset_state>
}
    80006eb4:	60a2                	ld	ra,8(sp)
    80006eb6:	8522                	mv	a0,s0
    80006eb8:	6402                	ld	s0,0(sp)
    80006eba:	0141                	add	sp,sp,16
    80006ebc:	8082                	ret
    TEST_ASSERT("M-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006ebe:	4401                	li	s0,0
    TEST_END();
    80006ec0:	00016597          	auipc	a1,0x16
    80006ec4:	0a858593          	add	a1,a1,168 # 8001cf68 <__func__.1+0x2d8>
    80006ec8:	bfd9                	j	80006e9e <wfi_exception_tests_13+0xb6>
    TEST_ASSERT("M-mode wfi is not awakened when mstatus.TW=0 and mideleg=1 and xie=0",
    80006eca:	00016517          	auipc	a0,0x16
    80006ece:	0e650513          	add	a0,a0,230 # 8001cfb0 <__func__.1+0x320>
    80006ed2:	4f8140ef          	jal	8001b3ca <printf>
    80006ed6:	02900513          	li	a0,41
    80006eda:	3c2130ef          	jal	8001a29c <putchar>
    80006ede:	b76d                	j	80006e88 <wfi_exception_tests_13+0xa0>

0000000080006ee0 <wfi_exception_tests_14>:

bool wfi_exception_tests_14() {
    80006ee0:	1141                	add	sp,sp,-16

    TEST_START();
    80006ee2:	00015597          	auipc	a1,0x15
    80006ee6:	ea658593          	add	a1,a1,-346 # 8001bd88 <__func__.8>
    80006eea:	00016517          	auipc	a0,0x16
    80006eee:	08e50513          	add	a0,a0,142 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_14() {
    80006ef2:	e406                	sd	ra,8(sp)
    80006ef4:	e022                	sd	s0,0(sp)
    TEST_START();
    80006ef6:	4d4140ef          	jal	8001b3ca <printf>
    80006efa:	4529                	li	a0,10
    80006efc:	3a0130ef          	jal	8001a29c <putchar>
    goto_priv(PRIV_M);
    80006f00:	4511                	li	a0,4
    80006f02:	bddf90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80006f06:	002007b7          	lui	a5,0x200
    80006f0a:	3007b073          	csrc	mstatus,a5
    CSRS(mideleg, 0b0100); 
    80006f0e:	30326073          	csrs	mideleg,4
    CSRS(CSR_HIE, 0b0100);
    80006f12:	60426073          	csrs	hie,4

    goto_priv(PRIV_VS);
    80006f16:	4509                	li	a0,2
    80006f18:	bc7f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80006f1c:	0ff0000f          	fence
    80006f20:	4785                	li	a5,1
    80006f22:	00036417          	auipc	s0,0x36
    80006f26:	0ee40413          	add	s0,s0,238 # 8003d010 <excpt>
    80006f2a:	00f41023          	sh	a5,0(s0)
    80006f2e:	00036797          	auipc	a5,0x36
    80006f32:	1007bd23          	sd	zero,282(a5) # 8003d048 <excpt+0x38>
    80006f36:	0ff0000f          	fence
    80006f3a:	10500073          	wfi
    wfi();
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    80006f3e:	08200593          	li	a1,130
    80006f42:	00017617          	auipc	a2,0x17
    80006f46:	4c660613          	add	a2,a2,1222 # 8001e408 <__func__.1+0x1778>
    80006f4a:	00016517          	auipc	a0,0x16
    80006f4e:	04650513          	add	a0,a0,70 # 8001cf90 <__func__.1+0x300>
    80006f52:	478140ef          	jal	8001b3ca <printf>
    80006f56:	00144783          	lbu	a5,1(s0)
    80006f5a:	00016597          	auipc	a1,0x16
    80006f5e:	ffe58593          	add	a1,a1,-2 # 8001cf58 <__func__.1+0x2c8>
    80006f62:	c789                	beqz	a5,80006f6c <wfi_exception_tests_14+0x8c>
    80006f64:	00016597          	auipc	a1,0x16
    80006f68:	00458593          	add	a1,a1,4 # 8001cf68 <__func__.1+0x2d8>
    80006f6c:	00016517          	auipc	a0,0x16
    80006f70:	03c50513          	add	a0,a0,60 # 8001cfa8 <__func__.1+0x318>
    80006f74:	456140ef          	jal	8001b3ca <printf>
    80006f78:	00144783          	lbu	a5,1(s0)
    80006f7c:	e3b1                	bnez	a5,80006fc0 <wfi_exception_tests_14+0xe0>
    80006f7e:	4529                	li	a0,10
    80006f80:	31c130ef          	jal	8001a29c <putchar>
    80006f84:	00144783          	lbu	a5,1(s0)
    80006f88:	e795                	bnez	a5,80006fb4 <wfi_exception_tests_14+0xd4>
    80006f8a:	4405                	li	s0,1
        excpt.triggered == false
    ); 
    
    TEST_END();
    80006f8c:	00016597          	auipc	a1,0x16
    80006f90:	fcc58593          	add	a1,a1,-52 # 8001cf58 <__func__.1+0x2c8>
    80006f94:	00016517          	auipc	a0,0x16
    80006f98:	07c50513          	add	a0,a0,124 # 8001d010 <__func__.1+0x380>
    80006f9c:	42e140ef          	jal	8001b3ca <printf>
    80006fa0:	4511                	li	a0,4
    80006fa2:	b3df90ef          	jal	80000ade <goto_priv>
    80006fa6:	b80fa0ef          	jal	80001326 <reset_state>
}
    80006faa:	60a2                	ld	ra,8(sp)
    80006fac:	8522                	mv	a0,s0
    80006fae:	6402                	ld	s0,0(sp)
    80006fb0:	0141                	add	sp,sp,16
    80006fb2:	8082                	ret
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    80006fb4:	4401                	li	s0,0
    TEST_END();
    80006fb6:	00016597          	auipc	a1,0x16
    80006fba:	fb258593          	add	a1,a1,-78 # 8001cf68 <__func__.1+0x2d8>
    80006fbe:	bfd9                	j	80006f94 <wfi_exception_tests_14+0xb4>
    TEST_ASSERT("VS-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    80006fc0:	00016517          	auipc	a0,0x16
    80006fc4:	ff050513          	add	a0,a0,-16 # 8001cfb0 <__func__.1+0x320>
    80006fc8:	402140ef          	jal	8001b3ca <printf>
    80006fcc:	02900513          	li	a0,41
    80006fd0:	2cc130ef          	jal	8001a29c <putchar>
    80006fd4:	b76d                	j	80006f7e <wfi_exception_tests_14+0x9e>

0000000080006fd6 <wfi_exception_tests_15>:



bool wfi_exception_tests_15() {
    80006fd6:	1101                	add	sp,sp,-32

    TEST_START();
    80006fd8:	00015597          	auipc	a1,0x15
    80006fdc:	dc858593          	add	a1,a1,-568 # 8001bda0 <__func__.7>
    80006fe0:	00016517          	auipc	a0,0x16
    80006fe4:	f9850513          	add	a0,a0,-104 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_15() {
    80006fe8:	ec06                	sd	ra,24(sp)
    80006fea:	e822                	sd	s0,16(sp)
    80006fec:	e426                	sd	s1,8(sp)
    TEST_START();
    80006fee:	3dc140ef          	jal	8001b3ca <printf>
    80006ff2:	4529                	li	a0,10
    80006ff4:	2a8130ef          	jal	8001a29c <putchar>
    goto_priv(PRIV_M);
    80006ff8:	4511                	li	a0,4
    80006ffa:	ae5f90ef          	jal	80000ade <goto_priv>
    CSRS(mstatus, MSTATUS_TW);
    80006ffe:	002007b7          	lui	a5,0x200
    80007002:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HS);
    80007006:	450d                	li	a0,3
    80007008:	ad7f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000700c:	0ff0000f          	fence
    80007010:	4785                	li	a5,1
    80007012:	00036417          	auipc	s0,0x36
    80007016:	ffe40413          	add	s0,s0,-2 # 8003d010 <excpt>
    8000701a:	00f41023          	sh	a5,0(s0)
    8000701e:	00036797          	auipc	a5,0x36
    80007022:	0207b523          	sd	zero,42(a5) # 8003d048 <excpt+0x38>
    80007026:	0ff0000f          	fence
    8000702a:	10500073          	wfi
    wfi();
    TEST_ASSERT("S-mode wfi triggers illegal instructions exception when mstatus.tw = 1",
    8000702e:	08200593          	li	a1,130
    80007032:	00017617          	auipc	a2,0x17
    80007036:	55e60613          	add	a2,a2,1374 # 8001e590 <__func__.1+0x1900>
    8000703a:	00016517          	auipc	a0,0x16
    8000703e:	f5650513          	add	a0,a0,-170 # 8001cf90 <__func__.1+0x300>
    80007042:	388140ef          	jal	8001b3ca <printf>
    80007046:	00144783          	lbu	a5,1(s0)
    8000704a:	00016597          	auipc	a1,0x16
    8000704e:	f1e58593          	add	a1,a1,-226 # 8001cf68 <__func__.1+0x2d8>
    80007052:	c789                	beqz	a5,8000705c <wfi_exception_tests_15+0x86>
    80007054:	6418                	ld	a4,8(s0)
    80007056:	4789                	li	a5,2
    80007058:	06f70e63          	beq	a4,a5,800070d4 <wfi_exception_tests_15+0xfe>
    8000705c:	00016517          	auipc	a0,0x16
    80007060:	f4c50513          	add	a0,a0,-180 # 8001cfa8 <__func__.1+0x318>
    80007064:	366140ef          	jal	8001b3ca <printf>
    80007068:	00144783          	lbu	a5,1(s0)
    8000706c:	c789                	beqz	a5,80007076 <wfi_exception_tests_15+0xa0>
    8000706e:	6418                	ld	a4,8(s0)
    80007070:	4789                	li	a5,2
    80007072:	00f70c63          	beq	a4,a5,8000708a <wfi_exception_tests_15+0xb4>
    80007076:	00016517          	auipc	a0,0x16
    8000707a:	f3a50513          	add	a0,a0,-198 # 8001cfb0 <__func__.1+0x320>
    8000707e:	34c140ef          	jal	8001b3ca <printf>
    80007082:	02900513          	li	a0,41
    80007086:	216130ef          	jal	8001a29c <putchar>
    8000708a:	4529                	li	a0,10
    8000708c:	210130ef          	jal	8001a29c <putchar>
    80007090:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_ILI
    );   

    TEST_END();
    80007094:	00016597          	auipc	a1,0x16
    80007098:	ed458593          	add	a1,a1,-300 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("S-mode wfi triggers illegal instructions exception when mstatus.tw = 1",
    8000709c:	c491                	beqz	s1,800070a8 <wfi_exception_tests_15+0xd2>
    8000709e:	6418                	ld	a4,8(s0)
    800070a0:	4789                	li	a5,2
    800070a2:	02f70463          	beq	a4,a5,800070ca <wfi_exception_tests_15+0xf4>
    800070a6:	4481                	li	s1,0
    TEST_END();
    800070a8:	00016517          	auipc	a0,0x16
    800070ac:	f6850513          	add	a0,a0,-152 # 8001d010 <__func__.1+0x380>
    800070b0:	31a140ef          	jal	8001b3ca <printf>
    800070b4:	4511                	li	a0,4
    800070b6:	a29f90ef          	jal	80000ade <goto_priv>
    800070ba:	a6cfa0ef          	jal	80001326 <reset_state>
}
    800070be:	60e2                	ld	ra,24(sp)
    800070c0:	6442                	ld	s0,16(sp)
    800070c2:	8526                	mv	a0,s1
    800070c4:	64a2                	ld	s1,8(sp)
    800070c6:	6105                	add	sp,sp,32
    800070c8:	8082                	ret
    TEST_END();
    800070ca:	00016597          	auipc	a1,0x16
    800070ce:	e8e58593          	add	a1,a1,-370 # 8001cf58 <__func__.1+0x2c8>
    800070d2:	bfd9                	j	800070a8 <wfi_exception_tests_15+0xd2>
    TEST_ASSERT("S-mode wfi triggers illegal instructions exception when mstatus.tw = 1",
    800070d4:	00016597          	auipc	a1,0x16
    800070d8:	e8458593          	add	a1,a1,-380 # 8001cf58 <__func__.1+0x2c8>
    800070dc:	b741                	j	8000705c <wfi_exception_tests_15+0x86>

00000000800070de <wfi_exception_tests_16>:
     * Delegate the pending interrupt to hs mode so it doesnt immediately 
     * trigger a trap to machine when we jump to vs.
     */


bool wfi_exception_tests_16() {
    800070de:	1101                	add	sp,sp,-32

    TEST_START();
    800070e0:	00015597          	auipc	a1,0x15
    800070e4:	cd858593          	add	a1,a1,-808 # 8001bdb8 <__func__.6>
    800070e8:	00016517          	auipc	a0,0x16
    800070ec:	e9050513          	add	a0,a0,-368 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_16() {
    800070f0:	ec06                	sd	ra,24(sp)
    800070f2:	e822                	sd	s0,16(sp)
    800070f4:	e426                	sd	s1,8(sp)
    TEST_START();
    800070f6:	2d4140ef          	jal	8001b3ca <printf>
    800070fa:	4529                	li	a0,10
    800070fc:	1a0130ef          	jal	8001a29c <putchar>
    CSRS(mstatus, MSTATUS_TW);
    80007100:	002007b7          	lui	a5,0x200
    80007104:	3007a073          	csrs	mstatus,a5
    CSRS(CSR_HIDELEG, 0b0100);      
    80007108:	60326073          	csrs	hideleg,4
    CSRS(CSR_VSIE, 0b0010);           
    8000710c:	20416073          	csrs	vsie,2
    
    goto_priv(PRIV_VS);
    80007110:	4509                	li	a0,2
    80007112:	9cdf90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80007116:	0ff0000f          	fence
    8000711a:	4785                	li	a5,1
    8000711c:	00036417          	auipc	s0,0x36
    80007120:	ef440413          	add	s0,s0,-268 # 8003d010 <excpt>
    80007124:	00f41023          	sh	a5,0(s0)
    80007128:	00036797          	auipc	a5,0x36
    8000712c:	f207b023          	sd	zero,-224(a5) # 8003d048 <excpt+0x38>
    80007130:	0ff0000f          	fence
    80007134:	10500073          	wfi
    wfi();
    TEST_ASSERT("VS-mode wfi causes illegal instruction exception when mstatus.tw = 1",
    80007138:	08200593          	li	a1,130
    8000713c:	00017617          	auipc	a2,0x17
    80007140:	49c60613          	add	a2,a2,1180 # 8001e5d8 <__func__.1+0x1948>
    80007144:	00016517          	auipc	a0,0x16
    80007148:	e4c50513          	add	a0,a0,-436 # 8001cf90 <__func__.1+0x300>
    8000714c:	27e140ef          	jal	8001b3ca <printf>
    80007150:	00144783          	lbu	a5,1(s0)
    80007154:	00016597          	auipc	a1,0x16
    80007158:	e1458593          	add	a1,a1,-492 # 8001cf68 <__func__.1+0x2d8>
    8000715c:	c789                	beqz	a5,80007166 <wfi_exception_tests_16+0x88>
    8000715e:	6418                	ld	a4,8(s0)
    80007160:	4789                	li	a5,2
    80007162:	08f70b63          	beq	a4,a5,800071f8 <wfi_exception_tests_16+0x11a>
    80007166:	00016517          	auipc	a0,0x16
    8000716a:	e4250513          	add	a0,a0,-446 # 8001cfa8 <__func__.1+0x318>
    8000716e:	25c140ef          	jal	8001b3ca <printf>
    80007172:	00144783          	lbu	a5,1(s0)
    80007176:	c789                	beqz	a5,80007180 <wfi_exception_tests_16+0xa2>
    80007178:	6418                	ld	a4,8(s0)
    8000717a:	4789                	li	a5,2
    8000717c:	00f70c63          	beq	a4,a5,80007194 <wfi_exception_tests_16+0xb6>
    80007180:	00016517          	auipc	a0,0x16
    80007184:	e3050513          	add	a0,a0,-464 # 8001cfb0 <__func__.1+0x320>
    80007188:	242140ef          	jal	8001b3ca <printf>
    8000718c:	02900513          	li	a0,41
    80007190:	10c130ef          	jal	8001a29c <putchar>
    80007194:	4529                	li	a0,10
    80007196:	106130ef          	jal	8001a29c <putchar>
    8000719a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_ILI
    );   

    goto_priv(PRIV_M);
    8000719e:	4511                	li	a0,4
    TEST_ASSERT("VS-mode wfi causes illegal instruction exception when mstatus.tw = 1",
    800071a0:	c489                	beqz	s1,800071aa <wfi_exception_tests_16+0xcc>
    800071a2:	6418                	ld	a4,8(s0)
    800071a4:	4789                	li	a5,2
    800071a6:	02f70e63          	beq	a4,a5,800071e2 <wfi_exception_tests_16+0x104>
    goto_priv(PRIV_M);
    800071aa:	935f90ef          	jal	80000ade <goto_priv>
    CSRC(mstatus, MSTATUS_TW);
    800071ae:	002007b7          	lui	a5,0x200
    800071b2:	3007b073          	csrc	mstatus,a5
    TEST_ASSERT("VS-mode wfi causes illegal instruction exception when mstatus.tw = 1",
    800071b6:	4481                	li	s1,0
    TEST_END();
    800071b8:	00016597          	auipc	a1,0x16
    800071bc:	db058593          	add	a1,a1,-592 # 8001cf68 <__func__.1+0x2d8>
    800071c0:	00016517          	auipc	a0,0x16
    800071c4:	e5050513          	add	a0,a0,-432 # 8001d010 <__func__.1+0x380>
    800071c8:	202140ef          	jal	8001b3ca <printf>
    800071cc:	4511                	li	a0,4
    800071ce:	911f90ef          	jal	80000ade <goto_priv>
    800071d2:	954fa0ef          	jal	80001326 <reset_state>
}
    800071d6:	60e2                	ld	ra,24(sp)
    800071d8:	6442                	ld	s0,16(sp)
    800071da:	8526                	mv	a0,s1
    800071dc:	64a2                	ld	s1,8(sp)
    800071de:	6105                	add	sp,sp,32
    800071e0:	8082                	ret
    goto_priv(PRIV_M);
    800071e2:	8fdf90ef          	jal	80000ade <goto_priv>
    CSRC(mstatus, MSTATUS_TW);
    800071e6:	002007b7          	lui	a5,0x200
    800071ea:	3007b073          	csrc	mstatus,a5
    TEST_END();
    800071ee:	00016597          	auipc	a1,0x16
    800071f2:	d6a58593          	add	a1,a1,-662 # 8001cf58 <__func__.1+0x2c8>
    800071f6:	b7e9                	j	800071c0 <wfi_exception_tests_16+0xe2>
    TEST_ASSERT("VS-mode wfi causes illegal instruction exception when mstatus.tw = 1",
    800071f8:	00016597          	auipc	a1,0x16
    800071fc:	d6058593          	add	a1,a1,-672 # 8001cf58 <__func__.1+0x2c8>
    80007200:	b79d                	j	80007166 <wfi_exception_tests_16+0x88>

0000000080007202 <wfi_exception_tests_17>:

bool wfi_exception_tests_17() {
    80007202:	1141                	add	sp,sp,-16

    TEST_START();
    80007204:	00015597          	auipc	a1,0x15
    80007208:	bcc58593          	add	a1,a1,-1076 # 8001bdd0 <__func__.5>
    8000720c:	00016517          	auipc	a0,0x16
    80007210:	d6c50513          	add	a0,a0,-660 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_17() {
    80007214:	e406                	sd	ra,8(sp)
    80007216:	e022                	sd	s0,0(sp)
    TEST_START();
    80007218:	1b2140ef          	jal	8001b3ca <printf>
    8000721c:	4529                	li	a0,10
    8000721e:	07e130ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80007222:	4511                	li	a0,4
    80007224:	8bbf90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80007228:	002007b7          	lui	a5,0x200
    8000722c:	3007b073          	csrc	mstatus,a5
    CSRC(CSR_HSTATUS,HSTATUS_VTW);
    80007230:	6007b073          	csrc	hstatus,a5

    goto_priv(PRIV_VS);
    80007234:	4509                	li	a0,2
    80007236:	8a9f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000723a:	0ff0000f          	fence
    8000723e:	4785                	li	a5,1
    80007240:	00036417          	auipc	s0,0x36
    80007244:	dd040413          	add	s0,s0,-560 # 8003d010 <excpt>
    80007248:	00f41023          	sh	a5,0(s0)
    8000724c:	00036797          	auipc	a5,0x36
    80007250:	de07be23          	sd	zero,-516(a5) # 8003d048 <excpt+0x38>
    80007254:	0ff0000f          	fence
    80007258:	10500073          	wfi
    wfi();
    TEST_ASSERT("VS-mode wfi does not trap when mstatus.tw = 0 and hstatus.vtw = 0",
    8000725c:	08200593          	li	a1,130
    80007260:	00017617          	auipc	a2,0x17
    80007264:	3c060613          	add	a2,a2,960 # 8001e620 <__func__.1+0x1990>
    80007268:	00016517          	auipc	a0,0x16
    8000726c:	d2850513          	add	a0,a0,-728 # 8001cf90 <__func__.1+0x300>
    80007270:	15a140ef          	jal	8001b3ca <printf>
    80007274:	00144783          	lbu	a5,1(s0)
    80007278:	00016597          	auipc	a1,0x16
    8000727c:	ce058593          	add	a1,a1,-800 # 8001cf58 <__func__.1+0x2c8>
    80007280:	c789                	beqz	a5,8000728a <wfi_exception_tests_17+0x88>
    80007282:	00016597          	auipc	a1,0x16
    80007286:	ce658593          	add	a1,a1,-794 # 8001cf68 <__func__.1+0x2d8>
    8000728a:	00016517          	auipc	a0,0x16
    8000728e:	d1e50513          	add	a0,a0,-738 # 8001cfa8 <__func__.1+0x318>
    80007292:	138140ef          	jal	8001b3ca <printf>
    80007296:	00144783          	lbu	a5,1(s0)
    8000729a:	e3b1                	bnez	a5,800072de <wfi_exception_tests_17+0xdc>
    8000729c:	4529                	li	a0,10
    8000729e:	7ff120ef          	jal	8001a29c <putchar>
    800072a2:	00144783          	lbu	a5,1(s0)
    800072a6:	e795                	bnez	a5,800072d2 <wfi_exception_tests_17+0xd0>
    800072a8:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    800072aa:	00016597          	auipc	a1,0x16
    800072ae:	cae58593          	add	a1,a1,-850 # 8001cf58 <__func__.1+0x2c8>
    800072b2:	00016517          	auipc	a0,0x16
    800072b6:	d5e50513          	add	a0,a0,-674 # 8001d010 <__func__.1+0x380>
    800072ba:	110140ef          	jal	8001b3ca <printf>
    800072be:	4511                	li	a0,4
    800072c0:	81ff90ef          	jal	80000ade <goto_priv>
    800072c4:	862fa0ef          	jal	80001326 <reset_state>
}
    800072c8:	60a2                	ld	ra,8(sp)
    800072ca:	8522                	mv	a0,s0
    800072cc:	6402                	ld	s0,0(sp)
    800072ce:	0141                	add	sp,sp,16
    800072d0:	8082                	ret
    TEST_ASSERT("VS-mode wfi does not trap when mstatus.tw = 0 and hstatus.vtw = 0",
    800072d2:	4401                	li	s0,0
    TEST_END();
    800072d4:	00016597          	auipc	a1,0x16
    800072d8:	c9458593          	add	a1,a1,-876 # 8001cf68 <__func__.1+0x2d8>
    800072dc:	bfd9                	j	800072b2 <wfi_exception_tests_17+0xb0>
    TEST_ASSERT("VS-mode wfi does not trap when mstatus.tw = 0 and hstatus.vtw = 0",
    800072de:	00016517          	auipc	a0,0x16
    800072e2:	cd250513          	add	a0,a0,-814 # 8001cfb0 <__func__.1+0x320>
    800072e6:	0e4140ef          	jal	8001b3ca <printf>
    800072ea:	02900513          	li	a0,41
    800072ee:	7af120ef          	jal	8001a29c <putchar>
    800072f2:	b76d                	j	8000729c <wfi_exception_tests_17+0x9a>

00000000800072f4 <wfi_exception_tests_18>:


bool wfi_exception_tests_18() {
    800072f4:	1101                	add	sp,sp,-32

    TEST_START();
    800072f6:	00015597          	auipc	a1,0x15
    800072fa:	af258593          	add	a1,a1,-1294 # 8001bde8 <__func__.4>
    800072fe:	00016517          	auipc	a0,0x16
    80007302:	c7a50513          	add	a0,a0,-902 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_18() {
    80007306:	ec06                	sd	ra,24(sp)
    80007308:	e822                	sd	s0,16(sp)
    8000730a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000730c:	0be140ef          	jal	8001b3ca <printf>
    80007310:	4529                	li	a0,10
    80007312:	78b120ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80007316:	4511                	li	a0,4
    80007318:	fc6f90ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HSTATUS, HSTATUS_VTW);  
    8000731c:	002007b7          	lui	a5,0x200
    80007320:	6007a073          	csrs	hstatus,a5

    goto_priv(PRIV_VS);
    80007324:	4509                	li	a0,2
    80007326:	fb8f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000732a:	0ff0000f          	fence
    8000732e:	4785                	li	a5,1
    80007330:	00036417          	auipc	s0,0x36
    80007334:	ce040413          	add	s0,s0,-800 # 8003d010 <excpt>
    80007338:	00f41023          	sh	a5,0(s0)
    8000733c:	00036797          	auipc	a5,0x36
    80007340:	d007b623          	sd	zero,-756(a5) # 8003d048 <excpt+0x38>
    80007344:	0ff0000f          	fence
    80007348:	10500073          	wfi
    wfi();
    TEST_ASSERT("VS-mode wfi triggers virtual inst. exception  when hstatus.vtw = 1",
    8000734c:	08200593          	li	a1,130
    80007350:	00017617          	auipc	a2,0x17
    80007354:	31860613          	add	a2,a2,792 # 8001e668 <__func__.1+0x19d8>
    80007358:	00016517          	auipc	a0,0x16
    8000735c:	c3850513          	add	a0,a0,-968 # 8001cf90 <__func__.1+0x300>
    80007360:	06a140ef          	jal	8001b3ca <printf>
    80007364:	00144783          	lbu	a5,1(s0)
    80007368:	00016597          	auipc	a1,0x16
    8000736c:	c0058593          	add	a1,a1,-1024 # 8001cf68 <__func__.1+0x2d8>
    80007370:	c789                	beqz	a5,8000737a <wfi_exception_tests_18+0x86>
    80007372:	6418                	ld	a4,8(s0)
    80007374:	47d9                	li	a5,22
    80007376:	06f70e63          	beq	a4,a5,800073f2 <wfi_exception_tests_18+0xfe>
    8000737a:	00016517          	auipc	a0,0x16
    8000737e:	c2e50513          	add	a0,a0,-978 # 8001cfa8 <__func__.1+0x318>
    80007382:	048140ef          	jal	8001b3ca <printf>
    80007386:	00144783          	lbu	a5,1(s0)
    8000738a:	c789                	beqz	a5,80007394 <wfi_exception_tests_18+0xa0>
    8000738c:	6418                	ld	a4,8(s0)
    8000738e:	47d9                	li	a5,22
    80007390:	00f70c63          	beq	a4,a5,800073a8 <wfi_exception_tests_18+0xb4>
    80007394:	00016517          	auipc	a0,0x16
    80007398:	c1c50513          	add	a0,a0,-996 # 8001cfb0 <__func__.1+0x320>
    8000739c:	02e140ef          	jal	8001b3ca <printf>
    800073a0:	02900513          	li	a0,41
    800073a4:	6f9120ef          	jal	8001a29c <putchar>
    800073a8:	4529                	li	a0,10
    800073aa:	6f3120ef          	jal	8001a29c <putchar>
    800073ae:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_VRTI
    ); 

    TEST_END();
    800073b2:	00016597          	auipc	a1,0x16
    800073b6:	bb658593          	add	a1,a1,-1098 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VS-mode wfi triggers virtual inst. exception  when hstatus.vtw = 1",
    800073ba:	c491                	beqz	s1,800073c6 <wfi_exception_tests_18+0xd2>
    800073bc:	6418                	ld	a4,8(s0)
    800073be:	47d9                	li	a5,22
    800073c0:	02f70463          	beq	a4,a5,800073e8 <wfi_exception_tests_18+0xf4>
    800073c4:	4481                	li	s1,0
    TEST_END();
    800073c6:	00016517          	auipc	a0,0x16
    800073ca:	c4a50513          	add	a0,a0,-950 # 8001d010 <__func__.1+0x380>
    800073ce:	7fd130ef          	jal	8001b3ca <printf>
    800073d2:	4511                	li	a0,4
    800073d4:	f0af90ef          	jal	80000ade <goto_priv>
    800073d8:	f4ff90ef          	jal	80001326 <reset_state>
}
    800073dc:	60e2                	ld	ra,24(sp)
    800073de:	6442                	ld	s0,16(sp)
    800073e0:	8526                	mv	a0,s1
    800073e2:	64a2                	ld	s1,8(sp)
    800073e4:	6105                	add	sp,sp,32
    800073e6:	8082                	ret
    TEST_END();
    800073e8:	00016597          	auipc	a1,0x16
    800073ec:	b7058593          	add	a1,a1,-1168 # 8001cf58 <__func__.1+0x2c8>
    800073f0:	bfd9                	j	800073c6 <wfi_exception_tests_18+0xd2>
    TEST_ASSERT("VS-mode wfi triggers virtual inst. exception  when hstatus.vtw = 1",
    800073f2:	00016597          	auipc	a1,0x16
    800073f6:	b6658593          	add	a1,a1,-1178 # 8001cf58 <__func__.1+0x2c8>
    800073fa:	b741                	j	8000737a <wfi_exception_tests_18+0x86>

00000000800073fc <wfi_exception_tests_19>:

bool wfi_exception_tests_19() {
    800073fc:	1101                	add	sp,sp,-32

    TEST_START();
    800073fe:	00015597          	auipc	a1,0x15
    80007402:	a0258593          	add	a1,a1,-1534 # 8001be00 <__func__.3>
    80007406:	00016517          	auipc	a0,0x16
    8000740a:	b7250513          	add	a0,a0,-1166 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_19() {
    8000740e:	ec06                	sd	ra,24(sp)
    80007410:	e822                	sd	s0,16(sp)
    80007412:	e426                	sd	s1,8(sp)
    TEST_START();
    80007414:	7b7130ef          	jal	8001b3ca <printf>
    80007418:	4529                	li	a0,10
    8000741a:	683120ef          	jal	8001a29c <putchar>
    //V=1&mstatus.TW=0 , hstatus.vtw=1VSWFI
    goto_priv(PRIV_M);
    8000741e:	4511                	li	a0,4
    80007420:	ebef90ef          	jal	80000ade <goto_priv>

    CSRW(CSR_SIE, 0x0);
    80007424:	10405073          	csrw	sie,0
    CSRS(CSR_HSTATUS,HSTATUS_VTW);
    80007428:	002007b7          	lui	a5,0x200
    8000742c:	6007a073          	csrs	hstatus,a5
    CSRC(mstatus, MSTATUS_TW);
    80007430:	3007b073          	csrc	mstatus,a5

    goto_priv(PRIV_VS);
    80007434:	4509                	li	a0,2
    80007436:	ea8f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000743a:	0ff0000f          	fence
    8000743e:	4785                	li	a5,1
    80007440:	00036417          	auipc	s0,0x36
    80007444:	bd040413          	add	s0,s0,-1072 # 8003d010 <excpt>
    80007448:	00f41023          	sh	a5,0(s0)
    8000744c:	00036797          	auipc	a5,0x36
    80007450:	be07be23          	sd	zero,-1028(a5) # 8003d048 <excpt+0x38>
    80007454:	0ff0000f          	fence
    80007458:	10500073          	wfi
    wfi();
        printf("%d\n",excpt.cause);
    8000745c:	640c                	ld	a1,8(s0)
    8000745e:	00016517          	auipc	a0,0x16
    80007462:	58250513          	add	a0,a0,1410 # 8001d9e0 <__func__.1+0xd50>
    80007466:	765130ef          	jal	8001b3ca <printf>
    TEST_ASSERT("VS-mode wfi causes virtual instruction exception when mstatus.tw=0",
    8000746a:	08200593          	li	a1,130
    8000746e:	00017617          	auipc	a2,0x17
    80007472:	24260613          	add	a2,a2,578 # 8001e6b0 <__func__.1+0x1a20>
    80007476:	00016517          	auipc	a0,0x16
    8000747a:	b1a50513          	add	a0,a0,-1254 # 8001cf90 <__func__.1+0x300>
    8000747e:	74d130ef          	jal	8001b3ca <printf>
    80007482:	00144783          	lbu	a5,1(s0)
    80007486:	00016597          	auipc	a1,0x16
    8000748a:	ae258593          	add	a1,a1,-1310 # 8001cf68 <__func__.1+0x2d8>
    8000748e:	c789                	beqz	a5,80007498 <wfi_exception_tests_19+0x9c>
    80007490:	6418                	ld	a4,8(s0)
    80007492:	47d9                	li	a5,22
    80007494:	06f70e63          	beq	a4,a5,80007510 <wfi_exception_tests_19+0x114>
    80007498:	00016517          	auipc	a0,0x16
    8000749c:	b1050513          	add	a0,a0,-1264 # 8001cfa8 <__func__.1+0x318>
    800074a0:	72b130ef          	jal	8001b3ca <printf>
    800074a4:	00144783          	lbu	a5,1(s0)
    800074a8:	c789                	beqz	a5,800074b2 <wfi_exception_tests_19+0xb6>
    800074aa:	6418                	ld	a4,8(s0)
    800074ac:	47d9                	li	a5,22
    800074ae:	00f70c63          	beq	a4,a5,800074c6 <wfi_exception_tests_19+0xca>
    800074b2:	00016517          	auipc	a0,0x16
    800074b6:	afe50513          	add	a0,a0,-1282 # 8001cfb0 <__func__.1+0x320>
    800074ba:	711130ef          	jal	8001b3ca <printf>
    800074be:	02900513          	li	a0,41
    800074c2:	5db120ef          	jal	8001a29c <putchar>
    800074c6:	4529                	li	a0,10
    800074c8:	5d5120ef          	jal	8001a29c <putchar>
    800074cc:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_VRTI
    ); 

    TEST_END();
    800074d0:	00016597          	auipc	a1,0x16
    800074d4:	a9858593          	add	a1,a1,-1384 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VS-mode wfi causes virtual instruction exception when mstatus.tw=0",
    800074d8:	c491                	beqz	s1,800074e4 <wfi_exception_tests_19+0xe8>
    800074da:	6418                	ld	a4,8(s0)
    800074dc:	47d9                	li	a5,22
    800074de:	02f70463          	beq	a4,a5,80007506 <wfi_exception_tests_19+0x10a>
    800074e2:	4481                	li	s1,0
    TEST_END();
    800074e4:	00016517          	auipc	a0,0x16
    800074e8:	b2c50513          	add	a0,a0,-1236 # 8001d010 <__func__.1+0x380>
    800074ec:	6df130ef          	jal	8001b3ca <printf>
    800074f0:	4511                	li	a0,4
    800074f2:	decf90ef          	jal	80000ade <goto_priv>
    800074f6:	e31f90ef          	jal	80001326 <reset_state>
}
    800074fa:	60e2                	ld	ra,24(sp)
    800074fc:	6442                	ld	s0,16(sp)
    800074fe:	8526                	mv	a0,s1
    80007500:	64a2                	ld	s1,8(sp)
    80007502:	6105                	add	sp,sp,32
    80007504:	8082                	ret
    TEST_END();
    80007506:	00016597          	auipc	a1,0x16
    8000750a:	a5258593          	add	a1,a1,-1454 # 8001cf58 <__func__.1+0x2c8>
    8000750e:	bfd9                	j	800074e4 <wfi_exception_tests_19+0xe8>
    TEST_ASSERT("VS-mode wfi causes virtual instruction exception when mstatus.tw=0",
    80007510:	00016597          	auipc	a1,0x16
    80007514:	a4858593          	add	a1,a1,-1464 # 8001cf58 <__func__.1+0x2c8>
    80007518:	b741                	j	80007498 <wfi_exception_tests_19+0x9c>

000000008000751a <wfi_exception_tests_20>:





bool wfi_exception_tests_20() {
    8000751a:	1101                	add	sp,sp,-32

    TEST_START();
    8000751c:	00015597          	auipc	a1,0x15
    80007520:	8fc58593          	add	a1,a1,-1796 # 8001be18 <__func__.2>
    80007524:	00016517          	auipc	a0,0x16
    80007528:	a5450513          	add	a0,a0,-1452 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_20() {
    8000752c:	ec06                	sd	ra,24(sp)
    8000752e:	e822                	sd	s0,16(sp)
    80007530:	e426                	sd	s1,8(sp)
    TEST_START();
    80007532:	699130ef          	jal	8001b3ca <printf>
    80007536:	4529                	li	a0,10
    80007538:	565120ef          	jal	8001a29c <putchar>
    
    TEST_SETUP_EXCEPT();
    8000753c:	0ff0000f          	fence
    80007540:	00036417          	auipc	s0,0x36
    80007544:	ad040413          	add	s0,s0,-1328 # 8003d010 <excpt>
    80007548:	4485                	li	s1,1
    8000754a:	00941023          	sh	s1,0(s0)
    8000754e:	00036797          	auipc	a5,0x36
    80007552:	ae07bd23          	sd	zero,-1286(a5) # 8003d048 <excpt+0x38>
    80007556:	0ff0000f          	fence
    //mstatus.TW=0HSwfi
    goto_priv(PRIV_M);
    8000755a:	4511                	li	a0,4
    8000755c:	d82f90ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TW);
    80007560:	002007b7          	lui	a5,0x200
    80007564:	3007b073          	csrc	mstatus,a5

    CSRS(CSR_HIE, 0b0100);
    80007568:	60426073          	csrs	hie,4
    CSRS(CSR_HIP, 0b0100);
    8000756c:	64426073          	csrs	hip,4
    CSRS(mideleg, 0b0100);
    80007570:	30326073          	csrs	mideleg,4

    goto_priv(PRIV_HS);
    80007574:	450d                	li	a0,3
    80007576:	d68f90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000757a:	0ff0000f          	fence
    8000757e:	00036797          	auipc	a5,0x36
    80007582:	ac07b523          	sd	zero,-1334(a5) # 8003d048 <excpt+0x38>
    80007586:	00941023          	sh	s1,0(s0)
    8000758a:	0ff0000f          	fence
    8000758e:	10500073          	wfi
    wfi();
    TEST_ASSERT("S-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    80007592:	08200593          	li	a1,130
    80007596:	00017617          	auipc	a2,0x17
    8000759a:	16260613          	add	a2,a2,354 # 8001e6f8 <__func__.1+0x1a68>
    8000759e:	00016517          	auipc	a0,0x16
    800075a2:	9f250513          	add	a0,a0,-1550 # 8001cf90 <__func__.1+0x300>
    800075a6:	625130ef          	jal	8001b3ca <printf>
    800075aa:	00144783          	lbu	a5,1(s0)
    800075ae:	00016597          	auipc	a1,0x16
    800075b2:	9aa58593          	add	a1,a1,-1622 # 8001cf58 <__func__.1+0x2c8>
    800075b6:	c789                	beqz	a5,800075c0 <wfi_exception_tests_20+0xa6>
    800075b8:	00016597          	auipc	a1,0x16
    800075bc:	9b058593          	add	a1,a1,-1616 # 8001cf68 <__func__.1+0x2d8>
    800075c0:	00016517          	auipc	a0,0x16
    800075c4:	9e850513          	add	a0,a0,-1560 # 8001cfa8 <__func__.1+0x318>
    800075c8:	603130ef          	jal	8001b3ca <printf>
    800075cc:	00144783          	lbu	a5,1(s0)
    800075d0:	e3b9                	bnez	a5,80007616 <wfi_exception_tests_20+0xfc>
    800075d2:	4529                	li	a0,10
    800075d4:	4c9120ef          	jal	8001a29c <putchar>
    800075d8:	00144783          	lbu	a5,1(s0)
    800075dc:	e79d                	bnez	a5,8000760a <wfi_exception_tests_20+0xf0>
    800075de:	4405                	li	s0,1
        excpt.triggered == false
    );   

    TEST_END();
    800075e0:	00016597          	auipc	a1,0x16
    800075e4:	97858593          	add	a1,a1,-1672 # 8001cf58 <__func__.1+0x2c8>
    800075e8:	00016517          	auipc	a0,0x16
    800075ec:	a2850513          	add	a0,a0,-1496 # 8001d010 <__func__.1+0x380>
    800075f0:	5db130ef          	jal	8001b3ca <printf>
    800075f4:	4511                	li	a0,4
    800075f6:	ce8f90ef          	jal	80000ade <goto_priv>
    800075fa:	d2df90ef          	jal	80001326 <reset_state>
}
    800075fe:	60e2                	ld	ra,24(sp)
    80007600:	8522                	mv	a0,s0
    80007602:	6442                	ld	s0,16(sp)
    80007604:	64a2                	ld	s1,8(sp)
    80007606:	6105                	add	sp,sp,32
    80007608:	8082                	ret
    TEST_ASSERT("S-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    8000760a:	4401                	li	s0,0
    TEST_END();
    8000760c:	00016597          	auipc	a1,0x16
    80007610:	95c58593          	add	a1,a1,-1700 # 8001cf68 <__func__.1+0x2d8>
    80007614:	bfd1                	j	800075e8 <wfi_exception_tests_20+0xce>
    TEST_ASSERT("S-mode wfi does not trigger exception when Interrupt is not disabled and mstatus.TW=0 and mideleg=1",
    80007616:	00016517          	auipc	a0,0x16
    8000761a:	99a50513          	add	a0,a0,-1638 # 8001cfb0 <__func__.1+0x320>
    8000761e:	5ad130ef          	jal	8001b3ca <printf>
    80007622:	02900513          	li	a0,41
    80007626:	477120ef          	jal	8001a29c <putchar>
    8000762a:	b765                	j	800075d2 <wfi_exception_tests_20+0xb8>

000000008000762c <wfi_exception_tests_21>:



bool wfi_exception_tests_21() {
    8000762c:	1101                	add	sp,sp,-32

    TEST_START();
    8000762e:	00015597          	auipc	a1,0x15
    80007632:	80258593          	add	a1,a1,-2046 # 8001be30 <__func__.1>
    80007636:	00016517          	auipc	a0,0x16
    8000763a:	94250513          	add	a0,a0,-1726 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_21() {
    8000763e:	ec06                	sd	ra,24(sp)
    80007640:	e822                	sd	s0,16(sp)
    80007642:	e426                	sd	s1,8(sp)
    TEST_START();
    80007644:	587130ef          	jal	8001b3ca <printf>
    80007648:	4529                	li	a0,10
    8000764a:	453120ef          	jal	8001a29c <putchar>

    //V=0&mstatus.TW=1S/HSUWFI,wfixepc=pc+4
    TEST_SETUP_EXCEPT();
    8000764e:	0ff0000f          	fence
    80007652:	4785                	li	a5,1
    80007654:	00036417          	auipc	s0,0x36
    80007658:	9bc40413          	add	s0,s0,-1604 # 8003d010 <excpt>
    8000765c:	00f41023          	sh	a5,0(s0)
    80007660:	00036797          	auipc	a5,0x36
    80007664:	9e07b423          	sd	zero,-1560(a5) # 8003d048 <excpt+0x38>
    80007668:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000766c:	4511                	li	a0,4
    8000766e:	c70f90ef          	jal	80000ade <goto_priv>
    CSRW(CSR_HIE, 0x2);
    80007672:	60415073          	csrw	hie,2
    
    CSRS(mstatus, MSTATUS_TW);
    80007676:	002007b7          	lui	a5,0x200
    8000767a:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HU);
    8000767e:	4505                	li	a0,1
    80007680:	c5ef90ef          	jal	80000ade <goto_priv>
    80007684:	10500073          	wfi
    wfi();
    // CSRW(CSR_HIP,0x2);

    TEST_ASSERT("HU-mode wfi causes illegal instruction exception when mstatus.tw=1",
    80007688:	08200593          	li	a1,130
    8000768c:	00017617          	auipc	a2,0x17
    80007690:	0d460613          	add	a2,a2,212 # 8001e760 <__func__.1+0x1ad0>
    80007694:	00016517          	auipc	a0,0x16
    80007698:	8fc50513          	add	a0,a0,-1796 # 8001cf90 <__func__.1+0x300>
    8000769c:	52f130ef          	jal	8001b3ca <printf>
    800076a0:	00144783          	lbu	a5,1(s0)
    800076a4:	00016597          	auipc	a1,0x16
    800076a8:	8c458593          	add	a1,a1,-1852 # 8001cf68 <__func__.1+0x2d8>
    800076ac:	c789                	beqz	a5,800076b6 <wfi_exception_tests_21+0x8a>
    800076ae:	6418                	ld	a4,8(s0)
    800076b0:	4789                	li	a5,2
    800076b2:	06f70e63          	beq	a4,a5,8000772e <wfi_exception_tests_21+0x102>
    800076b6:	00016517          	auipc	a0,0x16
    800076ba:	8f250513          	add	a0,a0,-1806 # 8001cfa8 <__func__.1+0x318>
    800076be:	50d130ef          	jal	8001b3ca <printf>
    800076c2:	00144783          	lbu	a5,1(s0)
    800076c6:	c789                	beqz	a5,800076d0 <wfi_exception_tests_21+0xa4>
    800076c8:	6418                	ld	a4,8(s0)
    800076ca:	4789                	li	a5,2
    800076cc:	00f70c63          	beq	a4,a5,800076e4 <wfi_exception_tests_21+0xb8>
    800076d0:	00016517          	auipc	a0,0x16
    800076d4:	8e050513          	add	a0,a0,-1824 # 8001cfb0 <__func__.1+0x320>
    800076d8:	4f3130ef          	jal	8001b3ca <printf>
    800076dc:	02900513          	li	a0,41
    800076e0:	3bd120ef          	jal	8001a29c <putchar>
    800076e4:	4529                	li	a0,10
    800076e6:	3b7120ef          	jal	8001a29c <putchar>
    800076ea:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_ILI
    ); 
    

    TEST_END();
    800076ee:	00016597          	auipc	a1,0x16
    800076f2:	87a58593          	add	a1,a1,-1926 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU-mode wfi causes illegal instruction exception when mstatus.tw=1",
    800076f6:	c491                	beqz	s1,80007702 <wfi_exception_tests_21+0xd6>
    800076f8:	6418                	ld	a4,8(s0)
    800076fa:	4789                	li	a5,2
    800076fc:	02f70463          	beq	a4,a5,80007724 <wfi_exception_tests_21+0xf8>
    80007700:	4481                	li	s1,0
    TEST_END();
    80007702:	00016517          	auipc	a0,0x16
    80007706:	90e50513          	add	a0,a0,-1778 # 8001d010 <__func__.1+0x380>
    8000770a:	4c1130ef          	jal	8001b3ca <printf>
    8000770e:	4511                	li	a0,4
    80007710:	bcef90ef          	jal	80000ade <goto_priv>
    80007714:	c13f90ef          	jal	80001326 <reset_state>
}
    80007718:	60e2                	ld	ra,24(sp)
    8000771a:	6442                	ld	s0,16(sp)
    8000771c:	8526                	mv	a0,s1
    8000771e:	64a2                	ld	s1,8(sp)
    80007720:	6105                	add	sp,sp,32
    80007722:	8082                	ret
    TEST_END();
    80007724:	00016597          	auipc	a1,0x16
    80007728:	83458593          	add	a1,a1,-1996 # 8001cf58 <__func__.1+0x2c8>
    8000772c:	bfd9                	j	80007702 <wfi_exception_tests_21+0xd6>
    TEST_ASSERT("HU-mode wfi causes illegal instruction exception when mstatus.tw=1",
    8000772e:	00016597          	auipc	a1,0x16
    80007732:	82a58593          	add	a1,a1,-2006 # 8001cf58 <__func__.1+0x2c8>
    80007736:	b741                	j	800076b6 <wfi_exception_tests_21+0x8a>

0000000080007738 <wfi_exception_tests_22>:


bool wfi_exception_tests_22() {
    80007738:	1101                	add	sp,sp,-32

    TEST_START();
    8000773a:	00014597          	auipc	a1,0x14
    8000773e:	70e58593          	add	a1,a1,1806 # 8001be48 <__func__.0>
    80007742:	00016517          	auipc	a0,0x16
    80007746:	83650513          	add	a0,a0,-1994 # 8001cf78 <__func__.1+0x2e8>
bool wfi_exception_tests_22() {
    8000774a:	ec06                	sd	ra,24(sp)
    8000774c:	e822                	sd	s0,16(sp)
    8000774e:	e426                	sd	s1,8(sp)
    TEST_START();
    80007750:	47b130ef          	jal	8001b3ca <printf>
    80007754:	4529                	li	a0,10
    80007756:	347120ef          	jal	8001a29c <putchar>

    //V=0&mstatus.TW=1S/HSUWFI
    TEST_SETUP_EXCEPT();
    8000775a:	0ff0000f          	fence
    8000775e:	4785                	li	a5,1
    80007760:	00036417          	auipc	s0,0x36
    80007764:	8b040413          	add	s0,s0,-1872 # 8003d010 <excpt>
    80007768:	00f41023          	sh	a5,0(s0)
    8000776c:	00036797          	auipc	a5,0x36
    80007770:	8c07be23          	sd	zero,-1828(a5) # 8003d048 <excpt+0x38>
    80007774:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80007778:	4511                	li	a0,4
    8000777a:	b64f90ef          	jal	80000ade <goto_priv>
    CSRW(CSR_HIE, 0);
    8000777e:	60405073          	csrw	hie,0
    CSRW(CSR_HIP,0);
    80007782:	64405073          	csrw	hip,0
    CSRS(mstatus, MSTATUS_TW);
    80007786:	002007b7          	lui	a5,0x200
    8000778a:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HU);
    8000778e:	4505                	li	a0,1
    80007790:	b4ef90ef          	jal	80000ade <goto_priv>
    80007794:	10500073          	wfi
    wfi();
    
    TEST_ASSERT("HU-mode wfi causes illegal instruction exception when mstatus.tw=1",
    80007798:	08200593          	li	a1,130
    8000779c:	00017617          	auipc	a2,0x17
    800077a0:	fc460613          	add	a2,a2,-60 # 8001e760 <__func__.1+0x1ad0>
    800077a4:	00015517          	auipc	a0,0x15
    800077a8:	7ec50513          	add	a0,a0,2028 # 8001cf90 <__func__.1+0x300>
    800077ac:	41f130ef          	jal	8001b3ca <printf>
    800077b0:	00144783          	lbu	a5,1(s0)
    800077b4:	00015597          	auipc	a1,0x15
    800077b8:	7b458593          	add	a1,a1,1972 # 8001cf68 <__func__.1+0x2d8>
    800077bc:	c789                	beqz	a5,800077c6 <wfi_exception_tests_22+0x8e>
    800077be:	6418                	ld	a4,8(s0)
    800077c0:	4789                	li	a5,2
    800077c2:	06f70e63          	beq	a4,a5,8000783e <wfi_exception_tests_22+0x106>
    800077c6:	00015517          	auipc	a0,0x15
    800077ca:	7e250513          	add	a0,a0,2018 # 8001cfa8 <__func__.1+0x318>
    800077ce:	3fd130ef          	jal	8001b3ca <printf>
    800077d2:	00144783          	lbu	a5,1(s0)
    800077d6:	c789                	beqz	a5,800077e0 <wfi_exception_tests_22+0xa8>
    800077d8:	6418                	ld	a4,8(s0)
    800077da:	4789                	li	a5,2
    800077dc:	00f70c63          	beq	a4,a5,800077f4 <wfi_exception_tests_22+0xbc>
    800077e0:	00015517          	auipc	a0,0x15
    800077e4:	7d050513          	add	a0,a0,2000 # 8001cfb0 <__func__.1+0x320>
    800077e8:	3e3130ef          	jal	8001b3ca <printf>
    800077ec:	02900513          	li	a0,41
    800077f0:	2ad120ef          	jal	8001a29c <putchar>
    800077f4:	4529                	li	a0,10
    800077f6:	2a7120ef          	jal	8001a29c <putchar>
    800077fa:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&  
        excpt.cause == CAUSE_ILI
    ); 
    

    TEST_END();
    800077fe:	00015597          	auipc	a1,0x15
    80007802:	76a58593          	add	a1,a1,1898 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU-mode wfi causes illegal instruction exception when mstatus.tw=1",
    80007806:	c491                	beqz	s1,80007812 <wfi_exception_tests_22+0xda>
    80007808:	6418                	ld	a4,8(s0)
    8000780a:	4789                	li	a5,2
    8000780c:	02f70463          	beq	a4,a5,80007834 <wfi_exception_tests_22+0xfc>
    80007810:	4481                	li	s1,0
    TEST_END();
    80007812:	00015517          	auipc	a0,0x15
    80007816:	7fe50513          	add	a0,a0,2046 # 8001d010 <__func__.1+0x380>
    8000781a:	3b1130ef          	jal	8001b3ca <printf>
    8000781e:	4511                	li	a0,4
    80007820:	abef90ef          	jal	80000ade <goto_priv>
    80007824:	b03f90ef          	jal	80001326 <reset_state>
}
    80007828:	60e2                	ld	ra,24(sp)
    8000782a:	6442                	ld	s0,16(sp)
    8000782c:	8526                	mv	a0,s1
    8000782e:	64a2                	ld	s1,8(sp)
    80007830:	6105                	add	sp,sp,32
    80007832:	8082                	ret
    TEST_END();
    80007834:	00015597          	auipc	a1,0x15
    80007838:	72458593          	add	a1,a1,1828 # 8001cf58 <__func__.1+0x2c8>
    8000783c:	bfd9                	j	80007812 <wfi_exception_tests_22+0xda>
    TEST_ASSERT("HU-mode wfi causes illegal instruction exception when mstatus.tw=1",
    8000783e:	00015597          	auipc	a1,0x15
    80007842:	71a58593          	add	a1,a1,1818 # 8001cf58 <__func__.1+0x2c8>
    80007846:	b741                	j	800077c6 <wfi_exception_tests_22+0x8e>

0000000080007848 <tinst_tests>:
#define TINST_CHECK_COMPRESSED(CHECK) (excpt.tinst == 0 ||\
    excpt.tinst == CHECK(expand_compressed_instruction(read_instruction(excpt.epc)) & ~0b10ULL))



bool tinst_tests(){
    80007848:	7179                	add	sp,sp,-48
    
    TEST_START();
    8000784a:	00014597          	auipc	a1,0x14
    8000784e:	61658593          	add	a1,a1,1558 # 8001be60 <__func__.2>
    80007852:	00015517          	auipc	a0,0x15
    80007856:	72650513          	add	a0,a0,1830 # 8001cf78 <__func__.1+0x2e8>
bool tinst_tests(){
    8000785a:	f406                	sd	ra,40(sp)
    8000785c:	f022                	sd	s0,32(sp)
    8000785e:	ec26                	sd	s1,24(sp)
    80007860:	e84a                	sd	s2,16(sp)
    80007862:	e44e                	sd	s3,8(sp)
    TEST_START();
    80007864:	367130ef          	jal	8001b3ca <printf>
    80007868:	4529                	li	a0,10
    8000786a:	233120ef          	jal	8001a29c <putchar>

    hspt_init();        
    8000786e:	d73f80ef          	jal	800005e0 <hspt_init>
    goto_priv(PRIV_HS);     
    80007872:	450d                	li	a0,3
    80007874:	a6af90ef          	jal	80000ade <goto_priv>
    uintptr_t vaddr_f = hs_page_base(VSI_GI);      
    uint64_t value = 0xdeadbeef;

    TEST_SETUP_EXCEPT();        
    80007878:	0ff0000f          	fence
    8000787c:	4785                	li	a5,1
    8000787e:	00035417          	auipc	s0,0x35
    80007882:	79240413          	add	s0,s0,1938 # 8003d010 <excpt>
    80007886:	00f41023          	sh	a5,0(s0)
    8000788a:	00035797          	auipc	a5,0x35
    8000788e:	7a07bf23          	sd	zero,1982(a5) # 8003d048 <excpt+0x38>
    80007892:	0ff0000f          	fence
            ".option pop\n\t" \
            : "=r"(value) : "r"(addr) : "memory"); \
        return value; \
    }

LOAD_INSTRUCTION(lb, "lb", uint8_t);
    80007896:	400197b7          	lui	a5,0x40019
    8000789a:	078a                	sll	a5,a5,0x2
    8000789c:	00078783          	lb	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    // uint8_t dest8[4];
    // vle8_v(dest8, (uintptr_t)src8);


    value = lb(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lb which results in a lpf",         
    800078a0:	00017617          	auipc	a2,0x17
    800078a4:	f0860613          	add	a2,a2,-248 # 8001e7a8 <__func__.1+0x1b18>
    800078a8:	08200593          	li	a1,130
    800078ac:	00015517          	auipc	a0,0x15
    800078b0:	6e450513          	add	a0,a0,1764 # 8001cf90 <__func__.1+0x300>
    800078b4:	317130ef          	jal	8001b3ca <printf>
    800078b8:	00144783          	lbu	a5,1(s0)
    800078bc:	e399                	bnez	a5,800078c2 <tinst_tests+0x7a>
    800078be:	6720106f          	j	80008f30 <tinst_tests+0x16e8>
    800078c2:	6418                	ld	a4,8(s0)
    800078c4:	47b5                	li	a5,13
    800078c6:	00015597          	auipc	a1,0x15
    800078ca:	6a258593          	add	a1,a1,1698 # 8001cf68 <__func__.1+0x2d8>
    800078ce:	00f71463          	bne	a4,a5,800078d6 <tinst_tests+0x8e>
    800078d2:	1210106f          	j	800091f2 <tinst_tests+0x19aa>
    800078d6:	00015517          	auipc	a0,0x15
    800078da:	6d250513          	add	a0,a0,1746 # 8001cfa8 <__func__.1+0x318>
    800078de:	2ed130ef          	jal	8001b3ca <printf>
    800078e2:	00144783          	lbu	a5,1(s0)
    800078e6:	c799                	beqz	a5,800078f4 <tinst_tests+0xac>
    800078e8:	6418                	ld	a4,8(s0)
    800078ea:	47b5                	li	a5,13
    800078ec:	00f71463          	bne	a4,a5,800078f4 <tinst_tests+0xac>
    800078f0:	69e0106f          	j	80008f8e <tinst_tests+0x1746>
    800078f4:	00015517          	auipc	a0,0x15
    800078f8:	6bc50513          	add	a0,a0,1724 # 8001cfb0 <__func__.1+0x320>
    800078fc:	2cf130ef          	jal	8001b3ca <printf>
    80007900:	02900513          	li	a0,41
    80007904:	199120ef          	jal	8001a29c <putchar>
    80007908:	4529                	li	a0,10
    8000790a:	193120ef          	jal	8001a29c <putchar>
    8000790e:	00144783          	lbu	a5,1(s0)
    80007912:	c399                	beqz	a5,80007918 <tinst_tests+0xd0>
    80007914:	6280106f          	j	80008f3c <tinst_tests+0x16f4>
    80007918:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    8000791a:	0ff0000f          	fence
    8000791e:	4785                	li	a5,1
    80007920:	00f41023          	sh	a5,0(s0)
    80007924:	00035797          	auipc	a5,0x35
    80007928:	7207b223          	sd	zero,1828(a5) # 8003d048 <excpt+0x38>
    8000792c:	0ff0000f          	fence
LOAD_INSTRUCTION(lbu, "lbu", uint8_t);
    80007930:	400197b7          	lui	a5,0x40019
    80007934:	078a                	sll	a5,a5,0x2
    80007936:	0007c783          	lbu	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lbu(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lbu which results in a lpf",
    8000793a:	00017617          	auipc	a2,0x17
    8000793e:	eee60613          	add	a2,a2,-274 # 8001e828 <__func__.1+0x1b98>
    80007942:	08200593          	li	a1,130
    80007946:	00015517          	auipc	a0,0x15
    8000794a:	64a50513          	add	a0,a0,1610 # 8001cf90 <__func__.1+0x300>
    8000794e:	27d130ef          	jal	8001b3ca <printf>
    80007952:	00144783          	lbu	a5,1(s0)
    80007956:	e399                	bnez	a5,8000795c <tinst_tests+0x114>
    80007958:	6740106f          	j	80008fcc <tinst_tests+0x1784>
    8000795c:	6418                	ld	a4,8(s0)
    8000795e:	47b5                	li	a5,13
    80007960:	00015597          	auipc	a1,0x15
    80007964:	60858593          	add	a1,a1,1544 # 8001cf68 <__func__.1+0x2d8>
    80007968:	00f71463          	bne	a4,a5,80007970 <tinst_tests+0x128>
    8000796c:	75d0106f          	j	800098c8 <tinst_tests+0x2080>
    80007970:	00015517          	auipc	a0,0x15
    80007974:	63850513          	add	a0,a0,1592 # 8001cfa8 <__func__.1+0x318>
    80007978:	253130ef          	jal	8001b3ca <printf>
    8000797c:	00144783          	lbu	a5,1(s0)
    80007980:	c799                	beqz	a5,8000798e <tinst_tests+0x146>
    80007982:	6418                	ld	a4,8(s0)
    80007984:	47b5                	li	a5,13
    80007986:	00f71463          	bne	a4,a5,8000798e <tinst_tests+0x146>
    8000798a:	6d20106f          	j	8000905c <tinst_tests+0x1814>
    8000798e:	00015517          	auipc	a0,0x15
    80007992:	62250513          	add	a0,a0,1570 # 8001cfb0 <__func__.1+0x320>
    80007996:	235130ef          	jal	8001b3ca <printf>
    8000799a:	02900513          	li	a0,41
    8000799e:	0ff120ef          	jal	8001a29c <putchar>
    800079a2:	4529                	li	a0,10
    800079a4:	0f9120ef          	jal	8001a29c <putchar>
    800079a8:	00090c63          	beqz	s2,800079c0 <tinst_tests+0x178>
    800079ac:	00144783          	lbu	a5,1(s0)
    800079b0:	c799                	beqz	a5,800079be <tinst_tests+0x176>
    800079b2:	6418                	ld	a4,8(s0)
    800079b4:	47b5                	li	a5,13
    800079b6:	00f71463          	bne	a4,a5,800079be <tinst_tests+0x176>
    800079ba:	3d90106f          	j	80009592 <tinst_tests+0x1d4a>
    800079be:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    800079c0:	0ff0000f          	fence
    800079c4:	4785                	li	a5,1
    800079c6:	00f41023          	sh	a5,0(s0)
    800079ca:	00035797          	auipc	a5,0x35
    800079ce:	6607bf23          	sd	zero,1662(a5) # 8003d048 <excpt+0x38>
    800079d2:	0ff0000f          	fence
LOAD_INSTRUCTION(lh, "lh", uint16_t);
    800079d6:	400197b7          	lui	a5,0x40019
    800079da:	078a                	sll	a5,a5,0x2
    800079dc:	00079783          	lh	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lh(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lh which results in a lpf",
    800079e0:	00017617          	auipc	a2,0x17
    800079e4:	e8860613          	add	a2,a2,-376 # 8001e868 <__func__.1+0x1bd8>
    800079e8:	08200593          	li	a1,130
    800079ec:	00015517          	auipc	a0,0x15
    800079f0:	5a450513          	add	a0,a0,1444 # 8001cf90 <__func__.1+0x300>
    800079f4:	1d7130ef          	jal	8001b3ca <printf>
    800079f8:	00144783          	lbu	a5,1(s0)
    800079fc:	e399                	bnez	a5,80007a02 <tinst_tests+0x1ba>
    800079fe:	5da0106f          	j	80008fd8 <tinst_tests+0x1790>
    80007a02:	6418                	ld	a4,8(s0)
    80007a04:	47b5                	li	a5,13
    80007a06:	00015597          	auipc	a1,0x15
    80007a0a:	56258593          	add	a1,a1,1378 # 8001cf68 <__func__.1+0x2d8>
    80007a0e:	00f71463          	bne	a4,a5,80007a16 <tinst_tests+0x1ce>
    80007a12:	75d0106f          	j	8000996e <tinst_tests+0x2126>
    80007a16:	00015517          	auipc	a0,0x15
    80007a1a:	59250513          	add	a0,a0,1426 # 8001cfa8 <__func__.1+0x318>
    80007a1e:	1ad130ef          	jal	8001b3ca <printf>
    80007a22:	00144783          	lbu	a5,1(s0)
    80007a26:	c799                	beqz	a5,80007a34 <tinst_tests+0x1ec>
    80007a28:	6418                	ld	a4,8(s0)
    80007a2a:	47b5                	li	a5,13
    80007a2c:	00f71463          	bne	a4,a5,80007a34 <tinst_tests+0x1ec>
    80007a30:	53b0106f          	j	8000976a <tinst_tests+0x1f22>
    80007a34:	00015517          	auipc	a0,0x15
    80007a38:	57c50513          	add	a0,a0,1404 # 8001cfb0 <__func__.1+0x320>
    80007a3c:	18f130ef          	jal	8001b3ca <printf>
    80007a40:	02900513          	li	a0,41
    80007a44:	059120ef          	jal	8001a29c <putchar>
    80007a48:	4529                	li	a0,10
    80007a4a:	053120ef          	jal	8001a29c <putchar>
    80007a4e:	00090c63          	beqz	s2,80007a66 <tinst_tests+0x21e>
    80007a52:	00144783          	lbu	a5,1(s0)
    80007a56:	c799                	beqz	a5,80007a64 <tinst_tests+0x21c>
    80007a58:	6418                	ld	a4,8(s0)
    80007a5a:	47b5                	li	a5,13
    80007a5c:	00f71463          	bne	a4,a5,80007a64 <tinst_tests+0x21c>
    80007a60:	3d30106f          	j	80009632 <tinst_tests+0x1dea>
    80007a64:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    80007a66:	0ff0000f          	fence
    80007a6a:	4785                	li	a5,1
    80007a6c:	00f41023          	sh	a5,0(s0)
    80007a70:	00035797          	auipc	a5,0x35
    80007a74:	5c07bc23          	sd	zero,1496(a5) # 8003d048 <excpt+0x38>
    80007a78:	0ff0000f          	fence
LOAD_INSTRUCTION(lhu, "lhu", uint16_t); 
    80007a7c:	400197b7          	lui	a5,0x40019
    80007a80:	078a                	sll	a5,a5,0x2
    80007a82:	0007d783          	lhu	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lhu(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lhu which results in a lpf",
    80007a86:	00017617          	auipc	a2,0x17
    80007a8a:	e2260613          	add	a2,a2,-478 # 8001e8a8 <__func__.1+0x1c18>
    80007a8e:	08200593          	li	a1,130
    80007a92:	00015517          	auipc	a0,0x15
    80007a96:	4fe50513          	add	a0,a0,1278 # 8001cf90 <__func__.1+0x300>
    80007a9a:	131130ef          	jal	8001b3ca <printf>
    80007a9e:	00144783          	lbu	a5,1(s0)
    80007aa2:	e399                	bnez	a5,80007aa8 <tinst_tests+0x260>
    80007aa4:	5400106f          	j	80008fe4 <tinst_tests+0x179c>
    80007aa8:	6418                	ld	a4,8(s0)
    80007aaa:	47b5                	li	a5,13
    80007aac:	00015597          	auipc	a1,0x15
    80007ab0:	4bc58593          	add	a1,a1,1212 # 8001cf68 <__func__.1+0x2d8>
    80007ab4:	00f71463          	bne	a4,a5,80007abc <tinst_tests+0x274>
    80007ab8:	75d0106f          	j	80009a14 <tinst_tests+0x21cc>
    80007abc:	00015517          	auipc	a0,0x15
    80007ac0:	4ec50513          	add	a0,a0,1260 # 8001cfa8 <__func__.1+0x318>
    80007ac4:	107130ef          	jal	8001b3ca <printf>
    80007ac8:	00144783          	lbu	a5,1(s0)
    80007acc:	c799                	beqz	a5,80007ada <tinst_tests+0x292>
    80007ace:	6418                	ld	a4,8(s0)
    80007ad0:	47b5                	li	a5,13
    80007ad2:	00f71463          	bne	a4,a5,80007ada <tinst_tests+0x292>
    80007ad6:	4dd0106f          	j	800097b2 <tinst_tests+0x1f6a>
    80007ada:	00015517          	auipc	a0,0x15
    80007ade:	4d650513          	add	a0,a0,1238 # 8001cfb0 <__func__.1+0x320>
    80007ae2:	0e9130ef          	jal	8001b3ca <printf>
    80007ae6:	02900513          	li	a0,41
    80007aea:	7b2120ef          	jal	8001a29c <putchar>
    80007aee:	4529                	li	a0,10
    80007af0:	7ac120ef          	jal	8001a29c <putchar>
    80007af4:	00090c63          	beqz	s2,80007b0c <tinst_tests+0x2c4>
    80007af8:	00144783          	lbu	a5,1(s0)
    80007afc:	c799                	beqz	a5,80007b0a <tinst_tests+0x2c2>
    80007afe:	6418                	ld	a4,8(s0)
    80007b00:	47b5                	li	a5,13
    80007b02:	00f71463          	bne	a4,a5,80007b0a <tinst_tests+0x2c2>
    80007b06:	3cb0106f          	j	800096d0 <tinst_tests+0x1e88>
    80007b0a:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    80007b0c:	0ff0000f          	fence
    80007b10:	4785                	li	a5,1
    80007b12:	00f41023          	sh	a5,0(s0)
    80007b16:	00035797          	auipc	a5,0x35
    80007b1a:	5207b923          	sd	zero,1330(a5) # 8003d048 <excpt+0x38>
    80007b1e:	0ff0000f          	fence
LOAD_INSTRUCTION(lw, "lw", uint32_t); 
    80007b22:	400197b7          	lui	a5,0x40019
    80007b26:	078a                	sll	a5,a5,0x2
    80007b28:	0007a783          	lw	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    lw(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lw which results in a lpf",
    80007b2c:	00017617          	auipc	a2,0x17
    80007b30:	dbc60613          	add	a2,a2,-580 # 8001e8e8 <__func__.1+0x1c58>
    80007b34:	08200593          	li	a1,130
    80007b38:	00015517          	auipc	a0,0x15
    80007b3c:	45850513          	add	a0,a0,1112 # 8001cf90 <__func__.1+0x300>
    80007b40:	08b130ef          	jal	8001b3ca <printf>
    80007b44:	00144783          	lbu	a5,1(s0)
    80007b48:	e399                	bnez	a5,80007b4e <tinst_tests+0x306>
    80007b4a:	4a60106f          	j	80008ff0 <tinst_tests+0x17a8>
    80007b4e:	6418                	ld	a4,8(s0)
    80007b50:	47b5                	li	a5,13
    80007b52:	00015597          	auipc	a1,0x15
    80007b56:	41658593          	add	a1,a1,1046 # 8001cf68 <__func__.1+0x2d8>
    80007b5a:	00f71463          	bne	a4,a5,80007b62 <tinst_tests+0x31a>
    80007b5e:	75d0106f          	j	80009aba <tinst_tests+0x2272>
    80007b62:	00015517          	auipc	a0,0x15
    80007b66:	44650513          	add	a0,a0,1094 # 8001cfa8 <__func__.1+0x318>
    80007b6a:	061130ef          	jal	8001b3ca <printf>
    80007b6e:	00144783          	lbu	a5,1(s0)
    80007b72:	c799                	beqz	a5,80007b80 <tinst_tests+0x338>
    80007b74:	6418                	ld	a4,8(s0)
    80007b76:	47b5                	li	a5,13
    80007b78:	00f71463          	bne	a4,a5,80007b80 <tinst_tests+0x338>
    80007b7c:	47f0106f          	j	800097fa <tinst_tests+0x1fb2>
    80007b80:	00015517          	auipc	a0,0x15
    80007b84:	43050513          	add	a0,a0,1072 # 8001cfb0 <__func__.1+0x320>
    80007b88:	043130ef          	jal	8001b3ca <printf>
    80007b8c:	02900513          	li	a0,41
    80007b90:	70c120ef          	jal	8001a29c <putchar>
    80007b94:	4529                	li	a0,10
    80007b96:	706120ef          	jal	8001a29c <putchar>
    80007b9a:	00090863          	beqz	s2,80007baa <tinst_tests+0x362>
    80007b9e:	00144783          	lbu	a5,1(s0)
    80007ba2:	c399                	beqz	a5,80007ba8 <tinst_tests+0x360>
    80007ba4:	5020106f          	j	800090a6 <tinst_tests+0x185e>
    80007ba8:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    80007baa:	0ff0000f          	fence
    80007bae:	4785                	li	a5,1
    80007bb0:	00f41023          	sh	a5,0(s0)
    80007bb4:	00035797          	auipc	a5,0x35
    80007bb8:	4807ba23          	sd	zero,1172(a5) # 8003d048 <excpt+0x38>
    80007bbc:	0ff0000f          	fence
LOAD_INSTRUCTION(lwu, "lwu", uint32_t);
    80007bc0:	400197b7          	lui	a5,0x40019
    80007bc4:	078a                	sll	a5,a5,0x2
    80007bc6:	0007e783          	lwu	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lwu(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lwu which results in a lpf",
    80007bca:	00017617          	auipc	a2,0x17
    80007bce:	d5e60613          	add	a2,a2,-674 # 8001e928 <__func__.1+0x1c98>
    80007bd2:	08200593          	li	a1,130
    80007bd6:	00015517          	auipc	a0,0x15
    80007bda:	3ba50513          	add	a0,a0,954 # 8001cf90 <__func__.1+0x300>
    80007bde:	7ec130ef          	jal	8001b3ca <printf>
    80007be2:	00144783          	lbu	a5,1(s0)
    80007be6:	e399                	bnez	a5,80007bec <tinst_tests+0x3a4>
    80007be8:	4140106f          	j	80008ffc <tinst_tests+0x17b4>
    80007bec:	6418                	ld	a4,8(s0)
    80007bee:	47b5                	li	a5,13
    80007bf0:	00015597          	auipc	a1,0x15
    80007bf4:	37858593          	add	a1,a1,888 # 8001cf68 <__func__.1+0x2d8>
    80007bf8:	00f71463          	bne	a4,a5,80007c00 <tinst_tests+0x3b8>
    80007bfc:	7650106f          	j	80009b60 <tinst_tests+0x2318>
    80007c00:	00015517          	auipc	a0,0x15
    80007c04:	3a850513          	add	a0,a0,936 # 8001cfa8 <__func__.1+0x318>
    80007c08:	7c2130ef          	jal	8001b3ca <printf>
    80007c0c:	00144783          	lbu	a5,1(s0)
    80007c10:	c799                	beqz	a5,80007c1e <tinst_tests+0x3d6>
    80007c12:	6418                	ld	a4,8(s0)
    80007c14:	47b5                	li	a5,13
    80007c16:	00f71463          	bne	a4,a5,80007c1e <tinst_tests+0x3d6>
    80007c1a:	4290106f          	j	80009842 <tinst_tests+0x1ffa>
    80007c1e:	00015517          	auipc	a0,0x15
    80007c22:	39250513          	add	a0,a0,914 # 8001cfb0 <__func__.1+0x320>
    80007c26:	7a4130ef          	jal	8001b3ca <printf>
    80007c2a:	02900513          	li	a0,41
    80007c2e:	66e120ef          	jal	8001a29c <putchar>
    80007c32:	4529                	li	a0,10
    80007c34:	668120ef          	jal	8001a29c <putchar>
    80007c38:	00090863          	beqz	s2,80007c48 <tinst_tests+0x400>
    80007c3c:	00144783          	lbu	a5,1(s0)
    80007c40:	c399                	beqz	a5,80007c46 <tinst_tests+0x3fe>
    80007c42:	5180106f          	j	8000915a <tinst_tests+0x1912>
    80007c46:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    80007c48:	0ff0000f          	fence
    80007c4c:	4785                	li	a5,1
    80007c4e:	00f41023          	sh	a5,0(s0)
    80007c52:	00035797          	auipc	a5,0x35
    80007c56:	3e07bb23          	sd	zero,1014(a5) # 8003d048 <excpt+0x38>
    80007c5a:	0ff0000f          	fence
LOAD_INSTRUCTION(ld, "ld", uint64_t);
    80007c5e:	400197b7          	lui	a5,0x40019
    80007c62:	078a                	sll	a5,a5,0x2
    80007c64:	0007b783          	ld	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = ld(vaddr_f);
    TEST_ASSERT("correct tinst when executing a ld which results in a lpf",
    80007c68:	00017617          	auipc	a2,0x17
    80007c6c:	d0060613          	add	a2,a2,-768 # 8001e968 <__func__.1+0x1cd8>
    80007c70:	08200593          	li	a1,130
    80007c74:	00015517          	auipc	a0,0x15
    80007c78:	31c50513          	add	a0,a0,796 # 8001cf90 <__func__.1+0x300>
    80007c7c:	74e130ef          	jal	8001b3ca <printf>
    80007c80:	00144783          	lbu	a5,1(s0)
    80007c84:	e399                	bnez	a5,80007c8a <tinst_tests+0x442>
    80007c86:	3820106f          	j	80009008 <tinst_tests+0x17c0>
    80007c8a:	6418                	ld	a4,8(s0)
    80007c8c:	47b5                	li	a5,13
    80007c8e:	00015597          	auipc	a1,0x15
    80007c92:	2da58593          	add	a1,a1,730 # 8001cf68 <__func__.1+0x2d8>
    80007c96:	00f71463          	bne	a4,a5,80007c9e <tinst_tests+0x456>
    80007c9a:	7590106f          	j	80009bf2 <tinst_tests+0x23aa>
    80007c9e:	00015517          	auipc	a0,0x15
    80007ca2:	30a50513          	add	a0,a0,778 # 8001cfa8 <__func__.1+0x318>
    80007ca6:	724130ef          	jal	8001b3ca <printf>
    80007caa:	00144783          	lbu	a5,1(s0)
    80007cae:	c799                	beqz	a5,80007cbc <tinst_tests+0x474>
    80007cb0:	6418                	ld	a4,8(s0)
    80007cb2:	47b5                	li	a5,13
    80007cb4:	00f71463          	bne	a4,a5,80007cbc <tinst_tests+0x474>
    80007cb8:	3d30106f          	j	8000988a <tinst_tests+0x2042>
    80007cbc:	00015517          	auipc	a0,0x15
    80007cc0:	2f450513          	add	a0,a0,756 # 8001cfb0 <__func__.1+0x320>
    80007cc4:	706130ef          	jal	8001b3ca <printf>
    80007cc8:	02900513          	li	a0,41
    80007ccc:	5d0120ef          	jal	8001a29c <putchar>
    80007cd0:	4529                	li	a0,10
    80007cd2:	5ca120ef          	jal	8001a29c <putchar>
    80007cd6:	00090863          	beqz	s2,80007ce6 <tinst_tests+0x49e>
    80007cda:	00144783          	lbu	a5,1(s0)
    80007cde:	c399                	beqz	a5,80007ce4 <tinst_tests+0x49c>
    80007ce0:	4c60106f          	j	800091a6 <tinst_tests+0x195e>
    80007ce4:	4901                	li	s2,0
        TINST_CHECK(TINST_LOAD)
    );

    value = 0xdeadbeef;

    TEST_SETUP_EXCEPT();
    80007ce6:	0ff0000f          	fence
    80007cea:	4785                	li	a5,1
    80007cec:	00f41023          	sh	a5,0(s0)
    80007cf0:	00035797          	auipc	a5,0x35
    80007cf4:	3407bc23          	sd	zero,856(a5) # 8003d048 <excpt+0x38>
    80007cf8:	0ff0000f          	fence
            ".option pop\n\t" \
            :: "r"(value), "r"(addr):  "memory" \
        ); \
    }

STORE_INSTRUCTION(sb, "sb", uint8_t);
    80007cfc:	400197b7          	lui	a5,0x40019
    80007d00:	573d                	li	a4,-17
    80007d02:	078a                	sll	a5,a5,0x2
    80007d04:	00e78023          	sb	a4,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    sb(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a sb which results in a spf",
    80007d08:	00017617          	auipc	a2,0x17
    80007d0c:	ca060613          	add	a2,a2,-864 # 8001e9a8 <__func__.1+0x1d18>
    80007d10:	08200593          	li	a1,130
    80007d14:	00015517          	auipc	a0,0x15
    80007d18:	27c50513          	add	a0,a0,636 # 8001cf90 <__func__.1+0x300>
    80007d1c:	6ae130ef          	jal	8001b3ca <printf>
    80007d20:	00144783          	lbu	a5,1(s0)
    80007d24:	e399                	bnez	a5,80007d2a <tinst_tests+0x4e2>
    80007d26:	2ee0106f          	j	80009014 <tinst_tests+0x17cc>
    80007d2a:	6418                	ld	a4,8(s0)
    80007d2c:	47bd                	li	a5,15
    80007d2e:	00015597          	auipc	a1,0x15
    80007d32:	23a58593          	add	a1,a1,570 # 8001cf68 <__func__.1+0x2d8>
    80007d36:	00f71463          	bne	a4,a5,80007d3e <tinst_tests+0x4f6>
    80007d3a:	74f0106f          	j	80009c88 <tinst_tests+0x2440>
    80007d3e:	00015517          	auipc	a0,0x15
    80007d42:	26a50513          	add	a0,a0,618 # 8001cfa8 <__func__.1+0x318>
    80007d46:	684130ef          	jal	8001b3ca <printf>
    80007d4a:	00144783          	lbu	a5,1(s0)
    80007d4e:	c799                	beqz	a5,80007d5c <tinst_tests+0x514>
    80007d50:	6418                	ld	a4,8(s0)
    80007d52:	47bd                	li	a5,15
    80007d54:	00f71463          	bne	a4,a5,80007d5c <tinst_tests+0x514>
    80007d58:	3d30106f          	j	8000992a <tinst_tests+0x20e2>
    80007d5c:	00015517          	auipc	a0,0x15
    80007d60:	25450513          	add	a0,a0,596 # 8001cfb0 <__func__.1+0x320>
    80007d64:	666130ef          	jal	8001b3ca <printf>
    80007d68:	02900513          	li	a0,41
    80007d6c:	530120ef          	jal	8001a29c <putchar>
    80007d70:	4529                	li	a0,10
    80007d72:	52a120ef          	jal	8001a29c <putchar>
    80007d76:	00090863          	beqz	s2,80007d86 <tinst_tests+0x53e>
    80007d7a:	00144783          	lbu	a5,1(s0)
    80007d7e:	c399                	beqz	a5,80007d84 <tinst_tests+0x53c>
    80007d80:	4c80106f          	j	80009248 <tinst_tests+0x1a00>
    80007d84:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_STORE)
    );

    TEST_SETUP_EXCEPT();
    80007d86:	0ff0000f          	fence
    80007d8a:	4785                	li	a5,1
    80007d8c:	00f41023          	sh	a5,0(s0)
    80007d90:	00035797          	auipc	a5,0x35
    80007d94:	2a07bc23          	sd	zero,696(a5) # 8003d048 <excpt+0x38>
    80007d98:	0ff0000f          	fence
STORE_INSTRUCTION(sh, "sh", uint16_t);
    80007d9c:	77f1                	lui	a5,0xffffc
    80007d9e:	40019737          	lui	a4,0x40019
    80007da2:	eef7879b          	addw	a5,a5,-273 # ffffffffffffbeef <__stack_top+0xffffffff7fcfceef>
    80007da6:	070a                	sll	a4,a4,0x2
    80007da8:	00f71023          	sh	a5,0(a4) # 40019000 <STACK_SIZE+0x3ff19000>
    sh(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a sh which results in a spf",
    80007dac:	00017617          	auipc	a2,0x17
    80007db0:	c3c60613          	add	a2,a2,-964 # 8001e9e8 <__func__.1+0x1d58>
    80007db4:	08200593          	li	a1,130
    80007db8:	00015517          	auipc	a0,0x15
    80007dbc:	1d850513          	add	a0,a0,472 # 8001cf90 <__func__.1+0x300>
    80007dc0:	60a130ef          	jal	8001b3ca <printf>
    80007dc4:	00144783          	lbu	a5,1(s0)
    80007dc8:	e399                	bnez	a5,80007dce <tinst_tests+0x586>
    80007dca:	2560106f          	j	80009020 <tinst_tests+0x17d8>
    80007dce:	6418                	ld	a4,8(s0)
    80007dd0:	47bd                	li	a5,15
    80007dd2:	00015597          	auipc	a1,0x15
    80007dd6:	19658593          	add	a1,a1,406 # 8001cf68 <__func__.1+0x2d8>
    80007dda:	00f71463          	bne	a4,a5,80007de2 <tinst_tests+0x59a>
    80007dde:	74b0106f          	j	80009d28 <tinst_tests+0x24e0>
    80007de2:	00015517          	auipc	a0,0x15
    80007de6:	1c650513          	add	a0,a0,454 # 8001cfa8 <__func__.1+0x318>
    80007dea:	5e0130ef          	jal	8001b3ca <printf>
    80007dee:	00144783          	lbu	a5,1(s0)
    80007df2:	c799                	beqz	a5,80007e00 <tinst_tests+0x5b8>
    80007df4:	6418                	ld	a4,8(s0)
    80007df6:	47bd                	li	a5,15
    80007df8:	00f71463          	bne	a4,a5,80007e00 <tinst_tests+0x5b8>
    80007dfc:	3d50106f          	j	800099d0 <tinst_tests+0x2188>
    80007e00:	00015517          	auipc	a0,0x15
    80007e04:	1b050513          	add	a0,a0,432 # 8001cfb0 <__func__.1+0x320>
    80007e08:	5c2130ef          	jal	8001b3ca <printf>
    80007e0c:	02900513          	li	a0,41
    80007e10:	48c120ef          	jal	8001a29c <putchar>
    80007e14:	4529                	li	a0,10
    80007e16:	486120ef          	jal	8001a29c <putchar>
    80007e1a:	00090863          	beqz	s2,80007e2a <tinst_tests+0x5e2>
    80007e1e:	00144783          	lbu	a5,1(s0)
    80007e22:	c399                	beqz	a5,80007e28 <tinst_tests+0x5e0>
    80007e24:	4740106f          	j	80009298 <tinst_tests+0x1a50>
    80007e28:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_STORE)
    );

    TEST_SETUP_EXCEPT();
    80007e2a:	0ff0000f          	fence
    80007e2e:	4785                	li	a5,1
    80007e30:	00f41023          	sh	a5,0(s0)
    80007e34:	00035797          	auipc	a5,0x35
    80007e38:	2007ba23          	sd	zero,532(a5) # 8003d048 <excpt+0x38>
    80007e3c:	0ff0000f          	fence
STORE_INSTRUCTION(sw, "sw", uint32_t);
    80007e40:	deadc7b7          	lui	a5,0xdeadc
    80007e44:	40019737          	lui	a4,0x40019
    80007e48:	eef7879b          	addw	a5,a5,-273 # ffffffffdeadbeef <__stack_top+0xffffffff5e7dceef>
    80007e4c:	070a                	sll	a4,a4,0x2
    80007e4e:	00f72023          	sw	a5,0(a4) # 40019000 <STACK_SIZE+0x3ff19000>
    sw(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a sw which results in a spf",
    80007e52:	00017617          	auipc	a2,0x17
    80007e56:	bd660613          	add	a2,a2,-1066 # 8001ea28 <__func__.1+0x1d98>
    80007e5a:	08200593          	li	a1,130
    80007e5e:	00015517          	auipc	a0,0x15
    80007e62:	13250513          	add	a0,a0,306 # 8001cf90 <__func__.1+0x300>
    80007e66:	564130ef          	jal	8001b3ca <printf>
    80007e6a:	00144783          	lbu	a5,1(s0)
    80007e6e:	e399                	bnez	a5,80007e74 <tinst_tests+0x62c>
    80007e70:	1bc0106f          	j	8000902c <tinst_tests+0x17e4>
    80007e74:	6418                	ld	a4,8(s0)
    80007e76:	47bd                	li	a5,15
    80007e78:	00015597          	auipc	a1,0x15
    80007e7c:	0f058593          	add	a1,a1,240 # 8001cf68 <__func__.1+0x2d8>
    80007e80:	00f71463          	bne	a4,a5,80007e88 <tinst_tests+0x640>
    80007e84:	7410106f          	j	80009dc4 <tinst_tests+0x257c>
    80007e88:	00015517          	auipc	a0,0x15
    80007e8c:	12050513          	add	a0,a0,288 # 8001cfa8 <__func__.1+0x318>
    80007e90:	53a130ef          	jal	8001b3ca <printf>
    80007e94:	00144783          	lbu	a5,1(s0)
    80007e98:	c799                	beqz	a5,80007ea6 <tinst_tests+0x65e>
    80007e9a:	6418                	ld	a4,8(s0)
    80007e9c:	47bd                	li	a5,15
    80007e9e:	00f71463          	bne	a4,a5,80007ea6 <tinst_tests+0x65e>
    80007ea2:	3d50106f          	j	80009a76 <tinst_tests+0x222e>
    80007ea6:	00015517          	auipc	a0,0x15
    80007eaa:	10a50513          	add	a0,a0,266 # 8001cfb0 <__func__.1+0x320>
    80007eae:	51c130ef          	jal	8001b3ca <printf>
    80007eb2:	02900513          	li	a0,41
    80007eb6:	3e6120ef          	jal	8001a29c <putchar>
    80007eba:	4529                	li	a0,10
    80007ebc:	3e0120ef          	jal	8001a29c <putchar>
    80007ec0:	00090863          	beqz	s2,80007ed0 <tinst_tests+0x688>
    80007ec4:	00144783          	lbu	a5,1(s0)
    80007ec8:	c399                	beqz	a5,80007ece <tinst_tests+0x686>
    80007eca:	41e0106f          	j	800092e8 <tinst_tests+0x1aa0>
    80007ece:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_STORE)
    );

    TEST_SETUP_EXCEPT();
    80007ed0:	0ff0000f          	fence
    80007ed4:	4785                	li	a5,1
    80007ed6:	00f41023          	sh	a5,0(s0)
    80007eda:	00035797          	auipc	a5,0x35
    80007ede:	1607b723          	sd	zero,366(a5) # 8003d048 <excpt+0x38>
    80007ee2:	0ff0000f          	fence
STORE_INSTRUCTION(sd, "sd", uint64_t);
    80007ee6:	37ab77b7          	lui	a5,0x37ab7
    80007eea:	078a                	sll	a5,a5,0x2
    80007eec:	40019737          	lui	a4,0x40019
    80007ef0:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80007ef4:	070a                	sll	a4,a4,0x2
    80007ef6:	00f73023          	sd	a5,0(a4) # 40019000 <STACK_SIZE+0x3ff19000>
    sd(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a sd which results in a spf",
    80007efa:	00017617          	auipc	a2,0x17
    80007efe:	b6e60613          	add	a2,a2,-1170 # 8001ea68 <__func__.1+0x1dd8>
    80007f02:	08200593          	li	a1,130
    80007f06:	00015517          	auipc	a0,0x15
    80007f0a:	08a50513          	add	a0,a0,138 # 8001cf90 <__func__.1+0x300>
    80007f0e:	4bc130ef          	jal	8001b3ca <printf>
    80007f12:	00144783          	lbu	a5,1(s0)
    80007f16:	e399                	bnez	a5,80007f1c <tinst_tests+0x6d4>
    80007f18:	1200106f          	j	80009038 <tinst_tests+0x17f0>
    80007f1c:	6418                	ld	a4,8(s0)
    80007f1e:	47bd                	li	a5,15
    80007f20:	00015597          	auipc	a1,0x15
    80007f24:	04858593          	add	a1,a1,72 # 8001cf68 <__func__.1+0x2d8>
    80007f28:	00f71463          	bne	a4,a5,80007f30 <tinst_tests+0x6e8>
    80007f2c:	5260106f          	j	80009452 <tinst_tests+0x1c0a>
    80007f30:	00015517          	auipc	a0,0x15
    80007f34:	07850513          	add	a0,a0,120 # 8001cfa8 <__func__.1+0x318>
    80007f38:	492130ef          	jal	8001b3ca <printf>
    80007f3c:	00144783          	lbu	a5,1(s0)
    80007f40:	c799                	beqz	a5,80007f4e <tinst_tests+0x706>
    80007f42:	6418                	ld	a4,8(s0)
    80007f44:	47bd                	li	a5,15
    80007f46:	00f71463          	bne	a4,a5,80007f4e <tinst_tests+0x706>
    80007f4a:	3d30106f          	j	80009b1c <tinst_tests+0x22d4>
    80007f4e:	00015517          	auipc	a0,0x15
    80007f52:	06250513          	add	a0,a0,98 # 8001cfb0 <__func__.1+0x320>
    80007f56:	474130ef          	jal	8001b3ca <printf>
    80007f5a:	02900513          	li	a0,41
    80007f5e:	33e120ef          	jal	8001a29c <putchar>
    80007f62:	4529                	li	a0,10
    80007f64:	338120ef          	jal	8001a29c <putchar>
    80007f68:	00090863          	beqz	s2,80007f78 <tinst_tests+0x730>
    80007f6c:	00144783          	lbu	a5,1(s0)
    80007f70:	c399                	beqz	a5,80007f76 <tinst_tests+0x72e>
    80007f72:	3c60106f          	j	80009338 <tinst_tests+0x1af0>
    80007f76:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_STORE)
    );

    TEST_SETUP_EXCEPT();
    80007f78:	0ff0000f          	fence
    80007f7c:	4785                	li	a5,1
    80007f7e:	00f41023          	sh	a5,0(s0)
    80007f82:	00035797          	auipc	a5,0x35
    80007f86:	0c07b323          	sd	zero,198(a5) # 8003d048 <excpt+0x38>
    80007f8a:	0ff0000f          	fence
 * the asm extended chosen registers are part of the subset allowed
 * so we have to make sure.
 */

static inline uint64_t c_lw(uintptr_t addr){
    register uint64_t _addr asm("a0") = addr;
    80007f8e:	40019537          	lui	a0,0x40019
    80007f92:	050a                	sll	a0,a0,0x2
    register uint64_t value asm("a1");
    asm volatile(
    80007f94:	410c                	lw	a1,0(a0)
    value = c_lw(vaddr_f);
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    80007f96:	00017617          	auipc	a2,0x17
    80007f9a:	b1260613          	add	a2,a2,-1262 # 8001eaa8 <__func__.1+0x1e18>
    80007f9e:	08200593          	li	a1,130
    80007fa2:	00015517          	auipc	a0,0x15
    80007fa6:	fee50513          	add	a0,a0,-18 # 8001cf90 <__func__.1+0x300>
    80007faa:	420130ef          	jal	8001b3ca <printf>
    80007fae:	00144783          	lbu	a5,1(s0)
    80007fb2:	c799                	beqz	a5,80007fc0 <tinst_tests+0x778>
    80007fb4:	6418                	ld	a4,8(s0)
    80007fb6:	47b5                	li	a5,13
    80007fb8:	00f71463          	bne	a4,a5,80007fc0 <tinst_tests+0x778>
    80007fbc:	5380106f          	j	800094f4 <tinst_tests+0x1cac>
    80007fc0:	00015597          	auipc	a1,0x15
    80007fc4:	fa858593          	add	a1,a1,-88 # 8001cf68 <__func__.1+0x2d8>
    80007fc8:	00015517          	auipc	a0,0x15
    80007fcc:	fe050513          	add	a0,a0,-32 # 8001cfa8 <__func__.1+0x318>
    80007fd0:	3fa130ef          	jal	8001b3ca <printf>
    80007fd4:	00144783          	lbu	a5,1(s0)
    80007fd8:	c799                	beqz	a5,80007fe6 <tinst_tests+0x79e>
    80007fda:	6418                	ld	a4,8(s0)
    80007fdc:	47b5                	li	a5,13
    80007fde:	00f71463          	bne	a4,a5,80007fe6 <tinst_tests+0x79e>
    80007fe2:	3e10106f          	j	80009bc2 <tinst_tests+0x237a>
    80007fe6:	00015517          	auipc	a0,0x15
    80007fea:	fca50513          	add	a0,a0,-54 # 8001cfb0 <__func__.1+0x320>
    80007fee:	3dc130ef          	jal	8001b3ca <printf>
    80007ff2:	02900513          	li	a0,41
    80007ff6:	2a6120ef          	jal	8001a29c <putchar>
    80007ffa:	4529                	li	a0,10
    80007ffc:	2a0120ef          	jal	8001a29c <putchar>
    80008000:	00090863          	beqz	s2,80008010 <tinst_tests+0x7c8>
    80008004:	00144783          	lbu	a5,1(s0)
    80008008:	c399                	beqz	a5,8000800e <tinst_tests+0x7c6>
    8000800a:	37e0106f          	j	80009388 <tinst_tests+0x1b40>
    8000800e:	4901                	li	s2,0
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK_COMPRESSED(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    80008010:	0ff0000f          	fence
    80008014:	4785                	li	a5,1
    80008016:	00f41023          	sh	a5,0(s0)
    8000801a:	00035797          	auipc	a5,0x35
    8000801e:	0207b723          	sd	zero,46(a5) # 8003d048 <excpt+0x38>
    80008022:	0ff0000f          	fence
    );
    return value;
}

static inline uint64_t c_ld(uintptr_t addr){
    register uint64_t _addr asm("a0") = addr;
    80008026:	40019537          	lui	a0,0x40019
    8000802a:	050a                	sll	a0,a0,0x2
    register uint64_t value asm("a1");
    asm volatile(
    8000802c:	610c                	ld	a1,0(a0)
    value = c_ld(vaddr_f);
    TEST_ASSERT("correct tinst when executing a c.ld which results in a lpf",
    8000802e:	00017617          	auipc	a2,0x17
    80008032:	aba60613          	add	a2,a2,-1350 # 8001eae8 <__func__.1+0x1e58>
        "c.ld    %0, 0(%1)\n\t"
        :"=r"(value): "r"(_addr) : "memory"
    );
    return value;
    80008036:	84ae                	mv	s1,a1
    80008038:	00015517          	auipc	a0,0x15
    8000803c:	f5850513          	add	a0,a0,-168 # 8001cf90 <__func__.1+0x300>
    80008040:	08200593          	li	a1,130
    80008044:	386130ef          	jal	8001b3ca <printf>
    80008048:	00144783          	lbu	a5,1(s0)
    8000804c:	c799                	beqz	a5,8000805a <tinst_tests+0x812>
    8000804e:	6418                	ld	a4,8(s0)
    80008050:	47b5                	li	a5,13
    80008052:	00f71463          	bne	a4,a5,8000805a <tinst_tests+0x812>
    80008056:	4f80106f          	j	8000954e <tinst_tests+0x1d06>
    8000805a:	00015597          	auipc	a1,0x15
    8000805e:	f0e58593          	add	a1,a1,-242 # 8001cf68 <__func__.1+0x2d8>
    80008062:	00015517          	auipc	a0,0x15
    80008066:	f4650513          	add	a0,a0,-186 # 8001cfa8 <__func__.1+0x318>
    8000806a:	360130ef          	jal	8001b3ca <printf>
    8000806e:	00144783          	lbu	a5,1(s0)
    80008072:	c799                	beqz	a5,80008080 <tinst_tests+0x838>
    80008074:	6418                	ld	a4,8(s0)
    80008076:	47b5                	li	a5,13
    80008078:	00f71463          	bne	a4,a5,80008080 <tinst_tests+0x838>
    8000807c:	3d90106f          	j	80009c54 <tinst_tests+0x240c>
    80008080:	00015517          	auipc	a0,0x15
    80008084:	f3050513          	add	a0,a0,-208 # 8001cfb0 <__func__.1+0x320>
    80008088:	342130ef          	jal	8001b3ca <printf>
    8000808c:	02900513          	li	a0,41
    80008090:	20c120ef          	jal	8001a29c <putchar>
    80008094:	4529                	li	a0,10
    80008096:	206120ef          	jal	8001a29c <putchar>
    8000809a:	00090863          	beqz	s2,800080aa <tinst_tests+0x862>
    8000809e:	00144783          	lbu	a5,1(s0)
    800080a2:	c399                	beqz	a5,800080a8 <tinst_tests+0x860>
    800080a4:	3240106f          	j	800093c8 <tinst_tests+0x1b80>
    800080a8:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK_COMPRESSED(TINST_LOAD)
    );

    TEST_SETUP_EXCEPT();
    800080aa:	0ff0000f          	fence
    800080ae:	4785                	li	a5,1
    800080b0:	00f41023          	sh	a5,0(s0)
    800080b4:	00035797          	auipc	a5,0x35
    800080b8:	f807ba23          	sd	zero,-108(a5) # 8003d048 <excpt+0x38>
    800080bc:	0ff0000f          	fence
}

static inline void c_sw(uintptr_t addr, uint64_t value){
    register uint64_t _addr asm("a0") = addr;
    800080c0:	40019537          	lui	a0,0x40019
    800080c4:	050a                	sll	a0,a0,0x2
    register uint64_t _value asm("a1") = value;
    800080c6:	85a6                	mv	a1,s1
    asm volatile(
    800080c8:	c10c                	sw	a1,0(a0)
    c_sw(vaddr_f, value);       
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    800080ca:	00017617          	auipc	a2,0x17
    800080ce:	9de60613          	add	a2,a2,-1570 # 8001eaa8 <__func__.1+0x1e18>
    800080d2:	08200593          	li	a1,130
    800080d6:	00015517          	auipc	a0,0x15
    800080da:	eba50513          	add	a0,a0,-326 # 8001cf90 <__func__.1+0x300>
    800080de:	2ec130ef          	jal	8001b3ca <printf>
    800080e2:	00144783          	lbu	a5,1(s0)
    800080e6:	c799                	beqz	a5,800080f4 <tinst_tests+0x8ac>
    800080e8:	6418                	ld	a4,8(s0)
    800080ea:	47bd                	li	a5,15
    800080ec:	00f71463          	bne	a4,a5,800080f4 <tinst_tests+0x8ac>
    800080f0:	4760106f          	j	80009566 <tinst_tests+0x1d1e>
    800080f4:	00015597          	auipc	a1,0x15
    800080f8:	e7458593          	add	a1,a1,-396 # 8001cf68 <__func__.1+0x2d8>
    800080fc:	00015517          	auipc	a0,0x15
    80008100:	eac50513          	add	a0,a0,-340 # 8001cfa8 <__func__.1+0x318>
    80008104:	2c6130ef          	jal	8001b3ca <printf>
    80008108:	00144783          	lbu	a5,1(s0)
    8000810c:	c799                	beqz	a5,8000811a <tinst_tests+0x8d2>
    8000810e:	6418                	ld	a4,8(s0)
    80008110:	47bd                	li	a5,15
    80008112:	00f71463          	bne	a4,a5,8000811a <tinst_tests+0x8d2>
    80008116:	3db0106f          	j	80009cf0 <tinst_tests+0x24a8>
    8000811a:	00015517          	auipc	a0,0x15
    8000811e:	e9650513          	add	a0,a0,-362 # 8001cfb0 <__func__.1+0x320>
    80008122:	2a8130ef          	jal	8001b3ca <printf>
    80008126:	02900513          	li	a0,41
    8000812a:	172120ef          	jal	8001a29c <putchar>
    8000812e:	4529                	li	a0,10
    80008130:	16c120ef          	jal	8001a29c <putchar>
    80008134:	00090c63          	beqz	s2,8000814c <tinst_tests+0x904>
    80008138:	00144783          	lbu	a5,1(s0)
    8000813c:	c799                	beqz	a5,8000814a <tinst_tests+0x902>
    8000813e:	6418                	ld	a4,8(s0)
    80008140:	47bd                	li	a5,15
    80008142:	00f71463          	bne	a4,a5,8000814a <tinst_tests+0x902>
    80008146:	30c0206f          	j	8000a452 <tinst_tests+0x2c0a>
    8000814a:	4901                	li	s2,0
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK_COMPRESSED(TINST_STORE)
    );

    TEST_SETUP_EXCEPT();
    8000814c:	0ff0000f          	fence
    80008150:	4785                	li	a5,1
    80008152:	00f41023          	sh	a5,0(s0)
    80008156:	00035797          	auipc	a5,0x35
    8000815a:	ee07b923          	sd	zero,-270(a5) # 8003d048 <excpt+0x38>
    8000815e:	0ff0000f          	fence
        :: "r"(_value), "r"(_addr): "memory"
    );
}

static inline void c_sd(uintptr_t addr, uint64_t value){
    register uint64_t _addr asm("a0") = addr;
    80008162:	40019537          	lui	a0,0x40019
    80008166:	050a                	sll	a0,a0,0x2
    register uint64_t _value asm("a1") = value;
    80008168:	85a6                	mv	a1,s1
    asm volatile(
    8000816a:	e10c                	sd	a1,0(a0)
    c_sd(vaddr_f, value);
    TEST_ASSERT("correct tinst when executing a c.sd which results in a lpf",
    8000816c:	00017617          	auipc	a2,0x17
    80008170:	9bc60613          	add	a2,a2,-1604 # 8001eb28 <__func__.1+0x1e98>
    80008174:	08200593          	li	a1,130
    80008178:	00015517          	auipc	a0,0x15
    8000817c:	e1850513          	add	a0,a0,-488 # 8001cf90 <__func__.1+0x300>
    80008180:	24a130ef          	jal	8001b3ca <printf>
    80008184:	00144783          	lbu	a5,1(s0)
    80008188:	c799                	beqz	a5,80008196 <tinst_tests+0x94e>
    8000818a:	6418                	ld	a4,8(s0)
    8000818c:	47bd                	li	a5,15
    8000818e:	00f71463          	bne	a4,a5,80008196 <tinst_tests+0x94e>
    80008192:	3ec0106f          	j	8000957e <tinst_tests+0x1d36>
    80008196:	00015597          	auipc	a1,0x15
    8000819a:	dd258593          	add	a1,a1,-558 # 8001cf68 <__func__.1+0x2d8>
    8000819e:	00015517          	auipc	a0,0x15
    800081a2:	e0a50513          	add	a0,a0,-502 # 8001cfa8 <__func__.1+0x318>
    800081a6:	224130ef          	jal	8001b3ca <printf>
    800081aa:	00144783          	lbu	a5,1(s0)
    800081ae:	c799                	beqz	a5,800081bc <tinst_tests+0x974>
    800081b0:	6418                	ld	a4,8(s0)
    800081b2:	47bd                	li	a5,15
    800081b4:	00f71463          	bne	a4,a5,800081bc <tinst_tests+0x974>
    800081b8:	3d90106f          	j	80009d90 <tinst_tests+0x2548>
    800081bc:	00015517          	auipc	a0,0x15
    800081c0:	df450513          	add	a0,a0,-524 # 8001cfb0 <__func__.1+0x320>
    800081c4:	206130ef          	jal	8001b3ca <printf>
    800081c8:	02900513          	li	a0,41
    800081cc:	0d0120ef          	jal	8001a29c <putchar>
    800081d0:	4529                	li	a0,10
    800081d2:	0ca120ef          	jal	8001a29c <putchar>
    800081d6:	00090c63          	beqz	s2,800081ee <tinst_tests+0x9a6>
    800081da:	00144783          	lbu	a5,1(s0)
    800081de:	c799                	beqz	a5,800081ec <tinst_tests+0x9a4>
    800081e0:	6418                	ld	a4,8(s0)
    800081e2:	47bd                	li	a5,15
    800081e4:	00f71463          	bne	a4,a5,800081ec <tinst_tests+0x9a4>
    800081e8:	2a40206f          	j	8000a48c <tinst_tests+0x2c44>
    800081ec:	4901                	li	s2,0
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK_COMPRESSED(TINST_STORE)
    );

    TEST_SETUP_EXCEPT();
    800081ee:	0ff0000f          	fence
    800081f2:	4785                	li	a5,1
    800081f4:	00f41023          	sh	a5,0(s0)
    800081f8:	00035797          	auipc	a5,0x35
    800081fc:	e407b823          	sd	zero,-432(a5) # 8003d048 <excpt+0x38>
    80008200:	0ff0000f          	fence
    );
}

static inline uint32_t lr_w(uintptr_t addr){
    uint32_t value;
    asm volatile(
    80008204:	400194b7          	lui	s1,0x40019
    80008208:	048a                	sll	s1,s1,0x2
    8000820a:	1004a4af          	lr.w	s1,(s1)
    value = lr_w(vaddr_f);
    TEST_ASSERT("correct tinst when executing a lr.w which results in a lpf",
    8000820e:	00017617          	auipc	a2,0x17
    80008212:	95a60613          	add	a2,a2,-1702 # 8001eb68 <__func__.1+0x1ed8>
    80008216:	08200593          	li	a1,130
    8000821a:	00015517          	auipc	a0,0x15
    8000821e:	d7650513          	add	a0,a0,-650 # 8001cf90 <__func__.1+0x300>
    80008222:	1a8130ef          	jal	8001b3ca <printf>
    80008226:	00144783          	lbu	a5,1(s0)
    value = lr_w(vaddr_f);
    8000822a:	1482                	sll	s1,s1,0x20
    8000822c:	9081                	srl	s1,s1,0x20
    TEST_ASSERT("correct tinst when executing a lr.w which results in a lpf",
    8000822e:	60078be3          	beqz	a5,80009044 <tinst_tests+0x17fc>
    80008232:	6418                	ld	a4,8(s0)
    80008234:	47b5                	li	a5,13
    80008236:	00015597          	auipc	a1,0x15
    8000823a:	d3258593          	add	a1,a1,-718 # 8001cf68 <__func__.1+0x2d8>
    8000823e:	00f71463          	bne	a4,a5,80008246 <tinst_tests+0x9fe>
    80008242:	3920106f          	j	800095d4 <tinst_tests+0x1d8c>
    80008246:	00015517          	auipc	a0,0x15
    8000824a:	d6250513          	add	a0,a0,-670 # 8001cfa8 <__func__.1+0x318>
    8000824e:	17c130ef          	jal	8001b3ca <printf>
    80008252:	00144783          	lbu	a5,1(s0)
    80008256:	c799                	beqz	a5,80008264 <tinst_tests+0xa1c>
    80008258:	6418                	ld	a4,8(s0)
    8000825a:	47b5                	li	a5,13
    8000825c:	00f71463          	bne	a4,a5,80008264 <tinst_tests+0xa1c>
    80008260:	1ac0106f          	j	8000940c <tinst_tests+0x1bc4>
    80008264:	00015517          	auipc	a0,0x15
    80008268:	d4c50513          	add	a0,a0,-692 # 8001cfb0 <__func__.1+0x320>
    8000826c:	15e130ef          	jal	8001b3ca <printf>
    80008270:	02900513          	li	a0,41
    80008274:	028120ef          	jal	8001a29c <putchar>
    80008278:	4529                	li	a0,10
    8000827a:	022120ef          	jal	8001a29c <putchar>
    8000827e:	00090c63          	beqz	s2,80008296 <tinst_tests+0xa4e>
    80008282:	00144783          	lbu	a5,1(s0)
    80008286:	c799                	beqz	a5,80008294 <tinst_tests+0xa4c>
    80008288:	6418                	ld	a4,8(s0)
    8000828a:	47b5                	li	a5,13
    8000828c:	00f71463          	bne	a4,a5,80008294 <tinst_tests+0xa4c>
    80008290:	2320206f          	j	8000a4c2 <tinst_tests+0x2c7a>
    80008294:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008296:	0ff0000f          	fence
    8000829a:	4785                	li	a5,1
    8000829c:	00f41023          	sh	a5,0(s0)
    800082a0:	00035797          	auipc	a5,0x35
    800082a4:	da07b423          	sd	zero,-600(a5) # 8003d048 <excpt+0x38>
    800082a8:	0ff0000f          	fence
    );
    return value;
}

static inline uint32_t sc_w(uintptr_t addr, uint64_t value){
    asm volatile(
    800082ac:	400197b7          	lui	a5,0x40019
    800082b0:	078a                	sll	a5,a5,0x2
    800082b2:	1897a4af          	sc.w	s1,s1,(a5)
    value = sc_w(vaddr_f, value);
    TEST_ASSERT("correct tinst when executing a sc.w which results in a spf",
    800082b6:	00017617          	auipc	a2,0x17
    800082ba:	8f260613          	add	a2,a2,-1806 # 8001eba8 <__func__.1+0x1f18>
    800082be:	08200593          	li	a1,130
    800082c2:	00015517          	auipc	a0,0x15
    800082c6:	cce50513          	add	a0,a0,-818 # 8001cf90 <__func__.1+0x300>
    800082ca:	100130ef          	jal	8001b3ca <printf>
    800082ce:	00144783          	lbu	a5,1(s0)
        "sc.w    %0, %0, 0(%1)\n\t"
        : "+r"(value) : "r"(addr): "memory"
    );
    return value;
    800082d2:	2481                	sext.w	s1,s1
    800082d4:	56078ee3          	beqz	a5,80009050 <tinst_tests+0x1808>
    800082d8:	6418                	ld	a4,8(s0)
    800082da:	47bd                	li	a5,15
    800082dc:	00015597          	auipc	a1,0x15
    800082e0:	c8c58593          	add	a1,a1,-884 # 8001cf68 <__func__.1+0x2d8>
    800082e4:	00f71463          	bne	a4,a5,800082ec <tinst_tests+0xaa4>
    800082e8:	38c0106f          	j	80009674 <tinst_tests+0x1e2c>
    800082ec:	00015517          	auipc	a0,0x15
    800082f0:	cbc50513          	add	a0,a0,-836 # 8001cfa8 <__func__.1+0x318>
    800082f4:	0d6130ef          	jal	8001b3ca <printf>
    800082f8:	00144783          	lbu	a5,1(s0)
    800082fc:	c799                	beqz	a5,8000830a <tinst_tests+0xac2>
    800082fe:	6418                	ld	a4,8(s0)
    80008300:	47bd                	li	a5,15
    80008302:	00f71463          	bne	a4,a5,8000830a <tinst_tests+0xac2>
    80008306:	1a80106f          	j	800094ae <tinst_tests+0x1c66>
    8000830a:	00015517          	auipc	a0,0x15
    8000830e:	ca650513          	add	a0,a0,-858 # 8001cfb0 <__func__.1+0x320>
    80008312:	0b8130ef          	jal	8001b3ca <printf>
    80008316:	02900513          	li	a0,41
    8000831a:	783110ef          	jal	8001a29c <putchar>
    8000831e:	4529                	li	a0,10
    80008320:	77d110ef          	jal	8001a29c <putchar>
    80008324:	00090c63          	beqz	s2,8000833c <tinst_tests+0xaf4>
    80008328:	00144783          	lbu	a5,1(s0)
    8000832c:	c799                	beqz	a5,8000833a <tinst_tests+0xaf2>
    8000832e:	6418                	ld	a4,8(s0)
    80008330:	47bd                	li	a5,15
    80008332:	00f71463          	bne	a4,a5,8000833a <tinst_tests+0xaf2>
    80008336:	1d40206f          	j	8000a50a <tinst_tests+0x2cc2>
    8000833a:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    8000833c:	0ff0000f          	fence
    80008340:	4785                	li	a5,1
    80008342:	00f41023          	sh	a5,0(s0)
    80008346:	00035797          	auipc	a5,0x35
    8000834a:	d007b123          	sd	zero,-766(a5) # 8003d048 <excpt+0x38>
    8000834e:	0ff0000f          	fence
            : "+r"(value) : "r"(addr): "memory" \
        ); \
        return value; \
    }

AMO_INSTRUCTION(amoswap_w, "amoswap.w", uint32_t);
    80008352:	400197b7          	lui	a5,0x40019
    80008356:	078a                	sll	a5,a5,0x2
    80008358:	0897a4af          	amoswap.w	s1,s1,(a5)
    value = amoswap_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoswap.w which results in a spf",
    8000835c:	00017617          	auipc	a2,0x17
    80008360:	88c60613          	add	a2,a2,-1908 # 8001ebe8 <__func__.1+0x1f58>
    80008364:	08200593          	li	a1,130
    80008368:	00015517          	auipc	a0,0x15
    8000836c:	c2850513          	add	a0,a0,-984 # 8001cf90 <__func__.1+0x300>
    80008370:	05a130ef          	jal	8001b3ca <printf>
    80008374:	00144783          	lbu	a5,1(s0)
    80008378:	520781e3          	beqz	a5,8000909a <tinst_tests+0x1852>
    8000837c:	6418                	ld	a4,8(s0)
    8000837e:	47bd                	li	a5,15
    80008380:	00015597          	auipc	a1,0x15
    80008384:	be858593          	add	a1,a1,-1048 # 8001cf68 <__func__.1+0x2d8>
    80008388:	00f71463          	bne	a4,a5,80008390 <tinst_tests+0xb48>
    8000838c:	3820106f          	j	8000970e <tinst_tests+0x1ec6>
    80008390:	00015517          	auipc	a0,0x15
    80008394:	c1850513          	add	a0,a0,-1000 # 8001cfa8 <__func__.1+0x318>
    80008398:	032130ef          	jal	8001b3ca <printf>
    8000839c:	00144783          	lbu	a5,1(s0)
    800083a0:	c799                	beqz	a5,800083ae <tinst_tests+0xb66>
    800083a2:	6418                	ld	a4,8(s0)
    800083a4:	47bd                	li	a5,15
    800083a6:	00f71463          	bne	a4,a5,800083ae <tinst_tests+0xb66>
    800083aa:	15e0106f          	j	80009508 <tinst_tests+0x1cc0>
    800083ae:	00015517          	auipc	a0,0x15
    800083b2:	c0250513          	add	a0,a0,-1022 # 8001cfb0 <__func__.1+0x320>
    800083b6:	014130ef          	jal	8001b3ca <printf>
    800083ba:	02900513          	li	a0,41
    800083be:	6df110ef          	jal	8001a29c <putchar>
    800083c2:	4529                	li	a0,10
    800083c4:	6d9110ef          	jal	8001a29c <putchar>
    800083c8:	00090c63          	beqz	s2,800083e0 <tinst_tests+0xb98>
    800083cc:	00144783          	lbu	a5,1(s0)
    800083d0:	c799                	beqz	a5,800083de <tinst_tests+0xb96>
    800083d2:	6418                	ld	a4,8(s0)
    800083d4:	47bd                	li	a5,15
    800083d6:	00f71463          	bne	a4,a5,800083de <tinst_tests+0xb96>
    800083da:	1780206f          	j	8000a552 <tinst_tests+0x2d0a>
    800083de:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    800083e0:	0ff0000f          	fence
    800083e4:	4785                	li	a5,1
    800083e6:	00f41023          	sh	a5,0(s0)
    800083ea:	00035797          	auipc	a5,0x35
    800083ee:	c407bf23          	sd	zero,-930(a5) # 8003d048 <excpt+0x38>
    800083f2:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_w, "amoadd.w", uint32_t);
    800083f6:	400197b7          	lui	a5,0x40019
    800083fa:	078a                	sll	a5,a5,0x2
    800083fc:	0097a4af          	amoadd.w	s1,s1,(a5)
    value = amoadd_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoadd.w which results in a spf",
    80008400:	00017617          	auipc	a2,0x17
    80008404:	82860613          	add	a2,a2,-2008 # 8001ec28 <__func__.1+0x1f98>
    80008408:	08200593          	li	a1,130
    8000840c:	00015517          	auipc	a0,0x15
    80008410:	b8450513          	add	a0,a0,-1148 # 8001cf90 <__func__.1+0x300>
    80008414:	7b7120ef          	jal	8001b3ca <printf>
    80008418:	00144783          	lbu	a5,1(s0)
    8000841c:	4c079be3          	bnez	a5,800090f2 <tinst_tests+0x18aa>
    80008420:	00015597          	auipc	a1,0x15
    80008424:	b4858593          	add	a1,a1,-1208 # 8001cf68 <__func__.1+0x2d8>
    80008428:	00015517          	auipc	a0,0x15
    8000842c:	b8050513          	add	a0,a0,-1152 # 8001cfa8 <__func__.1+0x318>
    80008430:	79b120ef          	jal	8001b3ca <printf>
    80008434:	00144783          	lbu	a5,1(s0)
    80008438:	c799                	beqz	a5,80008446 <tinst_tests+0xbfe>
    8000843a:	6418                	ld	a4,8(s0)
    8000843c:	47bd                	li	a5,15
    8000843e:	00f71463          	bne	a4,a5,80008446 <tinst_tests+0xbfe>
    80008442:	20f0106f          	j	80009e50 <tinst_tests+0x2608>
    80008446:	00015517          	auipc	a0,0x15
    8000844a:	b6a50513          	add	a0,a0,-1174 # 8001cfb0 <__func__.1+0x320>
    8000844e:	77d120ef          	jal	8001b3ca <printf>
    80008452:	02900513          	li	a0,41
    80008456:	647110ef          	jal	8001a29c <putchar>
    8000845a:	4529                	li	a0,10
    8000845c:	641110ef          	jal	8001a29c <putchar>
    80008460:	00090c63          	beqz	s2,80008478 <tinst_tests+0xc30>
    80008464:	00144783          	lbu	a5,1(s0)
    80008468:	c799                	beqz	a5,80008476 <tinst_tests+0xc2e>
    8000846a:	6418                	ld	a4,8(s0)
    8000846c:	47bd                	li	a5,15
    8000846e:	00f71463          	bne	a4,a5,80008476 <tinst_tests+0xc2e>
    80008472:	1280206f          	j	8000a59a <tinst_tests+0x2d52>
    80008476:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008478:	0ff0000f          	fence
    8000847c:	4785                	li	a5,1
    8000847e:	00f41023          	sh	a5,0(s0)
    80008482:	00035797          	auipc	a5,0x35
    80008486:	bc07b323          	sd	zero,-1082(a5) # 8003d048 <excpt+0x38>
    8000848a:	0ff0000f          	fence
AMO_INSTRUCTION(amoxor_w, "amoxor.w", uint32_t);
    8000848e:	400197b7          	lui	a5,0x40019
    80008492:	078a                	sll	a5,a5,0x2
    80008494:	2097a4af          	amoxor.w	s1,s1,(a5)
    value = amoxor_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoxor.w which results in a spf",
    80008498:	00016617          	auipc	a2,0x16
    8000849c:	7d060613          	add	a2,a2,2000 # 8001ec68 <__func__.1+0x1fd8>
    800084a0:	08200593          	li	a1,130
    800084a4:	00015517          	auipc	a0,0x15
    800084a8:	aec50513          	add	a0,a0,-1300 # 8001cf90 <__func__.1+0x300>
    800084ac:	71f120ef          	jal	8001b3ca <printf>
    800084b0:	00144783          	lbu	a5,1(s0)
    800084b4:	e399                	bnez	a5,800084ba <tinst_tests+0xc72>
    800084b6:	3380106f          	j	800097ee <tinst_tests+0x1fa6>
    800084ba:	6418                	ld	a4,8(s0)
    800084bc:	47bd                	li	a5,15
    800084be:	00015597          	auipc	a1,0x15
    800084c2:	aaa58593          	add	a1,a1,-1366 # 8001cf68 <__func__.1+0x2d8>
    800084c6:	00f71463          	bne	a4,a5,800084ce <tinst_tests+0xc86>
    800084ca:	37d0106f          	j	8000a046 <tinst_tests+0x27fe>
    800084ce:	00015517          	auipc	a0,0x15
    800084d2:	ada50513          	add	a0,a0,-1318 # 8001cfa8 <__func__.1+0x318>
    800084d6:	6f5120ef          	jal	8001b3ca <printf>
    800084da:	00144783          	lbu	a5,1(s0)
    800084de:	c799                	beqz	a5,800084ec <tinst_tests+0xca4>
    800084e0:	6418                	ld	a4,8(s0)
    800084e2:	47bd                	li	a5,15
    800084e4:	00f71463          	bne	a4,a5,800084ec <tinst_tests+0xca4>
    800084e8:	1bb0106f          	j	80009ea2 <tinst_tests+0x265a>
    800084ec:	00015517          	auipc	a0,0x15
    800084f0:	ac450513          	add	a0,a0,-1340 # 8001cfb0 <__func__.1+0x320>
    800084f4:	6d7120ef          	jal	8001b3ca <printf>
    800084f8:	02900513          	li	a0,41
    800084fc:	5a1110ef          	jal	8001a29c <putchar>
    80008500:	4529                	li	a0,10
    80008502:	59b110ef          	jal	8001a29c <putchar>
    80008506:	00090c63          	beqz	s2,8000851e <tinst_tests+0xcd6>
    8000850a:	00144783          	lbu	a5,1(s0)
    8000850e:	c799                	beqz	a5,8000851c <tinst_tests+0xcd4>
    80008510:	6418                	ld	a4,8(s0)
    80008512:	47bd                	li	a5,15
    80008514:	00f71463          	bne	a4,a5,8000851c <tinst_tests+0xcd4>
    80008518:	12a0206f          	j	8000a642 <tinst_tests+0x2dfa>
    8000851c:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
       TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    8000851e:	0ff0000f          	fence
    80008522:	4785                	li	a5,1
    80008524:	00f41023          	sh	a5,0(s0)
    80008528:	00035797          	auipc	a5,0x35
    8000852c:	b207b023          	sd	zero,-1248(a5) # 8003d048 <excpt+0x38>
    80008530:	0ff0000f          	fence
AMO_INSTRUCTION(amoand_w, "amoand.w", uint32_t);
    80008534:	400197b7          	lui	a5,0x40019
    80008538:	078a                	sll	a5,a5,0x2
    8000853a:	6097a4af          	amoand.w	s1,s1,(a5)
    value = amoand_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoand.w which results in a spf",
    8000853e:	00016617          	auipc	a2,0x16
    80008542:	76a60613          	add	a2,a2,1898 # 8001eca8 <__func__.1+0x2018>
    80008546:	08200593          	li	a1,130
    8000854a:	00015517          	auipc	a0,0x15
    8000854e:	a4650513          	add	a0,a0,-1466 # 8001cf90 <__func__.1+0x300>
    80008552:	679120ef          	jal	8001b3ca <printf>
    80008556:	00144783          	lbu	a5,1(s0)
    8000855a:	e399                	bnez	a5,80008560 <tinst_tests+0xd18>
    8000855c:	2da0106f          	j	80009836 <tinst_tests+0x1fee>
    80008560:	6418                	ld	a4,8(s0)
    80008562:	47bd                	li	a5,15
    80008564:	00015597          	auipc	a1,0x15
    80008568:	a0458593          	add	a1,a1,-1532 # 8001cf68 <__func__.1+0x2d8>
    8000856c:	00f71463          	bne	a4,a5,80008574 <tinst_tests+0xd2c>
    80008570:	37b0106f          	j	8000a0ea <tinst_tests+0x28a2>
    80008574:	00015517          	auipc	a0,0x15
    80008578:	a3450513          	add	a0,a0,-1484 # 8001cfa8 <__func__.1+0x318>
    8000857c:	64f120ef          	jal	8001b3ca <printf>
    80008580:	00144783          	lbu	a5,1(s0)
    80008584:	c799                	beqz	a5,80008592 <tinst_tests+0xd4a>
    80008586:	6418                	ld	a4,8(s0)
    80008588:	47bd                	li	a5,15
    8000858a:	00f71463          	bne	a4,a5,80008592 <tinst_tests+0xd4a>
    8000858e:	15b0106f          	j	80009ee8 <tinst_tests+0x26a0>
    80008592:	00015517          	auipc	a0,0x15
    80008596:	a1e50513          	add	a0,a0,-1506 # 8001cfb0 <__func__.1+0x320>
    8000859a:	631120ef          	jal	8001b3ca <printf>
    8000859e:	02900513          	li	a0,41
    800085a2:	4fb110ef          	jal	8001a29c <putchar>
    800085a6:	4529                	li	a0,10
    800085a8:	4f5110ef          	jal	8001a29c <putchar>
    800085ac:	00090c63          	beqz	s2,800085c4 <tinst_tests+0xd7c>
    800085b0:	00144783          	lbu	a5,1(s0)
    800085b4:	c799                	beqz	a5,800085c2 <tinst_tests+0xd7a>
    800085b6:	6418                	ld	a4,8(s0)
    800085b8:	47bd                	li	a5,15
    800085ba:	00f71463          	bne	a4,a5,800085c2 <tinst_tests+0xd7a>
    800085be:	1000206f          	j	8000a6be <tinst_tests+0x2e76>
    800085c2:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    800085c4:	0ff0000f          	fence
    800085c8:	4785                	li	a5,1
    800085ca:	00f41023          	sh	a5,0(s0)
    800085ce:	00035797          	auipc	a5,0x35
    800085d2:	a607bd23          	sd	zero,-1414(a5) # 8003d048 <excpt+0x38>
    800085d6:	0ff0000f          	fence
AMO_INSTRUCTION(amoor_w, "amoor.w", uint32_t);
    800085da:	400197b7          	lui	a5,0x40019
    800085de:	078a                	sll	a5,a5,0x2
    800085e0:	4097a4af          	amoor.w	s1,s1,(a5)
    value = amoor_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoor.w which results in a spf",
    800085e4:	00016617          	auipc	a2,0x16
    800085e8:	70460613          	add	a2,a2,1796 # 8001ece8 <__func__.1+0x2058>
    800085ec:	08200593          	li	a1,130
    800085f0:	00015517          	auipc	a0,0x15
    800085f4:	9a050513          	add	a0,a0,-1632 # 8001cf90 <__func__.1+0x300>
    800085f8:	5d3120ef          	jal	8001b3ca <printf>
    800085fc:	00144783          	lbu	a5,1(s0)
    80008600:	e399                	bnez	a5,80008606 <tinst_tests+0xdbe>
    80008602:	27c0106f          	j	8000987e <tinst_tests+0x2036>
    80008606:	6418                	ld	a4,8(s0)
    80008608:	47bd                	li	a5,15
    8000860a:	00015597          	auipc	a1,0x15
    8000860e:	95e58593          	add	a1,a1,-1698 # 8001cf68 <__func__.1+0x2d8>
    80008612:	00f71463          	bne	a4,a5,8000861a <tinst_tests+0xdd2>
    80008616:	3790106f          	j	8000a18e <tinst_tests+0x2946>
    8000861a:	00015517          	auipc	a0,0x15
    8000861e:	98e50513          	add	a0,a0,-1650 # 8001cfa8 <__func__.1+0x318>
    80008622:	5a9120ef          	jal	8001b3ca <printf>
    80008626:	00144783          	lbu	a5,1(s0)
    8000862a:	c799                	beqz	a5,80008638 <tinst_tests+0xdf0>
    8000862c:	6418                	ld	a4,8(s0)
    8000862e:	47bd                	li	a5,15
    80008630:	00f71463          	bne	a4,a5,80008638 <tinst_tests+0xdf0>
    80008634:	0fb0106f          	j	80009f2e <tinst_tests+0x26e6>
    80008638:	00015517          	auipc	a0,0x15
    8000863c:	97850513          	add	a0,a0,-1672 # 8001cfb0 <__func__.1+0x320>
    80008640:	58b120ef          	jal	8001b3ca <printf>
    80008644:	02900513          	li	a0,41
    80008648:	455110ef          	jal	8001a29c <putchar>
    8000864c:	4529                	li	a0,10
    8000864e:	44f110ef          	jal	8001a29c <putchar>
    80008652:	00090c63          	beqz	s2,8000866a <tinst_tests+0xe22>
    80008656:	00144783          	lbu	a5,1(s0)
    8000865a:	c799                	beqz	a5,80008668 <tinst_tests+0xe20>
    8000865c:	6418                	ld	a4,8(s0)
    8000865e:	47bd                	li	a5,15
    80008660:	00f71463          	bne	a4,a5,80008668 <tinst_tests+0xe20>
    80008664:	0d60206f          	j	8000a73a <tinst_tests+0x2ef2>
    80008668:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    8000866a:	0ff0000f          	fence
    8000866e:	4785                	li	a5,1
    80008670:	00f41023          	sh	a5,0(s0)
    80008674:	00035797          	auipc	a5,0x35
    80008678:	9c07ba23          	sd	zero,-1580(a5) # 8003d048 <excpt+0x38>
    8000867c:	0ff0000f          	fence
AMO_INSTRUCTION(amomin_w, "amomin.w", uint32_t);
    80008680:	400197b7          	lui	a5,0x40019
    80008684:	078a                	sll	a5,a5,0x2
    80008686:	8097a4af          	amomin.w	s1,s1,(a5)
    value = amomin_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amomin.w which results in a spf",
    8000868a:	00016617          	auipc	a2,0x16
    8000868e:	69e60613          	add	a2,a2,1694 # 8001ed28 <__func__.1+0x2098>
    80008692:	08200593          	li	a1,130
    80008696:	00015517          	auipc	a0,0x15
    8000869a:	8fa50513          	add	a0,a0,-1798 # 8001cf90 <__func__.1+0x300>
    8000869e:	52d120ef          	jal	8001b3ca <printf>
    800086a2:	00144783          	lbu	a5,1(s0)
    800086a6:	e399                	bnez	a5,800086ac <tinst_tests+0xe64>
    800086a8:	2760106f          	j	8000991e <tinst_tests+0x20d6>
    800086ac:	6418                	ld	a4,8(s0)
    800086ae:	47bd                	li	a5,15
    800086b0:	00015597          	auipc	a1,0x15
    800086b4:	8b858593          	add	a1,a1,-1864 # 8001cf68 <__func__.1+0x2d8>
    800086b8:	00f71463          	bne	a4,a5,800086c0 <tinst_tests+0xe78>
    800086bc:	3770106f          	j	8000a232 <tinst_tests+0x29ea>
    800086c0:	00015517          	auipc	a0,0x15
    800086c4:	8e850513          	add	a0,a0,-1816 # 8001cfa8 <__func__.1+0x318>
    800086c8:	503120ef          	jal	8001b3ca <printf>
    800086cc:	00144783          	lbu	a5,1(s0)
    800086d0:	c799                	beqz	a5,800086de <tinst_tests+0xe96>
    800086d2:	6418                	ld	a4,8(s0)
    800086d4:	47bd                	li	a5,15
    800086d6:	00f71463          	bne	a4,a5,800086de <tinst_tests+0xe96>
    800086da:	09b0106f          	j	80009f74 <tinst_tests+0x272c>
    800086de:	00015517          	auipc	a0,0x15
    800086e2:	8d250513          	add	a0,a0,-1838 # 8001cfb0 <__func__.1+0x320>
    800086e6:	4e5120ef          	jal	8001b3ca <printf>
    800086ea:	02900513          	li	a0,41
    800086ee:	3af110ef          	jal	8001a29c <putchar>
    800086f2:	4529                	li	a0,10
    800086f4:	3a9110ef          	jal	8001a29c <putchar>
    800086f8:	00090c63          	beqz	s2,80008710 <tinst_tests+0xec8>
    800086fc:	00144783          	lbu	a5,1(s0)
    80008700:	c799                	beqz	a5,8000870e <tinst_tests+0xec6>
    80008702:	6418                	ld	a4,8(s0)
    80008704:	47bd                	li	a5,15
    80008706:	00f71463          	bne	a4,a5,8000870e <tinst_tests+0xec6>
    8000870a:	0780206f          	j	8000a782 <tinst_tests+0x2f3a>
    8000870e:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008710:	0ff0000f          	fence
    80008714:	4785                	li	a5,1
    80008716:	00f41023          	sh	a5,0(s0)
    8000871a:	00035797          	auipc	a5,0x35
    8000871e:	9207b723          	sd	zero,-1746(a5) # 8003d048 <excpt+0x38>
    80008722:	0ff0000f          	fence
AMO_INSTRUCTION(amomax_w, "amomax.w", uint32_t);
    80008726:	400197b7          	lui	a5,0x40019
    8000872a:	078a                	sll	a5,a5,0x2
    8000872c:	a097a4af          	amomax.w	s1,s1,(a5)
    value = amomax_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amomax.w which results in a spf",
    80008730:	00016617          	auipc	a2,0x16
    80008734:	63860613          	add	a2,a2,1592 # 8001ed68 <__func__.1+0x20d8>
    80008738:	08200593          	li	a1,130
    8000873c:	00015517          	auipc	a0,0x15
    80008740:	85450513          	add	a0,a0,-1964 # 8001cf90 <__func__.1+0x300>
    80008744:	487120ef          	jal	8001b3ca <printf>
    80008748:	00144783          	lbu	a5,1(s0)
    8000874c:	e399                	bnez	a5,80008752 <tinst_tests+0xf0a>
    8000874e:	2760106f          	j	800099c4 <tinst_tests+0x217c>
    80008752:	6418                	ld	a4,8(s0)
    80008754:	47bd                	li	a5,15
    80008756:	00015597          	auipc	a1,0x15
    8000875a:	81258593          	add	a1,a1,-2030 # 8001cf68 <__func__.1+0x2d8>
    8000875e:	00f71463          	bne	a4,a5,80008766 <tinst_tests+0xf1e>
    80008762:	2700206f          	j	8000a9d2 <tinst_tests+0x318a>
    80008766:	00015517          	auipc	a0,0x15
    8000876a:	84250513          	add	a0,a0,-1982 # 8001cfa8 <__func__.1+0x318>
    8000876e:	45d120ef          	jal	8001b3ca <printf>
    80008772:	00144783          	lbu	a5,1(s0)
    80008776:	c799                	beqz	a5,80008784 <tinst_tests+0xf3c>
    80008778:	6418                	ld	a4,8(s0)
    8000877a:	47bd                	li	a5,15
    8000877c:	00f71463          	bne	a4,a5,80008784 <tinst_tests+0xf3c>
    80008780:	03b0106f          	j	80009fba <tinst_tests+0x2772>
    80008784:	00015517          	auipc	a0,0x15
    80008788:	82c50513          	add	a0,a0,-2004 # 8001cfb0 <__func__.1+0x320>
    8000878c:	43f120ef          	jal	8001b3ca <printf>
    80008790:	02900513          	li	a0,41
    80008794:	309110ef          	jal	8001a29c <putchar>
    80008798:	4529                	li	a0,10
    8000879a:	303110ef          	jal	8001a29c <putchar>
    8000879e:	00090c63          	beqz	s2,800087b6 <tinst_tests+0xf6e>
    800087a2:	00144783          	lbu	a5,1(s0)
    800087a6:	c799                	beqz	a5,800087b4 <tinst_tests+0xf6c>
    800087a8:	6418                	ld	a4,8(s0)
    800087aa:	47bd                	li	a5,15
    800087ac:	00f71463          	bne	a4,a5,800087b4 <tinst_tests+0xf6c>
    800087b0:	01c0206f          	j	8000a7cc <tinst_tests+0x2f84>
    800087b4:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    800087b6:	0ff0000f          	fence
    800087ba:	4785                	li	a5,1
    800087bc:	00f41023          	sh	a5,0(s0)
    800087c0:	00035797          	auipc	a5,0x35
    800087c4:	8807b423          	sd	zero,-1912(a5) # 8003d048 <excpt+0x38>
    800087c8:	0ff0000f          	fence
AMO_INSTRUCTION(amominu_w, "amominu.w", uint32_t);
    800087cc:	400197b7          	lui	a5,0x40019
    800087d0:	078a                	sll	a5,a5,0x2
    800087d2:	c097a4af          	amominu.w	s1,s1,(a5)
    value = amominu_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amominu.w which results in a spf",
    800087d6:	00016617          	auipc	a2,0x16
    800087da:	5d260613          	add	a2,a2,1490 # 8001eda8 <__func__.1+0x2118>
    800087de:	08200593          	li	a1,130
    800087e2:	00014517          	auipc	a0,0x14
    800087e6:	7ae50513          	add	a0,a0,1966 # 8001cf90 <__func__.1+0x300>
    800087ea:	3e1120ef          	jal	8001b3ca <printf>
    800087ee:	00144783          	lbu	a5,1(s0)
    800087f2:	e399                	bnez	a5,800087f8 <tinst_tests+0xfb0>
    800087f4:	2760106f          	j	80009a6a <tinst_tests+0x2222>
    800087f8:	6418                	ld	a4,8(s0)
    800087fa:	47bd                	li	a5,15
    800087fc:	00014597          	auipc	a1,0x14
    80008800:	76c58593          	add	a1,a1,1900 # 8001cf68 <__func__.1+0x2d8>
    80008804:	00f71463          	bne	a4,a5,8000880c <tinst_tests+0xfc4>
    80008808:	2720206f          	j	8000aa7a <tinst_tests+0x3232>
    8000880c:	00014517          	auipc	a0,0x14
    80008810:	79c50513          	add	a0,a0,1948 # 8001cfa8 <__func__.1+0x318>
    80008814:	3b7120ef          	jal	8001b3ca <printf>
    80008818:	00144783          	lbu	a5,1(s0)
    8000881c:	c799                	beqz	a5,8000882a <tinst_tests+0xfe2>
    8000881e:	6418                	ld	a4,8(s0)
    80008820:	47bd                	li	a5,15
    80008822:	00f71463          	bne	a4,a5,8000882a <tinst_tests+0xfe2>
    80008826:	7da0106f          	j	8000a000 <tinst_tests+0x27b8>
    8000882a:	00014517          	auipc	a0,0x14
    8000882e:	78650513          	add	a0,a0,1926 # 8001cfb0 <__func__.1+0x320>
    80008832:	399120ef          	jal	8001b3ca <printf>
    80008836:	02900513          	li	a0,41
    8000883a:	263110ef          	jal	8001a29c <putchar>
    8000883e:	4529                	li	a0,10
    80008840:	25d110ef          	jal	8001a29c <putchar>
    80008844:	00090c63          	beqz	s2,8000885c <tinst_tests+0x1014>
    80008848:	00144783          	lbu	a5,1(s0)
    8000884c:	c799                	beqz	a5,8000885a <tinst_tests+0x1012>
    8000884e:	6418                	ld	a4,8(s0)
    80008850:	47bd                	li	a5,15
    80008852:	00f71463          	bne	a4,a5,8000885a <tinst_tests+0x1012>
    80008856:	7c10106f          	j	8000a816 <tinst_tests+0x2fce>
    8000885a:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    8000885c:	0ff0000f          	fence
    80008860:	4785                	li	a5,1
    80008862:	00f41023          	sh	a5,0(s0)
    80008866:	00034797          	auipc	a5,0x34
    8000886a:	7e07b123          	sd	zero,2018(a5) # 8003d048 <excpt+0x38>
    8000886e:	0ff0000f          	fence
AMO_INSTRUCTION(amomaxu_w, "amomaxu.w", uint32_t);
    80008872:	400197b7          	lui	a5,0x40019
    80008876:	078a                	sll	a5,a5,0x2
    80008878:	e097a4af          	amomaxu.w	s1,s1,(a5)
    value = amomaxu_w(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amomaxu.w which results in a spf",
    8000887c:	00016617          	auipc	a2,0x16
    80008880:	56c60613          	add	a2,a2,1388 # 8001ede8 <__func__.1+0x2158>
    80008884:	08200593          	li	a1,130
    80008888:	00014517          	auipc	a0,0x14
    8000888c:	70850513          	add	a0,a0,1800 # 8001cf90 <__func__.1+0x300>
    80008890:	33b120ef          	jal	8001b3ca <printf>
    80008894:	00144783          	lbu	a5,1(s0)
    value = amomaxu_w(vaddr_f,value);
    80008898:	1482                	sll	s1,s1,0x20
    8000889a:	9081                	srl	s1,s1,0x20
    TEST_ASSERT("correct tinst when executing a amomaxu.w which results in a spf",
    8000889c:	e399                	bnez	a5,800088a2 <tinst_tests+0x105a>
    8000889e:	2720106f          	j	80009b10 <tinst_tests+0x22c8>
    800088a2:	6418                	ld	a4,8(s0)
    800088a4:	47bd                	li	a5,15
    800088a6:	00014597          	auipc	a1,0x14
    800088aa:	6c258593          	add	a1,a1,1730 # 8001cf68 <__func__.1+0x2d8>
    800088ae:	00f71463          	bne	a4,a5,800088b6 <tinst_tests+0x106e>
    800088b2:	2700206f          	j	8000ab22 <tinst_tests+0x32da>
    800088b6:	00014517          	auipc	a0,0x14
    800088ba:	6f250513          	add	a0,a0,1778 # 8001cfa8 <__func__.1+0x318>
    800088be:	30d120ef          	jal	8001b3ca <printf>
    800088c2:	00144783          	lbu	a5,1(s0)
    800088c6:	c799                	beqz	a5,800088d4 <tinst_tests+0x108c>
    800088c8:	6418                	ld	a4,8(s0)
    800088ca:	47bd                	li	a5,15
    800088cc:	00f71463          	bne	a4,a5,800088d4 <tinst_tests+0x108c>
    800088d0:	7d40106f          	j	8000a0a4 <tinst_tests+0x285c>
    800088d4:	00014517          	auipc	a0,0x14
    800088d8:	6dc50513          	add	a0,a0,1756 # 8001cfb0 <__func__.1+0x320>
    800088dc:	2ef120ef          	jal	8001b3ca <printf>
    800088e0:	02900513          	li	a0,41
    800088e4:	1b9110ef          	jal	8001a29c <putchar>
    800088e8:	4529                	li	a0,10
    800088ea:	1b3110ef          	jal	8001a29c <putchar>
    800088ee:	00090c63          	beqz	s2,80008906 <tinst_tests+0x10be>
    800088f2:	00144783          	lbu	a5,1(s0)
    800088f6:	c799                	beqz	a5,80008904 <tinst_tests+0x10bc>
    800088f8:	6418                	ld	a4,8(s0)
    800088fa:	47bd                	li	a5,15
    800088fc:	00f71463          	bne	a4,a5,80008904 <tinst_tests+0x10bc>
    80008900:	7610106f          	j	8000a860 <tinst_tests+0x3018>
    80008904:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008906:	0ff0000f          	fence
    8000890a:	4785                	li	a5,1
    8000890c:	00f41023          	sh	a5,0(s0)
    80008910:	00034797          	auipc	a5,0x34
    80008914:	7207bc23          	sd	zero,1848(a5) # 8003d048 <excpt+0x38>
    80008918:	0ff0000f          	fence
AMO_INSTRUCTION(amoswap_d, "amoswap.d", uint64_t);
    8000891c:	400197b7          	lui	a5,0x40019
    80008920:	078a                	sll	a5,a5,0x2
    80008922:	0897b4af          	amoswap.d	s1,s1,(a5)
    value = amoswap_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoswap.d which results in a spf",
    80008926:	00016617          	auipc	a2,0x16
    8000892a:	50260613          	add	a2,a2,1282 # 8001ee28 <__func__.1+0x2198>
    8000892e:	08200593          	li	a1,130
    80008932:	00014517          	auipc	a0,0x14
    80008936:	65e50513          	add	a0,a0,1630 # 8001cf90 <__func__.1+0x300>
    8000893a:	291120ef          	jal	8001b3ca <printf>
    8000893e:	00144783          	lbu	a5,1(s0)
    80008942:	e399                	bnez	a5,80008948 <tinst_tests+0x1100>
    80008944:	2720106f          	j	80009bb6 <tinst_tests+0x236e>
    80008948:	6418                	ld	a4,8(s0)
    8000894a:	47bd                	li	a5,15
    8000894c:	00014597          	auipc	a1,0x14
    80008950:	61c58593          	add	a1,a1,1564 # 8001cf68 <__func__.1+0x2d8>
    80008954:	00f71463          	bne	a4,a5,8000895c <tinst_tests+0x1114>
    80008958:	2720206f          	j	8000abca <tinst_tests+0x3382>
    8000895c:	00014517          	auipc	a0,0x14
    80008960:	64c50513          	add	a0,a0,1612 # 8001cfa8 <__func__.1+0x318>
    80008964:	267120ef          	jal	8001b3ca <printf>
    80008968:	00144783          	lbu	a5,1(s0)
    8000896c:	c799                	beqz	a5,8000897a <tinst_tests+0x1132>
    8000896e:	6418                	ld	a4,8(s0)
    80008970:	47bd                	li	a5,15
    80008972:	00f71463          	bne	a4,a5,8000897a <tinst_tests+0x1132>
    80008976:	7d20106f          	j	8000a148 <tinst_tests+0x2900>
    8000897a:	00014517          	auipc	a0,0x14
    8000897e:	63650513          	add	a0,a0,1590 # 8001cfb0 <__func__.1+0x320>
    80008982:	249120ef          	jal	8001b3ca <printf>
    80008986:	02900513          	li	a0,41
    8000898a:	113110ef          	jal	8001a29c <putchar>
    8000898e:	4529                	li	a0,10
    80008990:	10d110ef          	jal	8001a29c <putchar>
    80008994:	00090c63          	beqz	s2,800089ac <tinst_tests+0x1164>
    80008998:	00144783          	lbu	a5,1(s0)
    8000899c:	c799                	beqz	a5,800089aa <tinst_tests+0x1162>
    8000899e:	6418                	ld	a4,8(s0)
    800089a0:	47bd                	li	a5,15
    800089a2:	00f71463          	bne	a4,a5,800089aa <tinst_tests+0x1162>
    800089a6:	7050106f          	j	8000a8aa <tinst_tests+0x3062>
    800089aa:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    800089ac:	0ff0000f          	fence
    800089b0:	4785                	li	a5,1
    800089b2:	00f41023          	sh	a5,0(s0)
    800089b6:	00034797          	auipc	a5,0x34
    800089ba:	6807b923          	sd	zero,1682(a5) # 8003d048 <excpt+0x38>
    800089be:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_d, "amoadd.d", uint64_t);
    800089c2:	400197b7          	lui	a5,0x40019
    800089c6:	078a                	sll	a5,a5,0x2
    800089c8:	0097b4af          	amoadd.d	s1,s1,(a5)
    value = amoadd_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoadd.d which results in a spf",
    800089cc:	00016617          	auipc	a2,0x16
    800089d0:	49c60613          	add	a2,a2,1180 # 8001ee68 <__func__.1+0x21d8>
    800089d4:	08200593          	li	a1,130
    800089d8:	00014517          	auipc	a0,0x14
    800089dc:	5b850513          	add	a0,a0,1464 # 8001cf90 <__func__.1+0x300>
    800089e0:	1eb120ef          	jal	8001b3ca <printf>
    800089e4:	00144783          	lbu	a5,1(s0)
    800089e8:	e399                	bnez	a5,800089ee <tinst_tests+0x11a6>
    800089ea:	25e0106f          	j	80009c48 <tinst_tests+0x2400>
    800089ee:	6418                	ld	a4,8(s0)
    800089f0:	47bd                	li	a5,15
    800089f2:	00014597          	auipc	a1,0x14
    800089f6:	57658593          	add	a1,a1,1398 # 8001cf68 <__func__.1+0x2d8>
    800089fa:	00f71463          	bne	a4,a5,80008a02 <tinst_tests+0x11ba>
    800089fe:	2740206f          	j	8000ac72 <tinst_tests+0x342a>
    80008a02:	00014517          	auipc	a0,0x14
    80008a06:	5a650513          	add	a0,a0,1446 # 8001cfa8 <__func__.1+0x318>
    80008a0a:	1c1120ef          	jal	8001b3ca <printf>
    80008a0e:	00144783          	lbu	a5,1(s0)
    80008a12:	c799                	beqz	a5,80008a20 <tinst_tests+0x11d8>
    80008a14:	6418                	ld	a4,8(s0)
    80008a16:	47bd                	li	a5,15
    80008a18:	00f71463          	bne	a4,a5,80008a20 <tinst_tests+0x11d8>
    80008a1c:	7d00106f          	j	8000a1ec <tinst_tests+0x29a4>
    80008a20:	00014517          	auipc	a0,0x14
    80008a24:	59050513          	add	a0,a0,1424 # 8001cfb0 <__func__.1+0x320>
    80008a28:	1a3120ef          	jal	8001b3ca <printf>
    80008a2c:	02900513          	li	a0,41
    80008a30:	06d110ef          	jal	8001a29c <putchar>
    80008a34:	4529                	li	a0,10
    80008a36:	067110ef          	jal	8001a29c <putchar>
    80008a3a:	00090c63          	beqz	s2,80008a52 <tinst_tests+0x120a>
    80008a3e:	00144783          	lbu	a5,1(s0)
    80008a42:	c799                	beqz	a5,80008a50 <tinst_tests+0x1208>
    80008a44:	6418                	ld	a4,8(s0)
    80008a46:	47bd                	li	a5,15
    80008a48:	00f71463          	bne	a4,a5,80008a50 <tinst_tests+0x1208>
    80008a4c:	6a90106f          	j	8000a8f4 <tinst_tests+0x30ac>
    80008a50:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008a52:	0ff0000f          	fence
    80008a56:	4785                	li	a5,1
    80008a58:	00f41023          	sh	a5,0(s0)
    80008a5c:	00034797          	auipc	a5,0x34
    80008a60:	5e07b623          	sd	zero,1516(a5) # 8003d048 <excpt+0x38>
    80008a64:	0ff0000f          	fence
AMO_INSTRUCTION(amoxor_d, "amoxor.d", uint64_t);
    80008a68:	400197b7          	lui	a5,0x40019
    80008a6c:	078a                	sll	a5,a5,0x2
    80008a6e:	2097b4af          	amoxor.d	s1,s1,(a5)
    value = amoxor_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoxor.d which results in a spf",
    80008a72:	00016617          	auipc	a2,0x16
    80008a76:	43660613          	add	a2,a2,1078 # 8001eea8 <__func__.1+0x2218>
    80008a7a:	08200593          	li	a1,130
    80008a7e:	00014517          	auipc	a0,0x14
    80008a82:	51250513          	add	a0,a0,1298 # 8001cf90 <__func__.1+0x300>
    80008a86:	145120ef          	jal	8001b3ca <printf>
    80008a8a:	00144783          	lbu	a5,1(s0)
    80008a8e:	e399                	bnez	a5,80008a94 <tinst_tests+0x124c>
    80008a90:	2540106f          	j	80009ce4 <tinst_tests+0x249c>
    80008a94:	6418                	ld	a4,8(s0)
    80008a96:	47bd                	li	a5,15
    80008a98:	00014597          	auipc	a1,0x14
    80008a9c:	4d058593          	add	a1,a1,1232 # 8001cf68 <__func__.1+0x2d8>
    80008aa0:	00f71463          	bne	a4,a5,80008aa8 <tinst_tests+0x1260>
    80008aa4:	2760206f          	j	8000ad1a <tinst_tests+0x34d2>
    80008aa8:	00014517          	auipc	a0,0x14
    80008aac:	50050513          	add	a0,a0,1280 # 8001cfa8 <__func__.1+0x318>
    80008ab0:	11b120ef          	jal	8001b3ca <printf>
    80008ab4:	00144783          	lbu	a5,1(s0)
    80008ab8:	c799                	beqz	a5,80008ac6 <tinst_tests+0x127e>
    80008aba:	6418                	ld	a4,8(s0)
    80008abc:	47bd                	li	a5,15
    80008abe:	00f71463          	bne	a4,a5,80008ac6 <tinst_tests+0x127e>
    80008ac2:	7ce0106f          	j	8000a290 <tinst_tests+0x2a48>
    80008ac6:	00014517          	auipc	a0,0x14
    80008aca:	4ea50513          	add	a0,a0,1258 # 8001cfb0 <__func__.1+0x320>
    80008ace:	0fd120ef          	jal	8001b3ca <printf>
    80008ad2:	02900513          	li	a0,41
    80008ad6:	7c6110ef          	jal	8001a29c <putchar>
    80008ada:	4529                	li	a0,10
    80008adc:	7c0110ef          	jal	8001a29c <putchar>
    80008ae0:	00090c63          	beqz	s2,80008af8 <tinst_tests+0x12b0>
    80008ae4:	00144783          	lbu	a5,1(s0)
    80008ae8:	c799                	beqz	a5,80008af6 <tinst_tests+0x12ae>
    80008aea:	6418                	ld	a4,8(s0)
    80008aec:	47bd                	li	a5,15
    80008aee:	00f71463          	bne	a4,a5,80008af6 <tinst_tests+0x12ae>
    80008af2:	64d0106f          	j	8000a93e <tinst_tests+0x30f6>
    80008af6:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008af8:	0ff0000f          	fence
    80008afc:	4785                	li	a5,1
    80008afe:	00f41023          	sh	a5,0(s0)
    80008b02:	00034797          	auipc	a5,0x34
    80008b06:	5407b323          	sd	zero,1350(a5) # 8003d048 <excpt+0x38>
    80008b0a:	0ff0000f          	fence
AMO_INSTRUCTION(amoand_d, "amoand.d", uint64_t);
    80008b0e:	400197b7          	lui	a5,0x40019
    80008b12:	078a                	sll	a5,a5,0x2
    80008b14:	6097b4af          	amoand.d	s1,s1,(a5)
    value = amoand_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoand.d which results in a spf",
    80008b18:	00016617          	auipc	a2,0x16
    80008b1c:	3d060613          	add	a2,a2,976 # 8001eee8 <__func__.1+0x2258>
    80008b20:	08200593          	li	a1,130
    80008b24:	00014517          	auipc	a0,0x14
    80008b28:	46c50513          	add	a0,a0,1132 # 8001cf90 <__func__.1+0x300>
    80008b2c:	09f120ef          	jal	8001b3ca <printf>
    80008b30:	00144783          	lbu	a5,1(s0)
    80008b34:	e399                	bnez	a5,80008b3a <tinst_tests+0x12f2>
    80008b36:	24e0106f          	j	80009d84 <tinst_tests+0x253c>
    80008b3a:	6418                	ld	a4,8(s0)
    80008b3c:	47bd                	li	a5,15
    80008b3e:	00014597          	auipc	a1,0x14
    80008b42:	42a58593          	add	a1,a1,1066 # 8001cf68 <__func__.1+0x2d8>
    80008b46:	00f71463          	bne	a4,a5,80008b4e <tinst_tests+0x1306>
    80008b4a:	2780206f          	j	8000adc2 <tinst_tests+0x357a>
    80008b4e:	00014517          	auipc	a0,0x14
    80008b52:	45a50513          	add	a0,a0,1114 # 8001cfa8 <__func__.1+0x318>
    80008b56:	075120ef          	jal	8001b3ca <printf>
    80008b5a:	00144783          	lbu	a5,1(s0)
    80008b5e:	c799                	beqz	a5,80008b6c <tinst_tests+0x1324>
    80008b60:	6418                	ld	a4,8(s0)
    80008b62:	47bd                	li	a5,15
    80008b64:	00f71463          	bne	a4,a5,80008b6c <tinst_tests+0x1324>
    80008b68:	6cb0106f          	j	8000aa32 <tinst_tests+0x31ea>
    80008b6c:	00014517          	auipc	a0,0x14
    80008b70:	44450513          	add	a0,a0,1092 # 8001cfb0 <__func__.1+0x320>
    80008b74:	057120ef          	jal	8001b3ca <printf>
    80008b78:	02900513          	li	a0,41
    80008b7c:	720110ef          	jal	8001a29c <putchar>
    80008b80:	4529                	li	a0,10
    80008b82:	71a110ef          	jal	8001a29c <putchar>
    80008b86:	00090c63          	beqz	s2,80008b9e <tinst_tests+0x1356>
    80008b8a:	00144783          	lbu	a5,1(s0)
    80008b8e:	c799                	beqz	a5,80008b9c <tinst_tests+0x1354>
    80008b90:	6418                	ld	a4,8(s0)
    80008b92:	47bd                	li	a5,15
    80008b94:	00f71463          	bne	a4,a5,80008b9c <tinst_tests+0x1354>
    80008b98:	5f10106f          	j	8000a988 <tinst_tests+0x3140>
    80008b9c:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008b9e:	0ff0000f          	fence
    80008ba2:	4785                	li	a5,1
    80008ba4:	00f41023          	sh	a5,0(s0)
    80008ba8:	00034797          	auipc	a5,0x34
    80008bac:	4a07b023          	sd	zero,1184(a5) # 8003d048 <excpt+0x38>
    80008bb0:	0ff0000f          	fence
AMO_INSTRUCTION(amoor_d, "amoor.d", uint64_t);
    80008bb4:	400197b7          	lui	a5,0x40019
    80008bb8:	078a                	sll	a5,a5,0x2
    80008bba:	4097b4af          	amoor.d	s1,s1,(a5)
    value = amoor_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amoor.d which results in a spf",
    80008bbe:	00016617          	auipc	a2,0x16
    80008bc2:	36a60613          	add	a2,a2,874 # 8001ef28 <__func__.1+0x2298>
    80008bc6:	08200593          	li	a1,130
    80008bca:	00014517          	auipc	a0,0x14
    80008bce:	3c650513          	add	a0,a0,966 # 8001cf90 <__func__.1+0x300>
    80008bd2:	7f8120ef          	jal	8001b3ca <printf>
    80008bd6:	00144783          	lbu	a5,1(s0)
    80008bda:	e399                	bnez	a5,80008be0 <tinst_tests+0x1398>
    80008bdc:	2440106f          	j	80009e20 <tinst_tests+0x25d8>
    80008be0:	6418                	ld	a4,8(s0)
    80008be2:	47bd                	li	a5,15
    80008be4:	00014597          	auipc	a1,0x14
    80008be8:	38458593          	add	a1,a1,900 # 8001cf68 <__func__.1+0x2d8>
    80008bec:	00f71463          	bne	a4,a5,80008bf4 <tinst_tests+0x13ac>
    80008bf0:	2320206f          	j	8000ae22 <tinst_tests+0x35da>
    80008bf4:	00014517          	auipc	a0,0x14
    80008bf8:	3b450513          	add	a0,a0,948 # 8001cfa8 <__func__.1+0x318>
    80008bfc:	7ce120ef          	jal	8001b3ca <printf>
    80008c00:	00144783          	lbu	a5,1(s0)
    80008c04:	c799                	beqz	a5,80008c12 <tinst_tests+0x13ca>
    80008c06:	6418                	ld	a4,8(s0)
    80008c08:	47bd                	li	a5,15
    80008c0a:	00f71463          	bne	a4,a5,80008c12 <tinst_tests+0x13ca>
    80008c0e:	6cd0106f          	j	8000aada <tinst_tests+0x3292>
    80008c12:	00014517          	auipc	a0,0x14
    80008c16:	39e50513          	add	a0,a0,926 # 8001cfb0 <__func__.1+0x320>
    80008c1a:	7b0120ef          	jal	8001b3ca <printf>
    80008c1e:	02900513          	li	a0,41
    80008c22:	67a110ef          	jal	8001a29c <putchar>
    80008c26:	4529                	li	a0,10
    80008c28:	674110ef          	jal	8001a29c <putchar>
    80008c2c:	00090863          	beqz	s2,80008c3c <tinst_tests+0x13f4>
    80008c30:	00144783          	lbu	a5,1(s0)
    80008c34:	c399                	beqz	a5,80008c3a <tinst_tests+0x13f2>
    80008c36:	6a00106f          	j	8000a2d6 <tinst_tests+0x2a8e>
    80008c3a:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008c3c:	0ff0000f          	fence
    80008c40:	4785                	li	a5,1
    80008c42:	00f41023          	sh	a5,0(s0)
    80008c46:	00034797          	auipc	a5,0x34
    80008c4a:	4007b123          	sd	zero,1026(a5) # 8003d048 <excpt+0x38>
    80008c4e:	0ff0000f          	fence
AMO_INSTRUCTION(amomin_d, "amomin.d", uint64_t);
    80008c52:	400197b7          	lui	a5,0x40019
    80008c56:	078a                	sll	a5,a5,0x2
    80008c58:	8097b4af          	amomin.d	s1,s1,(a5)
    value = amomin_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amomin.d which results in a spf",
    80008c5c:	00016617          	auipc	a2,0x16
    80008c60:	30c60613          	add	a2,a2,780 # 8001ef68 <__func__.1+0x22d8>
    80008c64:	08200593          	li	a1,130
    80008c68:	00014517          	auipc	a0,0x14
    80008c6c:	32850513          	add	a0,a0,808 # 8001cf90 <__func__.1+0x300>
    80008c70:	75a120ef          	jal	8001b3ca <printf>
    80008c74:	00144783          	lbu	a5,1(s0)
    80008c78:	e399                	bnez	a5,80008c7e <tinst_tests+0x1436>
    80008c7a:	1b20106f          	j	80009e2c <tinst_tests+0x25e4>
    80008c7e:	6418                	ld	a4,8(s0)
    80008c80:	47bd                	li	a5,15
    80008c82:	00014597          	auipc	a1,0x14
    80008c86:	2e658593          	add	a1,a1,742 # 8001cf68 <__func__.1+0x2d8>
    80008c8a:	00f71463          	bne	a4,a5,80008c92 <tinst_tests+0x144a>
    80008c8e:	1f40206f          	j	8000ae82 <tinst_tests+0x363a>
    80008c92:	00014517          	auipc	a0,0x14
    80008c96:	31650513          	add	a0,a0,790 # 8001cfa8 <__func__.1+0x318>
    80008c9a:	730120ef          	jal	8001b3ca <printf>
    80008c9e:	00144783          	lbu	a5,1(s0)
    80008ca2:	c799                	beqz	a5,80008cb0 <tinst_tests+0x1468>
    80008ca4:	6418                	ld	a4,8(s0)
    80008ca6:	47bd                	li	a5,15
    80008ca8:	00f71463          	bne	a4,a5,80008cb0 <tinst_tests+0x1468>
    80008cac:	6d70106f          	j	8000ab82 <tinst_tests+0x333a>
    80008cb0:	00014517          	auipc	a0,0x14
    80008cb4:	30050513          	add	a0,a0,768 # 8001cfb0 <__func__.1+0x320>
    80008cb8:	712120ef          	jal	8001b3ca <printf>
    80008cbc:	02900513          	li	a0,41
    80008cc0:	5dc110ef          	jal	8001a29c <putchar>
    80008cc4:	4529                	li	a0,10
    80008cc6:	5d6110ef          	jal	8001a29c <putchar>
    80008cca:	00090863          	beqz	s2,80008cda <tinst_tests+0x1492>
    80008cce:	00144783          	lbu	a5,1(s0)
    80008cd2:	c399                	beqz	a5,80008cd8 <tinst_tests+0x1490>
    80008cd4:	6560106f          	j	8000a32a <tinst_tests+0x2ae2>
    80008cd8:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008cda:	0ff0000f          	fence
    80008cde:	4785                	li	a5,1
    80008ce0:	00f41023          	sh	a5,0(s0)
    80008ce4:	00034797          	auipc	a5,0x34
    80008ce8:	3607b223          	sd	zero,868(a5) # 8003d048 <excpt+0x38>
    80008cec:	0ff0000f          	fence
AMO_INSTRUCTION(amomax_d, "amomax.d", uint64_t);
    80008cf0:	400197b7          	lui	a5,0x40019
    80008cf4:	078a                	sll	a5,a5,0x2
    80008cf6:	a097b4af          	amomax.d	s1,s1,(a5)
    value = amomax_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amomax.d which results in a spf",
    80008cfa:	00016617          	auipc	a2,0x16
    80008cfe:	2ae60613          	add	a2,a2,686 # 8001efa8 <__func__.1+0x2318>
    80008d02:	08200593          	li	a1,130
    80008d06:	00014517          	auipc	a0,0x14
    80008d0a:	28a50513          	add	a0,a0,650 # 8001cf90 <__func__.1+0x300>
    80008d0e:	6bc120ef          	jal	8001b3ca <printf>
    80008d12:	00144783          	lbu	a5,1(s0)
    80008d16:	e399                	bnez	a5,80008d1c <tinst_tests+0x14d4>
    80008d18:	1200106f          	j	80009e38 <tinst_tests+0x25f0>
    80008d1c:	6418                	ld	a4,8(s0)
    80008d1e:	47bd                	li	a5,15
    80008d20:	00014597          	auipc	a1,0x14
    80008d24:	24858593          	add	a1,a1,584 # 8001cf68 <__func__.1+0x2d8>
    80008d28:	00f71463          	bne	a4,a5,80008d30 <tinst_tests+0x14e8>
    80008d2c:	1b60206f          	j	8000aee2 <tinst_tests+0x369a>
    80008d30:	00014517          	auipc	a0,0x14
    80008d34:	27850513          	add	a0,a0,632 # 8001cfa8 <__func__.1+0x318>
    80008d38:	692120ef          	jal	8001b3ca <printf>
    80008d3c:	00144783          	lbu	a5,1(s0)
    80008d40:	c799                	beqz	a5,80008d4e <tinst_tests+0x1506>
    80008d42:	6418                	ld	a4,8(s0)
    80008d44:	47bd                	li	a5,15
    80008d46:	00f71463          	bne	a4,a5,80008d4e <tinst_tests+0x1506>
    80008d4a:	6e10106f          	j	8000ac2a <tinst_tests+0x33e2>
    80008d4e:	00014517          	auipc	a0,0x14
    80008d52:	26250513          	add	a0,a0,610 # 8001cfb0 <__func__.1+0x320>
    80008d56:	674120ef          	jal	8001b3ca <printf>
    80008d5a:	02900513          	li	a0,41
    80008d5e:	53e110ef          	jal	8001a29c <putchar>
    80008d62:	4529                	li	a0,10
    80008d64:	538110ef          	jal	8001a29c <putchar>
    80008d68:	00090863          	beqz	s2,80008d78 <tinst_tests+0x1530>
    80008d6c:	00144783          	lbu	a5,1(s0)
    80008d70:	c399                	beqz	a5,80008d76 <tinst_tests+0x152e>
    80008d72:	6380106f          	j	8000a3aa <tinst_tests+0x2b62>
    80008d76:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008d78:	0ff0000f          	fence
    80008d7c:	4785                	li	a5,1
    80008d7e:	00f41023          	sh	a5,0(s0)
    80008d82:	00034797          	auipc	a5,0x34
    80008d86:	2c07b323          	sd	zero,710(a5) # 8003d048 <excpt+0x38>
    80008d8a:	0ff0000f          	fence
AMO_INSTRUCTION(amominu_d, "amominu.d", uint64_t);
    80008d8e:	400197b7          	lui	a5,0x40019
    80008d92:	078a                	sll	a5,a5,0x2
    80008d94:	c097b4af          	amominu.d	s1,s1,(a5)
    value = amominu_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amominu.d which results in a spf",
    80008d98:	00016617          	auipc	a2,0x16
    80008d9c:	25060613          	add	a2,a2,592 # 8001efe8 <__func__.1+0x2358>
    80008da0:	08200593          	li	a1,130
    80008da4:	00014517          	auipc	a0,0x14
    80008da8:	1ec50513          	add	a0,a0,492 # 8001cf90 <__func__.1+0x300>
    80008dac:	61e120ef          	jal	8001b3ca <printf>
    80008db0:	00144783          	lbu	a5,1(s0)
    80008db4:	e399                	bnez	a5,80008dba <tinst_tests+0x1572>
    80008db6:	08e0106f          	j	80009e44 <tinst_tests+0x25fc>
    80008dba:	6418                	ld	a4,8(s0)
    80008dbc:	47bd                	li	a5,15
    80008dbe:	00014597          	auipc	a1,0x14
    80008dc2:	1aa58593          	add	a1,a1,426 # 8001cf68 <__func__.1+0x2d8>
    80008dc6:	00f71463          	bne	a4,a5,80008dce <tinst_tests+0x1586>
    80008dca:	1780206f          	j	8000af42 <tinst_tests+0x36fa>
    80008dce:	00014517          	auipc	a0,0x14
    80008dd2:	1da50513          	add	a0,a0,474 # 8001cfa8 <__func__.1+0x318>
    80008dd6:	5f4120ef          	jal	8001b3ca <printf>
    80008dda:	00144783          	lbu	a5,1(s0)
    80008dde:	c799                	beqz	a5,80008dec <tinst_tests+0x15a4>
    80008de0:	6418                	ld	a4,8(s0)
    80008de2:	47bd                	li	a5,15
    80008de4:	00f71463          	bne	a4,a5,80008dec <tinst_tests+0x15a4>
    80008de8:	6eb0106f          	j	8000acd2 <tinst_tests+0x348a>
    80008dec:	00014517          	auipc	a0,0x14
    80008df0:	1c450513          	add	a0,a0,452 # 8001cfb0 <__func__.1+0x320>
    80008df4:	5d6120ef          	jal	8001b3ca <printf>
    80008df8:	02900513          	li	a0,41
    80008dfc:	4a0110ef          	jal	8001a29c <putchar>
    80008e00:	4529                	li	a0,10
    80008e02:	49a110ef          	jal	8001a29c <putchar>
    80008e06:	00090863          	beqz	s2,80008e16 <tinst_tests+0x15ce>
    80008e0a:	00144783          	lbu	a5,1(s0)
    80008e0e:	c399                	beqz	a5,80008e14 <tinst_tests+0x15cc>
    80008e10:	5ee0106f          	j	8000a3fe <tinst_tests+0x2bb6>
    80008e14:	4901                	li	s2,0
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_SETUP_EXCEPT();
    80008e16:	0ff0000f          	fence
    80008e1a:	4785                	li	a5,1
    80008e1c:	00f41023          	sh	a5,0(s0)
    80008e20:	00034797          	auipc	a5,0x34
    80008e24:	2207b423          	sd	zero,552(a5) # 8003d048 <excpt+0x38>
    80008e28:	0ff0000f          	fence
AMO_INSTRUCTION(amomaxu_d, "amomaxu.d", uint64_t);
    80008e2c:	400197b7          	lui	a5,0x40019
    80008e30:	078a                	sll	a5,a5,0x2
    80008e32:	e097b4af          	amomaxu.d	s1,s1,(a5)
    value = amomaxu_d(vaddr_f,value);
    TEST_ASSERT("correct tinst when executing a amomaxu.d which results in a spf",
    80008e36:	00016617          	auipc	a2,0x16
    80008e3a:	1f260613          	add	a2,a2,498 # 8001f028 <__func__.1+0x2398>
    80008e3e:	08200593          	li	a1,130
    80008e42:	00014517          	auipc	a0,0x14
    80008e46:	14e50513          	add	a0,a0,334 # 8001cf90 <__func__.1+0x300>
    80008e4a:	580120ef          	jal	8001b3ca <printf>
    80008e4e:	00144783          	lbu	a5,1(s0)
    80008e52:	e399                	bnez	a5,80008e58 <tinst_tests+0x1610>
    80008e54:	0420106f          	j	80009e96 <tinst_tests+0x264e>
    80008e58:	6418                	ld	a4,8(s0)
    80008e5a:	47bd                	li	a5,15
    80008e5c:	00014597          	auipc	a1,0x14
    80008e60:	10c58593          	add	a1,a1,268 # 8001cf68 <__func__.1+0x2d8>
    80008e64:	00f71463          	bne	a4,a5,80008e6c <tinst_tests+0x1624>
    80008e68:	13a0206f          	j	8000afa2 <tinst_tests+0x375a>
    80008e6c:	00014517          	auipc	a0,0x14
    80008e70:	13c50513          	add	a0,a0,316 # 8001cfa8 <__func__.1+0x318>
    80008e74:	556120ef          	jal	8001b3ca <printf>
    80008e78:	00144783          	lbu	a5,1(s0)
    80008e7c:	c799                	beqz	a5,80008e8a <tinst_tests+0x1642>
    80008e7e:	6418                	ld	a4,8(s0)
    80008e80:	47bd                	li	a5,15
    80008e82:	00f71463          	bne	a4,a5,80008e8a <tinst_tests+0x1642>
    80008e86:	6f50106f          	j	8000ad7a <tinst_tests+0x3532>
    80008e8a:	00014517          	auipc	a0,0x14
    80008e8e:	12650513          	add	a0,a0,294 # 8001cfb0 <__func__.1+0x320>
    80008e92:	538120ef          	jal	8001b3ca <printf>
    80008e96:	02900513          	li	a0,41
    80008e9a:	402110ef          	jal	8001a29c <putchar>
    80008e9e:	4529                	li	a0,10
    80008ea0:	3fc110ef          	jal	8001a29c <putchar>
    80008ea4:	04090e63          	beqz	s2,80008f00 <tinst_tests+0x16b8>
    80008ea8:	00144483          	lbu	s1,1(s0)
    80008eac:	c8b9                	beqz	s1,80008f02 <tinst_tests+0x16ba>
    80008eae:	6418                	ld	a4,8(s0)
    80008eb0:	47bd                	li	a5,15
    80008eb2:	04f71763          	bne	a4,a5,80008f00 <tinst_tests+0x16b8>
    80008eb6:	701c                	ld	a5,32(s0)
        excpt.triggered == true && 
        excpt.cause == CAUSE_SPF &&
        TINST_CHECK(TINST_AMO)
    );

    TEST_END();
    80008eb8:	00014597          	auipc	a1,0x14
    80008ebc:	0a058593          	add	a1,a1,160 # 8001cf58 <__func__.1+0x2c8>
    TEST_ASSERT("correct tinst when executing a amomaxu.d which results in a spf",
    80008ec0:	c7a9                	beqz	a5,80008f0a <tinst_tests+0x16c2>
    80008ec2:	6814                	ld	a3,16(s0)

static inline uint32_t read_instruction(uintptr_t addr) {

    uint32_t instruction = 0;

    if((addr & 0b1) != 0) {
    80008ec4:	0016f713          	and	a4,a3,1
    80008ec8:	0a071ae3          	bnez	a4,8000977c <tinst_tests+0x1f34>
        ERROR("trying to read unaligned instruction (%s, %d)", __func__, __LINE__);
    }

    instruction = *((uint16_t*)addr);
    80008ecc:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80008ed0:	460d                	li	a2,3
    80008ed2:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80008ed6:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80008ed8:	00c59863          	bne	a1,a2,80008ee8 <tinst_tests+0x16a0>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80008edc:	0026d683          	lhu	a3,2(a3)
    80008ee0:	0106969b          	sllw	a3,a3,0x10
    80008ee4:	8f55                	or	a4,a4,a3
    80008ee6:	2701                	sext.w	a4,a4
    80008ee8:	1702                	sll	a4,a4,0x20
    80008eea:	fff086b7          	lui	a3,0xfff08
    80008eee:	9301                	srl	a4,a4,0x20
    80008ef0:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80008ef2:	8f75                	and	a4,a4,a3
    TEST_END();
    80008ef4:	00014597          	auipc	a1,0x14
    80008ef8:	06458593          	add	a1,a1,100 # 8001cf58 <__func__.1+0x2c8>
    TEST_ASSERT("correct tinst when executing a amomaxu.d which results in a spf",
    80008efc:	00e78763          	beq	a5,a4,80008f0a <tinst_tests+0x16c2>
    80008f00:	4481                	li	s1,0
    TEST_END();
    80008f02:	00014597          	auipc	a1,0x14
    80008f06:	06658593          	add	a1,a1,102 # 8001cf68 <__func__.1+0x2d8>
    80008f0a:	00014517          	auipc	a0,0x14
    80008f0e:	10650513          	add	a0,a0,262 # 8001d010 <__func__.1+0x380>
    80008f12:	4b8120ef          	jal	8001b3ca <printf>
    80008f16:	4511                	li	a0,4
    80008f18:	bc7f70ef          	jal	80000ade <goto_priv>
    80008f1c:	c0af80ef          	jal	80001326 <reset_state>
}
    80008f20:	70a2                	ld	ra,40(sp)
    80008f22:	7402                	ld	s0,32(sp)
    80008f24:	6942                	ld	s2,16(sp)
    80008f26:	69a2                	ld	s3,8(sp)
    80008f28:	8526                	mv	a0,s1
    80008f2a:	64e2                	ld	s1,24(sp)
    80008f2c:	6145                	add	sp,sp,48
    80008f2e:	8082                	ret
    TEST_ASSERT("correct tinst when executing a lb which results in a lpf",         
    80008f30:	00014597          	auipc	a1,0x14
    80008f34:	03858593          	add	a1,a1,56 # 8001cf68 <__func__.1+0x2d8>
    80008f38:	99ffe06f          	j	800078d6 <tinst_tests+0x8e>
    80008f3c:	6418                	ld	a4,8(s0)
    80008f3e:	47b5                	li	a5,13
    80008f40:	4901                	li	s2,0
    80008f42:	00f70463          	beq	a4,a5,80008f4a <tinst_tests+0x1702>
    80008f46:	9d5fe06f          	j	8000791a <tinst_tests+0xd2>
    80008f4a:	7018                	ld	a4,32(s0)
    80008f4c:	4905                	li	s2,1
    80008f4e:	e319                	bnez	a4,80008f54 <tinst_tests+0x170c>
    80008f50:	9cbfe06f          	j	8000791a <tinst_tests+0xd2>
    80008f54:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80008f56:	0016f793          	and	a5,a3,1
    80008f5a:	020791e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80008f5e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80008f62:	460d                	li	a2,3
    80008f64:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80008f68:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80008f6a:	00c59863          	bne	a1,a2,80008f7a <tinst_tests+0x1732>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80008f6e:	0026d683          	lhu	a3,2(a3)
    80008f72:	0106969b          	sllw	a3,a3,0x10
    80008f76:	8fd5                	or	a5,a5,a3
    80008f78:	2781                	sext.w	a5,a5
    80008f7a:	03179913          	sll	s2,a5,0x31
    80008f7e:	03195913          	srl	s2,s2,0x31
    80008f82:	40e90933          	sub	s2,s2,a4
    80008f86:	00193913          	seqz	s2,s2
    80008f8a:	991fe06f          	j	8000791a <tinst_tests+0xd2>
    80008f8e:	7018                	ld	a4,32(s0)
    80008f90:	e319                	bnez	a4,80008f96 <tinst_tests+0x174e>
    80008f92:	977fe06f          	j	80007908 <tinst_tests+0xc0>
    80008f96:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80008f98:	0016f793          	and	a5,a3,1
    80008f9c:	7e079063          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80008fa0:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80008fa4:	460d                	li	a2,3
    80008fa6:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80008faa:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80008fac:	00c59863          	bne	a1,a2,80008fbc <tinst_tests+0x1774>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80008fb0:	0026d683          	lhu	a3,2(a3)
    80008fb4:	0106969b          	sllw	a3,a3,0x10
    80008fb8:	8fd5                	or	a5,a5,a3
    80008fba:	2781                	sext.w	a5,a5
    80008fbc:	17c6                	sll	a5,a5,0x31
    80008fbe:	93c5                	srl	a5,a5,0x31
    80008fc0:	00f70463          	beq	a4,a5,80008fc8 <tinst_tests+0x1780>
    80008fc4:	931fe06f          	j	800078f4 <tinst_tests+0xac>
    80008fc8:	941fe06f          	j	80007908 <tinst_tests+0xc0>
    TEST_ASSERT("correct tinst when executing a lbu which results in a lpf",
    80008fcc:	00014597          	auipc	a1,0x14
    80008fd0:	f9c58593          	add	a1,a1,-100 # 8001cf68 <__func__.1+0x2d8>
    80008fd4:	99dfe06f          	j	80007970 <tinst_tests+0x128>
    TEST_ASSERT("correct tinst when executing a lh which results in a lpf",
    80008fd8:	00014597          	auipc	a1,0x14
    80008fdc:	f9058593          	add	a1,a1,-112 # 8001cf68 <__func__.1+0x2d8>
    80008fe0:	a37fe06f          	j	80007a16 <tinst_tests+0x1ce>
    TEST_ASSERT("correct tinst when executing a lhu which results in a lpf",
    80008fe4:	00014597          	auipc	a1,0x14
    80008fe8:	f8458593          	add	a1,a1,-124 # 8001cf68 <__func__.1+0x2d8>
    80008fec:	ad1fe06f          	j	80007abc <tinst_tests+0x274>
    TEST_ASSERT("correct tinst when executing a lw which results in a lpf",
    80008ff0:	00014597          	auipc	a1,0x14
    80008ff4:	f7858593          	add	a1,a1,-136 # 8001cf68 <__func__.1+0x2d8>
    80008ff8:	b6bfe06f          	j	80007b62 <tinst_tests+0x31a>
    TEST_ASSERT("correct tinst when executing a lwu which results in a lpf",
    80008ffc:	00014597          	auipc	a1,0x14
    80009000:	f6c58593          	add	a1,a1,-148 # 8001cf68 <__func__.1+0x2d8>
    80009004:	bfdfe06f          	j	80007c00 <tinst_tests+0x3b8>
    TEST_ASSERT("correct tinst when executing a ld which results in a lpf",
    80009008:	00014597          	auipc	a1,0x14
    8000900c:	f6058593          	add	a1,a1,-160 # 8001cf68 <__func__.1+0x2d8>
    80009010:	c8ffe06f          	j	80007c9e <tinst_tests+0x456>
    TEST_ASSERT("correct tinst when executing a sb which results in a spf",
    80009014:	00014597          	auipc	a1,0x14
    80009018:	f5458593          	add	a1,a1,-172 # 8001cf68 <__func__.1+0x2d8>
    8000901c:	d23fe06f          	j	80007d3e <tinst_tests+0x4f6>
    TEST_ASSERT("correct tinst when executing a sh which results in a spf",
    80009020:	00014597          	auipc	a1,0x14
    80009024:	f4858593          	add	a1,a1,-184 # 8001cf68 <__func__.1+0x2d8>
    80009028:	dbbfe06f          	j	80007de2 <tinst_tests+0x59a>
    TEST_ASSERT("correct tinst when executing a sw which results in a spf",
    8000902c:	00014597          	auipc	a1,0x14
    80009030:	f3c58593          	add	a1,a1,-196 # 8001cf68 <__func__.1+0x2d8>
    80009034:	e55fe06f          	j	80007e88 <tinst_tests+0x640>
    TEST_ASSERT("correct tinst when executing a sd which results in a spf",
    80009038:	00014597          	auipc	a1,0x14
    8000903c:	f3058593          	add	a1,a1,-208 # 8001cf68 <__func__.1+0x2d8>
    80009040:	ef1fe06f          	j	80007f30 <tinst_tests+0x6e8>
    TEST_ASSERT("correct tinst when executing a lr.w which results in a lpf",
    80009044:	00014597          	auipc	a1,0x14
    80009048:	f2458593          	add	a1,a1,-220 # 8001cf68 <__func__.1+0x2d8>
    8000904c:	9faff06f          	j	80008246 <tinst_tests+0x9fe>
    TEST_ASSERT("correct tinst when executing a sc.w which results in a spf",
    80009050:	00014597          	auipc	a1,0x14
    80009054:	f1858593          	add	a1,a1,-232 # 8001cf68 <__func__.1+0x2d8>
    80009058:	a94ff06f          	j	800082ec <tinst_tests+0xaa4>
    TEST_ASSERT("correct tinst when executing a lbu which results in a lpf",
    8000905c:	7018                	ld	a4,32(s0)
    8000905e:	e319                	bnez	a4,80009064 <tinst_tests+0x181c>
    80009060:	943fe06f          	j	800079a2 <tinst_tests+0x15a>
    80009064:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009066:	0016f793          	and	a5,a3,1
    8000906a:	70079963          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000906e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009072:	460d                	li	a2,3
    80009074:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009078:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000907a:	00c59863          	bne	a1,a2,8000908a <tinst_tests+0x1842>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000907e:	0026d683          	lhu	a3,2(a3)
    80009082:	0106969b          	sllw	a3,a3,0x10
    80009086:	8fd5                	or	a5,a5,a3
    80009088:	2781                	sext.w	a5,a5
    8000908a:	17c6                	sll	a5,a5,0x31
    8000908c:	93c5                	srl	a5,a5,0x31
    8000908e:	00f70463          	beq	a4,a5,80009096 <tinst_tests+0x184e>
    80009092:	8fdfe06f          	j	8000798e <tinst_tests+0x146>
    80009096:	90dfe06f          	j	800079a2 <tinst_tests+0x15a>
    TEST_ASSERT("correct tinst when executing a amoswap.w which results in a spf",
    8000909a:	00014597          	auipc	a1,0x14
    8000909e:	ece58593          	add	a1,a1,-306 # 8001cf68 <__func__.1+0x2d8>
    800090a2:	aeeff06f          	j	80008390 <tinst_tests+0xb48>
    TEST_ASSERT("correct tinst when executing a lw which results in a lpf",
    800090a6:	6418                	ld	a4,8(s0)
    800090a8:	47b5                	li	a5,13
    800090aa:	00f70463          	beq	a4,a5,800090b2 <tinst_tests+0x186a>
    800090ae:	afbfe06f          	j	80007ba8 <tinst_tests+0x360>
    800090b2:	7018                	ld	a4,32(s0)
    800090b4:	e319                	bnez	a4,800090ba <tinst_tests+0x1872>
    800090b6:	af5fe06f          	j	80007baa <tinst_tests+0x362>
    800090ba:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800090bc:	0016f793          	and	a5,a3,1
    800090c0:	6a079e63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800090c4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800090c8:	460d                	li	a2,3
    800090ca:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800090ce:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800090d0:	00c59863          	bne	a1,a2,800090e0 <tinst_tests+0x1898>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800090d4:	0026d683          	lhu	a3,2(a3)
    800090d8:	0106969b          	sllw	a3,a3,0x10
    800090dc:	8fd5                	or	a5,a5,a3
    800090de:	2781                	sext.w	a5,a5
    800090e0:	17c6                	sll	a5,a5,0x31
    800090e2:	0317d913          	srl	s2,a5,0x31
    800090e6:	40e90933          	sub	s2,s2,a4
    800090ea:	00193913          	seqz	s2,s2
    800090ee:	abdfe06f          	j	80007baa <tinst_tests+0x362>
    TEST_ASSERT("correct tinst when executing a amoadd.w which results in a spf",
    800090f2:	6418                	ld	a4,8(s0)
    800090f4:	47bd                	li	a5,15
    800090f6:	00014597          	auipc	a1,0x14
    800090fa:	e7258593          	add	a1,a1,-398 # 8001cf68 <__func__.1+0x2d8>
    800090fe:	b2f71563          	bne	a4,a5,80008428 <tinst_tests+0xbe0>
    80009102:	7018                	ld	a4,32(s0)
    80009104:	00014597          	auipc	a1,0x14
    80009108:	e5458593          	add	a1,a1,-428 # 8001cf58 <__func__.1+0x2c8>
    8000910c:	b0070e63          	beqz	a4,80008428 <tinst_tests+0xbe0>
    80009110:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009112:	0016f793          	and	a5,a3,1
    80009116:	66079363          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000911a:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000911e:	460d                	li	a2,3
    80009120:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009124:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009126:	00c59863          	bne	a1,a2,80009136 <tinst_tests+0x18ee>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000912a:	0026d683          	lhu	a3,2(a3)
    8000912e:	0106969b          	sllw	a3,a3,0x10
    80009132:	8fd5                	or	a5,a5,a3
    80009134:	2781                	sext.w	a5,a5
    80009136:	1782                	sll	a5,a5,0x20
    80009138:	fff086b7          	lui	a3,0xfff08
    8000913c:	9381                	srl	a5,a5,0x20
    8000913e:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009140:	8ff5                	and	a5,a5,a3
    80009142:	00014597          	auipc	a1,0x14
    80009146:	e2658593          	add	a1,a1,-474 # 8001cf68 <__func__.1+0x2d8>
    8000914a:	acf71f63          	bne	a4,a5,80008428 <tinst_tests+0xbe0>
    8000914e:	00014597          	auipc	a1,0x14
    80009152:	e0a58593          	add	a1,a1,-502 # 8001cf58 <__func__.1+0x2c8>
    80009156:	ad2ff06f          	j	80008428 <tinst_tests+0xbe0>
    TEST_ASSERT("correct tinst when executing a lwu which results in a lpf",
    8000915a:	6418                	ld	a4,8(s0)
    8000915c:	47b5                	li	a5,13
    8000915e:	00f70463          	beq	a4,a5,80009166 <tinst_tests+0x191e>
    80009162:	ae5fe06f          	j	80007c46 <tinst_tests+0x3fe>
    80009166:	7018                	ld	a4,32(s0)
    80009168:	e319                	bnez	a4,8000916e <tinst_tests+0x1926>
    8000916a:	adffe06f          	j	80007c48 <tinst_tests+0x400>
    8000916e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009170:	0016f793          	and	a5,a3,1
    80009174:	60079463          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009178:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000917c:	460d                	li	a2,3
    8000917e:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009182:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009184:	00c59863          	bne	a1,a2,80009194 <tinst_tests+0x194c>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009188:	0026d683          	lhu	a3,2(a3)
    8000918c:	0106969b          	sllw	a3,a3,0x10
    80009190:	8fd5                	or	a5,a5,a3
    80009192:	2781                	sext.w	a5,a5
    80009194:	17c6                	sll	a5,a5,0x31
    80009196:	0317d913          	srl	s2,a5,0x31
    8000919a:	40e90933          	sub	s2,s2,a4
    8000919e:	00193913          	seqz	s2,s2
    800091a2:	aa7fe06f          	j	80007c48 <tinst_tests+0x400>
    TEST_ASSERT("correct tinst when executing a ld which results in a lpf",
    800091a6:	6418                	ld	a4,8(s0)
    800091a8:	47b5                	li	a5,13
    800091aa:	00f70463          	beq	a4,a5,800091b2 <tinst_tests+0x196a>
    800091ae:	b37fe06f          	j	80007ce4 <tinst_tests+0x49c>
    800091b2:	7018                	ld	a4,32(s0)
    800091b4:	e319                	bnez	a4,800091ba <tinst_tests+0x1972>
    800091b6:	b31fe06f          	j	80007ce6 <tinst_tests+0x49e>
    800091ba:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800091bc:	0016f793          	and	a5,a3,1
    800091c0:	5a079e63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800091c4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800091c8:	460d                	li	a2,3
    800091ca:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800091ce:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800091d0:	00c59863          	bne	a1,a2,800091e0 <tinst_tests+0x1998>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800091d4:	0026d683          	lhu	a3,2(a3)
    800091d8:	0106969b          	sllw	a3,a3,0x10
    800091dc:	8fd5                	or	a5,a5,a3
    800091de:	2781                	sext.w	a5,a5
    800091e0:	17c6                	sll	a5,a5,0x31
    800091e2:	0317d913          	srl	s2,a5,0x31
    800091e6:	40e90933          	sub	s2,s2,a4
    800091ea:	00193913          	seqz	s2,s2
    800091ee:	af9fe06f          	j	80007ce6 <tinst_tests+0x49e>
    TEST_ASSERT("correct tinst when executing a lb which results in a lpf",         
    800091f2:	7018                	ld	a4,32(s0)
    800091f4:	00014597          	auipc	a1,0x14
    800091f8:	d6458593          	add	a1,a1,-668 # 8001cf58 <__func__.1+0x2c8>
    800091fc:	e319                	bnez	a4,80009202 <tinst_tests+0x19ba>
    800091fe:	ed8fe06f          	j	800078d6 <tinst_tests+0x8e>
    80009202:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009204:	0016f793          	and	a5,a3,1
    80009208:	56079a63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000920c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009210:	460d                	li	a2,3
    80009212:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009216:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009218:	00c59863          	bne	a1,a2,80009228 <tinst_tests+0x19e0>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000921c:	0026d683          	lhu	a3,2(a3)
    80009220:	0106969b          	sllw	a3,a3,0x10
    80009224:	8fd5                	or	a5,a5,a3
    80009226:	2781                	sext.w	a5,a5
    80009228:	17c6                	sll	a5,a5,0x31
    8000922a:	93c5                	srl	a5,a5,0x31
    8000922c:	00014597          	auipc	a1,0x14
    80009230:	d3c58593          	add	a1,a1,-708 # 8001cf68 <__func__.1+0x2d8>
    80009234:	00f70463          	beq	a4,a5,8000923c <tinst_tests+0x19f4>
    80009238:	e9efe06f          	j	800078d6 <tinst_tests+0x8e>
    8000923c:	00014597          	auipc	a1,0x14
    80009240:	d1c58593          	add	a1,a1,-740 # 8001cf58 <__func__.1+0x2c8>
    80009244:	e92fe06f          	j	800078d6 <tinst_tests+0x8e>
    TEST_ASSERT("correct tinst when executing a sb which results in a spf",
    80009248:	6418                	ld	a4,8(s0)
    8000924a:	47bd                	li	a5,15
    8000924c:	00f70463          	beq	a4,a5,80009254 <tinst_tests+0x1a0c>
    80009250:	b35fe06f          	j	80007d84 <tinst_tests+0x53c>
    80009254:	7018                	ld	a4,32(s0)
    80009256:	e319                	bnez	a4,8000925c <tinst_tests+0x1a14>
    80009258:	b2ffe06f          	j	80007d86 <tinst_tests+0x53e>
    8000925c:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000925e:	0016f793          	and	a5,a3,1
    80009262:	50079d63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009266:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000926a:	460d                	li	a2,3
    8000926c:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009270:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009272:	00c59863          	bne	a1,a2,80009282 <tinst_tests+0x1a3a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009276:	0026d683          	lhu	a3,2(a3)
    8000927a:	0106969b          	sllw	a3,a3,0x10
    8000927e:	8fd5                	or	a5,a5,a3
    80009280:	2781                	sext.w	a5,a5
    80009282:	01f076b7          	lui	a3,0x1f07
    80009286:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    8000928a:	8ff5                	and	a5,a5,a3
    8000928c:	40e78933          	sub	s2,a5,a4
    80009290:	00193913          	seqz	s2,s2
    80009294:	af3fe06f          	j	80007d86 <tinst_tests+0x53e>
    TEST_ASSERT("correct tinst when executing a sh which results in a spf",
    80009298:	6418                	ld	a4,8(s0)
    8000929a:	47bd                	li	a5,15
    8000929c:	00f70463          	beq	a4,a5,800092a4 <tinst_tests+0x1a5c>
    800092a0:	b89fe06f          	j	80007e28 <tinst_tests+0x5e0>
    800092a4:	7018                	ld	a4,32(s0)
    800092a6:	e319                	bnez	a4,800092ac <tinst_tests+0x1a64>
    800092a8:	b83fe06f          	j	80007e2a <tinst_tests+0x5e2>
    800092ac:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800092ae:	0016f793          	and	a5,a3,1
    800092b2:	4c079563          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800092b6:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800092ba:	460d                	li	a2,3
    800092bc:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800092c0:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800092c2:	00c59863          	bne	a1,a2,800092d2 <tinst_tests+0x1a8a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800092c6:	0026d683          	lhu	a3,2(a3)
    800092ca:	0106969b          	sllw	a3,a3,0x10
    800092ce:	8fd5                	or	a5,a5,a3
    800092d0:	2781                	sext.w	a5,a5
    800092d2:	01f076b7          	lui	a3,0x1f07
    800092d6:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    800092da:	8ff5                	and	a5,a5,a3
    800092dc:	40e78933          	sub	s2,a5,a4
    800092e0:	00193913          	seqz	s2,s2
    800092e4:	b47fe06f          	j	80007e2a <tinst_tests+0x5e2>
    TEST_ASSERT("correct tinst when executing a sw which results in a spf",
    800092e8:	6418                	ld	a4,8(s0)
    800092ea:	47bd                	li	a5,15
    800092ec:	00f70463          	beq	a4,a5,800092f4 <tinst_tests+0x1aac>
    800092f0:	bdffe06f          	j	80007ece <tinst_tests+0x686>
    800092f4:	7018                	ld	a4,32(s0)
    800092f6:	e319                	bnez	a4,800092fc <tinst_tests+0x1ab4>
    800092f8:	bd9fe06f          	j	80007ed0 <tinst_tests+0x688>
    800092fc:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800092fe:	0016f793          	and	a5,a3,1
    80009302:	46079d63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009306:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000930a:	460d                	li	a2,3
    8000930c:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009310:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009312:	00c59863          	bne	a1,a2,80009322 <tinst_tests+0x1ada>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009316:	0026d683          	lhu	a3,2(a3)
    8000931a:	0106969b          	sllw	a3,a3,0x10
    8000931e:	8fd5                	or	a5,a5,a3
    80009320:	2781                	sext.w	a5,a5
    80009322:	01f076b7          	lui	a3,0x1f07
    80009326:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    8000932a:	8ff5                	and	a5,a5,a3
    8000932c:	40e78933          	sub	s2,a5,a4
    80009330:	00193913          	seqz	s2,s2
    80009334:	b9dfe06f          	j	80007ed0 <tinst_tests+0x688>
    TEST_ASSERT("correct tinst when executing a sd which results in a spf",
    80009338:	6418                	ld	a4,8(s0)
    8000933a:	47bd                	li	a5,15
    8000933c:	00f70463          	beq	a4,a5,80009344 <tinst_tests+0x1afc>
    80009340:	c37fe06f          	j	80007f76 <tinst_tests+0x72e>
    80009344:	701c                	ld	a5,32(s0)
    80009346:	e399                	bnez	a5,8000934c <tinst_tests+0x1b04>
    80009348:	c31fe06f          	j	80007f78 <tinst_tests+0x730>
    8000934c:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000934e:	0016f713          	and	a4,a3,1
    80009352:	42071563          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009356:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000935a:	460d                	li	a2,3
    8000935c:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009360:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009362:	00c59863          	bne	a1,a2,80009372 <tinst_tests+0x1b2a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009366:	0026d683          	lhu	a3,2(a3)
    8000936a:	0106969b          	sllw	a3,a3,0x10
    8000936e:	8f55                	or	a4,a4,a3
    80009370:	2701                	sext.w	a4,a4
    80009372:	01f076b7          	lui	a3,0x1f07
    80009376:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    8000937a:	8f75                	and	a4,a4,a3
    8000937c:	40f70933          	sub	s2,a4,a5
    80009380:	00193913          	seqz	s2,s2
    80009384:	bf5fe06f          	j	80007f78 <tinst_tests+0x730>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    80009388:	6418                	ld	a4,8(s0)
    8000938a:	47b5                	li	a5,13
    8000938c:	00f70463          	beq	a4,a5,80009394 <tinst_tests+0x1b4c>
    80009390:	c7ffe06f          	j	8000800e <tinst_tests+0x7c6>
    80009394:	7004                	ld	s1,32(s0)
    80009396:	e099                	bnez	s1,8000939c <tinst_tests+0x1b54>
    80009398:	c79fe06f          	j	80008010 <tinst_tests+0x7c8>
    8000939c:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000939e:	0017f713          	and	a4,a5,1
    800093a2:	3c071d63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800093a6:	0007d503          	lhu	a0,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    800093aa:	e9ff70ef          	jal	80001248 <expand_compressed_instruction>
    800093ae:	67a1                	lui	a5,0x8
    800093b0:	17f5                	add	a5,a5,-3 # 7ffd <_test_table_size+0x7ffc>
    800093b2:	00f57933          	and	s2,a0,a5
    800093b6:	1902                	sll	s2,s2,0x20
    800093b8:	02095913          	srl	s2,s2,0x20
    800093bc:	40990933          	sub	s2,s2,s1
    800093c0:	00193913          	seqz	s2,s2
    800093c4:	c4dfe06f          	j	80008010 <tinst_tests+0x7c8>
    TEST_ASSERT("correct tinst when executing a c.ld which results in a lpf",
    800093c8:	6418                	ld	a4,8(s0)
    800093ca:	47b5                	li	a5,13
    800093cc:	00f70463          	beq	a4,a5,800093d4 <tinst_tests+0x1b8c>
    800093d0:	cd9fe06f          	j	800080a8 <tinst_tests+0x860>
    800093d4:	02043983          	ld	s3,32(s0)
    800093d8:	00099463          	bnez	s3,800093e0 <tinst_tests+0x1b98>
    800093dc:	ccffe06f          	j	800080aa <tinst_tests+0x862>
    800093e0:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    800093e2:	0017f713          	and	a4,a5,1
    800093e6:	38071b63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800093ea:	0007d503          	lhu	a0,0(a5)
    800093ee:	e5bf70ef          	jal	80001248 <expand_compressed_instruction>
    800093f2:	67a1                	lui	a5,0x8
    800093f4:	17f5                	add	a5,a5,-3 # 7ffd <_test_table_size+0x7ffc>
    800093f6:	00f57933          	and	s2,a0,a5
    800093fa:	1902                	sll	s2,s2,0x20
    800093fc:	02095913          	srl	s2,s2,0x20
    80009400:	41390933          	sub	s2,s2,s3
    80009404:	00193913          	seqz	s2,s2
    80009408:	ca3fe06f          	j	800080aa <tinst_tests+0x862>
    TEST_ASSERT("correct tinst when executing a lr.w which results in a lpf",
    8000940c:	7018                	ld	a4,32(s0)
    8000940e:	e319                	bnez	a4,80009414 <tinst_tests+0x1bcc>
    80009410:	e69fe06f          	j	80008278 <tinst_tests+0xa30>
    80009414:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009416:	0016f793          	and	a5,a3,1
    8000941a:	36079163          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000941e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009422:	460d                	li	a2,3
    80009424:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009428:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000942a:	00c59863          	bne	a1,a2,8000943a <tinst_tests+0x1bf2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000942e:	0026d683          	lhu	a3,2(a3)
    80009432:	0106969b          	sllw	a3,a3,0x10
    80009436:	8fd5                	or	a5,a5,a3
    80009438:	2781                	sext.w	a5,a5
    8000943a:	1782                	sll	a5,a5,0x20
    8000943c:	fff086b7          	lui	a3,0xfff08
    80009440:	9381                	srl	a5,a5,0x20
    80009442:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009444:	8ff5                	and	a5,a5,a3
    80009446:	00f70463          	beq	a4,a5,8000944e <tinst_tests+0x1c06>
    8000944a:	e1bfe06f          	j	80008264 <tinst_tests+0xa1c>
    8000944e:	e2bfe06f          	j	80008278 <tinst_tests+0xa30>
    TEST_ASSERT("correct tinst when executing a sd which results in a spf",
    80009452:	701c                	ld	a5,32(s0)
    80009454:	00014597          	auipc	a1,0x14
    80009458:	b0458593          	add	a1,a1,-1276 # 8001cf58 <__func__.1+0x2c8>
    8000945c:	e399                	bnez	a5,80009462 <tinst_tests+0x1c1a>
    8000945e:	ad3fe06f          	j	80007f30 <tinst_tests+0x6e8>
    80009462:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009464:	0016f713          	and	a4,a3,1
    80009468:	30071a63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000946c:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009470:	460d                	li	a2,3
    80009472:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009476:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009478:	00c59863          	bne	a1,a2,80009488 <tinst_tests+0x1c40>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000947c:	0026d683          	lhu	a3,2(a3)
    80009480:	0106969b          	sllw	a3,a3,0x10
    80009484:	8f55                	or	a4,a4,a3
    80009486:	2701                	sext.w	a4,a4
    80009488:	01f076b7          	lui	a3,0x1f07
    8000948c:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009490:	8f75                	and	a4,a4,a3
    80009492:	00014597          	auipc	a1,0x14
    80009496:	ad658593          	add	a1,a1,-1322 # 8001cf68 <__func__.1+0x2d8>
    8000949a:	00e78463          	beq	a5,a4,800094a2 <tinst_tests+0x1c5a>
    8000949e:	a93fe06f          	j	80007f30 <tinst_tests+0x6e8>
    800094a2:	00014597          	auipc	a1,0x14
    800094a6:	ab658593          	add	a1,a1,-1354 # 8001cf58 <__func__.1+0x2c8>
    800094aa:	a87fe06f          	j	80007f30 <tinst_tests+0x6e8>
    TEST_ASSERT("correct tinst when executing a sc.w which results in a spf",
    800094ae:	7018                	ld	a4,32(s0)
    800094b0:	e319                	bnez	a4,800094b6 <tinst_tests+0x1c6e>
    800094b2:	e6dfe06f          	j	8000831e <tinst_tests+0xad6>
    800094b6:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800094b8:	0016f793          	and	a5,a3,1
    800094bc:	2c079063          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800094c0:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800094c4:	460d                	li	a2,3
    800094c6:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800094ca:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800094cc:	00c59863          	bne	a1,a2,800094dc <tinst_tests+0x1c94>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800094d0:	0026d683          	lhu	a3,2(a3)
    800094d4:	0106969b          	sllw	a3,a3,0x10
    800094d8:	8fd5                	or	a5,a5,a3
    800094da:	2781                	sext.w	a5,a5
    800094dc:	1782                	sll	a5,a5,0x20
    800094de:	fff086b7          	lui	a3,0xfff08
    800094e2:	9381                	srl	a5,a5,0x20
    800094e4:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    800094e6:	8ff5                	and	a5,a5,a3
    800094e8:	00f70463          	beq	a4,a5,800094f0 <tinst_tests+0x1ca8>
    800094ec:	e1ffe06f          	j	8000830a <tinst_tests+0xac2>
    800094f0:	e2ffe06f          	j	8000831e <tinst_tests+0xad6>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    800094f4:	7004                	ld	s1,32(s0)
    800094f6:	c099                	beqz	s1,800094fc <tinst_tests+0x1cb4>
    800094f8:	0ea0106f          	j	8000a5e2 <tinst_tests+0x2d9a>
    800094fc:	00014597          	auipc	a1,0x14
    80009500:	a5c58593          	add	a1,a1,-1444 # 8001cf58 <__func__.1+0x2c8>
    80009504:	ac5fe06f          	j	80007fc8 <tinst_tests+0x780>
    TEST_ASSERT("correct tinst when executing a amoswap.w which results in a spf",
    80009508:	701c                	ld	a5,32(s0)
    8000950a:	e399                	bnez	a5,80009510 <tinst_tests+0x1cc8>
    8000950c:	eb7fe06f          	j	800083c2 <tinst_tests+0xb7a>
    80009510:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009512:	0016f713          	and	a4,a3,1
    80009516:	26071363          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000951a:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000951e:	460d                	li	a2,3
    80009520:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009524:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009526:	00c59863          	bne	a1,a2,80009536 <tinst_tests+0x1cee>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000952a:	0026d683          	lhu	a3,2(a3)
    8000952e:	0106969b          	sllw	a3,a3,0x10
    80009532:	8f55                	or	a4,a4,a3
    80009534:	2701                	sext.w	a4,a4
    80009536:	1702                	sll	a4,a4,0x20
    80009538:	fff086b7          	lui	a3,0xfff08
    8000953c:	9301                	srl	a4,a4,0x20
    8000953e:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009540:	8f75                	and	a4,a4,a3
    80009542:	00e78463          	beq	a5,a4,8000954a <tinst_tests+0x1d02>
    80009546:	e69fe06f          	j	800083ae <tinst_tests+0xb66>
    8000954a:	e79fe06f          	j	800083c2 <tinst_tests+0xb7a>
    TEST_ASSERT("correct tinst when executing a c.ld which results in a lpf",
    8000954e:	02043983          	ld	s3,32(s0)
    80009552:	00098463          	beqz	s3,8000955a <tinst_tests+0x1d12>
    80009556:	0bc0106f          	j	8000a612 <tinst_tests+0x2dca>
    8000955a:	00014597          	auipc	a1,0x14
    8000955e:	9fe58593          	add	a1,a1,-1538 # 8001cf58 <__func__.1+0x2c8>
    80009562:	b01fe06f          	j	80008062 <tinst_tests+0x81a>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    80009566:	02043983          	ld	s3,32(s0)
    8000956a:	00098463          	beqz	s3,80009572 <tinst_tests+0x1d2a>
    8000956e:	11c0106f          	j	8000a68a <tinst_tests+0x2e42>
    80009572:	00014597          	auipc	a1,0x14
    80009576:	9e658593          	add	a1,a1,-1562 # 8001cf58 <__func__.1+0x2c8>
    8000957a:	b83fe06f          	j	800080fc <tinst_tests+0x8b4>
    TEST_ASSERT("correct tinst when executing a c.sd which results in a lpf",
    8000957e:	7004                	ld	s1,32(s0)
    80009580:	c099                	beqz	s1,80009586 <tinst_tests+0x1d3e>
    80009582:	1840106f          	j	8000a706 <tinst_tests+0x2ebe>
    80009586:	00014597          	auipc	a1,0x14
    8000958a:	9d258593          	add	a1,a1,-1582 # 8001cf58 <__func__.1+0x2c8>
    8000958e:	c11fe06f          	j	8000819e <tinst_tests+0x956>
    TEST_ASSERT("correct tinst when executing a lbu which results in a lpf",
    80009592:	7018                	ld	a4,32(s0)
    80009594:	e319                	bnez	a4,8000959a <tinst_tests+0x1d52>
    80009596:	c2afe06f          	j	800079c0 <tinst_tests+0x178>
    8000959a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000959c:	0016f793          	and	a5,a3,1
    800095a0:	1c079e63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800095a4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800095a8:	460d                	li	a2,3
    800095aa:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800095ae:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800095b0:	00c59863          	bne	a1,a2,800095c0 <tinst_tests+0x1d78>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800095b4:	0026d683          	lhu	a3,2(a3)
    800095b8:	0106969b          	sllw	a3,a3,0x10
    800095bc:	8fd5                	or	a5,a5,a3
    800095be:	2781                	sext.w	a5,a5
    800095c0:	03179913          	sll	s2,a5,0x31
    800095c4:	03195913          	srl	s2,s2,0x31
    800095c8:	40e90933          	sub	s2,s2,a4
    800095cc:	00193913          	seqz	s2,s2
    800095d0:	bf0fe06f          	j	800079c0 <tinst_tests+0x178>
    TEST_ASSERT("correct tinst when executing a lr.w which results in a lpf",
    800095d4:	701c                	ld	a5,32(s0)
    800095d6:	00014597          	auipc	a1,0x14
    800095da:	98258593          	add	a1,a1,-1662 # 8001cf58 <__func__.1+0x2c8>
    800095de:	e399                	bnez	a5,800095e4 <tinst_tests+0x1d9c>
    800095e0:	c67fe06f          	j	80008246 <tinst_tests+0x9fe>
    800095e4:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800095e6:	0016f713          	and	a4,a3,1
    800095ea:	18071963          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800095ee:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800095f2:	460d                	li	a2,3
    800095f4:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    800095f8:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    800095fa:	00c59863          	bne	a1,a2,8000960a <tinst_tests+0x1dc2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800095fe:	0026d683          	lhu	a3,2(a3)
    80009602:	0106969b          	sllw	a3,a3,0x10
    80009606:	8f55                	or	a4,a4,a3
    80009608:	2701                	sext.w	a4,a4
    8000960a:	1702                	sll	a4,a4,0x20
    8000960c:	fff086b7          	lui	a3,0xfff08
    80009610:	9301                	srl	a4,a4,0x20
    80009612:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009614:	8f75                	and	a4,a4,a3
    80009616:	00014597          	auipc	a1,0x14
    8000961a:	95258593          	add	a1,a1,-1710 # 8001cf68 <__func__.1+0x2d8>
    8000961e:	00e78463          	beq	a5,a4,80009626 <tinst_tests+0x1dde>
    80009622:	c25fe06f          	j	80008246 <tinst_tests+0x9fe>
    80009626:	00014597          	auipc	a1,0x14
    8000962a:	93258593          	add	a1,a1,-1742 # 8001cf58 <__func__.1+0x2c8>
    8000962e:	c19fe06f          	j	80008246 <tinst_tests+0x9fe>
    TEST_ASSERT("correct tinst when executing a lh which results in a lpf",
    80009632:	7018                	ld	a4,32(s0)
    80009634:	e319                	bnez	a4,8000963a <tinst_tests+0x1df2>
    80009636:	c30fe06f          	j	80007a66 <tinst_tests+0x21e>
    8000963a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000963c:	0016f793          	and	a5,a3,1
    80009640:	12079e63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009644:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009648:	460d                	li	a2,3
    8000964a:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000964e:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009650:	00c59863          	bne	a1,a2,80009660 <tinst_tests+0x1e18>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009654:	0026d683          	lhu	a3,2(a3)
    80009658:	0106969b          	sllw	a3,a3,0x10
    8000965c:	8fd5                	or	a5,a5,a3
    8000965e:	2781                	sext.w	a5,a5
    80009660:	03179913          	sll	s2,a5,0x31
    80009664:	03195913          	srl	s2,s2,0x31
    80009668:	40e90933          	sub	s2,s2,a4
    8000966c:	00193913          	seqz	s2,s2
    80009670:	bf6fe06f          	j	80007a66 <tinst_tests+0x21e>
    TEST_ASSERT("correct tinst when executing a sc.w which results in a spf",
    80009674:	701c                	ld	a5,32(s0)
    80009676:	00014597          	auipc	a1,0x14
    8000967a:	8e258593          	add	a1,a1,-1822 # 8001cf58 <__func__.1+0x2c8>
    8000967e:	e399                	bnez	a5,80009684 <tinst_tests+0x1e3c>
    80009680:	c6dfe06f          	j	800082ec <tinst_tests+0xaa4>
    80009684:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009686:	0016f713          	and	a4,a3,1
    8000968a:	eb6d                	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000968c:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009690:	460d                	li	a2,3
    80009692:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009696:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009698:	00c59863          	bne	a1,a2,800096a8 <tinst_tests+0x1e60>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000969c:	0026d683          	lhu	a3,2(a3)
    800096a0:	0106969b          	sllw	a3,a3,0x10
    800096a4:	8f55                	or	a4,a4,a3
    800096a6:	2701                	sext.w	a4,a4
    800096a8:	1702                	sll	a4,a4,0x20
    800096aa:	fff086b7          	lui	a3,0xfff08
    800096ae:	9301                	srl	a4,a4,0x20
    800096b0:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    800096b2:	8f75                	and	a4,a4,a3
    800096b4:	00014597          	auipc	a1,0x14
    800096b8:	8b458593          	add	a1,a1,-1868 # 8001cf68 <__func__.1+0x2d8>
    800096bc:	00e78463          	beq	a5,a4,800096c4 <tinst_tests+0x1e7c>
    800096c0:	c2dfe06f          	j	800082ec <tinst_tests+0xaa4>
    800096c4:	00014597          	auipc	a1,0x14
    800096c8:	89458593          	add	a1,a1,-1900 # 8001cf58 <__func__.1+0x2c8>
    800096cc:	c21fe06f          	j	800082ec <tinst_tests+0xaa4>
    TEST_ASSERT("correct tinst when executing a lhu which results in a lpf",
    800096d0:	7018                	ld	a4,32(s0)
    800096d2:	e319                	bnez	a4,800096d8 <tinst_tests+0x1e90>
    800096d4:	c38fe06f          	j	80007b0c <tinst_tests+0x2c4>
    800096d8:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800096da:	0016f793          	and	a5,a3,1
    800096de:	efd9                	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800096e0:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800096e4:	460d                	li	a2,3
    800096e6:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800096ea:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800096ec:	00c59863          	bne	a1,a2,800096fc <tinst_tests+0x1eb4>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800096f0:	0026d683          	lhu	a3,2(a3)
    800096f4:	0106969b          	sllw	a3,a3,0x10
    800096f8:	8fd5                	or	a5,a5,a3
    800096fa:	2781                	sext.w	a5,a5
    800096fc:	17c6                	sll	a5,a5,0x31
    800096fe:	0317d913          	srl	s2,a5,0x31
    80009702:	40e90933          	sub	s2,s2,a4
    80009706:	00193913          	seqz	s2,s2
    8000970a:	c02fe06f          	j	80007b0c <tinst_tests+0x2c4>
    TEST_ASSERT("correct tinst when executing a amoswap.w which results in a spf",
    8000970e:	7018                	ld	a4,32(s0)
    80009710:	00014597          	auipc	a1,0x14
    80009714:	84858593          	add	a1,a1,-1976 # 8001cf58 <__func__.1+0x2c8>
    80009718:	e319                	bnez	a4,8000971e <tinst_tests+0x1ed6>
    8000971a:	c77fe06f          	j	80008390 <tinst_tests+0xb48>
    8000971e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009720:	0016f793          	and	a5,a3,1
    80009724:	efa1                	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009726:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000972a:	460d                	li	a2,3
    8000972c:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009730:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009732:	00c59863          	bne	a1,a2,80009742 <tinst_tests+0x1efa>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009736:	0026d683          	lhu	a3,2(a3)
    8000973a:	0106969b          	sllw	a3,a3,0x10
    8000973e:	8fd5                	or	a5,a5,a3
    80009740:	2781                	sext.w	a5,a5
    80009742:	1782                	sll	a5,a5,0x20
    80009744:	fff086b7          	lui	a3,0xfff08
    80009748:	9381                	srl	a5,a5,0x20
    8000974a:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000974c:	8ff5                	and	a5,a5,a3
    8000974e:	00014597          	auipc	a1,0x14
    80009752:	81a58593          	add	a1,a1,-2022 # 8001cf68 <__func__.1+0x2d8>
    80009756:	00f70463          	beq	a4,a5,8000975e <tinst_tests+0x1f16>
    8000975a:	c37fe06f          	j	80008390 <tinst_tests+0xb48>
    8000975e:	00013597          	auipc	a1,0x13
    80009762:	7fa58593          	add	a1,a1,2042 # 8001cf58 <__func__.1+0x2c8>
    80009766:	c2bfe06f          	j	80008390 <tinst_tests+0xb48>
    TEST_ASSERT("correct tinst when executing a lh which results in a lpf",
    8000976a:	7018                	ld	a4,32(s0)
    8000976c:	e319                	bnez	a4,80009772 <tinst_tests+0x1f2a>
    8000976e:	adafe06f          	j	80007a48 <tinst_tests+0x200>
    80009772:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009774:	0016f793          	and	a5,a3,1
    80009778:	400783e3          	beqz	a5,8000a37e <tinst_tests+0x2b36>
        ERROR("trying to read unaligned instruction (%s, %d)", __func__, __LINE__);
    8000977c:	11400613          	li	a2,276
    80009780:	00012597          	auipc	a1,0x12
    80009784:	6f058593          	add	a1,a1,1776 # 8001be70 <__func__.0>
    80009788:	00015517          	auipc	a0,0x15
    8000978c:	06050513          	add	a0,a0,96 # 8001e7e8 <__func__.1+0x1b58>
    80009790:	43b110ef          	jal	8001b3ca <printf>
    80009794:	11400613          	li	a2,276
    80009798:	00012597          	auipc	a1,0x12
    8000979c:	6d858593          	add	a1,a1,1752 # 8001be70 <__func__.0>
    800097a0:	00014517          	auipc	a0,0x14
    800097a4:	96050513          	add	a0,a0,-1696 # 8001d100 <__func__.1+0x470>
    800097a8:	423110ef          	jal	8001b3ca <printf>
    800097ac:	4501                	li	a0,0
    800097ae:	0bb110ef          	jal	8001b068 <exit>
    TEST_ASSERT("correct tinst when executing a lhu which results in a lpf",
    800097b2:	7018                	ld	a4,32(s0)
    800097b4:	e319                	bnez	a4,800097ba <tinst_tests+0x1f72>
    800097b6:	b38fe06f          	j	80007aee <tinst_tests+0x2a6>
    800097ba:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800097bc:	0016f793          	and	a5,a3,1
    800097c0:	ffd5                	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800097c2:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800097c6:	460d                	li	a2,3
    800097c8:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800097cc:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800097ce:	00c59863          	bne	a1,a2,800097de <tinst_tests+0x1f96>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800097d2:	0026d683          	lhu	a3,2(a3)
    800097d6:	0106969b          	sllw	a3,a3,0x10
    800097da:	8fd5                	or	a5,a5,a3
    800097dc:	2781                	sext.w	a5,a5
    800097de:	17c6                	sll	a5,a5,0x31
    800097e0:	93c5                	srl	a5,a5,0x31
    800097e2:	00f70463          	beq	a4,a5,800097ea <tinst_tests+0x1fa2>
    800097e6:	af4fe06f          	j	80007ada <tinst_tests+0x292>
    800097ea:	b04fe06f          	j	80007aee <tinst_tests+0x2a6>
    TEST_ASSERT("correct tinst when executing a amoxor.w which results in a spf",
    800097ee:	00013597          	auipc	a1,0x13
    800097f2:	77a58593          	add	a1,a1,1914 # 8001cf68 <__func__.1+0x2d8>
    800097f6:	cd9fe06f          	j	800084ce <tinst_tests+0xc86>
    TEST_ASSERT("correct tinst when executing a lw which results in a lpf",
    800097fa:	7018                	ld	a4,32(s0)
    800097fc:	e319                	bnez	a4,80009802 <tinst_tests+0x1fba>
    800097fe:	b96fe06f          	j	80007b94 <tinst_tests+0x34c>
    80009802:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009804:	0016f793          	and	a5,a3,1
    80009808:	fbb5                	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000980a:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000980e:	460d                	li	a2,3
    80009810:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009814:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009816:	00c59863          	bne	a1,a2,80009826 <tinst_tests+0x1fde>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000981a:	0026d683          	lhu	a3,2(a3)
    8000981e:	0106969b          	sllw	a3,a3,0x10
    80009822:	8fd5                	or	a5,a5,a3
    80009824:	2781                	sext.w	a5,a5
    80009826:	17c6                	sll	a5,a5,0x31
    80009828:	93c5                	srl	a5,a5,0x31
    8000982a:	00f70463          	beq	a4,a5,80009832 <tinst_tests+0x1fea>
    8000982e:	b52fe06f          	j	80007b80 <tinst_tests+0x338>
    80009832:	b62fe06f          	j	80007b94 <tinst_tests+0x34c>
    TEST_ASSERT("correct tinst when executing a amoand.w which results in a spf",
    80009836:	00013597          	auipc	a1,0x13
    8000983a:	73258593          	add	a1,a1,1842 # 8001cf68 <__func__.1+0x2d8>
    8000983e:	d37fe06f          	j	80008574 <tinst_tests+0xd2c>
    TEST_ASSERT("correct tinst when executing a lwu which results in a lpf",
    80009842:	7018                	ld	a4,32(s0)
    80009844:	e319                	bnez	a4,8000984a <tinst_tests+0x2002>
    80009846:	becfe06f          	j	80007c32 <tinst_tests+0x3ea>
    8000984a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000984c:	0016f793          	and	a5,a3,1
    80009850:	f795                	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009852:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009856:	460d                	li	a2,3
    80009858:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000985c:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000985e:	00c59863          	bne	a1,a2,8000986e <tinst_tests+0x2026>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009862:	0026d683          	lhu	a3,2(a3)
    80009866:	0106969b          	sllw	a3,a3,0x10
    8000986a:	8fd5                	or	a5,a5,a3
    8000986c:	2781                	sext.w	a5,a5
    8000986e:	17c6                	sll	a5,a5,0x31
    80009870:	93c5                	srl	a5,a5,0x31
    80009872:	00f70463          	beq	a4,a5,8000987a <tinst_tests+0x2032>
    80009876:	ba8fe06f          	j	80007c1e <tinst_tests+0x3d6>
    8000987a:	bb8fe06f          	j	80007c32 <tinst_tests+0x3ea>
    TEST_ASSERT("correct tinst when executing a amoor.w which results in a spf",
    8000987e:	00013597          	auipc	a1,0x13
    80009882:	6ea58593          	add	a1,a1,1770 # 8001cf68 <__func__.1+0x2d8>
    80009886:	d95fe06f          	j	8000861a <tinst_tests+0xdd2>
    TEST_ASSERT("correct tinst when executing a ld which results in a lpf",
    8000988a:	7018                	ld	a4,32(s0)
    8000988c:	e319                	bnez	a4,80009892 <tinst_tests+0x204a>
    8000988e:	c42fe06f          	j	80007cd0 <tinst_tests+0x488>
    80009892:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009894:	0016f793          	and	a5,a3,1
    80009898:	ee0792e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000989c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800098a0:	460d                	li	a2,3
    800098a2:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800098a6:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800098a8:	00c59863          	bne	a1,a2,800098b8 <tinst_tests+0x2070>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800098ac:	0026d683          	lhu	a3,2(a3)
    800098b0:	0106969b          	sllw	a3,a3,0x10
    800098b4:	8fd5                	or	a5,a5,a3
    800098b6:	2781                	sext.w	a5,a5
    800098b8:	17c6                	sll	a5,a5,0x31
    800098ba:	93c5                	srl	a5,a5,0x31
    800098bc:	00f70463          	beq	a4,a5,800098c4 <tinst_tests+0x207c>
    800098c0:	bfcfe06f          	j	80007cbc <tinst_tests+0x474>
    800098c4:	c0cfe06f          	j	80007cd0 <tinst_tests+0x488>
    TEST_ASSERT("correct tinst when executing a lbu which results in a lpf",
    800098c8:	7018                	ld	a4,32(s0)
    800098ca:	00013597          	auipc	a1,0x13
    800098ce:	68e58593          	add	a1,a1,1678 # 8001cf58 <__func__.1+0x2c8>
    800098d2:	e319                	bnez	a4,800098d8 <tinst_tests+0x2090>
    800098d4:	89cfe06f          	j	80007970 <tinst_tests+0x128>
    800098d8:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800098da:	0016f793          	and	a5,a3,1
    800098de:	e8079fe3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800098e2:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800098e6:	460d                	li	a2,3
    800098e8:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    800098ec:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    800098ee:	00c59863          	bne	a1,a2,800098fe <tinst_tests+0x20b6>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800098f2:	0026d683          	lhu	a3,2(a3)
    800098f6:	0106969b          	sllw	a3,a3,0x10
    800098fa:	8fd5                	or	a5,a5,a3
    800098fc:	2781                	sext.w	a5,a5
    800098fe:	17c6                	sll	a5,a5,0x31
    80009900:	93c5                	srl	a5,a5,0x31
    80009902:	00013597          	auipc	a1,0x13
    80009906:	66658593          	add	a1,a1,1638 # 8001cf68 <__func__.1+0x2d8>
    8000990a:	00f70463          	beq	a4,a5,80009912 <tinst_tests+0x20ca>
    8000990e:	862fe06f          	j	80007970 <tinst_tests+0x128>
    80009912:	00013597          	auipc	a1,0x13
    80009916:	64658593          	add	a1,a1,1606 # 8001cf58 <__func__.1+0x2c8>
    8000991a:	856fe06f          	j	80007970 <tinst_tests+0x128>
    TEST_ASSERT("correct tinst when executing a amomin.w which results in a spf",
    8000991e:	00013597          	auipc	a1,0x13
    80009922:	64a58593          	add	a1,a1,1610 # 8001cf68 <__func__.1+0x2d8>
    80009926:	d9bfe06f          	j	800086c0 <tinst_tests+0xe78>
    TEST_ASSERT("correct tinst when executing a sb which results in a spf",
    8000992a:	701c                	ld	a5,32(s0)
    8000992c:	e399                	bnez	a5,80009932 <tinst_tests+0x20ea>
    8000992e:	c42fe06f          	j	80007d70 <tinst_tests+0x528>
    80009932:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009934:	0016f713          	and	a4,a3,1
    80009938:	e40712e3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000993c:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009940:	460d                	li	a2,3
    80009942:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009946:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009948:	00c59863          	bne	a1,a2,80009958 <tinst_tests+0x2110>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000994c:	0026d683          	lhu	a3,2(a3)
    80009950:	0106969b          	sllw	a3,a3,0x10
    80009954:	8f55                	or	a4,a4,a3
    80009956:	2701                	sext.w	a4,a4
    80009958:	01f076b7          	lui	a3,0x1f07
    8000995c:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009960:	8f75                	and	a4,a4,a3
    80009962:	00e78463          	beq	a5,a4,8000996a <tinst_tests+0x2122>
    80009966:	bf6fe06f          	j	80007d5c <tinst_tests+0x514>
    8000996a:	c06fe06f          	j	80007d70 <tinst_tests+0x528>
    TEST_ASSERT("correct tinst when executing a lh which results in a lpf",
    8000996e:	7018                	ld	a4,32(s0)
    80009970:	00013597          	auipc	a1,0x13
    80009974:	5e858593          	add	a1,a1,1512 # 8001cf58 <__func__.1+0x2c8>
    80009978:	e319                	bnez	a4,8000997e <tinst_tests+0x2136>
    8000997a:	89cfe06f          	j	80007a16 <tinst_tests+0x1ce>
    8000997e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009980:	0016f793          	and	a5,a3,1
    80009984:	de079ce3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009988:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000998c:	460d                	li	a2,3
    8000998e:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009992:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009994:	00c59863          	bne	a1,a2,800099a4 <tinst_tests+0x215c>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009998:	0026d683          	lhu	a3,2(a3)
    8000999c:	0106969b          	sllw	a3,a3,0x10
    800099a0:	8fd5                	or	a5,a5,a3
    800099a2:	2781                	sext.w	a5,a5
    800099a4:	17c6                	sll	a5,a5,0x31
    800099a6:	93c5                	srl	a5,a5,0x31
    800099a8:	00013597          	auipc	a1,0x13
    800099ac:	5c058593          	add	a1,a1,1472 # 8001cf68 <__func__.1+0x2d8>
    800099b0:	00f70463          	beq	a4,a5,800099b8 <tinst_tests+0x2170>
    800099b4:	862fe06f          	j	80007a16 <tinst_tests+0x1ce>
    800099b8:	00013597          	auipc	a1,0x13
    800099bc:	5a058593          	add	a1,a1,1440 # 8001cf58 <__func__.1+0x2c8>
    800099c0:	856fe06f          	j	80007a16 <tinst_tests+0x1ce>
    TEST_ASSERT("correct tinst when executing a amomax.w which results in a spf",
    800099c4:	00013597          	auipc	a1,0x13
    800099c8:	5a458593          	add	a1,a1,1444 # 8001cf68 <__func__.1+0x2d8>
    800099cc:	d9bfe06f          	j	80008766 <tinst_tests+0xf1e>
    TEST_ASSERT("correct tinst when executing a sh which results in a spf",
    800099d0:	701c                	ld	a5,32(s0)
    800099d2:	e399                	bnez	a5,800099d8 <tinst_tests+0x2190>
    800099d4:	c40fe06f          	j	80007e14 <tinst_tests+0x5cc>
    800099d8:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    800099da:	0016f713          	and	a4,a3,1
    800099de:	d8071fe3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    800099e2:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    800099e6:	460d                	li	a2,3
    800099e8:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    800099ec:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    800099ee:	00c59863          	bne	a1,a2,800099fe <tinst_tests+0x21b6>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    800099f2:	0026d683          	lhu	a3,2(a3)
    800099f6:	0106969b          	sllw	a3,a3,0x10
    800099fa:	8f55                	or	a4,a4,a3
    800099fc:	2701                	sext.w	a4,a4
    800099fe:	01f076b7          	lui	a3,0x1f07
    80009a02:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009a06:	8f75                	and	a4,a4,a3
    80009a08:	00e78463          	beq	a5,a4,80009a10 <tinst_tests+0x21c8>
    80009a0c:	bf4fe06f          	j	80007e00 <tinst_tests+0x5b8>
    80009a10:	c04fe06f          	j	80007e14 <tinst_tests+0x5cc>
    TEST_ASSERT("correct tinst when executing a lhu which results in a lpf",
    80009a14:	7018                	ld	a4,32(s0)
    80009a16:	00013597          	auipc	a1,0x13
    80009a1a:	54258593          	add	a1,a1,1346 # 8001cf58 <__func__.1+0x2c8>
    80009a1e:	e319                	bnez	a4,80009a24 <tinst_tests+0x21dc>
    80009a20:	89cfe06f          	j	80007abc <tinst_tests+0x274>
    80009a24:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009a26:	0016f793          	and	a5,a3,1
    80009a2a:	d40799e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009a2e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009a32:	460d                	li	a2,3
    80009a34:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009a38:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009a3a:	00c59863          	bne	a1,a2,80009a4a <tinst_tests+0x2202>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009a3e:	0026d683          	lhu	a3,2(a3)
    80009a42:	0106969b          	sllw	a3,a3,0x10
    80009a46:	8fd5                	or	a5,a5,a3
    80009a48:	2781                	sext.w	a5,a5
    80009a4a:	17c6                	sll	a5,a5,0x31
    80009a4c:	93c5                	srl	a5,a5,0x31
    80009a4e:	00013597          	auipc	a1,0x13
    80009a52:	51a58593          	add	a1,a1,1306 # 8001cf68 <__func__.1+0x2d8>
    80009a56:	00f70463          	beq	a4,a5,80009a5e <tinst_tests+0x2216>
    80009a5a:	862fe06f          	j	80007abc <tinst_tests+0x274>
    80009a5e:	00013597          	auipc	a1,0x13
    80009a62:	4fa58593          	add	a1,a1,1274 # 8001cf58 <__func__.1+0x2c8>
    80009a66:	856fe06f          	j	80007abc <tinst_tests+0x274>
    TEST_ASSERT("correct tinst when executing a amominu.w which results in a spf",
    80009a6a:	00013597          	auipc	a1,0x13
    80009a6e:	4fe58593          	add	a1,a1,1278 # 8001cf68 <__func__.1+0x2d8>
    80009a72:	d9bfe06f          	j	8000880c <tinst_tests+0xfc4>
    TEST_ASSERT("correct tinst when executing a sw which results in a spf",
    80009a76:	701c                	ld	a5,32(s0)
    80009a78:	e399                	bnez	a5,80009a7e <tinst_tests+0x2236>
    80009a7a:	c40fe06f          	j	80007eba <tinst_tests+0x672>
    80009a7e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009a80:	0016f713          	and	a4,a3,1
    80009a84:	ce071ce3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009a88:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009a8c:	460d                	li	a2,3
    80009a8e:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009a92:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009a94:	00c59863          	bne	a1,a2,80009aa4 <tinst_tests+0x225c>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009a98:	0026d683          	lhu	a3,2(a3)
    80009a9c:	0106969b          	sllw	a3,a3,0x10
    80009aa0:	8f55                	or	a4,a4,a3
    80009aa2:	2701                	sext.w	a4,a4
    80009aa4:	01f076b7          	lui	a3,0x1f07
    80009aa8:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009aac:	8f75                	and	a4,a4,a3
    80009aae:	00e78463          	beq	a5,a4,80009ab6 <tinst_tests+0x226e>
    80009ab2:	bf4fe06f          	j	80007ea6 <tinst_tests+0x65e>
    80009ab6:	c04fe06f          	j	80007eba <tinst_tests+0x672>
    TEST_ASSERT("correct tinst when executing a lw which results in a lpf",
    80009aba:	7018                	ld	a4,32(s0)
    80009abc:	00013597          	auipc	a1,0x13
    80009ac0:	49c58593          	add	a1,a1,1180 # 8001cf58 <__func__.1+0x2c8>
    80009ac4:	e319                	bnez	a4,80009aca <tinst_tests+0x2282>
    80009ac6:	89cfe06f          	j	80007b62 <tinst_tests+0x31a>
    80009aca:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009acc:	0016f793          	and	a5,a3,1
    80009ad0:	ca0796e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009ad4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009ad8:	460d                	li	a2,3
    80009ada:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009ade:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009ae0:	00c59863          	bne	a1,a2,80009af0 <tinst_tests+0x22a8>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009ae4:	0026d683          	lhu	a3,2(a3)
    80009ae8:	0106969b          	sllw	a3,a3,0x10
    80009aec:	8fd5                	or	a5,a5,a3
    80009aee:	2781                	sext.w	a5,a5
    80009af0:	17c6                	sll	a5,a5,0x31
    80009af2:	93c5                	srl	a5,a5,0x31
    80009af4:	00013597          	auipc	a1,0x13
    80009af8:	47458593          	add	a1,a1,1140 # 8001cf68 <__func__.1+0x2d8>
    80009afc:	00f70463          	beq	a4,a5,80009b04 <tinst_tests+0x22bc>
    80009b00:	862fe06f          	j	80007b62 <tinst_tests+0x31a>
    80009b04:	00013597          	auipc	a1,0x13
    80009b08:	45458593          	add	a1,a1,1108 # 8001cf58 <__func__.1+0x2c8>
    80009b0c:	856fe06f          	j	80007b62 <tinst_tests+0x31a>
    TEST_ASSERT("correct tinst when executing a amomaxu.w which results in a spf",
    80009b10:	00013597          	auipc	a1,0x13
    80009b14:	45858593          	add	a1,a1,1112 # 8001cf68 <__func__.1+0x2d8>
    80009b18:	d9ffe06f          	j	800088b6 <tinst_tests+0x106e>
    TEST_ASSERT("correct tinst when executing a sd which results in a spf",
    80009b1c:	701c                	ld	a5,32(s0)
    80009b1e:	e399                	bnez	a5,80009b24 <tinst_tests+0x22dc>
    80009b20:	c42fe06f          	j	80007f62 <tinst_tests+0x71a>
    80009b24:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009b26:	0016f713          	and	a4,a3,1
    80009b2a:	c40719e3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009b2e:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009b32:	460d                	li	a2,3
    80009b34:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009b38:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009b3a:	00c59863          	bne	a1,a2,80009b4a <tinst_tests+0x2302>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009b3e:	0026d683          	lhu	a3,2(a3)
    80009b42:	0106969b          	sllw	a3,a3,0x10
    80009b46:	8f55                	or	a4,a4,a3
    80009b48:	2701                	sext.w	a4,a4
    80009b4a:	01f076b7          	lui	a3,0x1f07
    80009b4e:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009b52:	8f75                	and	a4,a4,a3
    80009b54:	00e78463          	beq	a5,a4,80009b5c <tinst_tests+0x2314>
    80009b58:	bf6fe06f          	j	80007f4e <tinst_tests+0x706>
    80009b5c:	c06fe06f          	j	80007f62 <tinst_tests+0x71a>
    TEST_ASSERT("correct tinst when executing a lwu which results in a lpf",
    80009b60:	7018                	ld	a4,32(s0)
    80009b62:	00013597          	auipc	a1,0x13
    80009b66:	3f658593          	add	a1,a1,1014 # 8001cf58 <__func__.1+0x2c8>
    80009b6a:	e319                	bnez	a4,80009b70 <tinst_tests+0x2328>
    80009b6c:	894fe06f          	j	80007c00 <tinst_tests+0x3b8>
    80009b70:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009b72:	0016f793          	and	a5,a3,1
    80009b76:	c00793e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009b7a:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009b7e:	460d                	li	a2,3
    80009b80:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009b84:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009b86:	00c59863          	bne	a1,a2,80009b96 <tinst_tests+0x234e>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009b8a:	0026d683          	lhu	a3,2(a3)
    80009b8e:	0106969b          	sllw	a3,a3,0x10
    80009b92:	8fd5                	or	a5,a5,a3
    80009b94:	2781                	sext.w	a5,a5
    80009b96:	17c6                	sll	a5,a5,0x31
    80009b98:	93c5                	srl	a5,a5,0x31
    80009b9a:	00013597          	auipc	a1,0x13
    80009b9e:	3ce58593          	add	a1,a1,974 # 8001cf68 <__func__.1+0x2d8>
    80009ba2:	00f70463          	beq	a4,a5,80009baa <tinst_tests+0x2362>
    80009ba6:	85afe06f          	j	80007c00 <tinst_tests+0x3b8>
    80009baa:	00013597          	auipc	a1,0x13
    80009bae:	3ae58593          	add	a1,a1,942 # 8001cf58 <__func__.1+0x2c8>
    80009bb2:	84efe06f          	j	80007c00 <tinst_tests+0x3b8>
    TEST_ASSERT("correct tinst when executing a amoswap.d which results in a spf",
    80009bb6:	00013597          	auipc	a1,0x13
    80009bba:	3b258593          	add	a1,a1,946 # 8001cf68 <__func__.1+0x2d8>
    80009bbe:	d9ffe06f          	j	8000895c <tinst_tests+0x1114>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    80009bc2:	7004                	ld	s1,32(s0)
    80009bc4:	e099                	bnez	s1,80009bca <tinst_tests+0x2382>
    80009bc6:	c34fe06f          	j	80007ffa <tinst_tests+0x7b2>
    80009bca:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    80009bcc:	0017f713          	and	a4,a5,1
    80009bd0:	ba0716e3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009bd4:	0007d503          	lhu	a0,0(a5)
    80009bd8:	e70f70ef          	jal	80001248 <expand_compressed_instruction>
    80009bdc:	67a1                	lui	a5,0x8
    80009bde:	17f5                	add	a5,a5,-3 # 7ffd <_test_table_size+0x7ffc>
    80009be0:	8fe9                	and	a5,a5,a0
    80009be2:	1782                	sll	a5,a5,0x20
    80009be4:	9381                	srl	a5,a5,0x20
    80009be6:	00f48463          	beq	s1,a5,80009bee <tinst_tests+0x23a6>
    80009bea:	bfcfe06f          	j	80007fe6 <tinst_tests+0x79e>
    80009bee:	c0cfe06f          	j	80007ffa <tinst_tests+0x7b2>
    TEST_ASSERT("correct tinst when executing a ld which results in a lpf",
    80009bf2:	7018                	ld	a4,32(s0)
    80009bf4:	00013597          	auipc	a1,0x13
    80009bf8:	36458593          	add	a1,a1,868 # 8001cf58 <__func__.1+0x2c8>
    80009bfc:	e319                	bnez	a4,80009c02 <tinst_tests+0x23ba>
    80009bfe:	8a0fe06f          	j	80007c9e <tinst_tests+0x456>
    80009c02:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009c04:	0016f793          	and	a5,a3,1
    80009c08:	b6079ae3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009c0c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009c10:	460d                	li	a2,3
    80009c12:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009c16:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009c18:	00c59863          	bne	a1,a2,80009c28 <tinst_tests+0x23e0>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009c1c:	0026d683          	lhu	a3,2(a3)
    80009c20:	0106969b          	sllw	a3,a3,0x10
    80009c24:	8fd5                	or	a5,a5,a3
    80009c26:	2781                	sext.w	a5,a5
    80009c28:	17c6                	sll	a5,a5,0x31
    80009c2a:	93c5                	srl	a5,a5,0x31
    80009c2c:	00013597          	auipc	a1,0x13
    80009c30:	33c58593          	add	a1,a1,828 # 8001cf68 <__func__.1+0x2d8>
    80009c34:	00f70463          	beq	a4,a5,80009c3c <tinst_tests+0x23f4>
    80009c38:	866fe06f          	j	80007c9e <tinst_tests+0x456>
    80009c3c:	00013597          	auipc	a1,0x13
    80009c40:	31c58593          	add	a1,a1,796 # 8001cf58 <__func__.1+0x2c8>
    80009c44:	85afe06f          	j	80007c9e <tinst_tests+0x456>
    TEST_ASSERT("correct tinst when executing a amoadd.d which results in a spf",
    80009c48:	00013597          	auipc	a1,0x13
    80009c4c:	32058593          	add	a1,a1,800 # 8001cf68 <__func__.1+0x2d8>
    80009c50:	db3fe06f          	j	80008a02 <tinst_tests+0x11ba>
    TEST_ASSERT("correct tinst when executing a c.ld which results in a lpf",
    80009c54:	02043983          	ld	s3,32(s0)
    80009c58:	00099463          	bnez	s3,80009c60 <tinst_tests+0x2418>
    80009c5c:	c38fe06f          	j	80008094 <tinst_tests+0x84c>
    80009c60:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    80009c62:	0017f713          	and	a4,a5,1
    80009c66:	b0071be3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009c6a:	0007d503          	lhu	a0,0(a5)
    80009c6e:	ddaf70ef          	jal	80001248 <expand_compressed_instruction>
    80009c72:	67a1                	lui	a5,0x8
    80009c74:	17f5                	add	a5,a5,-3 # 7ffd <_test_table_size+0x7ffc>
    80009c76:	8fe9                	and	a5,a5,a0
    80009c78:	1782                	sll	a5,a5,0x20
    80009c7a:	9381                	srl	a5,a5,0x20
    80009c7c:	00f98463          	beq	s3,a5,80009c84 <tinst_tests+0x243c>
    80009c80:	c00fe06f          	j	80008080 <tinst_tests+0x838>
    80009c84:	c10fe06f          	j	80008094 <tinst_tests+0x84c>
    TEST_ASSERT("correct tinst when executing a sb which results in a spf",
    80009c88:	701c                	ld	a5,32(s0)
    80009c8a:	00013597          	auipc	a1,0x13
    80009c8e:	2ce58593          	add	a1,a1,718 # 8001cf58 <__func__.1+0x2c8>
    80009c92:	e399                	bnez	a5,80009c98 <tinst_tests+0x2450>
    80009c94:	8aafe06f          	j	80007d3e <tinst_tests+0x4f6>
    80009c98:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009c9a:	0016f713          	and	a4,a3,1
    80009c9e:	ac071fe3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009ca2:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009ca6:	460d                	li	a2,3
    80009ca8:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009cac:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009cae:	00c59863          	bne	a1,a2,80009cbe <tinst_tests+0x2476>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009cb2:	0026d683          	lhu	a3,2(a3)
    80009cb6:	0106969b          	sllw	a3,a3,0x10
    80009cba:	8f55                	or	a4,a4,a3
    80009cbc:	2701                	sext.w	a4,a4
    80009cbe:	01f076b7          	lui	a3,0x1f07
    80009cc2:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009cc6:	8f75                	and	a4,a4,a3
    80009cc8:	00013597          	auipc	a1,0x13
    80009ccc:	2a058593          	add	a1,a1,672 # 8001cf68 <__func__.1+0x2d8>
    80009cd0:	00e78463          	beq	a5,a4,80009cd8 <tinst_tests+0x2490>
    80009cd4:	86afe06f          	j	80007d3e <tinst_tests+0x4f6>
    80009cd8:	00013597          	auipc	a1,0x13
    80009cdc:	28058593          	add	a1,a1,640 # 8001cf58 <__func__.1+0x2c8>
    80009ce0:	85efe06f          	j	80007d3e <tinst_tests+0x4f6>
    TEST_ASSERT("correct tinst when executing a amoxor.d which results in a spf",
    80009ce4:	00013597          	auipc	a1,0x13
    80009ce8:	28458593          	add	a1,a1,644 # 8001cf68 <__func__.1+0x2d8>
    80009cec:	dbdfe06f          	j	80008aa8 <tinst_tests+0x1260>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    80009cf0:	02043983          	ld	s3,32(s0)
    80009cf4:	00099463          	bnez	s3,80009cfc <tinst_tests+0x24b4>
    80009cf8:	c36fe06f          	j	8000812e <tinst_tests+0x8e6>
    80009cfc:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    80009cfe:	0017f713          	and	a4,a5,1
    80009d02:	a6071de3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009d06:	0007d503          	lhu	a0,0(a5)
    80009d0a:	d3ef70ef          	jal	80001248 <expand_compressed_instruction>
    80009d0e:	01f07737          	lui	a4,0x1f07
    80009d12:	0005079b          	sext.w	a5,a0
    80009d16:	07d70713          	add	a4,a4,125 # 1f0707d <STACK_SIZE+0x1e0707d>
    80009d1a:	8ff9                	and	a5,a5,a4
    80009d1c:	00f98463          	beq	s3,a5,80009d24 <tinst_tests+0x24dc>
    80009d20:	bfafe06f          	j	8000811a <tinst_tests+0x8d2>
    80009d24:	c0afe06f          	j	8000812e <tinst_tests+0x8e6>
    TEST_ASSERT("correct tinst when executing a sh which results in a spf",
    80009d28:	701c                	ld	a5,32(s0)
    80009d2a:	00013597          	auipc	a1,0x13
    80009d2e:	22e58593          	add	a1,a1,558 # 8001cf58 <__func__.1+0x2c8>
    80009d32:	e399                	bnez	a5,80009d38 <tinst_tests+0x24f0>
    80009d34:	8aefe06f          	j	80007de2 <tinst_tests+0x59a>
    80009d38:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009d3a:	0016f713          	and	a4,a3,1
    80009d3e:	a2071fe3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009d42:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009d46:	460d                	li	a2,3
    80009d48:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009d4c:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009d4e:	00c59863          	bne	a1,a2,80009d5e <tinst_tests+0x2516>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009d52:	0026d683          	lhu	a3,2(a3)
    80009d56:	0106969b          	sllw	a3,a3,0x10
    80009d5a:	8f55                	or	a4,a4,a3
    80009d5c:	2701                	sext.w	a4,a4
    80009d5e:	01f076b7          	lui	a3,0x1f07
    80009d62:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009d66:	8f75                	and	a4,a4,a3
    80009d68:	00013597          	auipc	a1,0x13
    80009d6c:	20058593          	add	a1,a1,512 # 8001cf68 <__func__.1+0x2d8>
    80009d70:	00e78463          	beq	a5,a4,80009d78 <tinst_tests+0x2530>
    80009d74:	86efe06f          	j	80007de2 <tinst_tests+0x59a>
    80009d78:	00013597          	auipc	a1,0x13
    80009d7c:	1e058593          	add	a1,a1,480 # 8001cf58 <__func__.1+0x2c8>
    80009d80:	862fe06f          	j	80007de2 <tinst_tests+0x59a>
    TEST_ASSERT("correct tinst when executing a amoand.d which results in a spf",
    80009d84:	00013597          	auipc	a1,0x13
    80009d88:	1e458593          	add	a1,a1,484 # 8001cf68 <__func__.1+0x2d8>
    80009d8c:	dc3fe06f          	j	80008b4e <tinst_tests+0x1306>
    TEST_ASSERT("correct tinst when executing a c.sd which results in a lpf",
    80009d90:	7004                	ld	s1,32(s0)
    80009d92:	e099                	bnez	s1,80009d98 <tinst_tests+0x2550>
    80009d94:	c3cfe06f          	j	800081d0 <tinst_tests+0x988>
    80009d98:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    80009d9a:	0017f713          	and	a4,a5,1
    80009d9e:	9c071fe3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009da2:	0007d503          	lhu	a0,0(a5)
    80009da6:	ca2f70ef          	jal	80001248 <expand_compressed_instruction>
    80009daa:	01f07737          	lui	a4,0x1f07
    80009dae:	0005079b          	sext.w	a5,a0
    80009db2:	07d70713          	add	a4,a4,125 # 1f0707d <STACK_SIZE+0x1e0707d>
    80009db6:	8ff9                	and	a5,a5,a4
    80009db8:	00f48463          	beq	s1,a5,80009dc0 <tinst_tests+0x2578>
    80009dbc:	c00fe06f          	j	800081bc <tinst_tests+0x974>
    80009dc0:	c10fe06f          	j	800081d0 <tinst_tests+0x988>
    TEST_ASSERT("correct tinst when executing a sw which results in a spf",
    80009dc4:	701c                	ld	a5,32(s0)
    80009dc6:	00013597          	auipc	a1,0x13
    80009dca:	19258593          	add	a1,a1,402 # 8001cf58 <__func__.1+0x2c8>
    80009dce:	e399                	bnez	a5,80009dd4 <tinst_tests+0x258c>
    80009dd0:	8b8fe06f          	j	80007e88 <tinst_tests+0x640>
    80009dd4:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009dd6:	0016f713          	and	a4,a3,1
    80009dda:	9a0711e3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009dde:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009de2:	460d                	li	a2,3
    80009de4:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009de8:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009dea:	00c59863          	bne	a1,a2,80009dfa <tinst_tests+0x25b2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009dee:	0026d683          	lhu	a3,2(a3)
    80009df2:	0106969b          	sllw	a3,a3,0x10
    80009df6:	8f55                	or	a4,a4,a3
    80009df8:	2701                	sext.w	a4,a4
    80009dfa:	01f076b7          	lui	a3,0x1f07
    80009dfe:	07f68693          	add	a3,a3,127 # 1f0707f <STACK_SIZE+0x1e0707f>
    80009e02:	8f75                	and	a4,a4,a3
    80009e04:	00013597          	auipc	a1,0x13
    80009e08:	16458593          	add	a1,a1,356 # 8001cf68 <__func__.1+0x2d8>
    80009e0c:	00e78463          	beq	a5,a4,80009e14 <tinst_tests+0x25cc>
    80009e10:	878fe06f          	j	80007e88 <tinst_tests+0x640>
    80009e14:	00013597          	auipc	a1,0x13
    80009e18:	14458593          	add	a1,a1,324 # 8001cf58 <__func__.1+0x2c8>
    80009e1c:	86cfe06f          	j	80007e88 <tinst_tests+0x640>
    TEST_ASSERT("correct tinst when executing a amoor.d which results in a spf",
    80009e20:	00013597          	auipc	a1,0x13
    80009e24:	14858593          	add	a1,a1,328 # 8001cf68 <__func__.1+0x2d8>
    80009e28:	dcdfe06f          	j	80008bf4 <tinst_tests+0x13ac>
    TEST_ASSERT("correct tinst when executing a amomin.d which results in a spf",
    80009e2c:	00013597          	auipc	a1,0x13
    80009e30:	13c58593          	add	a1,a1,316 # 8001cf68 <__func__.1+0x2d8>
    80009e34:	e5ffe06f          	j	80008c92 <tinst_tests+0x144a>
    TEST_ASSERT("correct tinst when executing a amomax.d which results in a spf",
    80009e38:	00013597          	auipc	a1,0x13
    80009e3c:	13058593          	add	a1,a1,304 # 8001cf68 <__func__.1+0x2d8>
    80009e40:	ef1fe06f          	j	80008d30 <tinst_tests+0x14e8>
    TEST_ASSERT("correct tinst when executing a amominu.d which results in a spf",
    80009e44:	00013597          	auipc	a1,0x13
    80009e48:	12458593          	add	a1,a1,292 # 8001cf68 <__func__.1+0x2d8>
    80009e4c:	f83fe06f          	j	80008dce <tinst_tests+0x1586>
    TEST_ASSERT("correct tinst when executing a amoadd.w which results in a spf",
    80009e50:	701c                	ld	a5,32(s0)
    80009e52:	e399                	bnez	a5,80009e58 <tinst_tests+0x2610>
    80009e54:	e06fe06f          	j	8000845a <tinst_tests+0xc12>
    80009e58:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009e5a:	0016f713          	and	a4,a3,1
    80009e5e:	90071fe3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009e62:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009e66:	460d                	li	a2,3
    80009e68:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009e6c:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009e6e:	00c59863          	bne	a1,a2,80009e7e <tinst_tests+0x2636>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009e72:	0026d683          	lhu	a3,2(a3)
    80009e76:	0106969b          	sllw	a3,a3,0x10
    80009e7a:	8f55                	or	a4,a4,a3
    80009e7c:	2701                	sext.w	a4,a4
    80009e7e:	1702                	sll	a4,a4,0x20
    80009e80:	fff086b7          	lui	a3,0xfff08
    80009e84:	9301                	srl	a4,a4,0x20
    80009e86:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009e88:	8f75                	and	a4,a4,a3
    80009e8a:	00e78463          	beq	a5,a4,80009e92 <tinst_tests+0x264a>
    80009e8e:	db8fe06f          	j	80008446 <tinst_tests+0xbfe>
    80009e92:	dc8fe06f          	j	8000845a <tinst_tests+0xc12>
    TEST_ASSERT("correct tinst when executing a amomaxu.d which results in a spf",
    80009e96:	00013597          	auipc	a1,0x13
    80009e9a:	0d258593          	add	a1,a1,210 # 8001cf68 <__func__.1+0x2d8>
    80009e9e:	fcffe06f          	j	80008e6c <tinst_tests+0x1624>
    TEST_ASSERT("correct tinst when executing a amoxor.w which results in a spf",
    80009ea2:	7018                	ld	a4,32(s0)
    80009ea4:	e319                	bnez	a4,80009eaa <tinst_tests+0x2662>
    80009ea6:	e5afe06f          	j	80008500 <tinst_tests+0xcb8>
    80009eaa:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009eac:	0016f793          	and	a5,a3,1
    80009eb0:	8c0796e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009eb4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009eb8:	460d                	li	a2,3
    80009eba:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009ebe:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009ec0:	00c59863          	bne	a1,a2,80009ed0 <tinst_tests+0x2688>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009ec4:	0026d683          	lhu	a3,2(a3)
    80009ec8:	0106969b          	sllw	a3,a3,0x10
    80009ecc:	8fd5                	or	a5,a5,a3
    80009ece:	2781                	sext.w	a5,a5
    80009ed0:	1782                	sll	a5,a5,0x20
    80009ed2:	fff086b7          	lui	a3,0xfff08
    80009ed6:	9381                	srl	a5,a5,0x20
    80009ed8:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009eda:	8ff5                	and	a5,a5,a3
    80009edc:	00f70463          	beq	a4,a5,80009ee4 <tinst_tests+0x269c>
    80009ee0:	e0cfe06f          	j	800084ec <tinst_tests+0xca4>
    80009ee4:	e1cfe06f          	j	80008500 <tinst_tests+0xcb8>
    TEST_ASSERT("correct tinst when executing a amoand.w which results in a spf",
    80009ee8:	701c                	ld	a5,32(s0)
    80009eea:	e399                	bnez	a5,80009ef0 <tinst_tests+0x26a8>
    80009eec:	ebafe06f          	j	800085a6 <tinst_tests+0xd5e>
    80009ef0:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009ef2:	0016f713          	and	a4,a3,1
    80009ef6:	880713e3          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009efa:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009efe:	460d                	li	a2,3
    80009f00:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009f04:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009f06:	00c59863          	bne	a1,a2,80009f16 <tinst_tests+0x26ce>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009f0a:	0026d683          	lhu	a3,2(a3)
    80009f0e:	0106969b          	sllw	a3,a3,0x10
    80009f12:	8f55                	or	a4,a4,a3
    80009f14:	2701                	sext.w	a4,a4
    80009f16:	1702                	sll	a4,a4,0x20
    80009f18:	fff086b7          	lui	a3,0xfff08
    80009f1c:	9301                	srl	a4,a4,0x20
    80009f1e:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009f20:	8f75                	and	a4,a4,a3
    80009f22:	00e78463          	beq	a5,a4,80009f2a <tinst_tests+0x26e2>
    80009f26:	e6cfe06f          	j	80008592 <tinst_tests+0xd4a>
    80009f2a:	e7cfe06f          	j	800085a6 <tinst_tests+0xd5e>
    TEST_ASSERT("correct tinst when executing a amoor.w which results in a spf",
    80009f2e:	7018                	ld	a4,32(s0)
    80009f30:	e319                	bnez	a4,80009f36 <tinst_tests+0x26ee>
    80009f32:	f1afe06f          	j	8000864c <tinst_tests+0xe04>
    80009f36:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009f38:	0016f793          	and	a5,a3,1
    80009f3c:	840790e3          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009f40:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009f44:	460d                	li	a2,3
    80009f46:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009f4a:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009f4c:	00c59863          	bne	a1,a2,80009f5c <tinst_tests+0x2714>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009f50:	0026d683          	lhu	a3,2(a3)
    80009f54:	0106969b          	sllw	a3,a3,0x10
    80009f58:	8fd5                	or	a5,a5,a3
    80009f5a:	2781                	sext.w	a5,a5
    80009f5c:	1782                	sll	a5,a5,0x20
    80009f5e:	fff086b7          	lui	a3,0xfff08
    80009f62:	9381                	srl	a5,a5,0x20
    80009f64:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009f66:	8ff5                	and	a5,a5,a3
    80009f68:	00f70463          	beq	a4,a5,80009f70 <tinst_tests+0x2728>
    80009f6c:	eccfe06f          	j	80008638 <tinst_tests+0xdf0>
    80009f70:	edcfe06f          	j	8000864c <tinst_tests+0xe04>
    TEST_ASSERT("correct tinst when executing a amomin.w which results in a spf",
    80009f74:	7018                	ld	a4,32(s0)
    80009f76:	e319                	bnez	a4,80009f7c <tinst_tests+0x2734>
    80009f78:	f7afe06f          	j	800086f2 <tinst_tests+0xeaa>
    80009f7c:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009f7e:	0016f793          	and	a5,a3,1
    80009f82:	fe079d63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009f86:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009f8a:	460d                	li	a2,3
    80009f8c:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    80009f90:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    80009f92:	00c59863          	bne	a1,a2,80009fa2 <tinst_tests+0x275a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009f96:	0026d683          	lhu	a3,2(a3)
    80009f9a:	0106969b          	sllw	a3,a3,0x10
    80009f9e:	8fd5                	or	a5,a5,a3
    80009fa0:	2781                	sext.w	a5,a5
    80009fa2:	1782                	sll	a5,a5,0x20
    80009fa4:	fff086b7          	lui	a3,0xfff08
    80009fa8:	9381                	srl	a5,a5,0x20
    80009faa:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009fac:	8ff5                	and	a5,a5,a3
    80009fae:	00f70463          	beq	a4,a5,80009fb6 <tinst_tests+0x276e>
    80009fb2:	f2cfe06f          	j	800086de <tinst_tests+0xe96>
    80009fb6:	f3cfe06f          	j	800086f2 <tinst_tests+0xeaa>
    TEST_ASSERT("correct tinst when executing a amomax.w which results in a spf",
    80009fba:	701c                	ld	a5,32(s0)
    80009fbc:	e399                	bnez	a5,80009fc2 <tinst_tests+0x277a>
    80009fbe:	fdafe06f          	j	80008798 <tinst_tests+0xf50>
    80009fc2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    80009fc4:	0016f713          	and	a4,a3,1
    80009fc8:	fa071a63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    80009fcc:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    80009fd0:	460d                	li	a2,3
    80009fd2:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    80009fd6:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    80009fd8:	00c59863          	bne	a1,a2,80009fe8 <tinst_tests+0x27a0>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    80009fdc:	0026d683          	lhu	a3,2(a3)
    80009fe0:	0106969b          	sllw	a3,a3,0x10
    80009fe4:	8f55                	or	a4,a4,a3
    80009fe6:	2701                	sext.w	a4,a4
    80009fe8:	1702                	sll	a4,a4,0x20
    80009fea:	fff086b7          	lui	a3,0xfff08
    80009fee:	9301                	srl	a4,a4,0x20
    80009ff0:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    80009ff2:	8f75                	and	a4,a4,a3
    80009ff4:	00e78463          	beq	a5,a4,80009ffc <tinst_tests+0x27b4>
    80009ff8:	f8cfe06f          	j	80008784 <tinst_tests+0xf3c>
    80009ffc:	f9cfe06f          	j	80008798 <tinst_tests+0xf50>
    TEST_ASSERT("correct tinst when executing a amominu.w which results in a spf",
    8000a000:	701c                	ld	a5,32(s0)
    8000a002:	e399                	bnez	a5,8000a008 <tinst_tests+0x27c0>
    8000a004:	83bfe06f          	j	8000883e <tinst_tests+0xff6>
    8000a008:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a00a:	0016f713          	and	a4,a3,1
    8000a00e:	f6071763          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a012:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a016:	460d                	li	a2,3
    8000a018:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000a01c:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000a01e:	00c59863          	bne	a1,a2,8000a02e <tinst_tests+0x27e6>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a022:	0026d683          	lhu	a3,2(a3)
    8000a026:	0106969b          	sllw	a3,a3,0x10
    8000a02a:	8f55                	or	a4,a4,a3
    8000a02c:	2701                	sext.w	a4,a4
    8000a02e:	1702                	sll	a4,a4,0x20
    8000a030:	fff086b7          	lui	a3,0xfff08
    8000a034:	9301                	srl	a4,a4,0x20
    8000a036:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a038:	8f75                	and	a4,a4,a3
    8000a03a:	00e78463          	beq	a5,a4,8000a042 <tinst_tests+0x27fa>
    8000a03e:	fecfe06f          	j	8000882a <tinst_tests+0xfe2>
    8000a042:	ffcfe06f          	j	8000883e <tinst_tests+0xff6>
    TEST_ASSERT("correct tinst when executing a amoxor.w which results in a spf",
    8000a046:	701c                	ld	a5,32(s0)
    8000a048:	00013597          	auipc	a1,0x13
    8000a04c:	f1058593          	add	a1,a1,-240 # 8001cf58 <__func__.1+0x2c8>
    8000a050:	e399                	bnez	a5,8000a056 <tinst_tests+0x280e>
    8000a052:	c7cfe06f          	j	800084ce <tinst_tests+0xc86>
    8000a056:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a058:	0016f713          	and	a4,a3,1
    8000a05c:	f2071063          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a060:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a064:	460d                	li	a2,3
    8000a066:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000a06a:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000a06c:	00c59863          	bne	a1,a2,8000a07c <tinst_tests+0x2834>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a070:	0026d683          	lhu	a3,2(a3)
    8000a074:	0106969b          	sllw	a3,a3,0x10
    8000a078:	8f55                	or	a4,a4,a3
    8000a07a:	2701                	sext.w	a4,a4
    8000a07c:	1702                	sll	a4,a4,0x20
    8000a07e:	fff086b7          	lui	a3,0xfff08
    8000a082:	9301                	srl	a4,a4,0x20
    8000a084:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a086:	8f75                	and	a4,a4,a3
    8000a088:	00013597          	auipc	a1,0x13
    8000a08c:	ee058593          	add	a1,a1,-288 # 8001cf68 <__func__.1+0x2d8>
    8000a090:	00e78463          	beq	a5,a4,8000a098 <tinst_tests+0x2850>
    8000a094:	c3afe06f          	j	800084ce <tinst_tests+0xc86>
    8000a098:	00013597          	auipc	a1,0x13
    8000a09c:	ec058593          	add	a1,a1,-320 # 8001cf58 <__func__.1+0x2c8>
    8000a0a0:	c2efe06f          	j	800084ce <tinst_tests+0xc86>
    TEST_ASSERT("correct tinst when executing a amomaxu.w which results in a spf",
    8000a0a4:	7018                	ld	a4,32(s0)
    8000a0a6:	e319                	bnez	a4,8000a0ac <tinst_tests+0x2864>
    8000a0a8:	841fe06f          	j	800088e8 <tinst_tests+0x10a0>
    8000a0ac:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a0ae:	0016f793          	and	a5,a3,1
    8000a0b2:	ec079563          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a0b6:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a0ba:	460d                	li	a2,3
    8000a0bc:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a0c0:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a0c2:	00c59863          	bne	a1,a2,8000a0d2 <tinst_tests+0x288a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a0c6:	0026d683          	lhu	a3,2(a3)
    8000a0ca:	0106969b          	sllw	a3,a3,0x10
    8000a0ce:	8fd5                	or	a5,a5,a3
    8000a0d0:	2781                	sext.w	a5,a5
    8000a0d2:	1782                	sll	a5,a5,0x20
    8000a0d4:	fff086b7          	lui	a3,0xfff08
    8000a0d8:	9381                	srl	a5,a5,0x20
    8000a0da:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a0dc:	8ff5                	and	a5,a5,a3
    8000a0de:	00f70463          	beq	a4,a5,8000a0e6 <tinst_tests+0x289e>
    8000a0e2:	ff2fe06f          	j	800088d4 <tinst_tests+0x108c>
    8000a0e6:	803fe06f          	j	800088e8 <tinst_tests+0x10a0>
    TEST_ASSERT("correct tinst when executing a amoand.w which results in a spf",
    8000a0ea:	701c                	ld	a5,32(s0)
    8000a0ec:	00013597          	auipc	a1,0x13
    8000a0f0:	e6c58593          	add	a1,a1,-404 # 8001cf58 <__func__.1+0x2c8>
    8000a0f4:	e399                	bnez	a5,8000a0fa <tinst_tests+0x28b2>
    8000a0f6:	c7efe06f          	j	80008574 <tinst_tests+0xd2c>
    8000a0fa:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a0fc:	0016f713          	and	a4,a3,1
    8000a100:	e6071e63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a104:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a108:	460d                	li	a2,3
    8000a10a:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000a10e:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000a110:	00c59863          	bne	a1,a2,8000a120 <tinst_tests+0x28d8>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a114:	0026d683          	lhu	a3,2(a3)
    8000a118:	0106969b          	sllw	a3,a3,0x10
    8000a11c:	8f55                	or	a4,a4,a3
    8000a11e:	2701                	sext.w	a4,a4
    8000a120:	1702                	sll	a4,a4,0x20
    8000a122:	fff086b7          	lui	a3,0xfff08
    8000a126:	9301                	srl	a4,a4,0x20
    8000a128:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a12a:	8f75                	and	a4,a4,a3
    8000a12c:	00013597          	auipc	a1,0x13
    8000a130:	e3c58593          	add	a1,a1,-452 # 8001cf68 <__func__.1+0x2d8>
    8000a134:	00e78463          	beq	a5,a4,8000a13c <tinst_tests+0x28f4>
    8000a138:	c3cfe06f          	j	80008574 <tinst_tests+0xd2c>
    8000a13c:	00013597          	auipc	a1,0x13
    8000a140:	e1c58593          	add	a1,a1,-484 # 8001cf58 <__func__.1+0x2c8>
    8000a144:	c30fe06f          	j	80008574 <tinst_tests+0xd2c>
    TEST_ASSERT("correct tinst when executing a amoswap.d which results in a spf",
    8000a148:	7018                	ld	a4,32(s0)
    8000a14a:	e319                	bnez	a4,8000a150 <tinst_tests+0x2908>
    8000a14c:	843fe06f          	j	8000898e <tinst_tests+0x1146>
    8000a150:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a152:	0016f793          	and	a5,a3,1
    8000a156:	e2079363          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a15a:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a15e:	460d                	li	a2,3
    8000a160:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a164:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a166:	00c59863          	bne	a1,a2,8000a176 <tinst_tests+0x292e>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a16a:	0026d683          	lhu	a3,2(a3)
    8000a16e:	0106969b          	sllw	a3,a3,0x10
    8000a172:	8fd5                	or	a5,a5,a3
    8000a174:	2781                	sext.w	a5,a5
    8000a176:	1782                	sll	a5,a5,0x20
    8000a178:	fff086b7          	lui	a3,0xfff08
    8000a17c:	9381                	srl	a5,a5,0x20
    8000a17e:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a180:	8ff5                	and	a5,a5,a3
    8000a182:	00f70463          	beq	a4,a5,8000a18a <tinst_tests+0x2942>
    8000a186:	ff4fe06f          	j	8000897a <tinst_tests+0x1132>
    8000a18a:	805fe06f          	j	8000898e <tinst_tests+0x1146>
    TEST_ASSERT("correct tinst when executing a amoor.w which results in a spf",
    8000a18e:	7018                	ld	a4,32(s0)
    8000a190:	00013597          	auipc	a1,0x13
    8000a194:	dc858593          	add	a1,a1,-568 # 8001cf58 <__func__.1+0x2c8>
    8000a198:	e319                	bnez	a4,8000a19e <tinst_tests+0x2956>
    8000a19a:	c80fe06f          	j	8000861a <tinst_tests+0xdd2>
    8000a19e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a1a0:	0016f793          	and	a5,a3,1
    8000a1a4:	dc079c63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a1a8:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a1ac:	460d                	li	a2,3
    8000a1ae:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a1b2:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a1b4:	00c59863          	bne	a1,a2,8000a1c4 <tinst_tests+0x297c>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a1b8:	0026d683          	lhu	a3,2(a3)
    8000a1bc:	0106969b          	sllw	a3,a3,0x10
    8000a1c0:	8fd5                	or	a5,a5,a3
    8000a1c2:	2781                	sext.w	a5,a5
    8000a1c4:	1782                	sll	a5,a5,0x20
    8000a1c6:	fff086b7          	lui	a3,0xfff08
    8000a1ca:	9381                	srl	a5,a5,0x20
    8000a1cc:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a1ce:	8ff5                	and	a5,a5,a3
    8000a1d0:	00013597          	auipc	a1,0x13
    8000a1d4:	d9858593          	add	a1,a1,-616 # 8001cf68 <__func__.1+0x2d8>
    8000a1d8:	00f70463          	beq	a4,a5,8000a1e0 <tinst_tests+0x2998>
    8000a1dc:	c3efe06f          	j	8000861a <tinst_tests+0xdd2>
    8000a1e0:	00013597          	auipc	a1,0x13
    8000a1e4:	d7858593          	add	a1,a1,-648 # 8001cf58 <__func__.1+0x2c8>
    8000a1e8:	c32fe06f          	j	8000861a <tinst_tests+0xdd2>
    TEST_ASSERT("correct tinst when executing a amoadd.d which results in a spf",
    8000a1ec:	7018                	ld	a4,32(s0)
    8000a1ee:	e319                	bnez	a4,8000a1f4 <tinst_tests+0x29ac>
    8000a1f0:	845fe06f          	j	80008a34 <tinst_tests+0x11ec>
    8000a1f4:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a1f6:	0016f793          	and	a5,a3,1
    8000a1fa:	d8079163          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a1fe:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a202:	460d                	li	a2,3
    8000a204:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a208:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a20a:	00c59863          	bne	a1,a2,8000a21a <tinst_tests+0x29d2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a20e:	0026d683          	lhu	a3,2(a3)
    8000a212:	0106969b          	sllw	a3,a3,0x10
    8000a216:	8fd5                	or	a5,a5,a3
    8000a218:	2781                	sext.w	a5,a5
    8000a21a:	1782                	sll	a5,a5,0x20
    8000a21c:	fff086b7          	lui	a3,0xfff08
    8000a220:	9381                	srl	a5,a5,0x20
    8000a222:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a224:	8ff5                	and	a5,a5,a3
    8000a226:	00f70463          	beq	a4,a5,8000a22e <tinst_tests+0x29e6>
    8000a22a:	ff6fe06f          	j	80008a20 <tinst_tests+0x11d8>
    8000a22e:	807fe06f          	j	80008a34 <tinst_tests+0x11ec>
    TEST_ASSERT("correct tinst when executing a amomin.w which results in a spf",
    8000a232:	701c                	ld	a5,32(s0)
    8000a234:	00013597          	auipc	a1,0x13
    8000a238:	d2458593          	add	a1,a1,-732 # 8001cf58 <__func__.1+0x2c8>
    8000a23c:	e399                	bnez	a5,8000a242 <tinst_tests+0x29fa>
    8000a23e:	c82fe06f          	j	800086c0 <tinst_tests+0xe78>
    8000a242:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a244:	0016f713          	and	a4,a3,1
    8000a248:	d2071a63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a24c:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a250:	460d                	li	a2,3
    8000a252:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000a256:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000a258:	00c59863          	bne	a1,a2,8000a268 <tinst_tests+0x2a20>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a25c:	0026d683          	lhu	a3,2(a3)
    8000a260:	0106969b          	sllw	a3,a3,0x10
    8000a264:	8f55                	or	a4,a4,a3
    8000a266:	2701                	sext.w	a4,a4
    8000a268:	1702                	sll	a4,a4,0x20
    8000a26a:	fff086b7          	lui	a3,0xfff08
    8000a26e:	9301                	srl	a4,a4,0x20
    8000a270:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a272:	8f75                	and	a4,a4,a3
    8000a274:	00013597          	auipc	a1,0x13
    8000a278:	cf458593          	add	a1,a1,-780 # 8001cf68 <__func__.1+0x2d8>
    8000a27c:	00e78463          	beq	a5,a4,8000a284 <tinst_tests+0x2a3c>
    8000a280:	c40fe06f          	j	800086c0 <tinst_tests+0xe78>
    8000a284:	00013597          	auipc	a1,0x13
    8000a288:	cd458593          	add	a1,a1,-812 # 8001cf58 <__func__.1+0x2c8>
    8000a28c:	c34fe06f          	j	800086c0 <tinst_tests+0xe78>
    TEST_ASSERT("correct tinst when executing a amoxor.d which results in a spf",
    8000a290:	7018                	ld	a4,32(s0)
    8000a292:	e319                	bnez	a4,8000a298 <tinst_tests+0x2a50>
    8000a294:	847fe06f          	j	80008ada <tinst_tests+0x1292>
    8000a298:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a29a:	0016f793          	and	a5,a3,1
    8000a29e:	cc079f63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a2a2:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a2a6:	460d                	li	a2,3
    8000a2a8:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a2ac:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a2ae:	00c59863          	bne	a1,a2,8000a2be <tinst_tests+0x2a76>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a2b2:	0026d683          	lhu	a3,2(a3)
    8000a2b6:	0106969b          	sllw	a3,a3,0x10
    8000a2ba:	8fd5                	or	a5,a5,a3
    8000a2bc:	2781                	sext.w	a5,a5
    8000a2be:	1782                	sll	a5,a5,0x20
    8000a2c0:	fff086b7          	lui	a3,0xfff08
    8000a2c4:	9381                	srl	a5,a5,0x20
    8000a2c6:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a2c8:	8ff5                	and	a5,a5,a3
    8000a2ca:	00f70463          	beq	a4,a5,8000a2d2 <tinst_tests+0x2a8a>
    8000a2ce:	ff8fe06f          	j	80008ac6 <tinst_tests+0x127e>
    8000a2d2:	809fe06f          	j	80008ada <tinst_tests+0x1292>
    TEST_ASSERT("correct tinst when executing a amoor.d which results in a spf",
    8000a2d6:	6418                	ld	a4,8(s0)
    8000a2d8:	47bd                	li	a5,15
    8000a2da:	00f70463          	beq	a4,a5,8000a2e2 <tinst_tests+0x2a9a>
    8000a2de:	95dfe06f          	j	80008c3a <tinst_tests+0x13f2>
    8000a2e2:	7018                	ld	a4,32(s0)
    8000a2e4:	e319                	bnez	a4,8000a2ea <tinst_tests+0x2aa2>
    8000a2e6:	957fe06f          	j	80008c3c <tinst_tests+0x13f4>
    8000a2ea:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a2ec:	0016f793          	and	a5,a3,1
    8000a2f0:	c8079663          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a2f4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a2f8:	460d                	li	a2,3
    8000a2fa:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a2fe:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a300:	00c59863          	bne	a1,a2,8000a310 <tinst_tests+0x2ac8>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a304:	0026d683          	lhu	a3,2(a3)
    8000a308:	0106969b          	sllw	a3,a3,0x10
    8000a30c:	8fd5                	or	a5,a5,a3
    8000a30e:	2781                	sext.w	a5,a5
    8000a310:	1782                	sll	a5,a5,0x20
    8000a312:	fff086b7          	lui	a3,0xfff08
    8000a316:	9381                	srl	a5,a5,0x20
    8000a318:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a31a:	00d7f933          	and	s2,a5,a3
    8000a31e:	40e90933          	sub	s2,s2,a4
    8000a322:	00193913          	seqz	s2,s2
    8000a326:	917fe06f          	j	80008c3c <tinst_tests+0x13f4>
    TEST_ASSERT("correct tinst when executing a amomin.d which results in a spf",
    8000a32a:	6418                	ld	a4,8(s0)
    8000a32c:	47bd                	li	a5,15
    8000a32e:	00f70463          	beq	a4,a5,8000a336 <tinst_tests+0x2aee>
    8000a332:	9a7fe06f          	j	80008cd8 <tinst_tests+0x1490>
    8000a336:	7018                	ld	a4,32(s0)
    8000a338:	e319                	bnez	a4,8000a33e <tinst_tests+0x2af6>
    8000a33a:	9a1fe06f          	j	80008cda <tinst_tests+0x1492>
    8000a33e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a340:	0016f793          	and	a5,a3,1
    8000a344:	c2079c63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a348:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a34c:	460d                	li	a2,3
    8000a34e:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a352:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a354:	00c59863          	bne	a1,a2,8000a364 <tinst_tests+0x2b1c>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a358:	0026d683          	lhu	a3,2(a3)
    8000a35c:	0106969b          	sllw	a3,a3,0x10
    8000a360:	8fd5                	or	a5,a5,a3
    8000a362:	2781                	sext.w	a5,a5
    8000a364:	1782                	sll	a5,a5,0x20
    8000a366:	fff086b7          	lui	a3,0xfff08
    8000a36a:	9381                	srl	a5,a5,0x20
    8000a36c:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a36e:	00d7f933          	and	s2,a5,a3
    8000a372:	40e90933          	sub	s2,s2,a4
    8000a376:	00193913          	seqz	s2,s2
    8000a37a:	961fe06f          	j	80008cda <tinst_tests+0x1492>
    instruction = *((uint16_t*)addr);
    8000a37e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a382:	460d                	li	a2,3
    8000a384:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a388:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a38a:	00c59863          	bne	a1,a2,8000a39a <tinst_tests+0x2b52>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a38e:	0026d683          	lhu	a3,2(a3)
    8000a392:	0106969b          	sllw	a3,a3,0x10
    8000a396:	8fd5                	or	a5,a5,a3
    8000a398:	2781                	sext.w	a5,a5
    TEST_ASSERT("correct tinst when executing a lh which results in a lpf",
    8000a39a:	17c6                	sll	a5,a5,0x31
    8000a39c:	93c5                	srl	a5,a5,0x31
    8000a39e:	00f70463          	beq	a4,a5,8000a3a6 <tinst_tests+0x2b5e>
    8000a3a2:	e92fd06f          	j	80007a34 <tinst_tests+0x1ec>
    8000a3a6:	ea2fd06f          	j	80007a48 <tinst_tests+0x200>
    TEST_ASSERT("correct tinst when executing a amomax.d which results in a spf",
    8000a3aa:	6418                	ld	a4,8(s0)
    8000a3ac:	47bd                	li	a5,15
    8000a3ae:	00f70463          	beq	a4,a5,8000a3b6 <tinst_tests+0x2b6e>
    8000a3b2:	9c5fe06f          	j	80008d76 <tinst_tests+0x152e>
    8000a3b6:	7018                	ld	a4,32(s0)
    8000a3b8:	e319                	bnez	a4,8000a3be <tinst_tests+0x2b76>
    8000a3ba:	9bffe06f          	j	80008d78 <tinst_tests+0x1530>
    8000a3be:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a3c0:	0016f793          	and	a5,a3,1
    8000a3c4:	ba079c63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a3c8:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a3cc:	460d                	li	a2,3
    8000a3ce:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a3d2:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a3d4:	00c59863          	bne	a1,a2,8000a3e4 <tinst_tests+0x2b9c>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a3d8:	0026d683          	lhu	a3,2(a3)
    8000a3dc:	0106969b          	sllw	a3,a3,0x10
    8000a3e0:	8fd5                	or	a5,a5,a3
    8000a3e2:	2781                	sext.w	a5,a5
    8000a3e4:	1782                	sll	a5,a5,0x20
    8000a3e6:	fff086b7          	lui	a3,0xfff08
    8000a3ea:	9381                	srl	a5,a5,0x20
    8000a3ec:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a3ee:	00d7f933          	and	s2,a5,a3
    8000a3f2:	40e90933          	sub	s2,s2,a4
    8000a3f6:	00193913          	seqz	s2,s2
    8000a3fa:	97ffe06f          	j	80008d78 <tinst_tests+0x1530>
    TEST_ASSERT("correct tinst when executing a amominu.d which results in a spf",
    8000a3fe:	6418                	ld	a4,8(s0)
    8000a400:	47bd                	li	a5,15
    8000a402:	00f70463          	beq	a4,a5,8000a40a <tinst_tests+0x2bc2>
    8000a406:	a0ffe06f          	j	80008e14 <tinst_tests+0x15cc>
    8000a40a:	7018                	ld	a4,32(s0)
    8000a40c:	e319                	bnez	a4,8000a412 <tinst_tests+0x2bca>
    8000a40e:	a09fe06f          	j	80008e16 <tinst_tests+0x15ce>
    8000a412:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a414:	0016f793          	and	a5,a3,1
    8000a418:	b6079263          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a41c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a420:	460d                	li	a2,3
    8000a422:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a426:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a428:	00c59863          	bne	a1,a2,8000a438 <tinst_tests+0x2bf0>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a42c:	0026d683          	lhu	a3,2(a3)
    8000a430:	0106969b          	sllw	a3,a3,0x10
    8000a434:	8fd5                	or	a5,a5,a3
    8000a436:	2781                	sext.w	a5,a5
    8000a438:	1782                	sll	a5,a5,0x20
    8000a43a:	fff086b7          	lui	a3,0xfff08
    8000a43e:	9381                	srl	a5,a5,0x20
    8000a440:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a442:	00d7f933          	and	s2,a5,a3
    8000a446:	40e90933          	sub	s2,s2,a4
    8000a44a:	00193913          	seqz	s2,s2
    8000a44e:	9c9fe06f          	j	80008e16 <tinst_tests+0x15ce>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    8000a452:	02043983          	ld	s3,32(s0)
    8000a456:	00099463          	bnez	s3,8000a45e <tinst_tests+0x2c16>
    8000a45a:	cf3fd06f          	j	8000814c <tinst_tests+0x904>
    8000a45e:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000a460:	0017f713          	and	a4,a5,1
    8000a464:	b0071c63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a468:	0007d503          	lhu	a0,0(a5)
    8000a46c:	dddf60ef          	jal	80001248 <expand_compressed_instruction>
    8000a470:	01f077b7          	lui	a5,0x1f07
    8000a474:	0005091b          	sext.w	s2,a0
    8000a478:	07d78793          	add	a5,a5,125 # 1f0707d <STACK_SIZE+0x1e0707d>
    8000a47c:	00f97933          	and	s2,s2,a5
    8000a480:	41390933          	sub	s2,s2,s3
    8000a484:	00193913          	seqz	s2,s2
    8000a488:	cc5fd06f          	j	8000814c <tinst_tests+0x904>
    TEST_ASSERT("correct tinst when executing a c.sd which results in a lpf",
    8000a48c:	7004                	ld	s1,32(s0)
    8000a48e:	e099                	bnez	s1,8000a494 <tinst_tests+0x2c4c>
    8000a490:	d5ffd06f          	j	800081ee <tinst_tests+0x9a6>
    8000a494:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000a496:	0017f713          	and	a4,a5,1
    8000a49a:	ae071163          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a49e:	0007d503          	lhu	a0,0(a5)
    8000a4a2:	da7f60ef          	jal	80001248 <expand_compressed_instruction>
    8000a4a6:	01f077b7          	lui	a5,0x1f07
    8000a4aa:	0005091b          	sext.w	s2,a0
    8000a4ae:	07d78793          	add	a5,a5,125 # 1f0707d <STACK_SIZE+0x1e0707d>
    8000a4b2:	00f97933          	and	s2,s2,a5
    8000a4b6:	40990933          	sub	s2,s2,s1
    8000a4ba:	00193913          	seqz	s2,s2
    8000a4be:	d31fd06f          	j	800081ee <tinst_tests+0x9a6>
    TEST_ASSERT("correct tinst when executing a lr.w which results in a lpf",
    8000a4c2:	7018                	ld	a4,32(s0)
    8000a4c4:	e319                	bnez	a4,8000a4ca <tinst_tests+0x2c82>
    8000a4c6:	dd1fd06f          	j	80008296 <tinst_tests+0xa4e>
    8000a4ca:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a4cc:	0016f793          	and	a5,a3,1
    8000a4d0:	aa079663          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a4d4:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a4d8:	460d                	li	a2,3
    8000a4da:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a4de:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a4e0:	00c59863          	bne	a1,a2,8000a4f0 <tinst_tests+0x2ca8>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a4e4:	0026d683          	lhu	a3,2(a3)
    8000a4e8:	0106969b          	sllw	a3,a3,0x10
    8000a4ec:	8fd5                	or	a5,a5,a3
    8000a4ee:	2781                	sext.w	a5,a5
    8000a4f0:	1782                	sll	a5,a5,0x20
    8000a4f2:	fff086b7          	lui	a3,0xfff08
    8000a4f6:	9381                	srl	a5,a5,0x20
    8000a4f8:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a4fa:	00d7f933          	and	s2,a5,a3
    8000a4fe:	40e90933          	sub	s2,s2,a4
    8000a502:	00193913          	seqz	s2,s2
    8000a506:	d91fd06f          	j	80008296 <tinst_tests+0xa4e>
    TEST_ASSERT("correct tinst when executing a sc.w which results in a spf",
    8000a50a:	7018                	ld	a4,32(s0)
    8000a50c:	e319                	bnez	a4,8000a512 <tinst_tests+0x2cca>
    8000a50e:	e2ffd06f          	j	8000833c <tinst_tests+0xaf4>
    8000a512:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a514:	0016f793          	and	a5,a3,1
    8000a518:	a6079263          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a51c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a520:	460d                	li	a2,3
    8000a522:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a526:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a528:	00c59863          	bne	a1,a2,8000a538 <tinst_tests+0x2cf0>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a52c:	0026d683          	lhu	a3,2(a3)
    8000a530:	0106969b          	sllw	a3,a3,0x10
    8000a534:	8fd5                	or	a5,a5,a3
    8000a536:	2781                	sext.w	a5,a5
    8000a538:	1782                	sll	a5,a5,0x20
    8000a53a:	fff086b7          	lui	a3,0xfff08
    8000a53e:	9381                	srl	a5,a5,0x20
    8000a540:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a542:	00d7f933          	and	s2,a5,a3
    8000a546:	40e90933          	sub	s2,s2,a4
    8000a54a:	00193913          	seqz	s2,s2
    8000a54e:	deffd06f          	j	8000833c <tinst_tests+0xaf4>
    TEST_ASSERT("correct tinst when executing a amoswap.w which results in a spf",
    8000a552:	7018                	ld	a4,32(s0)
    8000a554:	e319                	bnez	a4,8000a55a <tinst_tests+0x2d12>
    8000a556:	e8bfd06f          	j	800083e0 <tinst_tests+0xb98>
    8000a55a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a55c:	0016f793          	and	a5,a3,1
    8000a560:	a0079e63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a564:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a568:	460d                	li	a2,3
    8000a56a:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a56e:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a570:	00c59863          	bne	a1,a2,8000a580 <tinst_tests+0x2d38>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a574:	0026d683          	lhu	a3,2(a3)
    8000a578:	0106969b          	sllw	a3,a3,0x10
    8000a57c:	8fd5                	or	a5,a5,a3
    8000a57e:	2781                	sext.w	a5,a5
    8000a580:	1782                	sll	a5,a5,0x20
    8000a582:	fff086b7          	lui	a3,0xfff08
    8000a586:	9381                	srl	a5,a5,0x20
    8000a588:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a58a:	00d7f933          	and	s2,a5,a3
    8000a58e:	40e90933          	sub	s2,s2,a4
    8000a592:	00193913          	seqz	s2,s2
    8000a596:	e4bfd06f          	j	800083e0 <tinst_tests+0xb98>
    TEST_ASSERT("correct tinst when executing a amoadd.w which results in a spf",
    8000a59a:	7018                	ld	a4,32(s0)
    8000a59c:	e319                	bnez	a4,8000a5a2 <tinst_tests+0x2d5a>
    8000a59e:	edbfd06f          	j	80008478 <tinst_tests+0xc30>
    8000a5a2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a5a4:	0016f793          	and	a5,a3,1
    8000a5a8:	9c079a63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a5ac:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a5b0:	460d                	li	a2,3
    8000a5b2:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a5b6:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a5b8:	00c59863          	bne	a1,a2,8000a5c8 <tinst_tests+0x2d80>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a5bc:	0026d683          	lhu	a3,2(a3)
    8000a5c0:	0106969b          	sllw	a3,a3,0x10
    8000a5c4:	8fd5                	or	a5,a5,a3
    8000a5c6:	2781                	sext.w	a5,a5
    8000a5c8:	1782                	sll	a5,a5,0x20
    8000a5ca:	fff086b7          	lui	a3,0xfff08
    8000a5ce:	9381                	srl	a5,a5,0x20
    8000a5d0:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a5d2:	00d7f933          	and	s2,a5,a3
    8000a5d6:	40e90933          	sub	s2,s2,a4
    8000a5da:	00193913          	seqz	s2,s2
    8000a5de:	e9bfd06f          	j	80008478 <tinst_tests+0xc30>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    8000a5e2:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000a5e4:	0017f713          	and	a4,a5,1
    8000a5e8:	98071a63          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a5ec:	0007d503          	lhu	a0,0(a5)
    8000a5f0:	c59f60ef          	jal	80001248 <expand_compressed_instruction>
    8000a5f4:	67a1                	lui	a5,0x8
    8000a5f6:	17f5                	add	a5,a5,-3 # 7ffd <_test_table_size+0x7ffc>
    8000a5f8:	8fe9                	and	a5,a5,a0
    8000a5fa:	1782                	sll	a5,a5,0x20
    8000a5fc:	9381                	srl	a5,a5,0x20
    8000a5fe:	00f48463          	beq	s1,a5,8000a606 <tinst_tests+0x2dbe>
    8000a602:	9bffd06f          	j	80007fc0 <tinst_tests+0x778>
    8000a606:	00013597          	auipc	a1,0x13
    8000a60a:	95258593          	add	a1,a1,-1710 # 8001cf58 <__func__.1+0x2c8>
    8000a60e:	9bbfd06f          	j	80007fc8 <tinst_tests+0x780>
    TEST_ASSERT("correct tinst when executing a c.ld which results in a lpf",
    8000a612:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000a614:	0017f713          	and	a4,a5,1
    8000a618:	96071263          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a61c:	0007d503          	lhu	a0,0(a5)
    8000a620:	c29f60ef          	jal	80001248 <expand_compressed_instruction>
    8000a624:	67a1                	lui	a5,0x8
    8000a626:	17f5                	add	a5,a5,-3 # 7ffd <_test_table_size+0x7ffc>
    8000a628:	8fe9                	and	a5,a5,a0
    8000a62a:	1782                	sll	a5,a5,0x20
    8000a62c:	9381                	srl	a5,a5,0x20
    8000a62e:	00f98463          	beq	s3,a5,8000a636 <tinst_tests+0x2dee>
    8000a632:	a29fd06f          	j	8000805a <tinst_tests+0x812>
    8000a636:	00013597          	auipc	a1,0x13
    8000a63a:	92258593          	add	a1,a1,-1758 # 8001cf58 <__func__.1+0x2c8>
    8000a63e:	a25fd06f          	j	80008062 <tinst_tests+0x81a>
    TEST_ASSERT("correct tinst when executing a amoxor.w which results in a spf",
    8000a642:	7018                	ld	a4,32(s0)
    8000a644:	e319                	bnez	a4,8000a64a <tinst_tests+0x2e02>
    8000a646:	ed9fd06f          	j	8000851e <tinst_tests+0xcd6>
    8000a64a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a64c:	0016f793          	and	a5,a3,1
    8000a650:	92079663          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a654:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a658:	460d                	li	a2,3
    8000a65a:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a65e:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a660:	00c59863          	bne	a1,a2,8000a670 <tinst_tests+0x2e28>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a664:	0026d683          	lhu	a3,2(a3)
    8000a668:	0106969b          	sllw	a3,a3,0x10
    8000a66c:	8fd5                	or	a5,a5,a3
    8000a66e:	2781                	sext.w	a5,a5
    8000a670:	1782                	sll	a5,a5,0x20
    8000a672:	fff086b7          	lui	a3,0xfff08
    8000a676:	9381                	srl	a5,a5,0x20
    8000a678:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a67a:	00d7f933          	and	s2,a5,a3
    8000a67e:	40e90933          	sub	s2,s2,a4
    8000a682:	00193913          	seqz	s2,s2
    8000a686:	e99fd06f          	j	8000851e <tinst_tests+0xcd6>
    TEST_ASSERT("correct tinst when executing a c.lw which results in a lpf",
    8000a68a:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000a68c:	0017f713          	and	a4,a5,1
    8000a690:	8e071663          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a694:	0007d503          	lhu	a0,0(a5)
    8000a698:	bb1f60ef          	jal	80001248 <expand_compressed_instruction>
    8000a69c:	01f07737          	lui	a4,0x1f07
    8000a6a0:	0005079b          	sext.w	a5,a0
    8000a6a4:	07d70713          	add	a4,a4,125 # 1f0707d <STACK_SIZE+0x1e0707d>
    8000a6a8:	8ff9                	and	a5,a5,a4
    8000a6aa:	00f98463          	beq	s3,a5,8000a6b2 <tinst_tests+0x2e6a>
    8000a6ae:	a47fd06f          	j	800080f4 <tinst_tests+0x8ac>
    8000a6b2:	00013597          	auipc	a1,0x13
    8000a6b6:	8a658593          	add	a1,a1,-1882 # 8001cf58 <__func__.1+0x2c8>
    8000a6ba:	a43fd06f          	j	800080fc <tinst_tests+0x8b4>
    TEST_ASSERT("correct tinst when executing a amoand.w which results in a spf",
    8000a6be:	7018                	ld	a4,32(s0)
    8000a6c0:	e319                	bnez	a4,8000a6c6 <tinst_tests+0x2e7e>
    8000a6c2:	f03fd06f          	j	800085c4 <tinst_tests+0xd7c>
    8000a6c6:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a6c8:	0016f793          	and	a5,a3,1
    8000a6cc:	8a079863          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a6d0:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a6d4:	460d                	li	a2,3
    8000a6d6:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a6da:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a6dc:	00c59863          	bne	a1,a2,8000a6ec <tinst_tests+0x2ea4>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a6e0:	0026d683          	lhu	a3,2(a3)
    8000a6e4:	0106969b          	sllw	a3,a3,0x10
    8000a6e8:	8fd5                	or	a5,a5,a3
    8000a6ea:	2781                	sext.w	a5,a5
    8000a6ec:	1782                	sll	a5,a5,0x20
    8000a6ee:	fff086b7          	lui	a3,0xfff08
    8000a6f2:	9381                	srl	a5,a5,0x20
    8000a6f4:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a6f6:	00d7f933          	and	s2,a5,a3
    8000a6fa:	40e90933          	sub	s2,s2,a4
    8000a6fe:	00193913          	seqz	s2,s2
    8000a702:	ec3fd06f          	j	800085c4 <tinst_tests+0xd7c>
    TEST_ASSERT("correct tinst when executing a c.sd which results in a lpf",
    8000a706:	681c                	ld	a5,16(s0)
    if((addr & 0b1) != 0) {
    8000a708:	0017f713          	and	a4,a5,1
    8000a70c:	86071863          	bnez	a4,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a710:	0007d503          	lhu	a0,0(a5)
    8000a714:	b35f60ef          	jal	80001248 <expand_compressed_instruction>
    8000a718:	01f07737          	lui	a4,0x1f07
    8000a71c:	0005079b          	sext.w	a5,a0
    8000a720:	07d70713          	add	a4,a4,125 # 1f0707d <STACK_SIZE+0x1e0707d>
    8000a724:	8ff9                	and	a5,a5,a4
    8000a726:	00f48463          	beq	s1,a5,8000a72e <tinst_tests+0x2ee6>
    8000a72a:	a6dfd06f          	j	80008196 <tinst_tests+0x94e>
    8000a72e:	00013597          	auipc	a1,0x13
    8000a732:	82a58593          	add	a1,a1,-2006 # 8001cf58 <__func__.1+0x2c8>
    8000a736:	a69fd06f          	j	8000819e <tinst_tests+0x956>
    TEST_ASSERT("correct tinst when executing a amoor.w which results in a spf",
    8000a73a:	7018                	ld	a4,32(s0)
    8000a73c:	e319                	bnez	a4,8000a742 <tinst_tests+0x2efa>
    8000a73e:	f2dfd06f          	j	8000866a <tinst_tests+0xe22>
    8000a742:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a744:	0016f793          	and	a5,a3,1
    8000a748:	82079a63          	bnez	a5,8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a74c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a750:	460d                	li	a2,3
    8000a752:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a756:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a758:	00c59863          	bne	a1,a2,8000a768 <tinst_tests+0x2f20>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a75c:	0026d683          	lhu	a3,2(a3)
    8000a760:	0106969b          	sllw	a3,a3,0x10
    8000a764:	8fd5                	or	a5,a5,a3
    8000a766:	2781                	sext.w	a5,a5
    8000a768:	1782                	sll	a5,a5,0x20
    8000a76a:	fff086b7          	lui	a3,0xfff08
    8000a76e:	9381                	srl	a5,a5,0x20
    8000a770:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a772:	00d7f933          	and	s2,a5,a3
    8000a776:	40e90933          	sub	s2,s2,a4
    8000a77a:	00193913          	seqz	s2,s2
    8000a77e:	eedfd06f          	j	8000866a <tinst_tests+0xe22>
    TEST_ASSERT("correct tinst when executing a amomin.w which results in a spf",
    8000a782:	7018                	ld	a4,32(s0)
    8000a784:	e319                	bnez	a4,8000a78a <tinst_tests+0x2f42>
    8000a786:	f8bfd06f          	j	80008710 <tinst_tests+0xec8>
    8000a78a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a78c:	0016f793          	and	a5,a3,1
    8000a790:	c399                	beqz	a5,8000a796 <tinst_tests+0x2f4e>
    8000a792:	febfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a796:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a79a:	460d                	li	a2,3
    8000a79c:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a7a0:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a7a2:	00c59863          	bne	a1,a2,8000a7b2 <tinst_tests+0x2f6a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a7a6:	0026d683          	lhu	a3,2(a3)
    8000a7aa:	0106969b          	sllw	a3,a3,0x10
    8000a7ae:	8fd5                	or	a5,a5,a3
    8000a7b0:	2781                	sext.w	a5,a5
    8000a7b2:	1782                	sll	a5,a5,0x20
    8000a7b4:	fff086b7          	lui	a3,0xfff08
    8000a7b8:	9381                	srl	a5,a5,0x20
    8000a7ba:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a7bc:	00d7f933          	and	s2,a5,a3
    8000a7c0:	40e90933          	sub	s2,s2,a4
    8000a7c4:	00193913          	seqz	s2,s2
    8000a7c8:	f49fd06f          	j	80008710 <tinst_tests+0xec8>
    TEST_ASSERT("correct tinst when executing a amomax.w which results in a spf",
    8000a7cc:	7018                	ld	a4,32(s0)
    8000a7ce:	e319                	bnez	a4,8000a7d4 <tinst_tests+0x2f8c>
    8000a7d0:	fe7fd06f          	j	800087b6 <tinst_tests+0xf6e>
    8000a7d4:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a7d6:	0016f793          	and	a5,a3,1
    8000a7da:	c399                	beqz	a5,8000a7e0 <tinst_tests+0x2f98>
    8000a7dc:	fa1fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a7e0:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a7e4:	460d                	li	a2,3
    8000a7e6:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a7ea:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a7ec:	00c59863          	bne	a1,a2,8000a7fc <tinst_tests+0x2fb4>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a7f0:	0026d683          	lhu	a3,2(a3)
    8000a7f4:	0106969b          	sllw	a3,a3,0x10
    8000a7f8:	8fd5                	or	a5,a5,a3
    8000a7fa:	2781                	sext.w	a5,a5
    8000a7fc:	1782                	sll	a5,a5,0x20
    8000a7fe:	fff086b7          	lui	a3,0xfff08
    8000a802:	9381                	srl	a5,a5,0x20
    8000a804:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a806:	00d7f933          	and	s2,a5,a3
    8000a80a:	40e90933          	sub	s2,s2,a4
    8000a80e:	00193913          	seqz	s2,s2
    8000a812:	fa5fd06f          	j	800087b6 <tinst_tests+0xf6e>
    TEST_ASSERT("correct tinst when executing a amominu.w which results in a spf",
    8000a816:	7018                	ld	a4,32(s0)
    8000a818:	e319                	bnez	a4,8000a81e <tinst_tests+0x2fd6>
    8000a81a:	842fe06f          	j	8000885c <tinst_tests+0x1014>
    8000a81e:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a820:	0016f793          	and	a5,a3,1
    8000a824:	c399                	beqz	a5,8000a82a <tinst_tests+0x2fe2>
    8000a826:	f57fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a82a:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a82e:	460d                	li	a2,3
    8000a830:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a834:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a836:	00c59863          	bne	a1,a2,8000a846 <tinst_tests+0x2ffe>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a83a:	0026d683          	lhu	a3,2(a3)
    8000a83e:	0106969b          	sllw	a3,a3,0x10
    8000a842:	8fd5                	or	a5,a5,a3
    8000a844:	2781                	sext.w	a5,a5
    8000a846:	1782                	sll	a5,a5,0x20
    8000a848:	fff086b7          	lui	a3,0xfff08
    8000a84c:	9381                	srl	a5,a5,0x20
    8000a84e:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a850:	00d7f933          	and	s2,a5,a3
    8000a854:	40e90933          	sub	s2,s2,a4
    8000a858:	00193913          	seqz	s2,s2
    8000a85c:	800fe06f          	j	8000885c <tinst_tests+0x1014>
    TEST_ASSERT("correct tinst when executing a amomaxu.w which results in a spf",
    8000a860:	7018                	ld	a4,32(s0)
    8000a862:	e319                	bnez	a4,8000a868 <tinst_tests+0x3020>
    8000a864:	8a2fe06f          	j	80008906 <tinst_tests+0x10be>
    8000a868:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a86a:	0016f793          	and	a5,a3,1
    8000a86e:	c399                	beqz	a5,8000a874 <tinst_tests+0x302c>
    8000a870:	f0dfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a874:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a878:	460d                	li	a2,3
    8000a87a:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a87e:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a880:	00c59863          	bne	a1,a2,8000a890 <tinst_tests+0x3048>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a884:	0026d683          	lhu	a3,2(a3)
    8000a888:	0106969b          	sllw	a3,a3,0x10
    8000a88c:	8fd5                	or	a5,a5,a3
    8000a88e:	2781                	sext.w	a5,a5
    8000a890:	1782                	sll	a5,a5,0x20
    8000a892:	fff086b7          	lui	a3,0xfff08
    8000a896:	9381                	srl	a5,a5,0x20
    8000a898:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a89a:	00d7f933          	and	s2,a5,a3
    8000a89e:	40e90933          	sub	s2,s2,a4
    8000a8a2:	00193913          	seqz	s2,s2
    8000a8a6:	860fe06f          	j	80008906 <tinst_tests+0x10be>
    TEST_ASSERT("correct tinst when executing a amoswap.d which results in a spf",
    8000a8aa:	7018                	ld	a4,32(s0)
    8000a8ac:	e319                	bnez	a4,8000a8b2 <tinst_tests+0x306a>
    8000a8ae:	8fefe06f          	j	800089ac <tinst_tests+0x1164>
    8000a8b2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a8b4:	0016f793          	and	a5,a3,1
    8000a8b8:	c399                	beqz	a5,8000a8be <tinst_tests+0x3076>
    8000a8ba:	ec3fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a8be:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a8c2:	460d                	li	a2,3
    8000a8c4:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a8c8:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a8ca:	00c59863          	bne	a1,a2,8000a8da <tinst_tests+0x3092>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a8ce:	0026d683          	lhu	a3,2(a3)
    8000a8d2:	0106969b          	sllw	a3,a3,0x10
    8000a8d6:	8fd5                	or	a5,a5,a3
    8000a8d8:	2781                	sext.w	a5,a5
    8000a8da:	1782                	sll	a5,a5,0x20
    8000a8dc:	fff086b7          	lui	a3,0xfff08
    8000a8e0:	9381                	srl	a5,a5,0x20
    8000a8e2:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a8e4:	00d7f933          	and	s2,a5,a3
    8000a8e8:	40e90933          	sub	s2,s2,a4
    8000a8ec:	00193913          	seqz	s2,s2
    8000a8f0:	8bcfe06f          	j	800089ac <tinst_tests+0x1164>
    TEST_ASSERT("correct tinst when executing a amoadd.d which results in a spf",
    8000a8f4:	7018                	ld	a4,32(s0)
    8000a8f6:	e319                	bnez	a4,8000a8fc <tinst_tests+0x30b4>
    8000a8f8:	95afe06f          	j	80008a52 <tinst_tests+0x120a>
    8000a8fc:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a8fe:	0016f793          	and	a5,a3,1
    8000a902:	c399                	beqz	a5,8000a908 <tinst_tests+0x30c0>
    8000a904:	e79fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a908:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a90c:	460d                	li	a2,3
    8000a90e:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a912:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a914:	00c59863          	bne	a1,a2,8000a924 <tinst_tests+0x30dc>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a918:	0026d683          	lhu	a3,2(a3)
    8000a91c:	0106969b          	sllw	a3,a3,0x10
    8000a920:	8fd5                	or	a5,a5,a3
    8000a922:	2781                	sext.w	a5,a5
    8000a924:	1782                	sll	a5,a5,0x20
    8000a926:	fff086b7          	lui	a3,0xfff08
    8000a92a:	9381                	srl	a5,a5,0x20
    8000a92c:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a92e:	00d7f933          	and	s2,a5,a3
    8000a932:	40e90933          	sub	s2,s2,a4
    8000a936:	00193913          	seqz	s2,s2
    8000a93a:	918fe06f          	j	80008a52 <tinst_tests+0x120a>
    TEST_ASSERT("correct tinst when executing a amoxor.d which results in a spf",
    8000a93e:	7018                	ld	a4,32(s0)
    8000a940:	e319                	bnez	a4,8000a946 <tinst_tests+0x30fe>
    8000a942:	9b6fe06f          	j	80008af8 <tinst_tests+0x12b0>
    8000a946:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a948:	0016f793          	and	a5,a3,1
    8000a94c:	c399                	beqz	a5,8000a952 <tinst_tests+0x310a>
    8000a94e:	e2ffe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a952:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a956:	460d                	li	a2,3
    8000a958:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a95c:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a95e:	00c59863          	bne	a1,a2,8000a96e <tinst_tests+0x3126>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a962:	0026d683          	lhu	a3,2(a3)
    8000a966:	0106969b          	sllw	a3,a3,0x10
    8000a96a:	8fd5                	or	a5,a5,a3
    8000a96c:	2781                	sext.w	a5,a5
    8000a96e:	1782                	sll	a5,a5,0x20
    8000a970:	fff086b7          	lui	a3,0xfff08
    8000a974:	9381                	srl	a5,a5,0x20
    8000a976:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a978:	00d7f933          	and	s2,a5,a3
    8000a97c:	40e90933          	sub	s2,s2,a4
    8000a980:	00193913          	seqz	s2,s2
    8000a984:	974fe06f          	j	80008af8 <tinst_tests+0x12b0>
    TEST_ASSERT("correct tinst when executing a amoand.d which results in a spf",
    8000a988:	7018                	ld	a4,32(s0)
    8000a98a:	e319                	bnez	a4,8000a990 <tinst_tests+0x3148>
    8000a98c:	a12fe06f          	j	80008b9e <tinst_tests+0x1356>
    8000a990:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a992:	0016f793          	and	a5,a3,1
    8000a996:	c399                	beqz	a5,8000a99c <tinst_tests+0x3154>
    8000a998:	de5fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a99c:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a9a0:	460d                	li	a2,3
    8000a9a2:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a9a6:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a9a8:	00c59863          	bne	a1,a2,8000a9b8 <tinst_tests+0x3170>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a9ac:	0026d683          	lhu	a3,2(a3)
    8000a9b0:	0106969b          	sllw	a3,a3,0x10
    8000a9b4:	8fd5                	or	a5,a5,a3
    8000a9b6:	2781                	sext.w	a5,a5
    8000a9b8:	1782                	sll	a5,a5,0x20
    8000a9ba:	fff086b7          	lui	a3,0xfff08
    8000a9be:	9381                	srl	a5,a5,0x20
    8000a9c0:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000a9c2:	00d7f933          	and	s2,a5,a3
    8000a9c6:	40e90933          	sub	s2,s2,a4
    8000a9ca:	00193913          	seqz	s2,s2
    8000a9ce:	9d0fe06f          	j	80008b9e <tinst_tests+0x1356>
    TEST_ASSERT("correct tinst when executing a amomax.w which results in a spf",
    8000a9d2:	7018                	ld	a4,32(s0)
    8000a9d4:	00012597          	auipc	a1,0x12
    8000a9d8:	58458593          	add	a1,a1,1412 # 8001cf58 <__func__.1+0x2c8>
    8000a9dc:	e319                	bnez	a4,8000a9e2 <tinst_tests+0x319a>
    8000a9de:	d89fd06f          	j	80008766 <tinst_tests+0xf1e>
    8000a9e2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000a9e4:	0016f793          	and	a5,a3,1
    8000a9e8:	c399                	beqz	a5,8000a9ee <tinst_tests+0x31a6>
    8000a9ea:	d93fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000a9ee:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000a9f2:	460d                	li	a2,3
    8000a9f4:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000a9f8:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000a9fa:	00c59863          	bne	a1,a2,8000aa0a <tinst_tests+0x31c2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000a9fe:	0026d683          	lhu	a3,2(a3)
    8000aa02:	0106969b          	sllw	a3,a3,0x10
    8000aa06:	8fd5                	or	a5,a5,a3
    8000aa08:	2781                	sext.w	a5,a5
    8000aa0a:	1782                	sll	a5,a5,0x20
    8000aa0c:	fff086b7          	lui	a3,0xfff08
    8000aa10:	9381                	srl	a5,a5,0x20
    8000aa12:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000aa14:	8ff5                	and	a5,a5,a3
    8000aa16:	00012597          	auipc	a1,0x12
    8000aa1a:	55258593          	add	a1,a1,1362 # 8001cf68 <__func__.1+0x2d8>
    8000aa1e:	00f70463          	beq	a4,a5,8000aa26 <tinst_tests+0x31de>
    8000aa22:	d45fd06f          	j	80008766 <tinst_tests+0xf1e>
    8000aa26:	00012597          	auipc	a1,0x12
    8000aa2a:	53258593          	add	a1,a1,1330 # 8001cf58 <__func__.1+0x2c8>
    8000aa2e:	d39fd06f          	j	80008766 <tinst_tests+0xf1e>
    TEST_ASSERT("correct tinst when executing a amoand.d which results in a spf",
    8000aa32:	701c                	ld	a5,32(s0)
    8000aa34:	e399                	bnez	a5,8000aa3a <tinst_tests+0x31f2>
    8000aa36:	94afe06f          	j	80008b80 <tinst_tests+0x1338>
    8000aa3a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000aa3c:	0016f713          	and	a4,a3,1
    8000aa40:	c319                	beqz	a4,8000aa46 <tinst_tests+0x31fe>
    8000aa42:	d3bfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000aa46:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000aa4a:	460d                	li	a2,3
    8000aa4c:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000aa50:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000aa52:	00c59863          	bne	a1,a2,8000aa62 <tinst_tests+0x321a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000aa56:	0026d683          	lhu	a3,2(a3)
    8000aa5a:	0106969b          	sllw	a3,a3,0x10
    8000aa5e:	8f55                	or	a4,a4,a3
    8000aa60:	2701                	sext.w	a4,a4
    8000aa62:	1702                	sll	a4,a4,0x20
    8000aa64:	fff086b7          	lui	a3,0xfff08
    8000aa68:	9301                	srl	a4,a4,0x20
    8000aa6a:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000aa6c:	8f75                	and	a4,a4,a3
    8000aa6e:	00e78463          	beq	a5,a4,8000aa76 <tinst_tests+0x322e>
    8000aa72:	8fafe06f          	j	80008b6c <tinst_tests+0x1324>
    8000aa76:	90afe06f          	j	80008b80 <tinst_tests+0x1338>
    TEST_ASSERT("correct tinst when executing a amominu.w which results in a spf",
    8000aa7a:	701c                	ld	a5,32(s0)
    8000aa7c:	00012597          	auipc	a1,0x12
    8000aa80:	4dc58593          	add	a1,a1,1244 # 8001cf58 <__func__.1+0x2c8>
    8000aa84:	e399                	bnez	a5,8000aa8a <tinst_tests+0x3242>
    8000aa86:	d87fd06f          	j	8000880c <tinst_tests+0xfc4>
    8000aa8a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000aa8c:	0016f713          	and	a4,a3,1
    8000aa90:	c319                	beqz	a4,8000aa96 <tinst_tests+0x324e>
    8000aa92:	cebfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000aa96:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000aa9a:	460d                	li	a2,3
    8000aa9c:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000aaa0:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000aaa2:	00c59863          	bne	a1,a2,8000aab2 <tinst_tests+0x326a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000aaa6:	0026d683          	lhu	a3,2(a3)
    8000aaaa:	0106969b          	sllw	a3,a3,0x10
    8000aaae:	8f55                	or	a4,a4,a3
    8000aab0:	2701                	sext.w	a4,a4
    8000aab2:	1702                	sll	a4,a4,0x20
    8000aab4:	fff086b7          	lui	a3,0xfff08
    8000aab8:	9301                	srl	a4,a4,0x20
    8000aaba:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000aabc:	8f75                	and	a4,a4,a3
    8000aabe:	00012597          	auipc	a1,0x12
    8000aac2:	4aa58593          	add	a1,a1,1194 # 8001cf68 <__func__.1+0x2d8>
    8000aac6:	00e78463          	beq	a5,a4,8000aace <tinst_tests+0x3286>
    8000aaca:	d43fd06f          	j	8000880c <tinst_tests+0xfc4>
    8000aace:	00012597          	auipc	a1,0x12
    8000aad2:	48a58593          	add	a1,a1,1162 # 8001cf58 <__func__.1+0x2c8>
    8000aad6:	d37fd06f          	j	8000880c <tinst_tests+0xfc4>
    TEST_ASSERT("correct tinst when executing a amoor.d which results in a spf",
    8000aada:	7018                	ld	a4,32(s0)
    8000aadc:	e319                	bnez	a4,8000aae2 <tinst_tests+0x329a>
    8000aade:	948fe06f          	j	80008c26 <tinst_tests+0x13de>
    8000aae2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000aae4:	0016f793          	and	a5,a3,1
    8000aae8:	c399                	beqz	a5,8000aaee <tinst_tests+0x32a6>
    8000aaea:	c93fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000aaee:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000aaf2:	460d                	li	a2,3
    8000aaf4:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000aaf8:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000aafa:	00c59863          	bne	a1,a2,8000ab0a <tinst_tests+0x32c2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000aafe:	0026d683          	lhu	a3,2(a3)
    8000ab02:	0106969b          	sllw	a3,a3,0x10
    8000ab06:	8fd5                	or	a5,a5,a3
    8000ab08:	2781                	sext.w	a5,a5
    8000ab0a:	1782                	sll	a5,a5,0x20
    8000ab0c:	fff086b7          	lui	a3,0xfff08
    8000ab10:	9381                	srl	a5,a5,0x20
    8000ab12:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ab14:	8ff5                	and	a5,a5,a3
    8000ab16:	00f70463          	beq	a4,a5,8000ab1e <tinst_tests+0x32d6>
    8000ab1a:	8f8fe06f          	j	80008c12 <tinst_tests+0x13ca>
    8000ab1e:	908fe06f          	j	80008c26 <tinst_tests+0x13de>
    TEST_ASSERT("correct tinst when executing a amomaxu.w which results in a spf",
    8000ab22:	701c                	ld	a5,32(s0)
    8000ab24:	00012597          	auipc	a1,0x12
    8000ab28:	43458593          	add	a1,a1,1076 # 8001cf58 <__func__.1+0x2c8>
    8000ab2c:	e399                	bnez	a5,8000ab32 <tinst_tests+0x32ea>
    8000ab2e:	d89fd06f          	j	800088b6 <tinst_tests+0x106e>
    8000ab32:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ab34:	0016f713          	and	a4,a3,1
    8000ab38:	c319                	beqz	a4,8000ab3e <tinst_tests+0x32f6>
    8000ab3a:	c43fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ab3e:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ab42:	460d                	li	a2,3
    8000ab44:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000ab48:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000ab4a:	00c59863          	bne	a1,a2,8000ab5a <tinst_tests+0x3312>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000ab4e:	0026d683          	lhu	a3,2(a3)
    8000ab52:	0106969b          	sllw	a3,a3,0x10
    8000ab56:	8f55                	or	a4,a4,a3
    8000ab58:	2701                	sext.w	a4,a4
    8000ab5a:	1702                	sll	a4,a4,0x20
    8000ab5c:	fff086b7          	lui	a3,0xfff08
    8000ab60:	9301                	srl	a4,a4,0x20
    8000ab62:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ab64:	8f75                	and	a4,a4,a3
    8000ab66:	00012597          	auipc	a1,0x12
    8000ab6a:	40258593          	add	a1,a1,1026 # 8001cf68 <__func__.1+0x2d8>
    8000ab6e:	00e78463          	beq	a5,a4,8000ab76 <tinst_tests+0x332e>
    8000ab72:	d45fd06f          	j	800088b6 <tinst_tests+0x106e>
    8000ab76:	00012597          	auipc	a1,0x12
    8000ab7a:	3e258593          	add	a1,a1,994 # 8001cf58 <__func__.1+0x2c8>
    8000ab7e:	d39fd06f          	j	800088b6 <tinst_tests+0x106e>
    TEST_ASSERT("correct tinst when executing a amomin.d which results in a spf",
    8000ab82:	7018                	ld	a4,32(s0)
    8000ab84:	e319                	bnez	a4,8000ab8a <tinst_tests+0x3342>
    8000ab86:	93efe06f          	j	80008cc4 <tinst_tests+0x147c>
    8000ab8a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ab8c:	0016f793          	and	a5,a3,1
    8000ab90:	c399                	beqz	a5,8000ab96 <tinst_tests+0x334e>
    8000ab92:	bebfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ab96:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ab9a:	460d                	li	a2,3
    8000ab9c:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000aba0:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000aba2:	00c59863          	bne	a1,a2,8000abb2 <tinst_tests+0x336a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000aba6:	0026d683          	lhu	a3,2(a3)
    8000abaa:	0106969b          	sllw	a3,a3,0x10
    8000abae:	8fd5                	or	a5,a5,a3
    8000abb0:	2781                	sext.w	a5,a5
    8000abb2:	1782                	sll	a5,a5,0x20
    8000abb4:	fff086b7          	lui	a3,0xfff08
    8000abb8:	9381                	srl	a5,a5,0x20
    8000abba:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000abbc:	8ff5                	and	a5,a5,a3
    8000abbe:	00f70463          	beq	a4,a5,8000abc6 <tinst_tests+0x337e>
    8000abc2:	8eefe06f          	j	80008cb0 <tinst_tests+0x1468>
    8000abc6:	8fefe06f          	j	80008cc4 <tinst_tests+0x147c>
    TEST_ASSERT("correct tinst when executing a amoswap.d which results in a spf",
    8000abca:	7018                	ld	a4,32(s0)
    8000abcc:	00012597          	auipc	a1,0x12
    8000abd0:	38c58593          	add	a1,a1,908 # 8001cf58 <__func__.1+0x2c8>
    8000abd4:	e319                	bnez	a4,8000abda <tinst_tests+0x3392>
    8000abd6:	d87fd06f          	j	8000895c <tinst_tests+0x1114>
    8000abda:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000abdc:	0016f793          	and	a5,a3,1
    8000abe0:	c399                	beqz	a5,8000abe6 <tinst_tests+0x339e>
    8000abe2:	b9bfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000abe6:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000abea:	460d                	li	a2,3
    8000abec:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000abf0:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000abf2:	00c59863          	bne	a1,a2,8000ac02 <tinst_tests+0x33ba>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000abf6:	0026d683          	lhu	a3,2(a3)
    8000abfa:	0106969b          	sllw	a3,a3,0x10
    8000abfe:	8fd5                	or	a5,a5,a3
    8000ac00:	2781                	sext.w	a5,a5
    8000ac02:	1782                	sll	a5,a5,0x20
    8000ac04:	fff086b7          	lui	a3,0xfff08
    8000ac08:	9381                	srl	a5,a5,0x20
    8000ac0a:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ac0c:	8ff5                	and	a5,a5,a3
    8000ac0e:	00012597          	auipc	a1,0x12
    8000ac12:	35a58593          	add	a1,a1,858 # 8001cf68 <__func__.1+0x2d8>
    8000ac16:	00f70463          	beq	a4,a5,8000ac1e <tinst_tests+0x33d6>
    8000ac1a:	d43fd06f          	j	8000895c <tinst_tests+0x1114>
    8000ac1e:	00012597          	auipc	a1,0x12
    8000ac22:	33a58593          	add	a1,a1,826 # 8001cf58 <__func__.1+0x2c8>
    8000ac26:	d37fd06f          	j	8000895c <tinst_tests+0x1114>
    TEST_ASSERT("correct tinst when executing a amomax.d which results in a spf",
    8000ac2a:	7018                	ld	a4,32(s0)
    8000ac2c:	e319                	bnez	a4,8000ac32 <tinst_tests+0x33ea>
    8000ac2e:	934fe06f          	j	80008d62 <tinst_tests+0x151a>
    8000ac32:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ac34:	0016f793          	and	a5,a3,1
    8000ac38:	c399                	beqz	a5,8000ac3e <tinst_tests+0x33f6>
    8000ac3a:	b43fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ac3e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ac42:	460d                	li	a2,3
    8000ac44:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000ac48:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000ac4a:	00c59863          	bne	a1,a2,8000ac5a <tinst_tests+0x3412>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000ac4e:	0026d683          	lhu	a3,2(a3)
    8000ac52:	0106969b          	sllw	a3,a3,0x10
    8000ac56:	8fd5                	or	a5,a5,a3
    8000ac58:	2781                	sext.w	a5,a5
    8000ac5a:	1782                	sll	a5,a5,0x20
    8000ac5c:	fff086b7          	lui	a3,0xfff08
    8000ac60:	9381                	srl	a5,a5,0x20
    8000ac62:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ac64:	8ff5                	and	a5,a5,a3
    8000ac66:	00f70463          	beq	a4,a5,8000ac6e <tinst_tests+0x3426>
    8000ac6a:	8e4fe06f          	j	80008d4e <tinst_tests+0x1506>
    8000ac6e:	8f4fe06f          	j	80008d62 <tinst_tests+0x151a>
    TEST_ASSERT("correct tinst when executing a amoadd.d which results in a spf",
    8000ac72:	701c                	ld	a5,32(s0)
    8000ac74:	00012597          	auipc	a1,0x12
    8000ac78:	2e458593          	add	a1,a1,740 # 8001cf58 <__func__.1+0x2c8>
    8000ac7c:	e399                	bnez	a5,8000ac82 <tinst_tests+0x343a>
    8000ac7e:	d85fd06f          	j	80008a02 <tinst_tests+0x11ba>
    8000ac82:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ac84:	0016f713          	and	a4,a3,1
    8000ac88:	c319                	beqz	a4,8000ac8e <tinst_tests+0x3446>
    8000ac8a:	af3fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ac8e:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ac92:	460d                	li	a2,3
    8000ac94:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000ac98:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000ac9a:	00c59863          	bne	a1,a2,8000acaa <tinst_tests+0x3462>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000ac9e:	0026d683          	lhu	a3,2(a3)
    8000aca2:	0106969b          	sllw	a3,a3,0x10
    8000aca6:	8f55                	or	a4,a4,a3
    8000aca8:	2701                	sext.w	a4,a4
    8000acaa:	1702                	sll	a4,a4,0x20
    8000acac:	fff086b7          	lui	a3,0xfff08
    8000acb0:	9301                	srl	a4,a4,0x20
    8000acb2:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000acb4:	8f75                	and	a4,a4,a3
    8000acb6:	00012597          	auipc	a1,0x12
    8000acba:	2b258593          	add	a1,a1,690 # 8001cf68 <__func__.1+0x2d8>
    8000acbe:	00e78463          	beq	a5,a4,8000acc6 <tinst_tests+0x347e>
    8000acc2:	d41fd06f          	j	80008a02 <tinst_tests+0x11ba>
    8000acc6:	00012597          	auipc	a1,0x12
    8000acca:	29258593          	add	a1,a1,658 # 8001cf58 <__func__.1+0x2c8>
    8000acce:	d35fd06f          	j	80008a02 <tinst_tests+0x11ba>
    TEST_ASSERT("correct tinst when executing a amominu.d which results in a spf",
    8000acd2:	701c                	ld	a5,32(s0)
    8000acd4:	e399                	bnez	a5,8000acda <tinst_tests+0x3492>
    8000acd6:	92afe06f          	j	80008e00 <tinst_tests+0x15b8>
    8000acda:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000acdc:	0016f713          	and	a4,a3,1
    8000ace0:	c319                	beqz	a4,8000ace6 <tinst_tests+0x349e>
    8000ace2:	a9bfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ace6:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000acea:	460d                	li	a2,3
    8000acec:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000acf0:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000acf2:	00c59863          	bne	a1,a2,8000ad02 <tinst_tests+0x34ba>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000acf6:	0026d683          	lhu	a3,2(a3)
    8000acfa:	0106969b          	sllw	a3,a3,0x10
    8000acfe:	8f55                	or	a4,a4,a3
    8000ad00:	2701                	sext.w	a4,a4
    8000ad02:	1702                	sll	a4,a4,0x20
    8000ad04:	fff086b7          	lui	a3,0xfff08
    8000ad08:	9301                	srl	a4,a4,0x20
    8000ad0a:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ad0c:	8f75                	and	a4,a4,a3
    8000ad0e:	00e78463          	beq	a5,a4,8000ad16 <tinst_tests+0x34ce>
    8000ad12:	8dafe06f          	j	80008dec <tinst_tests+0x15a4>
    8000ad16:	8eafe06f          	j	80008e00 <tinst_tests+0x15b8>
    TEST_ASSERT("correct tinst when executing a amoxor.d which results in a spf",
    8000ad1a:	701c                	ld	a5,32(s0)
    8000ad1c:	00012597          	auipc	a1,0x12
    8000ad20:	23c58593          	add	a1,a1,572 # 8001cf58 <__func__.1+0x2c8>
    8000ad24:	e399                	bnez	a5,8000ad2a <tinst_tests+0x34e2>
    8000ad26:	d83fd06f          	j	80008aa8 <tinst_tests+0x1260>
    8000ad2a:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ad2c:	0016f713          	and	a4,a3,1
    8000ad30:	c319                	beqz	a4,8000ad36 <tinst_tests+0x34ee>
    8000ad32:	a4bfe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ad36:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ad3a:	460d                	li	a2,3
    8000ad3c:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000ad40:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000ad42:	00c59863          	bne	a1,a2,8000ad52 <tinst_tests+0x350a>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000ad46:	0026d683          	lhu	a3,2(a3)
    8000ad4a:	0106969b          	sllw	a3,a3,0x10
    8000ad4e:	8f55                	or	a4,a4,a3
    8000ad50:	2701                	sext.w	a4,a4
    8000ad52:	1702                	sll	a4,a4,0x20
    8000ad54:	fff086b7          	lui	a3,0xfff08
    8000ad58:	9301                	srl	a4,a4,0x20
    8000ad5a:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ad5c:	8f75                	and	a4,a4,a3
    8000ad5e:	00012597          	auipc	a1,0x12
    8000ad62:	20a58593          	add	a1,a1,522 # 8001cf68 <__func__.1+0x2d8>
    8000ad66:	00e78463          	beq	a5,a4,8000ad6e <tinst_tests+0x3526>
    8000ad6a:	d3ffd06f          	j	80008aa8 <tinst_tests+0x1260>
    8000ad6e:	00012597          	auipc	a1,0x12
    8000ad72:	1ea58593          	add	a1,a1,490 # 8001cf58 <__func__.1+0x2c8>
    8000ad76:	d33fd06f          	j	80008aa8 <tinst_tests+0x1260>
    TEST_ASSERT("correct tinst when executing a amomaxu.d which results in a spf",
    8000ad7a:	7018                	ld	a4,32(s0)
    8000ad7c:	e319                	bnez	a4,8000ad82 <tinst_tests+0x353a>
    8000ad7e:	920fe06f          	j	80008e9e <tinst_tests+0x1656>
    8000ad82:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ad84:	0016f793          	and	a5,a3,1
    8000ad88:	c399                	beqz	a5,8000ad8e <tinst_tests+0x3546>
    8000ad8a:	9f3fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ad8e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ad92:	460d                	li	a2,3
    8000ad94:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000ad98:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000ad9a:	00c59863          	bne	a1,a2,8000adaa <tinst_tests+0x3562>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000ad9e:	0026d683          	lhu	a3,2(a3)
    8000ada2:	0106969b          	sllw	a3,a3,0x10
    8000ada6:	8fd5                	or	a5,a5,a3
    8000ada8:	2781                	sext.w	a5,a5
    8000adaa:	1782                	sll	a5,a5,0x20
    8000adac:	fff086b7          	lui	a3,0xfff08
    8000adb0:	9381                	srl	a5,a5,0x20
    8000adb2:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000adb4:	8ff5                	and	a5,a5,a3
    8000adb6:	00f70463          	beq	a4,a5,8000adbe <tinst_tests+0x3576>
    8000adba:	8d0fe06f          	j	80008e8a <tinst_tests+0x1642>
    8000adbe:	8e0fe06f          	j	80008e9e <tinst_tests+0x1656>
    TEST_ASSERT("correct tinst when executing a amoand.d which results in a spf",
    8000adc2:	7018                	ld	a4,32(s0)
    8000adc4:	00012597          	auipc	a1,0x12
    8000adc8:	19458593          	add	a1,a1,404 # 8001cf58 <__func__.1+0x2c8>
    8000adcc:	e319                	bnez	a4,8000add2 <tinst_tests+0x358a>
    8000adce:	d81fd06f          	j	80008b4e <tinst_tests+0x1306>
    8000add2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000add4:	0016f793          	and	a5,a3,1
    8000add8:	c399                	beqz	a5,8000adde <tinst_tests+0x3596>
    8000adda:	9a3fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000adde:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ade2:	460d                	li	a2,3
    8000ade4:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000ade8:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000adea:	00c59863          	bne	a1,a2,8000adfa <tinst_tests+0x35b2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000adee:	0026d683          	lhu	a3,2(a3)
    8000adf2:	0106969b          	sllw	a3,a3,0x10
    8000adf6:	8fd5                	or	a5,a5,a3
    8000adf8:	2781                	sext.w	a5,a5
    8000adfa:	1782                	sll	a5,a5,0x20
    8000adfc:	fff086b7          	lui	a3,0xfff08
    8000ae00:	9381                	srl	a5,a5,0x20
    8000ae02:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ae04:	8ff5                	and	a5,a5,a3
    8000ae06:	00012597          	auipc	a1,0x12
    8000ae0a:	16258593          	add	a1,a1,354 # 8001cf68 <__func__.1+0x2d8>
    8000ae0e:	00f70463          	beq	a4,a5,8000ae16 <tinst_tests+0x35ce>
    8000ae12:	d3dfd06f          	j	80008b4e <tinst_tests+0x1306>
    8000ae16:	00012597          	auipc	a1,0x12
    8000ae1a:	14258593          	add	a1,a1,322 # 8001cf58 <__func__.1+0x2c8>
    8000ae1e:	d31fd06f          	j	80008b4e <tinst_tests+0x1306>
    TEST_ASSERT("correct tinst when executing a amoor.d which results in a spf",
    8000ae22:	701c                	ld	a5,32(s0)
    8000ae24:	00012597          	auipc	a1,0x12
    8000ae28:	13458593          	add	a1,a1,308 # 8001cf58 <__func__.1+0x2c8>
    8000ae2c:	e399                	bnez	a5,8000ae32 <tinst_tests+0x35ea>
    8000ae2e:	dc7fd06f          	j	80008bf4 <tinst_tests+0x13ac>
    8000ae32:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ae34:	0016f713          	and	a4,a3,1
    8000ae38:	c319                	beqz	a4,8000ae3e <tinst_tests+0x35f6>
    8000ae3a:	943fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ae3e:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000ae42:	460d                	li	a2,3
    8000ae44:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000ae48:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000ae4a:	00c59863          	bne	a1,a2,8000ae5a <tinst_tests+0x3612>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000ae4e:	0026d683          	lhu	a3,2(a3)
    8000ae52:	0106969b          	sllw	a3,a3,0x10
    8000ae56:	8f55                	or	a4,a4,a3
    8000ae58:	2701                	sext.w	a4,a4
    8000ae5a:	1702                	sll	a4,a4,0x20
    8000ae5c:	fff086b7          	lui	a3,0xfff08
    8000ae60:	9301                	srl	a4,a4,0x20
    8000ae62:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000ae64:	8f75                	and	a4,a4,a3
    8000ae66:	00012597          	auipc	a1,0x12
    8000ae6a:	10258593          	add	a1,a1,258 # 8001cf68 <__func__.1+0x2d8>
    8000ae6e:	00e78463          	beq	a5,a4,8000ae76 <tinst_tests+0x362e>
    8000ae72:	d83fd06f          	j	80008bf4 <tinst_tests+0x13ac>
    8000ae76:	00012597          	auipc	a1,0x12
    8000ae7a:	0e258593          	add	a1,a1,226 # 8001cf58 <__func__.1+0x2c8>
    8000ae7e:	d77fd06f          	j	80008bf4 <tinst_tests+0x13ac>
    TEST_ASSERT("correct tinst when executing a amomin.d which results in a spf",
    8000ae82:	7018                	ld	a4,32(s0)
    8000ae84:	00012597          	auipc	a1,0x12
    8000ae88:	0d458593          	add	a1,a1,212 # 8001cf58 <__func__.1+0x2c8>
    8000ae8c:	e319                	bnez	a4,8000ae92 <tinst_tests+0x364a>
    8000ae8e:	e05fd06f          	j	80008c92 <tinst_tests+0x144a>
    8000ae92:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000ae94:	0016f793          	and	a5,a3,1
    8000ae98:	c399                	beqz	a5,8000ae9e <tinst_tests+0x3656>
    8000ae9a:	8e3fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000ae9e:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000aea2:	460d                	li	a2,3
    8000aea4:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000aea8:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000aeaa:	00c59863          	bne	a1,a2,8000aeba <tinst_tests+0x3672>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000aeae:	0026d683          	lhu	a3,2(a3)
    8000aeb2:	0106969b          	sllw	a3,a3,0x10
    8000aeb6:	8fd5                	or	a5,a5,a3
    8000aeb8:	2781                	sext.w	a5,a5
    8000aeba:	1782                	sll	a5,a5,0x20
    8000aebc:	fff086b7          	lui	a3,0xfff08
    8000aec0:	9381                	srl	a5,a5,0x20
    8000aec2:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000aec4:	8ff5                	and	a5,a5,a3
    8000aec6:	00012597          	auipc	a1,0x12
    8000aeca:	0a258593          	add	a1,a1,162 # 8001cf68 <__func__.1+0x2d8>
    8000aece:	00f70463          	beq	a4,a5,8000aed6 <tinst_tests+0x368e>
    8000aed2:	dc1fd06f          	j	80008c92 <tinst_tests+0x144a>
    8000aed6:	00012597          	auipc	a1,0x12
    8000aeda:	08258593          	add	a1,a1,130 # 8001cf58 <__func__.1+0x2c8>
    8000aede:	db5fd06f          	j	80008c92 <tinst_tests+0x144a>
    TEST_ASSERT("correct tinst when executing a amomax.d which results in a spf",
    8000aee2:	701c                	ld	a5,32(s0)
    8000aee4:	00012597          	auipc	a1,0x12
    8000aee8:	07458593          	add	a1,a1,116 # 8001cf58 <__func__.1+0x2c8>
    8000aeec:	e399                	bnez	a5,8000aef2 <tinst_tests+0x36aa>
    8000aeee:	e43fd06f          	j	80008d30 <tinst_tests+0x14e8>
    8000aef2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000aef4:	0016f713          	and	a4,a3,1
    8000aef8:	c319                	beqz	a4,8000aefe <tinst_tests+0x36b6>
    8000aefa:	883fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000aefe:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000af02:	460d                	li	a2,3
    8000af04:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000af08:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000af0a:	00c59863          	bne	a1,a2,8000af1a <tinst_tests+0x36d2>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000af0e:	0026d683          	lhu	a3,2(a3)
    8000af12:	0106969b          	sllw	a3,a3,0x10
    8000af16:	8f55                	or	a4,a4,a3
    8000af18:	2701                	sext.w	a4,a4
    8000af1a:	1702                	sll	a4,a4,0x20
    8000af1c:	fff086b7          	lui	a3,0xfff08
    8000af20:	9301                	srl	a4,a4,0x20
    8000af22:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000af24:	8f75                	and	a4,a4,a3
    8000af26:	00012597          	auipc	a1,0x12
    8000af2a:	04258593          	add	a1,a1,66 # 8001cf68 <__func__.1+0x2d8>
    8000af2e:	00e78463          	beq	a5,a4,8000af36 <tinst_tests+0x36ee>
    8000af32:	dfffd06f          	j	80008d30 <tinst_tests+0x14e8>
    8000af36:	00012597          	auipc	a1,0x12
    8000af3a:	02258593          	add	a1,a1,34 # 8001cf58 <__func__.1+0x2c8>
    8000af3e:	df3fd06f          	j	80008d30 <tinst_tests+0x14e8>
    TEST_ASSERT("correct tinst when executing a amominu.d which results in a spf",
    8000af42:	701c                	ld	a5,32(s0)
    8000af44:	00012597          	auipc	a1,0x12
    8000af48:	01458593          	add	a1,a1,20 # 8001cf58 <__func__.1+0x2c8>
    8000af4c:	e399                	bnez	a5,8000af52 <tinst_tests+0x370a>
    8000af4e:	e81fd06f          	j	80008dce <tinst_tests+0x1586>
    8000af52:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000af54:	0016f713          	and	a4,a3,1
    8000af58:	c319                	beqz	a4,8000af5e <tinst_tests+0x3716>
    8000af5a:	823fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000af5e:	0006d703          	lhu	a4,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000af62:	460d                	li	a2,3
    8000af64:	00377593          	and	a1,a4,3
    instruction = *((uint16_t*)addr);
    8000af68:	2701                	sext.w	a4,a4
    if(!INS_COMPRESSED(instruction)) {
    8000af6a:	00c59863          	bne	a1,a2,8000af7a <tinst_tests+0x3732>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000af6e:	0026d683          	lhu	a3,2(a3)
    8000af72:	0106969b          	sllw	a3,a3,0x10
    8000af76:	8f55                	or	a4,a4,a3
    8000af78:	2701                	sext.w	a4,a4
    8000af7a:	1702                	sll	a4,a4,0x20
    8000af7c:	fff086b7          	lui	a3,0xfff08
    8000af80:	9301                	srl	a4,a4,0x20
    8000af82:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000af84:	8f75                	and	a4,a4,a3
    8000af86:	00012597          	auipc	a1,0x12
    8000af8a:	fe258593          	add	a1,a1,-30 # 8001cf68 <__func__.1+0x2d8>
    8000af8e:	00e78463          	beq	a5,a4,8000af96 <tinst_tests+0x374e>
    8000af92:	e3dfd06f          	j	80008dce <tinst_tests+0x1586>
    8000af96:	00012597          	auipc	a1,0x12
    8000af9a:	fc258593          	add	a1,a1,-62 # 8001cf58 <__func__.1+0x2c8>
    8000af9e:	e31fd06f          	j	80008dce <tinst_tests+0x1586>
    TEST_ASSERT("correct tinst when executing a amomaxu.d which results in a spf",
    8000afa2:	7018                	ld	a4,32(s0)
    8000afa4:	00012597          	auipc	a1,0x12
    8000afa8:	fb458593          	add	a1,a1,-76 # 8001cf58 <__func__.1+0x2c8>
    8000afac:	e319                	bnez	a4,8000afb2 <tinst_tests+0x376a>
    8000afae:	ebffd06f          	j	80008e6c <tinst_tests+0x1624>
    8000afb2:	6814                	ld	a3,16(s0)
    if((addr & 0b1) != 0) {
    8000afb4:	0016f793          	and	a5,a3,1
    8000afb8:	c399                	beqz	a5,8000afbe <tinst_tests+0x3776>
    8000afba:	fc2fe06f          	j	8000977c <tinst_tests+0x1f34>
    instruction = *((uint16_t*)addr);
    8000afbe:	0006d783          	lhu	a5,0(a3)
    if(!INS_COMPRESSED(instruction)) {
    8000afc2:	460d                	li	a2,3
    8000afc4:	0037f593          	and	a1,a5,3
    instruction = *((uint16_t*)addr);
    8000afc8:	2781                	sext.w	a5,a5
    if(!INS_COMPRESSED(instruction)) {
    8000afca:	00c59863          	bne	a1,a2,8000afda <tinst_tests+0x3792>
        instruction |= (*((uint16_t*)(addr + 2)) << 16);
    8000afce:	0026d683          	lhu	a3,2(a3)
    8000afd2:	0106969b          	sllw	a3,a3,0x10
    8000afd6:	8fd5                	or	a5,a5,a3
    8000afd8:	2781                	sext.w	a5,a5
    8000afda:	1782                	sll	a5,a5,0x20
    8000afdc:	fff086b7          	lui	a3,0xfff08
    8000afe0:	9381                	srl	a5,a5,0x20
    8000afe2:	16fd                	add	a3,a3,-1 # fffffffffff07fff <__stack_top+0xffffffff7fc08fff>
    8000afe4:	8ff5                	and	a5,a5,a3
    8000afe6:	00012597          	auipc	a1,0x12
    8000afea:	f8258593          	add	a1,a1,-126 # 8001cf68 <__func__.1+0x2d8>
    8000afee:	00f70463          	beq	a4,a5,8000aff6 <tinst_tests+0x37ae>
    8000aff2:	e7bfd06f          	j	80008e6c <tinst_tests+0x1624>
    8000aff6:	00012597          	auipc	a1,0x12
    8000affa:	f6258593          	add	a1,a1,-158 # 8001cf58 <__func__.1+0x2c8>
    8000affe:	e6ffd06f          	j	80008e6c <tinst_tests+0x1624>

000000008000b002 <priv_change_1>:
#include <rvh_test.h>
#include <csrs.h> 
#include <page_tables.h> 
bool priv_change_1(){
    8000b002:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b004:	00011597          	auipc	a1,0x11
    8000b008:	e8458593          	add	a1,a1,-380 # 8001be88 <__func__.15>
    8000b00c:	00012517          	auipc	a0,0x12
    8000b010:	f6c50513          	add	a0,a0,-148 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_1(){
    8000b014:	ec06                	sd	ra,24(sp)
    8000b016:	e822                	sd	s0,16(sp)
    8000b018:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b01a:	3b0100ef          	jal	8001b3ca <printf>
    8000b01e:	4529                	li	a0,10
    8000b020:	27c0f0ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    8000b024:	450d                	li	a0,3
    8000b026:	ab9f50ef          	jal	80000ade <goto_priv>
    hspt_init();
    8000b02a:	db6f50ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8000b02e:	ff8f50ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8000b032:	4509                	li	a0,2
    8000b034:	aabf50ef          	jal	80000ade <goto_priv>
    vspt_init(); 
    8000b038:	e7cf50ef          	jal	800006b4 <vspt_init>

    //V=1VSMVS
    goto_priv(PRIV_M);
    8000b03c:	4511                	li	a0,4
    8000b03e:	aa1f50ef          	jal	80000ade <goto_priv>
    CSRW(medeleg,0);
    8000b042:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);     
    8000b046:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000b04a:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000b04e:	60205073          	csrw	hedeleg,0

    goto_priv(PRIV_VS);     
    8000b052:	4509                	li	a0,2
    8000b054:	a8bf50ef          	jal	80000ade <goto_priv>
    uintptr_t vaddr_f = vs_page_base(VSI_GI);      
    uint64_t value = 0xdeadbeef;

    TEST_SETUP_EXCEPT();        
    8000b058:	0ff0000f          	fence
    8000b05c:	4785                	li	a5,1
    8000b05e:	00032417          	auipc	s0,0x32
    8000b062:	fb240413          	add	s0,s0,-78 # 8003d010 <excpt>
    8000b066:	00f41023          	sh	a5,0(s0)
    8000b06a:	00032797          	auipc	a5,0x32
    8000b06e:	fc07bf23          	sd	zero,-34(a5) # 8003d048 <excpt+0x38>
    8000b072:	0ff0000f          	fence
LOAD_INSTRUCTION(lb, "lb", uint8_t);
    8000b076:	400197b7          	lui	a5,0x40019
    8000b07a:	078a                	sll	a5,a5,0x2
    8000b07c:	00078783          	lb	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lb(vaddr_f);
    TEST_ASSERT("vs trigger except that priv change to m mod and sret to vs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b080:	08200593          	li	a1,130
    8000b084:	00014617          	auipc	a2,0x14
    8000b088:	fe460613          	add	a2,a2,-28 # 8001f068 <__func__.1+0x23d8>
    8000b08c:	00012517          	auipc	a0,0x12
    8000b090:	f0450513          	add	a0,a0,-252 # 8001cf90 <__func__.1+0x300>
    8000b094:	336100ef          	jal	8001b3ca <printf>
    8000b098:	00144783          	lbu	a5,1(s0)
    8000b09c:	00012597          	auipc	a1,0x12
    8000b0a0:	ecc58593          	add	a1,a1,-308 # 8001cf68 <__func__.1+0x2d8>
    8000b0a4:	c789                	beqz	a5,8000b0ae <priv_change_1+0xac>
    8000b0a6:	6418                	ld	a4,8(s0)
    8000b0a8:	47b5                	li	a5,13
    8000b0aa:	0af70563          	beq	a4,a5,8000b154 <priv_change_1+0x152>
    8000b0ae:	00012517          	auipc	a0,0x12
    8000b0b2:	efa50513          	add	a0,a0,-262 # 8001cfa8 <__func__.1+0x318>
    8000b0b6:	314100ef          	jal	8001b3ca <printf>
    8000b0ba:	00144783          	lbu	a5,1(s0)
    8000b0be:	c789                	beqz	a5,8000b0c8 <priv_change_1+0xc6>
    8000b0c0:	6418                	ld	a4,8(s0)
    8000b0c2:	47b5                	li	a5,13
    8000b0c4:	04f70c63          	beq	a4,a5,8000b11c <priv_change_1+0x11a>
    8000b0c8:	00012517          	auipc	a0,0x12
    8000b0cc:	ee850513          	add	a0,a0,-280 # 8001cfb0 <__func__.1+0x320>
    8000b0d0:	2fa100ef          	jal	8001b3ca <printf>
    8000b0d4:	02900513          	li	a0,41
    8000b0d8:	1c40f0ef          	jal	8001a29c <putchar>
    8000b0dc:	4529                	li	a0,10
    8000b0de:	1be0f0ef          	jal	8001a29c <putchar>
    8000b0e2:	00144483          	lbu	s1,1(s0)
        excpt.cause == CAUSE_LPF &&
        excpt.priv == PRIV_M &&
        curr_priv == PRIV_VS
    );

    TEST_END();
    8000b0e6:	00012597          	auipc	a1,0x12
    8000b0ea:	e8258593          	add	a1,a1,-382 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs trigger except that priv change to m mod and sret to vs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b0ee:	c491                	beqz	s1,8000b0fa <priv_change_1+0xf8>
    8000b0f0:	6418                	ld	a4,8(s0)
    8000b0f2:	47b5                	li	a5,13
    8000b0f4:	04f70063          	beq	a4,a5,8000b134 <priv_change_1+0x132>
    8000b0f8:	4481                	li	s1,0
    TEST_END();
    8000b0fa:	00012517          	auipc	a0,0x12
    8000b0fe:	f1650513          	add	a0,a0,-234 # 8001d010 <__func__.1+0x380>
    8000b102:	2c8100ef          	jal	8001b3ca <printf>
    8000b106:	4511                	li	a0,4
    8000b108:	9d7f50ef          	jal	80000ade <goto_priv>
    8000b10c:	a1af60ef          	jal	80001326 <reset_state>
}
    8000b110:	60e2                	ld	ra,24(sp)
    8000b112:	6442                	ld	s0,16(sp)
    8000b114:	8526                	mv	a0,s1
    8000b116:	64a2                	ld	s1,8(sp)
    8000b118:	6105                	add	sp,sp,32
    8000b11a:	8082                	ret
    TEST_ASSERT("vs trigger except that priv change to m mod and sret to vs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b11c:	4058                	lw	a4,4(s0)
    8000b11e:	4791                	li	a5,4
    8000b120:	faf714e3          	bne	a4,a5,8000b0c8 <priv_change_1+0xc6>
    8000b124:	0001a717          	auipc	a4,0x1a
    8000b128:	4c072703          	lw	a4,1216(a4) # 800255e4 <curr_priv>
    8000b12c:	4789                	li	a5,2
    8000b12e:	f8f71de3          	bne	a4,a5,8000b0c8 <priv_change_1+0xc6>
    8000b132:	b76d                	j	8000b0dc <priv_change_1+0xda>
    8000b134:	4058                	lw	a4,4(s0)
    8000b136:	4791                	li	a5,4
    8000b138:	fcf710e3          	bne	a4,a5,8000b0f8 <priv_change_1+0xf6>
    8000b13c:	0001a717          	auipc	a4,0x1a
    8000b140:	4a872703          	lw	a4,1192(a4) # 800255e4 <curr_priv>
    8000b144:	4789                	li	a5,2
    8000b146:	faf719e3          	bne	a4,a5,8000b0f8 <priv_change_1+0xf6>
    TEST_END();
    8000b14a:	00012597          	auipc	a1,0x12
    8000b14e:	e0e58593          	add	a1,a1,-498 # 8001cf58 <__func__.1+0x2c8>
    8000b152:	b765                	j	8000b0fa <priv_change_1+0xf8>
    TEST_ASSERT("vs trigger except that priv change to m mod and sret to vs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b154:	4058                	lw	a4,4(s0)
    8000b156:	4791                	li	a5,4
    8000b158:	f4f71be3          	bne	a4,a5,8000b0ae <priv_change_1+0xac>
    8000b15c:	0001a717          	auipc	a4,0x1a
    8000b160:	48872703          	lw	a4,1160(a4) # 800255e4 <curr_priv>
    8000b164:	4789                	li	a5,2
    8000b166:	f4f714e3          	bne	a4,a5,8000b0ae <priv_change_1+0xac>
    8000b16a:	00012597          	auipc	a1,0x12
    8000b16e:	dee58593          	add	a1,a1,-530 # 8001cf58 <__func__.1+0x2c8>
    8000b172:	bf35                	j	8000b0ae <priv_change_1+0xac>

000000008000b174 <priv_change_2>:

bool priv_change_2(){
    8000b174:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b176:	00011597          	auipc	a1,0x11
    8000b17a:	d2258593          	add	a1,a1,-734 # 8001be98 <__func__.13>
    8000b17e:	00012517          	auipc	a0,0x12
    8000b182:	dfa50513          	add	a0,a0,-518 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_2(){
    8000b186:	ec06                	sd	ra,24(sp)
    8000b188:	e822                	sd	s0,16(sp)
    8000b18a:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b18c:	23e100ef          	jal	8001b3ca <printf>
    8000b190:	4529                	li	a0,10
    8000b192:	10a0f0ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    8000b196:	450d                	li	a0,3
    8000b198:	947f50ef          	jal	80000ade <goto_priv>
    hspt_init();
    8000b19c:	c44f50ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8000b1a0:	e86f50ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8000b1a4:	4509                	li	a0,2
    8000b1a6:	939f50ef          	jal	80000ade <goto_priv>
    vspt_init(); 
    8000b1aa:	d0af50ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr_f = vs_page_base(VSI_GI);      
    uint64_t value = 0xdeadbeef;
    //V=1VSM
    goto_priv(PRIV_M);
    8000b1ae:	4511                	li	a0,4
    8000b1b0:	92ff50ef          	jal	80000ade <goto_priv>
    CSRC(medeleg, 1 << CAUSE_LPF);         
    8000b1b4:	6789                	lui	a5,0x2
    8000b1b6:	3027b073          	csrc	medeleg,a5
    goto_priv(PRIV_VS);     
    8000b1ba:	4509                	li	a0,2
    8000b1bc:	923f50ef          	jal	80000ade <goto_priv>

    vaddr_f = vs_page_base(VSI_GI);      
    value = 0xdeadbeef;
    
    TEST_SETUP_EXCEPT();        
    8000b1c0:	0ff0000f          	fence
    8000b1c4:	4785                	li	a5,1
    8000b1c6:	00032417          	auipc	s0,0x32
    8000b1ca:	e4a40413          	add	s0,s0,-438 # 8003d010 <excpt>
    8000b1ce:	00f41023          	sh	a5,0(s0)
    8000b1d2:	00032797          	auipc	a5,0x32
    8000b1d6:	e607bb23          	sd	zero,-394(a5) # 8003d048 <excpt+0x38>
    8000b1da:	0ff0000f          	fence
    8000b1de:	400197b7          	lui	a5,0x40019
    8000b1e2:	078a                	sll	a5,a5,0x2
    8000b1e4:	00078783          	lb	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lb(vaddr_f);
    TEST_ASSERT("vs trigger except that priv change to m mode when medeleg==0",         
    8000b1e8:	08200593          	li	a1,130
    8000b1ec:	00014617          	auipc	a2,0x14
    8000b1f0:	eec60613          	add	a2,a2,-276 # 8001f0d8 <__func__.1+0x2448>
    8000b1f4:	00012517          	auipc	a0,0x12
    8000b1f8:	d9c50513          	add	a0,a0,-612 # 8001cf90 <__func__.1+0x300>
    8000b1fc:	1ce100ef          	jal	8001b3ca <printf>
    8000b200:	00144783          	lbu	a5,1(s0)
    8000b204:	00012597          	auipc	a1,0x12
    8000b208:	d6458593          	add	a1,a1,-668 # 8001cf68 <__func__.1+0x2d8>
    8000b20c:	c789                	beqz	a5,8000b216 <priv_change_2+0xa2>
    8000b20e:	6418                	ld	a4,8(s0)
    8000b210:	47b5                	li	a5,13
    8000b212:	0af70563          	beq	a4,a5,8000b2bc <priv_change_2+0x148>
    8000b216:	00012517          	auipc	a0,0x12
    8000b21a:	d9250513          	add	a0,a0,-622 # 8001cfa8 <__func__.1+0x318>
    8000b21e:	1ac100ef          	jal	8001b3ca <printf>
    8000b222:	00144783          	lbu	a5,1(s0)
    8000b226:	c789                	beqz	a5,8000b230 <priv_change_2+0xbc>
    8000b228:	6418                	ld	a4,8(s0)
    8000b22a:	47b5                	li	a5,13
    8000b22c:	04f70c63          	beq	a4,a5,8000b284 <priv_change_2+0x110>
    8000b230:	00012517          	auipc	a0,0x12
    8000b234:	d8050513          	add	a0,a0,-640 # 8001cfb0 <__func__.1+0x320>
    8000b238:	192100ef          	jal	8001b3ca <printf>
    8000b23c:	02900513          	li	a0,41
    8000b240:	05c0f0ef          	jal	8001a29c <putchar>
    8000b244:	4529                	li	a0,10
    8000b246:	0560f0ef          	jal	8001a29c <putchar>
    8000b24a:	00144483          	lbu	s1,1(s0)
        excpt.cause == CAUSE_LPF &&
        excpt.priv == PRIV_M &&
        curr_priv == PRIV_VS
    );    

    TEST_END();
    8000b24e:	00012597          	auipc	a1,0x12
    8000b252:	d1a58593          	add	a1,a1,-742 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs trigger except that priv change to m mode when medeleg==0",         
    8000b256:	c491                	beqz	s1,8000b262 <priv_change_2+0xee>
    8000b258:	6418                	ld	a4,8(s0)
    8000b25a:	47b5                	li	a5,13
    8000b25c:	04f70063          	beq	a4,a5,8000b29c <priv_change_2+0x128>
    8000b260:	4481                	li	s1,0
    TEST_END();
    8000b262:	00012517          	auipc	a0,0x12
    8000b266:	dae50513          	add	a0,a0,-594 # 8001d010 <__func__.1+0x380>
    8000b26a:	160100ef          	jal	8001b3ca <printf>
    8000b26e:	4511                	li	a0,4
    8000b270:	86ff50ef          	jal	80000ade <goto_priv>
    8000b274:	8b2f60ef          	jal	80001326 <reset_state>
}
    8000b278:	60e2                	ld	ra,24(sp)
    8000b27a:	6442                	ld	s0,16(sp)
    8000b27c:	8526                	mv	a0,s1
    8000b27e:	64a2                	ld	s1,8(sp)
    8000b280:	6105                	add	sp,sp,32
    8000b282:	8082                	ret
    TEST_ASSERT("vs trigger except that priv change to m mode when medeleg==0",         
    8000b284:	4058                	lw	a4,4(s0)
    8000b286:	4791                	li	a5,4
    8000b288:	faf714e3          	bne	a4,a5,8000b230 <priv_change_2+0xbc>
    8000b28c:	0001a717          	auipc	a4,0x1a
    8000b290:	35872703          	lw	a4,856(a4) # 800255e4 <curr_priv>
    8000b294:	4789                	li	a5,2
    8000b296:	f8f71de3          	bne	a4,a5,8000b230 <priv_change_2+0xbc>
    8000b29a:	b76d                	j	8000b244 <priv_change_2+0xd0>
    8000b29c:	4058                	lw	a4,4(s0)
    8000b29e:	4791                	li	a5,4
    8000b2a0:	fcf710e3          	bne	a4,a5,8000b260 <priv_change_2+0xec>
    8000b2a4:	0001a717          	auipc	a4,0x1a
    8000b2a8:	34072703          	lw	a4,832(a4) # 800255e4 <curr_priv>
    8000b2ac:	4789                	li	a5,2
    8000b2ae:	faf719e3          	bne	a4,a5,8000b260 <priv_change_2+0xec>
    TEST_END();
    8000b2b2:	00012597          	auipc	a1,0x12
    8000b2b6:	ca658593          	add	a1,a1,-858 # 8001cf58 <__func__.1+0x2c8>
    8000b2ba:	b765                	j	8000b262 <priv_change_2+0xee>
    TEST_ASSERT("vs trigger except that priv change to m mode when medeleg==0",         
    8000b2bc:	4058                	lw	a4,4(s0)
    8000b2be:	4791                	li	a5,4
    8000b2c0:	f4f71be3          	bne	a4,a5,8000b216 <priv_change_2+0xa2>
    8000b2c4:	0001a717          	auipc	a4,0x1a
    8000b2c8:	32072703          	lw	a4,800(a4) # 800255e4 <curr_priv>
    8000b2cc:	4789                	li	a5,2
    8000b2ce:	f4f714e3          	bne	a4,a5,8000b216 <priv_change_2+0xa2>
    8000b2d2:	00012597          	auipc	a1,0x12
    8000b2d6:	c8658593          	add	a1,a1,-890 # 8001cf58 <__func__.1+0x2c8>
    8000b2da:	bf35                	j	8000b216 <priv_change_2+0xa2>

000000008000b2dc <priv_change_3>:


bool priv_change_3(){
    8000b2dc:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b2de:	00011597          	auipc	a1,0x11
    8000b2e2:	bca58593          	add	a1,a1,-1078 # 8001bea8 <__func__.12>
    8000b2e6:	00012517          	auipc	a0,0x12
    8000b2ea:	c9250513          	add	a0,a0,-878 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_3(){
    8000b2ee:	ec06                	sd	ra,24(sp)
    8000b2f0:	e822                	sd	s0,16(sp)
    8000b2f2:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b2f4:	0d6100ef          	jal	8001b3ca <printf>
    8000b2f8:	4529                	li	a0,10
    8000b2fa:	7a30e0ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    8000b2fe:	450d                	li	a0,3
    8000b300:	fdef50ef          	jal	80000ade <goto_priv>
    hspt_init();
    8000b304:	adcf50ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8000b308:	d1ef50ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8000b30c:	4509                	li	a0,2
    8000b30e:	fd0f50ef          	jal	80000ade <goto_priv>
    vspt_init(); 
    8000b312:	ba2f50ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr_f = vs_page_base(VSI_GI);      
    uint64_t value = 0xdeadbeef;

    //V=0HSMmretHS
    TEST_SETUP_EXCEPT();  
    8000b316:	0ff0000f          	fence
    8000b31a:	00032417          	auipc	s0,0x32
    8000b31e:	cf640413          	add	s0,s0,-778 # 8003d010 <excpt>
    8000b322:	4485                	li	s1,1
    8000b324:	00941023          	sh	s1,0(s0)
    8000b328:	00032797          	auipc	a5,0x32
    8000b32c:	d207b023          	sd	zero,-736(a5) # 8003d048 <excpt+0x38>
    8000b330:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000b334:	4511                	li	a0,4
    8000b336:	fa8f50ef          	jal	80000ade <goto_priv>
    CSRW(medeleg,0);
    8000b33a:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);
    8000b33e:	30305073          	csrw	mideleg,0
    goto_priv(PRIV_HS);     
    8000b342:	450d                	li	a0,3
    8000b344:	f9af50ef          	jal	80000ade <goto_priv>
    vaddr_f = hs_page_base(VSI_GI);      
    value = 0xdeadbeef;

    TEST_SETUP_EXCEPT();        
    8000b348:	0ff0000f          	fence
    8000b34c:	00032797          	auipc	a5,0x32
    8000b350:	ce07be23          	sd	zero,-772(a5) # 8003d048 <excpt+0x38>
    8000b354:	00941023          	sh	s1,0(s0)
    8000b358:	0ff0000f          	fence
    8000b35c:	400197b7          	lui	a5,0x40019
    8000b360:	078a                	sll	a5,a5,0x2
    8000b362:	00078783          	lb	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lb(vaddr_f);
    //mret();
    TEST_ASSERT("hs trigger except that priv change to m mod and mret to hs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b366:	08200593          	li	a1,130
    8000b36a:	00014617          	auipc	a2,0x14
    8000b36e:	dae60613          	add	a2,a2,-594 # 8001f118 <__func__.1+0x2488>
    8000b372:	00012517          	auipc	a0,0x12
    8000b376:	c1e50513          	add	a0,a0,-994 # 8001cf90 <__func__.1+0x300>
    8000b37a:	050100ef          	jal	8001b3ca <printf>
    8000b37e:	00144783          	lbu	a5,1(s0)
    8000b382:	00012597          	auipc	a1,0x12
    8000b386:	be658593          	add	a1,a1,-1050 # 8001cf68 <__func__.1+0x2d8>
    8000b38a:	cb81                	beqz	a5,8000b39a <priv_change_3+0xbe>
    8000b38c:	0001a717          	auipc	a4,0x1a
    8000b390:	25872703          	lw	a4,600(a4) # 800255e4 <curr_priv>
    8000b394:	478d                	li	a5,3
    8000b396:	08f70d63          	beq	a4,a5,8000b430 <priv_change_3+0x154>
    8000b39a:	00012517          	auipc	a0,0x12
    8000b39e:	c0e50513          	add	a0,a0,-1010 # 8001cfa8 <__func__.1+0x318>
    8000b3a2:	028100ef          	jal	8001b3ca <printf>
    8000b3a6:	00144783          	lbu	a5,1(s0)
    8000b3aa:	cb81                	beqz	a5,8000b3ba <priv_change_3+0xde>
    8000b3ac:	0001a717          	auipc	a4,0x1a
    8000b3b0:	23872703          	lw	a4,568(a4) # 800255e4 <curr_priv>
    8000b3b4:	478d                	li	a5,3
    8000b3b6:	04f70f63          	beq	a4,a5,8000b414 <priv_change_3+0x138>
    8000b3ba:	00012517          	auipc	a0,0x12
    8000b3be:	bf650513          	add	a0,a0,-1034 # 8001cfb0 <__func__.1+0x320>
    8000b3c2:	008100ef          	jal	8001b3ca <printf>
    8000b3c6:	02900513          	li	a0,41
    8000b3ca:	6d30e0ef          	jal	8001a29c <putchar>
    8000b3ce:	4529                	li	a0,10
    8000b3d0:	6cd0e0ef          	jal	8001a29c <putchar>
    8000b3d4:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        curr_priv == PRIV_HS &&
        excpt.priv == PRIV_M
    ); 

    TEST_END();
    8000b3d8:	00012597          	auipc	a1,0x12
    8000b3dc:	b9058593          	add	a1,a1,-1136 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs trigger except that priv change to m mod and mret to hs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b3e0:	c889                	beqz	s1,8000b3f2 <priv_change_3+0x116>
    8000b3e2:	0001a717          	auipc	a4,0x1a
    8000b3e6:	20272703          	lw	a4,514(a4) # 800255e4 <curr_priv>
    8000b3ea:	478d                	li	a5,3
    8000b3ec:	02f70963          	beq	a4,a5,8000b41e <priv_change_3+0x142>
    8000b3f0:	4481                	li	s1,0
    TEST_END();
    8000b3f2:	00012517          	auipc	a0,0x12
    8000b3f6:	c1e50513          	add	a0,a0,-994 # 8001d010 <__func__.1+0x380>
    8000b3fa:	7d10f0ef          	jal	8001b3ca <printf>
    8000b3fe:	4511                	li	a0,4
    8000b400:	edef50ef          	jal	80000ade <goto_priv>
    8000b404:	f23f50ef          	jal	80001326 <reset_state>
}
    8000b408:	60e2                	ld	ra,24(sp)
    8000b40a:	6442                	ld	s0,16(sp)
    8000b40c:	8526                	mv	a0,s1
    8000b40e:	64a2                	ld	s1,8(sp)
    8000b410:	6105                	add	sp,sp,32
    8000b412:	8082                	ret
    TEST_ASSERT("hs trigger except that priv change to m mod and mret to hs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b414:	4058                	lw	a4,4(s0)
    8000b416:	4791                	li	a5,4
    8000b418:	faf711e3          	bne	a4,a5,8000b3ba <priv_change_3+0xde>
    8000b41c:	bf4d                	j	8000b3ce <priv_change_3+0xf2>
    8000b41e:	4058                	lw	a4,4(s0)
    8000b420:	4791                	li	a5,4
    8000b422:	fcf717e3          	bne	a4,a5,8000b3f0 <priv_change_3+0x114>
    TEST_END();
    8000b426:	00012597          	auipc	a1,0x12
    8000b42a:	b3258593          	add	a1,a1,-1230 # 8001cf58 <__func__.1+0x2c8>
    8000b42e:	b7d1                	j	8000b3f2 <priv_change_3+0x116>
    TEST_ASSERT("hs trigger except that priv change to m mod and mret to hs mode when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b430:	4058                	lw	a4,4(s0)
    8000b432:	4791                	li	a5,4
    8000b434:	f6f713e3          	bne	a4,a5,8000b39a <priv_change_3+0xbe>
    8000b438:	00012597          	auipc	a1,0x12
    8000b43c:	b2058593          	add	a1,a1,-1248 # 8001cf58 <__func__.1+0x2c8>
    8000b440:	bfa9                	j	8000b39a <priv_change_3+0xbe>

000000008000b442 <priv_change_4>:

bool priv_change_4(){
    8000b442:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b444:	00011597          	auipc	a1,0x11
    8000b448:	a7458593          	add	a1,a1,-1420 # 8001beb8 <__func__.11>
    8000b44c:	00012517          	auipc	a0,0x12
    8000b450:	b2c50513          	add	a0,a0,-1236 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_4(){
    8000b454:	ec06                	sd	ra,24(sp)
    8000b456:	e822                	sd	s0,16(sp)
    8000b458:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b45a:	7710f0ef          	jal	8001b3ca <printf>
    8000b45e:	4529                	li	a0,10
    8000b460:	63d0e0ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    8000b464:	450d                	li	a0,3
    8000b466:	e78f50ef          	jal	80000ade <goto_priv>
    hspt_init();
    8000b46a:	976f50ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8000b46e:	bb8f50ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8000b472:	4509                	li	a0,2
    8000b474:	e6af50ef          	jal	80000ade <goto_priv>
    vspt_init(); 
    8000b478:	a3cf50ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr_f = vs_page_base(VSI_GI);      
    uint64_t value = 0xdeadbeef;

    //V=0HSM
    goto_priv(PRIV_M);
    8000b47c:	4511                	li	a0,4
    8000b47e:	e60f50ef          	jal	80000ade <goto_priv>
    CSRC(medeleg, 1 << CAUSE_LPF);         
    8000b482:	6789                	lui	a5,0x2
    8000b484:	3027b073          	csrc	medeleg,a5
    goto_priv(PRIV_HS);     
    8000b488:	450d                	li	a0,3
    8000b48a:	e54f50ef          	jal	80000ade <goto_priv>
    vaddr_f = hs_page_base(VSI_GI);      
    value = 0xdeadbeef;

    TEST_SETUP_EXCEPT();        
    8000b48e:	0ff0000f          	fence
    8000b492:	4785                	li	a5,1
    8000b494:	00032417          	auipc	s0,0x32
    8000b498:	b7c40413          	add	s0,s0,-1156 # 8003d010 <excpt>
    8000b49c:	00f41023          	sh	a5,0(s0)
    8000b4a0:	00032797          	auipc	a5,0x32
    8000b4a4:	ba07b423          	sd	zero,-1112(a5) # 8003d048 <excpt+0x38>
    8000b4a8:	0ff0000f          	fence
    8000b4ac:	400197b7          	lui	a5,0x40019
    8000b4b0:	078a                	sll	a5,a5,0x2
    8000b4b2:	00078783          	lb	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>
    value = lb(vaddr_f);
    TEST_ASSERT("hs trigger except that priv change to m mode when medeleg==0",         
    8000b4b6:	08200593          	li	a1,130
    8000b4ba:	00014617          	auipc	a2,0x14
    8000b4be:	cce60613          	add	a2,a2,-818 # 8001f188 <__func__.1+0x24f8>
    8000b4c2:	00012517          	auipc	a0,0x12
    8000b4c6:	ace50513          	add	a0,a0,-1330 # 8001cf90 <__func__.1+0x300>
    8000b4ca:	7010f0ef          	jal	8001b3ca <printf>
    8000b4ce:	00144783          	lbu	a5,1(s0)
    8000b4d2:	00012597          	auipc	a1,0x12
    8000b4d6:	a9658593          	add	a1,a1,-1386 # 8001cf68 <__func__.1+0x2d8>
    8000b4da:	c789                	beqz	a5,8000b4e4 <priv_change_4+0xa2>
    8000b4dc:	6418                	ld	a4,8(s0)
    8000b4de:	47b5                	li	a5,13
    8000b4e0:	08f70763          	beq	a4,a5,8000b56e <priv_change_4+0x12c>
    8000b4e4:	00012517          	auipc	a0,0x12
    8000b4e8:	ac450513          	add	a0,a0,-1340 # 8001cfa8 <__func__.1+0x318>
    8000b4ec:	6df0f0ef          	jal	8001b3ca <printf>
    8000b4f0:	00144783          	lbu	a5,1(s0)
    8000b4f4:	c789                	beqz	a5,8000b4fe <priv_change_4+0xbc>
    8000b4f6:	6418                	ld	a4,8(s0)
    8000b4f8:	47b5                	li	a5,13
    8000b4fa:	04f70c63          	beq	a4,a5,8000b552 <priv_change_4+0x110>
    8000b4fe:	00012517          	auipc	a0,0x12
    8000b502:	ab250513          	add	a0,a0,-1358 # 8001cfb0 <__func__.1+0x320>
    8000b506:	6c50f0ef          	jal	8001b3ca <printf>
    8000b50a:	02900513          	li	a0,41
    8000b50e:	58f0e0ef          	jal	8001a29c <putchar>
    8000b512:	4529                	li	a0,10
    8000b514:	5890e0ef          	jal	8001a29c <putchar>
    8000b518:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true && 
        excpt.cause == CAUSE_LPF &&
        excpt.priv==PRIV_M
    );  
    
    TEST_END();
    8000b51c:	00012597          	auipc	a1,0x12
    8000b520:	a4c58593          	add	a1,a1,-1460 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs trigger except that priv change to m mode when medeleg==0",         
    8000b524:	c491                	beqz	s1,8000b530 <priv_change_4+0xee>
    8000b526:	6418                	ld	a4,8(s0)
    8000b528:	47b5                	li	a5,13
    8000b52a:	02f70963          	beq	a4,a5,8000b55c <priv_change_4+0x11a>
    8000b52e:	4481                	li	s1,0
    TEST_END();
    8000b530:	00012517          	auipc	a0,0x12
    8000b534:	ae050513          	add	a0,a0,-1312 # 8001d010 <__func__.1+0x380>
    8000b538:	6930f0ef          	jal	8001b3ca <printf>
    8000b53c:	4511                	li	a0,4
    8000b53e:	da0f50ef          	jal	80000ade <goto_priv>
    8000b542:	de5f50ef          	jal	80001326 <reset_state>
}
    8000b546:	60e2                	ld	ra,24(sp)
    8000b548:	6442                	ld	s0,16(sp)
    8000b54a:	8526                	mv	a0,s1
    8000b54c:	64a2                	ld	s1,8(sp)
    8000b54e:	6105                	add	sp,sp,32
    8000b550:	8082                	ret
    TEST_ASSERT("hs trigger except that priv change to m mode when medeleg==0",         
    8000b552:	4058                	lw	a4,4(s0)
    8000b554:	4791                	li	a5,4
    8000b556:	faf714e3          	bne	a4,a5,8000b4fe <priv_change_4+0xbc>
    8000b55a:	bf65                	j	8000b512 <priv_change_4+0xd0>
    8000b55c:	4058                	lw	a4,4(s0)
    8000b55e:	4791                	li	a5,4
    8000b560:	fcf717e3          	bne	a4,a5,8000b52e <priv_change_4+0xec>
    TEST_END();
    8000b564:	00012597          	auipc	a1,0x12
    8000b568:	9f458593          	add	a1,a1,-1548 # 8001cf58 <__func__.1+0x2c8>
    8000b56c:	b7d1                	j	8000b530 <priv_change_4+0xee>
    TEST_ASSERT("hs trigger except that priv change to m mode when medeleg==0",         
    8000b56e:	4058                	lw	a4,4(s0)
    8000b570:	4791                	li	a5,4
    8000b572:	f6f719e3          	bne	a4,a5,8000b4e4 <priv_change_4+0xa2>
    8000b576:	00012597          	auipc	a1,0x12
    8000b57a:	9e258593          	add	a1,a1,-1566 # 8001cf58 <__func__.1+0x2c8>
    8000b57e:	b79d                	j	8000b4e4 <priv_change_4+0xa2>

000000008000b580 <priv_change_5>:

bool priv_change_5(){
    8000b580:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b582:	00011597          	auipc	a1,0x11
    8000b586:	94658593          	add	a1,a1,-1722 # 8001bec8 <__func__.10>
    8000b58a:	00012517          	auipc	a0,0x12
    8000b58e:	9ee50513          	add	a0,a0,-1554 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_5(){
    8000b592:	ec06                	sd	ra,24(sp)
    8000b594:	e822                	sd	s0,16(sp)
    8000b596:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b598:	6330f0ef          	jal	8001b3ca <printf>
    8000b59c:	4529                	li	a0,10
    8000b59e:	4ff0e0ef          	jal	8001a29c <putchar>


    //V=0MM
    goto_priv(PRIV_M);
    8000b5a2:	4511                	li	a0,4
    8000b5a4:	d3af50ef          	jal	80000ade <goto_priv>
    reset_state();
    8000b5a8:	d7ff50ef          	jal	80001326 <reset_state>
    CSRW(medeleg, 0); 
    8000b5ac:	30205073          	csrw	medeleg,0

    TEST_SETUP_EXCEPT();       
    8000b5b0:	0ff0000f          	fence
    8000b5b4:	00032497          	auipc	s1,0x32
    8000b5b8:	a5c48493          	add	s1,s1,-1444 # 8003d010 <excpt>
    8000b5bc:	4405                	li	s0,1
    8000b5be:	00849023          	sh	s0,0(s1)
    8000b5c2:	00032797          	auipc	a5,0x32
    8000b5c6:	a807b323          	sd	zero,-1402(a5) # 8003d048 <excpt+0x38>
    8000b5ca:	0ff0000f          	fence
    ecall(); 
    8000b5ce:	c20f50ef          	jal	800009ee <ecall>
    TEST_ASSERT("m trigger except that priv no change when medeleg==0",         
    8000b5d2:	08200593          	li	a1,130
    8000b5d6:	00014617          	auipc	a2,0x14
    8000b5da:	bf260613          	add	a2,a2,-1038 # 8001f1c8 <__func__.1+0x2538>
    8000b5de:	00012517          	auipc	a0,0x12
    8000b5e2:	9b250513          	add	a0,a0,-1614 # 8001cf90 <__func__.1+0x300>
    8000b5e6:	5e50f0ef          	jal	8001b3ca <printf>
    8000b5ea:	6098                	ld	a4,0(s1)
    8000b5ec:	f00017b7          	lui	a5,0xf0001
    8000b5f0:	0792                	sll	a5,a5,0x4
    8000b5f2:	140a                	sll	s0,s0,0x22
    8000b5f4:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b5f8:	8ff9                	and	a5,a5,a4
    8000b5fa:	10040413          	add	s0,s0,256
    8000b5fe:	00012597          	auipc	a1,0x12
    8000b602:	95a58593          	add	a1,a1,-1702 # 8001cf58 <__func__.1+0x2c8>
    8000b606:	00878663          	beq	a5,s0,8000b612 <priv_change_5+0x92>
    8000b60a:	00012597          	auipc	a1,0x12
    8000b60e:	95e58593          	add	a1,a1,-1698 # 8001cf68 <__func__.1+0x2d8>
    8000b612:	00012517          	auipc	a0,0x12
    8000b616:	99650513          	add	a0,a0,-1642 # 8001cfa8 <__func__.1+0x318>
    8000b61a:	5b10f0ef          	jal	8001b3ca <printf>
    8000b61e:	0014c783          	lbu	a5,1(s1)
    8000b622:	c789                	beqz	a5,8000b62c <priv_change_5+0xac>
    8000b624:	40d8                	lw	a4,4(s1)
    8000b626:	4791                	li	a5,4
    8000b628:	00f70c63          	beq	a4,a5,8000b640 <priv_change_5+0xc0>
    8000b62c:	00012517          	auipc	a0,0x12
    8000b630:	98450513          	add	a0,a0,-1660 # 8001cfb0 <__func__.1+0x320>
    8000b634:	5970f0ef          	jal	8001b3ca <printf>
    8000b638:	02900513          	li	a0,41
    8000b63c:	4610e0ef          	jal	8001a29c <putchar>
    8000b640:	4529                	li	a0,10
    8000b642:	45b0e0ef          	jal	8001a29c <putchar>
    8000b646:	6094                	ld	a3,0(s1)
    8000b648:	f0001737          	lui	a4,0xf0001
    8000b64c:	4785                	li	a5,1
    8000b64e:	0712                	sll	a4,a4,0x4
    8000b650:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b654:	178a                	sll	a5,a5,0x22
    8000b656:	8f75                	and	a4,a4,a3
    8000b658:	10078793          	add	a5,a5,256
    8000b65c:	4401                	li	s0,0
        excpt.triggered == true && 
        excpt.priv==PRIV_M
    ); 

    TEST_END();
    8000b65e:	00012597          	auipc	a1,0x12
    8000b662:	90a58593          	add	a1,a1,-1782 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("m trigger except that priv no change when medeleg==0",         
    8000b666:	00f71763          	bne	a4,a5,8000b674 <priv_change_5+0xf4>
    8000b66a:	4405                	li	s0,1
    TEST_END();
    8000b66c:	00012597          	auipc	a1,0x12
    8000b670:	8ec58593          	add	a1,a1,-1812 # 8001cf58 <__func__.1+0x2c8>
    8000b674:	00012517          	auipc	a0,0x12
    8000b678:	99c50513          	add	a0,a0,-1636 # 8001d010 <__func__.1+0x380>
    8000b67c:	54f0f0ef          	jal	8001b3ca <printf>
    8000b680:	4511                	li	a0,4
    8000b682:	c5cf50ef          	jal	80000ade <goto_priv>
    8000b686:	ca1f50ef          	jal	80001326 <reset_state>
}
    8000b68a:	60e2                	ld	ra,24(sp)
    8000b68c:	8522                	mv	a0,s0
    8000b68e:	6442                	ld	s0,16(sp)
    8000b690:	64a2                	ld	s1,8(sp)
    8000b692:	6105                	add	sp,sp,32
    8000b694:	8082                	ret

000000008000b696 <priv_change_6>:

bool priv_change_6(){
    8000b696:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b698:	00011597          	auipc	a1,0x11
    8000b69c:	84058593          	add	a1,a1,-1984 # 8001bed8 <__func__.9>
    8000b6a0:	00012517          	auipc	a0,0x12
    8000b6a4:	8d850513          	add	a0,a0,-1832 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_6(){
    8000b6a8:	ec06                	sd	ra,24(sp)
    8000b6aa:	e822                	sd	s0,16(sp)
    8000b6ac:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b6ae:	51d0f0ef          	jal	8001b3ca <printf>
    8000b6b2:	4529                	li	a0,10
    8000b6b4:	3e90e0ef          	jal	8001a29c <putchar>


    //V=0UM
    goto_priv(PRIV_M);
    8000b6b8:	4511                	li	a0,4
    8000b6ba:	c24f50ef          	jal	80000ade <goto_priv>
    CSRW(medeleg,0);         
    8000b6be:	30205073          	csrw	medeleg,0

    goto_priv(PRIV_HU); 
    8000b6c2:	4505                	li	a0,1
    8000b6c4:	c1af50ef          	jal	80000ade <goto_priv>
    
    TEST_SETUP_EXCEPT();      
    8000b6c8:	0ff0000f          	fence
    8000b6cc:	00032497          	auipc	s1,0x32
    8000b6d0:	94448493          	add	s1,s1,-1724 # 8003d010 <excpt>
    8000b6d4:	4405                	li	s0,1
    8000b6d6:	00849023          	sh	s0,0(s1)
    8000b6da:	00032797          	auipc	a5,0x32
    8000b6de:	9607b723          	sd	zero,-1682(a5) # 8003d048 <excpt+0x38>
    8000b6e2:	0ff0000f          	fence
    CSRR(CSR_MSTATUS);
    8000b6e6:	300027f3          	csrr	a5,mstatus
    TEST_ASSERT("hu trigger except that priv change to m mode when medeleg=0",         
    8000b6ea:	08200593          	li	a1,130
    8000b6ee:	00014617          	auipc	a2,0x14
    8000b6f2:	b1260613          	add	a2,a2,-1262 # 8001f200 <__func__.1+0x2570>
    8000b6f6:	00012517          	auipc	a0,0x12
    8000b6fa:	89a50513          	add	a0,a0,-1894 # 8001cf90 <__func__.1+0x300>
    8000b6fe:	4cd0f0ef          	jal	8001b3ca <printf>
    8000b702:	6098                	ld	a4,0(s1)
    8000b704:	f00017b7          	lui	a5,0xf0001
    8000b708:	0792                	sll	a5,a5,0x4
    8000b70a:	140a                	sll	s0,s0,0x22
    8000b70c:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b710:	8ff9                	and	a5,a5,a4
    8000b712:	10040413          	add	s0,s0,256
    8000b716:	00012597          	auipc	a1,0x12
    8000b71a:	84258593          	add	a1,a1,-1982 # 8001cf58 <__func__.1+0x2c8>
    8000b71e:	00878663          	beq	a5,s0,8000b72a <priv_change_6+0x94>
    8000b722:	00012597          	auipc	a1,0x12
    8000b726:	84658593          	add	a1,a1,-1978 # 8001cf68 <__func__.1+0x2d8>
    8000b72a:	00012517          	auipc	a0,0x12
    8000b72e:	87e50513          	add	a0,a0,-1922 # 8001cfa8 <__func__.1+0x318>
    8000b732:	4990f0ef          	jal	8001b3ca <printf>
    8000b736:	0014c783          	lbu	a5,1(s1)
    8000b73a:	c789                	beqz	a5,8000b744 <priv_change_6+0xae>
    8000b73c:	40d8                	lw	a4,4(s1)
    8000b73e:	4791                	li	a5,4
    8000b740:	00f70c63          	beq	a4,a5,8000b758 <priv_change_6+0xc2>
    8000b744:	00012517          	auipc	a0,0x12
    8000b748:	86c50513          	add	a0,a0,-1940 # 8001cfb0 <__func__.1+0x320>
    8000b74c:	47f0f0ef          	jal	8001b3ca <printf>
    8000b750:	02900513          	li	a0,41
    8000b754:	3490e0ef          	jal	8001a29c <putchar>
    8000b758:	4529                	li	a0,10
    8000b75a:	3430e0ef          	jal	8001a29c <putchar>
    8000b75e:	6094                	ld	a3,0(s1)
    8000b760:	f0001737          	lui	a4,0xf0001
    8000b764:	4785                	li	a5,1
    8000b766:	0712                	sll	a4,a4,0x4
    8000b768:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b76c:	178a                	sll	a5,a5,0x22
    8000b76e:	8f75                	and	a4,a4,a3
    8000b770:	10078793          	add	a5,a5,256
    8000b774:	4401                	li	s0,0
        excpt.triggered == true && 
        excpt.priv==PRIV_M
    );

    TEST_END();
    8000b776:	00011597          	auipc	a1,0x11
    8000b77a:	7f258593          	add	a1,a1,2034 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hu trigger except that priv change to m mode when medeleg=0",         
    8000b77e:	00f71763          	bne	a4,a5,8000b78c <priv_change_6+0xf6>
    8000b782:	4405                	li	s0,1
    TEST_END();
    8000b784:	00011597          	auipc	a1,0x11
    8000b788:	7d458593          	add	a1,a1,2004 # 8001cf58 <__func__.1+0x2c8>
    8000b78c:	00012517          	auipc	a0,0x12
    8000b790:	88450513          	add	a0,a0,-1916 # 8001d010 <__func__.1+0x380>
    8000b794:	4370f0ef          	jal	8001b3ca <printf>
    8000b798:	4511                	li	a0,4
    8000b79a:	b44f50ef          	jal	80000ade <goto_priv>
    8000b79e:	b89f50ef          	jal	80001326 <reset_state>
}
    8000b7a2:	60e2                	ld	ra,24(sp)
    8000b7a4:	8522                	mv	a0,s0
    8000b7a6:	6442                	ld	s0,16(sp)
    8000b7a8:	64a2                	ld	s1,8(sp)
    8000b7aa:	6105                	add	sp,sp,32
    8000b7ac:	8082                	ret

000000008000b7ae <priv_change_7>:

bool priv_change_7(){
    8000b7ae:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b7b0:	00010597          	auipc	a1,0x10
    8000b7b4:	73858593          	add	a1,a1,1848 # 8001bee8 <__func__.8>
    8000b7b8:	00011517          	auipc	a0,0x11
    8000b7bc:	7c050513          	add	a0,a0,1984 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_7(){
    8000b7c0:	ec06                	sd	ra,24(sp)
    8000b7c2:	e822                	sd	s0,16(sp)
    8000b7c4:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b7c6:	4050f0ef          	jal	8001b3ca <printf>
    8000b7ca:	4529                	li	a0,10
    8000b7cc:	2d10e0ef          	jal	8001a29c <putchar>


    //V=1VUM
    goto_priv(PRIV_M);
    8000b7d0:	4511                	li	a0,4
    8000b7d2:	b0cf50ef          	jal	80000ade <goto_priv>
    CSRW(medeleg,0);      
    8000b7d6:	30205073          	csrw	medeleg,0

    goto_priv(PRIV_VU);     
    8000b7da:	4501                	li	a0,0
    8000b7dc:	b02f50ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();        
    8000b7e0:	0ff0000f          	fence
    8000b7e4:	00032497          	auipc	s1,0x32
    8000b7e8:	82c48493          	add	s1,s1,-2004 # 8003d010 <excpt>
    8000b7ec:	4405                	li	s0,1
    8000b7ee:	00849023          	sh	s0,0(s1)
    8000b7f2:	00032797          	auipc	a5,0x32
    8000b7f6:	8407bb23          	sd	zero,-1962(a5) # 8003d048 <excpt+0x38>
    8000b7fa:	0ff0000f          	fence
    CSRR(CSR_MSTATUS);
    8000b7fe:	300027f3          	csrr	a5,mstatus

    TEST_ASSERT("vu trigger except that priv change to m mode when medeleg=0",         
    8000b802:	08200593          	li	a1,130
    8000b806:	00014617          	auipc	a2,0x14
    8000b80a:	a3a60613          	add	a2,a2,-1478 # 8001f240 <__func__.1+0x25b0>
    8000b80e:	00011517          	auipc	a0,0x11
    8000b812:	78250513          	add	a0,a0,1922 # 8001cf90 <__func__.1+0x300>
    8000b816:	3b50f0ef          	jal	8001b3ca <printf>
    8000b81a:	6098                	ld	a4,0(s1)
    8000b81c:	f00017b7          	lui	a5,0xf0001
    8000b820:	0792                	sll	a5,a5,0x4
    8000b822:	140a                	sll	s0,s0,0x22
    8000b824:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b828:	8ff9                	and	a5,a5,a4
    8000b82a:	10040413          	add	s0,s0,256
    8000b82e:	00011597          	auipc	a1,0x11
    8000b832:	72a58593          	add	a1,a1,1834 # 8001cf58 <__func__.1+0x2c8>
    8000b836:	00878663          	beq	a5,s0,8000b842 <priv_change_7+0x94>
    8000b83a:	00011597          	auipc	a1,0x11
    8000b83e:	72e58593          	add	a1,a1,1838 # 8001cf68 <__func__.1+0x2d8>
    8000b842:	00011517          	auipc	a0,0x11
    8000b846:	76650513          	add	a0,a0,1894 # 8001cfa8 <__func__.1+0x318>
    8000b84a:	3810f0ef          	jal	8001b3ca <printf>
    8000b84e:	0014c783          	lbu	a5,1(s1)
    8000b852:	c789                	beqz	a5,8000b85c <priv_change_7+0xae>
    8000b854:	40d8                	lw	a4,4(s1)
    8000b856:	4791                	li	a5,4
    8000b858:	00f70c63          	beq	a4,a5,8000b870 <priv_change_7+0xc2>
    8000b85c:	00011517          	auipc	a0,0x11
    8000b860:	75450513          	add	a0,a0,1876 # 8001cfb0 <__func__.1+0x320>
    8000b864:	3670f0ef          	jal	8001b3ca <printf>
    8000b868:	02900513          	li	a0,41
    8000b86c:	2310e0ef          	jal	8001a29c <putchar>
    8000b870:	4529                	li	a0,10
    8000b872:	22b0e0ef          	jal	8001a29c <putchar>
    8000b876:	6094                	ld	a3,0(s1)
    8000b878:	f0001737          	lui	a4,0xf0001
    8000b87c:	4785                	li	a5,1
    8000b87e:	0712                	sll	a4,a4,0x4
    8000b880:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b884:	178a                	sll	a5,a5,0x22
    8000b886:	8f75                	and	a4,a4,a3
    8000b888:	10078793          	add	a5,a5,256
    8000b88c:	4401                	li	s0,0
        excpt.triggered == true && 
        excpt.priv==PRIV_M
    );   


    TEST_END();
    8000b88e:	00011597          	auipc	a1,0x11
    8000b892:	6da58593          	add	a1,a1,1754 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu trigger except that priv change to m mode when medeleg=0",         
    8000b896:	00f71763          	bne	a4,a5,8000b8a4 <priv_change_7+0xf6>
    8000b89a:	4405                	li	s0,1
    TEST_END();
    8000b89c:	00011597          	auipc	a1,0x11
    8000b8a0:	6bc58593          	add	a1,a1,1724 # 8001cf58 <__func__.1+0x2c8>
    8000b8a4:	00011517          	auipc	a0,0x11
    8000b8a8:	76c50513          	add	a0,a0,1900 # 8001d010 <__func__.1+0x380>
    8000b8ac:	31f0f0ef          	jal	8001b3ca <printf>
    8000b8b0:	4511                	li	a0,4
    8000b8b2:	a2cf50ef          	jal	80000ade <goto_priv>
    8000b8b6:	a71f50ef          	jal	80001326 <reset_state>
}
    8000b8ba:	60e2                	ld	ra,24(sp)
    8000b8bc:	8522                	mv	a0,s0
    8000b8be:	6442                	ld	s0,16(sp)
    8000b8c0:	64a2                	ld	s1,8(sp)
    8000b8c2:	6105                	add	sp,sp,32
    8000b8c4:	8082                	ret

000000008000b8c6 <priv_change_8>:

bool priv_change_8(){
    8000b8c6:	1101                	add	sp,sp,-32
    
    TEST_START();
    8000b8c8:	00010597          	auipc	a1,0x10
    8000b8cc:	63058593          	add	a1,a1,1584 # 8001bef8 <__func__.7>
    8000b8d0:	00011517          	auipc	a0,0x11
    8000b8d4:	6a850513          	add	a0,a0,1704 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_8(){
    8000b8d8:	ec06                	sd	ra,24(sp)
    8000b8da:	e822                	sd	s0,16(sp)
    8000b8dc:	e426                	sd	s1,8(sp)
    TEST_START();
    8000b8de:	2ed0f0ef          	jal	8001b3ca <printf>
    8000b8e2:	4529                	li	a0,10
    8000b8e4:	1b90e0ef          	jal	8001a29c <putchar>


    //V=1VUMmretVU
    goto_priv(PRIV_M);
    8000b8e8:	4511                	li	a0,4
    8000b8ea:	9f4f50ef          	jal	80000ade <goto_priv>
    reset_state();
    8000b8ee:	a39f50ef          	jal	80001326 <reset_state>
    CSRW(medeleg,0);
    8000b8f2:	30205073          	csrw	medeleg,0
    CSRW(mideleg,0);     
    8000b8f6:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000b8fa:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000b8fe:	60205073          	csrw	hedeleg,0

    goto_priv(PRIV_VU);     
    8000b902:	4501                	li	a0,0
    8000b904:	9daf50ef          	jal	80000ade <goto_priv>
    
    TEST_SETUP_EXCEPT();        
    8000b908:	0ff0000f          	fence
    8000b90c:	00031497          	auipc	s1,0x31
    8000b910:	70448493          	add	s1,s1,1796 # 8003d010 <excpt>
    8000b914:	4405                	li	s0,1
    8000b916:	00849023          	sh	s0,0(s1)
    8000b91a:	00031797          	auipc	a5,0x31
    8000b91e:	7207b723          	sd	zero,1838(a5) # 8003d048 <excpt+0x38>
    8000b922:	0ff0000f          	fence
    CSRW(medeleg, 0); 
    8000b926:	30205073          	csrw	medeleg,0
    TEST_ASSERT("vu trigger except that priv change to m mod and sret to vu mod when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b92a:	08200593          	li	a1,130
    8000b92e:	00014617          	auipc	a2,0x14
    8000b932:	95260613          	add	a2,a2,-1710 # 8001f280 <__func__.1+0x25f0>
    8000b936:	00011517          	auipc	a0,0x11
    8000b93a:	65a50513          	add	a0,a0,1626 # 8001cf90 <__func__.1+0x300>
    8000b93e:	28d0f0ef          	jal	8001b3ca <printf>
    8000b942:	6098                	ld	a4,0(s1)
    8000b944:	f00017b7          	lui	a5,0xf0001
    8000b948:	0792                	sll	a5,a5,0x4
    8000b94a:	140a                	sll	s0,s0,0x22
    8000b94c:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b950:	8ff9                	and	a5,a5,a4
    8000b952:	10040413          	add	s0,s0,256
    8000b956:	00011597          	auipc	a1,0x11
    8000b95a:	61258593          	add	a1,a1,1554 # 8001cf68 <__func__.1+0x2d8>
    8000b95e:	08878563          	beq	a5,s0,8000b9e8 <priv_change_8+0x122>
    8000b962:	00011517          	auipc	a0,0x11
    8000b966:	64650513          	add	a0,a0,1606 # 8001cfa8 <__func__.1+0x318>
    8000b96a:	2610f0ef          	jal	8001b3ca <printf>
    8000b96e:	0014c783          	lbu	a5,1(s1)
    8000b972:	c789                	beqz	a5,8000b97c <priv_change_8+0xb6>
    8000b974:	40d8                	lw	a4,4(s1)
    8000b976:	4791                	li	a5,4
    8000b978:	06f70263          	beq	a4,a5,8000b9dc <priv_change_8+0x116>
    8000b97c:	00011517          	auipc	a0,0x11
    8000b980:	63450513          	add	a0,a0,1588 # 8001cfb0 <__func__.1+0x320>
    8000b984:	2470f0ef          	jal	8001b3ca <printf>
    8000b988:	02900513          	li	a0,41
    8000b98c:	1110e0ef          	jal	8001a29c <putchar>
    8000b990:	4529                	li	a0,10
    8000b992:	10b0e0ef          	jal	8001a29c <putchar>
    8000b996:	6094                	ld	a3,0(s1)
    8000b998:	f0001737          	lui	a4,0xf0001
    8000b99c:	4785                	li	a5,1
    8000b99e:	0712                	sll	a4,a4,0x4
    8000b9a0:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000b9a4:	178a                	sll	a5,a5,0x22
    8000b9a6:	8f75                	and	a4,a4,a3
    8000b9a8:	10078793          	add	a5,a5,256
    8000b9ac:	4401                	li	s0,0
        curr_priv == PRIV_VU
    );



    TEST_END();
    8000b9ae:	00011597          	auipc	a1,0x11
    8000b9b2:	5ba58593          	add	a1,a1,1466 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu trigger except that priv change to m mod and sret to vu mod when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b9b6:	04f70363          	beq	a4,a5,8000b9fc <priv_change_8+0x136>
    TEST_END();
    8000b9ba:	00011517          	auipc	a0,0x11
    8000b9be:	65650513          	add	a0,a0,1622 # 8001d010 <__func__.1+0x380>
    8000b9c2:	2090f0ef          	jal	8001b3ca <printf>
    8000b9c6:	4511                	li	a0,4
    8000b9c8:	916f50ef          	jal	80000ade <goto_priv>
    8000b9cc:	95bf50ef          	jal	80001326 <reset_state>
}
    8000b9d0:	60e2                	ld	ra,24(sp)
    8000b9d2:	8522                	mv	a0,s0
    8000b9d4:	6442                	ld	s0,16(sp)
    8000b9d6:	64a2                	ld	s1,8(sp)
    8000b9d8:	6105                	add	sp,sp,32
    8000b9da:	8082                	ret
    TEST_ASSERT("vu trigger except that priv change to m mod and sret to vu mod when medeleg/mideleg==0 and hedeleg/hideleg==0",         
    8000b9dc:	0001a797          	auipc	a5,0x1a
    8000b9e0:	c087a783          	lw	a5,-1016(a5) # 800255e4 <curr_priv>
    8000b9e4:	d7d5                	beqz	a5,8000b990 <priv_change_8+0xca>
    8000b9e6:	bf59                	j	8000b97c <priv_change_8+0xb6>
    8000b9e8:	0001a797          	auipc	a5,0x1a
    8000b9ec:	bfc7a783          	lw	a5,-1028(a5) # 800255e4 <curr_priv>
    8000b9f0:	fbad                	bnez	a5,8000b962 <priv_change_8+0x9c>
    8000b9f2:	00011597          	auipc	a1,0x11
    8000b9f6:	56658593          	add	a1,a1,1382 # 8001cf58 <__func__.1+0x2c8>
    8000b9fa:	b7a5                	j	8000b962 <priv_change_8+0x9c>
    8000b9fc:	0001a797          	auipc	a5,0x1a
    8000ba00:	be87a783          	lw	a5,-1048(a5) # 800255e4 <curr_priv>
    8000ba04:	fbdd                	bnez	a5,8000b9ba <priv_change_8+0xf4>
    8000ba06:	4405                	li	s0,1
    TEST_END();
    8000ba08:	00011597          	auipc	a1,0x11
    8000ba0c:	55058593          	add	a1,a1,1360 # 8001cf58 <__func__.1+0x2c8>
    8000ba10:	b76d                	j	8000b9ba <priv_change_8+0xf4>

000000008000ba12 <priv_change_9>:



bool priv_change_9(){
    8000ba12:	1101                	add	sp,sp,-32
    TEST_START();
    8000ba14:	00010597          	auipc	a1,0x10
    8000ba18:	4f458593          	add	a1,a1,1268 # 8001bf08 <__func__.6>
    8000ba1c:	00011517          	auipc	a0,0x11
    8000ba20:	55c50513          	add	a0,a0,1372 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_9(){
    8000ba24:	ec06                	sd	ra,24(sp)
    8000ba26:	e822                	sd	s0,16(sp)
    8000ba28:	e426                	sd	s1,8(sp)
    TEST_START();
    8000ba2a:	1a10f0ef          	jal	8001b3ca <printf>
    8000ba2e:	4529                	li	a0,10
    8000ba30:	06d0e0ef          	jal	8001a29c <putchar>

    //V=1VUmedeleg/mideleghedeleg/hidelegVSsretVU
    goto_priv(PRIV_M);
    8000ba34:	4511                	li	a0,4
    8000ba36:	8a8f50ef          	jal	80000ade <goto_priv>
    CSRW(medeleg,(uint64_t)-1);
    8000ba3a:	57fd                	li	a5,-1
    8000ba3c:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000ba40:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,0);
    8000ba44:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000ba48:	60205073          	csrw	hedeleg,0

    goto_priv(PRIV_VU);     
    8000ba4c:	4501                	li	a0,0
    8000ba4e:	890f50ef          	jal	80000ade <goto_priv>
    

    TEST_SETUP_EXCEPT();        
    8000ba52:	0ff0000f          	fence
    8000ba56:	00031497          	auipc	s1,0x31
    8000ba5a:	5ba48493          	add	s1,s1,1466 # 8003d010 <excpt>
    8000ba5e:	4405                	li	s0,1
    8000ba60:	00849023          	sh	s0,0(s1)
    8000ba64:	00031797          	auipc	a5,0x31
    8000ba68:	5e07b223          	sd	zero,1508(a5) # 8003d048 <excpt+0x38>
    8000ba6c:	0ff0000f          	fence
    CSRR(CSR_MSTATUS);
    8000ba70:	300027f3          	csrr	a5,mstatus
    
    TEST_ASSERT("vu trigger except that priv change to vs mod and sret to vu mod when medeleg/mideleg==1 and hedeleg/hideleg==1",         
    8000ba74:	08200593          	li	a1,130
    8000ba78:	00014617          	auipc	a2,0x14
    8000ba7c:	87860613          	add	a2,a2,-1928 # 8001f2f0 <__func__.1+0x2660>
    8000ba80:	00011517          	auipc	a0,0x11
    8000ba84:	51050513          	add	a0,a0,1296 # 8001cf90 <__func__.1+0x300>
    8000ba88:	1430f0ef          	jal	8001b3ca <printf>
    8000ba8c:	6098                	ld	a4,0(s1)
    8000ba8e:	f00017b7          	lui	a5,0xf0001
    8000ba92:	0792                	sll	a5,a5,0x4
    8000ba94:	1406                	sll	s0,s0,0x21
    8000ba96:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000ba9a:	8ff9                	and	a5,a5,a4
    8000ba9c:	10040413          	add	s0,s0,256
    8000baa0:	00011597          	auipc	a1,0x11
    8000baa4:	4c858593          	add	a1,a1,1224 # 8001cf68 <__func__.1+0x2d8>
    8000baa8:	08878563          	beq	a5,s0,8000bb32 <priv_change_9+0x120>
    8000baac:	00011517          	auipc	a0,0x11
    8000bab0:	4fc50513          	add	a0,a0,1276 # 8001cfa8 <__func__.1+0x318>
    8000bab4:	1170f0ef          	jal	8001b3ca <printf>
    8000bab8:	0014c783          	lbu	a5,1(s1)
    8000babc:	c789                	beqz	a5,8000bac6 <priv_change_9+0xb4>
    8000babe:	40d8                	lw	a4,4(s1)
    8000bac0:	4789                	li	a5,2
    8000bac2:	06f70263          	beq	a4,a5,8000bb26 <priv_change_9+0x114>
    8000bac6:	00011517          	auipc	a0,0x11
    8000baca:	4ea50513          	add	a0,a0,1258 # 8001cfb0 <__func__.1+0x320>
    8000bace:	0fd0f0ef          	jal	8001b3ca <printf>
    8000bad2:	02900513          	li	a0,41
    8000bad6:	7c60e0ef          	jal	8001a29c <putchar>
    8000bada:	4529                	li	a0,10
    8000badc:	7c00e0ef          	jal	8001a29c <putchar>
    8000bae0:	6094                	ld	a3,0(s1)
    8000bae2:	f0001737          	lui	a4,0xf0001
    8000bae6:	4785                	li	a5,1
    8000bae8:	0712                	sll	a4,a4,0x4
    8000baea:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000baee:	1786                	sll	a5,a5,0x21
    8000baf0:	8f75                	and	a4,a4,a3
    8000baf2:	10078793          	add	a5,a5,256
    8000baf6:	4401                	li	s0,0
        excpt.priv == PRIV_VS &&
        curr_priv == PRIV_VU
    );


    TEST_END();
    8000baf8:	00011597          	auipc	a1,0x11
    8000bafc:	47058593          	add	a1,a1,1136 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu trigger except that priv change to vs mod and sret to vu mod when medeleg/mideleg==1 and hedeleg/hideleg==1",         
    8000bb00:	04f70363          	beq	a4,a5,8000bb46 <priv_change_9+0x134>
    TEST_END();
    8000bb04:	00011517          	auipc	a0,0x11
    8000bb08:	50c50513          	add	a0,a0,1292 # 8001d010 <__func__.1+0x380>
    8000bb0c:	0bf0f0ef          	jal	8001b3ca <printf>
    8000bb10:	4511                	li	a0,4
    8000bb12:	fcdf40ef          	jal	80000ade <goto_priv>
    8000bb16:	811f50ef          	jal	80001326 <reset_state>
}
    8000bb1a:	60e2                	ld	ra,24(sp)
    8000bb1c:	8522                	mv	a0,s0
    8000bb1e:	6442                	ld	s0,16(sp)
    8000bb20:	64a2                	ld	s1,8(sp)
    8000bb22:	6105                	add	sp,sp,32
    8000bb24:	8082                	ret
    TEST_ASSERT("vu trigger except that priv change to vs mod and sret to vu mod when medeleg/mideleg==1 and hedeleg/hideleg==1",         
    8000bb26:	0001a797          	auipc	a5,0x1a
    8000bb2a:	abe7a783          	lw	a5,-1346(a5) # 800255e4 <curr_priv>
    8000bb2e:	d7d5                	beqz	a5,8000bada <priv_change_9+0xc8>
    8000bb30:	bf59                	j	8000bac6 <priv_change_9+0xb4>
    8000bb32:	0001a797          	auipc	a5,0x1a
    8000bb36:	ab27a783          	lw	a5,-1358(a5) # 800255e4 <curr_priv>
    8000bb3a:	fbad                	bnez	a5,8000baac <priv_change_9+0x9a>
    8000bb3c:	00011597          	auipc	a1,0x11
    8000bb40:	41c58593          	add	a1,a1,1052 # 8001cf58 <__func__.1+0x2c8>
    8000bb44:	b7a5                	j	8000baac <priv_change_9+0x9a>
    8000bb46:	0001a797          	auipc	a5,0x1a
    8000bb4a:	a9e7a783          	lw	a5,-1378(a5) # 800255e4 <curr_priv>
    8000bb4e:	fbdd                	bnez	a5,8000bb04 <priv_change_9+0xf2>
    8000bb50:	4405                	li	s0,1
    TEST_END();
    8000bb52:	00011597          	auipc	a1,0x11
    8000bb56:	40658593          	add	a1,a1,1030 # 8001cf58 <__func__.1+0x2c8>
    8000bb5a:	b76d                	j	8000bb04 <priv_change_9+0xf2>

000000008000bb5c <priv_change_10>:


bool priv_change_10(){
    8000bb5c:	1101                	add	sp,sp,-32
    TEST_START();
    8000bb5e:	00010597          	auipc	a1,0x10
    8000bb62:	3ba58593          	add	a1,a1,954 # 8001bf18 <__func__.5>
    8000bb66:	00011517          	auipc	a0,0x11
    8000bb6a:	41250513          	add	a0,a0,1042 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_10(){
    8000bb6e:	ec06                	sd	ra,24(sp)
    8000bb70:	e822                	sd	s0,16(sp)
    8000bb72:	e426                	sd	s1,8(sp)
    TEST_START();
    8000bb74:	0570f0ef          	jal	8001b3ca <printf>
    8000bb78:	4529                	li	a0,10
    8000bb7a:	7220e0ef          	jal	8001a29c <putchar>


    //V=0Umedeleg/midelegHSsretU
    goto_priv(PRIV_M);
    8000bb7e:	4511                	li	a0,4
    8000bb80:	f5ff40ef          	jal	80000ade <goto_priv>
    reset_state();
    8000bb84:	fa2f50ef          	jal	80001326 <reset_state>
    CSRW(medeleg,(uint64_t)-1);
    8000bb88:	57fd                	li	a5,-1
    8000bb8a:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000bb8e:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,0);
    8000bb92:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000bb96:	60205073          	csrw	hedeleg,0

    goto_priv(PRIV_HU);     
    8000bb9a:	4505                	li	a0,1
    8000bb9c:	f43f40ef          	jal	80000ade <goto_priv>
    
    TEST_SETUP_EXCEPT();        
    8000bba0:	0ff0000f          	fence
    8000bba4:	00031417          	auipc	s0,0x31
    8000bba8:	46c40413          	add	s0,s0,1132 # 8003d010 <excpt>
    8000bbac:	4485                	li	s1,1
    8000bbae:	00941023          	sh	s1,0(s0)
    8000bbb2:	00031797          	auipc	a5,0x31
    8000bbb6:	4807bb23          	sd	zero,1174(a5) # 8003d048 <excpt+0x38>
    8000bbba:	0ff0000f          	fence
    CSRR(CSR_MSTATUS);
    8000bbbe:	300027f3          	csrr	a5,mstatus

    TEST_ASSERT("hu trigger except that priv change to m mod and mret to hu mode when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000bbc2:	08200593          	li	a1,130
    8000bbc6:	00013617          	auipc	a2,0x13
    8000bbca:	79a60613          	add	a2,a2,1946 # 8001f360 <__func__.1+0x26d0>
    8000bbce:	00011517          	auipc	a0,0x11
    8000bbd2:	3c250513          	add	a0,a0,962 # 8001cf90 <__func__.1+0x300>
    8000bbd6:	7f40f0ef          	jal	8001b3ca <printf>
    8000bbda:	6014                	ld	a3,0(s0)
    8000bbdc:	f0001737          	lui	a4,0xf0001
    8000bbe0:	478d                	li	a5,3
    8000bbe2:	0712                	sll	a4,a4,0x4
    8000bbe4:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bbe8:	1782                	sll	a5,a5,0x20
    8000bbea:	8f75                	and	a4,a4,a3
    8000bbec:	10078793          	add	a5,a5,256
    8000bbf0:	00011597          	auipc	a1,0x11
    8000bbf4:	37858593          	add	a1,a1,888 # 8001cf68 <__func__.1+0x2d8>
    8000bbf8:	08f70763          	beq	a4,a5,8000bc86 <priv_change_10+0x12a>
    8000bbfc:	00011517          	auipc	a0,0x11
    8000bc00:	3ac50513          	add	a0,a0,940 # 8001cfa8 <__func__.1+0x318>
    8000bc04:	7c60f0ef          	jal	8001b3ca <printf>
    8000bc08:	00144783          	lbu	a5,1(s0)
    8000bc0c:	c789                	beqz	a5,8000bc16 <priv_change_10+0xba>
    8000bc0e:	4058                	lw	a4,4(s0)
    8000bc10:	478d                	li	a5,3
    8000bc12:	06f70263          	beq	a4,a5,8000bc76 <priv_change_10+0x11a>
    8000bc16:	00011517          	auipc	a0,0x11
    8000bc1a:	39a50513          	add	a0,a0,922 # 8001cfb0 <__func__.1+0x320>
    8000bc1e:	7ac0f0ef          	jal	8001b3ca <printf>
    8000bc22:	02900513          	li	a0,41
    8000bc26:	6760e0ef          	jal	8001a29c <putchar>
    8000bc2a:	4529                	li	a0,10
    8000bc2c:	6700e0ef          	jal	8001a29c <putchar>
    8000bc30:	6014                	ld	a3,0(s0)
    8000bc32:	f0001737          	lui	a4,0xf0001
    8000bc36:	478d                	li	a5,3
    8000bc38:	0712                	sll	a4,a4,0x4
    8000bc3a:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bc3e:	1782                	sll	a5,a5,0x20
    8000bc40:	8f75                	and	a4,a4,a3
    8000bc42:	10078793          	add	a5,a5,256
    8000bc46:	4401                	li	s0,0
        excpt.triggered == true &&
        excpt.priv == PRIV_HS &&
        curr_priv == PRIV_HU
    );

    TEST_END();
    8000bc48:	00011597          	auipc	a1,0x11
    8000bc4c:	32058593          	add	a1,a1,800 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hu trigger except that priv change to m mod and mret to hu mode when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000bc50:	04f70663          	beq	a4,a5,8000bc9c <priv_change_10+0x140>
    TEST_END();
    8000bc54:	00011517          	auipc	a0,0x11
    8000bc58:	3bc50513          	add	a0,a0,956 # 8001d010 <__func__.1+0x380>
    8000bc5c:	76e0f0ef          	jal	8001b3ca <printf>
    8000bc60:	4511                	li	a0,4
    8000bc62:	e7df40ef          	jal	80000ade <goto_priv>
    8000bc66:	ec0f50ef          	jal	80001326 <reset_state>
}
    8000bc6a:	60e2                	ld	ra,24(sp)
    8000bc6c:	8522                	mv	a0,s0
    8000bc6e:	6442                	ld	s0,16(sp)
    8000bc70:	64a2                	ld	s1,8(sp)
    8000bc72:	6105                	add	sp,sp,32
    8000bc74:	8082                	ret
    TEST_ASSERT("hu trigger except that priv change to m mod and mret to hu mode when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000bc76:	0001a717          	auipc	a4,0x1a
    8000bc7a:	96e72703          	lw	a4,-1682(a4) # 800255e4 <curr_priv>
    8000bc7e:	4785                	li	a5,1
    8000bc80:	f8f71be3          	bne	a4,a5,8000bc16 <priv_change_10+0xba>
    8000bc84:	b75d                	j	8000bc2a <priv_change_10+0xce>
    8000bc86:	0001a797          	auipc	a5,0x1a
    8000bc8a:	95e7a783          	lw	a5,-1698(a5) # 800255e4 <curr_priv>
    8000bc8e:	f69797e3          	bne	a5,s1,8000bbfc <priv_change_10+0xa0>
    8000bc92:	00011597          	auipc	a1,0x11
    8000bc96:	2c658593          	add	a1,a1,710 # 8001cf58 <__func__.1+0x2c8>
    8000bc9a:	b78d                	j	8000bbfc <priv_change_10+0xa0>
    8000bc9c:	0001a717          	auipc	a4,0x1a
    8000bca0:	94872703          	lw	a4,-1720(a4) # 800255e4 <curr_priv>
    8000bca4:	4785                	li	a5,1
    8000bca6:	faf717e3          	bne	a4,a5,8000bc54 <priv_change_10+0xf8>
    8000bcaa:	4405                	li	s0,1
    TEST_END();
    8000bcac:	00011597          	auipc	a1,0x11
    8000bcb0:	2ac58593          	add	a1,a1,684 # 8001cf58 <__func__.1+0x2c8>
    8000bcb4:	b745                	j	8000bc54 <priv_change_10+0xf8>

000000008000bcb6 <priv_change_11>:


bool priv_change_11(){
    8000bcb6:	1101                	add	sp,sp,-32
    TEST_START();
    8000bcb8:	00010597          	auipc	a1,0x10
    8000bcbc:	27058593          	add	a1,a1,624 # 8001bf28 <__func__.4>
    8000bcc0:	00011517          	auipc	a0,0x11
    8000bcc4:	2b850513          	add	a0,a0,696 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_11(){
    8000bcc8:	ec06                	sd	ra,24(sp)
    8000bcca:	e822                	sd	s0,16(sp)
    8000bccc:	e426                	sd	s1,8(sp)
    TEST_START();
    8000bcce:	6fc0f0ef          	jal	8001b3ca <printf>
    8000bcd2:	4529                	li	a0,10
    8000bcd4:	5c80e0ef          	jal	8001a29c <putchar>

    //V=1VSmedeleg/mideleghedeleg/hidelegVS
    goto_priv(PRIV_M);
    8000bcd8:	4511                	li	a0,4
    8000bcda:	e05f40ef          	jal	80000ade <goto_priv>
    reset_state();
    8000bcde:	e48f50ef          	jal	80001326 <reset_state>
    CSRW(medeleg,(uint64_t)-1);
    8000bce2:	57fd                	li	a5,-1
    8000bce4:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000bce8:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,(uint64_t)-1);
    8000bcec:	60379073          	csrw	hideleg,a5
    CSRW(CSR_HEDELEG,(uint64_t)-1);   
    8000bcf0:	60279073          	csrw	hedeleg,a5

    goto_priv(PRIV_VS);    
    8000bcf4:	4509                	li	a0,2
    8000bcf6:	de9f40ef          	jal	80000ade <goto_priv>
    

    TEST_SETUP_EXCEPT();        
    8000bcfa:	0ff0000f          	fence
    8000bcfe:	00031497          	auipc	s1,0x31
    8000bd02:	31248493          	add	s1,s1,786 # 8003d010 <excpt>
    8000bd06:	4405                	li	s0,1
    8000bd08:	00849023          	sh	s0,0(s1)
    8000bd0c:	00031797          	auipc	a5,0x31
    8000bd10:	3207be23          	sd	zero,828(a5) # 8003d048 <excpt+0x38>
    8000bd14:	0ff0000f          	fence
    CSRW(medeleg, 0); 
    8000bd18:	30205073          	csrw	medeleg,0
    TEST_ASSERT("vs trigger except that priv no change  when medeleg/mideleg==1 and hedeleg/hideleg==1",         
    8000bd1c:	08200593          	li	a1,130
    8000bd20:	00013617          	auipc	a2,0x13
    8000bd24:	6b060613          	add	a2,a2,1712 # 8001f3d0 <__func__.1+0x2740>
    8000bd28:	00011517          	auipc	a0,0x11
    8000bd2c:	26850513          	add	a0,a0,616 # 8001cf90 <__func__.1+0x300>
    8000bd30:	69a0f0ef          	jal	8001b3ca <printf>
    8000bd34:	6098                	ld	a4,0(s1)
    8000bd36:	f00017b7          	lui	a5,0xf0001
    8000bd3a:	0792                	sll	a5,a5,0x4
    8000bd3c:	1406                	sll	s0,s0,0x21
    8000bd3e:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bd42:	8ff9                	and	a5,a5,a4
    8000bd44:	10040413          	add	s0,s0,256
    8000bd48:	00011597          	auipc	a1,0x11
    8000bd4c:	21058593          	add	a1,a1,528 # 8001cf58 <__func__.1+0x2c8>
    8000bd50:	00878663          	beq	a5,s0,8000bd5c <priv_change_11+0xa6>
    8000bd54:	00011597          	auipc	a1,0x11
    8000bd58:	21458593          	add	a1,a1,532 # 8001cf68 <__func__.1+0x2d8>
    8000bd5c:	00011517          	auipc	a0,0x11
    8000bd60:	24c50513          	add	a0,a0,588 # 8001cfa8 <__func__.1+0x318>
    8000bd64:	6660f0ef          	jal	8001b3ca <printf>
    8000bd68:	0014c783          	lbu	a5,1(s1)
    8000bd6c:	c789                	beqz	a5,8000bd76 <priv_change_11+0xc0>
    8000bd6e:	40d8                	lw	a4,4(s1)
    8000bd70:	4789                	li	a5,2
    8000bd72:	00f70c63          	beq	a4,a5,8000bd8a <priv_change_11+0xd4>
    8000bd76:	00011517          	auipc	a0,0x11
    8000bd7a:	23a50513          	add	a0,a0,570 # 8001cfb0 <__func__.1+0x320>
    8000bd7e:	64c0f0ef          	jal	8001b3ca <printf>
    8000bd82:	02900513          	li	a0,41
    8000bd86:	5160e0ef          	jal	8001a29c <putchar>
    8000bd8a:	4529                	li	a0,10
    8000bd8c:	5100e0ef          	jal	8001a29c <putchar>
    8000bd90:	6094                	ld	a3,0(s1)
    8000bd92:	f0001737          	lui	a4,0xf0001
    8000bd96:	4785                	li	a5,1
    8000bd98:	0712                	sll	a4,a4,0x4
    8000bd9a:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bd9e:	1786                	sll	a5,a5,0x21
    8000bda0:	8f75                	and	a4,a4,a3
    8000bda2:	10078793          	add	a5,a5,256
    8000bda6:	4401                	li	s0,0
        excpt.triggered == true && 
        excpt.priv==PRIV_VS
    ); 


    TEST_END();
    8000bda8:	00011597          	auipc	a1,0x11
    8000bdac:	1c058593          	add	a1,a1,448 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs trigger except that priv no change  when medeleg/mideleg==1 and hedeleg/hideleg==1",         
    8000bdb0:	00f71763          	bne	a4,a5,8000bdbe <priv_change_11+0x108>
    8000bdb4:	4405                	li	s0,1
    TEST_END();
    8000bdb6:	00011597          	auipc	a1,0x11
    8000bdba:	1a258593          	add	a1,a1,418 # 8001cf58 <__func__.1+0x2c8>
    8000bdbe:	00011517          	auipc	a0,0x11
    8000bdc2:	25250513          	add	a0,a0,594 # 8001d010 <__func__.1+0x380>
    8000bdc6:	6040f0ef          	jal	8001b3ca <printf>
    8000bdca:	4511                	li	a0,4
    8000bdcc:	d13f40ef          	jal	80000ade <goto_priv>
    8000bdd0:	d56f50ef          	jal	80001326 <reset_state>
}
    8000bdd4:	60e2                	ld	ra,24(sp)
    8000bdd6:	8522                	mv	a0,s0
    8000bdd8:	6442                	ld	s0,16(sp)
    8000bdda:	64a2                	ld	s1,8(sp)
    8000bddc:	6105                	add	sp,sp,32
    8000bdde:	8082                	ret

000000008000bde0 <priv_change_12>:



bool priv_change_12(){
    8000bde0:	1141                	add	sp,sp,-16
    TEST_START();
    8000bde2:	00010597          	auipc	a1,0x10
    8000bde6:	15658593          	add	a1,a1,342 # 8001bf38 <__func__.3>
    8000bdea:	00011517          	auipc	a0,0x11
    8000bdee:	18e50513          	add	a0,a0,398 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_12(){
    8000bdf2:	e406                	sd	ra,8(sp)
    8000bdf4:	e022                	sd	s0,0(sp)
    TEST_START();
    8000bdf6:	5d40f0ef          	jal	8001b3ca <printf>
    8000bdfa:	4529                	li	a0,10
    8000bdfc:	4a00e0ef          	jal	8001a29c <putchar>



    //V=0HSmedeleg/mideleghedeleg/hidelegHS

    goto_priv(PRIV_M);     
    8000be00:	4511                	li	a0,4
    8000be02:	cddf40ef          	jal	80000ade <goto_priv>
    CSRW(medeleg,(uint64_t)-1);
    8000be06:	57fd                	li	a5,-1
    8000be08:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000be0c:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,0);
    8000be10:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000be14:	60205073          	csrw	hedeleg,0

    goto_priv(PRIV_HS);
    8000be18:	450d                	li	a0,3
    8000be1a:	cc5f40ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();        
    8000be1e:	0ff0000f          	fence
    8000be22:	4785                	li	a5,1
    8000be24:	00031417          	auipc	s0,0x31
    8000be28:	1ec40413          	add	s0,s0,492 # 8003d010 <excpt>
    8000be2c:	00f41023          	sh	a5,0(s0)
    8000be30:	00031797          	auipc	a5,0x31
    8000be34:	2007bc23          	sd	zero,536(a5) # 8003d048 <excpt+0x38>
    8000be38:	0ff0000f          	fence
    CSRR(CSR_MSTATUS);
    8000be3c:	300027f3          	csrr	a5,mstatus
    TEST_ASSERT("hs trigger except that priv no change when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000be40:	08200593          	li	a1,130
    8000be44:	00013617          	auipc	a2,0x13
    8000be48:	5e460613          	add	a2,a2,1508 # 8001f428 <__func__.1+0x2798>
    8000be4c:	00011517          	auipc	a0,0x11
    8000be50:	14450513          	add	a0,a0,324 # 8001cf90 <__func__.1+0x300>
    8000be54:	5760f0ef          	jal	8001b3ca <printf>
    8000be58:	6014                	ld	a3,0(s0)
    8000be5a:	f0001737          	lui	a4,0xf0001
    8000be5e:	478d                	li	a5,3
    8000be60:	0712                	sll	a4,a4,0x4
    8000be62:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000be66:	1782                	sll	a5,a5,0x20
    8000be68:	8f75                	and	a4,a4,a3
    8000be6a:	10078793          	add	a5,a5,256
    8000be6e:	00011597          	auipc	a1,0x11
    8000be72:	0ea58593          	add	a1,a1,234 # 8001cf58 <__func__.1+0x2c8>
    8000be76:	00f70663          	beq	a4,a5,8000be82 <priv_change_12+0xa2>
    8000be7a:	00011597          	auipc	a1,0x11
    8000be7e:	0ee58593          	add	a1,a1,238 # 8001cf68 <__func__.1+0x2d8>
    8000be82:	00011517          	auipc	a0,0x11
    8000be86:	12650513          	add	a0,a0,294 # 8001cfa8 <__func__.1+0x318>
    8000be8a:	5400f0ef          	jal	8001b3ca <printf>
    8000be8e:	00144783          	lbu	a5,1(s0)
    8000be92:	c789                	beqz	a5,8000be9c <priv_change_12+0xbc>
    8000be94:	4058                	lw	a4,4(s0)
    8000be96:	478d                	li	a5,3
    8000be98:	00f70c63          	beq	a4,a5,8000beb0 <priv_change_12+0xd0>
    8000be9c:	00011517          	auipc	a0,0x11
    8000bea0:	11450513          	add	a0,a0,276 # 8001cfb0 <__func__.1+0x320>
    8000bea4:	5260f0ef          	jal	8001b3ca <printf>
    8000bea8:	02900513          	li	a0,41
    8000beac:	3f00e0ef          	jal	8001a29c <putchar>
    8000beb0:	4529                	li	a0,10
    8000beb2:	3ea0e0ef          	jal	8001a29c <putchar>
    8000beb6:	6014                	ld	a3,0(s0)
    8000beb8:	f0001737          	lui	a4,0xf0001
    8000bebc:	478d                	li	a5,3
    8000bebe:	0712                	sll	a4,a4,0x4
    8000bec0:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bec4:	1782                	sll	a5,a5,0x20
    8000bec6:	8f75                	and	a4,a4,a3
    8000bec8:	10078793          	add	a5,a5,256
    8000becc:	4401                	li	s0,0
        excpt.triggered == true &&
        excpt.priv == PRIV_HS
    ); 


    TEST_END();
    8000bece:	00011597          	auipc	a1,0x11
    8000bed2:	09a58593          	add	a1,a1,154 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs trigger except that priv no change when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000bed6:	00f71763          	bne	a4,a5,8000bee4 <priv_change_12+0x104>
    8000beda:	4405                	li	s0,1
    TEST_END();
    8000bedc:	00011597          	auipc	a1,0x11
    8000bee0:	07c58593          	add	a1,a1,124 # 8001cf58 <__func__.1+0x2c8>
    8000bee4:	00011517          	auipc	a0,0x11
    8000bee8:	12c50513          	add	a0,a0,300 # 8001d010 <__func__.1+0x380>
    8000beec:	4de0f0ef          	jal	8001b3ca <printf>
    8000bef0:	4511                	li	a0,4
    8000bef2:	bedf40ef          	jal	80000ade <goto_priv>
    8000bef6:	c30f50ef          	jal	80001326 <reset_state>

}
    8000befa:	60a2                	ld	ra,8(sp)
    8000befc:	8522                	mv	a0,s0
    8000befe:	6402                	ld	s0,0(sp)
    8000bf00:	0141                	add	sp,sp,16
    8000bf02:	8082                	ret

000000008000bf04 <priv_change_13>:

bool priv_change_13(){
    8000bf04:	1141                	add	sp,sp,-16
    TEST_START();
    8000bf06:	00010597          	auipc	a1,0x10
    8000bf0a:	04258593          	add	a1,a1,66 # 8001bf48 <__func__.2>
    8000bf0e:	00011517          	auipc	a0,0x11
    8000bf12:	06a50513          	add	a0,a0,106 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_13(){
    8000bf16:	e406                	sd	ra,8(sp)
    8000bf18:	e022                	sd	s0,0(sp)
    TEST_START();
    8000bf1a:	4b00f0ef          	jal	8001b3ca <printf>
    8000bf1e:	4529                	li	a0,10
    8000bf20:	37c0e0ef          	jal	8001a29c <putchar>

    //V=1VUmedeleg/mideleghedeleg/hidelegHSsretVU
    goto_priv(PRIV_M);
    8000bf24:	4511                	li	a0,4
    8000bf26:	bb9f40ef          	jal	80000ade <goto_priv>
    reset_state();
    8000bf2a:	bfcf50ef          	jal	80001326 <reset_state>
    CSRW(medeleg,(uint64_t)-1);
    8000bf2e:	57fd                	li	a5,-1
    8000bf30:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000bf34:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,0);
    8000bf38:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000bf3c:	60205073          	csrw	hedeleg,0

    TEST_SETUP_EXCEPT();  
    8000bf40:	0ff0000f          	fence
    8000bf44:	4785                	li	a5,1
    8000bf46:	00031417          	auipc	s0,0x31
    8000bf4a:	0ca40413          	add	s0,s0,202 # 8003d010 <excpt>
    8000bf4e:	00f41023          	sh	a5,0(s0)
    8000bf52:	00031797          	auipc	a5,0x31
    8000bf56:	0e07bb23          	sd	zero,246(a5) # 8003d048 <excpt+0x38>
    8000bf5a:	0ff0000f          	fence
    goto_priv(PRIV_VU);      
    8000bf5e:	4501                	li	a0,0
    8000bf60:	b7ff40ef          	jal	80000ade <goto_priv>
    CSRR(CSR_MSTATUS);
    8000bf64:	300027f3          	csrr	a5,mstatus
    
    TEST_ASSERT("vu trigger except that priv change to hs mod and sret to vu mod when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000bf68:	08200593          	li	a1,130
    8000bf6c:	00013617          	auipc	a2,0x13
    8000bf70:	51460613          	add	a2,a2,1300 # 8001f480 <__func__.1+0x27f0>
    8000bf74:	00011517          	auipc	a0,0x11
    8000bf78:	01c50513          	add	a0,a0,28 # 8001cf90 <__func__.1+0x300>
    8000bf7c:	44e0f0ef          	jal	8001b3ca <printf>
    8000bf80:	6014                	ld	a3,0(s0)
    8000bf82:	f0001737          	lui	a4,0xf0001
    8000bf86:	478d                	li	a5,3
    8000bf88:	0712                	sll	a4,a4,0x4
    8000bf8a:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bf8e:	1782                	sll	a5,a5,0x20
    8000bf90:	8f75                	and	a4,a4,a3
    8000bf92:	10078793          	add	a5,a5,256
    8000bf96:	00011597          	auipc	a1,0x11
    8000bf9a:	fd258593          	add	a1,a1,-46 # 8001cf68 <__func__.1+0x2d8>
    8000bf9e:	08f70463          	beq	a4,a5,8000c026 <priv_change_13+0x122>
    8000bfa2:	00011517          	auipc	a0,0x11
    8000bfa6:	00650513          	add	a0,a0,6 # 8001cfa8 <__func__.1+0x318>
    8000bfaa:	4200f0ef          	jal	8001b3ca <printf>
    8000bfae:	00144783          	lbu	a5,1(s0)
    8000bfb2:	c789                	beqz	a5,8000bfbc <priv_change_13+0xb8>
    8000bfb4:	4058                	lw	a4,4(s0)
    8000bfb6:	478d                	li	a5,3
    8000bfb8:	06f70163          	beq	a4,a5,8000c01a <priv_change_13+0x116>
    8000bfbc:	00011517          	auipc	a0,0x11
    8000bfc0:	ff450513          	add	a0,a0,-12 # 8001cfb0 <__func__.1+0x320>
    8000bfc4:	4060f0ef          	jal	8001b3ca <printf>
    8000bfc8:	02900513          	li	a0,41
    8000bfcc:	2d00e0ef          	jal	8001a29c <putchar>
    8000bfd0:	4529                	li	a0,10
    8000bfd2:	2ca0e0ef          	jal	8001a29c <putchar>
    8000bfd6:	6014                	ld	a3,0(s0)
    8000bfd8:	f0001737          	lui	a4,0xf0001
    8000bfdc:	478d                	li	a5,3
    8000bfde:	0712                	sll	a4,a4,0x4
    8000bfe0:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000bfe4:	1782                	sll	a5,a5,0x20
    8000bfe6:	8f75                	and	a4,a4,a3
    8000bfe8:	10078793          	add	a5,a5,256
    8000bfec:	4401                	li	s0,0
        excpt.triggered == true &&
        excpt.priv == PRIV_HS &&
        curr_priv == PRIV_VU
    );

    TEST_END();
    8000bfee:	00011597          	auipc	a1,0x11
    8000bff2:	f7a58593          	add	a1,a1,-134 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu trigger except that priv change to hs mod and sret to vu mod when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000bff6:	04f70263          	beq	a4,a5,8000c03a <priv_change_13+0x136>
    TEST_END();
    8000bffa:	00011517          	auipc	a0,0x11
    8000bffe:	01650513          	add	a0,a0,22 # 8001d010 <__func__.1+0x380>
    8000c002:	3c80f0ef          	jal	8001b3ca <printf>
    8000c006:	4511                	li	a0,4
    8000c008:	ad7f40ef          	jal	80000ade <goto_priv>
    8000c00c:	b1af50ef          	jal	80001326 <reset_state>
}
    8000c010:	60a2                	ld	ra,8(sp)
    8000c012:	8522                	mv	a0,s0
    8000c014:	6402                	ld	s0,0(sp)
    8000c016:	0141                	add	sp,sp,16
    8000c018:	8082                	ret
    TEST_ASSERT("vu trigger except that priv change to hs mod and sret to vu mod when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c01a:	00019797          	auipc	a5,0x19
    8000c01e:	5ca7a783          	lw	a5,1482(a5) # 800255e4 <curr_priv>
    8000c022:	d7dd                	beqz	a5,8000bfd0 <priv_change_13+0xcc>
    8000c024:	bf61                	j	8000bfbc <priv_change_13+0xb8>
    8000c026:	00019797          	auipc	a5,0x19
    8000c02a:	5be7a783          	lw	a5,1470(a5) # 800255e4 <curr_priv>
    8000c02e:	fbb5                	bnez	a5,8000bfa2 <priv_change_13+0x9e>
    8000c030:	00011597          	auipc	a1,0x11
    8000c034:	f2858593          	add	a1,a1,-216 # 8001cf58 <__func__.1+0x2c8>
    8000c038:	b7ad                	j	8000bfa2 <priv_change_13+0x9e>
    8000c03a:	00019797          	auipc	a5,0x19
    8000c03e:	5aa7a783          	lw	a5,1450(a5) # 800255e4 <curr_priv>
    8000c042:	ffc5                	bnez	a5,8000bffa <priv_change_13+0xf6>
    8000c044:	4405                	li	s0,1
    TEST_END();
    8000c046:	00011597          	auipc	a1,0x11
    8000c04a:	f1258593          	add	a1,a1,-238 # 8001cf58 <__func__.1+0x2c8>
    8000c04e:	b775                	j	8000bffa <priv_change_13+0xf6>

000000008000c050 <priv_change_14>:

bool priv_change_14(){
    8000c050:	1141                	add	sp,sp,-16
    TEST_START();
    8000c052:	00010597          	auipc	a1,0x10
    8000c056:	f0658593          	add	a1,a1,-250 # 8001bf58 <__func__.1>
    8000c05a:	00011517          	auipc	a0,0x11
    8000c05e:	f1e50513          	add	a0,a0,-226 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_14(){
    8000c062:	e406                	sd	ra,8(sp)
    8000c064:	e022                	sd	s0,0(sp)
    TEST_START();
    8000c066:	3640f0ef          	jal	8001b3ca <printf>
    8000c06a:	4529                	li	a0,10
    8000c06c:	2300e0ef          	jal	8001a29c <putchar>

    //V=1VUmedeleg/mideleghedeleg/hidelegHSsretVU
    goto_priv(PRIV_M);
    8000c070:	4511                	li	a0,4
    8000c072:	a6df40ef          	jal	80000ade <goto_priv>
    reset_state();
    8000c076:	ab0f50ef          	jal	80001326 <reset_state>
    CSRW(medeleg,(uint64_t)-1);
    8000c07a:	57fd                	li	a5,-1
    8000c07c:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000c080:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,0);
    8000c084:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000c088:	60205073          	csrw	hedeleg,0
    
    goto_priv(PRIV_VU);     
    8000c08c:	4501                	li	a0,0
    8000c08e:	a51f40ef          	jal	80000ade <goto_priv>

    TEST_SETUP_EXCEPT();        
    8000c092:	0ff0000f          	fence
    8000c096:	4785                	li	a5,1
    8000c098:	00031417          	auipc	s0,0x31
    8000c09c:	f7840413          	add	s0,s0,-136 # 8003d010 <excpt>
    8000c0a0:	00f41023          	sh	a5,0(s0)
    8000c0a4:	00031797          	auipc	a5,0x31
    8000c0a8:	fa07b223          	sd	zero,-92(a5) # 8003d048 <excpt+0x38>
    8000c0ac:	0ff0000f          	fence
    CSRW(medeleg, 0); 
    8000c0b0:	30205073          	csrw	medeleg,0

    TEST_ASSERT("vu trigger except that priv change to HS mod and sret to vu mode when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c0b4:	08200593          	li	a1,130
    8000c0b8:	00013617          	auipc	a2,0x13
    8000c0bc:	43860613          	add	a2,a2,1080 # 8001f4f0 <__func__.1+0x2860>
    8000c0c0:	00011517          	auipc	a0,0x11
    8000c0c4:	ed050513          	add	a0,a0,-304 # 8001cf90 <__func__.1+0x300>
    8000c0c8:	3020f0ef          	jal	8001b3ca <printf>
    8000c0cc:	6014                	ld	a3,0(s0)
    8000c0ce:	f0001737          	lui	a4,0xf0001
    8000c0d2:	478d                	li	a5,3
    8000c0d4:	0712                	sll	a4,a4,0x4
    8000c0d6:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000c0da:	1782                	sll	a5,a5,0x20
    8000c0dc:	8f75                	and	a4,a4,a3
    8000c0de:	10078793          	add	a5,a5,256
    8000c0e2:	00011597          	auipc	a1,0x11
    8000c0e6:	e8658593          	add	a1,a1,-378 # 8001cf68 <__func__.1+0x2d8>
    8000c0ea:	08f70463          	beq	a4,a5,8000c172 <priv_change_14+0x122>
    8000c0ee:	00011517          	auipc	a0,0x11
    8000c0f2:	eba50513          	add	a0,a0,-326 # 8001cfa8 <__func__.1+0x318>
    8000c0f6:	2d40f0ef          	jal	8001b3ca <printf>
    8000c0fa:	00144783          	lbu	a5,1(s0)
    8000c0fe:	c789                	beqz	a5,8000c108 <priv_change_14+0xb8>
    8000c100:	4058                	lw	a4,4(s0)
    8000c102:	478d                	li	a5,3
    8000c104:	06f70163          	beq	a4,a5,8000c166 <priv_change_14+0x116>
    8000c108:	00011517          	auipc	a0,0x11
    8000c10c:	ea850513          	add	a0,a0,-344 # 8001cfb0 <__func__.1+0x320>
    8000c110:	2ba0f0ef          	jal	8001b3ca <printf>
    8000c114:	02900513          	li	a0,41
    8000c118:	1840e0ef          	jal	8001a29c <putchar>
    8000c11c:	4529                	li	a0,10
    8000c11e:	17e0e0ef          	jal	8001a29c <putchar>
    8000c122:	6014                	ld	a3,0(s0)
    8000c124:	f0001737          	lui	a4,0xf0001
    8000c128:	478d                	li	a5,3
    8000c12a:	0712                	sll	a4,a4,0x4
    8000c12c:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000c130:	1782                	sll	a5,a5,0x20
    8000c132:	8f75                	and	a4,a4,a3
    8000c134:	10078793          	add	a5,a5,256
    8000c138:	4401                	li	s0,0
        excpt.triggered == true &&
        excpt.priv == PRIV_HS &&
        curr_priv == PRIV_VU
    );

    TEST_END();
    8000c13a:	00011597          	auipc	a1,0x11
    8000c13e:	e2e58593          	add	a1,a1,-466 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vu trigger except that priv change to HS mod and sret to vu mode when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c142:	04f70263          	beq	a4,a5,8000c186 <priv_change_14+0x136>
    TEST_END();
    8000c146:	00011517          	auipc	a0,0x11
    8000c14a:	eca50513          	add	a0,a0,-310 # 8001d010 <__func__.1+0x380>
    8000c14e:	27c0f0ef          	jal	8001b3ca <printf>
    8000c152:	4511                	li	a0,4
    8000c154:	98bf40ef          	jal	80000ade <goto_priv>
    8000c158:	9cef50ef          	jal	80001326 <reset_state>

}
    8000c15c:	60a2                	ld	ra,8(sp)
    8000c15e:	8522                	mv	a0,s0
    8000c160:	6402                	ld	s0,0(sp)
    8000c162:	0141                	add	sp,sp,16
    8000c164:	8082                	ret
    TEST_ASSERT("vu trigger except that priv change to HS mod and sret to vu mode when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c166:	00019797          	auipc	a5,0x19
    8000c16a:	47e7a783          	lw	a5,1150(a5) # 800255e4 <curr_priv>
    8000c16e:	d7dd                	beqz	a5,8000c11c <priv_change_14+0xcc>
    8000c170:	bf61                	j	8000c108 <priv_change_14+0xb8>
    8000c172:	00019797          	auipc	a5,0x19
    8000c176:	4727a783          	lw	a5,1138(a5) # 800255e4 <curr_priv>
    8000c17a:	fbb5                	bnez	a5,8000c0ee <priv_change_14+0x9e>
    8000c17c:	00011597          	auipc	a1,0x11
    8000c180:	ddc58593          	add	a1,a1,-548 # 8001cf58 <__func__.1+0x2c8>
    8000c184:	b7ad                	j	8000c0ee <priv_change_14+0x9e>
    8000c186:	00019797          	auipc	a5,0x19
    8000c18a:	45e7a783          	lw	a5,1118(a5) # 800255e4 <curr_priv>
    8000c18e:	ffc5                	bnez	a5,8000c146 <priv_change_14+0xf6>
    8000c190:	4405                	li	s0,1
    TEST_END();
    8000c192:	00011597          	auipc	a1,0x11
    8000c196:	dc658593          	add	a1,a1,-570 # 8001cf58 <__func__.1+0x2c8>
    8000c19a:	b775                	j	8000c146 <priv_change_14+0xf6>

000000008000c19c <priv_change_15>:

bool priv_change_15(){
    8000c19c:	1141                	add	sp,sp,-16
    TEST_START();
    8000c19e:	00010597          	auipc	a1,0x10
    8000c1a2:	dca58593          	add	a1,a1,-566 # 8001bf68 <__func__.0>
    8000c1a6:	00011517          	auipc	a0,0x11
    8000c1aa:	dd250513          	add	a0,a0,-558 # 8001cf78 <__func__.1+0x2e8>
bool priv_change_15(){
    8000c1ae:	e406                	sd	ra,8(sp)
    8000c1b0:	e022                	sd	s0,0(sp)
    TEST_START();
    8000c1b2:	2180f0ef          	jal	8001b3ca <printf>
    8000c1b6:	4529                	li	a0,10
    8000c1b8:	0e40e0ef          	jal	8001a29c <putchar>

    //V=1VSmedeleg/mideleghedeleg/hidelegHSsretVU
    goto_priv(PRIV_M);
    8000c1bc:	4511                	li	a0,4
    8000c1be:	921f40ef          	jal	80000ade <goto_priv>
    reset_state();
    8000c1c2:	964f50ef          	jal	80001326 <reset_state>
    CSRW(medeleg,(uint64_t)-1);
    8000c1c6:	57fd                	li	a5,-1
    8000c1c8:	30279073          	csrw	medeleg,a5
    CSRW(mideleg,(uint64_t)-1);     
    8000c1cc:	30379073          	csrw	mideleg,a5
    CSRW(CSR_HIDELEG,0);
    8000c1d0:	60305073          	csrw	hideleg,0
    CSRW(CSR_HEDELEG,0);   
    8000c1d4:	60205073          	csrw	hedeleg,0

    TEST_SETUP_EXCEPT();    
    8000c1d8:	0ff0000f          	fence
    8000c1dc:	4785                	li	a5,1
    8000c1de:	00031417          	auipc	s0,0x31
    8000c1e2:	e3240413          	add	s0,s0,-462 # 8003d010 <excpt>
    8000c1e6:	00f41023          	sh	a5,0(s0)
    8000c1ea:	00031797          	auipc	a5,0x31
    8000c1ee:	e407bf23          	sd	zero,-418(a5) # 8003d048 <excpt+0x38>
    8000c1f2:	0ff0000f          	fence
    goto_priv(PRIV_VS);     
    8000c1f6:	4509                	li	a0,2
    8000c1f8:	8e7f40ef          	jal	80000ade <goto_priv>
    CSRR(CSR_MSTATUS);
    8000c1fc:	300027f3          	csrr	a5,mstatus
    
    TEST_ASSERT("vs trigger except that priv change to hs mode and sret to vs mod when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c200:	08200593          	li	a1,130
    8000c204:	00013617          	auipc	a2,0x13
    8000c208:	35c60613          	add	a2,a2,860 # 8001f560 <__func__.1+0x28d0>
    8000c20c:	00011517          	auipc	a0,0x11
    8000c210:	d8450513          	add	a0,a0,-636 # 8001cf90 <__func__.1+0x300>
    8000c214:	1b60f0ef          	jal	8001b3ca <printf>
    8000c218:	6014                	ld	a3,0(s0)
    8000c21a:	f0001737          	lui	a4,0xf0001
    8000c21e:	478d                	li	a5,3
    8000c220:	0712                	sll	a4,a4,0x4
    8000c222:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000c226:	1782                	sll	a5,a5,0x20
    8000c228:	8f75                	and	a4,a4,a3
    8000c22a:	10078793          	add	a5,a5,256
    8000c22e:	00011597          	auipc	a1,0x11
    8000c232:	d3a58593          	add	a1,a1,-710 # 8001cf68 <__func__.1+0x2d8>
    8000c236:	08f70663          	beq	a4,a5,8000c2c2 <priv_change_15+0x126>
    8000c23a:	00011517          	auipc	a0,0x11
    8000c23e:	d6e50513          	add	a0,a0,-658 # 8001cfa8 <__func__.1+0x318>
    8000c242:	1880f0ef          	jal	8001b3ca <printf>
    8000c246:	00144783          	lbu	a5,1(s0)
    8000c24a:	c789                	beqz	a5,8000c254 <priv_change_15+0xb8>
    8000c24c:	4058                	lw	a4,4(s0)
    8000c24e:	478d                	li	a5,3
    8000c250:	06f70163          	beq	a4,a5,8000c2b2 <priv_change_15+0x116>
    8000c254:	00011517          	auipc	a0,0x11
    8000c258:	d5c50513          	add	a0,a0,-676 # 8001cfb0 <__func__.1+0x320>
    8000c25c:	16e0f0ef          	jal	8001b3ca <printf>
    8000c260:	02900513          	li	a0,41
    8000c264:	0380e0ef          	jal	8001a29c <putchar>
    8000c268:	4529                	li	a0,10
    8000c26a:	0320e0ef          	jal	8001a29c <putchar>
    8000c26e:	6014                	ld	a3,0(s0)
    8000c270:	f0001737          	lui	a4,0xf0001
    8000c274:	478d                	li	a5,3
    8000c276:	0712                	sll	a4,a4,0x4
    8000c278:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000c27c:	1782                	sll	a5,a5,0x20
    8000c27e:	8f75                	and	a4,a4,a3
    8000c280:	10078793          	add	a5,a5,256
    8000c284:	4401                	li	s0,0
        excpt.triggered == true && 
        excpt.priv == PRIV_HS &&
        curr_priv == PRIV_VS
    );

    TEST_END();
    8000c286:	00011597          	auipc	a1,0x11
    8000c28a:	ce258593          	add	a1,a1,-798 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs trigger except that priv change to hs mode and sret to vs mod when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c28e:	04f70663          	beq	a4,a5,8000c2da <priv_change_15+0x13e>
    TEST_END();
    8000c292:	00011517          	auipc	a0,0x11
    8000c296:	d7e50513          	add	a0,a0,-642 # 8001d010 <__func__.1+0x380>
    8000c29a:	1300f0ef          	jal	8001b3ca <printf>
    8000c29e:	4511                	li	a0,4
    8000c2a0:	83ff40ef          	jal	80000ade <goto_priv>
    8000c2a4:	882f50ef          	jal	80001326 <reset_state>

}
    8000c2a8:	60a2                	ld	ra,8(sp)
    8000c2aa:	8522                	mv	a0,s0
    8000c2ac:	6402                	ld	s0,0(sp)
    8000c2ae:	0141                	add	sp,sp,16
    8000c2b0:	8082                	ret
    TEST_ASSERT("vs trigger except that priv change to hs mode and sret to vs mod when medeleg/mideleg==1 and hedeleg/hideleg==0",         
    8000c2b2:	00019717          	auipc	a4,0x19
    8000c2b6:	33272703          	lw	a4,818(a4) # 800255e4 <curr_priv>
    8000c2ba:	4789                	li	a5,2
    8000c2bc:	f8f71ce3          	bne	a4,a5,8000c254 <priv_change_15+0xb8>
    8000c2c0:	b765                	j	8000c268 <priv_change_15+0xcc>
    8000c2c2:	00019717          	auipc	a4,0x19
    8000c2c6:	32272703          	lw	a4,802(a4) # 800255e4 <curr_priv>
    8000c2ca:	4789                	li	a5,2
    8000c2cc:	f6f717e3          	bne	a4,a5,8000c23a <priv_change_15+0x9e>
    8000c2d0:	00011597          	auipc	a1,0x11
    8000c2d4:	c8858593          	add	a1,a1,-888 # 8001cf58 <__func__.1+0x2c8>
    8000c2d8:	b78d                	j	8000c23a <priv_change_15+0x9e>
    8000c2da:	00019717          	auipc	a4,0x19
    8000c2de:	30a72703          	lw	a4,778(a4) # 800255e4 <curr_priv>
    8000c2e2:	4789                	li	a5,2
    8000c2e4:	faf717e3          	bne	a4,a5,8000c292 <priv_change_15+0xf6>
    8000c2e8:	4405                	li	s0,1
    TEST_END();
    8000c2ea:	00011597          	auipc	a1,0x11
    8000c2ee:	c6e58593          	add	a1,a1,-914 # 8001cf58 <__func__.1+0x2c8>
    8000c2f2:	b745                	j	8000c292 <priv_change_15+0xf6>

000000008000c2f4 <priv_instruction>:
#include <rvh_test.h>
#include <page_tables.h> 
bool priv_instruction(){
    8000c2f4:	1141                	add	sp,sp,-16
    
    TEST_START();
    8000c2f6:	00010597          	auipc	a1,0x10
    8000c2fa:	c8258593          	add	a1,a1,-894 # 8001bf78 <__func__.0>
    8000c2fe:	00011517          	auipc	a0,0x11
    8000c302:	c7a50513          	add	a0,a0,-902 # 8001cf78 <__func__.1+0x2e8>
bool priv_instruction(){
    8000c306:	e406                	sd	ra,8(sp)
    TEST_START();
    8000c308:	0c20f0ef          	jal	8001b3ca <printf>
    8000c30c:	4529                	li	a0,10
    8000c30e:	78f0d0ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8000c312:	450d                	li	a0,3
    8000c314:	fcaf40ef          	jal	80000ade <goto_priv>
    hspt_init();
    8000c318:	ac8f40ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8000c31c:	d0af40ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8000c320:	4509                	li	a0,2
    8000c322:	fbcf40ef          	jal	80000ade <goto_priv>
    vspt_init();
    8000c326:	b8ef40ef          	jal	800006b4 <vspt_init>

    //VS_modesret



    TEST_END();
    8000c32a:	00011597          	auipc	a1,0x11
    8000c32e:	c2e58593          	add	a1,a1,-978 # 8001cf58 <__func__.1+0x2c8>
    8000c332:	00011517          	auipc	a0,0x11
    8000c336:	cde50513          	add	a0,a0,-802 # 8001d010 <__func__.1+0x380>
    8000c33a:	0900f0ef          	jal	8001b3ca <printf>
    8000c33e:	4511                	li	a0,4
    8000c340:	f9ef40ef          	jal	80000ade <goto_priv>
    8000c344:	fe3f40ef          	jal	80001326 <reset_state>
    8000c348:	60a2                	ld	ra,8(sp)
    8000c34a:	4505                	li	a0,1
    8000c34c:	0141                	add	sp,sp,16
    8000c34e:	8082                	ret

000000008000c350 <addr_unaligned>:
#include <rvh_test.h>
#include <page_tables.h>
#include <csrs.h> 

bool addr_unaligned() {
    8000c350:	7179                	add	sp,sp,-48

    TEST_START();
    8000c352:	00010597          	auipc	a1,0x10
    8000c356:	c3e58593          	add	a1,a1,-962 # 8001bf90 <__func__.1>
    8000c35a:	00011517          	auipc	a0,0x11
    8000c35e:	c1e50513          	add	a0,a0,-994 # 8001cf78 <__func__.1+0x2e8>
bool addr_unaligned() {
    8000c362:	f406                	sd	ra,40(sp)
    8000c364:	f022                	sd	s0,32(sp)
    8000c366:	ec26                	sd	s1,24(sp)
    8000c368:	e84a                	sd	s2,16(sp)
    8000c36a:	e44e                	sd	s3,8(sp)
    TEST_START();
    8000c36c:	05e0f0ef          	jal	8001b3ca <printf>
    8000c370:	4529                	li	a0,10
    8000c372:	72b0d0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000c376:	0ff0000f          	fence
    8000c37a:	00031417          	auipc	s0,0x31
    8000c37e:	c9640413          	add	s0,s0,-874 # 8003d010 <excpt>
    8000c382:	4485                	li	s1,1
    8000c384:	00941023          	sh	s1,0(s0)
    8000c388:	00031797          	auipc	a5,0x31
    8000c38c:	cc07b023          	sd	zero,-832(a5) # 8003d048 <excpt+0x38>
    8000c390:	0ff0000f          	fence
    
    
    hspt_init();        
    8000c394:	a4cf40ef          	jal	800005e0 <hspt_init>
    goto_priv(PRIV_HS);     
    8000c398:	450d                	li	a0,3
    8000c39a:	f44f40ef          	jal	80000ade <goto_priv>
    uintptr_t vaddr_f = hs_page_base(VSRWX_GRWX) + 1;      
    uint64_t value = 0xdeadbeef;

    //load byte
    TEST_SETUP_EXCEPT();        
    8000c39e:	0ff0000f          	fence
    8000c3a2:	00031797          	auipc	a5,0x31
    8000c3a6:	ca07b323          	sd	zero,-858(a5) # 8003d048 <excpt+0x38>
    8000c3aa:	00941023          	sh	s1,0(s0)
    8000c3ae:	0ff0000f          	fence
    8000c3b2:	00017917          	auipc	s2,0x17
    8000c3b6:	20e93903          	ld	s2,526(s2) # 800235c0 <__func__.1+0x6930>
    8000c3ba:	00090783          	lb	a5,0(s2)
    value = lb(vaddr_f);
    TEST_ASSERT("load byte address is not aligned successful",         
    8000c3be:	08200593          	li	a1,130
    8000c3c2:	00013617          	auipc	a2,0x13
    8000c3c6:	20e60613          	add	a2,a2,526 # 8001f5d0 <__func__.1+0x2940>
    8000c3ca:	00011517          	auipc	a0,0x11
    8000c3ce:	bc650513          	add	a0,a0,-1082 # 8001cf90 <__func__.1+0x300>
    8000c3d2:	7f90e0ef          	jal	8001b3ca <printf>
    8000c3d6:	00144783          	lbu	a5,1(s0)
    8000c3da:	00011597          	auipc	a1,0x11
    8000c3de:	b7e58593          	add	a1,a1,-1154 # 8001cf58 <__func__.1+0x2c8>
    8000c3e2:	c789                	beqz	a5,8000c3ec <addr_unaligned+0x9c>
    8000c3e4:	00011597          	auipc	a1,0x11
    8000c3e8:	b8458593          	add	a1,a1,-1148 # 8001cf68 <__func__.1+0x2d8>
    8000c3ec:	00011517          	auipc	a0,0x11
    8000c3f0:	bbc50513          	add	a0,a0,-1092 # 8001cfa8 <__func__.1+0x318>
    8000c3f4:	7d70e0ef          	jal	8001b3ca <printf>
    8000c3f8:	00144783          	lbu	a5,1(s0)
    8000c3fc:	40079e63          	bnez	a5,8000c818 <addr_unaligned+0x4c8>
    8000c400:	4529                	li	a0,10
    8000c402:	69b0d0ef          	jal	8001a29c <putchar>
    8000c406:	00144983          	lbu	s3,1(s0)
        excpt.triggered == false
    );

    //load halflam
    TEST_SETUP_EXCEPT();        
    8000c40a:	0ff0000f          	fence
    8000c40e:	4785                	li	a5,1
    8000c410:	00f41023          	sh	a5,0(s0)
    8000c414:	00031797          	auipc	a5,0x31
    8000c418:	c207ba23          	sd	zero,-972(a5) # 8003d048 <excpt+0x38>
    8000c41c:	0ff0000f          	fence
LOAD_INSTRUCTION(lh, "lh", uint16_t);
    8000c420:	00091783          	lh	a5,0(s2)
    value = lh(vaddr_f);
    TEST_ASSERT(" load half address is not aligned result in a lam",         
    8000c424:	08200593          	li	a1,130
    8000c428:	00013617          	auipc	a2,0x13
    8000c42c:	1d860613          	add	a2,a2,472 # 8001f600 <__func__.1+0x2970>
    8000c430:	00011517          	auipc	a0,0x11
    8000c434:	b6050513          	add	a0,a0,-1184 # 8001cf90 <__func__.1+0x300>
    8000c438:	7930e0ef          	jal	8001b3ca <printf>
    8000c43c:	00144783          	lbu	a5,1(s0)
    8000c440:	00011597          	auipc	a1,0x11
    8000c444:	b2858593          	add	a1,a1,-1240 # 8001cf68 <__func__.1+0x2d8>
    8000c448:	c789                	beqz	a5,8000c452 <addr_unaligned+0x102>
    8000c44a:	6418                	ld	a4,8(s0)
    8000c44c:	4791                	li	a5,4
    8000c44e:	40f70f63          	beq	a4,a5,8000c86c <addr_unaligned+0x51c>
    8000c452:	00011517          	auipc	a0,0x11
    8000c456:	b5650513          	add	a0,a0,-1194 # 8001cfa8 <__func__.1+0x318>
    8000c45a:	7710e0ef          	jal	8001b3ca <printf>
    8000c45e:	00144783          	lbu	a5,1(s0)
    8000c462:	c789                	beqz	a5,8000c46c <addr_unaligned+0x11c>
    8000c464:	6418                	ld	a4,8(s0)
    8000c466:	4791                	li	a5,4
    8000c468:	00f70c63          	beq	a4,a5,8000c480 <addr_unaligned+0x130>
    8000c46c:	00011517          	auipc	a0,0x11
    8000c470:	b4450513          	add	a0,a0,-1212 # 8001cfb0 <__func__.1+0x320>
    8000c474:	7570e0ef          	jal	8001b3ca <printf>
    8000c478:	02900513          	li	a0,41
    8000c47c:	6210d0ef          	jal	8001a29c <putchar>
    8000c480:	4529                	li	a0,10
    8000c482:	61b0d0ef          	jal	8001a29c <putchar>
    8000c486:	4481                	li	s1,0
    8000c488:	00099663          	bnez	s3,8000c494 <addr_unaligned+0x144>
    8000c48c:	00144783          	lbu	a5,1(s0)
    8000c490:	36079f63          	bnez	a5,8000c80e <addr_unaligned+0x4be>
        excpt.triggered == true&&
        excpt.cause == CAUSE_LAM
    );
    
    //load wordlam
    TEST_SETUP_EXCEPT();        
    8000c494:	0ff0000f          	fence
    8000c498:	4785                	li	a5,1
    8000c49a:	00f41023          	sh	a5,0(s0)
    8000c49e:	00031797          	auipc	a5,0x31
    8000c4a2:	ba07b523          	sd	zero,-1110(a5) # 8003d048 <excpt+0x38>
    8000c4a6:	0ff0000f          	fence
LOAD_INSTRUCTION(lw, "lw", uint32_t); 
    8000c4aa:	00092783          	lw	a5,0(s2)
    value = lw(vaddr_f);
    TEST_ASSERT("load word address is not aligned result in a lam",         
    8000c4ae:	08200593          	li	a1,130
    8000c4b2:	00013617          	auipc	a2,0x13
    8000c4b6:	18660613          	add	a2,a2,390 # 8001f638 <__func__.1+0x29a8>
    8000c4ba:	00011517          	auipc	a0,0x11
    8000c4be:	ad650513          	add	a0,a0,-1322 # 8001cf90 <__func__.1+0x300>
    8000c4c2:	7090e0ef          	jal	8001b3ca <printf>
    8000c4c6:	00144783          	lbu	a5,1(s0)
    8000c4ca:	00011597          	auipc	a1,0x11
    8000c4ce:	a9e58593          	add	a1,a1,-1378 # 8001cf68 <__func__.1+0x2d8>
    8000c4d2:	c789                	beqz	a5,8000c4dc <addr_unaligned+0x18c>
    8000c4d4:	6418                	ld	a4,8(s0)
    8000c4d6:	4791                	li	a5,4
    8000c4d8:	38f70f63          	beq	a4,a5,8000c876 <addr_unaligned+0x526>
    8000c4dc:	00011517          	auipc	a0,0x11
    8000c4e0:	acc50513          	add	a0,a0,-1332 # 8001cfa8 <__func__.1+0x318>
    8000c4e4:	6e70e0ef          	jal	8001b3ca <printf>
    8000c4e8:	00144783          	lbu	a5,1(s0)
    8000c4ec:	c789                	beqz	a5,8000c4f6 <addr_unaligned+0x1a6>
    8000c4ee:	6418                	ld	a4,8(s0)
    8000c4f0:	4791                	li	a5,4
    8000c4f2:	00f70c63          	beq	a4,a5,8000c50a <addr_unaligned+0x1ba>
    8000c4f6:	00011517          	auipc	a0,0x11
    8000c4fa:	aba50513          	add	a0,a0,-1350 # 8001cfb0 <__func__.1+0x320>
    8000c4fe:	6cd0e0ef          	jal	8001b3ca <printf>
    8000c502:	02900513          	li	a0,41
    8000c506:	5970d0ef          	jal	8001a29c <putchar>
    8000c50a:	4529                	li	a0,10
    8000c50c:	5910d0ef          	jal	8001a29c <putchar>
    8000c510:	c491                	beqz	s1,8000c51c <addr_unaligned+0x1cc>
    8000c512:	00144783          	lbu	a5,1(s0)
    8000c516:	4481                	li	s1,0
    8000c518:	2e079663          	bnez	a5,8000c804 <addr_unaligned+0x4b4>
        excpt.triggered == true&&
        excpt.cause == CAUSE_LAM
    );

    //load double wordlam
    TEST_SETUP_EXCEPT();        
    8000c51c:	0ff0000f          	fence
    8000c520:	4785                	li	a5,1
    8000c522:	00f41023          	sh	a5,0(s0)
    8000c526:	00031797          	auipc	a5,0x31
    8000c52a:	b207b123          	sd	zero,-1246(a5) # 8003d048 <excpt+0x38>
    8000c52e:	0ff0000f          	fence
LOAD_INSTRUCTION(ld, "ld", uint64_t);
    8000c532:	00093983          	ld	s3,0(s2)
    value = ld(vaddr_f);
    TEST_ASSERT("load double word address is not aligned result in a lam",         
    8000c536:	08200593          	li	a1,130
    8000c53a:	00013617          	auipc	a2,0x13
    8000c53e:	13660613          	add	a2,a2,310 # 8001f670 <__func__.1+0x29e0>
    8000c542:	00011517          	auipc	a0,0x11
    8000c546:	a4e50513          	add	a0,a0,-1458 # 8001cf90 <__func__.1+0x300>
    8000c54a:	6810e0ef          	jal	8001b3ca <printf>
    8000c54e:	00144783          	lbu	a5,1(s0)
    8000c552:	00011597          	auipc	a1,0x11
    8000c556:	a1658593          	add	a1,a1,-1514 # 8001cf68 <__func__.1+0x2d8>
    8000c55a:	c789                	beqz	a5,8000c564 <addr_unaligned+0x214>
    8000c55c:	6418                	ld	a4,8(s0)
    8000c55e:	4791                	li	a5,4
    8000c560:	2ef70263          	beq	a4,a5,8000c844 <addr_unaligned+0x4f4>
    8000c564:	00011517          	auipc	a0,0x11
    8000c568:	a4450513          	add	a0,a0,-1468 # 8001cfa8 <__func__.1+0x318>
    8000c56c:	65f0e0ef          	jal	8001b3ca <printf>
    8000c570:	00144783          	lbu	a5,1(s0)
    8000c574:	c789                	beqz	a5,8000c57e <addr_unaligned+0x22e>
    8000c576:	6418                	ld	a4,8(s0)
    8000c578:	4791                	li	a5,4
    8000c57a:	00f70c63          	beq	a4,a5,8000c592 <addr_unaligned+0x242>
    8000c57e:	00011517          	auipc	a0,0x11
    8000c582:	a3250513          	add	a0,a0,-1486 # 8001cfb0 <__func__.1+0x320>
    8000c586:	6450e0ef          	jal	8001b3ca <printf>
    8000c58a:	02900513          	li	a0,41
    8000c58e:	50f0d0ef          	jal	8001a29c <putchar>
    8000c592:	4529                	li	a0,10
    8000c594:	5090d0ef          	jal	8001a29c <putchar>
    8000c598:	c491                	beqz	s1,8000c5a4 <addr_unaligned+0x254>
    8000c59a:	00144783          	lbu	a5,1(s0)
    8000c59e:	4481                	li	s1,0
    8000c5a0:	24079d63          	bnez	a5,8000c7fa <addr_unaligned+0x4aa>
        excpt.triggered == true&&
        excpt.cause == CAUSE_LAM
    );

    //store byte
    TEST_SETUP_EXCEPT();        
    8000c5a4:	0ff0000f          	fence
    8000c5a8:	4785                	li	a5,1
    8000c5aa:	00f41023          	sh	a5,0(s0)
    8000c5ae:	00031797          	auipc	a5,0x31
    8000c5b2:	a807bd23          	sd	zero,-1382(a5) # 8003d048 <excpt+0x38>
    8000c5b6:	0ff0000f          	fence
STORE_INSTRUCTION(sb, "sb", uint8_t);
    8000c5ba:	01390023          	sb	s3,0(s2)
    sb(vaddr_f,value);
    TEST_ASSERT("store byte address is not aligned successful",         
    8000c5be:	08200593          	li	a1,130
    8000c5c2:	00013617          	auipc	a2,0x13
    8000c5c6:	0e660613          	add	a2,a2,230 # 8001f6a8 <__func__.1+0x2a18>
    8000c5ca:	00011517          	auipc	a0,0x11
    8000c5ce:	9c650513          	add	a0,a0,-1594 # 8001cf90 <__func__.1+0x300>
    8000c5d2:	5f90e0ef          	jal	8001b3ca <printf>
    8000c5d6:	00144783          	lbu	a5,1(s0)
    8000c5da:	00011597          	auipc	a1,0x11
    8000c5de:	98e58593          	add	a1,a1,-1650 # 8001cf68 <__func__.1+0x2d8>
    8000c5e2:	e789                	bnez	a5,8000c5ec <addr_unaligned+0x29c>
    8000c5e4:	00011597          	auipc	a1,0x11
    8000c5e8:	97458593          	add	a1,a1,-1676 # 8001cf58 <__func__.1+0x2c8>
    8000c5ec:	00011517          	auipc	a0,0x11
    8000c5f0:	9bc50513          	add	a0,a0,-1604 # 8001cfa8 <__func__.1+0x318>
    8000c5f4:	5d70e0ef          	jal	8001b3ca <printf>
    8000c5f8:	00144783          	lbu	a5,1(s0)
    8000c5fc:	22079963          	bnez	a5,8000c82e <addr_unaligned+0x4de>
    8000c600:	4529                	li	a0,10
    8000c602:	49b0d0ef          	jal	8001a29c <putchar>
    8000c606:	c489                	beqz	s1,8000c610 <addr_unaligned+0x2c0>
    8000c608:	00144483          	lbu	s1,1(s0)
    8000c60c:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

    //store halfsam
    TEST_SETUP_EXCEPT();        
    8000c610:	0ff0000f          	fence
    8000c614:	4785                	li	a5,1
    8000c616:	00f41023          	sh	a5,0(s0)
    8000c61a:	00031797          	auipc	a5,0x31
    8000c61e:	a207b723          	sd	zero,-1490(a5) # 8003d048 <excpt+0x38>
    8000c622:	0ff0000f          	fence
STORE_INSTRUCTION(sh, "sh", uint16_t);
    8000c626:	01391023          	sh	s3,0(s2)
    sh(vaddr_f,value);
    TEST_ASSERT("store half address is not aligned result in a sam",         
    8000c62a:	08200593          	li	a1,130
    8000c62e:	00013617          	auipc	a2,0x13
    8000c632:	0aa60613          	add	a2,a2,170 # 8001f6d8 <__func__.1+0x2a48>
    8000c636:	00011517          	auipc	a0,0x11
    8000c63a:	95a50513          	add	a0,a0,-1702 # 8001cf90 <__func__.1+0x300>
    8000c63e:	58d0e0ef          	jal	8001b3ca <printf>
    8000c642:	00144783          	lbu	a5,1(s0)
    8000c646:	00011597          	auipc	a1,0x11
    8000c64a:	92258593          	add	a1,a1,-1758 # 8001cf68 <__func__.1+0x2d8>
    8000c64e:	c789                	beqz	a5,8000c658 <addr_unaligned+0x308>
    8000c650:	6418                	ld	a4,8(s0)
    8000c652:	4799                	li	a5,6
    8000c654:	1ef70d63          	beq	a4,a5,8000c84e <addr_unaligned+0x4fe>
    8000c658:	00011517          	auipc	a0,0x11
    8000c65c:	95050513          	add	a0,a0,-1712 # 8001cfa8 <__func__.1+0x318>
    8000c660:	56b0e0ef          	jal	8001b3ca <printf>
    8000c664:	00144783          	lbu	a5,1(s0)
    8000c668:	c789                	beqz	a5,8000c672 <addr_unaligned+0x322>
    8000c66a:	6418                	ld	a4,8(s0)
    8000c66c:	4799                	li	a5,6
    8000c66e:	00f70c63          	beq	a4,a5,8000c686 <addr_unaligned+0x336>
    8000c672:	00011517          	auipc	a0,0x11
    8000c676:	93e50513          	add	a0,a0,-1730 # 8001cfb0 <__func__.1+0x320>
    8000c67a:	5510e0ef          	jal	8001b3ca <printf>
    8000c67e:	02900513          	li	a0,41
    8000c682:	41b0d0ef          	jal	8001a29c <putchar>
    8000c686:	4529                	li	a0,10
    8000c688:	4150d0ef          	jal	8001a29c <putchar>
    8000c68c:	c491                	beqz	s1,8000c698 <addr_unaligned+0x348>
    8000c68e:	00144783          	lbu	a5,1(s0)
    8000c692:	4481                	li	s1,0
    8000c694:	14079e63          	bnez	a5,8000c7f0 <addr_unaligned+0x4a0>
        excpt.triggered == true&&
        excpt.cause == CAUSE_SAM
    );
    
    //store wordsam
    TEST_SETUP_EXCEPT();        
    8000c698:	0ff0000f          	fence
    8000c69c:	4785                	li	a5,1
    8000c69e:	00f41023          	sh	a5,0(s0)
    8000c6a2:	00031797          	auipc	a5,0x31
    8000c6a6:	9a07b323          	sd	zero,-1626(a5) # 8003d048 <excpt+0x38>
    8000c6aa:	0ff0000f          	fence
STORE_INSTRUCTION(sw, "sw", uint32_t);
    8000c6ae:	01392023          	sw	s3,0(s2)
    sw(vaddr_f,value);
    TEST_ASSERT("store word address is not aligned result in a sam",         
    8000c6b2:	08200593          	li	a1,130
    8000c6b6:	00013617          	auipc	a2,0x13
    8000c6ba:	05a60613          	add	a2,a2,90 # 8001f710 <__func__.1+0x2a80>
    8000c6be:	00011517          	auipc	a0,0x11
    8000c6c2:	8d250513          	add	a0,a0,-1838 # 8001cf90 <__func__.1+0x300>
    8000c6c6:	5050e0ef          	jal	8001b3ca <printf>
    8000c6ca:	00144783          	lbu	a5,1(s0)
    8000c6ce:	00011597          	auipc	a1,0x11
    8000c6d2:	89a58593          	add	a1,a1,-1894 # 8001cf68 <__func__.1+0x2d8>
    8000c6d6:	c789                	beqz	a5,8000c6e0 <addr_unaligned+0x390>
    8000c6d8:	6418                	ld	a4,8(s0)
    8000c6da:	4799                	li	a5,6
    8000c6dc:	16f70e63          	beq	a4,a5,8000c858 <addr_unaligned+0x508>
    8000c6e0:	00011517          	auipc	a0,0x11
    8000c6e4:	8c850513          	add	a0,a0,-1848 # 8001cfa8 <__func__.1+0x318>
    8000c6e8:	4e30e0ef          	jal	8001b3ca <printf>
    8000c6ec:	00144783          	lbu	a5,1(s0)
    8000c6f0:	c789                	beqz	a5,8000c6fa <addr_unaligned+0x3aa>
    8000c6f2:	6418                	ld	a4,8(s0)
    8000c6f4:	4799                	li	a5,6
    8000c6f6:	00f70c63          	beq	a4,a5,8000c70e <addr_unaligned+0x3be>
    8000c6fa:	00011517          	auipc	a0,0x11
    8000c6fe:	8b650513          	add	a0,a0,-1866 # 8001cfb0 <__func__.1+0x320>
    8000c702:	4c90e0ef          	jal	8001b3ca <printf>
    8000c706:	02900513          	li	a0,41
    8000c70a:	3930d0ef          	jal	8001a29c <putchar>
    8000c70e:	4529                	li	a0,10
    8000c710:	38d0d0ef          	jal	8001a29c <putchar>
    8000c714:	c489                	beqz	s1,8000c71e <addr_unaligned+0x3ce>
    8000c716:	00144783          	lbu	a5,1(s0)
    8000c71a:	4481                	li	s1,0
    8000c71c:	e7e9                	bnez	a5,8000c7e6 <addr_unaligned+0x496>
        excpt.triggered == true&&
        excpt.cause == CAUSE_SAM
    );

    //store double wordsam
    TEST_SETUP_EXCEPT();        
    8000c71e:	0ff0000f          	fence
    8000c722:	4785                	li	a5,1
    8000c724:	00f41023          	sh	a5,0(s0)
    8000c728:	00031797          	auipc	a5,0x31
    8000c72c:	9207b023          	sd	zero,-1760(a5) # 8003d048 <excpt+0x38>
    8000c730:	0ff0000f          	fence
STORE_INSTRUCTION(sd, "sd", uint64_t);
    8000c734:	01393023          	sd	s3,0(s2)
    sd(vaddr_f,value);
    TEST_ASSERT("store double word address is not aligned result in a sam",         
    8000c738:	08200593          	li	a1,130
    8000c73c:	00013617          	auipc	a2,0x13
    8000c740:	00c60613          	add	a2,a2,12 # 8001f748 <__func__.1+0x2ab8>
    8000c744:	00011517          	auipc	a0,0x11
    8000c748:	84c50513          	add	a0,a0,-1972 # 8001cf90 <__func__.1+0x300>
    8000c74c:	47f0e0ef          	jal	8001b3ca <printf>
    8000c750:	00144783          	lbu	a5,1(s0)
    8000c754:	00011597          	auipc	a1,0x11
    8000c758:	81458593          	add	a1,a1,-2028 # 8001cf68 <__func__.1+0x2d8>
    8000c75c:	c789                	beqz	a5,8000c766 <addr_unaligned+0x416>
    8000c75e:	6418                	ld	a4,8(s0)
    8000c760:	4799                	li	a5,6
    8000c762:	10f70063          	beq	a4,a5,8000c862 <addr_unaligned+0x512>
    8000c766:	00011517          	auipc	a0,0x11
    8000c76a:	84250513          	add	a0,a0,-1982 # 8001cfa8 <__func__.1+0x318>
    8000c76e:	45d0e0ef          	jal	8001b3ca <printf>
    8000c772:	00144783          	lbu	a5,1(s0)
    8000c776:	c789                	beqz	a5,8000c780 <addr_unaligned+0x430>
    8000c778:	6418                	ld	a4,8(s0)
    8000c77a:	4799                	li	a5,6
    8000c77c:	00f70c63          	beq	a4,a5,8000c794 <addr_unaligned+0x444>
    8000c780:	00011517          	auipc	a0,0x11
    8000c784:	83050513          	add	a0,a0,-2000 # 8001cfb0 <__func__.1+0x320>
    8000c788:	4430e0ef          	jal	8001b3ca <printf>
    8000c78c:	02900513          	li	a0,41
    8000c790:	30d0d0ef          	jal	8001a29c <putchar>
    8000c794:	4529                	li	a0,10
    8000c796:	3070d0ef          	jal	8001a29c <putchar>
    8000c79a:	c0a1                	beqz	s1,8000c7da <addr_unaligned+0x48a>
    8000c79c:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true&&
        excpt.cause == CAUSE_SAM
    );

    TEST_END();
    8000c7a0:	00010597          	auipc	a1,0x10
    8000c7a4:	7c858593          	add	a1,a1,1992 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("store double word address is not aligned result in a sam",         
    8000c7a8:	c491                	beqz	s1,8000c7b4 <addr_unaligned+0x464>
    8000c7aa:	6418                	ld	a4,8(s0)
    8000c7ac:	4799                	li	a5,6
    8000c7ae:	0cf70963          	beq	a4,a5,8000c880 <addr_unaligned+0x530>
    8000c7b2:	4481                	li	s1,0
    TEST_END();
    8000c7b4:	00011517          	auipc	a0,0x11
    8000c7b8:	85c50513          	add	a0,a0,-1956 # 8001d010 <__func__.1+0x380>
    8000c7bc:	40f0e0ef          	jal	8001b3ca <printf>
    8000c7c0:	4511                	li	a0,4
    8000c7c2:	b1cf40ef          	jal	80000ade <goto_priv>
    8000c7c6:	b61f40ef          	jal	80001326 <reset_state>

    8000c7ca:	70a2                	ld	ra,40(sp)
    8000c7cc:	7402                	ld	s0,32(sp)
    8000c7ce:	6942                	ld	s2,16(sp)
    8000c7d0:	69a2                	ld	s3,8(sp)
    8000c7d2:	8526                	mv	a0,s1
    8000c7d4:	64e2                	ld	s1,24(sp)
    8000c7d6:	6145                	add	sp,sp,48
    8000c7d8:	8082                	ret
    TEST_ASSERT("store double word address is not aligned result in a sam",         
    8000c7da:	4481                	li	s1,0
    TEST_END();
    8000c7dc:	00010597          	auipc	a1,0x10
    8000c7e0:	78c58593          	add	a1,a1,1932 # 8001cf68 <__func__.1+0x2d8>
    8000c7e4:	bfc1                	j	8000c7b4 <addr_unaligned+0x464>
    TEST_ASSERT("store word address is not aligned result in a sam",         
    8000c7e6:	6404                	ld	s1,8(s0)
    8000c7e8:	14e9                	add	s1,s1,-6
    8000c7ea:	0014b493          	seqz	s1,s1
    8000c7ee:	bf05                	j	8000c71e <addr_unaligned+0x3ce>
    TEST_ASSERT("store half address is not aligned result in a sam",         
    8000c7f0:	6404                	ld	s1,8(s0)
    8000c7f2:	14e9                	add	s1,s1,-6
    8000c7f4:	0014b493          	seqz	s1,s1
    8000c7f8:	b545                	j	8000c698 <addr_unaligned+0x348>
    TEST_ASSERT("load double word address is not aligned result in a lam",         
    8000c7fa:	6404                	ld	s1,8(s0)
    8000c7fc:	14f1                	add	s1,s1,-4
    8000c7fe:	0014b493          	seqz	s1,s1
    8000c802:	b34d                	j	8000c5a4 <addr_unaligned+0x254>
    TEST_ASSERT("load word address is not aligned result in a lam",         
    8000c804:	6404                	ld	s1,8(s0)
    8000c806:	14f1                	add	s1,s1,-4
    8000c808:	0014b493          	seqz	s1,s1
    8000c80c:	bb01                	j	8000c51c <addr_unaligned+0x1cc>
    TEST_ASSERT(" load half address is not aligned result in a lam",         
    8000c80e:	6404                	ld	s1,8(s0)
    8000c810:	14f1                	add	s1,s1,-4
    8000c812:	0014b493          	seqz	s1,s1
    8000c816:	b9bd                	j	8000c494 <addr_unaligned+0x144>
    TEST_ASSERT("load byte address is not aligned successful",         
    8000c818:	00010517          	auipc	a0,0x10
    8000c81c:	79850513          	add	a0,a0,1944 # 8001cfb0 <__func__.1+0x320>
    8000c820:	3ab0e0ef          	jal	8001b3ca <printf>
    8000c824:	02900513          	li	a0,41
    8000c828:	2750d0ef          	jal	8001a29c <putchar>
    8000c82c:	bed1                	j	8000c400 <addr_unaligned+0xb0>
    TEST_ASSERT("store byte address is not aligned successful",         
    8000c82e:	00010517          	auipc	a0,0x10
    8000c832:	78250513          	add	a0,a0,1922 # 8001cfb0 <__func__.1+0x320>
    8000c836:	3950e0ef          	jal	8001b3ca <printf>
    8000c83a:	02900513          	li	a0,41
    8000c83e:	25f0d0ef          	jal	8001a29c <putchar>
    8000c842:	bb7d                	j	8000c600 <addr_unaligned+0x2b0>
    TEST_ASSERT("load double word address is not aligned result in a lam",         
    8000c844:	00010597          	auipc	a1,0x10
    8000c848:	71458593          	add	a1,a1,1812 # 8001cf58 <__func__.1+0x2c8>
    8000c84c:	bb21                	j	8000c564 <addr_unaligned+0x214>
    TEST_ASSERT("store half address is not aligned result in a sam",         
    8000c84e:	00010597          	auipc	a1,0x10
    8000c852:	70a58593          	add	a1,a1,1802 # 8001cf58 <__func__.1+0x2c8>
    8000c856:	b509                	j	8000c658 <addr_unaligned+0x308>
    TEST_ASSERT("store word address is not aligned result in a sam",         
    8000c858:	00010597          	auipc	a1,0x10
    8000c85c:	70058593          	add	a1,a1,1792 # 8001cf58 <__func__.1+0x2c8>
    8000c860:	b541                	j	8000c6e0 <addr_unaligned+0x390>
    TEST_ASSERT("store double word address is not aligned result in a sam",         
    8000c862:	00010597          	auipc	a1,0x10
    8000c866:	6f658593          	add	a1,a1,1782 # 8001cf58 <__func__.1+0x2c8>
    8000c86a:	bdf5                	j	8000c766 <addr_unaligned+0x416>
    TEST_ASSERT(" load half address is not aligned result in a lam",         
    8000c86c:	00010597          	auipc	a1,0x10
    8000c870:	6ec58593          	add	a1,a1,1772 # 8001cf58 <__func__.1+0x2c8>
    8000c874:	bef9                	j	8000c452 <addr_unaligned+0x102>
    TEST_ASSERT("load word address is not aligned result in a lam",         
    8000c876:	00010597          	auipc	a1,0x10
    8000c87a:	6e258593          	add	a1,a1,1762 # 8001cf58 <__func__.1+0x2c8>
    8000c87e:	b9b9                	j	8000c4dc <addr_unaligned+0x18c>
    TEST_END();
    8000c880:	00010597          	auipc	a1,0x10
    8000c884:	6d858593          	add	a1,a1,1752 # 8001cf58 <__func__.1+0x2c8>
    8000c888:	b735                	j	8000c7b4 <addr_unaligned+0x464>

000000008000c88a <illegal_except_1>:
#include <rvh_test.h>
#include <page_tables.h>
#include <csrs.h> 

bool illegal_except_1() {
    8000c88a:	1101                	add	sp,sp,-32

    TEST_START();
    8000c88c:	0000f597          	auipc	a1,0xf
    8000c890:	71458593          	add	a1,a1,1812 # 8001bfa0 <__func__.13>
    8000c894:	00010517          	auipc	a0,0x10
    8000c898:	6e450513          	add	a0,a0,1764 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_1() {
    8000c89c:	ec06                	sd	ra,24(sp)
    8000c89e:	e822                	sd	s0,16(sp)
    8000c8a0:	e426                	sd	s1,8(sp)
    TEST_START();
    8000c8a2:	3290e0ef          	jal	8001b3ca <printf>
    8000c8a6:	4529                	li	a0,10
    8000c8a8:	1f50d0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000c8ac:	0ff0000f          	fence
    8000c8b0:	4785                	li	a5,1
    8000c8b2:	00030417          	auipc	s0,0x30
    8000c8b6:	75e40413          	add	s0,s0,1886 # 8003d010 <excpt>
    8000c8ba:	00f41023          	sh	a5,0(s0)
    8000c8be:	00030797          	auipc	a5,0x30
    8000c8c2:	7807b523          	sd	zero,1930(a5) # 8003d048 <excpt+0x38>
    8000c8c6:	0ff0000f          	fence
    //     excpt.triggered == true &&
    //     excpt.cause == CAUSE_ILI
    // ); 

    //CSRCSRCSR
    goto_priv(PRIV_M);
    8000c8ca:	4511                	li	a0,4
    8000c8cc:	a12f40ef          	jal	80000ade <goto_priv>
    CSRW(CSR_MCONFIGPTR,0xfff);
    8000c8d0:	6785                	lui	a5,0x1
    8000c8d2:	37fd                	addw	a5,a5,-1 # fff <_test_table_size+0xffe>
    8000c8d4:	f1579073          	csrw	0xf15,a5
    TEST_ASSERT("write csr which is read-only leads to illegal instruction interrupt",
    8000c8d8:	08200593          	li	a1,130
    8000c8dc:	00013617          	auipc	a2,0x13
    8000c8e0:	eac60613          	add	a2,a2,-340 # 8001f788 <__func__.1+0x2af8>
    8000c8e4:	00010517          	auipc	a0,0x10
    8000c8e8:	6ac50513          	add	a0,a0,1708 # 8001cf90 <__func__.1+0x300>
    8000c8ec:	2df0e0ef          	jal	8001b3ca <printf>
    8000c8f0:	00144783          	lbu	a5,1(s0)
    8000c8f4:	00010597          	auipc	a1,0x10
    8000c8f8:	67458593          	add	a1,a1,1652 # 8001cf68 <__func__.1+0x2d8>
    8000c8fc:	c789                	beqz	a5,8000c906 <illegal_except_1+0x7c>
    8000c8fe:	6418                	ld	a4,8(s0)
    8000c900:	4789                	li	a5,2
    8000c902:	10f70e63          	beq	a4,a5,8000ca1e <illegal_except_1+0x194>
    8000c906:	00010517          	auipc	a0,0x10
    8000c90a:	6a250513          	add	a0,a0,1698 # 8001cfa8 <__func__.1+0x318>
    8000c90e:	2bd0e0ef          	jal	8001b3ca <printf>
    8000c912:	00144783          	lbu	a5,1(s0)
    8000c916:	c789                	beqz	a5,8000c920 <illegal_except_1+0x96>
    8000c918:	6418                	ld	a4,8(s0)
    8000c91a:	4789                	li	a5,2
    8000c91c:	00f70c63          	beq	a4,a5,8000c934 <illegal_except_1+0xaa>
    8000c920:	00010517          	auipc	a0,0x10
    8000c924:	69050513          	add	a0,a0,1680 # 8001cfb0 <__func__.1+0x320>
    8000c928:	2a30e0ef          	jal	8001b3ca <printf>
    8000c92c:	02900513          	li	a0,41
    8000c930:	16d0d0ef          	jal	8001a29c <putchar>
    8000c934:	4529                	li	a0,10
    8000c936:	1670d0ef          	jal	8001a29c <putchar>
    8000c93a:	00144783          	lbu	a5,1(s0)
    8000c93e:	4481                	li	s1,0
    8000c940:	c789                	beqz	a5,8000c94a <illegal_except_1+0xc0>
    8000c942:	6404                	ld	s1,8(s0)
    8000c944:	14f9                	add	s1,s1,-2
    8000c946:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_ILI 
    ); 


    //CSR
    goto_priv(PRIV_HS);
    8000c94a:	450d                	li	a0,3
    8000c94c:	992f40ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000c950:	0ff0000f          	fence
    8000c954:	4785                	li	a5,1
    8000c956:	00f41023          	sh	a5,0(s0)
    8000c95a:	00030797          	auipc	a5,0x30
    8000c95e:	6e07b723          	sd	zero,1774(a5) # 8003d048 <excpt+0x38>
    8000c962:	0ff0000f          	fence
    CSRR(CSR_MIE);
    8000c966:	304027f3          	csrr	a5,mie
    TEST_ASSERT("low priviliege mode access high priviliege csr leads to illegal instruction interrupt",
    8000c96a:	08200593          	li	a1,130
    8000c96e:	00013617          	auipc	a2,0x13
    8000c972:	e6260613          	add	a2,a2,-414 # 8001f7d0 <__func__.1+0x2b40>
    8000c976:	00010517          	auipc	a0,0x10
    8000c97a:	61a50513          	add	a0,a0,1562 # 8001cf90 <__func__.1+0x300>
    8000c97e:	24d0e0ef          	jal	8001b3ca <printf>
    8000c982:	00144783          	lbu	a5,1(s0)
    8000c986:	00010597          	auipc	a1,0x10
    8000c98a:	5e258593          	add	a1,a1,1506 # 8001cf68 <__func__.1+0x2d8>
    8000c98e:	c789                	beqz	a5,8000c998 <illegal_except_1+0x10e>
    8000c990:	6418                	ld	a4,8(s0)
    8000c992:	4789                	li	a5,2
    8000c994:	08f70063          	beq	a4,a5,8000ca14 <illegal_except_1+0x18a>
    8000c998:	00010517          	auipc	a0,0x10
    8000c99c:	61050513          	add	a0,a0,1552 # 8001cfa8 <__func__.1+0x318>
    8000c9a0:	22b0e0ef          	jal	8001b3ca <printf>
    8000c9a4:	00144783          	lbu	a5,1(s0)
    8000c9a8:	c789                	beqz	a5,8000c9b2 <illegal_except_1+0x128>
    8000c9aa:	6418                	ld	a4,8(s0)
    8000c9ac:	4789                	li	a5,2
    8000c9ae:	00f70c63          	beq	a4,a5,8000c9c6 <illegal_except_1+0x13c>
    8000c9b2:	00010517          	auipc	a0,0x10
    8000c9b6:	5fe50513          	add	a0,a0,1534 # 8001cfb0 <__func__.1+0x320>
    8000c9ba:	2110e0ef          	jal	8001b3ca <printf>
    8000c9be:	02900513          	li	a0,41
    8000c9c2:	0db0d0ef          	jal	8001a29c <putchar>
    8000c9c6:	4529                	li	a0,10
    8000c9c8:	0d50d0ef          	jal	8001a29c <putchar>
    8000c9cc:	cc95                	beqz	s1,8000ca08 <illegal_except_1+0x17e>
    8000c9ce:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000c9d2:	00010597          	auipc	a1,0x10
    8000c9d6:	59658593          	add	a1,a1,1430 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("low priviliege mode access high priviliege csr leads to illegal instruction interrupt",
    8000c9da:	c491                	beqz	s1,8000c9e6 <illegal_except_1+0x15c>
    8000c9dc:	6418                	ld	a4,8(s0)
    8000c9de:	4789                	li	a5,2
    8000c9e0:	04f70463          	beq	a4,a5,8000ca28 <illegal_except_1+0x19e>
    8000c9e4:	4481                	li	s1,0
    TEST_END();
    8000c9e6:	00010517          	auipc	a0,0x10
    8000c9ea:	62a50513          	add	a0,a0,1578 # 8001d010 <__func__.1+0x380>
    8000c9ee:	1dd0e0ef          	jal	8001b3ca <printf>
    8000c9f2:	4511                	li	a0,4
    8000c9f4:	8eaf40ef          	jal	80000ade <goto_priv>
    8000c9f8:	92ff40ef          	jal	80001326 <reset_state>

}
    8000c9fc:	60e2                	ld	ra,24(sp)
    8000c9fe:	6442                	ld	s0,16(sp)
    8000ca00:	8526                	mv	a0,s1
    8000ca02:	64a2                	ld	s1,8(sp)
    8000ca04:	6105                	add	sp,sp,32
    8000ca06:	8082                	ret
    TEST_ASSERT("low priviliege mode access high priviliege csr leads to illegal instruction interrupt",
    8000ca08:	4481                	li	s1,0
    TEST_END();
    8000ca0a:	00010597          	auipc	a1,0x10
    8000ca0e:	55e58593          	add	a1,a1,1374 # 8001cf68 <__func__.1+0x2d8>
    8000ca12:	bfd1                	j	8000c9e6 <illegal_except_1+0x15c>
    TEST_ASSERT("low priviliege mode access high priviliege csr leads to illegal instruction interrupt",
    8000ca14:	00010597          	auipc	a1,0x10
    8000ca18:	54458593          	add	a1,a1,1348 # 8001cf58 <__func__.1+0x2c8>
    8000ca1c:	bfb5                	j	8000c998 <illegal_except_1+0x10e>
    TEST_ASSERT("write csr which is read-only leads to illegal instruction interrupt",
    8000ca1e:	00010597          	auipc	a1,0x10
    8000ca22:	53a58593          	add	a1,a1,1338 # 8001cf58 <__func__.1+0x2c8>
    8000ca26:	b5c5                	j	8000c906 <illegal_except_1+0x7c>
    TEST_END();
    8000ca28:	00010597          	auipc	a1,0x10
    8000ca2c:	53058593          	add	a1,a1,1328 # 8001cf58 <__func__.1+0x2c8>
    8000ca30:	bf5d                	j	8000c9e6 <illegal_except_1+0x15c>

000000008000ca32 <illegal_except_2>:

bool illegal_except_2() {
    8000ca32:	1101                	add	sp,sp,-32

    TEST_START();
    8000ca34:	0000f597          	auipc	a1,0xf
    8000ca38:	58458593          	add	a1,a1,1412 # 8001bfb8 <__func__.12>
    8000ca3c:	00010517          	auipc	a0,0x10
    8000ca40:	53c50513          	add	a0,a0,1340 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_2() {
    8000ca44:	ec06                	sd	ra,24(sp)
    8000ca46:	e822                	sd	s0,16(sp)
    8000ca48:	e426                	sd	s1,8(sp)
    TEST_START();
    8000ca4a:	1810e0ef          	jal	8001b3ca <printf>
    8000ca4e:	4529                	li	a0,10
    8000ca50:	04d0d0ef          	jal	8001a29c <putchar>


    //SSatpsstatus.TVM
    goto_priv(PRIV_M);
    8000ca54:	4511                	li	a0,4
    8000ca56:	888f40ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, MSTATUS_TVM);
    8000ca5a:	001007b7          	lui	a5,0x100
    8000ca5e:	3007a073          	csrs	mstatus,a5
    CSRW(satp, 0x0);    //
    8000ca62:	18005073          	csrw	satp,0
    goto_priv(PRIV_HS);
    8000ca66:	450d                	li	a0,3
    8000ca68:	876f40ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000ca6c:	0ff0000f          	fence
    8000ca70:	4785                	li	a5,1
    8000ca72:	00030417          	auipc	s0,0x30
    8000ca76:	59e40413          	add	s0,s0,1438 # 8003d010 <excpt>
    8000ca7a:	00f41023          	sh	a5,0(s0)
    8000ca7e:	00030797          	auipc	a5,0x30
    8000ca82:	5c07b523          	sd	zero,1482(a5) # 8003d048 <excpt+0x38>
    8000ca86:	0ff0000f          	fence
    CSRR(satp);
    8000ca8a:	180027f3          	csrr	a5,satp
    TEST_ASSERT("The Satp register was accessed in S mode without virtual memory enabled leads to ili when tvm=1",
    8000ca8e:	08200593          	li	a1,130
    8000ca92:	00013617          	auipc	a2,0x13
    8000ca96:	d9660613          	add	a2,a2,-618 # 8001f828 <__func__.1+0x2b98>
    8000ca9a:	00010517          	auipc	a0,0x10
    8000ca9e:	4f650513          	add	a0,a0,1270 # 8001cf90 <__func__.1+0x300>
    8000caa2:	1290e0ef          	jal	8001b3ca <printf>
    8000caa6:	00144783          	lbu	a5,1(s0)
    8000caaa:	00010597          	auipc	a1,0x10
    8000caae:	4be58593          	add	a1,a1,1214 # 8001cf68 <__func__.1+0x2d8>
    8000cab2:	c789                	beqz	a5,8000cabc <illegal_except_2+0x8a>
    8000cab4:	6418                	ld	a4,8(s0)
    8000cab6:	4789                	li	a5,2
    8000cab8:	06f70e63          	beq	a4,a5,8000cb34 <illegal_except_2+0x102>
    8000cabc:	00010517          	auipc	a0,0x10
    8000cac0:	4ec50513          	add	a0,a0,1260 # 8001cfa8 <__func__.1+0x318>
    8000cac4:	1070e0ef          	jal	8001b3ca <printf>
    8000cac8:	00144783          	lbu	a5,1(s0)
    8000cacc:	c789                	beqz	a5,8000cad6 <illegal_except_2+0xa4>
    8000cace:	6418                	ld	a4,8(s0)
    8000cad0:	4789                	li	a5,2
    8000cad2:	00f70c63          	beq	a4,a5,8000caea <illegal_except_2+0xb8>
    8000cad6:	00010517          	auipc	a0,0x10
    8000cada:	4da50513          	add	a0,a0,1242 # 8001cfb0 <__func__.1+0x320>
    8000cade:	0ed0e0ef          	jal	8001b3ca <printf>
    8000cae2:	02900513          	li	a0,41
    8000cae6:	7b60d0ef          	jal	8001a29c <putchar>
    8000caea:	4529                	li	a0,10
    8000caec:	7b00d0ef          	jal	8001a29c <putchar>
    8000caf0:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000caf4:	00010597          	auipc	a1,0x10
    8000caf8:	47458593          	add	a1,a1,1140 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("The Satp register was accessed in S mode without virtual memory enabled leads to ili when tvm=1",
    8000cafc:	c491                	beqz	s1,8000cb08 <illegal_except_2+0xd6>
    8000cafe:	6418                	ld	a4,8(s0)
    8000cb00:	4789                	li	a5,2
    8000cb02:	02f70463          	beq	a4,a5,8000cb2a <illegal_except_2+0xf8>
    8000cb06:	4481                	li	s1,0
    TEST_END();
    8000cb08:	00010517          	auipc	a0,0x10
    8000cb0c:	50850513          	add	a0,a0,1288 # 8001d010 <__func__.1+0x380>
    8000cb10:	0bb0e0ef          	jal	8001b3ca <printf>
    8000cb14:	4511                	li	a0,4
    8000cb16:	fc9f30ef          	jal	80000ade <goto_priv>
    8000cb1a:	80df40ef          	jal	80001326 <reset_state>

}
    8000cb1e:	60e2                	ld	ra,24(sp)
    8000cb20:	6442                	ld	s0,16(sp)
    8000cb22:	8526                	mv	a0,s1
    8000cb24:	64a2                	ld	s1,8(sp)
    8000cb26:	6105                	add	sp,sp,32
    8000cb28:	8082                	ret
    TEST_END();
    8000cb2a:	00010597          	auipc	a1,0x10
    8000cb2e:	42e58593          	add	a1,a1,1070 # 8001cf58 <__func__.1+0x2c8>
    8000cb32:	bfd9                	j	8000cb08 <illegal_except_2+0xd6>
    TEST_ASSERT("The Satp register was accessed in S mode without virtual memory enabled leads to ili when tvm=1",
    8000cb34:	00010597          	auipc	a1,0x10
    8000cb38:	42458593          	add	a1,a1,1060 # 8001cf58 <__func__.1+0x2c8>
    8000cb3c:	b741                	j	8000cabc <illegal_except_2+0x8a>

000000008000cb3e <illegal_except_3>:

bool illegal_except_3() {
    8000cb3e:	1101                	add	sp,sp,-32

    TEST_START();
    8000cb40:	0000f597          	auipc	a1,0xf
    8000cb44:	49058593          	add	a1,a1,1168 # 8001bfd0 <__func__.11>
    8000cb48:	00010517          	auipc	a0,0x10
    8000cb4c:	43050513          	add	a0,a0,1072 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_3() {
    8000cb50:	ec06                	sd	ra,24(sp)
    8000cb52:	e822                	sd	s0,16(sp)
    8000cb54:	e426                	sd	s1,8(sp)
    TEST_START();
    8000cb56:	0750e0ef          	jal	8001b3ca <printf>
    8000cb5a:	4529                	li	a0,10
    8000cb5c:	7400d0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000cb60:	0ff0000f          	fence
    8000cb64:	4785                	li	a5,1
    8000cb66:	00030417          	auipc	s0,0x30
    8000cb6a:	4aa40413          	add	s0,s0,1194 # 8003d010 <excpt>
    8000cb6e:	00f41023          	sh	a5,0(s0)
    8000cb72:	00030797          	auipc	a5,0x30
    8000cb76:	4c07bb23          	sd	zero,1238(a5) # 8003d048 <excpt+0x38>
    8000cb7a:	0ff0000f          	fence

    //CSRWLRL
    printf("%llx\n",CSRR(CSR_MCAUSE));
    8000cb7e:	342025f3          	csrr	a1,mcause
    8000cb82:	00016517          	auipc	a0,0x16
    8000cb86:	ed650513          	add	a0,a0,-298 # 80022a58 <__func__.1+0x5dc8>
    8000cb8a:	0410e0ef          	jal	8001b3ca <printf>
    CSRW(CSR_MCAUSE,0xfffffffff);     //
    8000cb8e:	57fd                	li	a5,-1
    8000cb90:	83f1                	srl	a5,a5,0x1c
    8000cb92:	34279073          	csrw	mcause,a5
    printf("%llx\n",CSRR(CSR_MCAUSE));
    8000cb96:	342025f3          	csrr	a1,mcause
    8000cb9a:	00016517          	auipc	a0,0x16
    8000cb9e:	ebe50513          	add	a0,a0,-322 # 80022a58 <__func__.1+0x5dc8>
    8000cba2:	0290e0ef          	jal	8001b3ca <printf>
    TEST_ASSERT("write wlrl part of csr leads to illegal instruction interrupt",
    8000cba6:	08200593          	li	a1,130
    8000cbaa:	00013617          	auipc	a2,0x13
    8000cbae:	cde60613          	add	a2,a2,-802 # 8001f888 <__func__.1+0x2bf8>
    8000cbb2:	00010517          	auipc	a0,0x10
    8000cbb6:	3de50513          	add	a0,a0,990 # 8001cf90 <__func__.1+0x300>
    8000cbba:	0110e0ef          	jal	8001b3ca <printf>
    8000cbbe:	00144783          	lbu	a5,1(s0)
    8000cbc2:	00010597          	auipc	a1,0x10
    8000cbc6:	3a658593          	add	a1,a1,934 # 8001cf68 <__func__.1+0x2d8>
    8000cbca:	c789                	beqz	a5,8000cbd4 <illegal_except_3+0x96>
    8000cbcc:	6418                	ld	a4,8(s0)
    8000cbce:	4789                	li	a5,2
    8000cbd0:	06f70e63          	beq	a4,a5,8000cc4c <illegal_except_3+0x10e>
    8000cbd4:	00010517          	auipc	a0,0x10
    8000cbd8:	3d450513          	add	a0,a0,980 # 8001cfa8 <__func__.1+0x318>
    8000cbdc:	7ee0e0ef          	jal	8001b3ca <printf>
    8000cbe0:	00144783          	lbu	a5,1(s0)
    8000cbe4:	c789                	beqz	a5,8000cbee <illegal_except_3+0xb0>
    8000cbe6:	6418                	ld	a4,8(s0)
    8000cbe8:	4789                	li	a5,2
    8000cbea:	00f70c63          	beq	a4,a5,8000cc02 <illegal_except_3+0xc4>
    8000cbee:	00010517          	auipc	a0,0x10
    8000cbf2:	3c250513          	add	a0,a0,962 # 8001cfb0 <__func__.1+0x320>
    8000cbf6:	7d40e0ef          	jal	8001b3ca <printf>
    8000cbfa:	02900513          	li	a0,41
    8000cbfe:	69e0d0ef          	jal	8001a29c <putchar>
    8000cc02:	4529                	li	a0,10
    8000cc04:	6980d0ef          	jal	8001a29c <putchar>
    8000cc08:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 


    TEST_END();
    8000cc0c:	00010597          	auipc	a1,0x10
    8000cc10:	35c58593          	add	a1,a1,860 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("write wlrl part of csr leads to illegal instruction interrupt",
    8000cc14:	c491                	beqz	s1,8000cc20 <illegal_except_3+0xe2>
    8000cc16:	6418                	ld	a4,8(s0)
    8000cc18:	4789                	li	a5,2
    8000cc1a:	02f70463          	beq	a4,a5,8000cc42 <illegal_except_3+0x104>
    8000cc1e:	4481                	li	s1,0
    TEST_END();
    8000cc20:	00010517          	auipc	a0,0x10
    8000cc24:	3f050513          	add	a0,a0,1008 # 8001d010 <__func__.1+0x380>
    8000cc28:	7a20e0ef          	jal	8001b3ca <printf>
    8000cc2c:	4511                	li	a0,4
    8000cc2e:	eb1f30ef          	jal	80000ade <goto_priv>
    8000cc32:	ef4f40ef          	jal	80001326 <reset_state>
}
    8000cc36:	60e2                	ld	ra,24(sp)
    8000cc38:	6442                	ld	s0,16(sp)
    8000cc3a:	8526                	mv	a0,s1
    8000cc3c:	64a2                	ld	s1,8(sp)
    8000cc3e:	6105                	add	sp,sp,32
    8000cc40:	8082                	ret
    TEST_END();
    8000cc42:	00010597          	auipc	a1,0x10
    8000cc46:	31658593          	add	a1,a1,790 # 8001cf58 <__func__.1+0x2c8>
    8000cc4a:	bfd9                	j	8000cc20 <illegal_except_3+0xe2>
    TEST_ASSERT("write wlrl part of csr leads to illegal instruction interrupt",
    8000cc4c:	00010597          	auipc	a1,0x10
    8000cc50:	30c58593          	add	a1,a1,780 # 8001cf58 <__func__.1+0x2c8>
    8000cc54:	b741                	j	8000cbd4 <illegal_except_3+0x96>

000000008000cc56 <illegal_except_4>:



bool illegal_except_4() {
    8000cc56:	1101                	add	sp,sp,-32

    TEST_START();
    8000cc58:	0000f597          	auipc	a1,0xf
    8000cc5c:	39058593          	add	a1,a1,912 # 8001bfe8 <__func__.10>
    8000cc60:	00010517          	auipc	a0,0x10
    8000cc64:	31850513          	add	a0,a0,792 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_4() {
    8000cc68:	ec06                	sd	ra,24(sp)
    8000cc6a:	e822                	sd	s0,16(sp)
    8000cc6c:	e426                	sd	s1,8(sp)
    8000cc6e:	e04a                	sd	s2,0(sp)
    TEST_START();
    8000cc70:	75a0e0ef          	jal	8001b3ca <printf>
    8000cc74:	4529                	li	a0,10
    8000cc76:	6260d0ef          	jal	8001a29c <putchar>

    //MCSR
    goto_priv(PRIV_M);
    8000cc7a:	4511                	li	a0,4
    8000cc7c:	e63f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000cc80:	0ff0000f          	fence
    8000cc84:	4785                	li	a5,1
    8000cc86:	00030417          	auipc	s0,0x30
    8000cc8a:	38a40413          	add	s0,s0,906 # 8003d010 <excpt>
    8000cc8e:	00f41023          	sh	a5,0(s0)
    8000cc92:	00030797          	auipc	a5,0x30
    8000cc96:	3a07bb23          	sd	zero,950(a5) # 8003d048 <excpt+0x38>
    8000cc9a:	0ff0000f          	fence
    CSRR(CSR_MCAUSE);
    8000cc9e:	342027f3          	csrr	a5,mcause
    CSRR(CSR_SCAUSE);
    8000cca2:	142027f3          	csrr	a5,scause
    CSRR(CSR_VSCAUSE);
    8000cca6:	242027f3          	csrr	a5,vscause
    TEST_ASSERT("m mode access any csr successful",
    8000ccaa:	08200593          	li	a1,130
    8000ccae:	00013617          	auipc	a2,0x13
    8000ccb2:	c1a60613          	add	a2,a2,-998 # 8001f8c8 <__func__.1+0x2c38>
    8000ccb6:	00010517          	auipc	a0,0x10
    8000ccba:	2da50513          	add	a0,a0,730 # 8001cf90 <__func__.1+0x300>
    8000ccbe:	70c0e0ef          	jal	8001b3ca <printf>
    8000ccc2:	00144783          	lbu	a5,1(s0)
    8000ccc6:	00010597          	auipc	a1,0x10
    8000ccca:	29258593          	add	a1,a1,658 # 8001cf58 <__func__.1+0x2c8>
    8000ccce:	c789                	beqz	a5,8000ccd8 <illegal_except_4+0x82>
    8000ccd0:	00010597          	auipc	a1,0x10
    8000ccd4:	29858593          	add	a1,a1,664 # 8001cf68 <__func__.1+0x2d8>
    8000ccd8:	00010517          	auipc	a0,0x10
    8000ccdc:	2d050513          	add	a0,a0,720 # 8001cfa8 <__func__.1+0x318>
    8000cce0:	6ea0e0ef          	jal	8001b3ca <printf>
    8000cce4:	00144783          	lbu	a5,1(s0)
    8000cce8:	16079b63          	bnez	a5,8000ce5e <illegal_except_4+0x208>
    8000ccec:	4529                	li	a0,10
    8000ccee:	5ae0d0ef          	jal	8001a29c <putchar>
    8000ccf2:	00144903          	lbu	s2,1(s0)
        excpt.triggered == false
    ); 

    reset_state();
    8000ccf6:	e30f40ef          	jal	80001326 <reset_state>

    //CSR
    goto_priv(PRIV_HS);
    8000ccfa:	450d                	li	a0,3
    8000ccfc:	de3f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000cd00:	0ff0000f          	fence
    8000cd04:	4785                	li	a5,1
    8000cd06:	00f41023          	sh	a5,0(s0)
    8000cd0a:	00030797          	auipc	a5,0x30
    8000cd0e:	3207bf23          	sd	zero,830(a5) # 8003d048 <excpt+0x38>
    8000cd12:	0ff0000f          	fence
    CSRR(CSR_MCAUSE);
    8000cd16:	342027f3          	csrr	a5,mcause
    TEST_ASSERT("hs mode access higher privilege csr leads to ili",
    8000cd1a:	08200593          	li	a1,130
    8000cd1e:	00013617          	auipc	a2,0x13
    8000cd22:	bd260613          	add	a2,a2,-1070 # 8001f8f0 <__func__.1+0x2c60>
    8000cd26:	00010517          	auipc	a0,0x10
    8000cd2a:	26a50513          	add	a0,a0,618 # 8001cf90 <__func__.1+0x300>
    8000cd2e:	69c0e0ef          	jal	8001b3ca <printf>
    8000cd32:	00144783          	lbu	a5,1(s0)
    8000cd36:	00010597          	auipc	a1,0x10
    8000cd3a:	23258593          	add	a1,a1,562 # 8001cf68 <__func__.1+0x2d8>
    8000cd3e:	c789                	beqz	a5,8000cd48 <illegal_except_4+0xf2>
    8000cd40:	6418                	ld	a4,8(s0)
    8000cd42:	4789                	li	a5,2
    8000cd44:	12f70d63          	beq	a4,a5,8000ce7e <illegal_except_4+0x228>
    8000cd48:	00010517          	auipc	a0,0x10
    8000cd4c:	26050513          	add	a0,a0,608 # 8001cfa8 <__func__.1+0x318>
    8000cd50:	67a0e0ef          	jal	8001b3ca <printf>
    8000cd54:	00144783          	lbu	a5,1(s0)
    8000cd58:	c789                	beqz	a5,8000cd62 <illegal_except_4+0x10c>
    8000cd5a:	6418                	ld	a4,8(s0)
    8000cd5c:	4789                	li	a5,2
    8000cd5e:	00f70c63          	beq	a4,a5,8000cd76 <illegal_except_4+0x120>
    8000cd62:	00010517          	auipc	a0,0x10
    8000cd66:	24e50513          	add	a0,a0,590 # 8001cfb0 <__func__.1+0x320>
    8000cd6a:	6600e0ef          	jal	8001b3ca <printf>
    8000cd6e:	02900513          	li	a0,41
    8000cd72:	52a0d0ef          	jal	8001a29c <putchar>
    8000cd76:	4529                	li	a0,10
    8000cd78:	5240d0ef          	jal	8001a29c <putchar>
    8000cd7c:	4481                	li	s1,0
    8000cd7e:	00091563          	bnez	s2,8000cd88 <illegal_except_4+0x132>
    8000cd82:	00144783          	lbu	a5,1(s0)
    8000cd86:	e7f9                	bnez	a5,8000ce54 <illegal_except_4+0x1fe>
        excpt.triggered == true &&
        excpt.cause==CAUSE_ILI
    ); 

    goto_priv(PRIV_VS);
    8000cd88:	4509                	li	a0,2
    8000cd8a:	d55f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000cd8e:	0ff0000f          	fence
    8000cd92:	4785                	li	a5,1
    8000cd94:	00f41023          	sh	a5,0(s0)
    8000cd98:	00030797          	auipc	a5,0x30
    8000cd9c:	2a07b823          	sd	zero,688(a5) # 8003d048 <excpt+0x38>
    8000cda0:	0ff0000f          	fence
    CSRR(CSR_MIDELEG);
    8000cda4:	303027f3          	csrr	a5,mideleg
    TEST_ASSERT("vs mode access higher privilege csr leads to ili",
    8000cda8:	08200593          	li	a1,130
    8000cdac:	00013617          	auipc	a2,0x13
    8000cdb0:	b7c60613          	add	a2,a2,-1156 # 8001f928 <__func__.1+0x2c98>
    8000cdb4:	00010517          	auipc	a0,0x10
    8000cdb8:	1dc50513          	add	a0,a0,476 # 8001cf90 <__func__.1+0x300>
    8000cdbc:	60e0e0ef          	jal	8001b3ca <printf>
    8000cdc0:	00144783          	lbu	a5,1(s0)
    8000cdc4:	00010597          	auipc	a1,0x10
    8000cdc8:	1a458593          	add	a1,a1,420 # 8001cf68 <__func__.1+0x2d8>
    8000cdcc:	c789                	beqz	a5,8000cdd6 <illegal_except_4+0x180>
    8000cdce:	6418                	ld	a4,8(s0)
    8000cdd0:	4789                	li	a5,2
    8000cdd2:	0af70163          	beq	a4,a5,8000ce74 <illegal_except_4+0x21e>
    8000cdd6:	00010517          	auipc	a0,0x10
    8000cdda:	1d250513          	add	a0,a0,466 # 8001cfa8 <__func__.1+0x318>
    8000cdde:	5ec0e0ef          	jal	8001b3ca <printf>
    8000cde2:	00144783          	lbu	a5,1(s0)
    8000cde6:	c789                	beqz	a5,8000cdf0 <illegal_except_4+0x19a>
    8000cde8:	6418                	ld	a4,8(s0)
    8000cdea:	4789                	li	a5,2
    8000cdec:	00f70c63          	beq	a4,a5,8000ce04 <illegal_except_4+0x1ae>
    8000cdf0:	00010517          	auipc	a0,0x10
    8000cdf4:	1c050513          	add	a0,a0,448 # 8001cfb0 <__func__.1+0x320>
    8000cdf8:	5d20e0ef          	jal	8001b3ca <printf>
    8000cdfc:	02900513          	li	a0,41
    8000ce00:	49c0d0ef          	jal	8001a29c <putchar>
    8000ce04:	4529                	li	a0,10
    8000ce06:	4960d0ef          	jal	8001a29c <putchar>
    8000ce0a:	cc9d                	beqz	s1,8000ce48 <illegal_except_4+0x1f2>
    8000ce0c:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause==CAUSE_ILI
    );

    TEST_END();
    8000ce10:	00010597          	auipc	a1,0x10
    8000ce14:	15858593          	add	a1,a1,344 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode access higher privilege csr leads to ili",
    8000ce18:	c491                	beqz	s1,8000ce24 <illegal_except_4+0x1ce>
    8000ce1a:	6418                	ld	a4,8(s0)
    8000ce1c:	4789                	li	a5,2
    8000ce1e:	06f70563          	beq	a4,a5,8000ce88 <illegal_except_4+0x232>
    8000ce22:	4481                	li	s1,0
    TEST_END();
    8000ce24:	00010517          	auipc	a0,0x10
    8000ce28:	1ec50513          	add	a0,a0,492 # 8001d010 <__func__.1+0x380>
    8000ce2c:	59e0e0ef          	jal	8001b3ca <printf>
    8000ce30:	4511                	li	a0,4
    8000ce32:	cadf30ef          	jal	80000ade <goto_priv>
    8000ce36:	cf0f40ef          	jal	80001326 <reset_state>
}
    8000ce3a:	60e2                	ld	ra,24(sp)
    8000ce3c:	6442                	ld	s0,16(sp)
    8000ce3e:	6902                	ld	s2,0(sp)
    8000ce40:	8526                	mv	a0,s1
    8000ce42:	64a2                	ld	s1,8(sp)
    8000ce44:	6105                	add	sp,sp,32
    8000ce46:	8082                	ret
    TEST_ASSERT("vs mode access higher privilege csr leads to ili",
    8000ce48:	4481                	li	s1,0
    TEST_END();
    8000ce4a:	00010597          	auipc	a1,0x10
    8000ce4e:	11e58593          	add	a1,a1,286 # 8001cf68 <__func__.1+0x2d8>
    8000ce52:	bfc9                	j	8000ce24 <illegal_except_4+0x1ce>
    TEST_ASSERT("hs mode access higher privilege csr leads to ili",
    8000ce54:	6404                	ld	s1,8(s0)
    8000ce56:	14f9                	add	s1,s1,-2
    8000ce58:	0014b493          	seqz	s1,s1
    8000ce5c:	b735                	j	8000cd88 <illegal_except_4+0x132>
    TEST_ASSERT("m mode access any csr successful",
    8000ce5e:	00010517          	auipc	a0,0x10
    8000ce62:	15250513          	add	a0,a0,338 # 8001cfb0 <__func__.1+0x320>
    8000ce66:	5640e0ef          	jal	8001b3ca <printf>
    8000ce6a:	02900513          	li	a0,41
    8000ce6e:	42e0d0ef          	jal	8001a29c <putchar>
    8000ce72:	bdad                	j	8000ccec <illegal_except_4+0x96>
    TEST_ASSERT("vs mode access higher privilege csr leads to ili",
    8000ce74:	00010597          	auipc	a1,0x10
    8000ce78:	0e458593          	add	a1,a1,228 # 8001cf58 <__func__.1+0x2c8>
    8000ce7c:	bfa9                	j	8000cdd6 <illegal_except_4+0x180>
    TEST_ASSERT("hs mode access higher privilege csr leads to ili",
    8000ce7e:	00010597          	auipc	a1,0x10
    8000ce82:	0da58593          	add	a1,a1,218 # 8001cf58 <__func__.1+0x2c8>
    8000ce86:	b5c9                	j	8000cd48 <illegal_except_4+0xf2>
    TEST_END();
    8000ce88:	00010597          	auipc	a1,0x10
    8000ce8c:	0d058593          	add	a1,a1,208 # 8001cf58 <__func__.1+0x2c8>
    8000ce90:	bf51                	j	8000ce24 <illegal_except_4+0x1ce>

000000008000ce92 <illegal_except_5>:
        excpt.cause==CAUSE_ILI
    );
*/


bool illegal_except_5() {
    8000ce92:	1101                	add	sp,sp,-32

    TEST_START();
    8000ce94:	0000f597          	auipc	a1,0xf
    8000ce98:	16c58593          	add	a1,a1,364 # 8001c000 <__func__.9>
    8000ce9c:	00010517          	auipc	a0,0x10
    8000cea0:	0dc50513          	add	a0,a0,220 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_5() {
    8000cea4:	ec06                	sd	ra,24(sp)
    8000cea6:	e822                	sd	s0,16(sp)
    8000cea8:	e426                	sd	s1,8(sp)
    TEST_START();
    8000ceaa:	5200e0ef          	jal	8001b3ca <printf>
    8000ceae:	4529                	li	a0,10
    8000ceb0:	3ec0d0ef          	jal	8001a29c <putchar>
    //TVM=1Ssatp 
    goto_priv(PRIV_M);
    8000ceb4:	4511                	li	a0,4
    8000ceb6:	c29f30ef          	jal	80000ade <goto_priv>
    CSRW(satp, 0x0);
    8000ceba:	18005073          	csrw	satp,0
    CSRS(CSR_MSTATUS, MSTATUS_TVM);
    8000cebe:	001007b7          	lui	a5,0x100
    8000cec2:	3007a073          	csrs	mstatus,a5
    goto_priv(PRIV_HS);
    8000cec6:	450d                	li	a0,3
    8000cec8:	c17f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000cecc:	0ff0000f          	fence
    8000ced0:	4785                	li	a5,1
    8000ced2:	00030417          	auipc	s0,0x30
    8000ced6:	13e40413          	add	s0,s0,318 # 8003d010 <excpt>
    8000ceda:	00f41023          	sh	a5,0(s0)
    8000cede:	00030797          	auipc	a5,0x30
    8000cee2:	1607b523          	sd	zero,362(a5) # 8003d048 <excpt+0x38>
    8000cee6:	0ff0000f          	fence
    CSRR(satp);
    8000ceea:	180027f3          	csrr	a5,satp
    TEST_ASSERT("The Satp register was accessed in S mode without virtual memory enabled leads to ili when tvm=1",
    8000ceee:	08200593          	li	a1,130
    8000cef2:	00013617          	auipc	a2,0x13
    8000cef6:	93660613          	add	a2,a2,-1738 # 8001f828 <__func__.1+0x2b98>
    8000cefa:	00010517          	auipc	a0,0x10
    8000cefe:	09650513          	add	a0,a0,150 # 8001cf90 <__func__.1+0x300>
    8000cf02:	4c80e0ef          	jal	8001b3ca <printf>
    8000cf06:	00144783          	lbu	a5,1(s0)
    8000cf0a:	00010597          	auipc	a1,0x10
    8000cf0e:	05e58593          	add	a1,a1,94 # 8001cf68 <__func__.1+0x2d8>
    8000cf12:	c789                	beqz	a5,8000cf1c <illegal_except_5+0x8a>
    8000cf14:	6418                	ld	a4,8(s0)
    8000cf16:	4789                	li	a5,2
    8000cf18:	06f70e63          	beq	a4,a5,8000cf94 <illegal_except_5+0x102>
    8000cf1c:	00010517          	auipc	a0,0x10
    8000cf20:	08c50513          	add	a0,a0,140 # 8001cfa8 <__func__.1+0x318>
    8000cf24:	4a60e0ef          	jal	8001b3ca <printf>
    8000cf28:	00144783          	lbu	a5,1(s0)
    8000cf2c:	c789                	beqz	a5,8000cf36 <illegal_except_5+0xa4>
    8000cf2e:	6418                	ld	a4,8(s0)
    8000cf30:	4789                	li	a5,2
    8000cf32:	00f70c63          	beq	a4,a5,8000cf4a <illegal_except_5+0xb8>
    8000cf36:	00010517          	auipc	a0,0x10
    8000cf3a:	07a50513          	add	a0,a0,122 # 8001cfb0 <__func__.1+0x320>
    8000cf3e:	48c0e0ef          	jal	8001b3ca <printf>
    8000cf42:	02900513          	li	a0,41
    8000cf46:	3560d0ef          	jal	8001a29c <putchar>
    8000cf4a:	4529                	li	a0,10
    8000cf4c:	3500d0ef          	jal	8001a29c <putchar>
    8000cf50:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000cf54:	00010597          	auipc	a1,0x10
    8000cf58:	01458593          	add	a1,a1,20 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("The Satp register was accessed in S mode without virtual memory enabled leads to ili when tvm=1",
    8000cf5c:	c491                	beqz	s1,8000cf68 <illegal_except_5+0xd6>
    8000cf5e:	6418                	ld	a4,8(s0)
    8000cf60:	4789                	li	a5,2
    8000cf62:	02f70463          	beq	a4,a5,8000cf8a <illegal_except_5+0xf8>
    8000cf66:	4481                	li	s1,0
    TEST_END();
    8000cf68:	00010517          	auipc	a0,0x10
    8000cf6c:	0a850513          	add	a0,a0,168 # 8001d010 <__func__.1+0x380>
    8000cf70:	45a0e0ef          	jal	8001b3ca <printf>
    8000cf74:	4511                	li	a0,4
    8000cf76:	b69f30ef          	jal	80000ade <goto_priv>
    8000cf7a:	bacf40ef          	jal	80001326 <reset_state>
}
    8000cf7e:	60e2                	ld	ra,24(sp)
    8000cf80:	6442                	ld	s0,16(sp)
    8000cf82:	8526                	mv	a0,s1
    8000cf84:	64a2                	ld	s1,8(sp)
    8000cf86:	6105                	add	sp,sp,32
    8000cf88:	8082                	ret
    TEST_END();
    8000cf8a:	00010597          	auipc	a1,0x10
    8000cf8e:	fce58593          	add	a1,a1,-50 # 8001cf58 <__func__.1+0x2c8>
    8000cf92:	bfd9                	j	8000cf68 <illegal_except_5+0xd6>
    TEST_ASSERT("The Satp register was accessed in S mode without virtual memory enabled leads to ili when tvm=1",
    8000cf94:	00010597          	auipc	a1,0x10
    8000cf98:	fc458593          	add	a1,a1,-60 # 8001cf58 <__func__.1+0x2c8>
    8000cf9c:	b741                	j	8000cf1c <illegal_except_5+0x8a>

000000008000cf9e <illegal_except_6>:

bool illegal_except_6() {
    8000cf9e:	1101                	add	sp,sp,-32

    TEST_START();
    8000cfa0:	0000f597          	auipc	a1,0xf
    8000cfa4:	07858593          	add	a1,a1,120 # 8001c018 <__func__.8>
    8000cfa8:	00010517          	auipc	a0,0x10
    8000cfac:	fd050513          	add	a0,a0,-48 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_6() {
    8000cfb0:	ec06                	sd	ra,24(sp)
    8000cfb2:	e822                	sd	s0,16(sp)
    8000cfb4:	e426                	sd	s1,8(sp)
    TEST_START();
    8000cfb6:	4140e0ef          	jal	8001b3ca <printf>
    8000cfba:	4529                	li	a0,10
    8000cfbc:	2e00d0ef          	jal	8001a29c <putchar>
    //mstatus.TVM=1HShgatp
    goto_priv(PRIV_M);
    8000cfc0:	4511                	li	a0,4
    8000cfc2:	b1df30ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, MSTATUS_TVM);
    8000cfc6:	001007b7          	lui	a5,0x100
    8000cfca:	3007a073          	csrs	mstatus,a5
    goto_priv(PRIV_HS);
    8000cfce:	450d                	li	a0,3
    8000cfd0:	b0ff30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000cfd4:	0ff0000f          	fence
    8000cfd8:	4785                	li	a5,1
    8000cfda:	00030417          	auipc	s0,0x30
    8000cfde:	03640413          	add	s0,s0,54 # 8003d010 <excpt>
    8000cfe2:	00f41023          	sh	a5,0(s0)
    8000cfe6:	00030797          	auipc	a5,0x30
    8000cfea:	0607b123          	sd	zero,98(a5) # 8003d048 <excpt+0x38>
    8000cfee:	0ff0000f          	fence
    CSRW(CSR_HGATP,(uint64_t)-1);         //
    8000cff2:	57fd                	li	a5,-1
    8000cff4:	68079073          	csrw	hgatp,a5
    TEST_ASSERT("The hgatp register was accessed in hS mode without virtual memory enabled leads to ili when tvm=1",
    8000cff8:	08200593          	li	a1,130
    8000cffc:	00013617          	auipc	a2,0x13
    8000d000:	96460613          	add	a2,a2,-1692 # 8001f960 <__func__.1+0x2cd0>
    8000d004:	00010517          	auipc	a0,0x10
    8000d008:	f8c50513          	add	a0,a0,-116 # 8001cf90 <__func__.1+0x300>
    8000d00c:	3be0e0ef          	jal	8001b3ca <printf>
    8000d010:	00144783          	lbu	a5,1(s0)
    8000d014:	00010597          	auipc	a1,0x10
    8000d018:	f5458593          	add	a1,a1,-172 # 8001cf68 <__func__.1+0x2d8>
    8000d01c:	c789                	beqz	a5,8000d026 <illegal_except_6+0x88>
    8000d01e:	6418                	ld	a4,8(s0)
    8000d020:	4789                	li	a5,2
    8000d022:	06f70e63          	beq	a4,a5,8000d09e <illegal_except_6+0x100>
    8000d026:	00010517          	auipc	a0,0x10
    8000d02a:	f8250513          	add	a0,a0,-126 # 8001cfa8 <__func__.1+0x318>
    8000d02e:	39c0e0ef          	jal	8001b3ca <printf>
    8000d032:	00144783          	lbu	a5,1(s0)
    8000d036:	c789                	beqz	a5,8000d040 <illegal_except_6+0xa2>
    8000d038:	6418                	ld	a4,8(s0)
    8000d03a:	4789                	li	a5,2
    8000d03c:	00f70c63          	beq	a4,a5,8000d054 <illegal_except_6+0xb6>
    8000d040:	00010517          	auipc	a0,0x10
    8000d044:	f7050513          	add	a0,a0,-144 # 8001cfb0 <__func__.1+0x320>
    8000d048:	3820e0ef          	jal	8001b3ca <printf>
    8000d04c:	02900513          	li	a0,41
    8000d050:	24c0d0ef          	jal	8001a29c <putchar>
    8000d054:	4529                	li	a0,10
    8000d056:	2460d0ef          	jal	8001a29c <putchar>
    8000d05a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000d05e:	00010597          	auipc	a1,0x10
    8000d062:	f0a58593          	add	a1,a1,-246 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("The hgatp register was accessed in hS mode without virtual memory enabled leads to ili when tvm=1",
    8000d066:	c491                	beqz	s1,8000d072 <illegal_except_6+0xd4>
    8000d068:	6418                	ld	a4,8(s0)
    8000d06a:	4789                	li	a5,2
    8000d06c:	02f70463          	beq	a4,a5,8000d094 <illegal_except_6+0xf6>
    8000d070:	4481                	li	s1,0
    TEST_END();
    8000d072:	00010517          	auipc	a0,0x10
    8000d076:	f9e50513          	add	a0,a0,-98 # 8001d010 <__func__.1+0x380>
    8000d07a:	3500e0ef          	jal	8001b3ca <printf>
    8000d07e:	4511                	li	a0,4
    8000d080:	a5ff30ef          	jal	80000ade <goto_priv>
    8000d084:	aa2f40ef          	jal	80001326 <reset_state>
}
    8000d088:	60e2                	ld	ra,24(sp)
    8000d08a:	6442                	ld	s0,16(sp)
    8000d08c:	8526                	mv	a0,s1
    8000d08e:	64a2                	ld	s1,8(sp)
    8000d090:	6105                	add	sp,sp,32
    8000d092:	8082                	ret
    TEST_END();
    8000d094:	00010597          	auipc	a1,0x10
    8000d098:	ec458593          	add	a1,a1,-316 # 8001cf58 <__func__.1+0x2c8>
    8000d09c:	bfd9                	j	8000d072 <illegal_except_6+0xd4>
    TEST_ASSERT("The hgatp register was accessed in hS mode without virtual memory enabled leads to ili when tvm=1",
    8000d09e:	00010597          	auipc	a1,0x10
    8000d0a2:	eba58593          	add	a1,a1,-326 # 8001cf58 <__func__.1+0x2c8>
    8000d0a6:	b741                	j	8000d026 <illegal_except_6+0x88>

000000008000d0a8 <illegal_except_7>:

bool illegal_except_7() {
    8000d0a8:	1101                	add	sp,sp,-32

    TEST_START();
    8000d0aa:	0000f597          	auipc	a1,0xf
    8000d0ae:	f8658593          	add	a1,a1,-122 # 8001c030 <__func__.7>
    8000d0b2:	00010517          	auipc	a0,0x10
    8000d0b6:	ec650513          	add	a0,a0,-314 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_7() {
    8000d0ba:	ec06                	sd	ra,24(sp)
    8000d0bc:	e822                	sd	s0,16(sp)
    8000d0be:	e426                	sd	s1,8(sp)
    TEST_START();
    8000d0c0:	30a0e0ef          	jal	8001b3ca <printf>
    8000d0c4:	4529                	li	a0,10
    8000d0c6:	1d60d0ef          	jal	8001a29c <putchar>

    //TVM=1SSFENCE.VMASINVAL.VMA
    goto_priv(PRIV_M);
    8000d0ca:	4511                	li	a0,4
    8000d0cc:	a13f30ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,MSTATUS_TVM);
    8000d0d0:	001007b7          	lui	a5,0x100
    8000d0d4:	3007a073          	csrs	mstatus,a5
    CSRS(CSR_HSTATUS,HSTATUS_VTVM);
    8000d0d8:	6007a073          	csrs	hstatus,a5

    goto_priv(PRIV_HS); 
    8000d0dc:	450d                	li	a0,3
    8000d0de:	a01f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d0e2:	0ff0000f          	fence
    8000d0e6:	4785                	li	a5,1
    8000d0e8:	00030417          	auipc	s0,0x30
    8000d0ec:	f2840413          	add	s0,s0,-216 # 8003d010 <excpt>
    8000d0f0:	00f41023          	sh	a5,0(s0)
    8000d0f4:	00030797          	auipc	a5,0x30
    8000d0f8:	f407ba23          	sd	zero,-172(a5) # 8003d048 <excpt+0x38>
    8000d0fc:	0ff0000f          	fence
    asm volatile(
    8000d100:	12000073          	sfence.vma
    sfence_vma();
    TEST_ASSERT("s mode sfence.vma leads to ili when tvm=1",
    8000d104:	08200593          	li	a1,130
    8000d108:	00013617          	auipc	a2,0x13
    8000d10c:	8c060613          	add	a2,a2,-1856 # 8001f9c8 <__func__.1+0x2d38>
    8000d110:	00010517          	auipc	a0,0x10
    8000d114:	e8050513          	add	a0,a0,-384 # 8001cf90 <__func__.1+0x300>
    8000d118:	2b20e0ef          	jal	8001b3ca <printf>
    8000d11c:	00144783          	lbu	a5,1(s0)
    8000d120:	00010597          	auipc	a1,0x10
    8000d124:	e4858593          	add	a1,a1,-440 # 8001cf68 <__func__.1+0x2d8>
    8000d128:	c789                	beqz	a5,8000d132 <illegal_except_7+0x8a>
    8000d12a:	6418                	ld	a4,8(s0)
    8000d12c:	4789                	li	a5,2
    8000d12e:	10f70e63          	beq	a4,a5,8000d24a <illegal_except_7+0x1a2>
    8000d132:	00010517          	auipc	a0,0x10
    8000d136:	e7650513          	add	a0,a0,-394 # 8001cfa8 <__func__.1+0x318>
    8000d13a:	2900e0ef          	jal	8001b3ca <printf>
    8000d13e:	00144783          	lbu	a5,1(s0)
    8000d142:	c789                	beqz	a5,8000d14c <illegal_except_7+0xa4>
    8000d144:	6418                	ld	a4,8(s0)
    8000d146:	4789                	li	a5,2
    8000d148:	00f70c63          	beq	a4,a5,8000d160 <illegal_except_7+0xb8>
    8000d14c:	00010517          	auipc	a0,0x10
    8000d150:	e6450513          	add	a0,a0,-412 # 8001cfb0 <__func__.1+0x320>
    8000d154:	2760e0ef          	jal	8001b3ca <printf>
    8000d158:	02900513          	li	a0,41
    8000d15c:	1400d0ef          	jal	8001a29c <putchar>
    8000d160:	4529                	li	a0,10
    8000d162:	13a0d0ef          	jal	8001a29c <putchar>
    8000d166:	00144783          	lbu	a5,1(s0)
    8000d16a:	4481                	li	s1,0
    8000d16c:	c789                	beqz	a5,8000d176 <illegal_except_7+0xce>
    8000d16e:	6404                	ld	s1,8(s0)
    8000d170:	14f9                	add	s1,s1,-2
    8000d172:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    goto_priv(PRIV_HS);
    8000d176:	450d                	li	a0,3
    8000d178:	967f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d17c:	0ff0000f          	fence
    8000d180:	4785                	li	a5,1
    8000d182:	00f41023          	sh	a5,0(s0)
    8000d186:	00030797          	auipc	a5,0x30
    8000d18a:	ec07b123          	sd	zero,-318(a5) # 8003d048 <excpt+0x38>
    8000d18e:	0ff0000f          	fence
    asm volatile(
    8000d192:	16000073          	.4byte	0x16000073
    Sinval_vma();
    TEST_ASSERT("s mode sinval.vma leads to ili when tvm=1",
    8000d196:	08200593          	li	a1,130
    8000d19a:	00013617          	auipc	a2,0x13
    8000d19e:	85e60613          	add	a2,a2,-1954 # 8001f9f8 <__func__.1+0x2d68>
    8000d1a2:	00010517          	auipc	a0,0x10
    8000d1a6:	dee50513          	add	a0,a0,-530 # 8001cf90 <__func__.1+0x300>
    8000d1aa:	2200e0ef          	jal	8001b3ca <printf>
    8000d1ae:	00144783          	lbu	a5,1(s0)
    8000d1b2:	00010597          	auipc	a1,0x10
    8000d1b6:	db658593          	add	a1,a1,-586 # 8001cf68 <__func__.1+0x2d8>
    8000d1ba:	c789                	beqz	a5,8000d1c4 <illegal_except_7+0x11c>
    8000d1bc:	6418                	ld	a4,8(s0)
    8000d1be:	4789                	li	a5,2
    8000d1c0:	08f70063          	beq	a4,a5,8000d240 <illegal_except_7+0x198>
    8000d1c4:	00010517          	auipc	a0,0x10
    8000d1c8:	de450513          	add	a0,a0,-540 # 8001cfa8 <__func__.1+0x318>
    8000d1cc:	1fe0e0ef          	jal	8001b3ca <printf>
    8000d1d0:	00144783          	lbu	a5,1(s0)
    8000d1d4:	c789                	beqz	a5,8000d1de <illegal_except_7+0x136>
    8000d1d6:	6418                	ld	a4,8(s0)
    8000d1d8:	4789                	li	a5,2
    8000d1da:	00f70c63          	beq	a4,a5,8000d1f2 <illegal_except_7+0x14a>
    8000d1de:	00010517          	auipc	a0,0x10
    8000d1e2:	dd250513          	add	a0,a0,-558 # 8001cfb0 <__func__.1+0x320>
    8000d1e6:	1e40e0ef          	jal	8001b3ca <printf>
    8000d1ea:	02900513          	li	a0,41
    8000d1ee:	0ae0d0ef          	jal	8001a29c <putchar>
    8000d1f2:	4529                	li	a0,10
    8000d1f4:	0a80d0ef          	jal	8001a29c <putchar>
    8000d1f8:	cc95                	beqz	s1,8000d234 <illegal_except_7+0x18c>
    8000d1fa:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000d1fe:	00010597          	auipc	a1,0x10
    8000d202:	d6a58593          	add	a1,a1,-662 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("s mode sinval.vma leads to ili when tvm=1",
    8000d206:	c491                	beqz	s1,8000d212 <illegal_except_7+0x16a>
    8000d208:	6418                	ld	a4,8(s0)
    8000d20a:	4789                	li	a5,2
    8000d20c:	04f70463          	beq	a4,a5,8000d254 <illegal_except_7+0x1ac>
    8000d210:	4481                	li	s1,0
    TEST_END();
    8000d212:	00010517          	auipc	a0,0x10
    8000d216:	dfe50513          	add	a0,a0,-514 # 8001d010 <__func__.1+0x380>
    8000d21a:	1b00e0ef          	jal	8001b3ca <printf>
    8000d21e:	4511                	li	a0,4
    8000d220:	8bff30ef          	jal	80000ade <goto_priv>
    8000d224:	902f40ef          	jal	80001326 <reset_state>
}
    8000d228:	60e2                	ld	ra,24(sp)
    8000d22a:	6442                	ld	s0,16(sp)
    8000d22c:	8526                	mv	a0,s1
    8000d22e:	64a2                	ld	s1,8(sp)
    8000d230:	6105                	add	sp,sp,32
    8000d232:	8082                	ret
    TEST_ASSERT("s mode sinval.vma leads to ili when tvm=1",
    8000d234:	4481                	li	s1,0
    TEST_END();
    8000d236:	00010597          	auipc	a1,0x10
    8000d23a:	d3258593          	add	a1,a1,-718 # 8001cf68 <__func__.1+0x2d8>
    8000d23e:	bfd1                	j	8000d212 <illegal_except_7+0x16a>
    TEST_ASSERT("s mode sinval.vma leads to ili when tvm=1",
    8000d240:	00010597          	auipc	a1,0x10
    8000d244:	d1858593          	add	a1,a1,-744 # 8001cf58 <__func__.1+0x2c8>
    8000d248:	bfb5                	j	8000d1c4 <illegal_except_7+0x11c>
    TEST_ASSERT("s mode sfence.vma leads to ili when tvm=1",
    8000d24a:	00010597          	auipc	a1,0x10
    8000d24e:	d0e58593          	add	a1,a1,-754 # 8001cf58 <__func__.1+0x2c8>
    8000d252:	b5c5                	j	8000d132 <illegal_except_7+0x8a>
    TEST_END();
    8000d254:	00010597          	auipc	a1,0x10
    8000d258:	d0458593          	add	a1,a1,-764 # 8001cf58 <__func__.1+0x2c8>
    8000d25c:	bf5d                	j	8000d212 <illegal_except_7+0x16a>

000000008000d25e <illegal_except_8>:


bool illegal_except_8() {
    8000d25e:	1141                	add	sp,sp,-16

    TEST_START();
    8000d260:	0000f597          	auipc	a1,0xf
    8000d264:	de858593          	add	a1,a1,-536 # 8001c048 <__func__.6>
    8000d268:	00010517          	auipc	a0,0x10
    8000d26c:	d1050513          	add	a0,a0,-752 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_8() {
    8000d270:	e406                	sd	ra,8(sp)
    8000d272:	e022                	sd	s0,0(sp)
    TEST_START();
    8000d274:	1560e0ef          	jal	8001b3ca <printf>
    8000d278:	4529                	li	a0,10
    8000d27a:	0220d0ef          	jal	8001a29c <putchar>
    //Mmstatus.TVMHFENCE.GVMA
    goto_priv(PRIV_M);
    8000d27e:	4511                	li	a0,4
    8000d280:	85ff30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d284:	0ff0000f          	fence
    8000d288:	4785                	li	a5,1
    8000d28a:	00030417          	auipc	s0,0x30
    8000d28e:	d8640413          	add	s0,s0,-634 # 8003d010 <excpt>
    8000d292:	00f41023          	sh	a5,0(s0)
    8000d296:	00030797          	auipc	a5,0x30
    8000d29a:	da07b923          	sd	zero,-590(a5) # 8003d048 <excpt+0x38>
    8000d29e:	0ff0000f          	fence
    asm volatile(
    8000d2a2:	62000073          	.4byte	0x62000073
    hfence_gvma();
    TEST_ASSERT("m mode hfence.gvma successful",
    8000d2a6:	08200593          	li	a1,130
    8000d2aa:	00012617          	auipc	a2,0x12
    8000d2ae:	77e60613          	add	a2,a2,1918 # 8001fa28 <__func__.1+0x2d98>
    8000d2b2:	00010517          	auipc	a0,0x10
    8000d2b6:	cde50513          	add	a0,a0,-802 # 8001cf90 <__func__.1+0x300>
    8000d2ba:	1100e0ef          	jal	8001b3ca <printf>
    8000d2be:	00144783          	lbu	a5,1(s0)
    8000d2c2:	00010597          	auipc	a1,0x10
    8000d2c6:	c9658593          	add	a1,a1,-874 # 8001cf58 <__func__.1+0x2c8>
    8000d2ca:	c789                	beqz	a5,8000d2d4 <illegal_except_8+0x76>
    8000d2cc:	00010597          	auipc	a1,0x10
    8000d2d0:	c9c58593          	add	a1,a1,-868 # 8001cf68 <__func__.1+0x2d8>
    8000d2d4:	00010517          	auipc	a0,0x10
    8000d2d8:	cd450513          	add	a0,a0,-812 # 8001cfa8 <__func__.1+0x318>
    8000d2dc:	0ee0e0ef          	jal	8001b3ca <printf>
    8000d2e0:	00144783          	lbu	a5,1(s0)
    8000d2e4:	e3b1                	bnez	a5,8000d328 <illegal_except_8+0xca>
    8000d2e6:	4529                	li	a0,10
    8000d2e8:	7b50c0ef          	jal	8001a29c <putchar>
    8000d2ec:	00144783          	lbu	a5,1(s0)
    8000d2f0:	e795                	bnez	a5,8000d31c <illegal_except_8+0xbe>
    8000d2f2:	4405                	li	s0,1
        excpt.triggered == false
    ); 

    TEST_END();
    8000d2f4:	00010597          	auipc	a1,0x10
    8000d2f8:	c6458593          	add	a1,a1,-924 # 8001cf58 <__func__.1+0x2c8>
    8000d2fc:	00010517          	auipc	a0,0x10
    8000d300:	d1450513          	add	a0,a0,-748 # 8001d010 <__func__.1+0x380>
    8000d304:	0c60e0ef          	jal	8001b3ca <printf>
    8000d308:	4511                	li	a0,4
    8000d30a:	fd4f30ef          	jal	80000ade <goto_priv>
    8000d30e:	818f40ef          	jal	80001326 <reset_state>
}
    8000d312:	60a2                	ld	ra,8(sp)
    8000d314:	8522                	mv	a0,s0
    8000d316:	6402                	ld	s0,0(sp)
    8000d318:	0141                	add	sp,sp,16
    8000d31a:	8082                	ret
    TEST_ASSERT("m mode hfence.gvma successful",
    8000d31c:	4401                	li	s0,0
    TEST_END();
    8000d31e:	00010597          	auipc	a1,0x10
    8000d322:	c4a58593          	add	a1,a1,-950 # 8001cf68 <__func__.1+0x2d8>
    8000d326:	bfd9                	j	8000d2fc <illegal_except_8+0x9e>
    TEST_ASSERT("m mode hfence.gvma successful",
    8000d328:	00010517          	auipc	a0,0x10
    8000d32c:	c8850513          	add	a0,a0,-888 # 8001cfb0 <__func__.1+0x320>
    8000d330:	09a0e0ef          	jal	8001b3ca <printf>
    8000d334:	02900513          	li	a0,41
    8000d338:	7650c0ef          	jal	8001a29c <putchar>
    8000d33c:	b76d                	j	8000d2e6 <illegal_except_8+0x88>

000000008000d33e <illegal_except_9>:

bool illegal_except_9() {
    8000d33e:	1101                	add	sp,sp,-32

    TEST_START();
    8000d340:	0000f597          	auipc	a1,0xf
    8000d344:	d2058593          	add	a1,a1,-736 # 8001c060 <__func__.5>
    8000d348:	00010517          	auipc	a0,0x10
    8000d34c:	c3050513          	add	a0,a0,-976 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_9() {
    8000d350:	ec06                	sd	ra,24(sp)
    8000d352:	e822                	sd	s0,16(sp)
    8000d354:	e426                	sd	s1,8(sp)
    TEST_START();
    8000d356:	0740e0ef          	jal	8001b3ca <printf>
    8000d35a:	4529                	li	a0,10
    8000d35c:	7410c0ef          	jal	8001a29c <putchar>
    //HSmstatus.TVM=0HFENCE.GVMA
    goto_priv(PRIV_M);
    8000d360:	4511                	li	a0,4
    8000d362:	f7cf30ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,MSTATUS_TVM);
    8000d366:	001007b7          	lui	a5,0x100
    8000d36a:	3007b073          	csrc	mstatus,a5
    goto_priv(PRIV_HS);
    8000d36e:	450d                	li	a0,3
    8000d370:	f6ef30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d374:	0ff0000f          	fence
    8000d378:	4785                	li	a5,1
    8000d37a:	00030417          	auipc	s0,0x30
    8000d37e:	c9640413          	add	s0,s0,-874 # 8003d010 <excpt>
    8000d382:	00f41023          	sh	a5,0(s0)
    8000d386:	00030797          	auipc	a5,0x30
    8000d38a:	cc07b123          	sd	zero,-830(a5) # 8003d048 <excpt+0x38>
    8000d38e:	0ff0000f          	fence
    8000d392:	62000073          	.4byte	0x62000073
    hfence_gvma();
    TEST_ASSERT("hs mode hfence.gvma leads to ili when mstatus.tvm=0",
    8000d396:	08200593          	li	a1,130
    8000d39a:	00012617          	auipc	a2,0x12
    8000d39e:	6ae60613          	add	a2,a2,1710 # 8001fa48 <__func__.1+0x2db8>
    8000d3a2:	00010517          	auipc	a0,0x10
    8000d3a6:	bee50513          	add	a0,a0,-1042 # 8001cf90 <__func__.1+0x300>
    8000d3aa:	0200e0ef          	jal	8001b3ca <printf>
    8000d3ae:	00144783          	lbu	a5,1(s0)
    8000d3b2:	00010597          	auipc	a1,0x10
    8000d3b6:	ba658593          	add	a1,a1,-1114 # 8001cf58 <__func__.1+0x2c8>
    8000d3ba:	c789                	beqz	a5,8000d3c4 <illegal_except_9+0x86>
    8000d3bc:	00010597          	auipc	a1,0x10
    8000d3c0:	bac58593          	add	a1,a1,-1108 # 8001cf68 <__func__.1+0x2d8>
    8000d3c4:	00010517          	auipc	a0,0x10
    8000d3c8:	be450513          	add	a0,a0,-1052 # 8001cfa8 <__func__.1+0x318>
    8000d3cc:	7ff0d0ef          	jal	8001b3ca <printf>
    8000d3d0:	00144783          	lbu	a5,1(s0)
    8000d3d4:	0e079363          	bnez	a5,8000d4ba <illegal_except_9+0x17c>
    8000d3d8:	4529                	li	a0,10
    8000d3da:	6c30c0ef          	jal	8001a29c <putchar>
        excpt.triggered == false
    ); 

    //mstatus.TVM=1HSHFENCE.GVMA
    goto_priv(PRIV_M);
    8000d3de:	4511                	li	a0,4
    TEST_ASSERT("hs mode hfence.gvma leads to ili when mstatus.tvm=0",
    8000d3e0:	00144483          	lbu	s1,1(s0)
    goto_priv(PRIV_M);
    8000d3e4:	efaf30ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,MSTATUS_TVM);
    8000d3e8:	001007b7          	lui	a5,0x100
    8000d3ec:	3007a073          	csrs	mstatus,a5
    goto_priv(PRIV_HS);
    8000d3f0:	450d                	li	a0,3
    8000d3f2:	eecf30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d3f6:	0ff0000f          	fence
    8000d3fa:	4785                	li	a5,1
    8000d3fc:	00f41023          	sh	a5,0(s0)
    8000d400:	00030797          	auipc	a5,0x30
    8000d404:	c407b423          	sd	zero,-952(a5) # 8003d048 <excpt+0x38>
    8000d408:	0ff0000f          	fence
    8000d40c:	62000073          	.4byte	0x62000073
    hfence_gvma();
    TEST_ASSERT("hs mode hfence.gvma successful when mstatus.tvm=1",
    8000d410:	08200593          	li	a1,130
    8000d414:	00012617          	auipc	a2,0x12
    8000d418:	66c60613          	add	a2,a2,1644 # 8001fa80 <__func__.1+0x2df0>
    8000d41c:	00010517          	auipc	a0,0x10
    8000d420:	b7450513          	add	a0,a0,-1164 # 8001cf90 <__func__.1+0x300>
    8000d424:	7a70d0ef          	jal	8001b3ca <printf>
    8000d428:	00144783          	lbu	a5,1(s0)
    8000d42c:	00010597          	auipc	a1,0x10
    8000d430:	b3c58593          	add	a1,a1,-1220 # 8001cf68 <__func__.1+0x2d8>
    8000d434:	c789                	beqz	a5,8000d43e <illegal_except_9+0x100>
    8000d436:	6418                	ld	a4,8(s0)
    8000d438:	4789                	li	a5,2
    8000d43a:	08f70b63          	beq	a4,a5,8000d4d0 <illegal_except_9+0x192>
    8000d43e:	00010517          	auipc	a0,0x10
    8000d442:	b6a50513          	add	a0,a0,-1174 # 8001cfa8 <__func__.1+0x318>
    8000d446:	7850d0ef          	jal	8001b3ca <printf>
    8000d44a:	00144783          	lbu	a5,1(s0)
    8000d44e:	c789                	beqz	a5,8000d458 <illegal_except_9+0x11a>
    8000d450:	6418                	ld	a4,8(s0)
    8000d452:	4789                	li	a5,2
    8000d454:	00f70c63          	beq	a4,a5,8000d46c <illegal_except_9+0x12e>
    8000d458:	00010517          	auipc	a0,0x10
    8000d45c:	b5850513          	add	a0,a0,-1192 # 8001cfb0 <__func__.1+0x320>
    8000d460:	76b0d0ef          	jal	8001b3ca <printf>
    8000d464:	02900513          	li	a0,41
    8000d468:	6350c0ef          	jal	8001a29c <putchar>
    8000d46c:	4529                	li	a0,10
    8000d46e:	62f0c0ef          	jal	8001a29c <putchar>
    8000d472:	ec95                	bnez	s1,8000d4ae <illegal_except_9+0x170>
    8000d474:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000d478:	00010597          	auipc	a1,0x10
    8000d47c:	af058593          	add	a1,a1,-1296 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hfence.gvma successful when mstatus.tvm=1",
    8000d480:	c491                	beqz	s1,8000d48c <illegal_except_9+0x14e>
    8000d482:	6418                	ld	a4,8(s0)
    8000d484:	4789                	li	a5,2
    8000d486:	04f70a63          	beq	a4,a5,8000d4da <illegal_except_9+0x19c>
    8000d48a:	4481                	li	s1,0
    TEST_END();
    8000d48c:	00010517          	auipc	a0,0x10
    8000d490:	b8450513          	add	a0,a0,-1148 # 8001d010 <__func__.1+0x380>
    8000d494:	7370d0ef          	jal	8001b3ca <printf>
    8000d498:	4511                	li	a0,4
    8000d49a:	e44f30ef          	jal	80000ade <goto_priv>
    8000d49e:	e89f30ef          	jal	80001326 <reset_state>
}
    8000d4a2:	60e2                	ld	ra,24(sp)
    8000d4a4:	6442                	ld	s0,16(sp)
    8000d4a6:	8526                	mv	a0,s1
    8000d4a8:	64a2                	ld	s1,8(sp)
    8000d4aa:	6105                	add	sp,sp,32
    8000d4ac:	8082                	ret
    TEST_ASSERT("hs mode hfence.gvma successful when mstatus.tvm=1",
    8000d4ae:	4481                	li	s1,0
    TEST_END();
    8000d4b0:	00010597          	auipc	a1,0x10
    8000d4b4:	ab858593          	add	a1,a1,-1352 # 8001cf68 <__func__.1+0x2d8>
    8000d4b8:	bfd1                	j	8000d48c <illegal_except_9+0x14e>
    TEST_ASSERT("hs mode hfence.gvma leads to ili when mstatus.tvm=0",
    8000d4ba:	00010517          	auipc	a0,0x10
    8000d4be:	af650513          	add	a0,a0,-1290 # 8001cfb0 <__func__.1+0x320>
    8000d4c2:	7090d0ef          	jal	8001b3ca <printf>
    8000d4c6:	02900513          	li	a0,41
    8000d4ca:	5d30c0ef          	jal	8001a29c <putchar>
    8000d4ce:	b729                	j	8000d3d8 <illegal_except_9+0x9a>
    TEST_ASSERT("hs mode hfence.gvma successful when mstatus.tvm=1",
    8000d4d0:	00010597          	auipc	a1,0x10
    8000d4d4:	a8858593          	add	a1,a1,-1400 # 8001cf58 <__func__.1+0x2c8>
    8000d4d8:	b79d                	j	8000d43e <illegal_except_9+0x100>
    TEST_END();
    8000d4da:	00010597          	auipc	a1,0x10
    8000d4de:	a7e58593          	add	a1,a1,-1410 # 8001cf58 <__func__.1+0x2c8>
    8000d4e2:	b76d                	j	8000d48c <illegal_except_9+0x14e>

000000008000d4e4 <illegal_except_10>:

bool illegal_except_10() {
    8000d4e4:	1101                	add	sp,sp,-32

    TEST_START();
    8000d4e6:	0000f597          	auipc	a1,0xf
    8000d4ea:	b9258593          	add	a1,a1,-1134 # 8001c078 <__func__.4>
    8000d4ee:	00010517          	auipc	a0,0x10
    8000d4f2:	a8a50513          	add	a0,a0,-1398 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_10() {
    8000d4f6:	ec06                	sd	ra,24(sp)
    8000d4f8:	e822                	sd	s0,16(sp)
    8000d4fa:	e426                	sd	s1,8(sp)
    TEST_START();
    8000d4fc:	6cf0d0ef          	jal	8001b3ca <printf>
    8000d500:	4529                	li	a0,10
    8000d502:	59b0c0ef          	jal	8001a29c <putchar>
    
    //mstatus.TVM=1SHSSINVAL.VMAHINVAL.GVMA
    goto_priv(PRIV_M);
    8000d506:	4511                	li	a0,4
    8000d508:	dd6f30ef          	jal	80000ade <goto_priv>
    reset_state();
    8000d50c:	e1bf30ef          	jal	80001326 <reset_state>
    CSRS(CSR_MSTATUS,MSTATUS_TVM);
    8000d510:	001007b7          	lui	a5,0x100
    8000d514:	3007a073          	csrs	mstatus,a5
    goto_priv(PRIV_HS);
    8000d518:	450d                	li	a0,3
    8000d51a:	dc4f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d51e:	0ff0000f          	fence
    8000d522:	4785                	li	a5,1
    8000d524:	00030417          	auipc	s0,0x30
    8000d528:	aec40413          	add	s0,s0,-1300 # 8003d010 <excpt>
    8000d52c:	00f41023          	sh	a5,0(s0)
    8000d530:	00030797          	auipc	a5,0x30
    8000d534:	b007bc23          	sd	zero,-1256(a5) # 8003d048 <excpt+0x38>
    8000d538:	0ff0000f          	fence
    asm volatile(
    8000d53c:	16000073          	.4byte	0x16000073
    Sinval_vma();
    TEST_ASSERT("hs mode sinval.vma successful when mstatus.tvm=1",
    8000d540:	08200593          	li	a1,130
    8000d544:	00012617          	auipc	a2,0x12
    8000d548:	57460613          	add	a2,a2,1396 # 8001fab8 <__func__.1+0x2e28>
    8000d54c:	00010517          	auipc	a0,0x10
    8000d550:	a4450513          	add	a0,a0,-1468 # 8001cf90 <__func__.1+0x300>
    8000d554:	6770d0ef          	jal	8001b3ca <printf>
    8000d558:	00144783          	lbu	a5,1(s0)
    8000d55c:	00010597          	auipc	a1,0x10
    8000d560:	a0c58593          	add	a1,a1,-1524 # 8001cf68 <__func__.1+0x2d8>
    8000d564:	c789                	beqz	a5,8000d56e <illegal_except_10+0x8a>
    8000d566:	6418                	ld	a4,8(s0)
    8000d568:	4789                	li	a5,2
    8000d56a:	12f70563          	beq	a4,a5,8000d694 <illegal_except_10+0x1b0>
    8000d56e:	00010517          	auipc	a0,0x10
    8000d572:	a3a50513          	add	a0,a0,-1478 # 8001cfa8 <__func__.1+0x318>
    8000d576:	6550d0ef          	jal	8001b3ca <printf>
    8000d57a:	00144783          	lbu	a5,1(s0)
    8000d57e:	c789                	beqz	a5,8000d588 <illegal_except_10+0xa4>
    8000d580:	6418                	ld	a4,8(s0)
    8000d582:	4789                	li	a5,2
    8000d584:	00f70c63          	beq	a4,a5,8000d59c <illegal_except_10+0xb8>
    8000d588:	00010517          	auipc	a0,0x10
    8000d58c:	a2850513          	add	a0,a0,-1496 # 8001cfb0 <__func__.1+0x320>
    8000d590:	63b0d0ef          	jal	8001b3ca <printf>
    8000d594:	02900513          	li	a0,41
    8000d598:	5050c0ef          	jal	8001a29c <putchar>
    8000d59c:	4529                	li	a0,10
    8000d59e:	4ff0c0ef          	jal	8001a29c <putchar>
    8000d5a2:	00144783          	lbu	a5,1(s0)
    8000d5a6:	4481                	li	s1,0
    8000d5a8:	c789                	beqz	a5,8000d5b2 <illegal_except_10+0xce>
    8000d5aa:	6404                	ld	s1,8(s0)
    8000d5ac:	14f9                	add	s1,s1,-2
    8000d5ae:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    goto_priv(PRIV_M);
    8000d5b2:	4511                	li	a0,4
    8000d5b4:	d2af30ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,MSTATUS_TVM);
    8000d5b8:	001007b7          	lui	a5,0x100
    8000d5bc:	3007a073          	csrs	mstatus,a5
    goto_priv(PRIV_HS);
    8000d5c0:	450d                	li	a0,3
    8000d5c2:	d1cf30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d5c6:	0ff0000f          	fence
    8000d5ca:	4785                	li	a5,1
    8000d5cc:	00f41023          	sh	a5,0(s0)
    8000d5d0:	00030797          	auipc	a5,0x30
    8000d5d4:	a607bc23          	sd	zero,-1416(a5) # 8003d048 <excpt+0x38>
    8000d5d8:	0ff0000f          	fence
    asm volatile(
    8000d5dc:	66000073          	.4byte	0x66000073
    hinval_gvma();
    TEST_ASSERT("hs mode hinval.gvma successful when mstatus.tvm=1",
    8000d5e0:	08200593          	li	a1,130
    8000d5e4:	00012617          	auipc	a2,0x12
    8000d5e8:	50c60613          	add	a2,a2,1292 # 8001faf0 <__func__.1+0x2e60>
    8000d5ec:	00010517          	auipc	a0,0x10
    8000d5f0:	9a450513          	add	a0,a0,-1628 # 8001cf90 <__func__.1+0x300>
    8000d5f4:	5d70d0ef          	jal	8001b3ca <printf>
    8000d5f8:	00144783          	lbu	a5,1(s0)
    8000d5fc:	00010597          	auipc	a1,0x10
    8000d600:	96c58593          	add	a1,a1,-1684 # 8001cf68 <__func__.1+0x2d8>
    8000d604:	c789                	beqz	a5,8000d60e <illegal_except_10+0x12a>
    8000d606:	6418                	ld	a4,8(s0)
    8000d608:	4789                	li	a5,2
    8000d60a:	08f70063          	beq	a4,a5,8000d68a <illegal_except_10+0x1a6>
    8000d60e:	00010517          	auipc	a0,0x10
    8000d612:	99a50513          	add	a0,a0,-1638 # 8001cfa8 <__func__.1+0x318>
    8000d616:	5b50d0ef          	jal	8001b3ca <printf>
    8000d61a:	00144783          	lbu	a5,1(s0)
    8000d61e:	c789                	beqz	a5,8000d628 <illegal_except_10+0x144>
    8000d620:	6418                	ld	a4,8(s0)
    8000d622:	4789                	li	a5,2
    8000d624:	00f70c63          	beq	a4,a5,8000d63c <illegal_except_10+0x158>
    8000d628:	00010517          	auipc	a0,0x10
    8000d62c:	98850513          	add	a0,a0,-1656 # 8001cfb0 <__func__.1+0x320>
    8000d630:	59b0d0ef          	jal	8001b3ca <printf>
    8000d634:	02900513          	li	a0,41
    8000d638:	4650c0ef          	jal	8001a29c <putchar>
    8000d63c:	4529                	li	a0,10
    8000d63e:	45f0c0ef          	jal	8001a29c <putchar>
    8000d642:	cc95                	beqz	s1,8000d67e <illegal_except_10+0x19a>
    8000d644:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000d648:	00010597          	auipc	a1,0x10
    8000d64c:	92058593          	add	a1,a1,-1760 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hinval.gvma successful when mstatus.tvm=1",
    8000d650:	c491                	beqz	s1,8000d65c <illegal_except_10+0x178>
    8000d652:	6418                	ld	a4,8(s0)
    8000d654:	4789                	li	a5,2
    8000d656:	04f70463          	beq	a4,a5,8000d69e <illegal_except_10+0x1ba>
    8000d65a:	4481                	li	s1,0
    TEST_END();
    8000d65c:	00010517          	auipc	a0,0x10
    8000d660:	9b450513          	add	a0,a0,-1612 # 8001d010 <__func__.1+0x380>
    8000d664:	5670d0ef          	jal	8001b3ca <printf>
    8000d668:	4511                	li	a0,4
    8000d66a:	c74f30ef          	jal	80000ade <goto_priv>
    8000d66e:	cb9f30ef          	jal	80001326 <reset_state>
}
    8000d672:	60e2                	ld	ra,24(sp)
    8000d674:	6442                	ld	s0,16(sp)
    8000d676:	8526                	mv	a0,s1
    8000d678:	64a2                	ld	s1,8(sp)
    8000d67a:	6105                	add	sp,sp,32
    8000d67c:	8082                	ret
    TEST_ASSERT("hs mode hinval.gvma successful when mstatus.tvm=1",
    8000d67e:	4481                	li	s1,0
    TEST_END();
    8000d680:	00010597          	auipc	a1,0x10
    8000d684:	8e858593          	add	a1,a1,-1816 # 8001cf68 <__func__.1+0x2d8>
    8000d688:	bfd1                	j	8000d65c <illegal_except_10+0x178>
    TEST_ASSERT("hs mode hinval.gvma successful when mstatus.tvm=1",
    8000d68a:	00010597          	auipc	a1,0x10
    8000d68e:	8ce58593          	add	a1,a1,-1842 # 8001cf58 <__func__.1+0x2c8>
    8000d692:	bfb5                	j	8000d60e <illegal_except_10+0x12a>
    TEST_ASSERT("hs mode sinval.vma successful when mstatus.tvm=1",
    8000d694:	00010597          	auipc	a1,0x10
    8000d698:	8c458593          	add	a1,a1,-1852 # 8001cf58 <__func__.1+0x2c8>
    8000d69c:	bdc9                	j	8000d56e <illegal_except_10+0x8a>
    TEST_END();
    8000d69e:	00010597          	auipc	a1,0x10
    8000d6a2:	8ba58593          	add	a1,a1,-1862 # 8001cf58 <__func__.1+0x2c8>
    8000d6a6:	bf5d                	j	8000d65c <illegal_except_10+0x178>

000000008000d6a8 <illegal_except_11>:

bool illegal_except_11() {
    8000d6a8:	1101                	add	sp,sp,-32

    TEST_START();
    8000d6aa:	0000f597          	auipc	a1,0xf
    8000d6ae:	9e658593          	add	a1,a1,-1562 # 8001c090 <__func__.3>
    8000d6b2:	00010517          	auipc	a0,0x10
    8000d6b6:	8c650513          	add	a0,a0,-1850 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_11() {
    8000d6ba:	ec06                	sd	ra,24(sp)
    8000d6bc:	e822                	sd	s0,16(sp)
    8000d6be:	e426                	sd	s1,8(sp)
    8000d6c0:	e04a                	sd	s2,0(sp)
    TEST_START();
    8000d6c2:	5090d0ef          	jal	8001b3ca <printf>
    8000d6c6:	4529                	li	a0,10
    8000d6c8:	3d50c0ef          	jal	8001a29c <putchar>

    //UHFENCE.VVMAHFENCE.GVMA
    TEST_SETUP_EXCEPT();
    8000d6cc:	0ff0000f          	fence
    8000d6d0:	00030417          	auipc	s0,0x30
    8000d6d4:	94040413          	add	s0,s0,-1728 # 8003d010 <excpt>
    8000d6d8:	4485                	li	s1,1
    8000d6da:	00941023          	sh	s1,0(s0)
    8000d6de:	00030797          	auipc	a5,0x30
    8000d6e2:	9607b523          	sd	zero,-1686(a5) # 8003d048 <excpt+0x38>
    8000d6e6:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000d6ea:	4511                	li	a0,4
    8000d6ec:	bf2f30ef          	jal	80000ade <goto_priv>
    reset_state();
    8000d6f0:	c37f30ef          	jal	80001326 <reset_state>
    goto_priv(PRIV_HU);
    8000d6f4:	4505                	li	a0,1
    8000d6f6:	be8f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d6fa:	0ff0000f          	fence
    8000d6fe:	00030797          	auipc	a5,0x30
    8000d702:	9407b523          	sd	zero,-1718(a5) # 8003d048 <excpt+0x38>
    8000d706:	00941023          	sh	s1,0(s0)
    8000d70a:	0ff0000f          	fence
    asm volatile(
    8000d70e:	22000073          	.4byte	0x22000073
    hfence_vvma();
    TEST_ASSERT("hu mode hfence.vvma cause to illegal instruction interrupt",
    8000d712:	08200593          	li	a1,130
    8000d716:	00012617          	auipc	a2,0x12
    8000d71a:	41260613          	add	a2,a2,1042 # 8001fb28 <__func__.1+0x2e98>
    8000d71e:	00010517          	auipc	a0,0x10
    8000d722:	87250513          	add	a0,a0,-1934 # 8001cf90 <__func__.1+0x300>
    8000d726:	4a50d0ef          	jal	8001b3ca <printf>
    8000d72a:	00144783          	lbu	a5,1(s0)
    8000d72e:	00010597          	auipc	a1,0x10
    8000d732:	83a58593          	add	a1,a1,-1990 # 8001cf68 <__func__.1+0x2d8>
    8000d736:	c789                	beqz	a5,8000d740 <illegal_except_11+0x98>
    8000d738:	6418                	ld	a4,8(s0)
    8000d73a:	4789                	li	a5,2
    8000d73c:	12f70e63          	beq	a4,a5,8000d878 <illegal_except_11+0x1d0>
    8000d740:	00010517          	auipc	a0,0x10
    8000d744:	86850513          	add	a0,a0,-1944 # 8001cfa8 <__func__.1+0x318>
    8000d748:	4830d0ef          	jal	8001b3ca <printf>
    8000d74c:	00144783          	lbu	a5,1(s0)
    8000d750:	c789                	beqz	a5,8000d75a <illegal_except_11+0xb2>
    8000d752:	6418                	ld	a4,8(s0)
    8000d754:	4789                	li	a5,2
    8000d756:	00f70c63          	beq	a4,a5,8000d76e <illegal_except_11+0xc6>
    8000d75a:	00010517          	auipc	a0,0x10
    8000d75e:	85650513          	add	a0,a0,-1962 # 8001cfb0 <__func__.1+0x320>
    8000d762:	4690d0ef          	jal	8001b3ca <printf>
    8000d766:	02900513          	li	a0,41
    8000d76a:	3330c0ef          	jal	8001a29c <putchar>
    8000d76e:	4529                	li	a0,10
    8000d770:	32d0c0ef          	jal	8001a29c <putchar>
    8000d774:	00144783          	lbu	a5,1(s0)
    8000d778:	4481                	li	s1,0
    8000d77a:	c789                	beqz	a5,8000d784 <illegal_except_11+0xdc>
    8000d77c:	6404                	ld	s1,8(s0)
    8000d77e:	14f9                	add	s1,s1,-2
    8000d780:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_SETUP_EXCEPT();
    8000d784:	0ff0000f          	fence
    8000d788:	4905                	li	s2,1
    8000d78a:	01241023          	sh	s2,0(s0)
    8000d78e:	00030797          	auipc	a5,0x30
    8000d792:	8a07bd23          	sd	zero,-1862(a5) # 8003d048 <excpt+0x38>
    8000d796:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000d79a:	4511                	li	a0,4
    8000d79c:	b42f30ef          	jal	80000ade <goto_priv>
    reset_state();
    8000d7a0:	b87f30ef          	jal	80001326 <reset_state>
    goto_priv(PRIV_HU);
    8000d7a4:	4505                	li	a0,1
    8000d7a6:	b38f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d7aa:	0ff0000f          	fence
    8000d7ae:	00030797          	auipc	a5,0x30
    8000d7b2:	8807bd23          	sd	zero,-1894(a5) # 8003d048 <excpt+0x38>
    8000d7b6:	01241023          	sh	s2,0(s0)
    8000d7ba:	0ff0000f          	fence
    asm volatile(
    8000d7be:	62000073          	.4byte	0x62000073
    hfence_gvma();
    TEST_ASSERT("hu mode hfence.gvma cause to illegal instruction interrupt",
    8000d7c2:	08200593          	li	a1,130
    8000d7c6:	00012617          	auipc	a2,0x12
    8000d7ca:	3a260613          	add	a2,a2,930 # 8001fb68 <__func__.1+0x2ed8>
    8000d7ce:	0000f517          	auipc	a0,0xf
    8000d7d2:	7c250513          	add	a0,a0,1986 # 8001cf90 <__func__.1+0x300>
    8000d7d6:	3f50d0ef          	jal	8001b3ca <printf>
    8000d7da:	00144783          	lbu	a5,1(s0)
    8000d7de:	0000f597          	auipc	a1,0xf
    8000d7e2:	78a58593          	add	a1,a1,1930 # 8001cf68 <__func__.1+0x2d8>
    8000d7e6:	c789                	beqz	a5,8000d7f0 <illegal_except_11+0x148>
    8000d7e8:	6418                	ld	a4,8(s0)
    8000d7ea:	4789                	li	a5,2
    8000d7ec:	08f70163          	beq	a4,a5,8000d86e <illegal_except_11+0x1c6>
    8000d7f0:	0000f517          	auipc	a0,0xf
    8000d7f4:	7b850513          	add	a0,a0,1976 # 8001cfa8 <__func__.1+0x318>
    8000d7f8:	3d30d0ef          	jal	8001b3ca <printf>
    8000d7fc:	00144783          	lbu	a5,1(s0)
    8000d800:	c789                	beqz	a5,8000d80a <illegal_except_11+0x162>
    8000d802:	6418                	ld	a4,8(s0)
    8000d804:	4789                	li	a5,2
    8000d806:	00f70c63          	beq	a4,a5,8000d81e <illegal_except_11+0x176>
    8000d80a:	0000f517          	auipc	a0,0xf
    8000d80e:	7a650513          	add	a0,a0,1958 # 8001cfb0 <__func__.1+0x320>
    8000d812:	3b90d0ef          	jal	8001b3ca <printf>
    8000d816:	02900513          	li	a0,41
    8000d81a:	2830c0ef          	jal	8001a29c <putchar>
    8000d81e:	4529                	li	a0,10
    8000d820:	27d0c0ef          	jal	8001a29c <putchar>
    8000d824:	cc9d                	beqz	s1,8000d862 <illegal_except_11+0x1ba>
    8000d826:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000d82a:	0000f597          	auipc	a1,0xf
    8000d82e:	73e58593          	add	a1,a1,1854 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hu mode hfence.gvma cause to illegal instruction interrupt",
    8000d832:	c491                	beqz	s1,8000d83e <illegal_except_11+0x196>
    8000d834:	6418                	ld	a4,8(s0)
    8000d836:	4789                	li	a5,2
    8000d838:	04f70563          	beq	a4,a5,8000d882 <illegal_except_11+0x1da>
    8000d83c:	4481                	li	s1,0
    TEST_END();
    8000d83e:	0000f517          	auipc	a0,0xf
    8000d842:	7d250513          	add	a0,a0,2002 # 8001d010 <__func__.1+0x380>
    8000d846:	3850d0ef          	jal	8001b3ca <printf>
    8000d84a:	4511                	li	a0,4
    8000d84c:	a92f30ef          	jal	80000ade <goto_priv>
    8000d850:	ad7f30ef          	jal	80001326 <reset_state>
}
    8000d854:	60e2                	ld	ra,24(sp)
    8000d856:	6442                	ld	s0,16(sp)
    8000d858:	6902                	ld	s2,0(sp)
    8000d85a:	8526                	mv	a0,s1
    8000d85c:	64a2                	ld	s1,8(sp)
    8000d85e:	6105                	add	sp,sp,32
    8000d860:	8082                	ret
    TEST_ASSERT("hu mode hfence.gvma cause to illegal instruction interrupt",
    8000d862:	4481                	li	s1,0
    TEST_END();
    8000d864:	0000f597          	auipc	a1,0xf
    8000d868:	70458593          	add	a1,a1,1796 # 8001cf68 <__func__.1+0x2d8>
    8000d86c:	bfc9                	j	8000d83e <illegal_except_11+0x196>
    TEST_ASSERT("hu mode hfence.gvma cause to illegal instruction interrupt",
    8000d86e:	0000f597          	auipc	a1,0xf
    8000d872:	6ea58593          	add	a1,a1,1770 # 8001cf58 <__func__.1+0x2c8>
    8000d876:	bfad                	j	8000d7f0 <illegal_except_11+0x148>
    TEST_ASSERT("hu mode hfence.vvma cause to illegal instruction interrupt",
    8000d878:	0000f597          	auipc	a1,0xf
    8000d87c:	6e058593          	add	a1,a1,1760 # 8001cf58 <__func__.1+0x2c8>
    8000d880:	b5c1                	j	8000d740 <illegal_except_11+0x98>
    TEST_END();
    8000d882:	0000f597          	auipc	a1,0xf
    8000d886:	6d658593          	add	a1,a1,1750 # 8001cf58 <__func__.1+0x2c8>
    8000d88a:	bf55                	j	8000d83e <illegal_except_11+0x196>

000000008000d88c <illegal_except_12>:

bool illegal_except_12() {
    8000d88c:	1101                	add	sp,sp,-32

    TEST_START();
    8000d88e:	0000f597          	auipc	a1,0xf
    8000d892:	81a58593          	add	a1,a1,-2022 # 8001c0a8 <__func__.2>
    8000d896:	0000f517          	auipc	a0,0xf
    8000d89a:	6e250513          	add	a0,a0,1762 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_12() {
    8000d89e:	ec06                	sd	ra,24(sp)
    8000d8a0:	e822                	sd	s0,16(sp)
    8000d8a2:	e426                	sd	s1,8(sp)
    8000d8a4:	e04a                	sd	s2,0(sp)
    TEST_START();
    8000d8a6:	3250d0ef          	jal	8001b3ca <printf>
    8000d8aa:	4529                	li	a0,10
    8000d8ac:	1f10c0ef          	jal	8001a29c <putchar>

    //USINVAL.VMAHINVAL.VVMAHINVAL.GVMA
    TEST_SETUP_EXCEPT();
    8000d8b0:	0ff0000f          	fence
    8000d8b4:	0002f417          	auipc	s0,0x2f
    8000d8b8:	75c40413          	add	s0,s0,1884 # 8003d010 <excpt>
    8000d8bc:	4485                	li	s1,1
    8000d8be:	00941023          	sh	s1,0(s0)
    8000d8c2:	0002f797          	auipc	a5,0x2f
    8000d8c6:	7807b323          	sd	zero,1926(a5) # 8003d048 <excpt+0x38>
    8000d8ca:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000d8ce:	4511                	li	a0,4
    8000d8d0:	a0ef30ef          	jal	80000ade <goto_priv>
    reset_state();
    8000d8d4:	a53f30ef          	jal	80001326 <reset_state>
    goto_priv(PRIV_HU);
    8000d8d8:	4505                	li	a0,1
    8000d8da:	a04f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d8de:	0ff0000f          	fence
    8000d8e2:	0002f797          	auipc	a5,0x2f
    8000d8e6:	7607b323          	sd	zero,1894(a5) # 8003d048 <excpt+0x38>
    8000d8ea:	00941023          	sh	s1,0(s0)
    8000d8ee:	0ff0000f          	fence
    asm volatile(
    8000d8f2:	16000073          	.4byte	0x16000073
    Sinval_vma();
    TEST_ASSERT("hu mode sinval.vma cause to illegal instruction interrupt",
    8000d8f6:	08200593          	li	a1,130
    8000d8fa:	00012617          	auipc	a2,0x12
    8000d8fe:	2ae60613          	add	a2,a2,686 # 8001fba8 <__func__.1+0x2f18>
    8000d902:	0000f517          	auipc	a0,0xf
    8000d906:	68e50513          	add	a0,a0,1678 # 8001cf90 <__func__.1+0x300>
    8000d90a:	2c10d0ef          	jal	8001b3ca <printf>
    8000d90e:	00144783          	lbu	a5,1(s0)
    8000d912:	0000f597          	auipc	a1,0xf
    8000d916:	65658593          	add	a1,a1,1622 # 8001cf68 <__func__.1+0x2d8>
    8000d91a:	c789                	beqz	a5,8000d924 <illegal_except_12+0x98>
    8000d91c:	6418                	ld	a4,8(s0)
    8000d91e:	4789                	li	a5,2
    8000d920:	1ef70963          	beq	a4,a5,8000db12 <illegal_except_12+0x286>
    8000d924:	0000f517          	auipc	a0,0xf
    8000d928:	68450513          	add	a0,a0,1668 # 8001cfa8 <__func__.1+0x318>
    8000d92c:	29f0d0ef          	jal	8001b3ca <printf>
    8000d930:	00144783          	lbu	a5,1(s0)
    8000d934:	c789                	beqz	a5,8000d93e <illegal_except_12+0xb2>
    8000d936:	6418                	ld	a4,8(s0)
    8000d938:	4789                	li	a5,2
    8000d93a:	00f70c63          	beq	a4,a5,8000d952 <illegal_except_12+0xc6>
    8000d93e:	0000f517          	auipc	a0,0xf
    8000d942:	67250513          	add	a0,a0,1650 # 8001cfb0 <__func__.1+0x320>
    8000d946:	2850d0ef          	jal	8001b3ca <printf>
    8000d94a:	02900513          	li	a0,41
    8000d94e:	14f0c0ef          	jal	8001a29c <putchar>
    8000d952:	4529                	li	a0,10
    8000d954:	1490c0ef          	jal	8001a29c <putchar>
    8000d958:	00144783          	lbu	a5,1(s0)
    8000d95c:	4481                	li	s1,0
    8000d95e:	c789                	beqz	a5,8000d968 <illegal_except_12+0xdc>
    8000d960:	6404                	ld	s1,8(s0)
    8000d962:	14f9                	add	s1,s1,-2
    8000d964:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_SETUP_EXCEPT();
    8000d968:	0ff0000f          	fence
    8000d96c:	4905                	li	s2,1
    8000d96e:	01241023          	sh	s2,0(s0)
    8000d972:	0002f797          	auipc	a5,0x2f
    8000d976:	6c07bb23          	sd	zero,1750(a5) # 8003d048 <excpt+0x38>
    8000d97a:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000d97e:	4511                	li	a0,4
    8000d980:	95ef30ef          	jal	80000ade <goto_priv>
    reset_state();
    8000d984:	9a3f30ef          	jal	80001326 <reset_state>
    goto_priv(PRIV_HU);
    8000d988:	4505                	li	a0,1
    8000d98a:	954f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000d98e:	0ff0000f          	fence
    8000d992:	0002f797          	auipc	a5,0x2f
    8000d996:	6a07bb23          	sd	zero,1718(a5) # 8003d048 <excpt+0x38>
    8000d99a:	01241023          	sh	s2,0(s0)
    8000d99e:	0ff0000f          	fence
    asm volatile(
    8000d9a2:	66000073          	.4byte	0x66000073
    hinval_gvma();
    TEST_ASSERT("hu mode hinval.gvma cause to illegal instruction interrupt",
    8000d9a6:	08200593          	li	a1,130
    8000d9aa:	00012617          	auipc	a2,0x12
    8000d9ae:	23e60613          	add	a2,a2,574 # 8001fbe8 <__func__.1+0x2f58>
    8000d9b2:	0000f517          	auipc	a0,0xf
    8000d9b6:	5de50513          	add	a0,a0,1502 # 8001cf90 <__func__.1+0x300>
    8000d9ba:	2110d0ef          	jal	8001b3ca <printf>
    8000d9be:	00144783          	lbu	a5,1(s0)
    8000d9c2:	0000f597          	auipc	a1,0xf
    8000d9c6:	5a658593          	add	a1,a1,1446 # 8001cf68 <__func__.1+0x2d8>
    8000d9ca:	c789                	beqz	a5,8000d9d4 <illegal_except_12+0x148>
    8000d9cc:	6418                	ld	a4,8(s0)
    8000d9ce:	4789                	li	a5,2
    8000d9d0:	14f70663          	beq	a4,a5,8000db1c <illegal_except_12+0x290>
    8000d9d4:	0000f517          	auipc	a0,0xf
    8000d9d8:	5d450513          	add	a0,a0,1492 # 8001cfa8 <__func__.1+0x318>
    8000d9dc:	1ef0d0ef          	jal	8001b3ca <printf>
    8000d9e0:	00144783          	lbu	a5,1(s0)
    8000d9e4:	c789                	beqz	a5,8000d9ee <illegal_except_12+0x162>
    8000d9e6:	6418                	ld	a4,8(s0)
    8000d9e8:	4789                	li	a5,2
    8000d9ea:	00f70c63          	beq	a4,a5,8000da02 <illegal_except_12+0x176>
    8000d9ee:	0000f517          	auipc	a0,0xf
    8000d9f2:	5c250513          	add	a0,a0,1474 # 8001cfb0 <__func__.1+0x320>
    8000d9f6:	1d50d0ef          	jal	8001b3ca <printf>
    8000d9fa:	02900513          	li	a0,41
    8000d9fe:	09f0c0ef          	jal	8001a29c <putchar>
    8000da02:	4529                	li	a0,10
    8000da04:	0990c0ef          	jal	8001a29c <putchar>
    8000da08:	c491                	beqz	s1,8000da14 <illegal_except_12+0x188>
    8000da0a:	00144783          	lbu	a5,1(s0)
    8000da0e:	4481                	li	s1,0
    8000da10:	0e079763          	bnez	a5,8000dafe <illegal_except_12+0x272>
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_SETUP_EXCEPT();
    8000da14:	0ff0000f          	fence
    8000da18:	4905                	li	s2,1
    8000da1a:	01241023          	sh	s2,0(s0)
    8000da1e:	0002f797          	auipc	a5,0x2f
    8000da22:	6207b523          	sd	zero,1578(a5) # 8003d048 <excpt+0x38>
    8000da26:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000da2a:	4511                	li	a0,4
    8000da2c:	8b2f30ef          	jal	80000ade <goto_priv>
    reset_state();
    8000da30:	8f7f30ef          	jal	80001326 <reset_state>
    goto_priv(PRIV_HU);
    8000da34:	4505                	li	a0,1
    8000da36:	8a8f30ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    8000da3a:	0ff0000f          	fence
    8000da3e:	0002f797          	auipc	a5,0x2f
    8000da42:	6007b523          	sd	zero,1546(a5) # 8003d048 <excpt+0x38>
    8000da46:	01241023          	sh	s2,0(s0)
    8000da4a:	0ff0000f          	fence
    asm volatile(
    8000da4e:	26000073          	.4byte	0x26000073
    hinval_vvma();
    TEST_ASSERT("hu mode hinval.vvma cause to illegal instruction interrupt",
    8000da52:	08200593          	li	a1,130
    8000da56:	00012617          	auipc	a2,0x12
    8000da5a:	1d260613          	add	a2,a2,466 # 8001fc28 <__func__.1+0x2f98>
    8000da5e:	0000f517          	auipc	a0,0xf
    8000da62:	53250513          	add	a0,a0,1330 # 8001cf90 <__func__.1+0x300>
    8000da66:	1650d0ef          	jal	8001b3ca <printf>
    8000da6a:	00144783          	lbu	a5,1(s0)
    8000da6e:	0000f597          	auipc	a1,0xf
    8000da72:	4fa58593          	add	a1,a1,1274 # 8001cf68 <__func__.1+0x2d8>
    8000da76:	c789                	beqz	a5,8000da80 <illegal_except_12+0x1f4>
    8000da78:	6418                	ld	a4,8(s0)
    8000da7a:	4789                	li	a5,2
    8000da7c:	08f70663          	beq	a4,a5,8000db08 <illegal_except_12+0x27c>
    8000da80:	0000f517          	auipc	a0,0xf
    8000da84:	52850513          	add	a0,a0,1320 # 8001cfa8 <__func__.1+0x318>
    8000da88:	1430d0ef          	jal	8001b3ca <printf>
    8000da8c:	00144783          	lbu	a5,1(s0)
    8000da90:	c789                	beqz	a5,8000da9a <illegal_except_12+0x20e>
    8000da92:	6418                	ld	a4,8(s0)
    8000da94:	4789                	li	a5,2
    8000da96:	00f70c63          	beq	a4,a5,8000daae <illegal_except_12+0x222>
    8000da9a:	0000f517          	auipc	a0,0xf
    8000da9e:	51650513          	add	a0,a0,1302 # 8001cfb0 <__func__.1+0x320>
    8000daa2:	1290d0ef          	jal	8001b3ca <printf>
    8000daa6:	02900513          	li	a0,41
    8000daaa:	7f20c0ef          	jal	8001a29c <putchar>
    8000daae:	4529                	li	a0,10
    8000dab0:	7ec0c0ef          	jal	8001a29c <putchar>
    8000dab4:	cc9d                	beqz	s1,8000daf2 <illegal_except_12+0x266>
    8000dab6:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000daba:	0000f597          	auipc	a1,0xf
    8000dabe:	4ae58593          	add	a1,a1,1198 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hu mode hinval.vvma cause to illegal instruction interrupt",
    8000dac2:	c491                	beqz	s1,8000dace <illegal_except_12+0x242>
    8000dac4:	6418                	ld	a4,8(s0)
    8000dac6:	4789                	li	a5,2
    8000dac8:	04f70f63          	beq	a4,a5,8000db26 <illegal_except_12+0x29a>
    8000dacc:	4481                	li	s1,0
    TEST_END();
    8000dace:	0000f517          	auipc	a0,0xf
    8000dad2:	54250513          	add	a0,a0,1346 # 8001d010 <__func__.1+0x380>
    8000dad6:	0f50d0ef          	jal	8001b3ca <printf>
    8000dada:	4511                	li	a0,4
    8000dadc:	802f30ef          	jal	80000ade <goto_priv>
    8000dae0:	847f30ef          	jal	80001326 <reset_state>
}
    8000dae4:	60e2                	ld	ra,24(sp)
    8000dae6:	6442                	ld	s0,16(sp)
    8000dae8:	6902                	ld	s2,0(sp)
    8000daea:	8526                	mv	a0,s1
    8000daec:	64a2                	ld	s1,8(sp)
    8000daee:	6105                	add	sp,sp,32
    8000daf0:	8082                	ret
    TEST_ASSERT("hu mode hinval.vvma cause to illegal instruction interrupt",
    8000daf2:	4481                	li	s1,0
    TEST_END();
    8000daf4:	0000f597          	auipc	a1,0xf
    8000daf8:	47458593          	add	a1,a1,1140 # 8001cf68 <__func__.1+0x2d8>
    8000dafc:	bfc9                	j	8000dace <illegal_except_12+0x242>
    TEST_ASSERT("hu mode hinval.gvma cause to illegal instruction interrupt",
    8000dafe:	6404                	ld	s1,8(s0)
    8000db00:	14f9                	add	s1,s1,-2
    8000db02:	0014b493          	seqz	s1,s1
    8000db06:	b739                	j	8000da14 <illegal_except_12+0x188>
    TEST_ASSERT("hu mode hinval.vvma cause to illegal instruction interrupt",
    8000db08:	0000f597          	auipc	a1,0xf
    8000db0c:	45058593          	add	a1,a1,1104 # 8001cf58 <__func__.1+0x2c8>
    8000db10:	bf85                	j	8000da80 <illegal_except_12+0x1f4>
    TEST_ASSERT("hu mode sinval.vma cause to illegal instruction interrupt",
    8000db12:	0000f597          	auipc	a1,0xf
    8000db16:	44658593          	add	a1,a1,1094 # 8001cf58 <__func__.1+0x2c8>
    8000db1a:	b529                	j	8000d924 <illegal_except_12+0x98>
    TEST_ASSERT("hu mode hinval.gvma cause to illegal instruction interrupt",
    8000db1c:	0000f597          	auipc	a1,0xf
    8000db20:	43c58593          	add	a1,a1,1084 # 8001cf58 <__func__.1+0x2c8>
    8000db24:	bd45                	j	8000d9d4 <illegal_except_12+0x148>
    TEST_END();
    8000db26:	0000f597          	auipc	a1,0xf
    8000db2a:	43258593          	add	a1,a1,1074 # 8001cf58 <__func__.1+0x2c8>
    8000db2e:	b745                	j	8000dace <illegal_except_12+0x242>

000000008000db30 <illegal_except_13>:


bool illegal_except_13() {
    8000db30:	1101                	add	sp,sp,-32

    TEST_START();
    8000db32:	0000e597          	auipc	a1,0xe
    8000db36:	58e58593          	add	a1,a1,1422 # 8001c0c0 <__func__.1>
    8000db3a:	0000f517          	auipc	a0,0xf
    8000db3e:	43e50513          	add	a0,a0,1086 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_13() {
    8000db42:	ec06                	sd	ra,24(sp)
    8000db44:	e822                	sd	s0,16(sp)
    8000db46:	e426                	sd	s1,8(sp)
    TEST_START();
    8000db48:	0830d0ef          	jal	8001b3ca <printf>
    8000db4c:	4529                	li	a0,10
    8000db4e:	74e0c0ef          	jal	8001a29c <putchar>
    //satp.MODE0sfence.vma
    TEST_SETUP_EXCEPT();
    8000db52:	0ff0000f          	fence
    8000db56:	4785                	li	a5,1
    8000db58:	0002f417          	auipc	s0,0x2f
    8000db5c:	4b840413          	add	s0,s0,1208 # 8003d010 <excpt>
    8000db60:	00f41023          	sh	a5,0(s0)
    8000db64:	0002f797          	auipc	a5,0x2f
    8000db68:	4e07b223          	sd	zero,1252(a5) # 8003d048 <excpt+0x38>
    8000db6c:	0ff0000f          	fence

    goto_priv(PRIV_HS);
    8000db70:	450d                	li	a0,3
    8000db72:	f6df20ef          	jal	80000ade <goto_priv>
    CSRW(CSR_SATP,0ULL);
    8000db76:	18005073          	csrw	satp,0
    asm volatile(
    8000db7a:	12000073          	sfence.vma
    sfence_vma();
    printf("%d",excpt.triggered);
    8000db7e:	00144583          	lbu	a1,1(s0)
    8000db82:	00012517          	auipc	a0,0x12
    8000db86:	0e650513          	add	a0,a0,230 # 8001fc68 <__func__.1+0x2fd8>
    8000db8a:	0410d0ef          	jal	8001b3ca <printf>
    TEST_ASSERT("hs mode sfence.vma when satp.mode=0 cause to illegal instruction interrupt",
    8000db8e:	08200593          	li	a1,130
    8000db92:	00012617          	auipc	a2,0x12
    8000db96:	0de60613          	add	a2,a2,222 # 8001fc70 <__func__.1+0x2fe0>
    8000db9a:	0000f517          	auipc	a0,0xf
    8000db9e:	3f650513          	add	a0,a0,1014 # 8001cf90 <__func__.1+0x300>
    8000dba2:	0290d0ef          	jal	8001b3ca <printf>
    8000dba6:	00144783          	lbu	a5,1(s0)
    8000dbaa:	0000f597          	auipc	a1,0xf
    8000dbae:	3be58593          	add	a1,a1,958 # 8001cf68 <__func__.1+0x2d8>
    8000dbb2:	c789                	beqz	a5,8000dbbc <illegal_except_13+0x8c>
    8000dbb4:	6418                	ld	a4,8(s0)
    8000dbb6:	4789                	li	a5,2
    8000dbb8:	06f70e63          	beq	a4,a5,8000dc34 <illegal_except_13+0x104>
    8000dbbc:	0000f517          	auipc	a0,0xf
    8000dbc0:	3ec50513          	add	a0,a0,1004 # 8001cfa8 <__func__.1+0x318>
    8000dbc4:	0070d0ef          	jal	8001b3ca <printf>
    8000dbc8:	00144783          	lbu	a5,1(s0)
    8000dbcc:	c789                	beqz	a5,8000dbd6 <illegal_except_13+0xa6>
    8000dbce:	6418                	ld	a4,8(s0)
    8000dbd0:	4789                	li	a5,2
    8000dbd2:	00f70c63          	beq	a4,a5,8000dbea <illegal_except_13+0xba>
    8000dbd6:	0000f517          	auipc	a0,0xf
    8000dbda:	3da50513          	add	a0,a0,986 # 8001cfb0 <__func__.1+0x320>
    8000dbde:	7ec0d0ef          	jal	8001b3ca <printf>
    8000dbe2:	02900513          	li	a0,41
    8000dbe6:	6b60c0ef          	jal	8001a29c <putchar>
    8000dbea:	4529                	li	a0,10
    8000dbec:	6b00c0ef          	jal	8001a29c <putchar>
    8000dbf0:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000dbf4:	0000f597          	auipc	a1,0xf
    8000dbf8:	37458593          	add	a1,a1,884 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sfence.vma when satp.mode=0 cause to illegal instruction interrupt",
    8000dbfc:	c491                	beqz	s1,8000dc08 <illegal_except_13+0xd8>
    8000dbfe:	6418                	ld	a4,8(s0)
    8000dc00:	4789                	li	a5,2
    8000dc02:	02f70463          	beq	a4,a5,8000dc2a <illegal_except_13+0xfa>
    8000dc06:	4481                	li	s1,0
    TEST_END();
    8000dc08:	0000f517          	auipc	a0,0xf
    8000dc0c:	40850513          	add	a0,a0,1032 # 8001d010 <__func__.1+0x380>
    8000dc10:	7ba0d0ef          	jal	8001b3ca <printf>
    8000dc14:	4511                	li	a0,4
    8000dc16:	ec9f20ef          	jal	80000ade <goto_priv>
    8000dc1a:	f0cf30ef          	jal	80001326 <reset_state>
}
    8000dc1e:	60e2                	ld	ra,24(sp)
    8000dc20:	6442                	ld	s0,16(sp)
    8000dc22:	8526                	mv	a0,s1
    8000dc24:	64a2                	ld	s1,8(sp)
    8000dc26:	6105                	add	sp,sp,32
    8000dc28:	8082                	ret
    TEST_END();
    8000dc2a:	0000f597          	auipc	a1,0xf
    8000dc2e:	32e58593          	add	a1,a1,814 # 8001cf58 <__func__.1+0x2c8>
    8000dc32:	bfd9                	j	8000dc08 <illegal_except_13+0xd8>
    TEST_ASSERT("hs mode sfence.vma when satp.mode=0 cause to illegal instruction interrupt",
    8000dc34:	0000f597          	auipc	a1,0xf
    8000dc38:	32458593          	add	a1,a1,804 # 8001cf58 <__func__.1+0x2c8>
    8000dc3c:	b741                	j	8000dbbc <illegal_except_13+0x8c>

000000008000dc3e <illegal_except_14>:
    //FS0
    //VS0
    //XS0
    //HU=0U

bool illegal_except_14() {
    8000dc3e:	1101                	add	sp,sp,-32

    TEST_START();
    8000dc40:	0000e597          	auipc	a1,0xe
    8000dc44:	49858593          	add	a1,a1,1176 # 8001c0d8 <__func__.0>
    8000dc48:	0000f517          	auipc	a0,0xf
    8000dc4c:	33050513          	add	a0,a0,816 # 8001cf78 <__func__.1+0x2e8>
bool illegal_except_14() {
    8000dc50:	ec06                	sd	ra,24(sp)
    8000dc52:	e822                	sd	s0,16(sp)
    8000dc54:	e426                	sd	s1,8(sp)
    TEST_START();
    8000dc56:	7740d0ef          	jal	8001b3ca <printf>
    8000dc5a:	4529                	li	a0,10
    8000dc5c:	6400c0ef          	jal	8001a29c <putchar>
    //mstatus.TSR=1sret
    TEST_SETUP_EXCEPT();
    8000dc60:	0ff0000f          	fence
    8000dc64:	4785                	li	a5,1
    8000dc66:	0002f417          	auipc	s0,0x2f
    8000dc6a:	3aa40413          	add	s0,s0,938 # 8003d010 <excpt>
    8000dc6e:	00f41023          	sh	a5,0(s0)
    8000dc72:	0002f797          	auipc	a5,0x2f
    8000dc76:	3c07bb23          	sd	zero,982(a5) # 8003d048 <excpt+0x38>
    8000dc7a:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000dc7e:	4511                	li	a0,4
    8000dc80:	e5ff20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 22);    //TSR
    8000dc84:	004007b7          	lui	a5,0x400
    8000dc88:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HS);
    8000dc8c:	450d                	li	a0,3
    8000dc8e:	e51f20ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VU);
    8000dc92:	4501                	li	a0,0
    8000dc94:	d6ff20ef          	jal	80000a02 <set_prev_priv>
    asm volatile(
    8000dc98:	10200073          	sret

    //TEST_EXEC_SRET();
    sret();

    TEST_ASSERT("hs mode sret cause to ili when mstatus.TSR=1",
    8000dc9c:	08200593          	li	a1,130
    8000dca0:	00012617          	auipc	a2,0x12
    8000dca4:	02060613          	add	a2,a2,32 # 8001fcc0 <__func__.1+0x3030>
    8000dca8:	0000f517          	auipc	a0,0xf
    8000dcac:	2e850513          	add	a0,a0,744 # 8001cf90 <__func__.1+0x300>
    8000dcb0:	71a0d0ef          	jal	8001b3ca <printf>
    8000dcb4:	00144783          	lbu	a5,1(s0)
    8000dcb8:	0000f597          	auipc	a1,0xf
    8000dcbc:	2b058593          	add	a1,a1,688 # 8001cf68 <__func__.1+0x2d8>
    8000dcc0:	c789                	beqz	a5,8000dcca <illegal_except_14+0x8c>
    8000dcc2:	6418                	ld	a4,8(s0)
    8000dcc4:	4789                	li	a5,2
    8000dcc6:	06f70e63          	beq	a4,a5,8000dd42 <illegal_except_14+0x104>
    8000dcca:	0000f517          	auipc	a0,0xf
    8000dcce:	2de50513          	add	a0,a0,734 # 8001cfa8 <__func__.1+0x318>
    8000dcd2:	6f80d0ef          	jal	8001b3ca <printf>
    8000dcd6:	00144783          	lbu	a5,1(s0)
    8000dcda:	c789                	beqz	a5,8000dce4 <illegal_except_14+0xa6>
    8000dcdc:	6418                	ld	a4,8(s0)
    8000dcde:	4789                	li	a5,2
    8000dce0:	00f70c63          	beq	a4,a5,8000dcf8 <illegal_except_14+0xba>
    8000dce4:	0000f517          	auipc	a0,0xf
    8000dce8:	2cc50513          	add	a0,a0,716 # 8001cfb0 <__func__.1+0x320>
    8000dcec:	6de0d0ef          	jal	8001b3ca <printf>
    8000dcf0:	02900513          	li	a0,41
    8000dcf4:	5a80c0ef          	jal	8001a29c <putchar>
    8000dcf8:	4529                	li	a0,10
    8000dcfa:	5a20c0ef          	jal	8001a29c <putchar>
    8000dcfe:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8000dd02:	0000f597          	auipc	a1,0xf
    8000dd06:	26658593          	add	a1,a1,614 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sret cause to ili when mstatus.TSR=1",
    8000dd0a:	c491                	beqz	s1,8000dd16 <illegal_except_14+0xd8>
    8000dd0c:	6418                	ld	a4,8(s0)
    8000dd0e:	4789                	li	a5,2
    8000dd10:	02f70463          	beq	a4,a5,8000dd38 <illegal_except_14+0xfa>
    8000dd14:	4481                	li	s1,0
    TEST_END();
    8000dd16:	0000f517          	auipc	a0,0xf
    8000dd1a:	2fa50513          	add	a0,a0,762 # 8001d010 <__func__.1+0x380>
    8000dd1e:	6ac0d0ef          	jal	8001b3ca <printf>
    8000dd22:	4511                	li	a0,4
    8000dd24:	dbbf20ef          	jal	80000ade <goto_priv>
    8000dd28:	dfef30ef          	jal	80001326 <reset_state>

}
    8000dd2c:	60e2                	ld	ra,24(sp)
    8000dd2e:	6442                	ld	s0,16(sp)
    8000dd30:	8526                	mv	a0,s1
    8000dd32:	64a2                	ld	s1,8(sp)
    8000dd34:	6105                	add	sp,sp,32
    8000dd36:	8082                	ret
    TEST_END();
    8000dd38:	0000f597          	auipc	a1,0xf
    8000dd3c:	22058593          	add	a1,a1,544 # 8001cf58 <__func__.1+0x2c8>
    8000dd40:	bfd9                	j	8000dd16 <illegal_except_14+0xd8>
    TEST_ASSERT("hs mode sret cause to ili when mstatus.TSR=1",
    8000dd42:	0000f597          	auipc	a1,0xf
    8000dd46:	21658593          	add	a1,a1,534 # 8001cf58 <__func__.1+0x2c8>
    8000dd4a:	b741                	j	8000dcca <illegal_except_14+0x8c>

000000008000dd4c <external_interrupt_MEI>:
#include <rvh_test.h>
#include <page_tables.h>
#include <csrs.h> 

bool external_interrupt_MEI() {
    8000dd4c:	1101                	add	sp,sp,-32

    TEST_START();
    8000dd4e:	0000e597          	auipc	a1,0xe
    8000dd52:	3a258593          	add	a1,a1,930 # 8001c0f0 <__func__.2>
    8000dd56:	0000f517          	auipc	a0,0xf
    8000dd5a:	22250513          	add	a0,a0,546 # 8001cf78 <__func__.1+0x2e8>
bool external_interrupt_MEI() {
    8000dd5e:	ec06                	sd	ra,24(sp)
    8000dd60:	e822                	sd	s0,16(sp)
    8000dd62:	e426                	sd	s1,8(sp)
    8000dd64:	e04a                	sd	s2,0(sp)
    TEST_START();
    8000dd66:	6640d0ef          	jal	8001b3ca <printf>
    8000dd6a:	4529                	li	a0,10
    8000dd6c:	5300c0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000dd70:	0ff0000f          	fence
    8000dd74:	4785                	li	a5,1
    8000dd76:	0002f417          	auipc	s0,0x2f
    8000dd7a:	29a40413          	add	s0,s0,666 # 8003d010 <excpt>
    8000dd7e:	00f41023          	sh	a5,0(s0)
    8000dd82:	0002f797          	auipc	a5,0x2f
    8000dd86:	2c07b323          	sd	zero,710(a5) # 8003d048 <excpt+0x38>
    8000dd8a:	0ff0000f          	fence

   
    //Mbitmstatus.mie=1mipmieMEIPMEIE
    goto_priv(PRIV_M);
    8000dd8e:	4511                	li	a0,4
    8000dd90:	d4ff20ef          	jal	80000ade <goto_priv>
    CSRW(CSR_MIDELEG,0);
    8000dd94:	30305073          	csrw	mideleg,0
    CSRS(CSR_MSTATUS,1ULL << 3);     //mie
    8000dd98:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);         
    8000dd9c:	6785                	lui	a5,0x1
    8000dd9e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000dda2:	3047a073          	csrs	mie,a5
    CSRS(CSR_MIP,MIP_MEIP);     //p33 read-only  is set and cleared by a platform-specific interrupt controller
    8000dda6:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_M);
    8000ddaa:	4511                	li	a0,4
    8000ddac:	d33f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=1",
    8000ddb0:	08200593          	li	a1,130
    8000ddb4:	00012617          	auipc	a2,0x12
    8000ddb8:	f3c60613          	add	a2,a2,-196 # 8001fcf0 <__func__.1+0x3060>
    8000ddbc:	0000f517          	auipc	a0,0xf
    8000ddc0:	1d450513          	add	a0,a0,468 # 8001cf90 <__func__.1+0x300>
    8000ddc4:	6060d0ef          	jal	8001b3ca <printf>
    8000ddc8:	00144783          	lbu	a5,1(s0)
    8000ddcc:	0000f597          	auipc	a1,0xf
    8000ddd0:	19c58593          	add	a1,a1,412 # 8001cf68 <__func__.1+0x2d8>
    8000ddd4:	c799                	beqz	a5,8000dde2 <external_interrupt_MEI+0x96>
    8000ddd6:	57fd                	li	a5,-1
    8000ddd8:	6418                	ld	a4,8(s0)
    8000ddda:	17fe                	sll	a5,a5,0x3f
    8000dddc:	07ad                	add	a5,a5,11
    8000ddde:	30f70be3          	beq	a4,a5,8000e8f4 <external_interrupt_MEI+0xba8>
    8000dde2:	0000f517          	auipc	a0,0xf
    8000dde6:	1c650513          	add	a0,a0,454 # 8001cfa8 <__func__.1+0x318>
    8000ddea:	5e00d0ef          	jal	8001b3ca <printf>
    8000ddee:	00144783          	lbu	a5,1(s0)
    8000ddf2:	c799                	beqz	a5,8000de00 <external_interrupt_MEI+0xb4>
    8000ddf4:	57fd                	li	a5,-1
    8000ddf6:	6418                	ld	a4,8(s0)
    8000ddf8:	17fe                	sll	a5,a5,0x3f
    8000ddfa:	07ad                	add	a5,a5,11
    8000ddfc:	00f70c63          	beq	a4,a5,8000de14 <external_interrupt_MEI+0xc8>
    8000de00:	0000f517          	auipc	a0,0xf
    8000de04:	1b050513          	add	a0,a0,432 # 8001cfb0 <__func__.1+0x320>
    8000de08:	5c20d0ef          	jal	8001b3ca <printf>
    8000de0c:	02900513          	li	a0,41
    8000de10:	48c0c0ef          	jal	8001a29c <putchar>
    8000de14:	4529                	li	a0,10
    8000de16:	4860c0ef          	jal	8001a29c <putchar>
    8000de1a:	00144783          	lbu	a5,1(s0)
    8000de1e:	4481                	li	s1,0
    8000de20:	c799                	beqz	a5,8000de2e <external_interrupt_MEI+0xe2>
    8000de22:	6404                	ld	s1,8(s0)
    8000de24:	57ad                	li	a5,-21
    8000de26:	8385                	srl	a5,a5,0x1
    8000de28:	94be                	add	s1,s1,a5
    8000de2a:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.cause == CAUSE_MEI
    ); 

    //Mbitmstatus.mie=1mip.MEIP=1mie.MEIE=0
    TEST_SETUP_EXCEPT();
    8000de2e:	0ff0000f          	fence
    8000de32:	4785                	li	a5,1
    8000de34:	00f41023          	sh	a5,0(s0)
    8000de38:	0002f797          	auipc	a5,0x2f
    8000de3c:	2007b823          	sd	zero,528(a5) # 8003d048 <excpt+0x38>
    8000de40:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000de44:	4511                	li	a0,4
    8000de46:	c99f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000de4a:	30046073          	csrs	mstatus,8
    CSRC(CSR_MIE,MIE_MEIE);
    8000de4e:	6785                	lui	a5,0x1
    8000de50:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000de54:	3047b073          	csrc	mie,a5
    CSRS(CSR_MIP,MIP_MEIP);
    8000de58:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_M);
    8000de5c:	4511                	li	a0,4
    8000de5e:	c81f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to no interrupt pending when mstatus.mie=1 and mip.meip=1 and mie.meie=0",
    8000de62:	08200593          	li	a1,130
    8000de66:	00012617          	auipc	a2,0x12
    8000de6a:	eea60613          	add	a2,a2,-278 # 8001fd50 <__func__.1+0x30c0>
    8000de6e:	0000f517          	auipc	a0,0xf
    8000de72:	12250513          	add	a0,a0,290 # 8001cf90 <__func__.1+0x300>
    8000de76:	5540d0ef          	jal	8001b3ca <printf>
    8000de7a:	00144783          	lbu	a5,1(s0)
    8000de7e:	0000f597          	auipc	a1,0xf
    8000de82:	0ea58593          	add	a1,a1,234 # 8001cf68 <__func__.1+0x2d8>
    8000de86:	e789                	bnez	a5,8000de90 <external_interrupt_MEI+0x144>
    8000de88:	0000f597          	auipc	a1,0xf
    8000de8c:	0d058593          	add	a1,a1,208 # 8001cf58 <__func__.1+0x2c8>
    8000de90:	0000f517          	auipc	a0,0xf
    8000de94:	11850513          	add	a0,a0,280 # 8001cfa8 <__func__.1+0x318>
    8000de98:	5320d0ef          	jal	8001b3ca <printf>
    8000de9c:	00144783          	lbu	a5,1(s0)
    8000dea0:	1a0790e3          	bnez	a5,8000e840 <external_interrupt_MEI+0xaf4>
    8000dea4:	4529                	li	a0,10
    8000dea6:	3f60c0ef          	jal	8001a29c <putchar>
    8000deaa:	c489                	beqz	s1,8000deb4 <external_interrupt_MEI+0x168>
    8000deac:	00144483          	lbu	s1,1(s0)
    8000deb0:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //Mbitmstatus.mie=1mip.MEIP=0mie.MEIE=1
    TEST_SETUP_EXCEPT();
    8000deb4:	0ff0000f          	fence
    8000deb8:	4785                	li	a5,1
    8000deba:	00f41023          	sh	a5,0(s0)
    8000debe:	0002f797          	auipc	a5,0x2f
    8000dec2:	1807b523          	sd	zero,394(a5) # 8003d048 <excpt+0x38>
    8000dec6:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000deca:	4511                	li	a0,4
    8000decc:	c13f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000ded0:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000ded4:	6785                	lui	a5,0x1
    8000ded6:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000deda:	3047a073          	csrs	mie,a5
    CSRC(CSR_MIP,MIP_MEIP);
    8000dede:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_M);
    8000dee2:	4511                	li	a0,4
    8000dee4:	bfbf20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1",
    8000dee8:	08200593          	li	a1,130
    8000deec:	00012617          	auipc	a2,0x12
    8000def0:	ebc60613          	add	a2,a2,-324 # 8001fda8 <__func__.1+0x3118>
    8000def4:	0000f517          	auipc	a0,0xf
    8000def8:	09c50513          	add	a0,a0,156 # 8001cf90 <__func__.1+0x300>
    8000defc:	4ce0d0ef          	jal	8001b3ca <printf>
    8000df00:	00144783          	lbu	a5,1(s0)
    8000df04:	0000f597          	auipc	a1,0xf
    8000df08:	06458593          	add	a1,a1,100 # 8001cf68 <__func__.1+0x2d8>
    8000df0c:	c799                	beqz	a5,8000df1a <external_interrupt_MEI+0x1ce>
    8000df0e:	57fd                	li	a5,-1
    8000df10:	6418                	ld	a4,8(s0)
    8000df12:	17fe                	sll	a5,a5,0x3f
    8000df14:	07ad                	add	a5,a5,11
    8000df16:	1ef705e3          	beq	a4,a5,8000e900 <external_interrupt_MEI+0xbb4>
    8000df1a:	0000f517          	auipc	a0,0xf
    8000df1e:	08e50513          	add	a0,a0,142 # 8001cfa8 <__func__.1+0x318>
    8000df22:	4a80d0ef          	jal	8001b3ca <printf>
    8000df26:	00144783          	lbu	a5,1(s0)
    8000df2a:	c799                	beqz	a5,8000df38 <external_interrupt_MEI+0x1ec>
    8000df2c:	57fd                	li	a5,-1
    8000df2e:	6418                	ld	a4,8(s0)
    8000df30:	17fe                	sll	a5,a5,0x3f
    8000df32:	07ad                	add	a5,a5,11
    8000df34:	00f70c63          	beq	a4,a5,8000df4c <external_interrupt_MEI+0x200>
    8000df38:	0000f517          	auipc	a0,0xf
    8000df3c:	07850513          	add	a0,a0,120 # 8001cfb0 <__func__.1+0x320>
    8000df40:	48a0d0ef          	jal	8001b3ca <printf>
    8000df44:	02900513          	li	a0,41
    8000df48:	3540c0ef          	jal	8001a29c <putchar>
    8000df4c:	4529                	li	a0,10
    8000df4e:	34e0c0ef          	jal	8001a29c <putchar>
    8000df52:	c491                	beqz	s1,8000df5e <external_interrupt_MEI+0x212>
    8000df54:	00144783          	lbu	a5,1(s0)
    8000df58:	4481                	li	s1,0
    8000df5a:	0a0796e3          	bnez	a5,8000e806 <external_interrupt_MEI+0xaba>
        excpt.triggered == true &&
        excpt.cause == CAUSE_MEI
    ); 
    
    //Mbitmstatus.mie=0mip.MEIP=1mie.MIE=1
    TEST_SETUP_EXCEPT();
    8000df5e:	0ff0000f          	fence
    8000df62:	4785                	li	a5,1
    8000df64:	00f41023          	sh	a5,0(s0)
    8000df68:	0002f797          	auipc	a5,0x2f
    8000df6c:	0e07b023          	sd	zero,224(a5) # 8003d048 <excpt+0x38>
    8000df70:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000df74:	4511                	li	a0,4
    8000df76:	b69f20ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);     
    8000df7a:	30047073          	csrc	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000df7e:	6785                	lui	a5,0x1
    8000df80:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000df84:	3047a073          	csrs	mie,a5
    CSRS(CSR_MIP,MIP_MEIP);
    8000df88:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_M);
    8000df8c:	4511                	li	a0,4
    8000df8e:	b51f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to a external interrupt when mstatus.mie=0 and mip.meip=1 and mie.meie=1",
    8000df92:	08200593          	li	a1,130
    8000df96:	00012617          	auipc	a2,0x12
    8000df9a:	e7260613          	add	a2,a2,-398 # 8001fe08 <__func__.1+0x3178>
    8000df9e:	0000f517          	auipc	a0,0xf
    8000dfa2:	ff250513          	add	a0,a0,-14 # 8001cf90 <__func__.1+0x300>
    8000dfa6:	4240d0ef          	jal	8001b3ca <printf>
    8000dfaa:	00144783          	lbu	a5,1(s0)
    8000dfae:	0000f597          	auipc	a1,0xf
    8000dfb2:	fba58593          	add	a1,a1,-70 # 8001cf68 <__func__.1+0x2d8>
    8000dfb6:	e789                	bnez	a5,8000dfc0 <external_interrupt_MEI+0x274>
    8000dfb8:	0000f597          	auipc	a1,0xf
    8000dfbc:	fa058593          	add	a1,a1,-96 # 8001cf58 <__func__.1+0x2c8>
    8000dfc0:	0000f517          	auipc	a0,0xf
    8000dfc4:	fe850513          	add	a0,a0,-24 # 8001cfa8 <__func__.1+0x318>
    8000dfc8:	4020d0ef          	jal	8001b3ca <printf>
    8000dfcc:	00144783          	lbu	a5,1(s0)
    8000dfd0:	0e079de3          	bnez	a5,8000e8ca <external_interrupt_MEI+0xb7e>
    8000dfd4:	4529                	li	a0,10
    8000dfd6:	2c60c0ef          	jal	8001a29c <putchar>
    8000dfda:	c489                	beqz	s1,8000dfe4 <external_interrupt_MEI+0x298>
    8000dfdc:	00144483          	lbu	s1,1(s0)
    8000dfe0:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //Mbitmstatus.mie=0mip.MEIP=1mie.MIE=0
    TEST_SETUP_EXCEPT();
    8000dfe4:	0ff0000f          	fence
    8000dfe8:	4785                	li	a5,1
    8000dfea:	00f41023          	sh	a5,0(s0)
    8000dfee:	0002f797          	auipc	a5,0x2f
    8000dff2:	0407bd23          	sd	zero,90(a5) # 8003d048 <excpt+0x38>
    8000dff6:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000dffa:	4511                	li	a0,4
    8000dffc:	ae3f20ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3)     
    8000e000:	30047073          	csrc	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e004:	6785                	lui	a5,0x1
    8000e006:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e00a:	3047a073          	csrs	mie,a5
    CSRC(CSR_MIP,MIP_MEIP);
    8000e00e:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_M);
    8000e012:	4511                	li	a0,4
    8000e014:	acbf20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to a external interrupt when mstatus.mie=0 and mip.meip=1 and mie.meie=0",
    8000e018:	08200593          	li	a1,130
    8000e01c:	00012617          	auipc	a2,0x12
    8000e020:	e4460613          	add	a2,a2,-444 # 8001fe60 <__func__.1+0x31d0>
    8000e024:	0000f517          	auipc	a0,0xf
    8000e028:	f6c50513          	add	a0,a0,-148 # 8001cf90 <__func__.1+0x300>
    8000e02c:	39e0d0ef          	jal	8001b3ca <printf>
    8000e030:	00144783          	lbu	a5,1(s0)
    8000e034:	0000f597          	auipc	a1,0xf
    8000e038:	f3458593          	add	a1,a1,-204 # 8001cf68 <__func__.1+0x2d8>
    8000e03c:	e789                	bnez	a5,8000e046 <external_interrupt_MEI+0x2fa>
    8000e03e:	0000f597          	auipc	a1,0xf
    8000e042:	f1a58593          	add	a1,a1,-230 # 8001cf58 <__func__.1+0x2c8>
    8000e046:	0000f517          	auipc	a0,0xf
    8000e04a:	f6250513          	add	a0,a0,-158 # 8001cfa8 <__func__.1+0x318>
    8000e04e:	37c0d0ef          	jal	8001b3ca <printf>
    8000e052:	00144783          	lbu	a5,1(s0)
    8000e056:	04079ee3          	bnez	a5,8000e8b2 <external_interrupt_MEI+0xb66>
    8000e05a:	4529                	li	a0,10
    8000e05c:	2400c0ef          	jal	8001a29c <putchar>
    8000e060:	c489                	beqz	s1,8000e06a <external_interrupt_MEI+0x31e>
    8000e062:	00144483          	lbu	s1,1(s0)
    8000e066:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 
    
    //Mbitmstatus.mie=0mip.MEIP=0mie.MIE=0
    TEST_SETUP_EXCEPT();
    8000e06a:	0ff0000f          	fence
    8000e06e:	4785                	li	a5,1
    8000e070:	00f41023          	sh	a5,0(s0)
    8000e074:	0002f797          	auipc	a5,0x2f
    8000e078:	fc07ba23          	sd	zero,-44(a5) # 8003d048 <excpt+0x38>
    8000e07c:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e080:	4511                	li	a0,4
    8000e082:	a5df20ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3)     
    8000e086:	30047073          	csrc	mstatus,8
    CSRC(CSR_MIE,MIE_MEIE);
    8000e08a:	6785                	lui	a5,0x1
    8000e08c:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e090:	3047b073          	csrc	mie,a5
    CSRC(CSR_MIP,MIP_MEIP);
    8000e094:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_M);
    8000e098:	4511                	li	a0,4
    8000e09a:	a45f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to a external interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=0",
    8000e09e:	08200593          	li	a1,130
    8000e0a2:	00012617          	auipc	a2,0x12
    8000e0a6:	e1660613          	add	a2,a2,-490 # 8001feb8 <__func__.1+0x3228>
    8000e0aa:	0000f517          	auipc	a0,0xf
    8000e0ae:	ee650513          	add	a0,a0,-282 # 8001cf90 <__func__.1+0x300>
    8000e0b2:	3180d0ef          	jal	8001b3ca <printf>
    8000e0b6:	00144783          	lbu	a5,1(s0)
    8000e0ba:	0000f597          	auipc	a1,0xf
    8000e0be:	eae58593          	add	a1,a1,-338 # 8001cf68 <__func__.1+0x2d8>
    8000e0c2:	e789                	bnez	a5,8000e0cc <external_interrupt_MEI+0x380>
    8000e0c4:	0000f597          	auipc	a1,0xf
    8000e0c8:	e9458593          	add	a1,a1,-364 # 8001cf58 <__func__.1+0x2c8>
    8000e0cc:	0000f517          	auipc	a0,0xf
    8000e0d0:	edc50513          	add	a0,a0,-292 # 8001cfa8 <__func__.1+0x318>
    8000e0d4:	2f60d0ef          	jal	8001b3ca <printf>
    8000e0d8:	00144783          	lbu	a5,1(s0)
    8000e0dc:	7a079f63          	bnez	a5,8000e89a <external_interrupt_MEI+0xb4e>
    8000e0e0:	4529                	li	a0,10
    8000e0e2:	1ba0c0ef          	jal	8001a29c <putchar>
    8000e0e6:	c489                	beqz	s1,8000e0f0 <external_interrupt_MEI+0x3a4>
    8000e0e8:	00144483          	lbu	s1,1(s0)
    8000e0ec:	0014c493          	xor	s1,s1,1

//---------------------------------------------------------
    

    //HSbitmstatus.mie=1mipmieMEIPMEIE
    TEST_SETUP_EXCEPT();
    8000e0f0:	0ff0000f          	fence
    8000e0f4:	4905                	li	s2,1
    8000e0f6:	01241023          	sh	s2,0(s0)
    8000e0fa:	0002f797          	auipc	a5,0x2f
    8000e0fe:	f407b723          	sd	zero,-178(a5) # 8003d048 <excpt+0x38>
    8000e102:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e106:	4511                	li	a0,4
    8000e108:	9d7f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e10c:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e110:	6785                	lui	a5,0x1
    8000e112:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e116:	3047a073          	csrs	mie,a5
    CSRS(CSR_MIP,MIP_MEIP);
    8000e11a:	3447a073          	csrs	mip,a5

    
    goto_priv(PRIV_HS);
    8000e11e:	450d                	li	a0,3
    8000e120:	9bff20ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=1",
    8000e124:	08200593          	li	a1,130
    8000e128:	00012617          	auipc	a2,0x12
    8000e12c:	de860613          	add	a2,a2,-536 # 8001ff10 <__func__.1+0x3280>
    8000e130:	0000f517          	auipc	a0,0xf
    8000e134:	e6050513          	add	a0,a0,-416 # 8001cf90 <__func__.1+0x300>
    8000e138:	2920d0ef          	jal	8001b3ca <printf>
    8000e13c:	6018                	ld	a4,0(s0)
    8000e13e:	f00017b7          	lui	a5,0xf0001
    8000e142:	0792                	sll	a5,a5,0x4
    8000e144:	190a                	sll	s2,s2,0x22
    8000e146:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e14a:	8ff9                	and	a5,a5,a4
    8000e14c:	10090913          	add	s2,s2,256
    8000e150:	0000f597          	auipc	a1,0xf
    8000e154:	e1858593          	add	a1,a1,-488 # 8001cf68 <__func__.1+0x2d8>
    8000e158:	01279663          	bne	a5,s2,8000e164 <external_interrupt_MEI+0x418>
    8000e15c:	0000f597          	auipc	a1,0xf
    8000e160:	dfc58593          	add	a1,a1,-516 # 8001cf58 <__func__.1+0x2c8>
    8000e164:	0000f517          	auipc	a0,0xf
    8000e168:	e4450513          	add	a0,a0,-444 # 8001cfa8 <__func__.1+0x318>
    8000e16c:	25e0d0ef          	jal	8001b3ca <printf>
    8000e170:	00144783          	lbu	a5,1(s0)
    8000e174:	c789                	beqz	a5,8000e17e <external_interrupt_MEI+0x432>
    8000e176:	4058                	lw	a4,4(s0)
    8000e178:	4791                	li	a5,4
    8000e17a:	00f70c63          	beq	a4,a5,8000e192 <external_interrupt_MEI+0x446>
    8000e17e:	0000f517          	auipc	a0,0xf
    8000e182:	e3250513          	add	a0,a0,-462 # 8001cfb0 <__func__.1+0x320>
    8000e186:	2440d0ef          	jal	8001b3ca <printf>
    8000e18a:	02900513          	li	a0,41
    8000e18e:	10e0c0ef          	jal	8001a29c <putchar>
    8000e192:	4529                	li	a0,10
    8000e194:	1080c0ef          	jal	8001a29c <putchar>
    8000e198:	cc99                	beqz	s1,8000e1b6 <external_interrupt_MEI+0x46a>
    8000e19a:	6004                	ld	s1,0(s0)
    8000e19c:	f0001737          	lui	a4,0xf0001
    8000e1a0:	57fd                	li	a5,-1
    8000e1a2:	0712                	sll	a4,a4,0x4
    8000e1a4:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e1a8:	178a                	sll	a5,a5,0x22
    8000e1aa:	8cf9                	and	s1,s1,a4
    8000e1ac:	f0078793          	add	a5,a5,-256
    8000e1b0:	94be                	add	s1,s1,a5
    8000e1b2:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.priv == PRIV_M
    ); 

    //HSbitmstatus.mie=1mipmieMEIPMEIE,hideleg
    TEST_SETUP_EXCEPT();
    8000e1b6:	0ff0000f          	fence
    8000e1ba:	4785                	li	a5,1
    8000e1bc:	00f41023          	sh	a5,0(s0)
    8000e1c0:	0002f797          	auipc	a5,0x2f
    8000e1c4:	e807b423          	sd	zero,-376(a5) # 8003d048 <excpt+0x38>
    8000e1c8:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e1cc:	4511                	li	a0,4
    8000e1ce:	911f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e1d2:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e1d6:	6785                	lui	a5,0x1
    8000e1d8:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e1dc:	3047a073          	csrs	mie,a5
    CSRW(CSR_HIDELEG,(uint64_t)-1);
    8000e1e0:	577d                	li	a4,-1
    8000e1e2:	60371073          	csrw	hideleg,a4
    CSRS(CSR_MIP,MIP_MEIP);
    8000e1e6:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_HS);
    8000e1ea:	450d                	li	a0,3
    8000e1ec:	8f3f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=1 ",
    8000e1f0:	08200593          	li	a1,130
    8000e1f4:	00012617          	auipc	a2,0x12
    8000e1f8:	d7460613          	add	a2,a2,-652 # 8001ff68 <__func__.1+0x32d8>
    8000e1fc:	0000f517          	auipc	a0,0xf
    8000e200:	d9450513          	add	a0,a0,-620 # 8001cf90 <__func__.1+0x300>
    8000e204:	1c60d0ef          	jal	8001b3ca <printf>
    8000e208:	6014                	ld	a3,0(s0)
    8000e20a:	f0001737          	lui	a4,0xf0001
    8000e20e:	478d                	li	a5,3
    8000e210:	0712                	sll	a4,a4,0x4
    8000e212:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e216:	1782                	sll	a5,a5,0x20
    8000e218:	8f75                	and	a4,a4,a3
    8000e21a:	10078793          	add	a5,a5,256
    8000e21e:	0000f597          	auipc	a1,0xf
    8000e222:	d4a58593          	add	a1,a1,-694 # 8001cf68 <__func__.1+0x2d8>
    8000e226:	00f71663          	bne	a4,a5,8000e232 <external_interrupt_MEI+0x4e6>
    8000e22a:	0000f597          	auipc	a1,0xf
    8000e22e:	d2e58593          	add	a1,a1,-722 # 8001cf58 <__func__.1+0x2c8>
    8000e232:	0000f517          	auipc	a0,0xf
    8000e236:	d7650513          	add	a0,a0,-650 # 8001cfa8 <__func__.1+0x318>
    8000e23a:	1900d0ef          	jal	8001b3ca <printf>
    8000e23e:	00144783          	lbu	a5,1(s0)
    8000e242:	c789                	beqz	a5,8000e24c <external_interrupt_MEI+0x500>
    8000e244:	4058                	lw	a4,4(s0)
    8000e246:	478d                	li	a5,3
    8000e248:	00f70c63          	beq	a4,a5,8000e260 <external_interrupt_MEI+0x514>
    8000e24c:	0000f517          	auipc	a0,0xf
    8000e250:	d6450513          	add	a0,a0,-668 # 8001cfb0 <__func__.1+0x320>
    8000e254:	1760d0ef          	jal	8001b3ca <printf>
    8000e258:	02900513          	li	a0,41
    8000e25c:	0400c0ef          	jal	8001a29c <putchar>
    8000e260:	4529                	li	a0,10
    8000e262:	03a0c0ef          	jal	8001a29c <putchar>
    8000e266:	cc99                	beqz	s1,8000e284 <external_interrupt_MEI+0x538>
    8000e268:	6004                	ld	s1,0(s0)
    8000e26a:	f0001737          	lui	a4,0xf0001
    8000e26e:	57f5                	li	a5,-3
    8000e270:	0712                	sll	a4,a4,0x4
    8000e272:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e276:	1782                	sll	a5,a5,0x20
    8000e278:	8cf9                	and	s1,s1,a4
    8000e27a:	f0078793          	add	a5,a5,-256
    8000e27e:	94be                	add	s1,s1,a5
    8000e280:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.priv == PRIV_HS
    ); 

    //HSbitmstatus.mie=1mip.MEIP=1mie.MEIE=0
    TEST_SETUP_EXCEPT();
    8000e284:	0ff0000f          	fence
    8000e288:	4785                	li	a5,1
    8000e28a:	00f41023          	sh	a5,0(s0)
    8000e28e:	0002f797          	auipc	a5,0x2f
    8000e292:	da07bd23          	sd	zero,-582(a5) # 8003d048 <excpt+0x38>
    8000e296:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e29a:	4511                	li	a0,4
    8000e29c:	843f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e2a0:	30046073          	csrs	mstatus,8
    CSRC(CSR_MIE,MIE_MEIE);
    8000e2a4:	6785                	lui	a5,0x1
    8000e2a6:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e2aa:	3047b073          	csrc	mie,a5
    CSRW(CSR_MIDELEG,0);
    8000e2ae:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000e2b2:	60305073          	csrw	hideleg,0
    CSRS(CSR_MIP,MIP_MEIP);
    8000e2b6:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_HS);
    8000e2ba:	450d                	li	a0,3
    8000e2bc:	823f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=0 ",
    8000e2c0:	08200593          	li	a1,130
    8000e2c4:	00012617          	auipc	a2,0x12
    8000e2c8:	cfc60613          	add	a2,a2,-772 # 8001ffc0 <__func__.1+0x3330>
    8000e2cc:	0000f517          	auipc	a0,0xf
    8000e2d0:	cc450513          	add	a0,a0,-828 # 8001cf90 <__func__.1+0x300>
    8000e2d4:	0f60d0ef          	jal	8001b3ca <printf>
    8000e2d8:	00144783          	lbu	a5,1(s0)
    8000e2dc:	0000f597          	auipc	a1,0xf
    8000e2e0:	c8c58593          	add	a1,a1,-884 # 8001cf68 <__func__.1+0x2d8>
    8000e2e4:	e789                	bnez	a5,8000e2ee <external_interrupt_MEI+0x5a2>
    8000e2e6:	0000f597          	auipc	a1,0xf
    8000e2ea:	c7258593          	add	a1,a1,-910 # 8001cf58 <__func__.1+0x2c8>
    8000e2ee:	0000f517          	auipc	a0,0xf
    8000e2f2:	cba50513          	add	a0,a0,-838 # 8001cfa8 <__func__.1+0x318>
    8000e2f6:	0d40d0ef          	jal	8001b3ca <printf>
    8000e2fa:	00144783          	lbu	a5,1(s0)
    8000e2fe:	58079363          	bnez	a5,8000e884 <external_interrupt_MEI+0xb38>
    8000e302:	4529                	li	a0,10
    8000e304:	7990b0ef          	jal	8001a29c <putchar>
    8000e308:	c489                	beqz	s1,8000e312 <external_interrupt_MEI+0x5c6>
    8000e30a:	00144483          	lbu	s1,1(s0)
    8000e30e:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 


    //HSbitmstatus.mie=1mip.MEIP=0mie.MEIE=1
    TEST_SETUP_EXCEPT();
    8000e312:	0ff0000f          	fence
    8000e316:	4785                	li	a5,1
    8000e318:	00f41023          	sh	a5,0(s0)
    8000e31c:	0002f797          	auipc	a5,0x2f
    8000e320:	d207b623          	sd	zero,-724(a5) # 8003d048 <excpt+0x38>
    8000e324:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e328:	4511                	li	a0,4
    8000e32a:	fb4f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e32e:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e332:	6785                	lui	a5,0x1
    8000e334:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e338:	3047a073          	csrs	mie,a5
    CSRC(CSR_MIP,MIP_MEIP);
    8000e33c:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_HS);
    8000e340:	450d                	li	a0,3
    8000e342:	f9cf20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e346:	08200593          	li	a1,130
    8000e34a:	00012617          	auipc	a2,0x12
    8000e34e:	cce60613          	add	a2,a2,-818 # 80020018 <__func__.1+0x3388>
    8000e352:	0000f517          	auipc	a0,0xf
    8000e356:	c3e50513          	add	a0,a0,-962 # 8001cf90 <__func__.1+0x300>
    8000e35a:	0700d0ef          	jal	8001b3ca <printf>
    8000e35e:	00144783          	lbu	a5,1(s0)
    8000e362:	0000f597          	auipc	a1,0xf
    8000e366:	c0658593          	add	a1,a1,-1018 # 8001cf68 <__func__.1+0x2d8>
    8000e36a:	c799                	beqz	a5,8000e378 <external_interrupt_MEI+0x62c>
    8000e36c:	57fd                	li	a5,-1
    8000e36e:	6418                	ld	a4,8(s0)
    8000e370:	17fe                	sll	a5,a5,0x3f
    8000e372:	07ad                	add	a5,a5,11
    8000e374:	56f70763          	beq	a4,a5,8000e8e2 <external_interrupt_MEI+0xb96>
    8000e378:	0000f517          	auipc	a0,0xf
    8000e37c:	c3050513          	add	a0,a0,-976 # 8001cfa8 <__func__.1+0x318>
    8000e380:	04a0d0ef          	jal	8001b3ca <printf>
    8000e384:	00144783          	lbu	a5,1(s0)
    8000e388:	c799                	beqz	a5,8000e396 <external_interrupt_MEI+0x64a>
    8000e38a:	57fd                	li	a5,-1
    8000e38c:	6418                	ld	a4,8(s0)
    8000e38e:	17fe                	sll	a5,a5,0x3f
    8000e390:	07ad                	add	a5,a5,11
    8000e392:	48f70263          	beq	a4,a5,8000e816 <external_interrupt_MEI+0xaca>
    8000e396:	0000f517          	auipc	a0,0xf
    8000e39a:	c1a50513          	add	a0,a0,-998 # 8001cfb0 <__func__.1+0x320>
    8000e39e:	02c0d0ef          	jal	8001b3ca <printf>
    8000e3a2:	02900513          	li	a0,41
    8000e3a6:	6f70b0ef          	jal	8001a29c <putchar>
    8000e3aa:	4529                	li	a0,10
    8000e3ac:	6f10b0ef          	jal	8001a29c <putchar>
    8000e3b0:	c491                	beqz	s1,8000e3bc <external_interrupt_MEI+0x670>
    8000e3b2:	00144783          	lbu	a5,1(s0)
    8000e3b6:	4481                	li	s1,0
    8000e3b8:	42079c63          	bnez	a5,8000e7f0 <external_interrupt_MEI+0xaa4>
        excpt.priv == PRIV_HS
    ); 


    //HSbitmstatus.mie=0mip.MEIPmie.MIE
    TEST_SETUP_EXCEPT();
    8000e3bc:	0ff0000f          	fence
    8000e3c0:	4785                	li	a5,1
    8000e3c2:	00f41023          	sh	a5,0(s0)
    8000e3c6:	0002f797          	auipc	a5,0x2f
    8000e3ca:	c807b123          	sd	zero,-894(a5) # 8003d048 <excpt+0x38>
    8000e3ce:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e3d2:	4511                	li	a0,4
    8000e3d4:	f0af20ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);     
    8000e3d8:	30047073          	csrc	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e3dc:	6785                	lui	a5,0x1
    8000e3de:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e3e2:	3047a073          	csrs	mie,a5
    CSRC(CSR_MIDELEG,(uint64_t)-1);
    8000e3e6:	577d                	li	a4,-1
    8000e3e8:	30373073          	csrc	mideleg,a4
    CSRC(CSR_MEDELEG,(uint64_t)-1
    8000e3ec:	30273073          	csrc	medeleg,a4
    );
    CSRC(CSR_MIP,MIP_MEIP);
    8000e3f0:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_HS);
    8000e3f4:	450d                	li	a0,3
    8000e3f6:	ee8f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("HS mode leads to no interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=1 ",
    8000e3fa:	08200593          	li	a1,130
    8000e3fe:	00012617          	auipc	a2,0x12
    8000e402:	c7260613          	add	a2,a2,-910 # 80020070 <__func__.1+0x33e0>
    8000e406:	0000f517          	auipc	a0,0xf
    8000e40a:	b8a50513          	add	a0,a0,-1142 # 8001cf90 <__func__.1+0x300>
    8000e40e:	7bd0c0ef          	jal	8001b3ca <printf>
    8000e412:	00144783          	lbu	a5,1(s0)
    8000e416:	0000f597          	auipc	a1,0xf
    8000e41a:	b5258593          	add	a1,a1,-1198 # 8001cf68 <__func__.1+0x2d8>
    8000e41e:	e789                	bnez	a5,8000e428 <external_interrupt_MEI+0x6dc>
    8000e420:	0000f597          	auipc	a1,0xf
    8000e424:	b3858593          	add	a1,a1,-1224 # 8001cf58 <__func__.1+0x2c8>
    8000e428:	0000f517          	auipc	a0,0xf
    8000e42c:	b8050513          	add	a0,a0,-1152 # 8001cfa8 <__func__.1+0x318>
    8000e430:	79b0c0ef          	jal	8001b3ca <printf>
    8000e434:	00144783          	lbu	a5,1(s0)
    8000e438:	3e079963          	bnez	a5,8000e82a <external_interrupt_MEI+0xade>
    8000e43c:	4529                	li	a0,10
    8000e43e:	65f0b0ef          	jal	8001a29c <putchar>
    8000e442:	c489                	beqz	s1,8000e44c <external_interrupt_MEI+0x700>
    8000e444:	00144483          	lbu	s1,1(s0)
    8000e448:	0014c493          	xor	s1,s1,1



//vs-mode
    //VSbitmstatus.mie=1mipmieMEIPMEIE
    TEST_SETUP_EXCEPT();
    8000e44c:	0ff0000f          	fence
    8000e450:	4905                	li	s2,1
    8000e452:	01241023          	sh	s2,0(s0)
    8000e456:	0002f797          	auipc	a5,0x2f
    8000e45a:	be07b923          	sd	zero,-1038(a5) # 8003d048 <excpt+0x38>
    8000e45e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e462:	4511                	li	a0,4
    8000e464:	e7af20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e468:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e46c:	6785                	lui	a5,0x1
    8000e46e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e472:	3047a073          	csrs	mie,a5
    CSRS(CSR_MIP,MIP_MEIP);
    8000e476:	3447a073          	csrs	mip,a5

    
    goto_priv(PRIV_VS);
    8000e47a:	4509                	li	a0,2
    8000e47c:	e62f20ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=1",
    8000e480:	08200593          	li	a1,130
    8000e484:	00012617          	auipc	a2,0x12
    8000e488:	c3c60613          	add	a2,a2,-964 # 800200c0 <__func__.1+0x3430>
    8000e48c:	0000f517          	auipc	a0,0xf
    8000e490:	b0450513          	add	a0,a0,-1276 # 8001cf90 <__func__.1+0x300>
    8000e494:	7370c0ef          	jal	8001b3ca <printf>
    8000e498:	6018                	ld	a4,0(s0)
    8000e49a:	f00017b7          	lui	a5,0xf0001
    8000e49e:	0792                	sll	a5,a5,0x4
    8000e4a0:	190a                	sll	s2,s2,0x22
    8000e4a2:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e4a6:	8ff9                	and	a5,a5,a4
    8000e4a8:	10090913          	add	s2,s2,256
    8000e4ac:	0000f597          	auipc	a1,0xf
    8000e4b0:	abc58593          	add	a1,a1,-1348 # 8001cf68 <__func__.1+0x2d8>
    8000e4b4:	01279663          	bne	a5,s2,8000e4c0 <external_interrupt_MEI+0x774>
    8000e4b8:	0000f597          	auipc	a1,0xf
    8000e4bc:	aa058593          	add	a1,a1,-1376 # 8001cf58 <__func__.1+0x2c8>
    8000e4c0:	0000f517          	auipc	a0,0xf
    8000e4c4:	ae850513          	add	a0,a0,-1304 # 8001cfa8 <__func__.1+0x318>
    8000e4c8:	7030c0ef          	jal	8001b3ca <printf>
    8000e4cc:	00144783          	lbu	a5,1(s0)
    8000e4d0:	c789                	beqz	a5,8000e4da <external_interrupt_MEI+0x78e>
    8000e4d2:	4058                	lw	a4,4(s0)
    8000e4d4:	4791                	li	a5,4
    8000e4d6:	00f70c63          	beq	a4,a5,8000e4ee <external_interrupt_MEI+0x7a2>
    8000e4da:	0000f517          	auipc	a0,0xf
    8000e4de:	ad650513          	add	a0,a0,-1322 # 8001cfb0 <__func__.1+0x320>
    8000e4e2:	6e90c0ef          	jal	8001b3ca <printf>
    8000e4e6:	02900513          	li	a0,41
    8000e4ea:	5b30b0ef          	jal	8001a29c <putchar>
    8000e4ee:	4529                	li	a0,10
    8000e4f0:	5ad0b0ef          	jal	8001a29c <putchar>
    8000e4f4:	cc99                	beqz	s1,8000e512 <external_interrupt_MEI+0x7c6>
    8000e4f6:	6004                	ld	s1,0(s0)
    8000e4f8:	f0001737          	lui	a4,0xf0001
    8000e4fc:	57fd                	li	a5,-1
    8000e4fe:	0712                	sll	a4,a4,0x4
    8000e500:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e504:	178a                	sll	a5,a5,0x22
    8000e506:	8cf9                	and	s1,s1,a4
    8000e508:	f0078793          	add	a5,a5,-256
    8000e50c:	94be                	add	s1,s1,a5
    8000e50e:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.priv == PRIV_M
    ); 

    //VSbitmstatus.mie=1mipmieMEIPMEIE,hideleg
    TEST_SETUP_EXCEPT();
    8000e512:	0ff0000f          	fence
    8000e516:	4905                	li	s2,1
    8000e518:	01241023          	sh	s2,0(s0)
    8000e51c:	0002f797          	auipc	a5,0x2f
    8000e520:	b207b623          	sd	zero,-1236(a5) # 8003d048 <excpt+0x38>
    8000e524:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e528:	4511                	li	a0,4
    8000e52a:	db4f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e52e:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e532:	6785                	lui	a5,0x1
    8000e534:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e538:	3047a073          	csrs	mie,a5
    CSRW(CSR_HIDELEG,(uint64_t)-1);
    8000e53c:	577d                	li	a4,-1
    8000e53e:	60371073          	csrw	hideleg,a4
    CSRS(CSR_MIP,MIP_MEIP);
    8000e542:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_VS);
    8000e546:	4509                	li	a0,2
    8000e548:	d96f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=1 ",
    8000e54c:	08200593          	li	a1,130
    8000e550:	00012617          	auipc	a2,0x12
    8000e554:	bd060613          	add	a2,a2,-1072 # 80020120 <__func__.1+0x3490>
    8000e558:	0000f517          	auipc	a0,0xf
    8000e55c:	a3850513          	add	a0,a0,-1480 # 8001cf90 <__func__.1+0x300>
    8000e560:	66b0c0ef          	jal	8001b3ca <printf>
    8000e564:	6018                	ld	a4,0(s0)
    8000e566:	f00017b7          	lui	a5,0xf0001
    8000e56a:	0792                	sll	a5,a5,0x4
    8000e56c:	1906                	sll	s2,s2,0x21
    8000e56e:	f0078793          	add	a5,a5,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e572:	8ff9                	and	a5,a5,a4
    8000e574:	10090913          	add	s2,s2,256
    8000e578:	0000f597          	auipc	a1,0xf
    8000e57c:	9f058593          	add	a1,a1,-1552 # 8001cf68 <__func__.1+0x2d8>
    8000e580:	01279663          	bne	a5,s2,8000e58c <external_interrupt_MEI+0x840>
    8000e584:	0000f597          	auipc	a1,0xf
    8000e588:	9d458593          	add	a1,a1,-1580 # 8001cf58 <__func__.1+0x2c8>
    8000e58c:	0000f517          	auipc	a0,0xf
    8000e590:	a1c50513          	add	a0,a0,-1508 # 8001cfa8 <__func__.1+0x318>
    8000e594:	6370c0ef          	jal	8001b3ca <printf>
    8000e598:	00144783          	lbu	a5,1(s0)
    8000e59c:	c789                	beqz	a5,8000e5a6 <external_interrupt_MEI+0x85a>
    8000e59e:	4058                	lw	a4,4(s0)
    8000e5a0:	4789                	li	a5,2
    8000e5a2:	00f70c63          	beq	a4,a5,8000e5ba <external_interrupt_MEI+0x86e>
    8000e5a6:	0000f517          	auipc	a0,0xf
    8000e5aa:	a0a50513          	add	a0,a0,-1526 # 8001cfb0 <__func__.1+0x320>
    8000e5ae:	61d0c0ef          	jal	8001b3ca <printf>
    8000e5b2:	02900513          	li	a0,41
    8000e5b6:	4e70b0ef          	jal	8001a29c <putchar>
    8000e5ba:	4529                	li	a0,10
    8000e5bc:	4e10b0ef          	jal	8001a29c <putchar>
    8000e5c0:	cc99                	beqz	s1,8000e5de <external_interrupt_MEI+0x892>
    8000e5c2:	6004                	ld	s1,0(s0)
    8000e5c4:	f0001737          	lui	a4,0xf0001
    8000e5c8:	57fd                	li	a5,-1
    8000e5ca:	0712                	sll	a4,a4,0x4
    8000e5cc:	f0070713          	add	a4,a4,-256 # fffffffff0000f00 <__stack_top+0xffffffff6fd01f00>
    8000e5d0:	1786                	sll	a5,a5,0x21
    8000e5d2:	8cf9                	and	s1,s1,a4
    8000e5d4:	f0078793          	add	a5,a5,-256
    8000e5d8:	94be                	add	s1,s1,a5
    8000e5da:	0014b493          	seqz	s1,s1
        excpt.triggered == true &&
        excpt.priv == PRIV_VS
    ); 

    //VSbitmstatus.mie=1mip.MEIP=1mie.MEIE=0
    TEST_SETUP_EXCEPT();
    8000e5de:	0ff0000f          	fence
    8000e5e2:	4785                	li	a5,1
    8000e5e4:	00f41023          	sh	a5,0(s0)
    8000e5e8:	0002f797          	auipc	a5,0x2f
    8000e5ec:	a607b023          	sd	zero,-1440(a5) # 8003d048 <excpt+0x38>
    8000e5f0:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e5f4:	4511                	li	a0,4
    8000e5f6:	ce8f20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e5fa:	30046073          	csrs	mstatus,8
    CSRC(CSR_MIE,MIE_MEIE);
    8000e5fe:	6785                	lui	a5,0x1
    8000e600:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e604:	3047b073          	csrc	mie,a5
    CSRW(CSR_MIDELEG,0);
    8000e608:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000e60c:	60305073          	csrw	hideleg,0
    CSRS(CSR_MIP,MIP_MEIP);
    8000e610:	3447a073          	csrs	mip,a5

    goto_priv(PRIV_VS);
    8000e614:	4509                	li	a0,2
    8000e616:	cc8f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=0 ",
    8000e61a:	08200593          	li	a1,130
    8000e61e:	00012617          	auipc	a2,0x12
    8000e622:	b6260613          	add	a2,a2,-1182 # 80020180 <__func__.1+0x34f0>
    8000e626:	0000f517          	auipc	a0,0xf
    8000e62a:	96a50513          	add	a0,a0,-1686 # 8001cf90 <__func__.1+0x300>
    8000e62e:	59d0c0ef          	jal	8001b3ca <printf>
    8000e632:	00144783          	lbu	a5,1(s0)
    8000e636:	0000f597          	auipc	a1,0xf
    8000e63a:	93258593          	add	a1,a1,-1742 # 8001cf68 <__func__.1+0x2d8>
    8000e63e:	e789                	bnez	a5,8000e648 <external_interrupt_MEI+0x8fc>
    8000e640:	0000f597          	auipc	a1,0xf
    8000e644:	91858593          	add	a1,a1,-1768 # 8001cf58 <__func__.1+0x2c8>
    8000e648:	0000f517          	auipc	a0,0xf
    8000e64c:	96050513          	add	a0,a0,-1696 # 8001cfa8 <__func__.1+0x318>
    8000e650:	57b0c0ef          	jal	8001b3ca <printf>
    8000e654:	00144783          	lbu	a5,1(s0)
    8000e658:	20079b63          	bnez	a5,8000e86e <external_interrupt_MEI+0xb22>
    8000e65c:	4529                	li	a0,10
    8000e65e:	43f0b0ef          	jal	8001a29c <putchar>
    8000e662:	c489                	beqz	s1,8000e66c <external_interrupt_MEI+0x920>
    8000e664:	00144483          	lbu	s1,1(s0)
    8000e668:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 


    //VSbitmstatus.mie=1mip.MEIP=0mie.MEIE=1
    TEST_SETUP_EXCEPT();
    8000e66c:	0ff0000f          	fence
    8000e670:	4785                	li	a5,1
    8000e672:	00f41023          	sh	a5,0(s0)
    8000e676:	0002f797          	auipc	a5,0x2f
    8000e67a:	9c07b923          	sd	zero,-1582(a5) # 8003d048 <excpt+0x38>
    8000e67e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e682:	4511                	li	a0,4
    8000e684:	c5af20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000e688:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e68c:	6785                	lui	a5,0x1
    8000e68e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e692:	3047a073          	csrs	mie,a5
    CSRC(CSR_MIP,MIP_MEIP);
    8000e696:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_VS);
    8000e69a:	4509                	li	a0,2
    8000e69c:	c42f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e6a0:	08200593          	li	a1,130
    8000e6a4:	00012617          	auipc	a2,0x12
    8000e6a8:	b3c60613          	add	a2,a2,-1220 # 800201e0 <__func__.1+0x3550>
    8000e6ac:	0000f517          	auipc	a0,0xf
    8000e6b0:	8e450513          	add	a0,a0,-1820 # 8001cf90 <__func__.1+0x300>
    8000e6b4:	5170c0ef          	jal	8001b3ca <printf>
    8000e6b8:	00144783          	lbu	a5,1(s0)
    8000e6bc:	0000f597          	auipc	a1,0xf
    8000e6c0:	8ac58593          	add	a1,a1,-1876 # 8001cf68 <__func__.1+0x2d8>
    8000e6c4:	c799                	beqz	a5,8000e6d2 <external_interrupt_MEI+0x986>
    8000e6c6:	57fd                	li	a5,-1
    8000e6c8:	6418                	ld	a4,8(s0)
    8000e6ca:	17fe                	sll	a5,a5,0x3f
    8000e6cc:	07ad                	add	a5,a5,11
    8000e6ce:	22f70f63          	beq	a4,a5,8000e90c <external_interrupt_MEI+0xbc0>
    8000e6d2:	0000f517          	auipc	a0,0xf
    8000e6d6:	8d650513          	add	a0,a0,-1834 # 8001cfa8 <__func__.1+0x318>
    8000e6da:	4f10c0ef          	jal	8001b3ca <printf>
    8000e6de:	00144783          	lbu	a5,1(s0)
    8000e6e2:	c799                	beqz	a5,8000e6f0 <external_interrupt_MEI+0x9a4>
    8000e6e4:	57fd                	li	a5,-1
    8000e6e6:	6418                	ld	a4,8(s0)
    8000e6e8:	17fe                	sll	a5,a5,0x3f
    8000e6ea:	07ad                	add	a5,a5,11
    8000e6ec:	12f70a63          	beq	a4,a5,8000e820 <external_interrupt_MEI+0xad4>
    8000e6f0:	0000f517          	auipc	a0,0xf
    8000e6f4:	8c050513          	add	a0,a0,-1856 # 8001cfb0 <__func__.1+0x320>
    8000e6f8:	4d30c0ef          	jal	8001b3ca <printf>
    8000e6fc:	02900513          	li	a0,41
    8000e700:	39d0b0ef          	jal	8001a29c <putchar>
    8000e704:	4529                	li	a0,10
    8000e706:	3970b0ef          	jal	8001a29c <putchar>
    8000e70a:	c489                	beqz	s1,8000e714 <external_interrupt_MEI+0x9c8>
    8000e70c:	00144783          	lbu	a5,1(s0)
    8000e710:	4481                	li	s1,0
    8000e712:	e7e1                	bnez	a5,8000e7da <external_interrupt_MEI+0xa8e>
        excpt.cause == CAUSE_MEI &&
        excpt.priv == PRIV_VS
    ); 

    //VSbitmstatus.mie=0mip.MEIPmie.MIE
    TEST_SETUP_EXCEPT();
    8000e714:	0ff0000f          	fence
    8000e718:	4785                	li	a5,1
    8000e71a:	00f41023          	sh	a5,0(s0)
    8000e71e:	0002f797          	auipc	a5,0x2f
    8000e722:	9207b523          	sd	zero,-1750(a5) # 8003d048 <excpt+0x38>
    8000e726:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000e72a:	4511                	li	a0,4
    8000e72c:	bb2f20ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);     
    8000e730:	30047073          	csrc	mstatus,8
    CSRS(CSR_MIE,MIE_MEIE);
    8000e734:	6785                	lui	a5,0x1
    8000e736:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8000e73a:	3047a073          	csrs	mie,a5
    CSRC(CSR_MIDELEG,(uint64_t)-1);
    8000e73e:	577d                	li	a4,-1
    8000e740:	30373073          	csrc	mideleg,a4
    CSRC(CSR_MEDELEG,(uint64_t)-1);
    8000e744:	30273073          	csrc	medeleg,a4
    CSRC(CSR_MIP,MIP_MEIP);
    8000e748:	3447b073          	csrc	mip,a5

    goto_priv(PRIV_VS);
    8000e74c:	4509                	li	a0,2
    8000e74e:	b90f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=1 ",
    8000e752:	08200593          	li	a1,130
    8000e756:	00012617          	auipc	a2,0x12
    8000e75a:	aea60613          	add	a2,a2,-1302 # 80020240 <__func__.1+0x35b0>
    8000e75e:	0000f517          	auipc	a0,0xf
    8000e762:	83250513          	add	a0,a0,-1998 # 8001cf90 <__func__.1+0x300>
    8000e766:	4650c0ef          	jal	8001b3ca <printf>
    8000e76a:	00144783          	lbu	a5,1(s0)
    8000e76e:	0000e597          	auipc	a1,0xe
    8000e772:	7fa58593          	add	a1,a1,2042 # 8001cf68 <__func__.1+0x2d8>
    8000e776:	e789                	bnez	a5,8000e780 <external_interrupt_MEI+0xa34>
    8000e778:	0000e597          	auipc	a1,0xe
    8000e77c:	7e058593          	add	a1,a1,2016 # 8001cf58 <__func__.1+0x2c8>
    8000e780:	0000f517          	auipc	a0,0xf
    8000e784:	82850513          	add	a0,a0,-2008 # 8001cfa8 <__func__.1+0x318>
    8000e788:	4430c0ef          	jal	8001b3ca <printf>
    8000e78c:	00144783          	lbu	a5,1(s0)
    8000e790:	e7e1                	bnez	a5,8000e858 <external_interrupt_MEI+0xb0c>
    8000e792:	4529                	li	a0,10
    8000e794:	3090b0ef          	jal	8001a29c <putchar>
    8000e798:	c481                	beqz	s1,8000e7a0 <external_interrupt_MEI+0xa54>
    8000e79a:	00144783          	lbu	a5,1(s0)
    8000e79e:	cb85                	beqz	a5,8000e7ce <external_interrupt_MEI+0xa82>
    8000e7a0:	4401                	li	s0,0
    //     excpt.cause == CAUSE_MEI &&
    //     excpt.priv == PRIV_HS
    // ); 


    TEST_END();
    8000e7a2:	0000e597          	auipc	a1,0xe
    8000e7a6:	7c658593          	add	a1,a1,1990 # 8001cf68 <__func__.1+0x2d8>
    8000e7aa:	0000f517          	auipc	a0,0xf
    8000e7ae:	86650513          	add	a0,a0,-1946 # 8001d010 <__func__.1+0x380>
    8000e7b2:	4190c0ef          	jal	8001b3ca <printf>
    8000e7b6:	4511                	li	a0,4
    8000e7b8:	b26f20ef          	jal	80000ade <goto_priv>
    8000e7bc:	b6bf20ef          	jal	80001326 <reset_state>
}
    8000e7c0:	60e2                	ld	ra,24(sp)
    8000e7c2:	8522                	mv	a0,s0
    8000e7c4:	6442                	ld	s0,16(sp)
    8000e7c6:	64a2                	ld	s1,8(sp)
    8000e7c8:	6902                	ld	s2,0(sp)
    8000e7ca:	6105                	add	sp,sp,32
    8000e7cc:	8082                	ret
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=1 ",
    8000e7ce:	4405                	li	s0,1
    TEST_END();
    8000e7d0:	0000e597          	auipc	a1,0xe
    8000e7d4:	78858593          	add	a1,a1,1928 # 8001cf58 <__func__.1+0x2c8>
    8000e7d8:	bfc9                	j	8000e7aa <external_interrupt_MEI+0xa5e>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e7da:	57fd                	li	a5,-1
    8000e7dc:	6418                	ld	a4,8(s0)
    8000e7de:	17fe                	sll	a5,a5,0x3f
    8000e7e0:	07ad                	add	a5,a5,11
    8000e7e2:	f2f719e3          	bne	a4,a5,8000e714 <external_interrupt_MEI+0x9c8>
    8000e7e6:	4044                	lw	s1,4(s0)
    8000e7e8:	14f9                	add	s1,s1,-2
    8000e7ea:	0014b493          	seqz	s1,s1
    8000e7ee:	b71d                	j	8000e714 <external_interrupt_MEI+0x9c8>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e7f0:	57fd                	li	a5,-1
    8000e7f2:	6418                	ld	a4,8(s0)
    8000e7f4:	17fe                	sll	a5,a5,0x3f
    8000e7f6:	07ad                	add	a5,a5,11
    8000e7f8:	bcf712e3          	bne	a4,a5,8000e3bc <external_interrupt_MEI+0x670>
    8000e7fc:	4044                	lw	s1,4(s0)
    8000e7fe:	14f5                	add	s1,s1,-3
    8000e800:	0014b493          	seqz	s1,s1
    8000e804:	be65                	j	8000e3bc <external_interrupt_MEI+0x670>
    TEST_ASSERT("m mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1",
    8000e806:	6404                	ld	s1,8(s0)
    8000e808:	57ad                	li	a5,-21
    8000e80a:	8385                	srl	a5,a5,0x1
    8000e80c:	94be                	add	s1,s1,a5
    8000e80e:	0014b493          	seqz	s1,s1
    8000e812:	f4cff06f          	j	8000df5e <external_interrupt_MEI+0x212>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e816:	4058                	lw	a4,4(s0)
    8000e818:	478d                	li	a5,3
    8000e81a:	b6f71ee3          	bne	a4,a5,8000e396 <external_interrupt_MEI+0x64a>
    8000e81e:	b671                	j	8000e3aa <external_interrupt_MEI+0x65e>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e820:	4058                	lw	a4,4(s0)
    8000e822:	4789                	li	a5,2
    8000e824:	ecf716e3          	bne	a4,a5,8000e6f0 <external_interrupt_MEI+0x9a4>
    8000e828:	bdf1                	j	8000e704 <external_interrupt_MEI+0x9b8>
    TEST_ASSERT("HS mode leads to no interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=1 ",
    8000e82a:	0000e517          	auipc	a0,0xe
    8000e82e:	78650513          	add	a0,a0,1926 # 8001cfb0 <__func__.1+0x320>
    8000e832:	3990c0ef          	jal	8001b3ca <printf>
    8000e836:	02900513          	li	a0,41
    8000e83a:	2630b0ef          	jal	8001a29c <putchar>
    8000e83e:	befd                	j	8000e43c <external_interrupt_MEI+0x6f0>
    TEST_ASSERT("m mode leads to no interrupt pending when mstatus.mie=1 and mip.meip=1 and mie.meie=0",
    8000e840:	0000e517          	auipc	a0,0xe
    8000e844:	77050513          	add	a0,a0,1904 # 8001cfb0 <__func__.1+0x320>
    8000e848:	3830c0ef          	jal	8001b3ca <printf>
    8000e84c:	02900513          	li	a0,41
    8000e850:	24d0b0ef          	jal	8001a29c <putchar>
    8000e854:	e50ff06f          	j	8000dea4 <external_interrupt_MEI+0x158>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=1 ",
    8000e858:	0000e517          	auipc	a0,0xe
    8000e85c:	75850513          	add	a0,a0,1880 # 8001cfb0 <__func__.1+0x320>
    8000e860:	36b0c0ef          	jal	8001b3ca <printf>
    8000e864:	02900513          	li	a0,41
    8000e868:	2350b0ef          	jal	8001a29c <putchar>
    8000e86c:	b71d                	j	8000e792 <external_interrupt_MEI+0xa46>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=0 ",
    8000e86e:	0000e517          	auipc	a0,0xe
    8000e872:	74250513          	add	a0,a0,1858 # 8001cfb0 <__func__.1+0x320>
    8000e876:	3550c0ef          	jal	8001b3ca <printf>
    8000e87a:	02900513          	li	a0,41
    8000e87e:	21f0b0ef          	jal	8001a29c <putchar>
    8000e882:	bbe9                	j	8000e65c <external_interrupt_MEI+0x910>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=0 ",
    8000e884:	0000e517          	auipc	a0,0xe
    8000e888:	72c50513          	add	a0,a0,1836 # 8001cfb0 <__func__.1+0x320>
    8000e88c:	33f0c0ef          	jal	8001b3ca <printf>
    8000e890:	02900513          	li	a0,41
    8000e894:	2090b0ef          	jal	8001a29c <putchar>
    8000e898:	b4ad                	j	8000e302 <external_interrupt_MEI+0x5b6>
    TEST_ASSERT("m mode leads to a external interrupt when mstatus.mie=0 and mip.meip=0 and mie.meie=0",
    8000e89a:	0000e517          	auipc	a0,0xe
    8000e89e:	71650513          	add	a0,a0,1814 # 8001cfb0 <__func__.1+0x320>
    8000e8a2:	3290c0ef          	jal	8001b3ca <printf>
    8000e8a6:	02900513          	li	a0,41
    8000e8aa:	1f30b0ef          	jal	8001a29c <putchar>
    8000e8ae:	833ff06f          	j	8000e0e0 <external_interrupt_MEI+0x394>
    TEST_ASSERT("m mode leads to a external interrupt when mstatus.mie=0 and mip.meip=1 and mie.meie=0",
    8000e8b2:	0000e517          	auipc	a0,0xe
    8000e8b6:	6fe50513          	add	a0,a0,1790 # 8001cfb0 <__func__.1+0x320>
    8000e8ba:	3110c0ef          	jal	8001b3ca <printf>
    8000e8be:	02900513          	li	a0,41
    8000e8c2:	1db0b0ef          	jal	8001a29c <putchar>
    8000e8c6:	f94ff06f          	j	8000e05a <external_interrupt_MEI+0x30e>
    TEST_ASSERT("m mode leads to a external interrupt when mstatus.mie=0 and mip.meip=1 and mie.meie=1",
    8000e8ca:	0000e517          	auipc	a0,0xe
    8000e8ce:	6e650513          	add	a0,a0,1766 # 8001cfb0 <__func__.1+0x320>
    8000e8d2:	2f90c0ef          	jal	8001b3ca <printf>
    8000e8d6:	02900513          	li	a0,41
    8000e8da:	1c30b0ef          	jal	8001a29c <putchar>
    8000e8de:	ef6ff06f          	j	8000dfd4 <external_interrupt_MEI+0x288>
    TEST_ASSERT("HS mode leads to external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e8e2:	4058                	lw	a4,4(s0)
    8000e8e4:	478d                	li	a5,3
    8000e8e6:	a8f719e3          	bne	a4,a5,8000e378 <external_interrupt_MEI+0x62c>
    8000e8ea:	0000e597          	auipc	a1,0xe
    8000e8ee:	66e58593          	add	a1,a1,1646 # 8001cf58 <__func__.1+0x2c8>
    8000e8f2:	b459                	j	8000e378 <external_interrupt_MEI+0x62c>
    TEST_ASSERT("m mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=1 and mie.meie=1",
    8000e8f4:	0000e597          	auipc	a1,0xe
    8000e8f8:	66458593          	add	a1,a1,1636 # 8001cf58 <__func__.1+0x2c8>
    8000e8fc:	ce6ff06f          	j	8000dde2 <external_interrupt_MEI+0x96>
    TEST_ASSERT("m mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1",
    8000e900:	0000e597          	auipc	a1,0xe
    8000e904:	65858593          	add	a1,a1,1624 # 8001cf58 <__func__.1+0x2c8>
    8000e908:	e12ff06f          	j	8000df1a <external_interrupt_MEI+0x1ce>
    TEST_ASSERT("VS mode leads to M level external interrupt when mstatus.mie=1 and mip.meip=0 and mie.meie=1 ",
    8000e90c:	4058                	lw	a4,4(s0)
    8000e90e:	4789                	li	a5,2
    8000e910:	dcf711e3          	bne	a4,a5,8000e6d2 <external_interrupt_MEI+0x986>
    8000e914:	0000e597          	auipc	a1,0xe
    8000e918:	64458593          	add	a1,a1,1604 # 8001cf58 <__func__.1+0x2c8>
    8000e91c:	bb5d                	j	8000e6d2 <external_interrupt_MEI+0x986>

000000008000e91e <external_interrupt_SEI>:


bool external_interrupt_SEI() {
    8000e91e:	1101                	add	sp,sp,-32

    TEST_START();
    8000e920:	0000d597          	auipc	a1,0xd
    8000e924:	7e858593          	add	a1,a1,2024 # 8001c108 <__func__.1>
    8000e928:	0000e517          	auipc	a0,0xe
    8000e92c:	65050513          	add	a0,a0,1616 # 8001cf78 <__func__.1+0x2e8>
bool external_interrupt_SEI() {
    8000e930:	ec06                	sd	ra,24(sp)
    8000e932:	e822                	sd	s0,16(sp)
    8000e934:	e426                	sd	s1,8(sp)
    TEST_START();
    8000e936:	2950c0ef          	jal	8001b3ca <printf>
    8000e93a:	4529                	li	a0,10
    8000e93c:	1610b0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000e940:	0ff0000f          	fence
    8000e944:	4785                	li	a5,1
    8000e946:	0002e417          	auipc	s0,0x2e
    8000e94a:	6ca40413          	add	s0,s0,1738 # 8003d010 <excpt>
    8000e94e:	00f41023          	sh	a5,0(s0)
    8000e952:	0002e797          	auipc	a5,0x2e
    8000e956:	6e07bb23          	sd	zero,1782(a5) # 8003d048 <excpt+0x38>
    8000e95a:	0ff0000f          	fence

   
    //HSbitsstatus.sie=1mipsieSEIPSEIE
    goto_priv(PRIV_HS);
    8000e95e:	450d                	li	a0,3
    8000e960:	97ef20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1);     //sie
    8000e964:	10016073          	csrs	sstatus,2
    CSRS(CSR_SIE,SIE_SEIE);
    8000e968:	20000793          	li	a5,512
    8000e96c:	1047a073          	csrs	sie,a5
    CSRS(CSR_SIP,SIP_SEIP);
    8000e970:	1447a073          	csrs	sip,a5

    goto_priv(PRIV_HS);
    8000e974:	450d                	li	a0,3
    8000e976:	968f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000e97a:	08200593          	li	a1,130
    8000e97e:	00012617          	auipc	a2,0x12
    8000e982:	92260613          	add	a2,a2,-1758 # 800202a0 <__func__.1+0x3610>
    8000e986:	0000e517          	auipc	a0,0xe
    8000e98a:	60a50513          	add	a0,a0,1546 # 8001cf90 <__func__.1+0x300>
    8000e98e:	23d0c0ef          	jal	8001b3ca <printf>
    8000e992:	00144783          	lbu	a5,1(s0)
    8000e996:	0000e597          	auipc	a1,0xe
    8000e99a:	5d258593          	add	a1,a1,1490 # 8001cf68 <__func__.1+0x2d8>
    8000e99e:	c799                	beqz	a5,8000e9ac <external_interrupt_SEI+0x8e>
    8000e9a0:	57fd                	li	a5,-1
    8000e9a2:	6418                	ld	a4,8(s0)
    8000e9a4:	17fe                	sll	a5,a5,0x3f
    8000e9a6:	07a5                	add	a5,a5,9
    8000e9a8:	70f70463          	beq	a4,a5,8000f0b0 <external_interrupt_SEI+0x792>
    8000e9ac:	0000e517          	auipc	a0,0xe
    8000e9b0:	5fc50513          	add	a0,a0,1532 # 8001cfa8 <__func__.1+0x318>
    8000e9b4:	2170c0ef          	jal	8001b3ca <printf>
    8000e9b8:	00144783          	lbu	a5,1(s0)
    8000e9bc:	c799                	beqz	a5,8000e9ca <external_interrupt_SEI+0xac>
    8000e9be:	57fd                	li	a5,-1
    8000e9c0:	6418                	ld	a4,8(s0)
    8000e9c2:	17fe                	sll	a5,a5,0x3f
    8000e9c4:	07a5                	add	a5,a5,9
    8000e9c6:	60f70663          	beq	a4,a5,8000efd2 <external_interrupt_SEI+0x6b4>
    8000e9ca:	0000e517          	auipc	a0,0xe
    8000e9ce:	5e650513          	add	a0,a0,1510 # 8001cfb0 <__func__.1+0x320>
    8000e9d2:	1f90c0ef          	jal	8001b3ca <printf>
    8000e9d6:	02900513          	li	a0,41
    8000e9da:	0c30b0ef          	jal	8001a29c <putchar>
    8000e9de:	4529                	li	a0,10
    8000e9e0:	0bd0b0ef          	jal	8001a29c <putchar>
    8000e9e4:	00144783          	lbu	a5,1(s0)
    8000e9e8:	4481                	li	s1,0
    8000e9ea:	c799                	beqz	a5,8000e9f8 <external_interrupt_SEI+0xda>
    8000e9ec:	57fd                	li	a5,-1
    8000e9ee:	6418                	ld	a4,8(s0)
    8000e9f0:	17fe                	sll	a5,a5,0x3f
    8000e9f2:	07a5                	add	a5,a5,9
    8000e9f4:	68f70763          	beq	a4,a5,8000f082 <external_interrupt_SEI+0x764>
    //     excpt.cause == CAUSE_SEI &&
    //     excpt.priv == PRIV_HS
    // ); 

    //HSbitsstatus.sie=1sip.SEIP=1sie.SEIE=0
    TEST_SETUP_EXCEPT();
    8000e9f8:	0ff0000f          	fence
    8000e9fc:	4785                	li	a5,1
    8000e9fe:	00f41023          	sh	a5,0(s0)
    8000ea02:	0002e797          	auipc	a5,0x2e
    8000ea06:	6407b323          	sd	zero,1606(a5) # 8003d048 <excpt+0x38>
    8000ea0a:	0ff0000f          	fence
    goto_priv(PRIV_HS);
    8000ea0e:	450d                	li	a0,3
    8000ea10:	8cef20ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1);     
    8000ea14:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SEIE);
    8000ea18:	20000793          	li	a5,512
    8000ea1c:	1047b073          	csrc	sie,a5
    CSRS(CSR_SIP,SIP_SEIP);
    8000ea20:	1447a073          	csrs	sip,a5

    goto_priv(PRIV_HS);
    8000ea24:	450d                	li	a0,3
    8000ea26:	8b8f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt  when sstatus.sie=1 and sip.seip=1 and sie.seie=0",
    8000ea2a:	08200593          	li	a1,130
    8000ea2e:	00012617          	auipc	a2,0x12
    8000ea32:	8d260613          	add	a2,a2,-1838 # 80020300 <__func__.1+0x3670>
    8000ea36:	0000e517          	auipc	a0,0xe
    8000ea3a:	55a50513          	add	a0,a0,1370 # 8001cf90 <__func__.1+0x300>
    8000ea3e:	18d0c0ef          	jal	8001b3ca <printf>
    8000ea42:	00144783          	lbu	a5,1(s0)
    8000ea46:	0000e597          	auipc	a1,0xe
    8000ea4a:	52258593          	add	a1,a1,1314 # 8001cf68 <__func__.1+0x2d8>
    8000ea4e:	e789                	bnez	a5,8000ea58 <external_interrupt_SEI+0x13a>
    8000ea50:	0000e597          	auipc	a1,0xe
    8000ea54:	50858593          	add	a1,a1,1288 # 8001cf58 <__func__.1+0x2c8>
    8000ea58:	0000e517          	auipc	a0,0xe
    8000ea5c:	55050513          	add	a0,a0,1360 # 8001cfa8 <__func__.1+0x318>
    8000ea60:	16b0c0ef          	jal	8001b3ca <printf>
    8000ea64:	00144783          	lbu	a5,1(s0)
    8000ea68:	5a079a63          	bnez	a5,8000f01c <external_interrupt_SEI+0x6fe>
    8000ea6c:	4529                	li	a0,10
    8000ea6e:	02f0b0ef          	jal	8001a29c <putchar>
    8000ea72:	c489                	beqz	s1,8000ea7c <external_interrupt_SEI+0x15e>
    8000ea74:	00144483          	lbu	s1,1(s0)
    8000ea78:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //HSbitsstatus.sie=1sip.SEIP=0sie.SEIE=1
    TEST_SETUP_EXCEPT();
    8000ea7c:	0ff0000f          	fence
    8000ea80:	4785                	li	a5,1
    8000ea82:	00f41023          	sh	a5,0(s0)
    8000ea86:	0002e797          	auipc	a5,0x2e
    8000ea8a:	5c07b123          	sd	zero,1474(a5) # 8003d048 <excpt+0x38>
    8000ea8e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ea92:	4511                	li	a0,4
    8000ea94:	84af20ef          	jal	80000ade <goto_priv>
    CSRW(CSR_MIDELEG,0);
    8000ea98:	30305073          	csrw	mideleg,0
    CSRS(CSR_SSTATUS,1ULL << 1);     
    8000ea9c:	10016073          	csrs	sstatus,2
    CSRS(CSR_SIE,SIE_SEIE);
    8000eaa0:	20000793          	li	a5,512
    8000eaa4:	1047a073          	csrs	sie,a5
    CSRC(CSR_SIP,SIP_SEIP);
    8000eaa8:	1447b073          	csrc	sip,a5

    goto_priv(PRIV_HS);
    8000eaac:	450d                	li	a0,3
    8000eaae:	830f20ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000eab2:	08200593          	li	a1,130
    8000eab6:	00012617          	auipc	a2,0x12
    8000eaba:	89a60613          	add	a2,a2,-1894 # 80020350 <__func__.1+0x36c0>
    8000eabe:	0000e517          	auipc	a0,0xe
    8000eac2:	4d250513          	add	a0,a0,1234 # 8001cf90 <__func__.1+0x300>
    8000eac6:	1050c0ef          	jal	8001b3ca <printf>
    8000eaca:	00144783          	lbu	a5,1(s0)
    8000eace:	0000e597          	auipc	a1,0xe
    8000ead2:	49a58593          	add	a1,a1,1178 # 8001cf68 <__func__.1+0x2d8>
    8000ead6:	c799                	beqz	a5,8000eae4 <external_interrupt_SEI+0x1c6>
    8000ead8:	57fd                	li	a5,-1
    8000eada:	6418                	ld	a4,8(s0)
    8000eadc:	17fe                	sll	a5,a5,0x3f
    8000eade:	07a5                	add	a5,a5,9
    8000eae0:	5af70663          	beq	a4,a5,8000f08c <external_interrupt_SEI+0x76e>
    8000eae4:	0000e517          	auipc	a0,0xe
    8000eae8:	4c450513          	add	a0,a0,1220 # 8001cfa8 <__func__.1+0x318>
    8000eaec:	0df0c0ef          	jal	8001b3ca <printf>
    8000eaf0:	00144783          	lbu	a5,1(s0)
    8000eaf4:	c799                	beqz	a5,8000eb02 <external_interrupt_SEI+0x1e4>
    8000eaf6:	57fd                	li	a5,-1
    8000eaf8:	6418                	ld	a4,8(s0)
    8000eafa:	17fe                	sll	a5,a5,0x3f
    8000eafc:	07a5                	add	a5,a5,9
    8000eafe:	4cf70563          	beq	a4,a5,8000efc8 <external_interrupt_SEI+0x6aa>
    8000eb02:	0000e517          	auipc	a0,0xe
    8000eb06:	4ae50513          	add	a0,a0,1198 # 8001cfb0 <__func__.1+0x320>
    8000eb0a:	0c10c0ef          	jal	8001b3ca <printf>
    8000eb0e:	02900513          	li	a0,41
    8000eb12:	78a0b0ef          	jal	8001a29c <putchar>
    8000eb16:	4529                	li	a0,10
    8000eb18:	7840b0ef          	jal	8001a29c <putchar>
    8000eb1c:	c491                	beqz	s1,8000eb28 <external_interrupt_SEI+0x20a>
    8000eb1e:	00144783          	lbu	a5,1(s0)
    8000eb22:	4481                	li	s1,0
    8000eb24:	48079263          	bnez	a5,8000efa8 <external_interrupt_SEI+0x68a>
    //     excpt.priv == PRIV_HS
    // ); 
    

    //HSbitsstatus.mie=1sip.SEIP=0sie.SIE=0
    TEST_SETUP_EXCEPT();
    8000eb28:	0ff0000f          	fence
    8000eb2c:	4785                	li	a5,1
    8000eb2e:	00f41023          	sh	a5,0(s0)
    8000eb32:	0002e797          	auipc	a5,0x2e
    8000eb36:	5007bb23          	sd	zero,1302(a5) # 8003d048 <excpt+0x38>
    8000eb3a:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000eb3e:	4511                	li	a0,4
    8000eb40:	f9ff10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1)     
    8000eb44:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SEIE);
    8000eb48:	20000793          	li	a5,512
    8000eb4c:	1047b073          	csrc	sie,a5
    CSRC(CSR_SIP,SIP_SEIP);
    8000eb50:	1447b073          	csrc	sip,a5

    goto_priv(PRIV_HS);
    8000eb54:	450d                	li	a0,3
    8000eb56:	f89f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=0 and sip.seip=1 and sie.seie=0",
    8000eb5a:	08200593          	li	a1,130
    8000eb5e:	00012617          	auipc	a2,0x12
    8000eb62:	85260613          	add	a2,a2,-1966 # 800203b0 <__func__.1+0x3720>
    8000eb66:	0000e517          	auipc	a0,0xe
    8000eb6a:	42a50513          	add	a0,a0,1066 # 8001cf90 <__func__.1+0x300>
    8000eb6e:	05d0c0ef          	jal	8001b3ca <printf>
    8000eb72:	00144783          	lbu	a5,1(s0)
    8000eb76:	0000e597          	auipc	a1,0xe
    8000eb7a:	3f258593          	add	a1,a1,1010 # 8001cf68 <__func__.1+0x2d8>
    8000eb7e:	e789                	bnez	a5,8000eb88 <external_interrupt_SEI+0x26a>
    8000eb80:	0000e597          	auipc	a1,0xe
    8000eb84:	3d858593          	add	a1,a1,984 # 8001cf58 <__func__.1+0x2c8>
    8000eb88:	0000e517          	auipc	a0,0xe
    8000eb8c:	42050513          	add	a0,a0,1056 # 8001cfa8 <__func__.1+0x318>
    8000eb90:	03b0c0ef          	jal	8001b3ca <printf>
    8000eb94:	00144783          	lbu	a5,1(s0)
    8000eb98:	46079763          	bnez	a5,8000f006 <external_interrupt_SEI+0x6e8>
    8000eb9c:	4529                	li	a0,10
    8000eb9e:	6fe0b0ef          	jal	8001a29c <putchar>
    8000eba2:	c489                	beqz	s1,8000ebac <external_interrupt_SEI+0x28e>
    8000eba4:	00144483          	lbu	s1,1(s0)
    8000eba8:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 
    
    //HSbitsstatus.sie=0sip.SEIP=0sie.SIE=0
    TEST_SETUP_EXCEPT();
    8000ebac:	0ff0000f          	fence
    8000ebb0:	4785                	li	a5,1
    8000ebb2:	00f41023          	sh	a5,0(s0)
    8000ebb6:	0002e797          	auipc	a5,0x2e
    8000ebba:	4807b923          	sd	zero,1170(a5) # 8003d048 <excpt+0x38>
    8000ebbe:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ebc2:	4511                	li	a0,4
    8000ebc4:	f1bf10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_SSTATUS,1ULL << 1)     
    8000ebc8:	10017073          	csrc	sstatus,2
    CSRC(CSR_SIE,SIE_SEIE);
    8000ebcc:	20000793          	li	a5,512
    8000ebd0:	1047b073          	csrc	sie,a5
    CSRC(CSR_SIP,SIP_SEIP);
    8000ebd4:	1447b073          	csrc	sip,a5

    goto_priv(PRIV_HS);
    8000ebd8:	450d                	li	a0,3
    8000ebda:	f05f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=0 and sip.seip=0 and sie.seie=0",
    8000ebde:	08200593          	li	a1,130
    8000ebe2:	00012617          	auipc	a2,0x12
    8000ebe6:	81e60613          	add	a2,a2,-2018 # 80020400 <__func__.1+0x3770>
    8000ebea:	0000e517          	auipc	a0,0xe
    8000ebee:	3a650513          	add	a0,a0,934 # 8001cf90 <__func__.1+0x300>
    8000ebf2:	7d80c0ef          	jal	8001b3ca <printf>
    8000ebf6:	00144783          	lbu	a5,1(s0)
    8000ebfa:	0000e597          	auipc	a1,0xe
    8000ebfe:	36e58593          	add	a1,a1,878 # 8001cf68 <__func__.1+0x2d8>
    8000ec02:	e789                	bnez	a5,8000ec0c <external_interrupt_SEI+0x2ee>
    8000ec04:	0000e597          	auipc	a1,0xe
    8000ec08:	35458593          	add	a1,a1,852 # 8001cf58 <__func__.1+0x2c8>
    8000ec0c:	0000e517          	auipc	a0,0xe
    8000ec10:	39c50513          	add	a0,a0,924 # 8001cfa8 <__func__.1+0x318>
    8000ec14:	7b60c0ef          	jal	8001b3ca <printf>
    8000ec18:	00144783          	lbu	a5,1(s0)
    8000ec1c:	3c079a63          	bnez	a5,8000eff0 <external_interrupt_SEI+0x6d2>
    8000ec20:	4529                	li	a0,10
    8000ec22:	67a0b0ef          	jal	8001a29c <putchar>
    8000ec26:	c489                	beqz	s1,8000ec30 <external_interrupt_SEI+0x312>
    8000ec28:	00144483          	lbu	s1,1(s0)
    8000ec2c:	0014c493          	xor	s1,s1,1

//---------------------------------------------------------
    

    //VSbitsstatus.sie=1sipsieSEIPSEIE
    TEST_SETUP_EXCEPT();
    8000ec30:	0ff0000f          	fence
    8000ec34:	4785                	li	a5,1
    8000ec36:	00f41023          	sh	a5,0(s0)
    8000ec3a:	0002e797          	auipc	a5,0x2e
    8000ec3e:	4007b723          	sd	zero,1038(a5) # 8003d048 <excpt+0x38>
    8000ec42:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ec46:	4511                	li	a0,4
    8000ec48:	e97f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1);     
    8000ec4c:	10016073          	csrs	sstatus,2
    CSRS(CSR_SIE,SIE_SEIE);
    8000ec50:	20000793          	li	a5,512
    8000ec54:	1047a073          	csrs	sie,a5
    CSRS(CSR_SIP,SIP_SEIP);
    8000ec58:	1447a073          	csrs	sip,a5

    
    goto_priv(PRIV_VS);
    8000ec5c:	4509                	li	a0,2
    8000ec5e:	e81f10ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000ec62:	08200593          	li	a1,130
    8000ec66:	00011617          	auipc	a2,0x11
    8000ec6a:	7ea60613          	add	a2,a2,2026 # 80020450 <__func__.1+0x37c0>
    8000ec6e:	0000e517          	auipc	a0,0xe
    8000ec72:	32250513          	add	a0,a0,802 # 8001cf90 <__func__.1+0x300>
    8000ec76:	7540c0ef          	jal	8001b3ca <printf>
    8000ec7a:	00144783          	lbu	a5,1(s0)
    8000ec7e:	0000e597          	auipc	a1,0xe
    8000ec82:	2ea58593          	add	a1,a1,746 # 8001cf68 <__func__.1+0x2d8>
    8000ec86:	c799                	beqz	a5,8000ec94 <external_interrupt_SEI+0x376>
    8000ec88:	57fd                	li	a5,-1
    8000ec8a:	6418                	ld	a4,8(s0)
    8000ec8c:	17fe                	sll	a5,a5,0x3f
    8000ec8e:	07a5                	add	a5,a5,9
    8000ec90:	3ef70063          	beq	a4,a5,8000f070 <external_interrupt_SEI+0x752>
    8000ec94:	0000e517          	auipc	a0,0xe
    8000ec98:	31450513          	add	a0,a0,788 # 8001cfa8 <__func__.1+0x318>
    8000ec9c:	72e0c0ef          	jal	8001b3ca <printf>
    8000eca0:	00144783          	lbu	a5,1(s0)
    8000eca4:	c799                	beqz	a5,8000ecb2 <external_interrupt_SEI+0x394>
    8000eca6:	57fd                	li	a5,-1
    8000eca8:	6418                	ld	a4,8(s0)
    8000ecaa:	17fe                	sll	a5,a5,0x3f
    8000ecac:	07a5                	add	a5,a5,9
    8000ecae:	30f70863          	beq	a4,a5,8000efbe <external_interrupt_SEI+0x6a0>
    8000ecb2:	0000e517          	auipc	a0,0xe
    8000ecb6:	2fe50513          	add	a0,a0,766 # 8001cfb0 <__func__.1+0x320>
    8000ecba:	7100c0ef          	jal	8001b3ca <printf>
    8000ecbe:	02900513          	li	a0,41
    8000ecc2:	5da0b0ef          	jal	8001a29c <putchar>
    8000ecc6:	4529                	li	a0,10
    8000ecc8:	5d40b0ef          	jal	8001a29c <putchar>
    8000eccc:	c491                	beqz	s1,8000ecd8 <external_interrupt_SEI+0x3ba>
    8000ecce:	00144783          	lbu	a5,1(s0)
    8000ecd2:	4481                	li	s1,0
    8000ecd4:	2a079f63          	bnez	a5,8000ef92 <external_interrupt_SEI+0x674>
    //     excpt.cause == CAUSE_SEI &&
    //     excpt.priv == PRIV_HS
    // ); 

    //vsHSbitsstatus.sie=1sip=1sie=0
    TEST_SETUP_EXCEPT();
    8000ecd8:	0ff0000f          	fence
    8000ecdc:	4785                	li	a5,1
    8000ecde:	00f41023          	sh	a5,0(s0)
    8000ece2:	0002e797          	auipc	a5,0x2e
    8000ece6:	3607b323          	sd	zero,870(a5) # 8003d048 <excpt+0x38>
    8000ecea:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ecee:	4511                	li	a0,4
    8000ecf0:	deff10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1);     
    8000ecf4:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SEIE);
    8000ecf8:	20000793          	li	a5,512
    8000ecfc:	1047b073          	csrc	sie,a5
    CSRS(CSR_SIP,SIP_SEIP);
    8000ed00:	1447a073          	csrs	sip,a5

    
    goto_priv(PRIV_VS);
    8000ed04:	4509                	li	a0,2
    8000ed06:	dd9f10ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=0",
    8000ed0a:	08200593          	li	a1,130
    8000ed0e:	00011617          	auipc	a2,0x11
    8000ed12:	79a60613          	add	a2,a2,1946 # 800204a8 <__func__.1+0x3818>
    8000ed16:	0000e517          	auipc	a0,0xe
    8000ed1a:	27a50513          	add	a0,a0,634 # 8001cf90 <__func__.1+0x300>
    8000ed1e:	6ac0c0ef          	jal	8001b3ca <printf>
    8000ed22:	00144783          	lbu	a5,1(s0)
    8000ed26:	0000e597          	auipc	a1,0xe
    8000ed2a:	24258593          	add	a1,a1,578 # 8001cf68 <__func__.1+0x2d8>
    8000ed2e:	c799                	beqz	a5,8000ed3c <external_interrupt_SEI+0x41e>
    8000ed30:	57fd                	li	a5,-1
    8000ed32:	6418                	ld	a4,8(s0)
    8000ed34:	17fe                	sll	a5,a5,0x3f
    8000ed36:	07a5                	add	a5,a5,9
    8000ed38:	32f70363          	beq	a4,a5,8000f05e <external_interrupt_SEI+0x740>
    8000ed3c:	0000e517          	auipc	a0,0xe
    8000ed40:	26c50513          	add	a0,a0,620 # 8001cfa8 <__func__.1+0x318>
    8000ed44:	6860c0ef          	jal	8001b3ca <printf>
    8000ed48:	00144783          	lbu	a5,1(s0)
    8000ed4c:	c799                	beqz	a5,8000ed5a <external_interrupt_SEI+0x43c>
    8000ed4e:	57fd                	li	a5,-1
    8000ed50:	6418                	ld	a4,8(s0)
    8000ed52:	17fe                	sll	a5,a5,0x3f
    8000ed54:	07a5                	add	a5,a5,9
    8000ed56:	28f70863          	beq	a4,a5,8000efe6 <external_interrupt_SEI+0x6c8>
    8000ed5a:	0000e517          	auipc	a0,0xe
    8000ed5e:	25650513          	add	a0,a0,598 # 8001cfb0 <__func__.1+0x320>
    8000ed62:	6680c0ef          	jal	8001b3ca <printf>
    8000ed66:	02900513          	li	a0,41
    8000ed6a:	5320b0ef          	jal	8001a29c <putchar>
    8000ed6e:	4529                	li	a0,10
    8000ed70:	52c0b0ef          	jal	8001a29c <putchar>
    8000ed74:	c491                	beqz	s1,8000ed80 <external_interrupt_SEI+0x462>
    8000ed76:	00144783          	lbu	a5,1(s0)
    8000ed7a:	4481                	li	s1,0
    8000ed7c:	20079063          	bnez	a5,8000ef7c <external_interrupt_SEI+0x65e>
        excpt.cause == CAUSE_SEI &&
        excpt.priv == PRIV_M
    ); 

    //vsHSbitsstatus.sie=1sip=0sie=1
    TEST_SETUP_EXCEPT();
    8000ed80:	0ff0000f          	fence
    8000ed84:	4785                	li	a5,1
    8000ed86:	00f41023          	sh	a5,0(s0)
    8000ed8a:	0002e797          	auipc	a5,0x2e
    8000ed8e:	2a07bf23          	sd	zero,702(a5) # 8003d048 <excpt+0x38>
    8000ed92:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ed96:	4511                	li	a0,4
    8000ed98:	d47f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1);     
    8000ed9c:	10016073          	csrs	sstatus,2
    CSRS(CSR_SIE,SIE_SEIE);
    8000eda0:	20000793          	li	a5,512
    8000eda4:	1047a073          	csrs	sie,a5
    CSRC(CSR_SIP,SIP_SEIP);
    8000eda8:	1447b073          	csrc	sip,a5

    
    goto_priv(PRIV_VS);
    8000edac:	4509                	li	a0,2
    8000edae:	d31f10ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000edb2:	08200593          	li	a1,130
    8000edb6:	00011617          	auipc	a2,0x11
    8000edba:	74a60613          	add	a2,a2,1866 # 80020500 <__func__.1+0x3870>
    8000edbe:	0000e517          	auipc	a0,0xe
    8000edc2:	1d250513          	add	a0,a0,466 # 8001cf90 <__func__.1+0x300>
    8000edc6:	6040c0ef          	jal	8001b3ca <printf>
    8000edca:	00144783          	lbu	a5,1(s0)
    8000edce:	0000e597          	auipc	a1,0xe
    8000edd2:	19a58593          	add	a1,a1,410 # 8001cf68 <__func__.1+0x2d8>
    8000edd6:	c799                	beqz	a5,8000ede4 <external_interrupt_SEI+0x4c6>
    8000edd8:	57fd                	li	a5,-1
    8000edda:	6418                	ld	a4,8(s0)
    8000eddc:	17fe                	sll	a5,a5,0x3f
    8000edde:	07a5                	add	a5,a5,9
    8000ede0:	2af70f63          	beq	a4,a5,8000f09e <external_interrupt_SEI+0x780>
    8000ede4:	0000e517          	auipc	a0,0xe
    8000ede8:	1c450513          	add	a0,a0,452 # 8001cfa8 <__func__.1+0x318>
    8000edec:	5de0c0ef          	jal	8001b3ca <printf>
    8000edf0:	00144783          	lbu	a5,1(s0)
    8000edf4:	c799                	beqz	a5,8000ee02 <external_interrupt_SEI+0x4e4>
    8000edf6:	57fd                	li	a5,-1
    8000edf8:	6418                	ld	a4,8(s0)
    8000edfa:	17fe                	sll	a5,a5,0x3f
    8000edfc:	07a5                	add	a5,a5,9
    8000edfe:	1cf70f63          	beq	a4,a5,8000efdc <external_interrupt_SEI+0x6be>
    8000ee02:	0000e517          	auipc	a0,0xe
    8000ee06:	1ae50513          	add	a0,a0,430 # 8001cfb0 <__func__.1+0x320>
    8000ee0a:	5c00c0ef          	jal	8001b3ca <printf>
    8000ee0e:	02900513          	li	a0,41
    8000ee12:	48a0b0ef          	jal	8001a29c <putchar>
    8000ee16:	4529                	li	a0,10
    8000ee18:	4840b0ef          	jal	8001a29c <putchar>
    8000ee1c:	c491                	beqz	s1,8000ee28 <external_interrupt_SEI+0x50a>
    8000ee1e:	00144783          	lbu	a5,1(s0)
    8000ee22:	4481                	li	s1,0
    8000ee24:	14079163          	bnez	a5,8000ef66 <external_interrupt_SEI+0x648>
    //     excpt.cause == CAUSE_SEI &&
    //     excpt.priv == PRIV_HS
    // ); 

    //HSbitsstatus.sie=1sip=0sie=0
    TEST_SETUP_EXCEPT();
    8000ee28:	0ff0000f          	fence
    8000ee2c:	4785                	li	a5,1
    8000ee2e:	00f41023          	sh	a5,0(s0)
    8000ee32:	0002e797          	auipc	a5,0x2e
    8000ee36:	2007bb23          	sd	zero,534(a5) # 8003d048 <excpt+0x38>
    8000ee3a:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ee3e:	4511                	li	a0,4
    8000ee40:	c9ff10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,1ULL << 1);     
    8000ee44:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SEIE);
    8000ee48:	20000793          	li	a5,512
    8000ee4c:	1047b073          	csrc	sie,a5
    CSRC(CSR_SIP,SIP_SEIP);
    8000ee50:	1447b073          	csrc	sip,a5

    
    goto_priv(PRIV_VS);
    8000ee54:	4509                	li	a0,2
    8000ee56:	c89f10ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=0",
    8000ee5a:	08200593          	li	a1,130
    8000ee5e:	00011617          	auipc	a2,0x11
    8000ee62:	6fa60613          	add	a2,a2,1786 # 80020558 <__func__.1+0x38c8>
    8000ee66:	0000e517          	auipc	a0,0xe
    8000ee6a:	12a50513          	add	a0,a0,298 # 8001cf90 <__func__.1+0x300>
    8000ee6e:	55c0c0ef          	jal	8001b3ca <printf>
    8000ee72:	00144783          	lbu	a5,1(s0)
    8000ee76:	0000e597          	auipc	a1,0xe
    8000ee7a:	0f258593          	add	a1,a1,242 # 8001cf68 <__func__.1+0x2d8>
    8000ee7e:	e789                	bnez	a5,8000ee88 <external_interrupt_SEI+0x56a>
    8000ee80:	0000e597          	auipc	a1,0xe
    8000ee84:	0d858593          	add	a1,a1,216 # 8001cf58 <__func__.1+0x2c8>
    8000ee88:	0000e517          	auipc	a0,0xe
    8000ee8c:	12050513          	add	a0,a0,288 # 8001cfa8 <__func__.1+0x318>
    8000ee90:	53a0c0ef          	jal	8001b3ca <printf>
    8000ee94:	00144783          	lbu	a5,1(s0)
    8000ee98:	1a079863          	bnez	a5,8000f048 <external_interrupt_SEI+0x72a>
    8000ee9c:	4529                	li	a0,10
    8000ee9e:	3fe0b0ef          	jal	8001a29c <putchar>
    8000eea2:	c489                	beqz	s1,8000eeac <external_interrupt_SEI+0x58e>
    8000eea4:	00144483          	lbu	s1,1(s0)
    8000eea8:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //HSbitsstatus.sie=0sip=0sie=0
    TEST_SETUP_EXCEPT();
    8000eeac:	0ff0000f          	fence
    8000eeb0:	4785                	li	a5,1
    8000eeb2:	00f41023          	sh	a5,0(s0)
    8000eeb6:	0002e797          	auipc	a5,0x2e
    8000eeba:	1807b923          	sd	zero,402(a5) # 8003d048 <excpt+0x38>
    8000eebe:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000eec2:	4511                	li	a0,4
    8000eec4:	c1bf10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_SSTATUS,1ULL << 1);     
    8000eec8:	10017073          	csrc	sstatus,2
    CSRC(CSR_SIE,SIE_SEIE);
    8000eecc:	20000793          	li	a5,512
    8000eed0:	1047b073          	csrc	sie,a5
    CSRC(CSR_SIP,SIP_SEIP);
    8000eed4:	1447b073          	csrc	sip,a5

    
    goto_priv(PRIV_VS);
    8000eed8:	4509                	li	a0,2
    8000eeda:	c05f10ef          	jal	80000ade <goto_priv>

    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=0",
    8000eede:	08200593          	li	a1,130
    8000eee2:	00011617          	auipc	a2,0x11
    8000eee6:	67660613          	add	a2,a2,1654 # 80020558 <__func__.1+0x38c8>
    8000eeea:	0000e517          	auipc	a0,0xe
    8000eeee:	0a650513          	add	a0,a0,166 # 8001cf90 <__func__.1+0x300>
    8000eef2:	4d80c0ef          	jal	8001b3ca <printf>
    8000eef6:	00144783          	lbu	a5,1(s0)
    8000eefa:	0000e597          	auipc	a1,0xe
    8000eefe:	06e58593          	add	a1,a1,110 # 8001cf68 <__func__.1+0x2d8>
    8000ef02:	e789                	bnez	a5,8000ef0c <external_interrupt_SEI+0x5ee>
    8000ef04:	0000e597          	auipc	a1,0xe
    8000ef08:	05458593          	add	a1,a1,84 # 8001cf58 <__func__.1+0x2c8>
    8000ef0c:	0000e517          	auipc	a0,0xe
    8000ef10:	09c50513          	add	a0,a0,156 # 8001cfa8 <__func__.1+0x318>
    8000ef14:	4b60c0ef          	jal	8001b3ca <printf>
    8000ef18:	00144783          	lbu	a5,1(s0)
    8000ef1c:	10079b63          	bnez	a5,8000f032 <external_interrupt_SEI+0x714>
    8000ef20:	4529                	li	a0,10
    8000ef22:	37a0b0ef          	jal	8001a29c <putchar>
    8000ef26:	c481                	beqz	s1,8000ef2e <external_interrupt_SEI+0x610>
    8000ef28:	00144783          	lbu	a5,1(s0)
    8000ef2c:	c79d                	beqz	a5,8000ef5a <external_interrupt_SEI+0x63c>
    8000ef2e:	4401                	li	s0,0
        excpt.triggered == false
    ); 

    TEST_END();
    8000ef30:	0000e597          	auipc	a1,0xe
    8000ef34:	03858593          	add	a1,a1,56 # 8001cf68 <__func__.1+0x2d8>
    8000ef38:	0000e517          	auipc	a0,0xe
    8000ef3c:	0d850513          	add	a0,a0,216 # 8001d010 <__func__.1+0x380>
    8000ef40:	48a0c0ef          	jal	8001b3ca <printf>
    8000ef44:	4511                	li	a0,4
    8000ef46:	b99f10ef          	jal	80000ade <goto_priv>
    8000ef4a:	bdcf20ef          	jal	80001326 <reset_state>
}
    8000ef4e:	60e2                	ld	ra,24(sp)
    8000ef50:	8522                	mv	a0,s0
    8000ef52:	6442                	ld	s0,16(sp)
    8000ef54:	64a2                	ld	s1,8(sp)
    8000ef56:	6105                	add	sp,sp,32
    8000ef58:	8082                	ret
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=0",
    8000ef5a:	4405                	li	s0,1
    TEST_END();
    8000ef5c:	0000e597          	auipc	a1,0xe
    8000ef60:	ffc58593          	add	a1,a1,-4 # 8001cf58 <__func__.1+0x2c8>
    8000ef64:	bfd1                	j	8000ef38 <external_interrupt_SEI+0x61a>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000ef66:	57fd                	li	a5,-1
    8000ef68:	6418                	ld	a4,8(s0)
    8000ef6a:	17fe                	sll	a5,a5,0x3f
    8000ef6c:	07a5                	add	a5,a5,9
    8000ef6e:	eaf71de3          	bne	a4,a5,8000ee28 <external_interrupt_SEI+0x50a>
    8000ef72:	4044                	lw	s1,4(s0)
    8000ef74:	14f1                	add	s1,s1,-4
    8000ef76:	0014b493          	seqz	s1,s1
    8000ef7a:	b57d                	j	8000ee28 <external_interrupt_SEI+0x50a>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=0",
    8000ef7c:	57fd                	li	a5,-1
    8000ef7e:	6418                	ld	a4,8(s0)
    8000ef80:	17fe                	sll	a5,a5,0x3f
    8000ef82:	07a5                	add	a5,a5,9
    8000ef84:	def71ee3          	bne	a4,a5,8000ed80 <external_interrupt_SEI+0x462>
    8000ef88:	4044                	lw	s1,4(s0)
    8000ef8a:	14f1                	add	s1,s1,-4
    8000ef8c:	0014b493          	seqz	s1,s1
    8000ef90:	bbc5                	j	8000ed80 <external_interrupt_SEI+0x462>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000ef92:	57fd                	li	a5,-1
    8000ef94:	6418                	ld	a4,8(s0)
    8000ef96:	17fe                	sll	a5,a5,0x3f
    8000ef98:	07a5                	add	a5,a5,9
    8000ef9a:	d2f71fe3          	bne	a4,a5,8000ecd8 <external_interrupt_SEI+0x3ba>
    8000ef9e:	4044                	lw	s1,4(s0)
    8000efa0:	14f1                	add	s1,s1,-4
    8000efa2:	0014b493          	seqz	s1,s1
    8000efa6:	bb0d                	j	8000ecd8 <external_interrupt_SEI+0x3ba>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000efa8:	57fd                	li	a5,-1
    8000efaa:	6418                	ld	a4,8(s0)
    8000efac:	17fe                	sll	a5,a5,0x3f
    8000efae:	07a5                	add	a5,a5,9
    8000efb0:	b6f71ce3          	bne	a4,a5,8000eb28 <external_interrupt_SEI+0x20a>
    8000efb4:	4044                	lw	s1,4(s0)
    8000efb6:	14f1                	add	s1,s1,-4
    8000efb8:	0014b493          	seqz	s1,s1
    8000efbc:	b6b5                	j	8000eb28 <external_interrupt_SEI+0x20a>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000efbe:	4058                	lw	a4,4(s0)
    8000efc0:	4791                	li	a5,4
    8000efc2:	cef718e3          	bne	a4,a5,8000ecb2 <external_interrupt_SEI+0x394>
    8000efc6:	b301                	j	8000ecc6 <external_interrupt_SEI+0x3a8>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000efc8:	4058                	lw	a4,4(s0)
    8000efca:	4791                	li	a5,4
    8000efcc:	b2f71be3          	bne	a4,a5,8000eb02 <external_interrupt_SEI+0x1e4>
    8000efd0:	b699                	j	8000eb16 <external_interrupt_SEI+0x1f8>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000efd2:	4058                	lw	a4,4(s0)
    8000efd4:	4791                	li	a5,4
    8000efd6:	9ef71ae3          	bne	a4,a5,8000e9ca <external_interrupt_SEI+0xac>
    8000efda:	b411                	j	8000e9de <external_interrupt_SEI+0xc0>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000efdc:	4058                	lw	a4,4(s0)
    8000efde:	4791                	li	a5,4
    8000efe0:	e2f711e3          	bne	a4,a5,8000ee02 <external_interrupt_SEI+0x4e4>
    8000efe4:	bd0d                	j	8000ee16 <external_interrupt_SEI+0x4f8>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=0",
    8000efe6:	4058                	lw	a4,4(s0)
    8000efe8:	4791                	li	a5,4
    8000efea:	d6f718e3          	bne	a4,a5,8000ed5a <external_interrupt_SEI+0x43c>
    8000efee:	b341                	j	8000ed6e <external_interrupt_SEI+0x450>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=0 and sip.seip=0 and sie.seie=0",
    8000eff0:	0000e517          	auipc	a0,0xe
    8000eff4:	fc050513          	add	a0,a0,-64 # 8001cfb0 <__func__.1+0x320>
    8000eff8:	3d20c0ef          	jal	8001b3ca <printf>
    8000effc:	02900513          	li	a0,41
    8000f000:	29c0b0ef          	jal	8001a29c <putchar>
    8000f004:	b931                	j	8000ec20 <external_interrupt_SEI+0x302>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=0 and sip.seip=1 and sie.seie=0",
    8000f006:	0000e517          	auipc	a0,0xe
    8000f00a:	faa50513          	add	a0,a0,-86 # 8001cfb0 <__func__.1+0x320>
    8000f00e:	3bc0c0ef          	jal	8001b3ca <printf>
    8000f012:	02900513          	li	a0,41
    8000f016:	2860b0ef          	jal	8001a29c <putchar>
    8000f01a:	b649                	j	8000eb9c <external_interrupt_SEI+0x27e>
    TEST_ASSERT("hs mode leads to no interrupt  when sstatus.sie=1 and sip.seip=1 and sie.seie=0",
    8000f01c:	0000e517          	auipc	a0,0xe
    8000f020:	f9450513          	add	a0,a0,-108 # 8001cfb0 <__func__.1+0x320>
    8000f024:	3a60c0ef          	jal	8001b3ca <printf>
    8000f028:	02900513          	li	a0,41
    8000f02c:	2700b0ef          	jal	8001a29c <putchar>
    8000f030:	bc35                	j	8000ea6c <external_interrupt_SEI+0x14e>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=0",
    8000f032:	0000e517          	auipc	a0,0xe
    8000f036:	f7e50513          	add	a0,a0,-130 # 8001cfb0 <__func__.1+0x320>
    8000f03a:	3900c0ef          	jal	8001b3ca <printf>
    8000f03e:	02900513          	li	a0,41
    8000f042:	25a0b0ef          	jal	8001a29c <putchar>
    8000f046:	bde9                	j	8000ef20 <external_interrupt_SEI+0x602>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=0",
    8000f048:	0000e517          	auipc	a0,0xe
    8000f04c:	f6850513          	add	a0,a0,-152 # 8001cfb0 <__func__.1+0x320>
    8000f050:	37a0c0ef          	jal	8001b3ca <printf>
    8000f054:	02900513          	li	a0,41
    8000f058:	2440b0ef          	jal	8001a29c <putchar>
    8000f05c:	b581                	j	8000ee9c <external_interrupt_SEI+0x57e>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=0",
    8000f05e:	4058                	lw	a4,4(s0)
    8000f060:	4791                	li	a5,4
    8000f062:	ccf71de3          	bne	a4,a5,8000ed3c <external_interrupt_SEI+0x41e>
    8000f066:	0000e597          	auipc	a1,0xe
    8000f06a:	ef258593          	add	a1,a1,-270 # 8001cf58 <__func__.1+0x2c8>
    8000f06e:	b1f9                	j	8000ed3c <external_interrupt_SEI+0x41e>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000f070:	4058                	lw	a4,4(s0)
    8000f072:	4791                	li	a5,4
    8000f074:	c2f710e3          	bne	a4,a5,8000ec94 <external_interrupt_SEI+0x376>
    8000f078:	0000e597          	auipc	a1,0xe
    8000f07c:	ee058593          	add	a1,a1,-288 # 8001cf58 <__func__.1+0x2c8>
    8000f080:	b911                	j	8000ec94 <external_interrupt_SEI+0x376>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000f082:	4044                	lw	s1,4(s0)
    8000f084:	14f1                	add	s1,s1,-4
    8000f086:	0014b493          	seqz	s1,s1
    8000f08a:	b2bd                	j	8000e9f8 <external_interrupt_SEI+0xda>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000f08c:	4058                	lw	a4,4(s0)
    8000f08e:	4791                	li	a5,4
    8000f090:	a4f71ae3          	bne	a4,a5,8000eae4 <external_interrupt_SEI+0x1c6>
    8000f094:	0000e597          	auipc	a1,0xe
    8000f098:	ec458593          	add	a1,a1,-316 # 8001cf58 <__func__.1+0x2c8>
    8000f09c:	b4a1                	j	8000eae4 <external_interrupt_SEI+0x1c6>
    TEST_ASSERT("VS mode leads to external interrupt when sstatus.sie=1 and sip.seip=0 and sie.seie=1",
    8000f09e:	4058                	lw	a4,4(s0)
    8000f0a0:	4791                	li	a5,4
    8000f0a2:	d4f711e3          	bne	a4,a5,8000ede4 <external_interrupt_SEI+0x4c6>
    8000f0a6:	0000e597          	auipc	a1,0xe
    8000f0aa:	eb258593          	add	a1,a1,-334 # 8001cf58 <__func__.1+0x2c8>
    8000f0ae:	bb1d                	j	8000ede4 <external_interrupt_SEI+0x4c6>
    TEST_ASSERT("hs mode leads to hs level external interrupt when sstatus.sie=1 and sip.seip=1 and sie.seie=1",
    8000f0b0:	4058                	lw	a4,4(s0)
    8000f0b2:	4791                	li	a5,4
    8000f0b4:	8ef71ce3          	bne	a4,a5,8000e9ac <external_interrupt_SEI+0x8e>
    8000f0b8:	0000e597          	auipc	a1,0xe
    8000f0bc:	ea058593          	add	a1,a1,-352 # 8001cf58 <__func__.1+0x2c8>
    8000f0c0:	8edff06f          	j	8000e9ac <external_interrupt_SEI+0x8e>

000000008000f0c4 <external_interrupt_VSEI>:

bool external_interrupt_VSEI() {
    8000f0c4:	1101                	add	sp,sp,-32

    TEST_START();
    8000f0c6:	0000d597          	auipc	a1,0xd
    8000f0ca:	05a58593          	add	a1,a1,90 # 8001c120 <__func__.0>
    8000f0ce:	0000e517          	auipc	a0,0xe
    8000f0d2:	eaa50513          	add	a0,a0,-342 # 8001cf78 <__func__.1+0x2e8>
bool external_interrupt_VSEI() {
    8000f0d6:	ec06                	sd	ra,24(sp)
    8000f0d8:	e822                	sd	s0,16(sp)
    8000f0da:	e426                	sd	s1,8(sp)
    8000f0dc:	e04a                	sd	s2,0(sp)
    TEST_START();
    8000f0de:	2ec0c0ef          	jal	8001b3ca <printf>
    8000f0e2:	4529                	li	a0,10
    8000f0e4:	1b80b0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000f0e8:	0ff0000f          	fence
    8000f0ec:	4785                	li	a5,1
    8000f0ee:	0002e417          	auipc	s0,0x2e
    8000f0f2:	f2240413          	add	s0,s0,-222 # 8003d010 <excpt>
    8000f0f6:	00f41023          	sh	a5,0(s0)
    8000f0fa:	0002e797          	auipc	a5,0x2e
    8000f0fe:	f407b723          	sd	zero,-178(a5) # 8003d048 <excpt+0x38>
    8000f102:	0ff0000f          	fence

   
    //VSbithiphieSSEIPSSEIE
    goto_priv(PRIV_M);
    8000f106:	4511                	li	a0,4
    8000f108:	9d7f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIE,HIE_VSEIE);
    8000f10c:	40000793          	li	a5,1024
    8000f110:	6047a073          	csrs	hie,a5
    CSRS(CSR_HIP,HIP_VSEIP);
    8000f114:	6447a073          	csrs	hip,a5

    goto_priv(PRIV_VS);
    8000f118:	4509                	li	a0,2
    8000f11a:	9c5f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1",
    8000f11e:	08200593          	li	a1,130
    8000f122:	00011617          	auipc	a2,0x11
    8000f126:	48660613          	add	a2,a2,1158 # 800205a8 <__func__.1+0x3918>
    8000f12a:	0000e517          	auipc	a0,0xe
    8000f12e:	e6650513          	add	a0,a0,-410 # 8001cf90 <__func__.1+0x300>
    8000f132:	2980c0ef          	jal	8001b3ca <printf>
    8000f136:	00144783          	lbu	a5,1(s0)
    8000f13a:	0000e597          	auipc	a1,0xe
    8000f13e:	e2e58593          	add	a1,a1,-466 # 8001cf68 <__func__.1+0x2d8>
    8000f142:	c799                	beqz	a5,8000f150 <external_interrupt_VSEI+0x8c>
    8000f144:	57fd                	li	a5,-1
    8000f146:	6418                	ld	a4,8(s0)
    8000f148:	17fe                	sll	a5,a5,0x3f
    8000f14a:	07a9                	add	a5,a5,10
    8000f14c:	5ef70063          	beq	a4,a5,8000f72c <external_interrupt_VSEI+0x668>
    8000f150:	0000e517          	auipc	a0,0xe
    8000f154:	e5850513          	add	a0,a0,-424 # 8001cfa8 <__func__.1+0x318>
    8000f158:	2720c0ef          	jal	8001b3ca <printf>
    8000f15c:	00144783          	lbu	a5,1(s0)
    8000f160:	c799                	beqz	a5,8000f16e <external_interrupt_VSEI+0xaa>
    8000f162:	57fd                	li	a5,-1
    8000f164:	6418                	ld	a4,8(s0)
    8000f166:	17fe                	sll	a5,a5,0x3f
    8000f168:	07a9                	add	a5,a5,10
    8000f16a:	54f70063          	beq	a4,a5,8000f6aa <external_interrupt_VSEI+0x5e6>
    8000f16e:	0000e517          	auipc	a0,0xe
    8000f172:	e4250513          	add	a0,a0,-446 # 8001cfb0 <__func__.1+0x320>
    8000f176:	2540c0ef          	jal	8001b3ca <printf>
    8000f17a:	02900513          	li	a0,41
    8000f17e:	11e0b0ef          	jal	8001a29c <putchar>
    8000f182:	4529                	li	a0,10
    8000f184:	1180b0ef          	jal	8001a29c <putchar>
    8000f188:	00144783          	lbu	a5,1(s0)
    8000f18c:	4481                	li	s1,0
    8000f18e:	c799                	beqz	a5,8000f19c <external_interrupt_VSEI+0xd8>
    8000f190:	57fd                	li	a5,-1
    8000f192:	6418                	ld	a4,8(s0)
    8000f194:	17fe                	sll	a5,a5,0x3f
    8000f196:	07a9                	add	a5,a5,10
    8000f198:	56f70c63          	beq	a4,a5,8000f710 <external_interrupt_VSEI+0x64c>
        excpt.cause == CAUSE_VSEI &&
        excpt.priv == PRIV_M
    ); 

    //VSbithiphieSSEIPSSEIE ,mideleg
    TEST_SETUP_EXCEPT();
    8000f19c:	0ff0000f          	fence
    8000f1a0:	4785                	li	a5,1
    8000f1a2:	00f41023          	sh	a5,0(s0)
    8000f1a6:	0002e797          	auipc	a5,0x2e
    8000f1aa:	ea07b123          	sd	zero,-350(a5) # 8003d048 <excpt+0x38>
    8000f1ae:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f1b2:	4511                	li	a0,4
    8000f1b4:	92bf10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIE,HIE_VSEIE);
    8000f1b8:	40000793          	li	a5,1024
    8000f1bc:	6047a073          	csrs	hie,a5
    CSRS(CSR_MIDELEG,(uint64_t)-1);
    8000f1c0:	597d                	li	s2,-1
    8000f1c2:	30392073          	csrs	mideleg,s2
    CSRS(CSR_HIP,HIP_VSEIP);
    8000f1c6:	6447a073          	csrs	hip,a5

    goto_priv(PRIV_VS);
    8000f1ca:	4509                	li	a0,2
    8000f1cc:	913f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1",
    8000f1d0:	08200593          	li	a1,130
    8000f1d4:	00011617          	auipc	a2,0x11
    8000f1d8:	42460613          	add	a2,a2,1060 # 800205f8 <__func__.1+0x3968>
    8000f1dc:	0000e517          	auipc	a0,0xe
    8000f1e0:	db450513          	add	a0,a0,-588 # 8001cf90 <__func__.1+0x300>
    8000f1e4:	1e60c0ef          	jal	8001b3ca <printf>
    8000f1e8:	00144783          	lbu	a5,1(s0)
    8000f1ec:	0000e597          	auipc	a1,0xe
    8000f1f0:	d7c58593          	add	a1,a1,-644 # 8001cf68 <__func__.1+0x2d8>
    8000f1f4:	c791                	beqz	a5,8000f200 <external_interrupt_VSEI+0x13c>
    8000f1f6:	641c                	ld	a5,8(s0)
    8000f1f8:	197e                	sll	s2,s2,0x3f
    8000f1fa:	0929                	add	s2,s2,10
    8000f1fc:	51278f63          	beq	a5,s2,8000f71a <external_interrupt_VSEI+0x656>
    8000f200:	0000e517          	auipc	a0,0xe
    8000f204:	da850513          	add	a0,a0,-600 # 8001cfa8 <__func__.1+0x318>
    8000f208:	1c20c0ef          	jal	8001b3ca <printf>
    8000f20c:	00144783          	lbu	a5,1(s0)
    8000f210:	c799                	beqz	a5,8000f21e <external_interrupt_VSEI+0x15a>
    8000f212:	57fd                	li	a5,-1
    8000f214:	6418                	ld	a4,8(s0)
    8000f216:	17fe                	sll	a5,a5,0x3f
    8000f218:	07a9                	add	a5,a5,10
    8000f21a:	46f70e63          	beq	a4,a5,8000f696 <external_interrupt_VSEI+0x5d2>
    8000f21e:	0000e517          	auipc	a0,0xe
    8000f222:	d9250513          	add	a0,a0,-622 # 8001cfb0 <__func__.1+0x320>
    8000f226:	1a40c0ef          	jal	8001b3ca <printf>
    8000f22a:	02900513          	li	a0,41
    8000f22e:	06e0b0ef          	jal	8001a29c <putchar>
    8000f232:	4529                	li	a0,10
    8000f234:	0680b0ef          	jal	8001a29c <putchar>
    8000f238:	c491                	beqz	s1,8000f244 <external_interrupt_VSEI+0x180>
    8000f23a:	00144783          	lbu	a5,1(s0)
    8000f23e:	4481                	li	s1,0
    8000f240:	44079063          	bnez	a5,8000f680 <external_interrupt_VSEI+0x5bc>
        excpt.priv == PRIV_HS
    ); 


    //VSbithiphieSSEIPSSEIE ,mideleg,hideleg
    TEST_SETUP_EXCEPT();
    8000f244:	0ff0000f          	fence
    8000f248:	4785                	li	a5,1
    8000f24a:	00f41023          	sh	a5,0(s0)
    8000f24e:	0002e797          	auipc	a5,0x2e
    8000f252:	de07bd23          	sd	zero,-518(a5) # 8003d048 <excpt+0x38>
    8000f256:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f25a:	4511                	li	a0,4
    8000f25c:	883f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIE,HIE_VSEIE);
    8000f260:	40000793          	li	a5,1024
    8000f264:	6047a073          	csrs	hie,a5
    CSRS(CSR_MIDELEG,(uint64_t)-1);
    8000f268:	597d                	li	s2,-1
    8000f26a:	30392073          	csrs	mideleg,s2
    CSRS(CSR_HIDELEG,(uint64_t)-1);
    8000f26e:	60392073          	csrs	hideleg,s2
    CSRS(CSR_HIP,HIP_VSEIP);
    8000f272:	6447a073          	csrs	hip,a5

    goto_priv(PRIV_VS);
    8000f276:	4509                	li	a0,2
    8000f278:	867f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1 and hideleg=1",
    8000f27c:	08200593          	li	a1,130
    8000f280:	00011617          	auipc	a2,0x11
    8000f284:	3d860613          	add	a2,a2,984 # 80020658 <__func__.1+0x39c8>
    8000f288:	0000e517          	auipc	a0,0xe
    8000f28c:	d0850513          	add	a0,a0,-760 # 8001cf90 <__func__.1+0x300>
    8000f290:	13a0c0ef          	jal	8001b3ca <printf>
    8000f294:	00144783          	lbu	a5,1(s0)
    8000f298:	0000e597          	auipc	a1,0xe
    8000f29c:	cd058593          	add	a1,a1,-816 # 8001cf68 <__func__.1+0x2d8>
    8000f2a0:	c791                	beqz	a5,8000f2ac <external_interrupt_VSEI+0x1e8>
    8000f2a2:	641c                	ld	a5,8(s0)
    8000f2a4:	197e                	sll	s2,s2,0x3f
    8000f2a6:	0929                	add	s2,s2,10
    8000f2a8:	49278b63          	beq	a5,s2,8000f73e <external_interrupt_VSEI+0x67a>
    8000f2ac:	0000e517          	auipc	a0,0xe
    8000f2b0:	cfc50513          	add	a0,a0,-772 # 8001cfa8 <__func__.1+0x318>
    8000f2b4:	1160c0ef          	jal	8001b3ca <printf>
    8000f2b8:	00144783          	lbu	a5,1(s0)
    8000f2bc:	c799                	beqz	a5,8000f2ca <external_interrupt_VSEI+0x206>
    8000f2be:	57fd                	li	a5,-1
    8000f2c0:	6418                	ld	a4,8(s0)
    8000f2c2:	17fe                	sll	a5,a5,0x3f
    8000f2c4:	07a9                	add	a5,a5,10
    8000f2c6:	3cf70d63          	beq	a4,a5,8000f6a0 <external_interrupt_VSEI+0x5dc>
    8000f2ca:	0000e517          	auipc	a0,0xe
    8000f2ce:	ce650513          	add	a0,a0,-794 # 8001cfb0 <__func__.1+0x320>
    8000f2d2:	0f80c0ef          	jal	8001b3ca <printf>
    8000f2d6:	02900513          	li	a0,41
    8000f2da:	7c30a0ef          	jal	8001a29c <putchar>
    8000f2de:	4529                	li	a0,10
    8000f2e0:	7bd0a0ef          	jal	8001a29c <putchar>
    8000f2e4:	c491                	beqz	s1,8000f2f0 <external_interrupt_VSEI+0x22c>
    8000f2e6:	00144783          	lbu	a5,1(s0)
    8000f2ea:	4481                	li	s1,0
    8000f2ec:	36079f63          	bnez	a5,8000f66a <external_interrupt_VSEI+0x5a6>
        excpt.cause == CAUSE_VSEI &&
        excpt.priv == PRIV_VS
    ); 

    //VSbithip.SSEIP=1hie.SSEIE=0
    TEST_SETUP_EXCEPT();
    8000f2f0:	0ff0000f          	fence
    8000f2f4:	4785                	li	a5,1
    8000f2f6:	00f41023          	sh	a5,0(s0)
    8000f2fa:	0002e797          	auipc	a5,0x2e
    8000f2fe:	d407b723          	sd	zero,-690(a5) # 8003d048 <excpt+0x38>
    8000f302:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f306:	4511                	li	a0,4
    8000f308:	fd6f10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_HIE,HIE_VSEIE);
    8000f30c:	40000793          	li	a5,1024
    8000f310:	6047b073          	csrc	hie,a5
    CSRC(CSR_MIDELEG,(uint64_t)-1);
    8000f314:	577d                	li	a4,-1
    8000f316:	30373073          	csrc	mideleg,a4
    CSRC(CSR_HIDELEG,(uint64_t)-1);
    8000f31a:	60373073          	csrc	hideleg,a4
    CSRS(CSR_HIP,HIP_VSEIP);
    8000f31e:	6447a073          	csrs	hip,a5

    goto_priv(PRIV_VS);
    8000f322:	4509                	li	a0,2
    8000f324:	fbaf10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to no interrupt when hip.vseip=1 and hie.vseie=0",
    8000f328:	08200593          	li	a1,130
    8000f32c:	00011617          	auipc	a2,0x11
    8000f330:	39c60613          	add	a2,a2,924 # 800206c8 <__func__.1+0x3a38>
    8000f334:	0000e517          	auipc	a0,0xe
    8000f338:	c5c50513          	add	a0,a0,-932 # 8001cf90 <__func__.1+0x300>
    8000f33c:	08e0c0ef          	jal	8001b3ca <printf>
    8000f340:	00144783          	lbu	a5,1(s0)
    8000f344:	0000e597          	auipc	a1,0xe
    8000f348:	c2458593          	add	a1,a1,-988 # 8001cf68 <__func__.1+0x2d8>
    8000f34c:	e789                	bnez	a5,8000f356 <external_interrupt_VSEI+0x292>
    8000f34e:	0000e597          	auipc	a1,0xe
    8000f352:	c0a58593          	add	a1,a1,-1014 # 8001cf58 <__func__.1+0x2c8>
    8000f356:	0000e517          	auipc	a0,0xe
    8000f35a:	c5250513          	add	a0,a0,-942 # 8001cfa8 <__func__.1+0x318>
    8000f35e:	06c0c0ef          	jal	8001b3ca <printf>
    8000f362:	00144783          	lbu	a5,1(s0)
    8000f366:	38079163          	bnez	a5,8000f6e8 <external_interrupt_VSEI+0x624>
    8000f36a:	4529                	li	a0,10
    8000f36c:	7310a0ef          	jal	8001a29c <putchar>
    8000f370:	c489                	beqz	s1,8000f37a <external_interrupt_VSEI+0x2b6>
    8000f372:	00144483          	lbu	s1,1(s0)
    8000f376:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //VSbithip.SSEIP=0hie.SSEIE=1
    TEST_SETUP_EXCEPT();
    8000f37a:	0ff0000f          	fence
    8000f37e:	4785                	li	a5,1
    8000f380:	00f41023          	sh	a5,0(s0)
    8000f384:	0002e797          	auipc	a5,0x2e
    8000f388:	cc07b223          	sd	zero,-828(a5) # 8003d048 <excpt+0x38>
    8000f38c:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f390:	4511                	li	a0,4
    8000f392:	f4cf10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIE,HIE_VSEIE);
    8000f396:	40000793          	li	a5,1024
    8000f39a:	6047a073          	csrs	hie,a5
    CSRC(CSR_HIP,HIP_VSEIP);
    8000f39e:	6447b073          	csrc	hip,a5

    goto_priv(PRIV_VS);
    8000f3a2:	4509                	li	a0,2
    8000f3a4:	f3af10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0",
    8000f3a8:	08200593          	li	a1,130
    8000f3ac:	00011617          	auipc	a2,0x11
    8000f3b0:	35c60613          	add	a2,a2,860 # 80020708 <__func__.1+0x3a78>
    8000f3b4:	0000e517          	auipc	a0,0xe
    8000f3b8:	bdc50513          	add	a0,a0,-1060 # 8001cf90 <__func__.1+0x300>
    8000f3bc:	00e0c0ef          	jal	8001b3ca <printf>
    8000f3c0:	00144783          	lbu	a5,1(s0)
    8000f3c4:	0000e597          	auipc	a1,0xe
    8000f3c8:	ba458593          	add	a1,a1,-1116 # 8001cf68 <__func__.1+0x2d8>
    8000f3cc:	e799                	bnez	a5,8000f3da <external_interrupt_VSEI+0x316>
    8000f3ce:	57fd                	li	a5,-1
    8000f3d0:	6418                	ld	a4,8(s0)
    8000f3d2:	17fe                	sll	a5,a5,0x3f
    8000f3d4:	07a9                	add	a5,a5,10
    8000f3d6:	38f70663          	beq	a4,a5,8000f762 <external_interrupt_VSEI+0x69e>
    8000f3da:	0000e517          	auipc	a0,0xe
    8000f3de:	bce50513          	add	a0,a0,-1074 # 8001cfa8 <__func__.1+0x318>
    8000f3e2:	7e90b0ef          	jal	8001b3ca <printf>
    8000f3e6:	00144783          	lbu	a5,1(s0)
    8000f3ea:	e799                	bnez	a5,8000f3f8 <external_interrupt_VSEI+0x334>
    8000f3ec:	57fd                	li	a5,-1
    8000f3ee:	6418                	ld	a4,8(s0)
    8000f3f0:	17fe                	sll	a5,a5,0x3f
    8000f3f2:	07a9                	add	a5,a5,10
    8000f3f4:	2cf70063          	beq	a4,a5,8000f6b4 <external_interrupt_VSEI+0x5f0>
    8000f3f8:	0000e517          	auipc	a0,0xe
    8000f3fc:	bb850513          	add	a0,a0,-1096 # 8001cfb0 <__func__.1+0x320>
    8000f400:	7cb0b0ef          	jal	8001b3ca <printf>
    8000f404:	02900513          	li	a0,41
    8000f408:	6950a0ef          	jal	8001a29c <putchar>
    8000f40c:	4529                	li	a0,10
    8000f40e:	68f0a0ef          	jal	8001a29c <putchar>
    8000f412:	c491                	beqz	s1,8000f41e <external_interrupt_VSEI+0x35a>
    8000f414:	00144783          	lbu	a5,1(s0)
    8000f418:	4481                	li	s1,0
    8000f41a:	22078d63          	beqz	a5,8000f654 <external_interrupt_VSEI+0x590>
        excpt.cause == CAUSE_VSEI &&
        excpt.priv == PRIV_M
    ); 

    //VSbithip.SSEIP=0hie.SSEIE=1mideleg
    TEST_SETUP_EXCEPT();
    8000f41e:	0ff0000f          	fence
    8000f422:	4785                	li	a5,1
    8000f424:	00f41023          	sh	a5,0(s0)
    8000f428:	0002e797          	auipc	a5,0x2e
    8000f42c:	c207b023          	sd	zero,-992(a5) # 8003d048 <excpt+0x38>
    8000f430:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f434:	4511                	li	a0,4
    8000f436:	ea8f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIE,HIE_VSEIE);
    8000f43a:	40000793          	li	a5,1024
    8000f43e:	6047a073          	csrs	hie,a5
    CSRC(CSR_HIP,HIP_VSEIP);
    8000f442:	6447b073          	csrc	hip,a5
    CSRW(CSR_MIDELEG,(uint64_t)-1);
    8000f446:	597d                	li	s2,-1
    8000f448:	30391073          	csrw	mideleg,s2

    goto_priv(PRIV_VS);
    8000f44c:	4509                	li	a0,2
    8000f44e:	e90f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1",
    8000f452:	08200593          	li	a1,130
    8000f456:	00011617          	auipc	a2,0x11
    8000f45a:	30260613          	add	a2,a2,770 # 80020758 <__func__.1+0x3ac8>
    8000f45e:	0000e517          	auipc	a0,0xe
    8000f462:	b3250513          	add	a0,a0,-1230 # 8001cf90 <__func__.1+0x300>
    8000f466:	7650b0ef          	jal	8001b3ca <printf>
    8000f46a:	00144783          	lbu	a5,1(s0)
    8000f46e:	0000e597          	auipc	a1,0xe
    8000f472:	afa58593          	add	a1,a1,-1286 # 8001cf68 <__func__.1+0x2d8>
    8000f476:	e791                	bnez	a5,8000f482 <external_interrupt_VSEI+0x3be>
    8000f478:	641c                	ld	a5,8(s0)
    8000f47a:	197e                	sll	s2,s2,0x3f
    8000f47c:	0929                	add	s2,s2,10
    8000f47e:	29278063          	beq	a5,s2,8000f6fe <external_interrupt_VSEI+0x63a>
    8000f482:	0000e517          	auipc	a0,0xe
    8000f486:	b2650513          	add	a0,a0,-1242 # 8001cfa8 <__func__.1+0x318>
    8000f48a:	7410b0ef          	jal	8001b3ca <printf>
    8000f48e:	00144783          	lbu	a5,1(s0)
    8000f492:	e799                	bnez	a5,8000f4a0 <external_interrupt_VSEI+0x3dc>
    8000f494:	57fd                	li	a5,-1
    8000f496:	6418                	ld	a4,8(s0)
    8000f498:	17fe                	sll	a5,a5,0x3f
    8000f49a:	07a9                	add	a5,a5,10
    8000f49c:	22f70663          	beq	a4,a5,8000f6c8 <external_interrupt_VSEI+0x604>
    8000f4a0:	0000e517          	auipc	a0,0xe
    8000f4a4:	b1050513          	add	a0,a0,-1264 # 8001cfb0 <__func__.1+0x320>
    8000f4a8:	7230b0ef          	jal	8001b3ca <printf>
    8000f4ac:	02900513          	li	a0,41
    8000f4b0:	5ed0a0ef          	jal	8001a29c <putchar>
    8000f4b4:	4529                	li	a0,10
    8000f4b6:	5e70a0ef          	jal	8001a29c <putchar>
    8000f4ba:	c491                	beqz	s1,8000f4c6 <external_interrupt_VSEI+0x402>
    8000f4bc:	00144783          	lbu	a5,1(s0)
    8000f4c0:	4481                	li	s1,0
    8000f4c2:	16078e63          	beqz	a5,8000f63e <external_interrupt_VSEI+0x57a>
        excpt.cause == CAUSE_VSEI &&
        excpt.priv == PRIV_HS
    ); 

    //VSbithip.SSEIP=0hie.SSEIE=1mideleg,hideleg
    TEST_SETUP_EXCEPT();
    8000f4c6:	0ff0000f          	fence
    8000f4ca:	4785                	li	a5,1
    8000f4cc:	00f41023          	sh	a5,0(s0)
    8000f4d0:	0002e797          	auipc	a5,0x2e
    8000f4d4:	b607bc23          	sd	zero,-1160(a5) # 8003d048 <excpt+0x38>
    8000f4d8:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f4dc:	4511                	li	a0,4
    8000f4de:	e00f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_HIE,HIE_VSEIE);
    8000f4e2:	40000793          	li	a5,1024
    8000f4e6:	6047a073          	csrs	hie,a5
    CSRC(CSR_HIP,HIP_VSEIP);
    8000f4ea:	6447b073          	csrc	hip,a5
    CSRW(CSR_MIDELEG,(uint64_t)-1);
    8000f4ee:	597d                	li	s2,-1
    8000f4f0:	30391073          	csrw	mideleg,s2
    CSRW(CSR_HIDELEG,(uint64_t)-1);
    8000f4f4:	60391073          	csrw	hideleg,s2

    goto_priv(PRIV_VS);
    8000f4f8:	4509                	li	a0,2
    8000f4fa:	de4f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1 and hideleg=1",
    8000f4fe:	08200593          	li	a1,130
    8000f502:	00011617          	auipc	a2,0x11
    8000f506:	2b660613          	add	a2,a2,694 # 800207b8 <__func__.1+0x3b28>
    8000f50a:	0000e517          	auipc	a0,0xe
    8000f50e:	a8650513          	add	a0,a0,-1402 # 8001cf90 <__func__.1+0x300>
    8000f512:	6b90b0ef          	jal	8001b3ca <printf>
    8000f516:	00144783          	lbu	a5,1(s0)
    8000f51a:	0000e597          	auipc	a1,0xe
    8000f51e:	a4e58593          	add	a1,a1,-1458 # 8001cf68 <__func__.1+0x2d8>
    8000f522:	e791                	bnez	a5,8000f52e <external_interrupt_VSEI+0x46a>
    8000f524:	641c                	ld	a5,8(s0)
    8000f526:	197e                	sll	s2,s2,0x3f
    8000f528:	0929                	add	s2,s2,10
    8000f52a:	23278363          	beq	a5,s2,8000f750 <external_interrupt_VSEI+0x68c>
    8000f52e:	0000e517          	auipc	a0,0xe
    8000f532:	a7a50513          	add	a0,a0,-1414 # 8001cfa8 <__func__.1+0x318>
    8000f536:	6950b0ef          	jal	8001b3ca <printf>
    8000f53a:	00144783          	lbu	a5,1(s0)
    8000f53e:	e799                	bnez	a5,8000f54c <external_interrupt_VSEI+0x488>
    8000f540:	57fd                	li	a5,-1
    8000f542:	6418                	ld	a4,8(s0)
    8000f544:	17fe                	sll	a5,a5,0x3f
    8000f546:	07a9                	add	a5,a5,10
    8000f548:	16f70b63          	beq	a4,a5,8000f6be <external_interrupt_VSEI+0x5fa>
    8000f54c:	0000e517          	auipc	a0,0xe
    8000f550:	a6450513          	add	a0,a0,-1436 # 8001cfb0 <__func__.1+0x320>
    8000f554:	6770b0ef          	jal	8001b3ca <printf>
    8000f558:	02900513          	li	a0,41
    8000f55c:	5410a0ef          	jal	8001a29c <putchar>
    8000f560:	4529                	li	a0,10
    8000f562:	53b0a0ef          	jal	8001a29c <putchar>
    8000f566:	c489                	beqz	s1,8000f570 <external_interrupt_VSEI+0x4ac>
    8000f568:	00144783          	lbu	a5,1(s0)
    8000f56c:	4481                	li	s1,0
    8000f56e:	cfcd                	beqz	a5,8000f628 <external_interrupt_VSEI+0x564>
        excpt.cause == CAUSE_VSEI &&
        excpt.priv == PRIV_VS
    ); 

    //VSbithip.SSEIP=0hie.SSEIE=0
    TEST_SETUP_EXCEPT();
    8000f570:	0ff0000f          	fence
    8000f574:	4785                	li	a5,1
    8000f576:	00f41023          	sh	a5,0(s0)
    8000f57a:	0002e797          	auipc	a5,0x2e
    8000f57e:	ac07b723          	sd	zero,-1330(a5) # 8003d048 <excpt+0x38>
    8000f582:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f586:	4511                	li	a0,4
    8000f588:	d56f10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_HIE,HIE_VSEIE);
    8000f58c:	40000793          	li	a5,1024
    8000f590:	6047b073          	csrc	hie,a5
    CSRC(CSR_HIP,HIP_VSEIP);
    8000f594:	6447b073          	csrc	hip,a5

    goto_priv(PRIV_VS);
    8000f598:	4509                	li	a0,2
    8000f59a:	d44f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=0 and hie.vseie=0",
    8000f59e:	08200593          	li	a1,130
    8000f5a2:	00011617          	auipc	a2,0x11
    8000f5a6:	28660613          	add	a2,a2,646 # 80020828 <__func__.1+0x3b98>
    8000f5aa:	0000e517          	auipc	a0,0xe
    8000f5ae:	9e650513          	add	a0,a0,-1562 # 8001cf90 <__func__.1+0x300>
    8000f5b2:	6190b0ef          	jal	8001b3ca <printf>
    8000f5b6:	00144783          	lbu	a5,1(s0)
    8000f5ba:	0000e597          	auipc	a1,0xe
    8000f5be:	9ae58593          	add	a1,a1,-1618 # 8001cf68 <__func__.1+0x2d8>
    8000f5c2:	e789                	bnez	a5,8000f5cc <external_interrupt_VSEI+0x508>
    8000f5c4:	0000e597          	auipc	a1,0xe
    8000f5c8:	99458593          	add	a1,a1,-1644 # 8001cf58 <__func__.1+0x2c8>
    8000f5cc:	0000e517          	auipc	a0,0xe
    8000f5d0:	9dc50513          	add	a0,a0,-1572 # 8001cfa8 <__func__.1+0x318>
    8000f5d4:	5f70b0ef          	jal	8001b3ca <printf>
    8000f5d8:	00144783          	lbu	a5,1(s0)
    8000f5dc:	0e079b63          	bnez	a5,8000f6d2 <external_interrupt_VSEI+0x60e>
    8000f5e0:	4529                	li	a0,10
    8000f5e2:	4bb0a0ef          	jal	8001a29c <putchar>
    8000f5e6:	c481                	beqz	s1,8000f5ee <external_interrupt_VSEI+0x52a>
    8000f5e8:	00144783          	lbu	a5,1(s0)
    8000f5ec:	cb85                	beqz	a5,8000f61c <external_interrupt_VSEI+0x558>
    8000f5ee:	4401                	li	s0,0





    TEST_END();
    8000f5f0:	0000e597          	auipc	a1,0xe
    8000f5f4:	97858593          	add	a1,a1,-1672 # 8001cf68 <__func__.1+0x2d8>
    8000f5f8:	0000e517          	auipc	a0,0xe
    8000f5fc:	a1850513          	add	a0,a0,-1512 # 8001d010 <__func__.1+0x380>
    8000f600:	5cb0b0ef          	jal	8001b3ca <printf>
    8000f604:	4511                	li	a0,4
    8000f606:	cd8f10ef          	jal	80000ade <goto_priv>
    8000f60a:	d1df10ef          	jal	80001326 <reset_state>
}
    8000f60e:	60e2                	ld	ra,24(sp)
    8000f610:	8522                	mv	a0,s0
    8000f612:	6442                	ld	s0,16(sp)
    8000f614:	64a2                	ld	s1,8(sp)
    8000f616:	6902                	ld	s2,0(sp)
    8000f618:	6105                	add	sp,sp,32
    8000f61a:	8082                	ret
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=0 and hie.vseie=0",
    8000f61c:	4405                	li	s0,1
    TEST_END();
    8000f61e:	0000e597          	auipc	a1,0xe
    8000f622:	93a58593          	add	a1,a1,-1734 # 8001cf58 <__func__.1+0x2c8>
    8000f626:	bfc9                	j	8000f5f8 <external_interrupt_VSEI+0x534>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1 and hideleg=1",
    8000f628:	57fd                	li	a5,-1
    8000f62a:	6418                	ld	a4,8(s0)
    8000f62c:	17fe                	sll	a5,a5,0x3f
    8000f62e:	07a9                	add	a5,a5,10
    8000f630:	f4f710e3          	bne	a4,a5,8000f570 <external_interrupt_VSEI+0x4ac>
    8000f634:	4044                	lw	s1,4(s0)
    8000f636:	14f9                	add	s1,s1,-2
    8000f638:	0014b493          	seqz	s1,s1
    8000f63c:	bf15                	j	8000f570 <external_interrupt_VSEI+0x4ac>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1",
    8000f63e:	57fd                	li	a5,-1
    8000f640:	6418                	ld	a4,8(s0)
    8000f642:	17fe                	sll	a5,a5,0x3f
    8000f644:	07a9                	add	a5,a5,10
    8000f646:	e8f710e3          	bne	a4,a5,8000f4c6 <external_interrupt_VSEI+0x402>
    8000f64a:	4044                	lw	s1,4(s0)
    8000f64c:	14f5                	add	s1,s1,-3
    8000f64e:	0014b493          	seqz	s1,s1
    8000f652:	bd95                	j	8000f4c6 <external_interrupt_VSEI+0x402>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0",
    8000f654:	57fd                	li	a5,-1
    8000f656:	6418                	ld	a4,8(s0)
    8000f658:	17fe                	sll	a5,a5,0x3f
    8000f65a:	07a9                	add	a5,a5,10
    8000f65c:	dcf711e3          	bne	a4,a5,8000f41e <external_interrupt_VSEI+0x35a>
    8000f660:	4044                	lw	s1,4(s0)
    8000f662:	14f1                	add	s1,s1,-4
    8000f664:	0014b493          	seqz	s1,s1
    8000f668:	bb5d                	j	8000f41e <external_interrupt_VSEI+0x35a>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1 and hideleg=1",
    8000f66a:	57fd                	li	a5,-1
    8000f66c:	6418                	ld	a4,8(s0)
    8000f66e:	17fe                	sll	a5,a5,0x3f
    8000f670:	07a9                	add	a5,a5,10
    8000f672:	c6f71fe3          	bne	a4,a5,8000f2f0 <external_interrupt_VSEI+0x22c>
    8000f676:	4044                	lw	s1,4(s0)
    8000f678:	14f9                	add	s1,s1,-2
    8000f67a:	0014b493          	seqz	s1,s1
    8000f67e:	b98d                	j	8000f2f0 <external_interrupt_VSEI+0x22c>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1",
    8000f680:	57fd                	li	a5,-1
    8000f682:	6418                	ld	a4,8(s0)
    8000f684:	17fe                	sll	a5,a5,0x3f
    8000f686:	07a9                	add	a5,a5,10
    8000f688:	baf71ee3          	bne	a4,a5,8000f244 <external_interrupt_VSEI+0x180>
    8000f68c:	4044                	lw	s1,4(s0)
    8000f68e:	14f5                	add	s1,s1,-3
    8000f690:	0014b493          	seqz	s1,s1
    8000f694:	be45                	j	8000f244 <external_interrupt_VSEI+0x180>
    8000f696:	4058                	lw	a4,4(s0)
    8000f698:	478d                	li	a5,3
    8000f69a:	b8f712e3          	bne	a4,a5,8000f21e <external_interrupt_VSEI+0x15a>
    8000f69e:	be51                	j	8000f232 <external_interrupt_VSEI+0x16e>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1 and hideleg=1",
    8000f6a0:	4058                	lw	a4,4(s0)
    8000f6a2:	4789                	li	a5,2
    8000f6a4:	c2f713e3          	bne	a4,a5,8000f2ca <external_interrupt_VSEI+0x206>
    8000f6a8:	b91d                	j	8000f2de <external_interrupt_VSEI+0x21a>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1",
    8000f6aa:	4058                	lw	a4,4(s0)
    8000f6ac:	4791                	li	a5,4
    8000f6ae:	acf710e3          	bne	a4,a5,8000f16e <external_interrupt_VSEI+0xaa>
    8000f6b2:	bcc1                	j	8000f182 <external_interrupt_VSEI+0xbe>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0",
    8000f6b4:	4058                	lw	a4,4(s0)
    8000f6b6:	4791                	li	a5,4
    8000f6b8:	d4f710e3          	bne	a4,a5,8000f3f8 <external_interrupt_VSEI+0x334>
    8000f6bc:	bb81                	j	8000f40c <external_interrupt_VSEI+0x348>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1 and hideleg=1",
    8000f6be:	4058                	lw	a4,4(s0)
    8000f6c0:	4789                	li	a5,2
    8000f6c2:	e8f715e3          	bne	a4,a5,8000f54c <external_interrupt_VSEI+0x488>
    8000f6c6:	bd69                	j	8000f560 <external_interrupt_VSEI+0x49c>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1",
    8000f6c8:	4058                	lw	a4,4(s0)
    8000f6ca:	478d                	li	a5,3
    8000f6cc:	dcf71ae3          	bne	a4,a5,8000f4a0 <external_interrupt_VSEI+0x3dc>
    8000f6d0:	b3d5                	j	8000f4b4 <external_interrupt_VSEI+0x3f0>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=0 and hie.vseie=0",
    8000f6d2:	0000e517          	auipc	a0,0xe
    8000f6d6:	8de50513          	add	a0,a0,-1826 # 8001cfb0 <__func__.1+0x320>
    8000f6da:	4f10b0ef          	jal	8001b3ca <printf>
    8000f6de:	02900513          	li	a0,41
    8000f6e2:	3bb0a0ef          	jal	8001a29c <putchar>
    8000f6e6:	bded                	j	8000f5e0 <external_interrupt_VSEI+0x51c>
    TEST_ASSERT("vs mode leads to no interrupt when hip.vseip=1 and hie.vseie=0",
    8000f6e8:	0000e517          	auipc	a0,0xe
    8000f6ec:	8c850513          	add	a0,a0,-1848 # 8001cfb0 <__func__.1+0x320>
    8000f6f0:	4db0b0ef          	jal	8001b3ca <printf>
    8000f6f4:	02900513          	li	a0,41
    8000f6f8:	3a50a0ef          	jal	8001a29c <putchar>
    8000f6fc:	b1bd                	j	8000f36a <external_interrupt_VSEI+0x2a6>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1",
    8000f6fe:	4058                	lw	a4,4(s0)
    8000f700:	478d                	li	a5,3
    8000f702:	d8f710e3          	bne	a4,a5,8000f482 <external_interrupt_VSEI+0x3be>
    8000f706:	0000e597          	auipc	a1,0xe
    8000f70a:	85258593          	add	a1,a1,-1966 # 8001cf58 <__func__.1+0x2c8>
    8000f70e:	bb95                	j	8000f482 <external_interrupt_VSEI+0x3be>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1",
    8000f710:	4044                	lw	s1,4(s0)
    8000f712:	14f1                	add	s1,s1,-4
    8000f714:	0014b493          	seqz	s1,s1
    8000f718:	b451                	j	8000f19c <external_interrupt_VSEI+0xd8>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1",
    8000f71a:	4058                	lw	a4,4(s0)
    8000f71c:	478d                	li	a5,3
    8000f71e:	aef711e3          	bne	a4,a5,8000f200 <external_interrupt_VSEI+0x13c>
    8000f722:	0000e597          	auipc	a1,0xe
    8000f726:	83658593          	add	a1,a1,-1994 # 8001cf58 <__func__.1+0x2c8>
    8000f72a:	bcd9                	j	8000f200 <external_interrupt_VSEI+0x13c>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1",
    8000f72c:	4058                	lw	a4,4(s0)
    8000f72e:	4791                	li	a5,4
    8000f730:	a2f710e3          	bne	a4,a5,8000f150 <external_interrupt_VSEI+0x8c>
    8000f734:	0000e597          	auipc	a1,0xe
    8000f738:	82458593          	add	a1,a1,-2012 # 8001cf58 <__func__.1+0x2c8>
    8000f73c:	bc11                	j	8000f150 <external_interrupt_VSEI+0x8c>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=1 and mideleg=1 and hideleg=1",
    8000f73e:	4058                	lw	a4,4(s0)
    8000f740:	4789                	li	a5,2
    8000f742:	b6f715e3          	bne	a4,a5,8000f2ac <external_interrupt_VSEI+0x1e8>
    8000f746:	0000e597          	auipc	a1,0xe
    8000f74a:	81258593          	add	a1,a1,-2030 # 8001cf58 <__func__.1+0x2c8>
    8000f74e:	beb9                	j	8000f2ac <external_interrupt_VSEI+0x1e8>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0 and mideleg=1 and hideleg=1",
    8000f750:	4058                	lw	a4,4(s0)
    8000f752:	4789                	li	a5,2
    8000f754:	dcf71de3          	bne	a4,a5,8000f52e <external_interrupt_VSEI+0x46a>
    8000f758:	0000e597          	auipc	a1,0xe
    8000f75c:	80058593          	add	a1,a1,-2048 # 8001cf58 <__func__.1+0x2c8>
    8000f760:	b3f9                	j	8000f52e <external_interrupt_VSEI+0x46a>
    TEST_ASSERT("vs mode leads to vs level external interrupt when hip.vseip=1 and hie.vseie=0",
    8000f762:	4058                	lw	a4,4(s0)
    8000f764:	4791                	li	a5,4
    8000f766:	c6f71ae3          	bne	a4,a5,8000f3da <external_interrupt_VSEI+0x316>
    8000f76a:	0000d597          	auipc	a1,0xd
    8000f76e:	7ee58593          	add	a1,a1,2030 # 8001cf58 <__func__.1+0x2c8>
    8000f772:	b1a5                	j	8000f3da <external_interrupt_VSEI+0x316>

000000008000f774 <software_interrupt_msi>:
#include <rvh_test.h>
#include <page_tables.h>
#include <csrs.h> 

bool software_interrupt_msi() {
    8000f774:	1101                	add	sp,sp,-32

    TEST_START();
    8000f776:	0000d597          	auipc	a1,0xd
    8000f77a:	9c258593          	add	a1,a1,-1598 # 8001c138 <__func__.2>
    8000f77e:	0000d517          	auipc	a0,0xd
    8000f782:	7fa50513          	add	a0,a0,2042 # 8001cf78 <__func__.1+0x2e8>
bool software_interrupt_msi() {
    8000f786:	ec06                	sd	ra,24(sp)
    8000f788:	e822                	sd	s0,16(sp)
    8000f78a:	e426                	sd	s1,8(sp)
    8000f78c:	e04a                	sd	s2,0(sp)
    TEST_START();
    8000f78e:	43d0b0ef          	jal	8001b3ca <printf>
    8000f792:	4529                	li	a0,10
    8000f794:	3090a0ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8000f798:	0ff0000f          	fence
    8000f79c:	4785                	li	a5,1
    8000f79e:	0002e417          	auipc	s0,0x2e
    8000f7a2:	87240413          	add	s0,s0,-1934 # 8003d010 <excpt>
    8000f7a6:	00f41023          	sh	a5,0(s0)
    8000f7aa:	0002e797          	auipc	a5,0x2e
    8000f7ae:	8807bf23          	sd	zero,-1890(a5) # 8003d048 <excpt+0x38>
    8000f7b2:	0ff0000f          	fence

   
    //Mmstatus.mie=1mipmieMSIPMSIE
    goto_priv(PRIV_M);
    8000f7b6:	4511                	li	a0,4
    8000f7b8:	b26f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     //mie
    8000f7bc:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000f7c0:	30446073          	csrs	mie,8
    CSRW(CSR_MIDELEG,0);
    8000f7c4:	30305073          	csrw	mideleg,0
    CSRS(CSR_MIP,MIP_MSIP);     //read-only
    8000f7c8:	34446073          	csrs	mip,8

    goto_priv(PRIV_M);
    8000f7cc:	4511                	li	a0,4
    8000f7ce:	b10f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    8000f7d2:	08200593          	li	a1,130
    8000f7d6:	00011617          	auipc	a2,0x11
    8000f7da:	0a260613          	add	a2,a2,162 # 80020878 <__func__.1+0x3be8>
    8000f7de:	0000d517          	auipc	a0,0xd
    8000f7e2:	7b250513          	add	a0,a0,1970 # 8001cf90 <__func__.1+0x300>
    8000f7e6:	3e50b0ef          	jal	8001b3ca <printf>
    8000f7ea:	00144783          	lbu	a5,1(s0)
    8000f7ee:	0000d597          	auipc	a1,0xd
    8000f7f2:	77a58593          	add	a1,a1,1914 # 8001cf68 <__func__.1+0x2d8>
    8000f7f6:	c799                	beqz	a5,8000f804 <software_interrupt_msi+0x90>
    8000f7f8:	57fd                	li	a5,-1
    8000f7fa:	6418                	ld	a4,8(s0)
    8000f7fc:	17fe                	sll	a5,a5,0x3f
    8000f7fe:	0789                	add	a5,a5,2
    8000f800:	4ef70fe3          	beq	a4,a5,800104fe <software_interrupt_msi+0xd8a>
    8000f804:	0000d517          	auipc	a0,0xd
    8000f808:	7a450513          	add	a0,a0,1956 # 8001cfa8 <__func__.1+0x318>
    8000f80c:	3bf0b0ef          	jal	8001b3ca <printf>
    8000f810:	00144783          	lbu	a5,1(s0)
    8000f814:	c799                	beqz	a5,8000f822 <software_interrupt_msi+0xae>
    8000f816:	57fd                	li	a5,-1
    8000f818:	6418                	ld	a4,8(s0)
    8000f81a:	17fe                	sll	a5,a5,0x3f
    8000f81c:	0789                	add	a5,a5,2
    8000f81e:	38f706e3          	beq	a4,a5,800103aa <software_interrupt_msi+0xc36>
    8000f822:	0000d517          	auipc	a0,0xd
    8000f826:	78e50513          	add	a0,a0,1934 # 8001cfb0 <__func__.1+0x320>
    8000f82a:	3a10b0ef          	jal	8001b3ca <printf>
    8000f82e:	02900513          	li	a0,41
    8000f832:	26b0a0ef          	jal	8001a29c <putchar>
    8000f836:	4529                	li	a0,10
    8000f838:	2650a0ef          	jal	8001a29c <putchar>
    8000f83c:	00144783          	lbu	a5,1(s0)
    8000f840:	4481                	li	s1,0
    8000f842:	c799                	beqz	a5,8000f850 <software_interrupt_msi+0xdc>
    8000f844:	57fd                	li	a5,-1
    8000f846:	6418                	ld	a4,8(s0)
    8000f848:	17fe                	sll	a5,a5,0x3f
    8000f84a:	0789                	add	a5,a5,2
    8000f84c:	46f706e3          	beq	a4,a5,800104b8 <software_interrupt_msi+0xd44>
        excpt.priv == PRIV_M
    ); 


    //Mmstatus.mie=1mip.MSIP=1mie.MSIE=0
    TEST_SETUP_EXCEPT();
    8000f850:	0ff0000f          	fence
    8000f854:	4785                	li	a5,1
    8000f856:	00f41023          	sh	a5,0(s0)
    8000f85a:	0002d797          	auipc	a5,0x2d
    8000f85e:	7e07b723          	sd	zero,2030(a5) # 8003d048 <excpt+0x38>
    8000f862:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f866:	4511                	li	a0,4
    8000f868:	a76f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     
    8000f86c:	30046073          	csrs	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8000f870:	30447073          	csrc	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000f874:	34446073          	csrs	mip,8

    goto_priv(PRIV_M);
    8000f878:	4511                	li	a0,4
    8000f87a:	a64f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to interrupt pending when mstatus.mie=1 and mip.msip=1 and mie.msie=0",
    8000f87e:	08200593          	li	a1,130
    8000f882:	00011617          	auipc	a2,0x11
    8000f886:	05660613          	add	a2,a2,86 # 800208d8 <__func__.1+0x3c48>
    8000f88a:	0000d517          	auipc	a0,0xd
    8000f88e:	70650513          	add	a0,a0,1798 # 8001cf90 <__func__.1+0x300>
    8000f892:	3390b0ef          	jal	8001b3ca <printf>
    8000f896:	00144783          	lbu	a5,1(s0)
    8000f89a:	0000d597          	auipc	a1,0xd
    8000f89e:	6ce58593          	add	a1,a1,1742 # 8001cf68 <__func__.1+0x2d8>
    8000f8a2:	e789                	bnez	a5,8000f8ac <software_interrupt_msi+0x138>
    8000f8a4:	0000d597          	auipc	a1,0xd
    8000f8a8:	6b458593          	add	a1,a1,1716 # 8001cf58 <__func__.1+0x2c8>
    8000f8ac:	0000d517          	auipc	a0,0xd
    8000f8b0:	6fc50513          	add	a0,a0,1788 # 8001cfa8 <__func__.1+0x318>
    8000f8b4:	3170b0ef          	jal	8001b3ca <printf>
    8000f8b8:	00144783          	lbu	a5,1(s0)
    8000f8bc:	320793e3          	bnez	a5,800103e2 <software_interrupt_msi+0xc6e>
    8000f8c0:	4529                	li	a0,10
    8000f8c2:	1db0a0ef          	jal	8001a29c <putchar>
    8000f8c6:	c489                	beqz	s1,8000f8d0 <software_interrupt_msi+0x15c>
    8000f8c8:	00144483          	lbu	s1,1(s0)
    8000f8cc:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 


    //Mmstatus.mie=1mip.MSIP=0mie.MSIE=1
    TEST_SETUP_EXCEPT();
    8000f8d0:	0ff0000f          	fence
    8000f8d4:	4785                	li	a5,1
    8000f8d6:	00f41023          	sh	a5,0(s0)
    8000f8da:	0002d797          	auipc	a5,0x2d
    8000f8de:	7607b723          	sd	zero,1902(a5) # 8003d048 <excpt+0x38>
    8000f8e2:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f8e6:	4511                	li	a0,4
    8000f8e8:	9f6f10ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     //mie
    8000f8ec:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000f8f0:	30446073          	csrs	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    8000f8f4:	34447073          	csrc	mip,8

    goto_priv(PRIV_M);
    8000f8f8:	4511                	li	a0,4
    8000f8fa:	9e4f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1",
    8000f8fe:	08200593          	li	a1,130
    8000f902:	00011617          	auipc	a2,0x11
    8000f906:	02e60613          	add	a2,a2,46 # 80020930 <__func__.1+0x3ca0>
    8000f90a:	0000d517          	auipc	a0,0xd
    8000f90e:	68650513          	add	a0,a0,1670 # 8001cf90 <__func__.1+0x300>
    8000f912:	2b90b0ef          	jal	8001b3ca <printf>
    8000f916:	00144783          	lbu	a5,1(s0)
    8000f91a:	0000d597          	auipc	a1,0xd
    8000f91e:	64e58593          	add	a1,a1,1614 # 8001cf68 <__func__.1+0x2d8>
    8000f922:	c799                	beqz	a5,8000f930 <software_interrupt_msi+0x1bc>
    8000f924:	57fd                	li	a5,-1
    8000f926:	6418                	ld	a4,8(s0)
    8000f928:	17fe                	sll	a5,a5,0x3f
    8000f92a:	0789                	add	a5,a5,2
    8000f92c:	36f707e3          	beq	a4,a5,8001049a <software_interrupt_msi+0xd26>
    8000f930:	0000d517          	auipc	a0,0xd
    8000f934:	67850513          	add	a0,a0,1656 # 8001cfa8 <__func__.1+0x318>
    8000f938:	2930b0ef          	jal	8001b3ca <printf>
    8000f93c:	00144783          	lbu	a5,1(s0)
    8000f940:	c799                	beqz	a5,8000f94e <software_interrupt_msi+0x1da>
    8000f942:	57fd                	li	a5,-1
    8000f944:	6418                	ld	a4,8(s0)
    8000f946:	17fe                	sll	a5,a5,0x3f
    8000f948:	0789                	add	a5,a5,2
    8000f94a:	00f70c63          	beq	a4,a5,8000f962 <software_interrupt_msi+0x1ee>
    8000f94e:	0000d517          	auipc	a0,0xd
    8000f952:	66250513          	add	a0,a0,1634 # 8001cfb0 <__func__.1+0x320>
    8000f956:	2750b0ef          	jal	8001b3ca <printf>
    8000f95a:	02900513          	li	a0,41
    8000f95e:	13f0a0ef          	jal	8001a29c <putchar>
    8000f962:	4529                	li	a0,10
    8000f964:	1390a0ef          	jal	8001a29c <putchar>
    8000f968:	c491                	beqz	s1,8000f974 <software_interrupt_msi+0x200>
    8000f96a:	00144783          	lbu	a5,1(s0)
    8000f96e:	4481                	li	s1,0
    8000f970:	1e0796e3          	bnez	a5,8001035c <software_interrupt_msi+0xbe8>
        excpt.triggered == true &&
        excpt.cause == CAUSE_MSI
    ); 

    //Mmstatus.mie=0mip.MSIP=1mie.MSIE=1
    TEST_SETUP_EXCEPT();
    8000f974:	0ff0000f          	fence
    8000f978:	4785                	li	a5,1
    8000f97a:	00f41023          	sh	a5,0(s0)
    8000f97e:	0002d797          	auipc	a5,0x2d
    8000f982:	6c07b523          	sd	zero,1738(a5) # 8003d048 <excpt+0x38>
    8000f986:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000f98a:	4511                	li	a0,4
    8000f98c:	952f10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);     
    8000f990:	30047073          	csrc	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000f994:	30446073          	csrs	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000f998:	34446073          	csrs	mip,8

    goto_priv(PRIV_M);
    8000f99c:	4511                	li	a0,4
    8000f99e:	940f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to no interrupt when mstatus.mie=0 and mip.msip=1 and mie.msie=1",
    8000f9a2:	08200593          	li	a1,130
    8000f9a6:	00011617          	auipc	a2,0x11
    8000f9aa:	fea60613          	add	a2,a2,-22 # 80020990 <__func__.1+0x3d00>
    8000f9ae:	0000d517          	auipc	a0,0xd
    8000f9b2:	5e250513          	add	a0,a0,1506 # 8001cf90 <__func__.1+0x300>
    8000f9b6:	2150b0ef          	jal	8001b3ca <printf>
    8000f9ba:	00144783          	lbu	a5,1(s0)
    8000f9be:	0000d597          	auipc	a1,0xd
    8000f9c2:	5aa58593          	add	a1,a1,1450 # 8001cf68 <__func__.1+0x2d8>
    8000f9c6:	e789                	bnez	a5,8000f9d0 <software_interrupt_msi+0x25c>
    8000f9c8:	0000d597          	auipc	a1,0xd
    8000f9cc:	59058593          	add	a1,a1,1424 # 8001cf58 <__func__.1+0x2c8>
    8000f9d0:	0000d517          	auipc	a0,0xd
    8000f9d4:	5d850513          	add	a0,a0,1496 # 8001cfa8 <__func__.1+0x318>
    8000f9d8:	1f30b0ef          	jal	8001b3ca <printf>
    8000f9dc:	00144783          	lbu	a5,1(s0)
    8000f9e0:	220799e3          	bnez	a5,80010412 <software_interrupt_msi+0xc9e>
    8000f9e4:	4529                	li	a0,10
    8000f9e6:	0b70a0ef          	jal	8001a29c <putchar>
    8000f9ea:	c489                	beqz	s1,8000f9f4 <software_interrupt_msi+0x280>
    8000f9ec:	00144483          	lbu	s1,1(s0)
    8000f9f0:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //Mmstatus.mie=0mip.MSIP=1mie.MSIE=0
    TEST_SETUP_EXCEPT();
    8000f9f4:	0ff0000f          	fence
    8000f9f8:	4785                	li	a5,1
    8000f9fa:	00f41023          	sh	a5,0(s0)
    8000f9fe:	0002d797          	auipc	a5,0x2d
    8000fa02:	6407b523          	sd	zero,1610(a5) # 8003d048 <excpt+0x38>
    8000fa06:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fa0a:	4511                	li	a0,4
    8000fa0c:	8d2f10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);     
    8000fa10:	30047073          	csrc	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8000fa14:	30447073          	csrc	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000fa18:	34446073          	csrs	mip,8

    goto_priv(PRIV_M);
    8000fa1c:	4511                	li	a0,4
    8000fa1e:	8c0f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to no interrupt when mstatus.mie=0 and mip.msip=1 and mie.msie=0",
    8000fa22:	08200593          	li	a1,130
    8000fa26:	00011617          	auipc	a2,0x11
    8000fa2a:	fba60613          	add	a2,a2,-70 # 800209e0 <__func__.1+0x3d50>
    8000fa2e:	0000d517          	auipc	a0,0xd
    8000fa32:	56250513          	add	a0,a0,1378 # 8001cf90 <__func__.1+0x300>
    8000fa36:	1950b0ef          	jal	8001b3ca <printf>
    8000fa3a:	00144783          	lbu	a5,1(s0)
    8000fa3e:	0000d597          	auipc	a1,0xd
    8000fa42:	52a58593          	add	a1,a1,1322 # 8001cf68 <__func__.1+0x2d8>
    8000fa46:	e789                	bnez	a5,8000fa50 <software_interrupt_msi+0x2dc>
    8000fa48:	0000d597          	auipc	a1,0xd
    8000fa4c:	51058593          	add	a1,a1,1296 # 8001cf58 <__func__.1+0x2c8>
    8000fa50:	0000d517          	auipc	a0,0xd
    8000fa54:	55850513          	add	a0,a0,1368 # 8001cfa8 <__func__.1+0x318>
    8000fa58:	1730b0ef          	jal	8001b3ca <printf>
    8000fa5c:	00144783          	lbu	a5,1(s0)
    8000fa60:	18079de3          	bnez	a5,800103fa <software_interrupt_msi+0xc86>
    8000fa64:	4529                	li	a0,10
    8000fa66:	0370a0ef          	jal	8001a29c <putchar>
    8000fa6a:	c489                	beqz	s1,8000fa74 <software_interrupt_msi+0x300>
    8000fa6c:	00144483          	lbu	s1,1(s0)
    8000fa70:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //Mmstatus.mie=0mip.MSIP=0mie.MSIE=0
    TEST_SETUP_EXCEPT();
    8000fa74:	0ff0000f          	fence
    8000fa78:	4785                	li	a5,1
    8000fa7a:	00f41023          	sh	a5,0(s0)
    8000fa7e:	0002d797          	auipc	a5,0x2d
    8000fa82:	5c07b523          	sd	zero,1482(a5) # 8003d048 <excpt+0x38>
    8000fa86:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fa8a:	4511                	li	a0,4
    8000fa8c:	852f10ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);     
    8000fa90:	30047073          	csrc	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8000fa94:	30447073          	csrc	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    8000fa98:	34447073          	csrc	mip,8

    goto_priv(PRIV_M);
    8000fa9c:	4511                	li	a0,4
    8000fa9e:	840f10ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("m mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0",
    8000faa2:	08200593          	li	a1,130
    8000faa6:	00011617          	auipc	a2,0x11
    8000faaa:	f8a60613          	add	a2,a2,-118 # 80020a30 <__func__.1+0x3da0>
    8000faae:	0000d517          	auipc	a0,0xd
    8000fab2:	4e250513          	add	a0,a0,1250 # 8001cf90 <__func__.1+0x300>
    8000fab6:	1150b0ef          	jal	8001b3ca <printf>
    8000faba:	00144783          	lbu	a5,1(s0)
    8000fabe:	0000d597          	auipc	a1,0xd
    8000fac2:	4aa58593          	add	a1,a1,1194 # 8001cf68 <__func__.1+0x2d8>
    8000fac6:	e789                	bnez	a5,8000fad0 <software_interrupt_msi+0x35c>
    8000fac8:	0000d597          	auipc	a1,0xd
    8000facc:	49058593          	add	a1,a1,1168 # 8001cf58 <__func__.1+0x2c8>
    8000fad0:	0000d517          	auipc	a0,0xd
    8000fad4:	4d850513          	add	a0,a0,1240 # 8001cfa8 <__func__.1+0x318>
    8000fad8:	0f30b0ef          	jal	8001b3ca <printf>
    8000fadc:	00144783          	lbu	a5,1(s0)
    8000fae0:	160790e3          	bnez	a5,80010440 <software_interrupt_msi+0xccc>
    8000fae4:	4529                	li	a0,10
    8000fae6:	7b60a0ef          	jal	8001a29c <putchar>
    8000faea:	c489                	beqz	s1,8000faf4 <software_interrupt_msi+0x380>
    8000faec:	00144483          	lbu	s1,1(s0)
    8000faf0:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

//HS mode 

    TEST_SETUP_EXCEPT();
    8000faf4:	0ff0000f          	fence
    8000faf8:	4785                	li	a5,1
    8000fafa:	00f41023          	sh	a5,0(s0)
    8000fafe:	0002d797          	auipc	a5,0x2d
    8000fb02:	5407b523          	sd	zero,1354(a5) # 8003d048 <excpt+0x38>
    8000fb06:	0ff0000f          	fence
    //HSmstatus.mie=1mipmieMSIPMSIE
    goto_priv(PRIV_M);
    8000fb0a:	4511                	li	a0,4
    8000fb0c:	fd3f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     //mie
    8000fb10:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000fb14:	30446073          	csrs	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000fb18:	34446073          	csrs	mip,8
    CSRW(CSR_MIDELEG,0);
    8000fb1c:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000fb20:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_HS);
    8000fb24:	450d                	li	a0,3
    8000fb26:	fb9f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    8000fb2a:	08200593          	li	a1,130
    8000fb2e:	00011617          	auipc	a2,0x11
    8000fb32:	f5260613          	add	a2,a2,-174 # 80020a80 <__func__.1+0x3df0>
    8000fb36:	0000d517          	auipc	a0,0xd
    8000fb3a:	45a50513          	add	a0,a0,1114 # 8001cf90 <__func__.1+0x300>
    8000fb3e:	08d0b0ef          	jal	8001b3ca <printf>
    8000fb42:	00144783          	lbu	a5,1(s0)
    8000fb46:	0000d597          	auipc	a1,0xd
    8000fb4a:	42258593          	add	a1,a1,1058 # 8001cf68 <__func__.1+0x2d8>
    8000fb4e:	c799                	beqz	a5,8000fb5c <software_interrupt_msi+0x3e8>
    8000fb50:	57fd                	li	a5,-1
    8000fb52:	6418                	ld	a4,8(s0)
    8000fb54:	17fe                	sll	a5,a5,0x3f
    8000fb56:	0789                	add	a5,a5,2
    8000fb58:	16f70fe3          	beq	a4,a5,800104d6 <software_interrupt_msi+0xd62>
    8000fb5c:	0000d517          	auipc	a0,0xd
    8000fb60:	44c50513          	add	a0,a0,1100 # 8001cfa8 <__func__.1+0x318>
    8000fb64:	0670b0ef          	jal	8001b3ca <printf>
    8000fb68:	00144783          	lbu	a5,1(s0)
    8000fb6c:	c799                	beqz	a5,8000fb7a <software_interrupt_msi+0x406>
    8000fb6e:	57fd                	li	a5,-1
    8000fb70:	6418                	ld	a4,8(s0)
    8000fb72:	17fe                	sll	a5,a5,0x3f
    8000fb74:	0789                	add	a5,a5,2
    8000fb76:	02f704e3          	beq	a4,a5,8001039e <software_interrupt_msi+0xc2a>
    8000fb7a:	0000d517          	auipc	a0,0xd
    8000fb7e:	43650513          	add	a0,a0,1078 # 8001cfb0 <__func__.1+0x320>
    8000fb82:	0490b0ef          	jal	8001b3ca <printf>
    8000fb86:	02900513          	li	a0,41
    8000fb8a:	7120a0ef          	jal	8001a29c <putchar>
    8000fb8e:	4529                	li	a0,10
    8000fb90:	70c0a0ef          	jal	8001a29c <putchar>
    8000fb94:	c491                	beqz	s1,8000fba0 <software_interrupt_msi+0x42c>
    8000fb96:	00144783          	lbu	a5,1(s0)
    8000fb9a:	4481                	li	s1,0
    8000fb9c:	7a079463          	bnez	a5,80010344 <software_interrupt_msi+0xbd0>
        excpt.priv == PRIV_M
    ); 

    
    //HSmstatus.mie=1mipmieMSIPMSIEmideleg
    TEST_SETUP_EXCEPT();
    8000fba0:	0ff0000f          	fence
    8000fba4:	4785                	li	a5,1
    8000fba6:	00f41023          	sh	a5,0(s0)
    8000fbaa:	0002d797          	auipc	a5,0x2d
    8000fbae:	4807bf23          	sd	zero,1182(a5) # 8003d048 <excpt+0x38>
    8000fbb2:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fbb6:	4511                	li	a0,4
    8000fbb8:	f27f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    8000fbbc:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000fbc0:	30446073          	csrs	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000fbc4:	34446073          	csrs	mip,8
    CSRW(CSR_MIDELEG,(uint64_t)-1);
    8000fbc8:	597d                	li	s2,-1
    8000fbca:	30391073          	csrw	mideleg,s2
    CSRW(CSR_HIDELEG,0);
    8000fbce:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_HS);
    8000fbd2:	450d                	li	a0,3
    8000fbd4:	f0bf00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    8000fbd8:	08200593          	li	a1,130
    8000fbdc:	00011617          	auipc	a2,0x11
    8000fbe0:	f0460613          	add	a2,a2,-252 # 80020ae0 <__func__.1+0x3e50>
    8000fbe4:	0000d517          	auipc	a0,0xd
    8000fbe8:	3ac50513          	add	a0,a0,940 # 8001cf90 <__func__.1+0x300>
    8000fbec:	7de0b0ef          	jal	8001b3ca <printf>
    8000fbf0:	00144783          	lbu	a5,1(s0)
    8000fbf4:	0000d597          	auipc	a1,0xd
    8000fbf8:	37458593          	add	a1,a1,884 # 8001cf68 <__func__.1+0x2d8>
    8000fbfc:	c791                	beqz	a5,8000fc08 <software_interrupt_msi+0x494>
    8000fbfe:	641c                	ld	a5,8(s0)
    8000fc00:	197e                	sll	s2,s2,0x3f
    8000fc02:	0909                	add	s2,s2,2
    8000fc04:	092781e3          	beq	a5,s2,80010486 <software_interrupt_msi+0xd12>
    8000fc08:	0000d517          	auipc	a0,0xd
    8000fc0c:	3a050513          	add	a0,a0,928 # 8001cfa8 <__func__.1+0x318>
    8000fc10:	7ba0b0ef          	jal	8001b3ca <printf>
    8000fc14:	00144783          	lbu	a5,1(s0)
    8000fc18:	c799                	beqz	a5,8000fc26 <software_interrupt_msi+0x4b2>
    8000fc1a:	57fd                	li	a5,-1
    8000fc1c:	6418                	ld	a4,8(s0)
    8000fc1e:	17fe                	sll	a5,a5,0x3f
    8000fc20:	0789                	add	a5,a5,2
    8000fc22:	78f70f63          	beq	a4,a5,800103c0 <software_interrupt_msi+0xc4c>
    8000fc26:	0000d517          	auipc	a0,0xd
    8000fc2a:	38a50513          	add	a0,a0,906 # 8001cfb0 <__func__.1+0x320>
    8000fc2e:	79c0b0ef          	jal	8001b3ca <printf>
    8000fc32:	02900513          	li	a0,41
    8000fc36:	6660a0ef          	jal	8001a29c <putchar>
    8000fc3a:	4529                	li	a0,10
    8000fc3c:	6600a0ef          	jal	8001a29c <putchar>
    8000fc40:	c491                	beqz	s1,8000fc4c <software_interrupt_msi+0x4d8>
    8000fc42:	00144783          	lbu	a5,1(s0)
    8000fc46:	4481                	li	s1,0
    8000fc48:	6e079363          	bnez	a5,8001032e <software_interrupt_msi+0xbba>
        excpt.cause == CAUSE_MSI &&
        excpt.priv == PRIV_HS
    ); 

    //HSmstatus.mie=1mip.MSIP=1mie.MSIE=0
    TEST_SETUP_EXCEPT();
    8000fc4c:	0ff0000f          	fence
    8000fc50:	4785                	li	a5,1
    8000fc52:	00f41023          	sh	a5,0(s0)
    8000fc56:	0002d797          	auipc	a5,0x2d
    8000fc5a:	3e07b923          	sd	zero,1010(a5) # 8003d048 <excpt+0x38>
    8000fc5e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fc62:	4511                	li	a0,4
    8000fc64:	e7bf00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    8000fc68:	30046073          	csrs	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8000fc6c:	30447073          	csrc	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000fc70:	34446073          	csrs	mip,8
    CSRW(CSR_MIDELEG,0);
    8000fc74:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000fc78:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_HS);
    8000fc7c:	450d                	li	a0,3
    8000fc7e:	e61f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to interrupt pending when mstatus.mie=1 and mip.msip=1 and mie.msie=0 and mideleg=1",
    8000fc82:	08200593          	li	a1,130
    8000fc86:	00011617          	auipc	a2,0x11
    8000fc8a:	eca60613          	add	a2,a2,-310 # 80020b50 <__func__.1+0x3ec0>
    8000fc8e:	0000d517          	auipc	a0,0xd
    8000fc92:	30250513          	add	a0,a0,770 # 8001cf90 <__func__.1+0x300>
    8000fc96:	7340b0ef          	jal	8001b3ca <printf>
    8000fc9a:	00144783          	lbu	a5,1(s0)
    8000fc9e:	0000d597          	auipc	a1,0xd
    8000fca2:	2ca58593          	add	a1,a1,714 # 8001cf68 <__func__.1+0x2d8>
    8000fca6:	e789                	bnez	a5,8000fcb0 <software_interrupt_msi+0x53c>
    8000fca8:	0000d597          	auipc	a1,0xd
    8000fcac:	2b058593          	add	a1,a1,688 # 8001cf58 <__func__.1+0x2c8>
    8000fcb0:	0000d517          	auipc	a0,0xd
    8000fcb4:	2f850513          	add	a0,a0,760 # 8001cfa8 <__func__.1+0x318>
    8000fcb8:	7120b0ef          	jal	8001b3ca <printf>
    8000fcbc:	00144783          	lbu	a5,1(s0)
    8000fcc0:	78079c63          	bnez	a5,80010458 <software_interrupt_msi+0xce4>
    8000fcc4:	4529                	li	a0,10
    8000fcc6:	5d60a0ef          	jal	8001a29c <putchar>
    8000fcca:	c489                	beqz	s1,8000fcd4 <software_interrupt_msi+0x560>
    8000fccc:	00144483          	lbu	s1,1(s0)
    8000fcd0:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //HSmstatus.mie=1mip.MESIP=0mie.MSIE=1
    TEST_SETUP_EXCEPT();
    8000fcd4:	0ff0000f          	fence
    8000fcd8:	4785                	li	a5,1
    8000fcda:	00f41023          	sh	a5,0(s0)
    8000fcde:	0002d797          	auipc	a5,0x2d
    8000fce2:	3607b523          	sd	zero,874(a5) # 8003d048 <excpt+0x38>
    8000fce6:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fcea:	4511                	li	a0,4
    8000fcec:	df3f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    8000fcf0:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000fcf4:	30446073          	csrs	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    8000fcf8:	34447073          	csrc	mip,8
    CSRW(CSR_MIDELEG,0);
    8000fcfc:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000fd00:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_HS);
    8000fd04:	450d                	li	a0,3
    8000fd06:	dd9f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    8000fd0a:	08200593          	li	a1,130
    8000fd0e:	00011617          	auipc	a2,0x11
    8000fd12:	eaa60613          	add	a2,a2,-342 # 80020bb8 <__func__.1+0x3f28>
    8000fd16:	0000d517          	auipc	a0,0xd
    8000fd1a:	27a50513          	add	a0,a0,634 # 8001cf90 <__func__.1+0x300>
    8000fd1e:	6ac0b0ef          	jal	8001b3ca <printf>
    8000fd22:	00144783          	lbu	a5,1(s0)
    8000fd26:	0000d597          	auipc	a1,0xd
    8000fd2a:	24258593          	add	a1,a1,578 # 8001cf68 <__func__.1+0x2d8>
    8000fd2e:	c799                	beqz	a5,8000fd3c <software_interrupt_msi+0x5c8>
    8000fd30:	57fd                	li	a5,-1
    8000fd32:	6418                	ld	a4,8(s0)
    8000fd34:	17fe                	sll	a5,a5,0x3f
    8000fd36:	0789                	add	a5,a5,2
    8000fd38:	7af70963          	beq	a4,a5,800104ea <software_interrupt_msi+0xd76>
    8000fd3c:	0000d517          	auipc	a0,0xd
    8000fd40:	26c50513          	add	a0,a0,620 # 8001cfa8 <__func__.1+0x318>
    8000fd44:	6860b0ef          	jal	8001b3ca <printf>
    8000fd48:	00144783          	lbu	a5,1(s0)
    8000fd4c:	c799                	beqz	a5,8000fd5a <software_interrupt_msi+0x5e6>
    8000fd4e:	57fd                	li	a5,-1
    8000fd50:	6418                	ld	a4,8(s0)
    8000fd52:	17fe                	sll	a5,a5,0x3f
    8000fd54:	0789                	add	a5,a5,2
    8000fd56:	66f70063          	beq	a4,a5,800103b6 <software_interrupt_msi+0xc42>
    8000fd5a:	0000d517          	auipc	a0,0xd
    8000fd5e:	25650513          	add	a0,a0,598 # 8001cfb0 <__func__.1+0x320>
    8000fd62:	6680b0ef          	jal	8001b3ca <printf>
    8000fd66:	02900513          	li	a0,41
    8000fd6a:	5320a0ef          	jal	8001a29c <putchar>
    8000fd6e:	4529                	li	a0,10
    8000fd70:	52c0a0ef          	jal	8001a29c <putchar>
    8000fd74:	c491                	beqz	s1,8000fd80 <software_interrupt_msi+0x60c>
    8000fd76:	00144783          	lbu	a5,1(s0)
    8000fd7a:	4481                	li	s1,0
    8000fd7c:	58079e63          	bnez	a5,80010318 <software_interrupt_msi+0xba4>
        excpt.cause == CAUSE_MSI &&
        excpt.priv == PRIV_M
    ); 

    //HSmstatus.mie=1mip.MSIP=0mie.MSIE=1
    TEST_SETUP_EXCEPT();
    8000fd80:	0ff0000f          	fence
    8000fd84:	4785                	li	a5,1
    8000fd86:	00f41023          	sh	a5,0(s0)
    8000fd8a:	0002d797          	auipc	a5,0x2d
    8000fd8e:	2a07bf23          	sd	zero,702(a5) # 8003d048 <excpt+0x38>
    8000fd92:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fd96:	4511                	li	a0,4
    8000fd98:	d47f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    8000fd9c:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000fda0:	30446073          	csrs	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    8000fda4:	34447073          	csrc	mip,8
    CSRW(CSR_MIDELEG,1);
    8000fda8:	3030d073          	csrw	mideleg,1
    CSRW(CSR_HIDELEG,0);
    8000fdac:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_HS);
    8000fdb0:	450d                	li	a0,3
    8000fdb2:	d2df00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1",
    8000fdb6:	08200593          	li	a1,130
    8000fdba:	00011617          	auipc	a2,0x11
    8000fdbe:	e6e60613          	add	a2,a2,-402 # 80020c28 <__func__.1+0x3f98>
    8000fdc2:	0000d517          	auipc	a0,0xd
    8000fdc6:	1ce50513          	add	a0,a0,462 # 8001cf90 <__func__.1+0x300>
    8000fdca:	6000b0ef          	jal	8001b3ca <printf>
    8000fdce:	00144783          	lbu	a5,1(s0)
    8000fdd2:	0000d597          	auipc	a1,0xd
    8000fdd6:	19658593          	add	a1,a1,406 # 8001cf68 <__func__.1+0x2d8>
    8000fdda:	c799                	beqz	a5,8000fde8 <software_interrupt_msi+0x674>
    8000fddc:	57fd                	li	a5,-1
    8000fdde:	6418                	ld	a4,8(s0)
    8000fde0:	17fe                	sll	a5,a5,0x3f
    8000fde2:	0789                	add	a5,a5,2
    8000fde4:	74f70963          	beq	a4,a5,80010536 <software_interrupt_msi+0xdc2>
    8000fde8:	0000d517          	auipc	a0,0xd
    8000fdec:	1c050513          	add	a0,a0,448 # 8001cfa8 <__func__.1+0x318>
    8000fdf0:	5da0b0ef          	jal	8001b3ca <printf>
    8000fdf4:	00144783          	lbu	a5,1(s0)
    8000fdf8:	c799                	beqz	a5,8000fe06 <software_interrupt_msi+0x692>
    8000fdfa:	57fd                	li	a5,-1
    8000fdfc:	6418                	ld	a4,8(s0)
    8000fdfe:	17fe                	sll	a5,a5,0x3f
    8000fe00:	0789                	add	a5,a5,2
    8000fe02:	56f70a63          	beq	a4,a5,80010376 <software_interrupt_msi+0xc02>
    8000fe06:	0000d517          	auipc	a0,0xd
    8000fe0a:	1aa50513          	add	a0,a0,426 # 8001cfb0 <__func__.1+0x320>
    8000fe0e:	5bc0b0ef          	jal	8001b3ca <printf>
    8000fe12:	02900513          	li	a0,41
    8000fe16:	4860a0ef          	jal	8001a29c <putchar>
    8000fe1a:	4529                	li	a0,10
    8000fe1c:	4800a0ef          	jal	8001a29c <putchar>
    8000fe20:	c491                	beqz	s1,8000fe2c <software_interrupt_msi+0x6b8>
    8000fe22:	00144783          	lbu	a5,1(s0)
    8000fe26:	4481                	li	s1,0
    8000fe28:	4c079d63          	bnez	a5,80010302 <software_interrupt_msi+0xb8e>
        excpt.cause == CAUSE_MSI &&
        excpt.priv == PRIV_HS
    ); 

    //HSmstatus.mie=0mip.MSIPmie.MSIE
    TEST_SETUP_EXCEPT();
    8000fe2c:	0ff0000f          	fence
    8000fe30:	4785                	li	a5,1
    8000fe32:	00f41023          	sh	a5,0(s0)
    8000fe36:	0002d797          	auipc	a5,0x2d
    8000fe3a:	2007b923          	sd	zero,530(a5) # 8003d048 <excpt+0x38>
    8000fe3e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000fe42:	4511                	li	a0,4
    8000fe44:	c9bf00ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);   
    8000fe48:	30047073          	csrc	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8000fe4c:	30447073          	csrc	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    8000fe50:	34447073          	csrc	mip,8
    CSRW(CSR_MIDELEG,0);
    8000fe54:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000fe58:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_HS);
    8000fe5c:	450d                	li	a0,3
    8000fe5e:	c81f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0 and mideleg=0",
    8000fe62:	08200593          	li	a1,130
    8000fe66:	00011617          	auipc	a2,0x11
    8000fe6a:	e3260613          	add	a2,a2,-462 # 80020c98 <__func__.1+0x4008>
    8000fe6e:	0000d517          	auipc	a0,0xd
    8000fe72:	12250513          	add	a0,a0,290 # 8001cf90 <__func__.1+0x300>
    8000fe76:	5540b0ef          	jal	8001b3ca <printf>
    8000fe7a:	00144783          	lbu	a5,1(s0)
    8000fe7e:	0000d597          	auipc	a1,0xd
    8000fe82:	0ea58593          	add	a1,a1,234 # 8001cf68 <__func__.1+0x2d8>
    8000fe86:	e789                	bnez	a5,8000fe90 <software_interrupt_msi+0x71c>
    8000fe88:	0000d597          	auipc	a1,0xd
    8000fe8c:	0d058593          	add	a1,a1,208 # 8001cf58 <__func__.1+0x2c8>
    8000fe90:	0000d517          	auipc	a0,0xd
    8000fe94:	11850513          	add	a0,a0,280 # 8001cfa8 <__func__.1+0x318>
    8000fe98:	5320b0ef          	jal	8001b3ca <printf>
    8000fe9c:	00144783          	lbu	a5,1(s0)
    8000fea0:	58079563          	bnez	a5,8001042a <software_interrupt_msi+0xcb6>
    8000fea4:	4529                	li	a0,10
    8000fea6:	3f60a0ef          	jal	8001a29c <putchar>
    8000feaa:	c489                	beqz	s1,8000feb4 <software_interrupt_msi+0x740>
    8000feac:	00144483          	lbu	s1,1(s0)
    8000feb0:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

//vs mode 

    TEST_SETUP_EXCEPT();
    8000feb4:	0ff0000f          	fence
    8000feb8:	4785                	li	a5,1
    8000feba:	00f41023          	sh	a5,0(s0)
    8000febe:	0002d797          	auipc	a5,0x2d
    8000fec2:	1807b523          	sd	zero,394(a5) # 8003d048 <excpt+0x38>
    8000fec6:	0ff0000f          	fence
    //VSmstatus.mie=1mipmieMSIPMSIE
    goto_priv(PRIV_M);
    8000feca:	4511                	li	a0,4
    8000fecc:	c13f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);     //mie
    8000fed0:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000fed4:	30446073          	csrs	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000fed8:	34446073          	csrs	mip,8
    CSRW(CSR_MIDELEG,0);
    8000fedc:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    8000fee0:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_VS);
    8000fee4:	4509                	li	a0,2
    8000fee6:	bf9f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    8000feea:	08200593          	li	a1,130
    8000feee:	00011617          	auipc	a2,0x11
    8000fef2:	e0a60613          	add	a2,a2,-502 # 80020cf8 <__func__.1+0x4068>
    8000fef6:	0000d517          	auipc	a0,0xd
    8000fefa:	09a50513          	add	a0,a0,154 # 8001cf90 <__func__.1+0x300>
    8000fefe:	4cc0b0ef          	jal	8001b3ca <printf>
    8000ff02:	00144783          	lbu	a5,1(s0)
    8000ff06:	0000d597          	auipc	a1,0xd
    8000ff0a:	06258593          	add	a1,a1,98 # 8001cf68 <__func__.1+0x2d8>
    8000ff0e:	c799                	beqz	a5,8000ff1c <software_interrupt_msi+0x7a8>
    8000ff10:	57fd                	li	a5,-1
    8000ff12:	6418                	ld	a4,8(s0)
    8000ff14:	17fe                	sll	a5,a5,0x3f
    8000ff16:	0789                	add	a5,a5,2
    8000ff18:	5ef70d63          	beq	a4,a5,80010512 <software_interrupt_msi+0xd9e>
    8000ff1c:	0000d517          	auipc	a0,0xd
    8000ff20:	08c50513          	add	a0,a0,140 # 8001cfa8 <__func__.1+0x318>
    8000ff24:	4a60b0ef          	jal	8001b3ca <printf>
    8000ff28:	00144783          	lbu	a5,1(s0)
    8000ff2c:	c799                	beqz	a5,8000ff3a <software_interrupt_msi+0x7c6>
    8000ff2e:	57fd                	li	a5,-1
    8000ff30:	6418                	ld	a4,8(s0)
    8000ff32:	17fe                	sll	a5,a5,0x3f
    8000ff34:	0789                	add	a5,a5,2
    8000ff36:	42f70b63          	beq	a4,a5,8001036c <software_interrupt_msi+0xbf8>
    8000ff3a:	0000d517          	auipc	a0,0xd
    8000ff3e:	07650513          	add	a0,a0,118 # 8001cfb0 <__func__.1+0x320>
    8000ff42:	4880b0ef          	jal	8001b3ca <printf>
    8000ff46:	02900513          	li	a0,41
    8000ff4a:	3520a0ef          	jal	8001a29c <putchar>
    8000ff4e:	4529                	li	a0,10
    8000ff50:	34c0a0ef          	jal	8001a29c <putchar>
    8000ff54:	c491                	beqz	s1,8000ff60 <software_interrupt_msi+0x7ec>
    8000ff56:	00144783          	lbu	a5,1(s0)
    8000ff5a:	4481                	li	s1,0
    8000ff5c:	38079863          	bnez	a5,800102ec <software_interrupt_msi+0xb78>
        excpt.priv == PRIV_M
    ); 


    //vsmstatus.mie=1mipmieMSIPMSIEmideleg
    TEST_SETUP_EXCEPT();
    8000ff60:	0ff0000f          	fence
    8000ff64:	4785                	li	a5,1
    8000ff66:	00f41023          	sh	a5,0(s0)
    8000ff6a:	0002d797          	auipc	a5,0x2d
    8000ff6e:	0c07bf23          	sd	zero,222(a5) # 8003d048 <excpt+0x38>
    8000ff72:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8000ff76:	4511                	li	a0,4
    8000ff78:	b67f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    8000ff7c:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    8000ff80:	30446073          	csrs	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    8000ff84:	34446073          	csrs	mip,8
    CSRW(CSR_MIDELEG,(uint64_t)-1);
    8000ff88:	597d                	li	s2,-1
    8000ff8a:	30391073          	csrw	mideleg,s2
    CSRW(CSR_HIDELEG,0);
    8000ff8e:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_VS);
    8000ff92:	4509                	li	a0,2
    8000ff94:	b4bf00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    8000ff98:	08200593          	li	a1,130
    8000ff9c:	00011617          	auipc	a2,0x11
    8000ffa0:	dbc60613          	add	a2,a2,-580 # 80020d58 <__func__.1+0x40c8>
    8000ffa4:	0000d517          	auipc	a0,0xd
    8000ffa8:	fec50513          	add	a0,a0,-20 # 8001cf90 <__func__.1+0x300>
    8000ffac:	41e0b0ef          	jal	8001b3ca <printf>
    8000ffb0:	00144783          	lbu	a5,1(s0)
    8000ffb4:	0000d597          	auipc	a1,0xd
    8000ffb8:	fb458593          	add	a1,a1,-76 # 8001cf68 <__func__.1+0x2d8>
    8000ffbc:	c791                	beqz	a5,8000ffc8 <software_interrupt_msi+0x854>
    8000ffbe:	641c                	ld	a5,8(s0)
    8000ffc0:	197e                	sll	s2,s2,0x3f
    8000ffc2:	0909                	add	s2,s2,2
    8000ffc4:	57278063          	beq	a5,s2,80010524 <software_interrupt_msi+0xdb0>
    8000ffc8:	0000d517          	auipc	a0,0xd
    8000ffcc:	fe050513          	add	a0,a0,-32 # 8001cfa8 <__func__.1+0x318>
    8000ffd0:	3fa0b0ef          	jal	8001b3ca <printf>
    8000ffd4:	00144783          	lbu	a5,1(s0)
    8000ffd8:	c799                	beqz	a5,8000ffe6 <software_interrupt_msi+0x872>
    8000ffda:	57fd                	li	a5,-1
    8000ffdc:	6418                	ld	a4,8(s0)
    8000ffde:	17fe                	sll	a5,a5,0x3f
    8000ffe0:	0789                	add	a5,a5,2
    8000ffe2:	3af70463          	beq	a4,a5,8001038a <software_interrupt_msi+0xc16>
    8000ffe6:	0000d517          	auipc	a0,0xd
    8000ffea:	fca50513          	add	a0,a0,-54 # 8001cfb0 <__func__.1+0x320>
    8000ffee:	3dc0b0ef          	jal	8001b3ca <printf>
    8000fff2:	02900513          	li	a0,41
    8000fff6:	2a60a0ef          	jal	8001a29c <putchar>
    8000fffa:	4529                	li	a0,10
    8000fffc:	2a00a0ef          	jal	8001a29c <putchar>
    80010000:	c491                	beqz	s1,8001000c <software_interrupt_msi+0x898>
    80010002:	00144783          	lbu	a5,1(s0)
    80010006:	4481                	li	s1,0
    80010008:	2c079763          	bnez	a5,800102d6 <software_interrupt_msi+0xb62>
        excpt.cause == CAUSE_MSI &&
        excpt.priv == PRIV_HS
    ); 

    //VSmstatus.mie=1mip.MSIP=1mie.MSIE=0
    TEST_SETUP_EXCEPT();
    8001000c:	0ff0000f          	fence
    80010010:	4785                	li	a5,1
    80010012:	00f41023          	sh	a5,0(s0)
    80010016:	0002d797          	auipc	a5,0x2d
    8001001a:	0207b923          	sd	zero,50(a5) # 8003d048 <excpt+0x38>
    8001001e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010022:	4511                	li	a0,4
    80010024:	abbf00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    80010028:	30046073          	csrs	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8001002c:	30447073          	csrc	mie,8
    CSRS(CSR_MIP,MIP_MSIP);
    80010030:	34446073          	csrs	mip,8
    CSRW(CSR_MIDELEG,0);
    80010034:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    80010038:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_VS);
    8001003c:	4509                	li	a0,2
    8001003e:	aa1f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to  interrupt pending when mstatus.mie=1 and mip.msip=1 and mie.msie=0 and mideleg=1",
    80010042:	08200593          	li	a1,130
    80010046:	00011617          	auipc	a2,0x11
    8001004a:	d8260613          	add	a2,a2,-638 # 80020dc8 <__func__.1+0x4138>
    8001004e:	0000d517          	auipc	a0,0xd
    80010052:	f4250513          	add	a0,a0,-190 # 8001cf90 <__func__.1+0x300>
    80010056:	3740b0ef          	jal	8001b3ca <printf>
    8001005a:	00144783          	lbu	a5,1(s0)
    8001005e:	0000d597          	auipc	a1,0xd
    80010062:	f0a58593          	add	a1,a1,-246 # 8001cf68 <__func__.1+0x2d8>
    80010066:	e789                	bnez	a5,80010070 <software_interrupt_msi+0x8fc>
    80010068:	0000d597          	auipc	a1,0xd
    8001006c:	ef058593          	add	a1,a1,-272 # 8001cf58 <__func__.1+0x2c8>
    80010070:	0000d517          	auipc	a0,0xd
    80010074:	f3850513          	add	a0,a0,-200 # 8001cfa8 <__func__.1+0x318>
    80010078:	3520b0ef          	jal	8001b3ca <printf>
    8001007c:	00144783          	lbu	a5,1(s0)
    80010080:	34079663          	bnez	a5,800103cc <software_interrupt_msi+0xc58>
    80010084:	4529                	li	a0,10
    80010086:	2160a0ef          	jal	8001a29c <putchar>
    8001008a:	c489                	beqz	s1,80010094 <software_interrupt_msi+0x920>
    8001008c:	00144483          	lbu	s1,1(s0)
    80010090:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    ); 

    //VSmstatus.mie=1mip.MESIP=0mie.MSIE=1
    TEST_SETUP_EXCEPT();
    80010094:	0ff0000f          	fence
    80010098:	4785                	li	a5,1
    8001009a:	00f41023          	sh	a5,0(s0)
    8001009e:	0002d797          	auipc	a5,0x2d
    800100a2:	fa07b523          	sd	zero,-86(a5) # 8003d048 <excpt+0x38>
    800100a6:	0ff0000f          	fence
    goto_priv(PRIV_M);
    800100aa:	4511                	li	a0,4
    800100ac:	a33f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    800100b0:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    800100b4:	30446073          	csrs	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    800100b8:	34447073          	csrc	mip,8
    CSRW(CSR_MIDELEG,0);
    800100bc:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    800100c0:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_VS);
    800100c4:	4509                	li	a0,2
    800100c6:	a19f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    800100ca:	08200593          	li	a1,130
    800100ce:	00011617          	auipc	a2,0x11
    800100d2:	d6260613          	add	a2,a2,-670 # 80020e30 <__func__.1+0x41a0>
    800100d6:	0000d517          	auipc	a0,0xd
    800100da:	eba50513          	add	a0,a0,-326 # 8001cf90 <__func__.1+0x300>
    800100de:	2ec0b0ef          	jal	8001b3ca <printf>
    800100e2:	00144783          	lbu	a5,1(s0)
    800100e6:	0000d597          	auipc	a1,0xd
    800100ea:	e8258593          	add	a1,a1,-382 # 8001cf68 <__func__.1+0x2d8>
    800100ee:	c799                	beqz	a5,800100fc <software_interrupt_msi+0x988>
    800100f0:	57fd                	li	a5,-1
    800100f2:	6418                	ld	a4,8(s0)
    800100f4:	17fe                	sll	a5,a5,0x3f
    800100f6:	0789                	add	a5,a5,2
    800100f8:	3af70763          	beq	a4,a5,800104a6 <software_interrupt_msi+0xd32>
    800100fc:	0000d517          	auipc	a0,0xd
    80010100:	eac50513          	add	a0,a0,-340 # 8001cfa8 <__func__.1+0x318>
    80010104:	2c60b0ef          	jal	8001b3ca <printf>
    80010108:	00144783          	lbu	a5,1(s0)
    8001010c:	c799                	beqz	a5,8001011a <software_interrupt_msi+0x9a6>
    8001010e:	57fd                	li	a5,-1
    80010110:	6418                	ld	a4,8(s0)
    80010112:	17fe                	sll	a5,a5,0x3f
    80010114:	0789                	add	a5,a5,2
    80010116:	26f70f63          	beq	a4,a5,80010394 <software_interrupt_msi+0xc20>
    8001011a:	0000d517          	auipc	a0,0xd
    8001011e:	e9650513          	add	a0,a0,-362 # 8001cfb0 <__func__.1+0x320>
    80010122:	2a80b0ef          	jal	8001b3ca <printf>
    80010126:	02900513          	li	a0,41
    8001012a:	1720a0ef          	jal	8001a29c <putchar>
    8001012e:	4529                	li	a0,10
    80010130:	16c0a0ef          	jal	8001a29c <putchar>
    80010134:	c491                	beqz	s1,80010140 <software_interrupt_msi+0x9cc>
    80010136:	00144783          	lbu	a5,1(s0)
    8001013a:	4481                	li	s1,0
    8001013c:	18079263          	bnez	a5,800102c0 <software_interrupt_msi+0xb4c>
        excpt.cause == CAUSE_MSI &&
        excpt.priv == PRIV_M
    ); 

    //VSmstatus.mie=1mip.MSIP=0mie.MSIE=1
    TEST_SETUP_EXCEPT();
    80010140:	0ff0000f          	fence
    80010144:	4785                	li	a5,1
    80010146:	00f41023          	sh	a5,0(s0)
    8001014a:	0002d797          	auipc	a5,0x2d
    8001014e:	ee07bf23          	sd	zero,-258(a5) # 8003d048 <excpt+0x38>
    80010152:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010156:	4511                	li	a0,4
    80010158:	987f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 3);   
    8001015c:	30046073          	csrs	mstatus,8
    CSRS(CSR_MIE,MIE_MSIE);
    80010160:	30446073          	csrs	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    80010164:	34447073          	csrc	mip,8
    CSRW(CSR_MIDELEG,1);
    80010168:	3030d073          	csrw	mideleg,1
    CSRW(CSR_HIDELEG,0);
    8001016c:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_VS);
    80010170:	4509                	li	a0,2
    80010172:	96df00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1 and",
    80010176:	08200593          	li	a1,130
    8001017a:	00011617          	auipc	a2,0x11
    8001017e:	d2660613          	add	a2,a2,-730 # 80020ea0 <__func__.1+0x4210>
    80010182:	0000d517          	auipc	a0,0xd
    80010186:	e0e50513          	add	a0,a0,-498 # 8001cf90 <__func__.1+0x300>
    8001018a:	2400b0ef          	jal	8001b3ca <printf>
    8001018e:	00144783          	lbu	a5,1(s0)
    80010192:	0000d597          	auipc	a1,0xd
    80010196:	dd658593          	add	a1,a1,-554 # 8001cf68 <__func__.1+0x2d8>
    8001019a:	c799                	beqz	a5,800101a8 <software_interrupt_msi+0xa34>
    8001019c:	57fd                	li	a5,-1
    8001019e:	6418                	ld	a4,8(s0)
    800101a0:	17fe                	sll	a5,a5,0x3f
    800101a2:	0789                	add	a5,a5,2
    800101a4:	32f70063          	beq	a4,a5,800104c4 <software_interrupt_msi+0xd50>
    800101a8:	0000d517          	auipc	a0,0xd
    800101ac:	e0050513          	add	a0,a0,-512 # 8001cfa8 <__func__.1+0x318>
    800101b0:	21a0b0ef          	jal	8001b3ca <printf>
    800101b4:	00144783          	lbu	a5,1(s0)
    800101b8:	c799                	beqz	a5,800101c6 <software_interrupt_msi+0xa52>
    800101ba:	57fd                	li	a5,-1
    800101bc:	6418                	ld	a4,8(s0)
    800101be:	17fe                	sll	a5,a5,0x3f
    800101c0:	0789                	add	a5,a5,2
    800101c2:	1af70f63          	beq	a4,a5,80010380 <software_interrupt_msi+0xc0c>
    800101c6:	0000d517          	auipc	a0,0xd
    800101ca:	dea50513          	add	a0,a0,-534 # 8001cfb0 <__func__.1+0x320>
    800101ce:	1fc0b0ef          	jal	8001b3ca <printf>
    800101d2:	02900513          	li	a0,41
    800101d6:	0c60a0ef          	jal	8001a29c <putchar>
    800101da:	4529                	li	a0,10
    800101dc:	0c00a0ef          	jal	8001a29c <putchar>
    800101e0:	c489                	beqz	s1,800101ea <software_interrupt_msi+0xa76>
    800101e2:	00144783          	lbu	a5,1(s0)
    800101e6:	4481                	li	s1,0
    800101e8:	e3e9                	bnez	a5,800102aa <software_interrupt_msi+0xb36>
        excpt.cause == CAUSE_MSI &&
        excpt.priv == PRIV_HS
    ); 

    //VSmstatus.mie=0mip.MSIPmie.MSIE
    TEST_SETUP_EXCEPT();
    800101ea:	0ff0000f          	fence
    800101ee:	4785                	li	a5,1
    800101f0:	00f41023          	sh	a5,0(s0)
    800101f4:	0002d797          	auipc	a5,0x2d
    800101f8:	e407ba23          	sd	zero,-428(a5) # 8003d048 <excpt+0x38>
    800101fc:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010200:	4511                	li	a0,4
    80010202:	8ddf00ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS,1ULL << 3);   
    80010206:	30047073          	csrc	mstatus,8
    CSRC(CSR_MIE,MIE_MSIE);
    8001020a:	30447073          	csrc	mie,8
    CSRC(CSR_MIP,MIP_MSIP);
    8001020e:	34447073          	csrc	mip,8
    CSRW(CSR_MIDELEG,0);
    80010212:	30305073          	csrw	mideleg,0
    CSRW(CSR_HIDELEG,0);
    80010216:	60305073          	csrw	hideleg,0

    goto_priv(PRIV_VS);
    8001021a:	4509                	li	a0,2
    8001021c:	8c3f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0 and mideleg=0",
    80010220:	08200593          	li	a1,130
    80010224:	00011617          	auipc	a2,0x11
    80010228:	cec60613          	add	a2,a2,-788 # 80020f10 <__func__.1+0x4280>
    8001022c:	0000d517          	auipc	a0,0xd
    80010230:	d6450513          	add	a0,a0,-668 # 8001cf90 <__func__.1+0x300>
    80010234:	1960b0ef          	jal	8001b3ca <printf>
    80010238:	00144783          	lbu	a5,1(s0)
    8001023c:	0000d597          	auipc	a1,0xd
    80010240:	d2c58593          	add	a1,a1,-724 # 8001cf68 <__func__.1+0x2d8>
    80010244:	e789                	bnez	a5,8001024e <software_interrupt_msi+0xada>
    80010246:	0000d597          	auipc	a1,0xd
    8001024a:	d1258593          	add	a1,a1,-750 # 8001cf58 <__func__.1+0x2c8>
    8001024e:	0000d517          	auipc	a0,0xd
    80010252:	d5a50513          	add	a0,a0,-678 # 8001cfa8 <__func__.1+0x318>
    80010256:	1740b0ef          	jal	8001b3ca <printf>
    8001025a:	00144783          	lbu	a5,1(s0)
    8001025e:	20079963          	bnez	a5,80010470 <software_interrupt_msi+0xcfc>
    80010262:	4529                	li	a0,10
    80010264:	0380a0ef          	jal	8001a29c <putchar>
    80010268:	c481                	beqz	s1,80010270 <software_interrupt_msi+0xafc>
    8001026a:	00144783          	lbu	a5,1(s0)
    8001026e:	cb85                	beqz	a5,8001029e <software_interrupt_msi+0xb2a>
    80010270:	4401                	li	s0,0
        excpt.triggered == false
    );

    TEST_END();
    80010272:	0000d597          	auipc	a1,0xd
    80010276:	cf658593          	add	a1,a1,-778 # 8001cf68 <__func__.1+0x2d8>
    8001027a:	0000d517          	auipc	a0,0xd
    8001027e:	d9650513          	add	a0,a0,-618 # 8001d010 <__func__.1+0x380>
    80010282:	1480b0ef          	jal	8001b3ca <printf>
    80010286:	4511                	li	a0,4
    80010288:	857f00ef          	jal	80000ade <goto_priv>
    8001028c:	89af10ef          	jal	80001326 <reset_state>
}
    80010290:	60e2                	ld	ra,24(sp)
    80010292:	8522                	mv	a0,s0
    80010294:	6442                	ld	s0,16(sp)
    80010296:	64a2                	ld	s1,8(sp)
    80010298:	6902                	ld	s2,0(sp)
    8001029a:	6105                	add	sp,sp,32
    8001029c:	8082                	ret
    TEST_ASSERT("VS mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0 and mideleg=0",
    8001029e:	4405                	li	s0,1
    TEST_END();
    800102a0:	0000d597          	auipc	a1,0xd
    800102a4:	cb858593          	add	a1,a1,-840 # 8001cf58 <__func__.1+0x2c8>
    800102a8:	bfc9                	j	8001027a <software_interrupt_msi+0xb06>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1 and",
    800102aa:	57fd                	li	a5,-1
    800102ac:	6418                	ld	a4,8(s0)
    800102ae:	17fe                	sll	a5,a5,0x3f
    800102b0:	0789                	add	a5,a5,2
    800102b2:	f2f71ce3          	bne	a4,a5,800101ea <software_interrupt_msi+0xa76>
    800102b6:	4044                	lw	s1,4(s0)
    800102b8:	14f5                	add	s1,s1,-3
    800102ba:	0014b493          	seqz	s1,s1
    800102be:	b735                	j	800101ea <software_interrupt_msi+0xa76>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    800102c0:	57fd                	li	a5,-1
    800102c2:	6418                	ld	a4,8(s0)
    800102c4:	17fe                	sll	a5,a5,0x3f
    800102c6:	0789                	add	a5,a5,2
    800102c8:	e6f71ce3          	bne	a4,a5,80010140 <software_interrupt_msi+0x9cc>
    800102cc:	4044                	lw	s1,4(s0)
    800102ce:	14f1                	add	s1,s1,-4
    800102d0:	0014b493          	seqz	s1,s1
    800102d4:	b5b5                	j	80010140 <software_interrupt_msi+0x9cc>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    800102d6:	57fd                	li	a5,-1
    800102d8:	6418                	ld	a4,8(s0)
    800102da:	17fe                	sll	a5,a5,0x3f
    800102dc:	0789                	add	a5,a5,2
    800102de:	d2f717e3          	bne	a4,a5,8001000c <software_interrupt_msi+0x898>
    800102e2:	4044                	lw	s1,4(s0)
    800102e4:	14f5                	add	s1,s1,-3
    800102e6:	0014b493          	seqz	s1,s1
    800102ea:	b30d                	j	8001000c <software_interrupt_msi+0x898>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    800102ec:	57fd                	li	a5,-1
    800102ee:	6418                	ld	a4,8(s0)
    800102f0:	17fe                	sll	a5,a5,0x3f
    800102f2:	0789                	add	a5,a5,2
    800102f4:	c6f716e3          	bne	a4,a5,8000ff60 <software_interrupt_msi+0x7ec>
    800102f8:	4044                	lw	s1,4(s0)
    800102fa:	14f1                	add	s1,s1,-4
    800102fc:	0014b493          	seqz	s1,s1
    80010300:	b185                	j	8000ff60 <software_interrupt_msi+0x7ec>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1",
    80010302:	57fd                	li	a5,-1
    80010304:	6418                	ld	a4,8(s0)
    80010306:	17fe                	sll	a5,a5,0x3f
    80010308:	0789                	add	a5,a5,2
    8001030a:	b2f711e3          	bne	a4,a5,8000fe2c <software_interrupt_msi+0x6b8>
    8001030e:	4044                	lw	s1,4(s0)
    80010310:	14f5                	add	s1,s1,-3
    80010312:	0014b493          	seqz	s1,s1
    80010316:	be19                	j	8000fe2c <software_interrupt_msi+0x6b8>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    80010318:	57fd                	li	a5,-1
    8001031a:	6418                	ld	a4,8(s0)
    8001031c:	17fe                	sll	a5,a5,0x3f
    8001031e:	0789                	add	a5,a5,2
    80010320:	a6f710e3          	bne	a4,a5,8000fd80 <software_interrupt_msi+0x60c>
    80010324:	4044                	lw	s1,4(s0)
    80010326:	14f1                	add	s1,s1,-4
    80010328:	0014b493          	seqz	s1,s1
    8001032c:	bc91                	j	8000fd80 <software_interrupt_msi+0x60c>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    8001032e:	57fd                	li	a5,-1
    80010330:	6418                	ld	a4,8(s0)
    80010332:	17fe                	sll	a5,a5,0x3f
    80010334:	0789                	add	a5,a5,2
    80010336:	90f71be3          	bne	a4,a5,8000fc4c <software_interrupt_msi+0x4d8>
    8001033a:	4044                	lw	s1,4(s0)
    8001033c:	14f5                	add	s1,s1,-3
    8001033e:	0014b493          	seqz	s1,s1
    80010342:	b229                	j	8000fc4c <software_interrupt_msi+0x4d8>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    80010344:	57fd                	li	a5,-1
    80010346:	6418                	ld	a4,8(s0)
    80010348:	17fe                	sll	a5,a5,0x3f
    8001034a:	0789                	add	a5,a5,2
    8001034c:	84f71ae3          	bne	a4,a5,8000fba0 <software_interrupt_msi+0x42c>
    80010350:	4044                	lw	s1,4(s0)
    80010352:	14f1                	add	s1,s1,-4
    80010354:	0014b493          	seqz	s1,s1
    80010358:	849ff06f          	j	8000fba0 <software_interrupt_msi+0x42c>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1",
    8001035c:	6404                	ld	s1,8(s0)
    8001035e:	57f5                	li	a5,-3
    80010360:	8385                	srl	a5,a5,0x1
    80010362:	94be                	add	s1,s1,a5
    80010364:	0014b493          	seqz	s1,s1
    80010368:	e0cff06f          	j	8000f974 <software_interrupt_msi+0x200>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    8001036c:	4058                	lw	a4,4(s0)
    8001036e:	4791                	li	a5,4
    80010370:	bcf715e3          	bne	a4,a5,8000ff3a <software_interrupt_msi+0x7c6>
    80010374:	bee9                	j	8000ff4e <software_interrupt_msi+0x7da>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1",
    80010376:	4058                	lw	a4,4(s0)
    80010378:	478d                	li	a5,3
    8001037a:	a8f716e3          	bne	a4,a5,8000fe06 <software_interrupt_msi+0x692>
    8001037e:	bc71                	j	8000fe1a <software_interrupt_msi+0x6a6>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1 and",
    80010380:	4058                	lw	a4,4(s0)
    80010382:	478d                	li	a5,3
    80010384:	e4f711e3          	bne	a4,a5,800101c6 <software_interrupt_msi+0xa52>
    80010388:	bd89                	j	800101da <software_interrupt_msi+0xa66>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    8001038a:	4058                	lw	a4,4(s0)
    8001038c:	478d                	li	a5,3
    8001038e:	c4f71ce3          	bne	a4,a5,8000ffe6 <software_interrupt_msi+0x872>
    80010392:	b1a5                	j	8000fffa <software_interrupt_msi+0x886>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    80010394:	4058                	lw	a4,4(s0)
    80010396:	4791                	li	a5,4
    80010398:	d8f711e3          	bne	a4,a5,8001011a <software_interrupt_msi+0x9a6>
    8001039c:	bb49                	j	8001012e <software_interrupt_msi+0x9ba>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    8001039e:	4058                	lw	a4,4(s0)
    800103a0:	4791                	li	a5,4
    800103a2:	fcf71c63          	bne	a4,a5,8000fb7a <software_interrupt_msi+0x406>
    800103a6:	fe8ff06f          	j	8000fb8e <software_interrupt_msi+0x41a>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    800103aa:	4058                	lw	a4,4(s0)
    800103ac:	4791                	li	a5,4
    800103ae:	c6f71a63          	bne	a4,a5,8000f822 <software_interrupt_msi+0xae>
    800103b2:	c84ff06f          	j	8000f836 <software_interrupt_msi+0xc2>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    800103b6:	4058                	lw	a4,4(s0)
    800103b8:	4791                	li	a5,4
    800103ba:	9af710e3          	bne	a4,a5,8000fd5a <software_interrupt_msi+0x5e6>
    800103be:	ba45                	j	8000fd6e <software_interrupt_msi+0x5fa>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    800103c0:	4058                	lw	a4,4(s0)
    800103c2:	478d                	li	a5,3
    800103c4:	86f711e3          	bne	a4,a5,8000fc26 <software_interrupt_msi+0x4b2>
    800103c8:	873ff06f          	j	8000fc3a <software_interrupt_msi+0x4c6>
    TEST_ASSERT("VS mode leads to  interrupt pending when mstatus.mie=1 and mip.msip=1 and mie.msie=0 and mideleg=1",
    800103cc:	0000d517          	auipc	a0,0xd
    800103d0:	be450513          	add	a0,a0,-1052 # 8001cfb0 <__func__.1+0x320>
    800103d4:	7f70a0ef          	jal	8001b3ca <printf>
    800103d8:	02900513          	li	a0,41
    800103dc:	6c1090ef          	jal	8001a29c <putchar>
    800103e0:	b155                	j	80010084 <software_interrupt_msi+0x910>
    TEST_ASSERT("m mode leads to interrupt pending when mstatus.mie=1 and mip.msip=1 and mie.msie=0",
    800103e2:	0000d517          	auipc	a0,0xd
    800103e6:	bce50513          	add	a0,a0,-1074 # 8001cfb0 <__func__.1+0x320>
    800103ea:	7e10a0ef          	jal	8001b3ca <printf>
    800103ee:	02900513          	li	a0,41
    800103f2:	6ab090ef          	jal	8001a29c <putchar>
    800103f6:	ccaff06f          	j	8000f8c0 <software_interrupt_msi+0x14c>
    TEST_ASSERT("m mode leads to no interrupt when mstatus.mie=0 and mip.msip=1 and mie.msie=0",
    800103fa:	0000d517          	auipc	a0,0xd
    800103fe:	bb650513          	add	a0,a0,-1098 # 8001cfb0 <__func__.1+0x320>
    80010402:	7c90a0ef          	jal	8001b3ca <printf>
    80010406:	02900513          	li	a0,41
    8001040a:	693090ef          	jal	8001a29c <putchar>
    8001040e:	e56ff06f          	j	8000fa64 <software_interrupt_msi+0x2f0>
    TEST_ASSERT("m mode leads to no interrupt when mstatus.mie=0 and mip.msip=1 and mie.msie=1",
    80010412:	0000d517          	auipc	a0,0xd
    80010416:	b9e50513          	add	a0,a0,-1122 # 8001cfb0 <__func__.1+0x320>
    8001041a:	7b10a0ef          	jal	8001b3ca <printf>
    8001041e:	02900513          	li	a0,41
    80010422:	67b090ef          	jal	8001a29c <putchar>
    80010426:	dbeff06f          	j	8000f9e4 <software_interrupt_msi+0x270>
    TEST_ASSERT("hs mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0 and mideleg=0",
    8001042a:	0000d517          	auipc	a0,0xd
    8001042e:	b8650513          	add	a0,a0,-1146 # 8001cfb0 <__func__.1+0x320>
    80010432:	7990a0ef          	jal	8001b3ca <printf>
    80010436:	02900513          	li	a0,41
    8001043a:	663090ef          	jal	8001a29c <putchar>
    8001043e:	b49d                	j	8000fea4 <software_interrupt_msi+0x730>
    TEST_ASSERT("m mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0",
    80010440:	0000d517          	auipc	a0,0xd
    80010444:	b7050513          	add	a0,a0,-1168 # 8001cfb0 <__func__.1+0x320>
    80010448:	7830a0ef          	jal	8001b3ca <printf>
    8001044c:	02900513          	li	a0,41
    80010450:	64d090ef          	jal	8001a29c <putchar>
    80010454:	e90ff06f          	j	8000fae4 <software_interrupt_msi+0x370>
    TEST_ASSERT("hs mode leads to interrupt pending when mstatus.mie=1 and mip.msip=1 and mie.msie=0 and mideleg=1",
    80010458:	0000d517          	auipc	a0,0xd
    8001045c:	b5850513          	add	a0,a0,-1192 # 8001cfb0 <__func__.1+0x320>
    80010460:	76b0a0ef          	jal	8001b3ca <printf>
    80010464:	02900513          	li	a0,41
    80010468:	635090ef          	jal	8001a29c <putchar>
    8001046c:	859ff06f          	j	8000fcc4 <software_interrupt_msi+0x550>
    TEST_ASSERT("VS mode leads to no interrupt when mstatus.mie=0 and mip.msip=0 and mie.msie=0 and mideleg=0",
    80010470:	0000d517          	auipc	a0,0xd
    80010474:	b4050513          	add	a0,a0,-1216 # 8001cfb0 <__func__.1+0x320>
    80010478:	7530a0ef          	jal	8001b3ca <printf>
    8001047c:	02900513          	li	a0,41
    80010480:	61d090ef          	jal	8001a29c <putchar>
    80010484:	bbf9                	j	80010262 <software_interrupt_msi+0xaee>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    80010486:	4058                	lw	a4,4(s0)
    80010488:	478d                	li	a5,3
    8001048a:	f6f71f63          	bne	a4,a5,8000fc08 <software_interrupt_msi+0x494>
    8001048e:	0000d597          	auipc	a1,0xd
    80010492:	aca58593          	add	a1,a1,-1334 # 8001cf58 <__func__.1+0x2c8>
    80010496:	f72ff06f          	j	8000fc08 <software_interrupt_msi+0x494>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1",
    8001049a:	0000d597          	auipc	a1,0xd
    8001049e:	abe58593          	add	a1,a1,-1346 # 8001cf58 <__func__.1+0x2c8>
    800104a2:	c8eff06f          	j	8000f930 <software_interrupt_msi+0x1bc>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    800104a6:	4058                	lw	a4,4(s0)
    800104a8:	4791                	li	a5,4
    800104aa:	c4f719e3          	bne	a4,a5,800100fc <software_interrupt_msi+0x988>
    800104ae:	0000d597          	auipc	a1,0xd
    800104b2:	aaa58593          	add	a1,a1,-1366 # 8001cf58 <__func__.1+0x2c8>
    800104b6:	b199                	j	800100fc <software_interrupt_msi+0x988>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    800104b8:	4044                	lw	s1,4(s0)
    800104ba:	14f1                	add	s1,s1,-4
    800104bc:	0014b493          	seqz	s1,s1
    800104c0:	b90ff06f          	j	8000f850 <software_interrupt_msi+0xdc>
    TEST_ASSERT("VS mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1 and",
    800104c4:	4058                	lw	a4,4(s0)
    800104c6:	478d                	li	a5,3
    800104c8:	cef710e3          	bne	a4,a5,800101a8 <software_interrupt_msi+0xa34>
    800104cc:	0000d597          	auipc	a1,0xd
    800104d0:	a8c58593          	add	a1,a1,-1396 # 8001cf58 <__func__.1+0x2c8>
    800104d4:	b9d1                	j	800101a8 <software_interrupt_msi+0xa34>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    800104d6:	4058                	lw	a4,4(s0)
    800104d8:	4791                	li	a5,4
    800104da:	e8f71163          	bne	a4,a5,8000fb5c <software_interrupt_msi+0x3e8>
    800104de:	0000d597          	auipc	a1,0xd
    800104e2:	a7a58593          	add	a1,a1,-1414 # 8001cf58 <__func__.1+0x2c8>
    800104e6:	e76ff06f          	j	8000fb5c <software_interrupt_msi+0x3e8>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=0",
    800104ea:	4058                	lw	a4,4(s0)
    800104ec:	4791                	li	a5,4
    800104ee:	84f717e3          	bne	a4,a5,8000fd3c <software_interrupt_msi+0x5c8>
    800104f2:	0000d597          	auipc	a1,0xd
    800104f6:	a6658593          	add	a1,a1,-1434 # 8001cf58 <__func__.1+0x2c8>
    800104fa:	843ff06f          	j	8000fd3c <software_interrupt_msi+0x5c8>
    TEST_ASSERT("m mode leads to M level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    800104fe:	4058                	lw	a4,4(s0)
    80010500:	4791                	li	a5,4
    80010502:	b0f71163          	bne	a4,a5,8000f804 <software_interrupt_msi+0x90>
    80010506:	0000d597          	auipc	a1,0xd
    8001050a:	a5258593          	add	a1,a1,-1454 # 8001cf58 <__func__.1+0x2c8>
    8001050e:	af6ff06f          	j	8000f804 <software_interrupt_msi+0x90>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1",
    80010512:	4058                	lw	a4,4(s0)
    80010514:	4791                	li	a5,4
    80010516:	a0f713e3          	bne	a4,a5,8000ff1c <software_interrupt_msi+0x7a8>
    8001051a:	0000d597          	auipc	a1,0xd
    8001051e:	a3e58593          	add	a1,a1,-1474 # 8001cf58 <__func__.1+0x2c8>
    80010522:	baed                	j	8000ff1c <software_interrupt_msi+0x7a8>
    TEST_ASSERT("vs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=1 and mie.msie=1 and mideleg=1",
    80010524:	4058                	lw	a4,4(s0)
    80010526:	478d                	li	a5,3
    80010528:	aaf710e3          	bne	a4,a5,8000ffc8 <software_interrupt_msi+0x854>
    8001052c:	0000d597          	auipc	a1,0xd
    80010530:	a2c58593          	add	a1,a1,-1492 # 8001cf58 <__func__.1+0x2c8>
    80010534:	bc51                	j	8000ffc8 <software_interrupt_msi+0x854>
    TEST_ASSERT("hs mode leads to m level software interrupt when mstatus.mie=1 and mip.msip=0 and mie.msie=1 and mideleg=1",
    80010536:	4058                	lw	a4,4(s0)
    80010538:	478d                	li	a5,3
    8001053a:	8af717e3          	bne	a4,a5,8000fde8 <software_interrupt_msi+0x674>
    8001053e:	0000d597          	auipc	a1,0xd
    80010542:	a1a58593          	add	a1,a1,-1510 # 8001cf58 <__func__.1+0x2c8>
    80010546:	8a3ff06f          	j	8000fde8 <software_interrupt_msi+0x674>

000000008001054a <software_interrupt_ssi>:



bool software_interrupt_ssi() {
    8001054a:	1101                	add	sp,sp,-32

    TEST_START();
    8001054c:	0000c597          	auipc	a1,0xc
    80010550:	c0458593          	add	a1,a1,-1020 # 8001c150 <__func__.1>
    80010554:	0000d517          	auipc	a0,0xd
    80010558:	a2450513          	add	a0,a0,-1500 # 8001cf78 <__func__.1+0x2e8>
bool software_interrupt_ssi() {
    8001055c:	ec06                	sd	ra,24(sp)
    8001055e:	e822                	sd	s0,16(sp)
    80010560:	e426                	sd	s1,8(sp)
    80010562:	e04a                	sd	s2,0(sp)
    TEST_START();
    80010564:	6670a0ef          	jal	8001b3ca <printf>
    80010568:	4529                	li	a0,10
    8001056a:	533090ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    8001056e:	0ff0000f          	fence
    80010572:	4785                	li	a5,1
    80010574:	0002d417          	auipc	s0,0x2d
    80010578:	a9c40413          	add	s0,s0,-1380 # 8003d010 <excpt>
    8001057c:	00f41023          	sh	a5,0(s0)
    80010580:	0002d797          	auipc	a5,0x2d
    80010584:	ac07b423          	sd	zero,-1336(a5) # 8003d048 <excpt+0x38>
    80010588:	0ff0000f          	fence

    //HSsstatus.sie=1sipsieSSIPSSIE
    goto_priv(PRIV_M);
    8001058c:	4511                	li	a0,4
    8001058e:	d50f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);    
    80010592:	10016073          	csrs	sstatus,2
    CSRS(CSR_SIE,SIE_SSIE);
    80010596:	10416073          	csrs	sie,2
    CSRW(CSR_MIDELEG,0);
    8001059a:	30305073          	csrw	mideleg,0
    CSRS(CSR_SIP,SIP_SSIP);     //read-only
    8001059e:	14416073          	csrs	sip,2

    goto_priv(PRIV_HS);
    800105a2:	450d                	li	a0,3
    800105a4:	d3af00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    800105a8:	08200593          	li	a1,130
    800105ac:	00011617          	auipc	a2,0x11
    800105b0:	9c460613          	add	a2,a2,-1596 # 80020f70 <__func__.1+0x42e0>
    800105b4:	0000d517          	auipc	a0,0xd
    800105b8:	9dc50513          	add	a0,a0,-1572 # 8001cf90 <__func__.1+0x300>
    800105bc:	60f0a0ef          	jal	8001b3ca <printf>
    800105c0:	00144783          	lbu	a5,1(s0)
    800105c4:	0000d597          	auipc	a1,0xd
    800105c8:	9a458593          	add	a1,a1,-1628 # 8001cf68 <__func__.1+0x2d8>
    800105cc:	c799                	beqz	a5,800105da <software_interrupt_ssi+0x90>
    800105ce:	57fd                	li	a5,-1
    800105d0:	6418                	ld	a4,8(s0)
    800105d2:	17fe                	sll	a5,a5,0x3f
    800105d4:	0785                	add	a5,a5,1
    800105d6:	20f70ae3          	beq	a4,a5,80010fea <software_interrupt_ssi+0xaa0>
    800105da:	0000d517          	auipc	a0,0xd
    800105de:	9ce50513          	add	a0,a0,-1586 # 8001cfa8 <__func__.1+0x318>
    800105e2:	5e90a0ef          	jal	8001b3ca <printf>
    800105e6:	00144783          	lbu	a5,1(s0)
    800105ea:	c799                	beqz	a5,800105f8 <software_interrupt_ssi+0xae>
    800105ec:	57fd                	li	a5,-1
    800105ee:	6418                	ld	a4,8(s0)
    800105f0:	17fe                	sll	a5,a5,0x3f
    800105f2:	0785                	add	a5,a5,1
    800105f4:	0af70fe3          	beq	a4,a5,80010eb2 <software_interrupt_ssi+0x968>
    800105f8:	0000d517          	auipc	a0,0xd
    800105fc:	9b850513          	add	a0,a0,-1608 # 8001cfb0 <__func__.1+0x320>
    80010600:	5cb0a0ef          	jal	8001b3ca <printf>
    80010604:	02900513          	li	a0,41
    80010608:	495090ef          	jal	8001a29c <putchar>
    8001060c:	4529                	li	a0,10
    8001060e:	48f090ef          	jal	8001a29c <putchar>
    80010612:	00144783          	lbu	a5,1(s0)
    80010616:	4481                	li	s1,0
    80010618:	c799                	beqz	a5,80010626 <software_interrupt_ssi+0xdc>
    8001061a:	57fd                	li	a5,-1
    8001061c:	6418                	ld	a4,8(s0)
    8001061e:	17fe                	sll	a5,a5,0x3f
    80010620:	0785                	add	a5,a5,1
    80010622:	16f708e3          	beq	a4,a5,80010f92 <software_interrupt_ssi+0xa48>
        excpt.cause == CAUSE_SSI &&
        excpt.priv == PRIV_M
    ); 

    //HSsstatus.sie=1sipsieSSIPSSE
    TEST_SETUP_EXCEPT();
    80010626:	0ff0000f          	fence
    8001062a:	4785                	li	a5,1
    8001062c:	00f41023          	sh	a5,0(s0)
    80010630:	0002d797          	auipc	a5,0x2d
    80010634:	a007bc23          	sd	zero,-1512(a5) # 8003d048 <excpt+0x38>
    80010638:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8001063c:	4511                	li	a0,4
    8001063e:	ca0f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010642:	10016073          	csrs	sstatus,2
    CSRW(CSR_MIDELEG,(uint64_t)-1);  
    80010646:	597d                	li	s2,-1
    80010648:	30391073          	csrw	mideleg,s2
    CSRS(CSR_SIE,SIE_SSIE);
    8001064c:	10416073          	csrs	sie,2
    CSRS(CSR_SIP,SIP_SSIP);     //read-only
    80010650:	14416073          	csrs	sip,2

    goto_priv(PRIV_HS);
    80010654:	450d                	li	a0,3
    80010656:	c88f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    8001065a:	08200593          	li	a1,130
    8001065e:	00011617          	auipc	a2,0x11
    80010662:	98260613          	add	a2,a2,-1662 # 80020fe0 <__func__.1+0x4350>
    80010666:	0000d517          	auipc	a0,0xd
    8001066a:	92a50513          	add	a0,a0,-1750 # 8001cf90 <__func__.1+0x300>
    8001066e:	55d0a0ef          	jal	8001b3ca <printf>
    80010672:	00144783          	lbu	a5,1(s0)
    80010676:	0000d597          	auipc	a1,0xd
    8001067a:	8f258593          	add	a1,a1,-1806 # 8001cf68 <__func__.1+0x2d8>
    8001067e:	c791                	beqz	a5,8001068a <software_interrupt_ssi+0x140>
    80010680:	641c                	ld	a5,8(s0)
    80010682:	197e                	sll	s2,s2,0x3f
    80010684:	0905                	add	s2,s2,1
    80010686:	11278ce3          	beq	a5,s2,80010f9e <software_interrupt_ssi+0xa54>
    8001068a:	0000d517          	auipc	a0,0xd
    8001068e:	91e50513          	add	a0,a0,-1762 # 8001cfa8 <__func__.1+0x318>
    80010692:	5390a0ef          	jal	8001b3ca <printf>
    80010696:	00144783          	lbu	a5,1(s0)
    8001069a:	c799                	beqz	a5,800106a8 <software_interrupt_ssi+0x15e>
    8001069c:	57fd                	li	a5,-1
    8001069e:	6418                	ld	a4,8(s0)
    800106a0:	17fe                	sll	a5,a5,0x3f
    800106a2:	0785                	add	a5,a5,1
    800106a4:	00f701e3          	beq	a4,a5,80010ea6 <software_interrupt_ssi+0x95c>
    800106a8:	0000d517          	auipc	a0,0xd
    800106ac:	90850513          	add	a0,a0,-1784 # 8001cfb0 <__func__.1+0x320>
    800106b0:	51b0a0ef          	jal	8001b3ca <printf>
    800106b4:	02900513          	li	a0,41
    800106b8:	3e5090ef          	jal	8001a29c <putchar>
    800106bc:	4529                	li	a0,10
    800106be:	3df090ef          	jal	8001a29c <putchar>
    800106c2:	c491                	beqz	s1,800106ce <software_interrupt_ssi+0x184>
    800106c4:	00144783          	lbu	a5,1(s0)
    800106c8:	4481                	li	s1,0
    800106ca:	7c079263          	bnez	a5,80010e8e <software_interrupt_ssi+0x944>
        excpt.priv == PRIV_HS
    ); 


    //HSsstatus.sie=1sip.SSIP=1sie.SSIE=0
    TEST_SETUP_EXCEPT();
    800106ce:	0ff0000f          	fence
    800106d2:	4785                	li	a5,1
    800106d4:	00f41023          	sh	a5,0(s0)
    800106d8:	0002d797          	auipc	a5,0x2d
    800106dc:	9607b823          	sd	zero,-1680(a5) # 8003d048 <excpt+0x38>
    800106e0:	0ff0000f          	fence
    goto_priv(PRIV_M);
    800106e4:	4511                	li	a0,4
    800106e6:	bf8f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    800106ea:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SSIE);
    800106ee:	10417073          	csrc	sie,2
    CSRS(CSR_SIP,SIP_SSIP);    
    800106f2:	14416073          	csrs	sip,2

    goto_priv(PRIV_HS);
    800106f6:	450d                	li	a0,3
    800106f8:	be6f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to interrupt pending when sstatus.sie=1 and sip.ssip=1 and sie.ssie=0",
    800106fc:	08200593          	li	a1,130
    80010700:	00011617          	auipc	a2,0x11
    80010704:	95060613          	add	a2,a2,-1712 # 80021050 <__func__.1+0x43c0>
    80010708:	0000d517          	auipc	a0,0xd
    8001070c:	88850513          	add	a0,a0,-1912 # 8001cf90 <__func__.1+0x300>
    80010710:	4bb0a0ef          	jal	8001b3ca <printf>
    80010714:	00144783          	lbu	a5,1(s0)
    80010718:	0000d597          	auipc	a1,0xd
    8001071c:	85058593          	add	a1,a1,-1968 # 8001cf68 <__func__.1+0x2d8>
    80010720:	e789                	bnez	a5,8001072a <software_interrupt_ssi+0x1e0>
    80010722:	0000d597          	auipc	a1,0xd
    80010726:	83658593          	add	a1,a1,-1994 # 8001cf58 <__func__.1+0x2c8>
    8001072a:	0000d517          	auipc	a0,0xd
    8001072e:	87e50513          	add	a0,a0,-1922 # 8001cfa8 <__func__.1+0x318>
    80010732:	4990a0ef          	jal	8001b3ca <printf>
    80010736:	00144783          	lbu	a5,1(s0)
    8001073a:	7c079b63          	bnez	a5,80010f10 <software_interrupt_ssi+0x9c6>
    8001073e:	4529                	li	a0,10
    80010740:	35d090ef          	jal	8001a29c <putchar>
    80010744:	c489                	beqz	s1,8001074e <software_interrupt_ssi+0x204>
    80010746:	00144483          	lbu	s1,1(s0)
    8001074a:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

    //HSsstatus.sie=1sip.SSIP=0sie.SSIE=1
    TEST_SETUP_EXCEPT();
    8001074e:	0ff0000f          	fence
    80010752:	4785                	li	a5,1
    80010754:	00f41023          	sh	a5,0(s0)
    80010758:	0002d797          	auipc	a5,0x2d
    8001075c:	8e07b823          	sd	zero,-1808(a5) # 8003d048 <excpt+0x38>
    80010760:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010764:	4511                	li	a0,4
    80010766:	b78f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    8001076a:	10016073          	csrs	sstatus,2
    CSRW(CSR_MIDELEG,0);  
    8001076e:	30305073          	csrw	mideleg,0
    CSRS(CSR_SIE,SIE_SSIE);
    80010772:	10416073          	csrs	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010776:	14417073          	csrc	sip,2

    goto_priv(PRIV_HS);
    8001077a:	450d                	li	a0,3
    8001077c:	b62f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010780:	08200593          	li	a1,130
    80010784:	00011617          	auipc	a2,0x11
    80010788:	92460613          	add	a2,a2,-1756 # 800210a8 <__func__.1+0x4418>
    8001078c:	0000d517          	auipc	a0,0xd
    80010790:	80450513          	add	a0,a0,-2044 # 8001cf90 <__func__.1+0x300>
    80010794:	4370a0ef          	jal	8001b3ca <printf>
    80010798:	00144783          	lbu	a5,1(s0)
    8001079c:	0000c597          	auipc	a1,0xc
    800107a0:	7cc58593          	add	a1,a1,1996 # 8001cf68 <__func__.1+0x2d8>
    800107a4:	c799                	beqz	a5,800107b2 <software_interrupt_ssi+0x268>
    800107a6:	57fd                	li	a5,-1
    800107a8:	6418                	ld	a4,8(s0)
    800107aa:	17fe                	sll	a5,a5,0x3f
    800107ac:	0785                	add	a5,a5,1
    800107ae:	00f702e3          	beq	a4,a5,80010fb2 <software_interrupt_ssi+0xa68>
    800107b2:	0000c517          	auipc	a0,0xc
    800107b6:	7f650513          	add	a0,a0,2038 # 8001cfa8 <__func__.1+0x318>
    800107ba:	4110a0ef          	jal	8001b3ca <printf>
    800107be:	00144783          	lbu	a5,1(s0)
    800107c2:	c799                	beqz	a5,800107d0 <software_interrupt_ssi+0x286>
    800107c4:	57fd                	li	a5,-1
    800107c6:	6418                	ld	a4,8(s0)
    800107c8:	17fe                	sll	a5,a5,0x3f
    800107ca:	0785                	add	a5,a5,1
    800107cc:	70f70863          	beq	a4,a5,80010edc <software_interrupt_ssi+0x992>
    800107d0:	0000c517          	auipc	a0,0xc
    800107d4:	7e050513          	add	a0,a0,2016 # 8001cfb0 <__func__.1+0x320>
    800107d8:	3f30a0ef          	jal	8001b3ca <printf>
    800107dc:	02900513          	li	a0,41
    800107e0:	2bd090ef          	jal	8001a29c <putchar>
    800107e4:	4529                	li	a0,10
    800107e6:	2b7090ef          	jal	8001a29c <putchar>
    800107ea:	c491                	beqz	s1,800107f6 <software_interrupt_ssi+0x2ac>
    800107ec:	00144783          	lbu	a5,1(s0)
    800107f0:	4481                	li	s1,0
    800107f2:	68079363          	bnez	a5,80010e78 <software_interrupt_ssi+0x92e>
        excpt.cause == CAUSE_SSI &&
        excpt.priv == PRIV_M
    );

    //HSsstatus.sie=1sip.SSIP=0sie.SSIE=1
    TEST_SETUP_EXCEPT();
    800107f6:	0ff0000f          	fence
    800107fa:	4785                	li	a5,1
    800107fc:	00f41023          	sh	a5,0(s0)
    80010800:	0002d797          	auipc	a5,0x2d
    80010804:	8407b423          	sd	zero,-1976(a5) # 8003d048 <excpt+0x38>
    80010808:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8001080c:	4511                	li	a0,4
    8001080e:	ad0f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010812:	10016073          	csrs	sstatus,2
    CSRW(CSR_MIDELEG,(uint64_t)-1);  
    80010816:	597d                	li	s2,-1
    80010818:	30391073          	csrw	mideleg,s2
    CSRS(CSR_SIE,SIE_SSIE);
    8001081c:	10416073          	csrs	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010820:	14417073          	csrc	sip,2

    goto_priv(PRIV_HS);
    80010824:	450d                	li	a0,3
    80010826:	ab8f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    8001082a:	08200593          	li	a1,130
    8001082e:	00011617          	auipc	a2,0x11
    80010832:	8ea60613          	add	a2,a2,-1814 # 80021118 <__func__.1+0x4488>
    80010836:	0000c517          	auipc	a0,0xc
    8001083a:	75a50513          	add	a0,a0,1882 # 8001cf90 <__func__.1+0x300>
    8001083e:	38d0a0ef          	jal	8001b3ca <printf>
    80010842:	00144783          	lbu	a5,1(s0)
    80010846:	0000c597          	auipc	a1,0xc
    8001084a:	72258593          	add	a1,a1,1826 # 8001cf68 <__func__.1+0x2d8>
    8001084e:	c791                	beqz	a5,8001085a <software_interrupt_ssi+0x310>
    80010850:	641c                	ld	a5,8(s0)
    80010852:	197e                	sll	s2,s2,0x3f
    80010854:	0905                	add	s2,s2,1
    80010856:	7b278463          	beq	a5,s2,80010ffe <software_interrupt_ssi+0xab4>
    8001085a:	0000c517          	auipc	a0,0xc
    8001085e:	74e50513          	add	a0,a0,1870 # 8001cfa8 <__func__.1+0x318>
    80010862:	3690a0ef          	jal	8001b3ca <printf>
    80010866:	00144783          	lbu	a5,1(s0)
    8001086a:	c799                	beqz	a5,80010878 <software_interrupt_ssi+0x32e>
    8001086c:	57fd                	li	a5,-1
    8001086e:	6418                	ld	a4,8(s0)
    80010870:	17fe                	sll	a5,a5,0x3f
    80010872:	0785                	add	a5,a5,1
    80010874:	66f70963          	beq	a4,a5,80010ee6 <software_interrupt_ssi+0x99c>
    80010878:	0000c517          	auipc	a0,0xc
    8001087c:	73850513          	add	a0,a0,1848 # 8001cfb0 <__func__.1+0x320>
    80010880:	34b0a0ef          	jal	8001b3ca <printf>
    80010884:	02900513          	li	a0,41
    80010888:	215090ef          	jal	8001a29c <putchar>
    8001088c:	4529                	li	a0,10
    8001088e:	20f090ef          	jal	8001a29c <putchar>
    80010892:	c491                	beqz	s1,8001089e <software_interrupt_ssi+0x354>
    80010894:	00144783          	lbu	a5,1(s0)
    80010898:	4481                	li	s1,0
    8001089a:	5c079463          	bnez	a5,80010e62 <software_interrupt_ssi+0x918>
        excpt.priv == PRIV_HS
    );


    //HSsstatus.sie=1sip.SSIP=0sie.SSIE=0
    TEST_SETUP_EXCEPT();
    8001089e:	0ff0000f          	fence
    800108a2:	4785                	li	a5,1
    800108a4:	00f41023          	sh	a5,0(s0)
    800108a8:	0002c797          	auipc	a5,0x2c
    800108ac:	7a07b023          	sd	zero,1952(a5) # 8003d048 <excpt+0x38>
    800108b0:	0ff0000f          	fence
    goto_priv(PRIV_M);
    800108b4:	4511                	li	a0,4
    800108b6:	a28f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    800108ba:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SSIE);
    800108be:	10417073          	csrc	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    800108c2:	14417073          	csrc	sip,2

    goto_priv(PRIV_HS);
    800108c6:	450d                	li	a0,3
    800108c8:	a16f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1",
    800108cc:	08200593          	li	a1,130
    800108d0:	00011617          	auipc	a2,0x11
    800108d4:	8a860613          	add	a2,a2,-1880 # 80021178 <__func__.1+0x44e8>
    800108d8:	0000c517          	auipc	a0,0xc
    800108dc:	6b850513          	add	a0,a0,1720 # 8001cf90 <__func__.1+0x300>
    800108e0:	2eb0a0ef          	jal	8001b3ca <printf>
    800108e4:	00144783          	lbu	a5,1(s0)
    800108e8:	0000c597          	auipc	a1,0xc
    800108ec:	68058593          	add	a1,a1,1664 # 8001cf68 <__func__.1+0x2d8>
    800108f0:	e789                	bnez	a5,800108fa <software_interrupt_ssi+0x3b0>
    800108f2:	0000c597          	auipc	a1,0xc
    800108f6:	66658593          	add	a1,a1,1638 # 8001cf58 <__func__.1+0x2c8>
    800108fa:	0000c517          	auipc	a0,0xc
    800108fe:	6ae50513          	add	a0,a0,1710 # 8001cfa8 <__func__.1+0x318>
    80010902:	2c90a0ef          	jal	8001b3ca <printf>
    80010906:	00144783          	lbu	a5,1(s0)
    8001090a:	62079a63          	bnez	a5,80010f3e <software_interrupt_ssi+0x9f4>
    8001090e:	4529                	li	a0,10
    80010910:	18d090ef          	jal	8001a29c <putchar>
    80010914:	c489                	beqz	s1,8001091e <software_interrupt_ssi+0x3d4>
    80010916:	00144483          	lbu	s1,1(s0)
    8001091a:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

    //HSsstatus.sie=0sip.SSIP=0sie.SSIE=0
    TEST_SETUP_EXCEPT();
    8001091e:	0ff0000f          	fence
    80010922:	4785                	li	a5,1
    80010924:	00f41023          	sh	a5,0(s0)
    80010928:	0002c797          	auipc	a5,0x2c
    8001092c:	7207b023          	sd	zero,1824(a5) # 8003d048 <excpt+0x38>
    80010930:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010934:	4511                	li	a0,4
    80010936:	9a8f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    8001093a:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SSIE);
    8001093e:	10417073          	csrc	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010942:	14417073          	csrc	sip,2

    goto_priv(PRIV_HS);
    80010946:	450d                	li	a0,3
    80010948:	996f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=0 and sip.ssip=0 and sie.ssie=0",
    8001094c:	08200593          	li	a1,130
    80010950:	00011617          	auipc	a2,0x11
    80010954:	87860613          	add	a2,a2,-1928 # 800211c8 <__func__.1+0x4538>
    80010958:	0000c517          	auipc	a0,0xc
    8001095c:	63850513          	add	a0,a0,1592 # 8001cf90 <__func__.1+0x300>
    80010960:	26b0a0ef          	jal	8001b3ca <printf>
    80010964:	00144783          	lbu	a5,1(s0)
    80010968:	0000c597          	auipc	a1,0xc
    8001096c:	60058593          	add	a1,a1,1536 # 8001cf68 <__func__.1+0x2d8>
    80010970:	e789                	bnez	a5,8001097a <software_interrupt_ssi+0x430>
    80010972:	0000c597          	auipc	a1,0xc
    80010976:	5e658593          	add	a1,a1,1510 # 8001cf58 <__func__.1+0x2c8>
    8001097a:	0000c517          	auipc	a0,0xc
    8001097e:	62e50513          	add	a0,a0,1582 # 8001cfa8 <__func__.1+0x318>
    80010982:	2490a0ef          	jal	8001b3ca <printf>
    80010986:	00144783          	lbu	a5,1(s0)
    8001098a:	58079f63          	bnez	a5,80010f28 <software_interrupt_ssi+0x9de>
    8001098e:	4529                	li	a0,10
    80010990:	10d090ef          	jal	8001a29c <putchar>
    80010994:	c489                	beqz	s1,8001099e <software_interrupt_ssi+0x454>
    80010996:	00144483          	lbu	s1,1(s0)
    8001099a:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

//VS-mode

    TEST_SETUP_EXCEPT();
    8001099e:	0ff0000f          	fence
    800109a2:	4785                	li	a5,1
    800109a4:	00f41023          	sh	a5,0(s0)
    800109a8:	0002c717          	auipc	a4,0x2c
    800109ac:	6a073023          	sd	zero,1696(a4) # 8003d048 <excpt+0x38>
    800109b0:	0ff0000f          	fence
    //VSsstatus.sie=1sipsieSSIPSSIE
    TEST_SETUP_EXCEPT();
    800109b4:	0ff0000f          	fence
    800109b8:	0002c717          	auipc	a4,0x2c
    800109bc:	68073823          	sd	zero,1680(a4) # 8003d048 <excpt+0x38>
    800109c0:	00f41023          	sh	a5,0(s0)
    800109c4:	0ff0000f          	fence
    goto_priv(PRIV_M);
    800109c8:	4511                	li	a0,4
    800109ca:	914f00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);    
    800109ce:	10016073          	csrs	sstatus,2
    CSRS(CSR_SIE,SIE_SSIE);
    800109d2:	10416073          	csrs	sie,2
    CSRW(CSR_MIDELEG,0);
    800109d6:	30305073          	csrw	mideleg,0
    CSRS(CSR_SIP,SIP_SSIP);     //read-only
    800109da:	14416073          	csrs	sip,2

    goto_priv(PRIV_VS);
    800109de:	4509                	li	a0,2
    800109e0:	8fef00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    800109e4:	08200593          	li	a1,130
    800109e8:	00011617          	auipc	a2,0x11
    800109ec:	83060613          	add	a2,a2,-2000 # 80021218 <__func__.1+0x4588>
    800109f0:	0000c517          	auipc	a0,0xc
    800109f4:	5a050513          	add	a0,a0,1440 # 8001cf90 <__func__.1+0x300>
    800109f8:	1d30a0ef          	jal	8001b3ca <printf>
    800109fc:	00144783          	lbu	a5,1(s0)
    80010a00:	0000c597          	auipc	a1,0xc
    80010a04:	56858593          	add	a1,a1,1384 # 8001cf68 <__func__.1+0x2d8>
    80010a08:	c799                	beqz	a5,80010a16 <software_interrupt_ssi+0x4cc>
    80010a0a:	57fd                	li	a5,-1
    80010a0c:	6418                	ld	a4,8(s0)
    80010a0e:	17fe                	sll	a5,a5,0x3f
    80010a10:	0785                	add	a5,a5,1
    80010a12:	60f70063          	beq	a4,a5,80011012 <software_interrupt_ssi+0xac8>
    80010a16:	0000c517          	auipc	a0,0xc
    80010a1a:	59250513          	add	a0,a0,1426 # 8001cfa8 <__func__.1+0x318>
    80010a1e:	1ad0a0ef          	jal	8001b3ca <printf>
    80010a22:	00144783          	lbu	a5,1(s0)
    80010a26:	c799                	beqz	a5,80010a34 <software_interrupt_ssi+0x4ea>
    80010a28:	57fd                	li	a5,-1
    80010a2a:	6418                	ld	a4,8(s0)
    80010a2c:	17fe                	sll	a5,a5,0x3f
    80010a2e:	0785                	add	a5,a5,1
    80010a30:	48f70763          	beq	a4,a5,80010ebe <software_interrupt_ssi+0x974>
    80010a34:	0000c517          	auipc	a0,0xc
    80010a38:	57c50513          	add	a0,a0,1404 # 8001cfb0 <__func__.1+0x320>
    80010a3c:	18f0a0ef          	jal	8001b3ca <printf>
    80010a40:	02900513          	li	a0,41
    80010a44:	059090ef          	jal	8001a29c <putchar>
    80010a48:	4529                	li	a0,10
    80010a4a:	053090ef          	jal	8001a29c <putchar>
    80010a4e:	c491                	beqz	s1,80010a5a <software_interrupt_ssi+0x510>
    80010a50:	00144783          	lbu	a5,1(s0)
    80010a54:	4481                	li	s1,0
    80010a56:	3e079b63          	bnez	a5,80010e4c <software_interrupt_ssi+0x902>
        excpt.cause == CAUSE_SSI &&
        excpt.priv == PRIV_M
    ); 

    //VSsstatus.sie=1sipsieSSIPSSE
    TEST_SETUP_EXCEPT();
    80010a5a:	0ff0000f          	fence
    80010a5e:	4785                	li	a5,1
    80010a60:	00f41023          	sh	a5,0(s0)
    80010a64:	0002c797          	auipc	a5,0x2c
    80010a68:	5e07b223          	sd	zero,1508(a5) # 8003d048 <excpt+0x38>
    80010a6c:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010a70:	4511                	li	a0,4
    80010a72:	86cf00ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010a76:	10016073          	csrs	sstatus,2
    CSRW(CSR_MIDELEG,(uint64_t)-1);  
    80010a7a:	597d                	li	s2,-1
    80010a7c:	30391073          	csrw	mideleg,s2
    CSRS(CSR_SIE,SIE_SSIE);
    80010a80:	10416073          	csrs	sie,2
    CSRS(CSR_SIP,SIP_SSIP);     //read-only
    80010a84:	14416073          	csrs	sip,2

    goto_priv(PRIV_VS);
    80010a88:	4509                	li	a0,2
    80010a8a:	854f00ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    80010a8e:	08200593          	li	a1,130
    80010a92:	00010617          	auipc	a2,0x10
    80010a96:	7f660613          	add	a2,a2,2038 # 80021288 <__func__.1+0x45f8>
    80010a9a:	0000c517          	auipc	a0,0xc
    80010a9e:	4f650513          	add	a0,a0,1270 # 8001cf90 <__func__.1+0x300>
    80010aa2:	1290a0ef          	jal	8001b3ca <printf>
    80010aa6:	00144783          	lbu	a5,1(s0)
    80010aaa:	0000c597          	auipc	a1,0xc
    80010aae:	4be58593          	add	a1,a1,1214 # 8001cf68 <__func__.1+0x2d8>
    80010ab2:	c791                	beqz	a5,80010abe <software_interrupt_ssi+0x574>
    80010ab4:	641c                	ld	a5,8(s0)
    80010ab6:	197e                	sll	s2,s2,0x3f
    80010ab8:	0905                	add	s2,s2,1
    80010aba:	51278f63          	beq	a5,s2,80010fd8 <software_interrupt_ssi+0xa8e>
    80010abe:	0000c517          	auipc	a0,0xc
    80010ac2:	4ea50513          	add	a0,a0,1258 # 8001cfa8 <__func__.1+0x318>
    80010ac6:	1050a0ef          	jal	8001b3ca <printf>
    80010aca:	00144783          	lbu	a5,1(s0)
    80010ace:	c799                	beqz	a5,80010adc <software_interrupt_ssi+0x592>
    80010ad0:	57fd                	li	a5,-1
    80010ad2:	6418                	ld	a4,8(s0)
    80010ad4:	17fe                	sll	a5,a5,0x3f
    80010ad6:	0785                	add	a5,a5,1
    80010ad8:	3ef70863          	beq	a4,a5,80010ec8 <software_interrupt_ssi+0x97e>
    80010adc:	0000c517          	auipc	a0,0xc
    80010ae0:	4d450513          	add	a0,a0,1236 # 8001cfb0 <__func__.1+0x320>
    80010ae4:	0e70a0ef          	jal	8001b3ca <printf>
    80010ae8:	02900513          	li	a0,41
    80010aec:	7b0090ef          	jal	8001a29c <putchar>
    80010af0:	4529                	li	a0,10
    80010af2:	7aa090ef          	jal	8001a29c <putchar>
    80010af6:	c491                	beqz	s1,80010b02 <software_interrupt_ssi+0x5b8>
    80010af8:	00144783          	lbu	a5,1(s0)
    80010afc:	4481                	li	s1,0
    80010afe:	32079c63          	bnez	a5,80010e36 <software_interrupt_ssi+0x8ec>
        excpt.priv == PRIV_HS
    ); 


    //VSsstatus.sie=1sip.SSIP=1sie.SSIE=0
    TEST_SETUP_EXCEPT();
    80010b02:	0ff0000f          	fence
    80010b06:	4785                	li	a5,1
    80010b08:	00f41023          	sh	a5,0(s0)
    80010b0c:	0002c797          	auipc	a5,0x2c
    80010b10:	5207be23          	sd	zero,1340(a5) # 8003d048 <excpt+0x38>
    80010b14:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010b18:	4511                	li	a0,4
    80010b1a:	fc5ef0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010b1e:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SSIE);
    80010b22:	10417073          	csrc	sie,2
    CSRS(CSR_SIP,SIP_SSIP);    
    80010b26:	14416073          	csrs	sip,2

    goto_priv(PRIV_VS);
    80010b2a:	4509                	li	a0,2
    80010b2c:	fb3ef0ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to interrupt pending when sstatus.sie=1 and sip.ssip=1 and sie.ssie=0",
    80010b30:	08200593          	li	a1,130
    80010b34:	00010617          	auipc	a2,0x10
    80010b38:	7c460613          	add	a2,a2,1988 # 800212f8 <__func__.1+0x4668>
    80010b3c:	0000c517          	auipc	a0,0xc
    80010b40:	45450513          	add	a0,a0,1108 # 8001cf90 <__func__.1+0x300>
    80010b44:	0870a0ef          	jal	8001b3ca <printf>
    80010b48:	00144783          	lbu	a5,1(s0)
    80010b4c:	0000c597          	auipc	a1,0xc
    80010b50:	41c58593          	add	a1,a1,1052 # 8001cf68 <__func__.1+0x2d8>
    80010b54:	e789                	bnez	a5,80010b5e <software_interrupt_ssi+0x614>
    80010b56:	0000c597          	auipc	a1,0xc
    80010b5a:	40258593          	add	a1,a1,1026 # 8001cf58 <__func__.1+0x2c8>
    80010b5e:	0000c517          	auipc	a0,0xc
    80010b62:	44a50513          	add	a0,a0,1098 # 8001cfa8 <__func__.1+0x318>
    80010b66:	0650a0ef          	jal	8001b3ca <printf>
    80010b6a:	00144783          	lbu	a5,1(s0)
    80010b6e:	38079663          	bnez	a5,80010efa <software_interrupt_ssi+0x9b0>
    80010b72:	4529                	li	a0,10
    80010b74:	728090ef          	jal	8001a29c <putchar>
    80010b78:	c489                	beqz	s1,80010b82 <software_interrupt_ssi+0x638>
    80010b7a:	00144483          	lbu	s1,1(s0)
    80010b7e:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

    //VSsstatus.sie=1sip.SSIP=0sie.SSIE=1
    TEST_SETUP_EXCEPT();
    80010b82:	0ff0000f          	fence
    80010b86:	4785                	li	a5,1
    80010b88:	00f41023          	sh	a5,0(s0)
    80010b8c:	0002c797          	auipc	a5,0x2c
    80010b90:	4a07be23          	sd	zero,1212(a5) # 8003d048 <excpt+0x38>
    80010b94:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010b98:	4511                	li	a0,4
    80010b9a:	f45ef0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010b9e:	10016073          	csrs	sstatus,2
    CSRW(CSR_MIDELEG,0);  
    80010ba2:	30305073          	csrw	mideleg,0
    CSRS(CSR_SIE,SIE_SSIE);
    80010ba6:	10416073          	csrs	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010baa:	14417073          	csrc	sip,2

    goto_priv(PRIV_VS);
    80010bae:	4509                	li	a0,2
    80010bb0:	f2fef0ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010bb4:	08200593          	li	a1,130
    80010bb8:	00010617          	auipc	a2,0x10
    80010bbc:	79860613          	add	a2,a2,1944 # 80021350 <__func__.1+0x46c0>
    80010bc0:	0000c517          	auipc	a0,0xc
    80010bc4:	3d050513          	add	a0,a0,976 # 8001cf90 <__func__.1+0x300>
    80010bc8:	0030a0ef          	jal	8001b3ca <printf>
    80010bcc:	00144783          	lbu	a5,1(s0)
    80010bd0:	0000c597          	auipc	a1,0xc
    80010bd4:	39858593          	add	a1,a1,920 # 8001cf68 <__func__.1+0x2d8>
    80010bd8:	c799                	beqz	a5,80010be6 <software_interrupt_ssi+0x69c>
    80010bda:	57fd                	li	a5,-1
    80010bdc:	6418                	ld	a4,8(s0)
    80010bde:	17fe                	sll	a5,a5,0x3f
    80010be0:	0785                	add	a5,a5,1
    80010be2:	38f70f63          	beq	a4,a5,80010f80 <software_interrupt_ssi+0xa36>
    80010be6:	0000c517          	auipc	a0,0xc
    80010bea:	3c250513          	add	a0,a0,962 # 8001cfa8 <__func__.1+0x318>
    80010bee:	7dc0a0ef          	jal	8001b3ca <printf>
    80010bf2:	00144783          	lbu	a5,1(s0)
    80010bf6:	c799                	beqz	a5,80010c04 <software_interrupt_ssi+0x6ba>
    80010bf8:	57fd                	li	a5,-1
    80010bfa:	6418                	ld	a4,8(s0)
    80010bfc:	17fe                	sll	a5,a5,0x3f
    80010bfe:	0785                	add	a5,a5,1
    80010c00:	2ef70863          	beq	a4,a5,80010ef0 <software_interrupt_ssi+0x9a6>
    80010c04:	0000c517          	auipc	a0,0xc
    80010c08:	3ac50513          	add	a0,a0,940 # 8001cfb0 <__func__.1+0x320>
    80010c0c:	7be0a0ef          	jal	8001b3ca <printf>
    80010c10:	02900513          	li	a0,41
    80010c14:	688090ef          	jal	8001a29c <putchar>
    80010c18:	4529                	li	a0,10
    80010c1a:	682090ef          	jal	8001a29c <putchar>
    80010c1e:	c491                	beqz	s1,80010c2a <software_interrupt_ssi+0x6e0>
    80010c20:	00144783          	lbu	a5,1(s0)
    80010c24:	4481                	li	s1,0
    80010c26:	1e079d63          	bnez	a5,80010e20 <software_interrupt_ssi+0x8d6>
        excpt.cause == CAUSE_SSI &&
        excpt.priv == PRIV_M
    );

    //VSsstatus.sie=1sip.SSIP=0sie.SSIE=1
    TEST_SETUP_EXCEPT();
    80010c2a:	0ff0000f          	fence
    80010c2e:	4785                	li	a5,1
    80010c30:	00f41023          	sh	a5,0(s0)
    80010c34:	0002c797          	auipc	a5,0x2c
    80010c38:	4007ba23          	sd	zero,1044(a5) # 8003d048 <excpt+0x38>
    80010c3c:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010c40:	4511                	li	a0,4
    80010c42:	e9def0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010c46:	10016073          	csrs	sstatus,2
    CSRW(CSR_MIDELEG,(uint64_t)-1);  
    80010c4a:	597d                	li	s2,-1
    80010c4c:	30391073          	csrw	mideleg,s2
    CSRS(CSR_SIE,SIE_SSIE);
    80010c50:	10416073          	csrs	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010c54:	14417073          	csrc	sip,2

    goto_priv(PRIV_VS);
    80010c58:	4509                	li	a0,2
    80010c5a:	e85ef0ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010c5e:	08200593          	li	a1,130
    80010c62:	00010617          	auipc	a2,0x10
    80010c66:	75e60613          	add	a2,a2,1886 # 800213c0 <__func__.1+0x4730>
    80010c6a:	0000c517          	auipc	a0,0xc
    80010c6e:	32650513          	add	a0,a0,806 # 8001cf90 <__func__.1+0x300>
    80010c72:	7580a0ef          	jal	8001b3ca <printf>
    80010c76:	00144783          	lbu	a5,1(s0)
    80010c7a:	0000c597          	auipc	a1,0xc
    80010c7e:	2ee58593          	add	a1,a1,750 # 8001cf68 <__func__.1+0x2d8>
    80010c82:	c791                	beqz	a5,80010c8e <software_interrupt_ssi+0x744>
    80010c84:	641c                	ld	a5,8(s0)
    80010c86:	197e                	sll	s2,s2,0x3f
    80010c88:	0905                	add	s2,s2,1
    80010c8a:	33278e63          	beq	a5,s2,80010fc6 <software_interrupt_ssi+0xa7c>
    80010c8e:	0000c517          	auipc	a0,0xc
    80010c92:	31a50513          	add	a0,a0,794 # 8001cfa8 <__func__.1+0x318>
    80010c96:	7340a0ef          	jal	8001b3ca <printf>
    80010c9a:	00144783          	lbu	a5,1(s0)
    80010c9e:	c799                	beqz	a5,80010cac <software_interrupt_ssi+0x762>
    80010ca0:	57fd                	li	a5,-1
    80010ca2:	6418                	ld	a4,8(s0)
    80010ca4:	17fe                	sll	a5,a5,0x3f
    80010ca6:	0785                	add	a5,a5,1
    80010ca8:	22f70563          	beq	a4,a5,80010ed2 <software_interrupt_ssi+0x988>
    80010cac:	0000c517          	auipc	a0,0xc
    80010cb0:	30450513          	add	a0,a0,772 # 8001cfb0 <__func__.1+0x320>
    80010cb4:	7160a0ef          	jal	8001b3ca <printf>
    80010cb8:	02900513          	li	a0,41
    80010cbc:	5e0090ef          	jal	8001a29c <putchar>
    80010cc0:	4529                	li	a0,10
    80010cc2:	5da090ef          	jal	8001a29c <putchar>
    80010cc6:	c491                	beqz	s1,80010cd2 <software_interrupt_ssi+0x788>
    80010cc8:	00144783          	lbu	a5,1(s0)
    80010ccc:	4481                	li	s1,0
    80010cce:	12079e63          	bnez	a5,80010e0a <software_interrupt_ssi+0x8c0>
        excpt.priv == PRIV_HS
    );


    //VSsstatus.sie=1sip.SSIP=0sie.SSIE=0
    TEST_SETUP_EXCEPT();
    80010cd2:	0ff0000f          	fence
    80010cd6:	4785                	li	a5,1
    80010cd8:	00f41023          	sh	a5,0(s0)
    80010cdc:	0002c797          	auipc	a5,0x2c
    80010ce0:	3607b623          	sd	zero,876(a5) # 8003d048 <excpt+0x38>
    80010ce4:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010ce8:	4511                	li	a0,4
    80010cea:	df5ef0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010cee:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SSIE);
    80010cf2:	10417073          	csrc	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010cf6:	14417073          	csrc	sip,2

    goto_priv(PRIV_VS);
    80010cfa:	4509                	li	a0,2
    80010cfc:	de3ef0ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1",
    80010d00:	08200593          	li	a1,130
    80010d04:	00010617          	auipc	a2,0x10
    80010d08:	71c60613          	add	a2,a2,1820 # 80021420 <__func__.1+0x4790>
    80010d0c:	0000c517          	auipc	a0,0xc
    80010d10:	28450513          	add	a0,a0,644 # 8001cf90 <__func__.1+0x300>
    80010d14:	6b60a0ef          	jal	8001b3ca <printf>
    80010d18:	00144783          	lbu	a5,1(s0)
    80010d1c:	0000c597          	auipc	a1,0xc
    80010d20:	24c58593          	add	a1,a1,588 # 8001cf68 <__func__.1+0x2d8>
    80010d24:	e789                	bnez	a5,80010d2e <software_interrupt_ssi+0x7e4>
    80010d26:	0000c597          	auipc	a1,0xc
    80010d2a:	23258593          	add	a1,a1,562 # 8001cf58 <__func__.1+0x2c8>
    80010d2e:	0000c517          	auipc	a0,0xc
    80010d32:	27a50513          	add	a0,a0,634 # 8001cfa8 <__func__.1+0x318>
    80010d36:	6940a0ef          	jal	8001b3ca <printf>
    80010d3a:	00144783          	lbu	a5,1(s0)
    80010d3e:	22079663          	bnez	a5,80010f6a <software_interrupt_ssi+0xa20>
    80010d42:	4529                	li	a0,10
    80010d44:	558090ef          	jal	8001a29c <putchar>
    80010d48:	c489                	beqz	s1,80010d52 <software_interrupt_ssi+0x808>
    80010d4a:	00144483          	lbu	s1,1(s0)
    80010d4e:	0014c493          	xor	s1,s1,1
        excpt.triggered == false
    );

    //VSsstatus.sie=0sip.SSIP=0sie.SSIE=0
    TEST_SETUP_EXCEPT();
    80010d52:	0ff0000f          	fence
    80010d56:	4785                	li	a5,1
    80010d58:	00f41023          	sh	a5,0(s0)
    80010d5c:	0002c797          	auipc	a5,0x2c
    80010d60:	2e07b623          	sd	zero,748(a5) # 8003d048 <excpt+0x38>
    80010d64:	0ff0000f          	fence
    goto_priv(PRIV_M);
    80010d68:	4511                	li	a0,4
    80010d6a:	d75ef0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_SSTATUS,SSTATUS_SIE_BIT);  
    80010d6e:	10016073          	csrs	sstatus,2
    CSRC(CSR_SIE,SIE_SSIE);
    80010d72:	10417073          	csrc	sie,2
    CSRC(CSR_SIP,SIP_SSIP);    
    80010d76:	14417073          	csrc	sip,2

    goto_priv(PRIV_VS);
    80010d7a:	4509                	li	a0,2
    80010d7c:	d63ef0ef          	jal	80000ade <goto_priv>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=0 and sip.ssip=0 and sie.ssie=0",
    80010d80:	08200593          	li	a1,130
    80010d84:	00010617          	auipc	a2,0x10
    80010d88:	6ec60613          	add	a2,a2,1772 # 80021470 <__func__.1+0x47e0>
    80010d8c:	0000c517          	auipc	a0,0xc
    80010d90:	20450513          	add	a0,a0,516 # 8001cf90 <__func__.1+0x300>
    80010d94:	6360a0ef          	jal	8001b3ca <printf>
    80010d98:	00144783          	lbu	a5,1(s0)
    80010d9c:	0000c597          	auipc	a1,0xc
    80010da0:	1cc58593          	add	a1,a1,460 # 8001cf68 <__func__.1+0x2d8>
    80010da4:	e789                	bnez	a5,80010dae <software_interrupt_ssi+0x864>
    80010da6:	0000c597          	auipc	a1,0xc
    80010daa:	1b258593          	add	a1,a1,434 # 8001cf58 <__func__.1+0x2c8>
    80010dae:	0000c517          	auipc	a0,0xc
    80010db2:	1fa50513          	add	a0,a0,506 # 8001cfa8 <__func__.1+0x318>
    80010db6:	6140a0ef          	jal	8001b3ca <printf>
    80010dba:	00144783          	lbu	a5,1(s0)
    80010dbe:	18079b63          	bnez	a5,80010f54 <software_interrupt_ssi+0xa0a>
    80010dc2:	4529                	li	a0,10
    80010dc4:	4d8090ef          	jal	8001a29c <putchar>
    80010dc8:	c481                	beqz	s1,80010dd0 <software_interrupt_ssi+0x886>
    80010dca:	00144783          	lbu	a5,1(s0)
    80010dce:	cb85                	beqz	a5,80010dfe <software_interrupt_ssi+0x8b4>
    80010dd0:	4401                	li	s0,0
        excpt.triggered == false
    );

    TEST_END();
    80010dd2:	0000c597          	auipc	a1,0xc
    80010dd6:	19658593          	add	a1,a1,406 # 8001cf68 <__func__.1+0x2d8>
    80010dda:	0000c517          	auipc	a0,0xc
    80010dde:	23650513          	add	a0,a0,566 # 8001d010 <__func__.1+0x380>
    80010de2:	5e80a0ef          	jal	8001b3ca <printf>
    80010de6:	4511                	li	a0,4
    80010de8:	cf7ef0ef          	jal	80000ade <goto_priv>
    80010dec:	d3af00ef          	jal	80001326 <reset_state>
}
    80010df0:	60e2                	ld	ra,24(sp)
    80010df2:	8522                	mv	a0,s0
    80010df4:	6442                	ld	s0,16(sp)
    80010df6:	64a2                	ld	s1,8(sp)
    80010df8:	6902                	ld	s2,0(sp)
    80010dfa:	6105                	add	sp,sp,32
    80010dfc:	8082                	ret
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=0 and sip.ssip=0 and sie.ssie=0",
    80010dfe:	4405                	li	s0,1
    TEST_END();
    80010e00:	0000c597          	auipc	a1,0xc
    80010e04:	15858593          	add	a1,a1,344 # 8001cf58 <__func__.1+0x2c8>
    80010e08:	bfc9                	j	80010dda <software_interrupt_ssi+0x890>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010e0a:	57fd                	li	a5,-1
    80010e0c:	6418                	ld	a4,8(s0)
    80010e0e:	17fe                	sll	a5,a5,0x3f
    80010e10:	0785                	add	a5,a5,1
    80010e12:	ecf710e3          	bne	a4,a5,80010cd2 <software_interrupt_ssi+0x788>
    80010e16:	4044                	lw	s1,4(s0)
    80010e18:	14f5                	add	s1,s1,-3
    80010e1a:	0014b493          	seqz	s1,s1
    80010e1e:	bd55                	j	80010cd2 <software_interrupt_ssi+0x788>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010e20:	57fd                	li	a5,-1
    80010e22:	6418                	ld	a4,8(s0)
    80010e24:	17fe                	sll	a5,a5,0x3f
    80010e26:	0785                	add	a5,a5,1
    80010e28:	e0f711e3          	bne	a4,a5,80010c2a <software_interrupt_ssi+0x6e0>
    80010e2c:	4044                	lw	s1,4(s0)
    80010e2e:	14f1                	add	s1,s1,-4
    80010e30:	0014b493          	seqz	s1,s1
    80010e34:	bbdd                	j	80010c2a <software_interrupt_ssi+0x6e0>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    80010e36:	57fd                	li	a5,-1
    80010e38:	6418                	ld	a4,8(s0)
    80010e3a:	17fe                	sll	a5,a5,0x3f
    80010e3c:	0785                	add	a5,a5,1
    80010e3e:	ccf712e3          	bne	a4,a5,80010b02 <software_interrupt_ssi+0x5b8>
    80010e42:	4044                	lw	s1,4(s0)
    80010e44:	14f5                	add	s1,s1,-3
    80010e46:	0014b493          	seqz	s1,s1
    80010e4a:	b965                	j	80010b02 <software_interrupt_ssi+0x5b8>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    80010e4c:	57fd                	li	a5,-1
    80010e4e:	6418                	ld	a4,8(s0)
    80010e50:	17fe                	sll	a5,a5,0x3f
    80010e52:	0785                	add	a5,a5,1
    80010e54:	c0f713e3          	bne	a4,a5,80010a5a <software_interrupt_ssi+0x510>
    80010e58:	4044                	lw	s1,4(s0)
    80010e5a:	14f1                	add	s1,s1,-4
    80010e5c:	0014b493          	seqz	s1,s1
    80010e60:	beed                	j	80010a5a <software_interrupt_ssi+0x510>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010e62:	57fd                	li	a5,-1
    80010e64:	6418                	ld	a4,8(s0)
    80010e66:	17fe                	sll	a5,a5,0x3f
    80010e68:	0785                	add	a5,a5,1
    80010e6a:	a2f71ae3          	bne	a4,a5,8001089e <software_interrupt_ssi+0x354>
    80010e6e:	4044                	lw	s1,4(s0)
    80010e70:	14f5                	add	s1,s1,-3
    80010e72:	0014b493          	seqz	s1,s1
    80010e76:	b425                	j	8001089e <software_interrupt_ssi+0x354>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010e78:	57fd                	li	a5,-1
    80010e7a:	6418                	ld	a4,8(s0)
    80010e7c:	17fe                	sll	a5,a5,0x3f
    80010e7e:	0785                	add	a5,a5,1
    80010e80:	96f71be3          	bne	a4,a5,800107f6 <software_interrupt_ssi+0x2ac>
    80010e84:	4044                	lw	s1,4(s0)
    80010e86:	14f1                	add	s1,s1,-4
    80010e88:	0014b493          	seqz	s1,s1
    80010e8c:	b2ad                	j	800107f6 <software_interrupt_ssi+0x2ac>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    80010e8e:	57fd                	li	a5,-1
    80010e90:	6418                	ld	a4,8(s0)
    80010e92:	17fe                	sll	a5,a5,0x3f
    80010e94:	0785                	add	a5,a5,1
    80010e96:	82f71ce3          	bne	a4,a5,800106ce <software_interrupt_ssi+0x184>
    80010e9a:	4044                	lw	s1,4(s0)
    80010e9c:	14f5                	add	s1,s1,-3
    80010e9e:	0014b493          	seqz	s1,s1
    80010ea2:	82dff06f          	j	800106ce <software_interrupt_ssi+0x184>
    80010ea6:	4058                	lw	a4,4(s0)
    80010ea8:	478d                	li	a5,3
    80010eaa:	fef71f63          	bne	a4,a5,800106a8 <software_interrupt_ssi+0x15e>
    80010eae:	80fff06f          	j	800106bc <software_interrupt_ssi+0x172>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    80010eb2:	4058                	lw	a4,4(s0)
    80010eb4:	4791                	li	a5,4
    80010eb6:	f4f71163          	bne	a4,a5,800105f8 <software_interrupt_ssi+0xae>
    80010eba:	f52ff06f          	j	8001060c <software_interrupt_ssi+0xc2>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    80010ebe:	4058                	lw	a4,4(s0)
    80010ec0:	4791                	li	a5,4
    80010ec2:	b6f719e3          	bne	a4,a5,80010a34 <software_interrupt_ssi+0x4ea>
    80010ec6:	b649                	j	80010a48 <software_interrupt_ssi+0x4fe>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    80010ec8:	4058                	lw	a4,4(s0)
    80010eca:	478d                	li	a5,3
    80010ecc:	c0f718e3          	bne	a4,a5,80010adc <software_interrupt_ssi+0x592>
    80010ed0:	b105                	j	80010af0 <software_interrupt_ssi+0x5a6>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010ed2:	4058                	lw	a4,4(s0)
    80010ed4:	478d                	li	a5,3
    80010ed6:	dcf71be3          	bne	a4,a5,80010cac <software_interrupt_ssi+0x762>
    80010eda:	b3dd                	j	80010cc0 <software_interrupt_ssi+0x776>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010edc:	4058                	lw	a4,4(s0)
    80010ede:	4791                	li	a5,4
    80010ee0:	8ef718e3          	bne	a4,a5,800107d0 <software_interrupt_ssi+0x286>
    80010ee4:	b201                	j	800107e4 <software_interrupt_ssi+0x29a>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010ee6:	4058                	lw	a4,4(s0)
    80010ee8:	478d                	li	a5,3
    80010eea:	98f717e3          	bne	a4,a5,80010878 <software_interrupt_ssi+0x32e>
    80010eee:	ba79                	j	8001088c <software_interrupt_ssi+0x342>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010ef0:	4058                	lw	a4,4(s0)
    80010ef2:	4791                	li	a5,4
    80010ef4:	d0f718e3          	bne	a4,a5,80010c04 <software_interrupt_ssi+0x6ba>
    80010ef8:	b305                	j	80010c18 <software_interrupt_ssi+0x6ce>
    TEST_ASSERT("VS mode leads to interrupt pending when sstatus.sie=1 and sip.ssip=1 and sie.ssie=0",
    80010efa:	0000c517          	auipc	a0,0xc
    80010efe:	0b650513          	add	a0,a0,182 # 8001cfb0 <__func__.1+0x320>
    80010f02:	4c80a0ef          	jal	8001b3ca <printf>
    80010f06:	02900513          	li	a0,41
    80010f0a:	392090ef          	jal	8001a29c <putchar>
    80010f0e:	b195                	j	80010b72 <software_interrupt_ssi+0x628>
    TEST_ASSERT("hs mode leads to interrupt pending when sstatus.sie=1 and sip.ssip=1 and sie.ssie=0",
    80010f10:	0000c517          	auipc	a0,0xc
    80010f14:	0a050513          	add	a0,a0,160 # 8001cfb0 <__func__.1+0x320>
    80010f18:	4b20a0ef          	jal	8001b3ca <printf>
    80010f1c:	02900513          	li	a0,41
    80010f20:	37c090ef          	jal	8001a29c <putchar>
    80010f24:	81bff06f          	j	8001073e <software_interrupt_ssi+0x1f4>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=0 and sip.ssip=0 and sie.ssie=0",
    80010f28:	0000c517          	auipc	a0,0xc
    80010f2c:	08850513          	add	a0,a0,136 # 8001cfb0 <__func__.1+0x320>
    80010f30:	49a0a0ef          	jal	8001b3ca <printf>
    80010f34:	02900513          	li	a0,41
    80010f38:	364090ef          	jal	8001a29c <putchar>
    80010f3c:	bc89                	j	8001098e <software_interrupt_ssi+0x444>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1",
    80010f3e:	0000c517          	auipc	a0,0xc
    80010f42:	07250513          	add	a0,a0,114 # 8001cfb0 <__func__.1+0x320>
    80010f46:	4840a0ef          	jal	8001b3ca <printf>
    80010f4a:	02900513          	li	a0,41
    80010f4e:	34e090ef          	jal	8001a29c <putchar>
    80010f52:	ba75                	j	8001090e <software_interrupt_ssi+0x3c4>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=0 and sip.ssip=0 and sie.ssie=0",
    80010f54:	0000c517          	auipc	a0,0xc
    80010f58:	05c50513          	add	a0,a0,92 # 8001cfb0 <__func__.1+0x320>
    80010f5c:	46e0a0ef          	jal	8001b3ca <printf>
    80010f60:	02900513          	li	a0,41
    80010f64:	338090ef          	jal	8001a29c <putchar>
    80010f68:	bda9                	j	80010dc2 <software_interrupt_ssi+0x878>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1",
    80010f6a:	0000c517          	auipc	a0,0xc
    80010f6e:	04650513          	add	a0,a0,70 # 8001cfb0 <__func__.1+0x320>
    80010f72:	4580a0ef          	jal	8001b3ca <printf>
    80010f76:	02900513          	li	a0,41
    80010f7a:	322090ef          	jal	8001a29c <putchar>
    80010f7e:	b3d1                	j	80010d42 <software_interrupt_ssi+0x7f8>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010f80:	4058                	lw	a4,4(s0)
    80010f82:	4791                	li	a5,4
    80010f84:	c6f711e3          	bne	a4,a5,80010be6 <software_interrupt_ssi+0x69c>
    80010f88:	0000c597          	auipc	a1,0xc
    80010f8c:	fd058593          	add	a1,a1,-48 # 8001cf58 <__func__.1+0x2c8>
    80010f90:	b999                	j	80010be6 <software_interrupt_ssi+0x69c>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    80010f92:	4044                	lw	s1,4(s0)
    80010f94:	14f1                	add	s1,s1,-4
    80010f96:	0014b493          	seqz	s1,s1
    80010f9a:	e8cff06f          	j	80010626 <software_interrupt_ssi+0xdc>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    80010f9e:	4058                	lw	a4,4(s0)
    80010fa0:	478d                	li	a5,3
    80010fa2:	eef71463          	bne	a4,a5,8001068a <software_interrupt_ssi+0x140>
    80010fa6:	0000c597          	auipc	a1,0xc
    80010faa:	fb258593          	add	a1,a1,-78 # 8001cf58 <__func__.1+0x2c8>
    80010fae:	edcff06f          	j	8001068a <software_interrupt_ssi+0x140>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=0",
    80010fb2:	4058                	lw	a4,4(s0)
    80010fb4:	4791                	li	a5,4
    80010fb6:	fef71e63          	bne	a4,a5,800107b2 <software_interrupt_ssi+0x268>
    80010fba:	0000c597          	auipc	a1,0xc
    80010fbe:	f9e58593          	add	a1,a1,-98 # 8001cf58 <__func__.1+0x2c8>
    80010fc2:	ff0ff06f          	j	800107b2 <software_interrupt_ssi+0x268>
    TEST_ASSERT("VS mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010fc6:	4058                	lw	a4,4(s0)
    80010fc8:	478d                	li	a5,3
    80010fca:	ccf712e3          	bne	a4,a5,80010c8e <software_interrupt_ssi+0x744>
    80010fce:	0000c597          	auipc	a1,0xc
    80010fd2:	f8a58593          	add	a1,a1,-118 # 8001cf58 <__func__.1+0x2c8>
    80010fd6:	b965                	j	80010c8e <software_interrupt_ssi+0x744>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=1",
    80010fd8:	4058                	lw	a4,4(s0)
    80010fda:	478d                	li	a5,3
    80010fdc:	aef711e3          	bne	a4,a5,80010abe <software_interrupt_ssi+0x574>
    80010fe0:	0000c597          	auipc	a1,0xc
    80010fe4:	f7858593          	add	a1,a1,-136 # 8001cf58 <__func__.1+0x2c8>
    80010fe8:	bcd9                	j	80010abe <software_interrupt_ssi+0x574>
    TEST_ASSERT("hs mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    80010fea:	4058                	lw	a4,4(s0)
    80010fec:	4791                	li	a5,4
    80010fee:	def71663          	bne	a4,a5,800105da <software_interrupt_ssi+0x90>
    80010ff2:	0000c597          	auipc	a1,0xc
    80010ff6:	f6658593          	add	a1,a1,-154 # 8001cf58 <__func__.1+0x2c8>
    80010ffa:	de0ff06f          	j	800105da <software_interrupt_ssi+0x90>
    TEST_ASSERT("hs mode leads to no interrupt when sstatus.sie=1 and sip.ssip=0 and sie.ssie=1 and mideleg=1",
    80010ffe:	4058                	lw	a4,4(s0)
    80011000:	478d                	li	a5,3
    80011002:	84f71ce3          	bne	a4,a5,8001085a <software_interrupt_ssi+0x310>
    80011006:	0000c597          	auipc	a1,0xc
    8001100a:	f5258593          	add	a1,a1,-174 # 8001cf58 <__func__.1+0x2c8>
    8001100e:	84dff06f          	j	8001085a <software_interrupt_ssi+0x310>
    TEST_ASSERT("VS mode leads to hs level software interrupt when sstatus.sie=1 and sip.ssip=1 and sie.ssie=1 and mideleg=0",
    80011012:	4058                	lw	a4,4(s0)
    80011014:	4791                	li	a5,4
    80011016:	a0f710e3          	bne	a4,a5,80010a16 <software_interrupt_ssi+0x4cc>
    8001101a:	0000c597          	auipc	a1,0xc
    8001101e:	f3e58593          	add	a1,a1,-194 # 8001cf58 <__func__.1+0x2c8>
    80011022:	bad5                	j	80010a16 <software_interrupt_ssi+0x4cc>

0000000080011024 <software_interrupt_vssi>:


bool software_interrupt_vssi() {
    80011024:	1141                	add	sp,sp,-16

    TEST_START();
    80011026:	0000b597          	auipc	a1,0xb
    8001102a:	14258593          	add	a1,a1,322 # 8001c168 <__func__.0>
    8001102e:	0000c517          	auipc	a0,0xc
    80011032:	f4a50513          	add	a0,a0,-182 # 8001cf78 <__func__.1+0x2e8>
bool software_interrupt_vssi() {
    80011036:	e406                	sd	ra,8(sp)
    TEST_START();
    80011038:	3920a0ef          	jal	8001b3ca <printf>
    8001103c:	4529                	li	a0,10
    8001103e:	25e090ef          	jal	8001a29c <putchar>

    TEST_SETUP_EXCEPT();
    80011042:	0ff0000f          	fence
    80011046:	0002c797          	auipc	a5,0x2c
    8001104a:	fca78793          	add	a5,a5,-54 # 8003d010 <excpt>
    8001104e:	4705                	li	a4,1
    80011050:	00e79023          	sh	a4,0(a5)
    80011054:	0207bc23          	sd	zero,56(a5)
    80011058:	0ff0000f          	fence

    TEST_END();
    8001105c:	0000c597          	auipc	a1,0xc
    80011060:	efc58593          	add	a1,a1,-260 # 8001cf58 <__func__.1+0x2c8>
    80011064:	0000c517          	auipc	a0,0xc
    80011068:	fac50513          	add	a0,a0,-84 # 8001d010 <__func__.1+0x380>
    8001106c:	35e0a0ef          	jal	8001b3ca <printf>
    80011070:	4511                	li	a0,4
    80011072:	a6def0ef          	jal	80000ade <goto_priv>
    80011076:	ab0f00ef          	jal	80001326 <reset_state>


    8001107a:	60a2                	ld	ra,8(sp)
    8001107c:	4505                	li	a0,1
    8001107e:	0141                	add	sp,sp,16
    80011080:	8082                	ret

0000000080011082 <instruction_page_fault_1>:
#include <rvh_test.h>
#include <page_tables.h>

bool instruction_page_fault_1(){
    80011082:	1101                	add	sp,sp,-32

    TEST_START();
    80011084:	0000b597          	auipc	a1,0xb
    80011088:	0fc58593          	add	a1,a1,252 # 8001c180 <__func__.26>
    8001108c:	0000c517          	auipc	a0,0xc
    80011090:	eec50513          	add	a0,a0,-276 # 8001cf78 <__func__.1+0x2e8>
bool instruction_page_fault_1(){
    80011094:	ec06                	sd	ra,24(sp)
    80011096:	e822                	sd	s0,16(sp)
    80011098:	e426                	sd	s1,8(sp)
    TEST_START();
    8001109a:	3300a0ef          	jal	8001b3ca <printf>
    8001109e:	4529                	li	a0,10
    800110a0:	1fc090ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800110a4:	450d                	li	a0,3
    800110a6:	a39ef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800110aa:	d36ef0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800110ae:	f78ef0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800110b2:	4509                	li	a0,2
    800110b4:	a2bef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800110b8:	dfcef0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_HS);
    800110bc:	450d                	li	a0,3
    800110be:	a21ef0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    800110c2:	4509                	li	a0,2
    800110c4:	93fef0ef          	jal	80000a02 <set_prev_priv>

    //pte.v=0
    vaddr = hs_page_base(VSI_GI);
    TEST_SETUP_EXCEPT();
    800110c8:	0ff0000f          	fence
    800110cc:	4785                	li	a5,1
    800110ce:	0002c417          	auipc	s0,0x2c
    800110d2:	f4240413          	add	s0,s0,-190 # 8003d010 <excpt>
    800110d6:	00f41023          	sh	a5,0(s0)
    800110da:	0002c797          	auipc	a5,0x2c
    800110de:	f607b723          	sd	zero,-146(a5) # 8003d048 <excpt+0x38>
    800110e2:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    800110e6:	400197b7          	lui	a5,0x40019
    800110ea:	078a                	sll	a5,a5,0x2
    800110ec:	00000297          	auipc	t0,0x0
    800110f0:	00c28293          	add	t0,t0,12 # 800110f8 <instruction_page_fault_1+0x76>
    800110f4:	02543c23          	sd	t0,56(s0)
    800110f8:	8782                	jr	a5

    TEST_ASSERT("hs mode fetche instruction when pte.v=0 leads to IPF",
    800110fa:	08200593          	li	a1,130
    800110fe:	00010617          	auipc	a2,0x10
    80011102:	3c260613          	add	a2,a2,962 # 800214c0 <__func__.1+0x4830>
    80011106:	0000c517          	auipc	a0,0xc
    8001110a:	e8a50513          	add	a0,a0,-374 # 8001cf90 <__func__.1+0x300>
    8001110e:	2bc0a0ef          	jal	8001b3ca <printf>
    80011112:	00144783          	lbu	a5,1(s0)
    80011116:	0000c597          	auipc	a1,0xc
    8001111a:	e5258593          	add	a1,a1,-430 # 8001cf68 <__func__.1+0x2d8>
    8001111e:	c789                	beqz	a5,80011128 <instruction_page_fault_1+0xa6>
    80011120:	6418                	ld	a4,8(s0)
    80011122:	47b1                	li	a5,12
    80011124:	12f70563          	beq	a4,a5,8001124e <instruction_page_fault_1+0x1cc>
    80011128:	0000c517          	auipc	a0,0xc
    8001112c:	e8050513          	add	a0,a0,-384 # 8001cfa8 <__func__.1+0x318>
    80011130:	29a0a0ef          	jal	8001b3ca <printf>
    80011134:	00144783          	lbu	a5,1(s0)
    80011138:	c789                	beqz	a5,80011142 <instruction_page_fault_1+0xc0>
    8001113a:	6418                	ld	a4,8(s0)
    8001113c:	47b1                	li	a5,12
    8001113e:	00f70c63          	beq	a4,a5,80011156 <instruction_page_fault_1+0xd4>
    80011142:	0000c517          	auipc	a0,0xc
    80011146:	e6e50513          	add	a0,a0,-402 # 8001cfb0 <__func__.1+0x320>
    8001114a:	2800a0ef          	jal	8001b3ca <printf>
    8001114e:	02900513          	li	a0,41
    80011152:	14a090ef          	jal	8001a29c <putchar>
    80011156:	4529                	li	a0,10
    80011158:	144090ef          	jal	8001a29c <putchar>
    8001115c:	00144783          	lbu	a5,1(s0)
    80011160:	4481                	li	s1,0
    80011162:	c789                	beqz	a5,8001116c <instruction_page_fault_1+0xea>
    80011164:	6404                	ld	s1,8(s0)
    80011166:	14d1                	add	s1,s1,-12
    80011168:	0014b493          	seqz	s1,s1
    );


    //pte.x=0
    vaddr = vs_page_base(VSRW_GRW);
    TEST_SETUP_EXCEPT();
    8001116c:	0ff0000f          	fence
    80011170:	4785                	li	a5,1
    80011172:	00f41023          	sh	a5,0(s0)
    80011176:	0002c797          	auipc	a5,0x2c
    8001117a:	ec07b923          	sd	zero,-302(a5) # 8003d048 <excpt+0x38>
    8001117e:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    80011182:	001007b7          	lui	a5,0x100
    80011186:	05178793          	add	a5,a5,81 # 100051 <STACK_SIZE+0x51>
    8001118a:	07b2                	sll	a5,a5,0xc
    8001118c:	00000297          	auipc	t0,0x0
    80011190:	00c28293          	add	t0,t0,12 # 80011198 <instruction_page_fault_1+0x116>
    80011194:	02543c23          	sd	t0,56(s0)
    80011198:	8782                	jr	a5

    TEST_ASSERT("hs mode fetche instruction when pte.x=0 leads to IPF",
    8001119a:	08200593          	li	a1,130
    8001119e:	00010617          	auipc	a2,0x10
    800111a2:	35a60613          	add	a2,a2,858 # 800214f8 <__func__.1+0x4868>
    800111a6:	0000c517          	auipc	a0,0xc
    800111aa:	dea50513          	add	a0,a0,-534 # 8001cf90 <__func__.1+0x300>
    800111ae:	21c0a0ef          	jal	8001b3ca <printf>
    800111b2:	00144783          	lbu	a5,1(s0)
    800111b6:	0000c597          	auipc	a1,0xc
    800111ba:	db258593          	add	a1,a1,-590 # 8001cf68 <__func__.1+0x2d8>
    800111be:	c789                	beqz	a5,800111c8 <instruction_page_fault_1+0x146>
    800111c0:	6418                	ld	a4,8(s0)
    800111c2:	47b1                	li	a5,12
    800111c4:	08f70063          	beq	a4,a5,80011244 <instruction_page_fault_1+0x1c2>
    800111c8:	0000c517          	auipc	a0,0xc
    800111cc:	de050513          	add	a0,a0,-544 # 8001cfa8 <__func__.1+0x318>
    800111d0:	1fa0a0ef          	jal	8001b3ca <printf>
    800111d4:	00144783          	lbu	a5,1(s0)
    800111d8:	c789                	beqz	a5,800111e2 <instruction_page_fault_1+0x160>
    800111da:	6418                	ld	a4,8(s0)
    800111dc:	47b1                	li	a5,12
    800111de:	00f70c63          	beq	a4,a5,800111f6 <instruction_page_fault_1+0x174>
    800111e2:	0000c517          	auipc	a0,0xc
    800111e6:	dce50513          	add	a0,a0,-562 # 8001cfb0 <__func__.1+0x320>
    800111ea:	1e00a0ef          	jal	8001b3ca <printf>
    800111ee:	02900513          	li	a0,41
    800111f2:	0aa090ef          	jal	8001a29c <putchar>
    800111f6:	4529                	li	a0,10
    800111f8:	0a4090ef          	jal	8001a29c <putchar>
    800111fc:	cc95                	beqz	s1,80011238 <instruction_page_fault_1+0x1b6>
    800111fe:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IPF
    );

    TEST_END();
    80011202:	0000c597          	auipc	a1,0xc
    80011206:	d6658593          	add	a1,a1,-666 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode fetche instruction when pte.x=0 leads to IPF",
    8001120a:	c491                	beqz	s1,80011216 <instruction_page_fault_1+0x194>
    8001120c:	6418                	ld	a4,8(s0)
    8001120e:	47b1                	li	a5,12
    80011210:	04f70463          	beq	a4,a5,80011258 <instruction_page_fault_1+0x1d6>
    80011214:	4481                	li	s1,0
    TEST_END();
    80011216:	0000c517          	auipc	a0,0xc
    8001121a:	dfa50513          	add	a0,a0,-518 # 8001d010 <__func__.1+0x380>
    8001121e:	1ac0a0ef          	jal	8001b3ca <printf>
    80011222:	4511                	li	a0,4
    80011224:	8bbef0ef          	jal	80000ade <goto_priv>
    80011228:	8fef00ef          	jal	80001326 <reset_state>
}
    8001122c:	60e2                	ld	ra,24(sp)
    8001122e:	6442                	ld	s0,16(sp)
    80011230:	8526                	mv	a0,s1
    80011232:	64a2                	ld	s1,8(sp)
    80011234:	6105                	add	sp,sp,32
    80011236:	8082                	ret
    TEST_ASSERT("hs mode fetche instruction when pte.x=0 leads to IPF",
    80011238:	4481                	li	s1,0
    TEST_END();
    8001123a:	0000c597          	auipc	a1,0xc
    8001123e:	d2e58593          	add	a1,a1,-722 # 8001cf68 <__func__.1+0x2d8>
    80011242:	bfd1                	j	80011216 <instruction_page_fault_1+0x194>
    TEST_ASSERT("hs mode fetche instruction when pte.x=0 leads to IPF",
    80011244:	0000c597          	auipc	a1,0xc
    80011248:	d1458593          	add	a1,a1,-748 # 8001cf58 <__func__.1+0x2c8>
    8001124c:	bfb5                	j	800111c8 <instruction_page_fault_1+0x146>
    TEST_ASSERT("hs mode fetche instruction when pte.v=0 leads to IPF",
    8001124e:	0000c597          	auipc	a1,0xc
    80011252:	d0a58593          	add	a1,a1,-758 # 8001cf58 <__func__.1+0x2c8>
    80011256:	bdc9                	j	80011128 <instruction_page_fault_1+0xa6>
    TEST_END();
    80011258:	0000c597          	auipc	a1,0xc
    8001125c:	d0058593          	add	a1,a1,-768 # 8001cf58 <__func__.1+0x2c8>
    80011260:	bf5d                	j	80011216 <instruction_page_fault_1+0x194>

0000000080011262 <instruction_page_fault_2>:

bool instruction_page_fault_2(){
    80011262:	1101                	add	sp,sp,-32

    TEST_START();
    80011264:	0000b597          	auipc	a1,0xb
    80011268:	f3c58593          	add	a1,a1,-196 # 8001c1a0 <__func__.24>
    8001126c:	0000c517          	auipc	a0,0xc
    80011270:	d0c50513          	add	a0,a0,-756 # 8001cf78 <__func__.1+0x2e8>
bool instruction_page_fault_2(){
    80011274:	ec06                	sd	ra,24(sp)
    80011276:	e822                	sd	s0,16(sp)
    80011278:	e426                	sd	s1,8(sp)
    TEST_START();
    8001127a:	1500a0ef          	jal	8001b3ca <printf>
    8001127e:	4529                	li	a0,10
    80011280:	01c090ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80011284:	450d                	li	a0,3
    80011286:	859ef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001128a:	b56ef0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001128e:	d98ef0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80011292:	4509                	li	a0,2
    80011294:	84bef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011298:	c1cef0ef          	jal	800006b4 <vspt_init>


    goto_priv(PRIV_HS);
    8001129c:	450d                	li	a0,3
    8001129e:	841ef0ef          	jal	80000ade <goto_priv>

    //HSU
    TEST_SETUP_EXCEPT();
    800112a2:	0ff0000f          	fence
    800112a6:	4785                	li	a5,1
    800112a8:	0002c417          	auipc	s0,0x2c
    800112ac:	d6840413          	add	s0,s0,-664 # 8003d010 <excpt>
    800112b0:	00f41023          	sh	a5,0(s0)
    800112b4:	0002c797          	auipc	a5,0x2c
    800112b8:	d807ba23          	sd	zero,-620(a5) # 8003d048 <excpt+0x38>
    800112bc:	0ff0000f          	fence
    uintptr_t vaddr = hs_page_base(VSURWX_GURWX);

    
    TEST_EXEC_EXCEPT(vaddr); 
    800112c0:	000807b7          	lui	a5,0x80
    800112c4:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    800112c6:	07b6                	sll	a5,a5,0xd
    800112c8:	00000297          	auipc	t0,0x0
    800112cc:	00c28293          	add	t0,t0,12 # 800112d4 <instruction_page_fault_2+0x72>
    800112d0:	02543c23          	sd	t0,56(s0)
    800112d4:	8782                	jr	a5
    TEST_ASSERT("hs mode fetche instruction of u mode leads to IPF",
    800112d6:	08200593          	li	a1,130
    800112da:	00010617          	auipc	a2,0x10
    800112de:	25660613          	add	a2,a2,598 # 80021530 <__func__.1+0x48a0>
    800112e2:	0000c517          	auipc	a0,0xc
    800112e6:	cae50513          	add	a0,a0,-850 # 8001cf90 <__func__.1+0x300>
    800112ea:	0e00a0ef          	jal	8001b3ca <printf>
    800112ee:	00144783          	lbu	a5,1(s0)
    800112f2:	0000c597          	auipc	a1,0xc
    800112f6:	c7658593          	add	a1,a1,-906 # 8001cf68 <__func__.1+0x2d8>
    800112fa:	c789                	beqz	a5,80011304 <instruction_page_fault_2+0xa2>
    800112fc:	6418                	ld	a4,8(s0)
    800112fe:	47b1                	li	a5,12
    80011300:	06f70e63          	beq	a4,a5,8001137c <instruction_page_fault_2+0x11a>
    80011304:	0000c517          	auipc	a0,0xc
    80011308:	ca450513          	add	a0,a0,-860 # 8001cfa8 <__func__.1+0x318>
    8001130c:	0be0a0ef          	jal	8001b3ca <printf>
    80011310:	00144783          	lbu	a5,1(s0)
    80011314:	c789                	beqz	a5,8001131e <instruction_page_fault_2+0xbc>
    80011316:	6418                	ld	a4,8(s0)
    80011318:	47b1                	li	a5,12
    8001131a:	00f70c63          	beq	a4,a5,80011332 <instruction_page_fault_2+0xd0>
    8001131e:	0000c517          	auipc	a0,0xc
    80011322:	c9250513          	add	a0,a0,-878 # 8001cfb0 <__func__.1+0x320>
    80011326:	0a40a0ef          	jal	8001b3ca <printf>
    8001132a:	02900513          	li	a0,41
    8001132e:	76f080ef          	jal	8001a29c <putchar>
    80011332:	4529                	li	a0,10
    80011334:	769080ef          	jal	8001a29c <putchar>
    80011338:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IPF
    );

    TEST_END();
    8001133c:	0000c597          	auipc	a1,0xc
    80011340:	c2c58593          	add	a1,a1,-980 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode fetche instruction of u mode leads to IPF",
    80011344:	c491                	beqz	s1,80011350 <instruction_page_fault_2+0xee>
    80011346:	6418                	ld	a4,8(s0)
    80011348:	47b1                	li	a5,12
    8001134a:	02f70463          	beq	a4,a5,80011372 <instruction_page_fault_2+0x110>
    8001134e:	4481                	li	s1,0
    TEST_END();
    80011350:	0000c517          	auipc	a0,0xc
    80011354:	cc050513          	add	a0,a0,-832 # 8001d010 <__func__.1+0x380>
    80011358:	0720a0ef          	jal	8001b3ca <printf>
    8001135c:	4511                	li	a0,4
    8001135e:	f80ef0ef          	jal	80000ade <goto_priv>
    80011362:	fc5ef0ef          	jal	80001326 <reset_state>
}
    80011366:	60e2                	ld	ra,24(sp)
    80011368:	6442                	ld	s0,16(sp)
    8001136a:	8526                	mv	a0,s1
    8001136c:	64a2                	ld	s1,8(sp)
    8001136e:	6105                	add	sp,sp,32
    80011370:	8082                	ret
    TEST_END();
    80011372:	0000c597          	auipc	a1,0xc
    80011376:	be658593          	add	a1,a1,-1050 # 8001cf58 <__func__.1+0x2c8>
    8001137a:	bfd9                	j	80011350 <instruction_page_fault_2+0xee>
    TEST_ASSERT("hs mode fetche instruction of u mode leads to IPF",
    8001137c:	0000c597          	auipc	a1,0xc
    80011380:	bdc58593          	add	a1,a1,-1060 # 8001cf58 <__func__.1+0x2c8>
    80011384:	b741                	j	80011304 <instruction_page_fault_2+0xa2>

0000000080011386 <instruction_page_fault_3>:



bool instruction_page_fault_3(){
    80011386:	1101                	add	sp,sp,-32

    TEST_START();
    80011388:	0000b597          	auipc	a1,0xb
    8001138c:	e3858593          	add	a1,a1,-456 # 8001c1c0 <__func__.23>
    80011390:	0000c517          	auipc	a0,0xc
    80011394:	be850513          	add	a0,a0,-1048 # 8001cf78 <__func__.1+0x2e8>
bool instruction_page_fault_3(){
    80011398:	ec06                	sd	ra,24(sp)
    8001139a:	e822                	sd	s0,16(sp)
    8001139c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001139e:	02c0a0ef          	jal	8001b3ca <printf>
    800113a2:	4529                	li	a0,10
    800113a4:	6f9080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800113a8:	450d                	li	a0,3
    800113aa:	f34ef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800113ae:	a32ef0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800113b2:	c74ef0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800113b6:	4509                	li	a0,2
    800113b8:	f26ef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800113bc:	af8ef0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_VS);
    800113c0:	4509                	li	a0,2
    800113c2:	f1cef0ef          	jal	80000ade <goto_priv>


    //pte.v=0
    vaddr = hs_page_base(VSI_GI);
    TEST_SETUP_EXCEPT();
    800113c6:	0ff0000f          	fence
    800113ca:	4785                	li	a5,1
    800113cc:	0002c417          	auipc	s0,0x2c
    800113d0:	c4440413          	add	s0,s0,-956 # 8003d010 <excpt>
    800113d4:	00f41023          	sh	a5,0(s0)
    800113d8:	0002c797          	auipc	a5,0x2c
    800113dc:	c607b823          	sd	zero,-912(a5) # 8003d048 <excpt+0x38>
    800113e0:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    800113e4:	400197b7          	lui	a5,0x40019
    800113e8:	078a                	sll	a5,a5,0x2
    800113ea:	00000297          	auipc	t0,0x0
    800113ee:	00c28293          	add	t0,t0,12 # 800113f6 <instruction_page_fault_3+0x70>
    800113f2:	02543c23          	sd	t0,56(s0)
    800113f6:	8782                	jr	a5

    TEST_ASSERT("vs mode fetch instruction when pte.v=0 leads to IPF",
    800113f8:	08200593          	li	a1,130
    800113fc:	00010617          	auipc	a2,0x10
    80011400:	16c60613          	add	a2,a2,364 # 80021568 <__func__.1+0x48d8>
    80011404:	0000c517          	auipc	a0,0xc
    80011408:	b8c50513          	add	a0,a0,-1140 # 8001cf90 <__func__.1+0x300>
    8001140c:	7bf090ef          	jal	8001b3ca <printf>
    80011410:	00144783          	lbu	a5,1(s0)
    80011414:	0000c597          	auipc	a1,0xc
    80011418:	b5458593          	add	a1,a1,-1196 # 8001cf68 <__func__.1+0x2d8>
    8001141c:	c789                	beqz	a5,80011426 <instruction_page_fault_3+0xa0>
    8001141e:	6418                	ld	a4,8(s0)
    80011420:	47b1                	li	a5,12
    80011422:	12f70563          	beq	a4,a5,8001154c <instruction_page_fault_3+0x1c6>
    80011426:	0000c517          	auipc	a0,0xc
    8001142a:	b8250513          	add	a0,a0,-1150 # 8001cfa8 <__func__.1+0x318>
    8001142e:	79d090ef          	jal	8001b3ca <printf>
    80011432:	00144783          	lbu	a5,1(s0)
    80011436:	c789                	beqz	a5,80011440 <instruction_page_fault_3+0xba>
    80011438:	6418                	ld	a4,8(s0)
    8001143a:	47b1                	li	a5,12
    8001143c:	00f70c63          	beq	a4,a5,80011454 <instruction_page_fault_3+0xce>
    80011440:	0000c517          	auipc	a0,0xc
    80011444:	b7050513          	add	a0,a0,-1168 # 8001cfb0 <__func__.1+0x320>
    80011448:	783090ef          	jal	8001b3ca <printf>
    8001144c:	02900513          	li	a0,41
    80011450:	64d080ef          	jal	8001a29c <putchar>
    80011454:	4529                	li	a0,10
    80011456:	647080ef          	jal	8001a29c <putchar>
    8001145a:	00144783          	lbu	a5,1(s0)
    8001145e:	4481                	li	s1,0
    80011460:	c789                	beqz	a5,8001146a <instruction_page_fault_3+0xe4>
    80011462:	6404                	ld	s1,8(s0)
    80011464:	14d1                	add	s1,s1,-12
    80011466:	0014b493          	seqz	s1,s1
    );


    //pte.x=0
    vaddr = vs_page_base(VSRW_GRW);
    TEST_SETUP_EXCEPT();
    8001146a:	0ff0000f          	fence
    8001146e:	4785                	li	a5,1
    80011470:	00f41023          	sh	a5,0(s0)
    80011474:	0002c797          	auipc	a5,0x2c
    80011478:	bc07ba23          	sd	zero,-1068(a5) # 8003d048 <excpt+0x38>
    8001147c:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    80011480:	001007b7          	lui	a5,0x100
    80011484:	05178793          	add	a5,a5,81 # 100051 <STACK_SIZE+0x51>
    80011488:	07b2                	sll	a5,a5,0xc
    8001148a:	00000297          	auipc	t0,0x0
    8001148e:	00c28293          	add	t0,t0,12 # 80011496 <instruction_page_fault_3+0x110>
    80011492:	02543c23          	sd	t0,56(s0)
    80011496:	8782                	jr	a5

    TEST_ASSERT("vs mode fetch instruction when pte.x=0 leads to IPF",
    80011498:	08200593          	li	a1,130
    8001149c:	00010617          	auipc	a2,0x10
    800114a0:	10460613          	add	a2,a2,260 # 800215a0 <__func__.1+0x4910>
    800114a4:	0000c517          	auipc	a0,0xc
    800114a8:	aec50513          	add	a0,a0,-1300 # 8001cf90 <__func__.1+0x300>
    800114ac:	71f090ef          	jal	8001b3ca <printf>
    800114b0:	00144783          	lbu	a5,1(s0)
    800114b4:	0000c597          	auipc	a1,0xc
    800114b8:	ab458593          	add	a1,a1,-1356 # 8001cf68 <__func__.1+0x2d8>
    800114bc:	c789                	beqz	a5,800114c6 <instruction_page_fault_3+0x140>
    800114be:	6418                	ld	a4,8(s0)
    800114c0:	47b1                	li	a5,12
    800114c2:	08f70063          	beq	a4,a5,80011542 <instruction_page_fault_3+0x1bc>
    800114c6:	0000c517          	auipc	a0,0xc
    800114ca:	ae250513          	add	a0,a0,-1310 # 8001cfa8 <__func__.1+0x318>
    800114ce:	6fd090ef          	jal	8001b3ca <printf>
    800114d2:	00144783          	lbu	a5,1(s0)
    800114d6:	c789                	beqz	a5,800114e0 <instruction_page_fault_3+0x15a>
    800114d8:	6418                	ld	a4,8(s0)
    800114da:	47b1                	li	a5,12
    800114dc:	00f70c63          	beq	a4,a5,800114f4 <instruction_page_fault_3+0x16e>
    800114e0:	0000c517          	auipc	a0,0xc
    800114e4:	ad050513          	add	a0,a0,-1328 # 8001cfb0 <__func__.1+0x320>
    800114e8:	6e3090ef          	jal	8001b3ca <printf>
    800114ec:	02900513          	li	a0,41
    800114f0:	5ad080ef          	jal	8001a29c <putchar>
    800114f4:	4529                	li	a0,10
    800114f6:	5a7080ef          	jal	8001a29c <putchar>
    800114fa:	cc95                	beqz	s1,80011536 <instruction_page_fault_3+0x1b0>
    800114fc:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IPF
    );

    TEST_END();
    80011500:	0000c597          	auipc	a1,0xc
    80011504:	a6858593          	add	a1,a1,-1432 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetch instruction when pte.x=0 leads to IPF",
    80011508:	c491                	beqz	s1,80011514 <instruction_page_fault_3+0x18e>
    8001150a:	6418                	ld	a4,8(s0)
    8001150c:	47b1                	li	a5,12
    8001150e:	04f70463          	beq	a4,a5,80011556 <instruction_page_fault_3+0x1d0>
    80011512:	4481                	li	s1,0
    TEST_END();
    80011514:	0000c517          	auipc	a0,0xc
    80011518:	afc50513          	add	a0,a0,-1284 # 8001d010 <__func__.1+0x380>
    8001151c:	6af090ef          	jal	8001b3ca <printf>
    80011520:	4511                	li	a0,4
    80011522:	dbcef0ef          	jal	80000ade <goto_priv>
    80011526:	e01ef0ef          	jal	80001326 <reset_state>
}
    8001152a:	60e2                	ld	ra,24(sp)
    8001152c:	6442                	ld	s0,16(sp)
    8001152e:	8526                	mv	a0,s1
    80011530:	64a2                	ld	s1,8(sp)
    80011532:	6105                	add	sp,sp,32
    80011534:	8082                	ret
    TEST_ASSERT("vs mode fetch instruction when pte.x=0 leads to IPF",
    80011536:	4481                	li	s1,0
    TEST_END();
    80011538:	0000c597          	auipc	a1,0xc
    8001153c:	a3058593          	add	a1,a1,-1488 # 8001cf68 <__func__.1+0x2d8>
    80011540:	bfd1                	j	80011514 <instruction_page_fault_3+0x18e>
    TEST_ASSERT("vs mode fetch instruction when pte.x=0 leads to IPF",
    80011542:	0000c597          	auipc	a1,0xc
    80011546:	a1658593          	add	a1,a1,-1514 # 8001cf58 <__func__.1+0x2c8>
    8001154a:	bfb5                	j	800114c6 <instruction_page_fault_3+0x140>
    TEST_ASSERT("vs mode fetch instruction when pte.v=0 leads to IPF",
    8001154c:	0000c597          	auipc	a1,0xc
    80011550:	a0c58593          	add	a1,a1,-1524 # 8001cf58 <__func__.1+0x2c8>
    80011554:	bdc9                	j	80011426 <instruction_page_fault_3+0xa0>
    TEST_END();
    80011556:	0000c597          	auipc	a1,0xc
    8001155a:	a0258593          	add	a1,a1,-1534 # 8001cf58 <__func__.1+0x2c8>
    8001155e:	bf5d                	j	80011514 <instruction_page_fault_3+0x18e>

0000000080011560 <instruction_page_fault_4>:

bool instruction_page_fault_4(){
    80011560:	1101                	add	sp,sp,-32

    TEST_START();
    80011562:	0000b597          	auipc	a1,0xb
    80011566:	c7e58593          	add	a1,a1,-898 # 8001c1e0 <__func__.22>
    8001156a:	0000c517          	auipc	a0,0xc
    8001156e:	a0e50513          	add	a0,a0,-1522 # 8001cf78 <__func__.1+0x2e8>
bool instruction_page_fault_4(){
    80011572:	ec06                	sd	ra,24(sp)
    80011574:	e822                	sd	s0,16(sp)
    80011576:	e426                	sd	s1,8(sp)
    TEST_START();
    80011578:	653090ef          	jal	8001b3ca <printf>
    8001157c:	4529                	li	a0,10
    8001157e:	51f080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80011582:	450d                	li	a0,3
    80011584:	d5aef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80011588:	858ef0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001158c:	a9aef0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80011590:	4509                	li	a0,2
    80011592:	d4cef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011596:	91eef0ef          	jal	800006b4 <vspt_init>


    goto_priv(PRIV_VS);
    8001159a:	4509                	li	a0,2
    8001159c:	d42ef0ef          	jal	80000ade <goto_priv>

    //VSU
    TEST_SETUP_EXCEPT();
    800115a0:	0ff0000f          	fence
    800115a4:	4785                	li	a5,1
    800115a6:	0002c417          	auipc	s0,0x2c
    800115aa:	a6a40413          	add	s0,s0,-1430 # 8003d010 <excpt>
    800115ae:	00f41023          	sh	a5,0(s0)
    800115b2:	0002c797          	auipc	a5,0x2c
    800115b6:	a807bb23          	sd	zero,-1386(a5) # 8003d048 <excpt+0x38>
    800115ba:	0ff0000f          	fence
    uintptr_t vaddr = hs_page_base(VSURWX_GURWX);

    
    TEST_EXEC_EXCEPT(vaddr); 
    800115be:	000807b7          	lui	a5,0x80
    800115c2:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    800115c4:	07b6                	sll	a5,a5,0xd
    800115c6:	00000297          	auipc	t0,0x0
    800115ca:	00c28293          	add	t0,t0,12 # 800115d2 <instruction_page_fault_4+0x72>
    800115ce:	02543c23          	sd	t0,56(s0)
    800115d2:	8782                	jr	a5
    TEST_ASSERT("vs mode fetche instruction of u mode leads to IPF",
    800115d4:	08200593          	li	a1,130
    800115d8:	00010617          	auipc	a2,0x10
    800115dc:	00060613          	mv	a2,a2
    800115e0:	0000c517          	auipc	a0,0xc
    800115e4:	9b050513          	add	a0,a0,-1616 # 8001cf90 <__func__.1+0x300>
    800115e8:	5e3090ef          	jal	8001b3ca <printf>
    800115ec:	00144783          	lbu	a5,1(s0)
    800115f0:	0000c597          	auipc	a1,0xc
    800115f4:	97858593          	add	a1,a1,-1672 # 8001cf68 <__func__.1+0x2d8>
    800115f8:	c789                	beqz	a5,80011602 <instruction_page_fault_4+0xa2>
    800115fa:	6418                	ld	a4,8(s0)
    800115fc:	47b1                	li	a5,12
    800115fe:	06f70e63          	beq	a4,a5,8001167a <instruction_page_fault_4+0x11a>
    80011602:	0000c517          	auipc	a0,0xc
    80011606:	9a650513          	add	a0,a0,-1626 # 8001cfa8 <__func__.1+0x318>
    8001160a:	5c1090ef          	jal	8001b3ca <printf>
    8001160e:	00144783          	lbu	a5,1(s0)
    80011612:	c789                	beqz	a5,8001161c <instruction_page_fault_4+0xbc>
    80011614:	6418                	ld	a4,8(s0)
    80011616:	47b1                	li	a5,12
    80011618:	00f70c63          	beq	a4,a5,80011630 <instruction_page_fault_4+0xd0>
    8001161c:	0000c517          	auipc	a0,0xc
    80011620:	99450513          	add	a0,a0,-1644 # 8001cfb0 <__func__.1+0x320>
    80011624:	5a7090ef          	jal	8001b3ca <printf>
    80011628:	02900513          	li	a0,41
    8001162c:	471080ef          	jal	8001a29c <putchar>
    80011630:	4529                	li	a0,10
    80011632:	46b080ef          	jal	8001a29c <putchar>
    80011636:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IPF
    );

    TEST_END();
    8001163a:	0000c597          	auipc	a1,0xc
    8001163e:	92e58593          	add	a1,a1,-1746 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche instruction of u mode leads to IPF",
    80011642:	c491                	beqz	s1,8001164e <instruction_page_fault_4+0xee>
    80011644:	6418                	ld	a4,8(s0)
    80011646:	47b1                	li	a5,12
    80011648:	02f70463          	beq	a4,a5,80011670 <instruction_page_fault_4+0x110>
    8001164c:	4481                	li	s1,0
    TEST_END();
    8001164e:	0000c517          	auipc	a0,0xc
    80011652:	9c250513          	add	a0,a0,-1598 # 8001d010 <__func__.1+0x380>
    80011656:	575090ef          	jal	8001b3ca <printf>
    8001165a:	4511                	li	a0,4
    8001165c:	c82ef0ef          	jal	80000ade <goto_priv>
    80011660:	cc7ef0ef          	jal	80001326 <reset_state>
}
    80011664:	60e2                	ld	ra,24(sp)
    80011666:	6442                	ld	s0,16(sp)
    80011668:	8526                	mv	a0,s1
    8001166a:	64a2                	ld	s1,8(sp)
    8001166c:	6105                	add	sp,sp,32
    8001166e:	8082                	ret
    TEST_END();
    80011670:	0000c597          	auipc	a1,0xc
    80011674:	8e858593          	add	a1,a1,-1816 # 8001cf58 <__func__.1+0x2c8>
    80011678:	bfd9                	j	8001164e <instruction_page_fault_4+0xee>
    TEST_ASSERT("vs mode fetche instruction of u mode leads to IPF",
    8001167a:	0000c597          	auipc	a1,0xc
    8001167e:	8de58593          	add	a1,a1,-1826 # 8001cf58 <__func__.1+0x2c8>
    80011682:	b741                	j	80011602 <instruction_page_fault_4+0xa2>

0000000080011684 <load_page_fault_1>:

bool load_page_fault_1(){
    80011684:	1101                	add	sp,sp,-32

    TEST_START();
    80011686:	0000b597          	auipc	a1,0xb
    8001168a:	b7a58593          	add	a1,a1,-1158 # 8001c200 <__func__.21>
    8001168e:	0000c517          	auipc	a0,0xc
    80011692:	8ea50513          	add	a0,a0,-1814 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_1(){
    80011696:	ec06                	sd	ra,24(sp)
    80011698:	e822                	sd	s0,16(sp)
    8001169a:	e426                	sd	s1,8(sp)
    TEST_START();
    8001169c:	52f090ef          	jal	8001b3ca <printf>
    800116a0:	4529                	li	a0,10
    800116a2:	3fb080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS); 
    800116a6:	450d                	li	a0,3
    800116a8:	c36ef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800116ac:	f35ee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800116b0:	976ef0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800116b4:	4509                	li	a0,2
    800116b6:	c28ef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800116ba:	ffbee0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    800116be:	450d                	li	a0,3
    800116c0:	c1eef0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    800116c4:	4509                	li	a0,2
    800116c6:	b3cef0ef          	jal	80000a02 <set_prev_priv>

    //pte.v=0
    TEST_SETUP_EXCEPT();
    800116ca:	0ff0000f          	fence
    800116ce:	4785                	li	a5,1
    800116d0:	0002c417          	auipc	s0,0x2c
    800116d4:	94040413          	add	s0,s0,-1728 # 8003d010 <excpt>
    800116d8:	00f41023          	sh	a5,0(s0)
    800116dc:	0002c797          	auipc	a5,0x2c
    800116e0:	9607b623          	sd	zero,-1684(a5) # 8003d048 <excpt+0x38>
    800116e4:	0ff0000f          	fence
    asm volatile(
    800116e8:	400197b7          	lui	a5,0x40019
    800116ec:	078a                	sll	a5,a5,0x2
    800116ee:	6007c7f3          	.4byte	0x6007c7f3

    addr = hs_page_base(VSI_GI);
    hlvb(addr);
    TEST_ASSERT("hs mode load when pte.v=0 leads to LPF",
    800116f2:	08200593          	li	a1,130
    800116f6:	00010617          	auipc	a2,0x10
    800116fa:	f1a60613          	add	a2,a2,-230 # 80021610 <__func__.1+0x4980>
    800116fe:	0000c517          	auipc	a0,0xc
    80011702:	89250513          	add	a0,a0,-1902 # 8001cf90 <__func__.1+0x300>
    80011706:	4c5090ef          	jal	8001b3ca <printf>
    8001170a:	00144783          	lbu	a5,1(s0)
    8001170e:	0000c597          	auipc	a1,0xc
    80011712:	85a58593          	add	a1,a1,-1958 # 8001cf68 <__func__.1+0x2d8>
    80011716:	c789                	beqz	a5,80011720 <load_page_fault_1+0x9c>
    80011718:	6418                	ld	a4,8(s0)
    8001171a:	47b5                	li	a5,13
    8001171c:	1cf70f63          	beq	a4,a5,800118fa <load_page_fault_1+0x276>
    80011720:	0000c517          	auipc	a0,0xc
    80011724:	88850513          	add	a0,a0,-1912 # 8001cfa8 <__func__.1+0x318>
    80011728:	4a3090ef          	jal	8001b3ca <printf>
    8001172c:	00144783          	lbu	a5,1(s0)
    80011730:	c789                	beqz	a5,8001173a <load_page_fault_1+0xb6>
    80011732:	6418                	ld	a4,8(s0)
    80011734:	47b5                	li	a5,13
    80011736:	00f70c63          	beq	a4,a5,8001174e <load_page_fault_1+0xca>
    8001173a:	0000c517          	auipc	a0,0xc
    8001173e:	87650513          	add	a0,a0,-1930 # 8001cfb0 <__func__.1+0x320>
    80011742:	489090ef          	jal	8001b3ca <printf>
    80011746:	02900513          	li	a0,41
    8001174a:	353080ef          	jal	8001a29c <putchar>
    8001174e:	4529                	li	a0,10
    80011750:	34d080ef          	jal	8001a29c <putchar>
    80011754:	00144783          	lbu	a5,1(s0)
    80011758:	4481                	li	s1,0
    8001175a:	c789                	beqz	a5,80011764 <load_page_fault_1+0xe0>
    8001175c:	6404                	ld	s1,8(s0)
    8001175e:	14cd                	add	s1,s1,-13
    80011760:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_LPF
    );


    //hlvdsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80011764:	0ff0000f          	fence
    80011768:	4785                	li	a5,1
    8001176a:	00f41023          	sh	a5,0(s0)
    8001176e:	0002c797          	auipc	a5,0x2c
    80011772:	8c07bd23          	sd	zero,-1830(a5) # 8003d048 <excpt+0x38>
    80011776:	0ff0000f          	fence
    addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001177a:	000807b7          	lui	a5,0x80
    8001177e:	1007b073          	csrc	sstatus,a5
    asm volatile(
    80011782:	001007b7          	lui	a5,0x100
    80011786:	05f78793          	add	a5,a5,95 # 10005f <STACK_SIZE+0x5f>
    8001178a:	07b2                	sll	a5,a5,0xc
    8001178c:	6c07c7f3          	.4byte	0x6c07c7f3
    hlvd(addr);   
    TEST_ASSERT("hs mode load when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80011790:	08200593          	li	a1,130
    80011794:	00010617          	auipc	a2,0x10
    80011798:	ea460613          	add	a2,a2,-348 # 80021638 <__func__.1+0x49a8>
    8001179c:	0000b517          	auipc	a0,0xb
    800117a0:	7f450513          	add	a0,a0,2036 # 8001cf90 <__func__.1+0x300>
    800117a4:	427090ef          	jal	8001b3ca <printf>
    800117a8:	00144783          	lbu	a5,1(s0)
    800117ac:	0000b597          	auipc	a1,0xb
    800117b0:	7bc58593          	add	a1,a1,1980 # 8001cf68 <__func__.1+0x2d8>
    800117b4:	c789                	beqz	a5,800117be <load_page_fault_1+0x13a>
    800117b6:	6418                	ld	a4,8(s0)
    800117b8:	47b5                	li	a5,13
    800117ba:	14f70563          	beq	a4,a5,80011904 <load_page_fault_1+0x280>
    800117be:	0000b517          	auipc	a0,0xb
    800117c2:	7ea50513          	add	a0,a0,2026 # 8001cfa8 <__func__.1+0x318>
    800117c6:	405090ef          	jal	8001b3ca <printf>
    800117ca:	00144783          	lbu	a5,1(s0)
    800117ce:	c789                	beqz	a5,800117d8 <load_page_fault_1+0x154>
    800117d0:	6418                	ld	a4,8(s0)
    800117d2:	47b5                	li	a5,13
    800117d4:	00f70c63          	beq	a4,a5,800117ec <load_page_fault_1+0x168>
    800117d8:	0000b517          	auipc	a0,0xb
    800117dc:	7d850513          	add	a0,a0,2008 # 8001cfb0 <__func__.1+0x320>
    800117e0:	3eb090ef          	jal	8001b3ca <printf>
    800117e4:	02900513          	li	a0,41
    800117e8:	2b5080ef          	jal	8001a29c <putchar>
    800117ec:	4529                	li	a0,10
    800117ee:	2af080ef          	jal	8001a29c <putchar>
    800117f2:	c491                	beqz	s1,800117fe <load_page_fault_1+0x17a>
    800117f4:	00144783          	lbu	a5,1(s0)
    800117f8:	4481                	li	s1,0
    800117fa:	0e079663          	bnez	a5,800118e6 <load_page_fault_1+0x262>
        excpt.cause == CAUSE_LPF
    );

    //hlvdsstatus.MXR=1pte.r=0&&pte.x=0

    goto_priv(PRIV_HS);
    800117fe:	450d                	li	a0,3
    80011800:	adeef0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80011804:	0ff0000f          	fence
    80011808:	4785                	li	a5,1
    8001180a:	00f41023          	sh	a5,0(s0)
    8001180e:	0002c797          	auipc	a5,0x2c
    80011812:	8207bd23          	sd	zero,-1990(a5) # 8003d048 <excpt+0x38>
    80011816:	0ff0000f          	fence
    addr = hs_page_base(VSV_GV);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    8001181a:	000807b7          	lui	a5,0x80
    8001181e:	1007a073          	csrs	sstatus,a5
    80011822:	001007b7          	lui	a5,0x100
    80011826:	07f5                	add	a5,a5,29 # 10001d <STACK_SIZE+0x1d>
    80011828:	07b2                	sll	a5,a5,0xc
    8001182a:	6c07c7f3          	.4byte	0x6c07c7f3
    hlvd(addr);
    TEST_ASSERT("hs mode load when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001182e:	08200593          	li	a1,130
    80011832:	00010617          	auipc	a2,0x10
    80011836:	e4660613          	add	a2,a2,-442 # 80021678 <__func__.1+0x49e8>
    8001183a:	0000b517          	auipc	a0,0xb
    8001183e:	75650513          	add	a0,a0,1878 # 8001cf90 <__func__.1+0x300>
    80011842:	389090ef          	jal	8001b3ca <printf>
    80011846:	00144783          	lbu	a5,1(s0)
    8001184a:	0000b597          	auipc	a1,0xb
    8001184e:	71e58593          	add	a1,a1,1822 # 8001cf68 <__func__.1+0x2d8>
    80011852:	c789                	beqz	a5,8001185c <load_page_fault_1+0x1d8>
    80011854:	6418                	ld	a4,8(s0)
    80011856:	47b5                	li	a5,13
    80011858:	08f70c63          	beq	a4,a5,800118f0 <load_page_fault_1+0x26c>
    8001185c:	0000b517          	auipc	a0,0xb
    80011860:	74c50513          	add	a0,a0,1868 # 8001cfa8 <__func__.1+0x318>
    80011864:	367090ef          	jal	8001b3ca <printf>
    80011868:	00144783          	lbu	a5,1(s0)
    8001186c:	c789                	beqz	a5,80011876 <load_page_fault_1+0x1f2>
    8001186e:	6418                	ld	a4,8(s0)
    80011870:	47b5                	li	a5,13
    80011872:	00f70c63          	beq	a4,a5,8001188a <load_page_fault_1+0x206>
    80011876:	0000b517          	auipc	a0,0xb
    8001187a:	73a50513          	add	a0,a0,1850 # 8001cfb0 <__func__.1+0x320>
    8001187e:	34d090ef          	jal	8001b3ca <printf>
    80011882:	02900513          	li	a0,41
    80011886:	217080ef          	jal	8001a29c <putchar>
    8001188a:	4529                	li	a0,10
    8001188c:	211080ef          	jal	8001a29c <putchar>
    80011890:	c481                	beqz	s1,80011898 <load_page_fault_1+0x214>
    80011892:	00144483          	lbu	s1,1(s0)
    80011896:	e89d                	bnez	s1,800118cc <load_page_fault_1+0x248>
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80011898:	000807b7          	lui	a5,0x80
    8001189c:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("hs mode load when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800118a0:	4481                	li	s1,0

    TEST_END();
    800118a2:	0000b597          	auipc	a1,0xb
    800118a6:	6c658593          	add	a1,a1,1734 # 8001cf68 <__func__.1+0x2d8>
    800118aa:	0000b517          	auipc	a0,0xb
    800118ae:	76650513          	add	a0,a0,1894 # 8001d010 <__func__.1+0x380>
    800118b2:	319090ef          	jal	8001b3ca <printf>
    800118b6:	4511                	li	a0,4
    800118b8:	a26ef0ef          	jal	80000ade <goto_priv>
    800118bc:	a6bef0ef          	jal	80001326 <reset_state>

}
    800118c0:	60e2                	ld	ra,24(sp)
    800118c2:	6442                	ld	s0,16(sp)
    800118c4:	8526                	mv	a0,s1
    800118c6:	64a2                	ld	s1,8(sp)
    800118c8:	6105                	add	sp,sp,32
    800118ca:	8082                	ret
    TEST_ASSERT("hs mode load when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800118cc:	6418                	ld	a4,8(s0)
    800118ce:	47b5                	li	a5,13
    800118d0:	fcf714e3          	bne	a4,a5,80011898 <load_page_fault_1+0x214>
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800118d4:	000807b7          	lui	a5,0x80
    800118d8:	1007b073          	csrc	sstatus,a5
    TEST_END();
    800118dc:	0000b597          	auipc	a1,0xb
    800118e0:	67c58593          	add	a1,a1,1660 # 8001cf58 <__func__.1+0x2c8>
    800118e4:	b7d9                	j	800118aa <load_page_fault_1+0x226>
    TEST_ASSERT("hs mode load when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800118e6:	6404                	ld	s1,8(s0)
    800118e8:	14cd                	add	s1,s1,-13
    800118ea:	0014b493          	seqz	s1,s1
    800118ee:	bf01                	j	800117fe <load_page_fault_1+0x17a>
    TEST_ASSERT("hs mode load when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800118f0:	0000b597          	auipc	a1,0xb
    800118f4:	66858593          	add	a1,a1,1640 # 8001cf58 <__func__.1+0x2c8>
    800118f8:	b795                	j	8001185c <load_page_fault_1+0x1d8>
    TEST_ASSERT("hs mode load when pte.v=0 leads to LPF",
    800118fa:	0000b597          	auipc	a1,0xb
    800118fe:	65e58593          	add	a1,a1,1630 # 8001cf58 <__func__.1+0x2c8>
    80011902:	bd39                	j	80011720 <load_page_fault_1+0x9c>
    TEST_ASSERT("hs mode load when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80011904:	0000b597          	auipc	a1,0xb
    80011908:	65458593          	add	a1,a1,1620 # 8001cf58 <__func__.1+0x2c8>
    8001190c:	bd4d                	j	800117be <load_page_fault_1+0x13a>

000000008001190e <load_page_fault_2>:

bool load_page_fault_2(){
    8001190e:	1101                	add	sp,sp,-32

    TEST_START();
    80011910:	0000b597          	auipc	a1,0xb
    80011914:	90858593          	add	a1,a1,-1784 # 8001c218 <__func__.20>
    80011918:	0000b517          	auipc	a0,0xb
    8001191c:	66050513          	add	a0,a0,1632 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_2(){
    80011920:	ec06                	sd	ra,24(sp)
    80011922:	e822                	sd	s0,16(sp)
    80011924:	e426                	sd	s1,8(sp)
    TEST_START();
    80011926:	2a5090ef          	jal	8001b3ca <printf>
    8001192a:	4529                	li	a0,10
    8001192c:	171080ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    80011930:	450d                	li	a0,3
    80011932:	9acef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80011936:	cabee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001193a:	eedee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001193e:	4509                	li	a0,2
    80011940:	99eef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011944:	d71ee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80011948:	4511                	li	a0,4
    8001194a:	994ef0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    8001194e:	000407b7          	lui	a5,0x40
    80011952:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_HS);
    80011956:	450d                	li	a0,3
    80011958:	986ef0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    8001195c:	4509                	li	a0,2
    8001195e:	8a4ef0ef          	jal	80000a02 <set_prev_priv>

    //hlvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80011962:	0ff0000f          	fence
    80011966:	4785                	li	a5,1
    80011968:	0002b417          	auipc	s0,0x2b
    8001196c:	6a840413          	add	s0,s0,1704 # 8003d010 <excpt>
    80011970:	00f41023          	sh	a5,0(s0)
    80011974:	0002b797          	auipc	a5,0x2b
    80011978:	6c07ba23          	sd	zero,1748(a5) # 8003d048 <excpt+0x38>
    8001197c:	0ff0000f          	fence
    80011980:	000807b7          	lui	a5,0x80
    80011984:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80011986:	07b6                	sll	a5,a5,0xd
    80011988:	6c07c7f3          	.4byte	0x6c07c7f3
    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    
    hlvd(addr);
    TEST_ASSERT("hs mode hlvd u mode page when vsstatus.sum=0 leads to LPF",
    8001198c:	08200593          	li	a1,130
    80011990:	00010617          	auipc	a2,0x10
    80011994:	d3060613          	add	a2,a2,-720 # 800216c0 <__func__.1+0x4a30>
    80011998:	0000b517          	auipc	a0,0xb
    8001199c:	5f850513          	add	a0,a0,1528 # 8001cf90 <__func__.1+0x300>
    800119a0:	22b090ef          	jal	8001b3ca <printf>
    800119a4:	00144783          	lbu	a5,1(s0)
    800119a8:	0000b597          	auipc	a1,0xb
    800119ac:	5c058593          	add	a1,a1,1472 # 8001cf68 <__func__.1+0x2d8>
    800119b0:	c789                	beqz	a5,800119ba <load_page_fault_2+0xac>
    800119b2:	6418                	ld	a4,8(s0)
    800119b4:	47b5                	li	a5,13
    800119b6:	06f70e63          	beq	a4,a5,80011a32 <load_page_fault_2+0x124>
    800119ba:	0000b517          	auipc	a0,0xb
    800119be:	5ee50513          	add	a0,a0,1518 # 8001cfa8 <__func__.1+0x318>
    800119c2:	209090ef          	jal	8001b3ca <printf>
    800119c6:	00144783          	lbu	a5,1(s0)
    800119ca:	c789                	beqz	a5,800119d4 <load_page_fault_2+0xc6>
    800119cc:	6418                	ld	a4,8(s0)
    800119ce:	47b5                	li	a5,13
    800119d0:	00f70c63          	beq	a4,a5,800119e8 <load_page_fault_2+0xda>
    800119d4:	0000b517          	auipc	a0,0xb
    800119d8:	5dc50513          	add	a0,a0,1500 # 8001cfb0 <__func__.1+0x320>
    800119dc:	1ef090ef          	jal	8001b3ca <printf>
    800119e0:	02900513          	li	a0,41
    800119e4:	0b9080ef          	jal	8001a29c <putchar>
    800119e8:	4529                	li	a0,10
    800119ea:	0b3080ef          	jal	8001a29c <putchar>
    800119ee:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    800119f2:	0000b597          	auipc	a1,0xb
    800119f6:	57658593          	add	a1,a1,1398 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvd u mode page when vsstatus.sum=0 leads to LPF",
    800119fa:	c491                	beqz	s1,80011a06 <load_page_fault_2+0xf8>
    800119fc:	6418                	ld	a4,8(s0)
    800119fe:	47b5                	li	a5,13
    80011a00:	02f70463          	beq	a4,a5,80011a28 <load_page_fault_2+0x11a>
    80011a04:	4481                	li	s1,0
    TEST_END();
    80011a06:	0000b517          	auipc	a0,0xb
    80011a0a:	60a50513          	add	a0,a0,1546 # 8001d010 <__func__.1+0x380>
    80011a0e:	1bd090ef          	jal	8001b3ca <printf>
    80011a12:	4511                	li	a0,4
    80011a14:	8caef0ef          	jal	80000ade <goto_priv>
    80011a18:	90fef0ef          	jal	80001326 <reset_state>
}
    80011a1c:	60e2                	ld	ra,24(sp)
    80011a1e:	6442                	ld	s0,16(sp)
    80011a20:	8526                	mv	a0,s1
    80011a22:	64a2                	ld	s1,8(sp)
    80011a24:	6105                	add	sp,sp,32
    80011a26:	8082                	ret
    TEST_END();
    80011a28:	0000b597          	auipc	a1,0xb
    80011a2c:	53058593          	add	a1,a1,1328 # 8001cf58 <__func__.1+0x2c8>
    80011a30:	bfd9                	j	80011a06 <load_page_fault_2+0xf8>
    TEST_ASSERT("hs mode hlvd u mode page when vsstatus.sum=0 leads to LPF",
    80011a32:	0000b597          	auipc	a1,0xb
    80011a36:	52658593          	add	a1,a1,1318 # 8001cf58 <__func__.1+0x2c8>
    80011a3a:	b741                	j	800119ba <load_page_fault_2+0xac>

0000000080011a3c <load_page_fault_3>:

bool load_page_fault_3(){
    80011a3c:	1141                	add	sp,sp,-16

    TEST_START();
    80011a3e:	0000a597          	auipc	a1,0xa
    80011a42:	7f258593          	add	a1,a1,2034 # 8001c230 <__func__.19>
    80011a46:	0000b517          	auipc	a0,0xb
    80011a4a:	53250513          	add	a0,a0,1330 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_3(){
    80011a4e:	e406                	sd	ra,8(sp)
    80011a50:	e022                	sd	s0,0(sp)
    TEST_START();
    80011a52:	179090ef          	jal	8001b3ca <printf>
    80011a56:	4529                	li	a0,10
    80011a58:	045080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80011a5c:	450d                	li	a0,3
    80011a5e:	880ef0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80011a62:	b7fee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80011a66:	dc1ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80011a6a:	4509                	li	a0,2
    80011a6c:	872ef0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011a70:	c45ee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80011a74:	4511                	li	a0,4
    80011a76:	868ef0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80011a7a:	000407b7          	lui	a5,0x40
    80011a7e:	2007a073          	csrs	vsstatus,a5

    //hlvbvsstatus.SUM=1SU

    goto_priv(PRIV_HS);
    80011a82:	450d                	li	a0,3
    80011a84:	85aef0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80011a88:	4509                	li	a0,2
    80011a8a:	f79ee0ef          	jal	80000a02 <set_prev_priv>
    
    uintptr_t addr = hs_page_base(VSURWX_GURWX);
    TEST_SETUP_EXCEPT();
    80011a8e:	0ff0000f          	fence
    80011a92:	4785                	li	a5,1
    80011a94:	0002b417          	auipc	s0,0x2b
    80011a98:	57c40413          	add	s0,s0,1404 # 8003d010 <excpt>
    80011a9c:	00f41023          	sh	a5,0(s0)
    80011aa0:	0002b797          	auipc	a5,0x2b
    80011aa4:	5a07b423          	sd	zero,1448(a5) # 8003d048 <excpt+0x38>
    80011aa8:	0ff0000f          	fence
    asm volatile(
    80011aac:	000807b7          	lui	a5,0x80
    80011ab0:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80011ab2:	07b6                	sll	a5,a5,0xd
    80011ab4:	6007c7f3          	.4byte	0x6007c7f3
    hlvb(addr);

    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80011ab8:	08200593          	li	a1,130
    80011abc:	00010617          	auipc	a2,0x10
    80011ac0:	c4460613          	add	a2,a2,-956 # 80021700 <__func__.1+0x4a70>
    80011ac4:	0000b517          	auipc	a0,0xb
    80011ac8:	4cc50513          	add	a0,a0,1228 # 8001cf90 <__func__.1+0x300>
    80011acc:	0ff090ef          	jal	8001b3ca <printf>
    80011ad0:	00144783          	lbu	a5,1(s0)
    80011ad4:	0000b597          	auipc	a1,0xb
    80011ad8:	48458593          	add	a1,a1,1156 # 8001cf58 <__func__.1+0x2c8>
    80011adc:	c789                	beqz	a5,80011ae6 <load_page_fault_3+0xaa>
    80011ade:	0000b597          	auipc	a1,0xb
    80011ae2:	48a58593          	add	a1,a1,1162 # 8001cf68 <__func__.1+0x2d8>
    80011ae6:	0000b517          	auipc	a0,0xb
    80011aea:	4c250513          	add	a0,a0,1218 # 8001cfa8 <__func__.1+0x318>
    80011aee:	0dd090ef          	jal	8001b3ca <printf>
    80011af2:	00144783          	lbu	a5,1(s0)
    80011af6:	e3b1                	bnez	a5,80011b3a <load_page_fault_3+0xfe>
    80011af8:	4529                	li	a0,10
    80011afa:	7a2080ef          	jal	8001a29c <putchar>
    80011afe:	00144783          	lbu	a5,1(s0)
    80011b02:	e795                	bnez	a5,80011b2e <load_page_fault_3+0xf2>
    80011b04:	4405                	li	s0,1



    //pte.a=1A

    TEST_END();
    80011b06:	0000b597          	auipc	a1,0xb
    80011b0a:	45258593          	add	a1,a1,1106 # 8001cf58 <__func__.1+0x2c8>
    80011b0e:	0000b517          	auipc	a0,0xb
    80011b12:	50250513          	add	a0,a0,1282 # 8001d010 <__func__.1+0x380>
    80011b16:	0b5090ef          	jal	8001b3ca <printf>
    80011b1a:	4511                	li	a0,4
    80011b1c:	fc3ee0ef          	jal	80000ade <goto_priv>
    80011b20:	807ef0ef          	jal	80001326 <reset_state>
}
    80011b24:	60a2                	ld	ra,8(sp)
    80011b26:	8522                	mv	a0,s0
    80011b28:	6402                	ld	s0,0(sp)
    80011b2a:	0141                	add	sp,sp,16
    80011b2c:	8082                	ret
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80011b2e:	4401                	li	s0,0
    TEST_END();
    80011b30:	0000b597          	auipc	a1,0xb
    80011b34:	43858593          	add	a1,a1,1080 # 8001cf68 <__func__.1+0x2d8>
    80011b38:	bfd9                	j	80011b0e <load_page_fault_3+0xd2>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80011b3a:	0000b517          	auipc	a0,0xb
    80011b3e:	47650513          	add	a0,a0,1142 # 8001cfb0 <__func__.1+0x320>
    80011b42:	089090ef          	jal	8001b3ca <printf>
    80011b46:	02900513          	li	a0,41
    80011b4a:	752080ef          	jal	8001a29c <putchar>
    80011b4e:	b76d                	j	80011af8 <load_page_fault_3+0xbc>

0000000080011b50 <load_page_fault_4>:


bool load_page_fault_4(){
    80011b50:	1101                	add	sp,sp,-32

    TEST_START();
    80011b52:	0000a597          	auipc	a1,0xa
    80011b56:	6f658593          	add	a1,a1,1782 # 8001c248 <__func__.18>
    80011b5a:	0000b517          	auipc	a0,0xb
    80011b5e:	41e50513          	add	a0,a0,1054 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_4(){
    80011b62:	ec06                	sd	ra,24(sp)
    80011b64:	e822                	sd	s0,16(sp)
    80011b66:	e426                	sd	s1,8(sp)
    TEST_START();
    80011b68:	063090ef          	jal	8001b3ca <printf>
    80011b6c:	4529                	li	a0,10
    80011b6e:	72e080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS); 
    80011b72:	450d                	li	a0,3
    80011b74:	f6bee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80011b78:	a69ee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80011b7c:	cabee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80011b80:	4509                	li	a0,2
    80011b82:	f5dee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011b86:	b2fee0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    80011b8a:	4509                	li	a0,2
    80011b8c:	f53ee0ef          	jal	80000ade <goto_priv>

    //pte.v=0
    TEST_SETUP_EXCEPT();
    80011b90:	0ff0000f          	fence
    80011b94:	4785                	li	a5,1
    80011b96:	0002b417          	auipc	s0,0x2b
    80011b9a:	47a40413          	add	s0,s0,1146 # 8003d010 <excpt>
    80011b9e:	00f41023          	sh	a5,0(s0)
    80011ba2:	0002b797          	auipc	a5,0x2b
    80011ba6:	4a07b323          	sd	zero,1190(a5) # 8003d048 <excpt+0x38>
    80011baa:	0ff0000f          	fence
LOAD_INSTRUCTION(lb, "lb", uint8_t);
    80011bae:	400197b7          	lui	a5,0x40019
    80011bb2:	078a                	sll	a5,a5,0x2
    80011bb4:	00078783          	lb	a5,0(a5) # 40019000 <STACK_SIZE+0x3ff19000>

    addr = hs_page_base(VSI_GI);
    lb(addr);
    TEST_ASSERT("vs mode lb when pte.v=0 leads to LPF",
    80011bb8:	08200593          	li	a1,130
    80011bbc:	00010617          	auipc	a2,0x10
    80011bc0:	b7c60613          	add	a2,a2,-1156 # 80021738 <__func__.1+0x4aa8>
    80011bc4:	0000b517          	auipc	a0,0xb
    80011bc8:	3cc50513          	add	a0,a0,972 # 8001cf90 <__func__.1+0x300>
    80011bcc:	7fe090ef          	jal	8001b3ca <printf>
    80011bd0:	00144783          	lbu	a5,1(s0)
    80011bd4:	0000b597          	auipc	a1,0xb
    80011bd8:	39458593          	add	a1,a1,916 # 8001cf68 <__func__.1+0x2d8>
    80011bdc:	c789                	beqz	a5,80011be6 <load_page_fault_4+0x96>
    80011bde:	6418                	ld	a4,8(s0)
    80011be0:	47b5                	li	a5,13
    80011be2:	1cf70f63          	beq	a4,a5,80011dc0 <load_page_fault_4+0x270>
    80011be6:	0000b517          	auipc	a0,0xb
    80011bea:	3c250513          	add	a0,a0,962 # 8001cfa8 <__func__.1+0x318>
    80011bee:	7dc090ef          	jal	8001b3ca <printf>
    80011bf2:	00144783          	lbu	a5,1(s0)
    80011bf6:	c789                	beqz	a5,80011c00 <load_page_fault_4+0xb0>
    80011bf8:	6418                	ld	a4,8(s0)
    80011bfa:	47b5                	li	a5,13
    80011bfc:	00f70c63          	beq	a4,a5,80011c14 <load_page_fault_4+0xc4>
    80011c00:	0000b517          	auipc	a0,0xb
    80011c04:	3b050513          	add	a0,a0,944 # 8001cfb0 <__func__.1+0x320>
    80011c08:	7c2090ef          	jal	8001b3ca <printf>
    80011c0c:	02900513          	li	a0,41
    80011c10:	68c080ef          	jal	8001a29c <putchar>
    80011c14:	4529                	li	a0,10
    80011c16:	686080ef          	jal	8001a29c <putchar>
    80011c1a:	00144783          	lbu	a5,1(s0)
    80011c1e:	4481                	li	s1,0
    80011c20:	c789                	beqz	a5,80011c2a <load_page_fault_4+0xda>
    80011c22:	6404                	ld	s1,8(s0)
    80011c24:	14cd                	add	s1,s1,-13
    80011c26:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_LPF
    );


    //ldsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80011c2a:	0ff0000f          	fence
    80011c2e:	4785                	li	a5,1
    80011c30:	00f41023          	sh	a5,0(s0)
    80011c34:	0002b797          	auipc	a5,0x2b
    80011c38:	4007ba23          	sd	zero,1044(a5) # 8003d048 <excpt+0x38>
    80011c3c:	0ff0000f          	fence
    addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80011c40:	000807b7          	lui	a5,0x80
    80011c44:	1007b073          	csrc	sstatus,a5
LOAD_INSTRUCTION(ld, "ld", uint64_t);
    80011c48:	001007b7          	lui	a5,0x100
    80011c4c:	05f78793          	add	a5,a5,95 # 10005f <STACK_SIZE+0x5f>
    80011c50:	07b2                	sll	a5,a5,0xc
    80011c52:	0007b783          	ld	a5,0(a5)
    ld(addr);   
    TEST_ASSERT("vs mode ld when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80011c56:	08200593          	li	a1,130
    80011c5a:	00010617          	auipc	a2,0x10
    80011c5e:	b0660613          	add	a2,a2,-1274 # 80021760 <__func__.1+0x4ad0>
    80011c62:	0000b517          	auipc	a0,0xb
    80011c66:	32e50513          	add	a0,a0,814 # 8001cf90 <__func__.1+0x300>
    80011c6a:	760090ef          	jal	8001b3ca <printf>
    80011c6e:	00144783          	lbu	a5,1(s0)
    80011c72:	0000b597          	auipc	a1,0xb
    80011c76:	2f658593          	add	a1,a1,758 # 8001cf68 <__func__.1+0x2d8>
    80011c7a:	c789                	beqz	a5,80011c84 <load_page_fault_4+0x134>
    80011c7c:	6418                	ld	a4,8(s0)
    80011c7e:	47b5                	li	a5,13
    80011c80:	14f70563          	beq	a4,a5,80011dca <load_page_fault_4+0x27a>
    80011c84:	0000b517          	auipc	a0,0xb
    80011c88:	32450513          	add	a0,a0,804 # 8001cfa8 <__func__.1+0x318>
    80011c8c:	73e090ef          	jal	8001b3ca <printf>
    80011c90:	00144783          	lbu	a5,1(s0)
    80011c94:	c789                	beqz	a5,80011c9e <load_page_fault_4+0x14e>
    80011c96:	6418                	ld	a4,8(s0)
    80011c98:	47b5                	li	a5,13
    80011c9a:	00f70c63          	beq	a4,a5,80011cb2 <load_page_fault_4+0x162>
    80011c9e:	0000b517          	auipc	a0,0xb
    80011ca2:	31250513          	add	a0,a0,786 # 8001cfb0 <__func__.1+0x320>
    80011ca6:	724090ef          	jal	8001b3ca <printf>
    80011caa:	02900513          	li	a0,41
    80011cae:	5ee080ef          	jal	8001a29c <putchar>
    80011cb2:	4529                	li	a0,10
    80011cb4:	5e8080ef          	jal	8001a29c <putchar>
    80011cb8:	c491                	beqz	s1,80011cc4 <load_page_fault_4+0x174>
    80011cba:	00144783          	lbu	a5,1(s0)
    80011cbe:	4481                	li	s1,0
    80011cc0:	0e079663          	bnez	a5,80011dac <load_page_fault_4+0x25c>
        excpt.cause == CAUSE_LPF
    );

    //lhsstatus.MXR=1pte.r=0&&pte.x=0

    goto_priv(PRIV_VS);
    80011cc4:	4509                	li	a0,2
    80011cc6:	e19ee0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();
    80011cca:	0ff0000f          	fence
    80011cce:	4785                	li	a5,1
    80011cd0:	00f41023          	sh	a5,0(s0)
    80011cd4:	0002b797          	auipc	a5,0x2b
    80011cd8:	3607ba23          	sd	zero,884(a5) # 8003d048 <excpt+0x38>
    80011cdc:	0ff0000f          	fence
    addr = hs_page_base(VSV_GV);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    80011ce0:	000807b7          	lui	a5,0x80
    80011ce4:	1007a073          	csrs	sstatus,a5
LOAD_INSTRUCTION(lh, "lh", uint16_t);
    80011ce8:	001007b7          	lui	a5,0x100
    80011cec:	07f5                	add	a5,a5,29 # 10001d <STACK_SIZE+0x1d>
    80011cee:	07b2                	sll	a5,a5,0xc
    80011cf0:	00079783          	lh	a5,0(a5)
    lh(addr);
    TEST_ASSERT("vs mode lh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80011cf4:	08200593          	li	a1,130
    80011cf8:	00010617          	auipc	a2,0x10
    80011cfc:	aa060613          	add	a2,a2,-1376 # 80021798 <__func__.1+0x4b08>
    80011d00:	0000b517          	auipc	a0,0xb
    80011d04:	29050513          	add	a0,a0,656 # 8001cf90 <__func__.1+0x300>
    80011d08:	6c2090ef          	jal	8001b3ca <printf>
    80011d0c:	00144783          	lbu	a5,1(s0)
    80011d10:	0000b597          	auipc	a1,0xb
    80011d14:	25858593          	add	a1,a1,600 # 8001cf68 <__func__.1+0x2d8>
    80011d18:	c789                	beqz	a5,80011d22 <load_page_fault_4+0x1d2>
    80011d1a:	6418                	ld	a4,8(s0)
    80011d1c:	47b5                	li	a5,13
    80011d1e:	08f70c63          	beq	a4,a5,80011db6 <load_page_fault_4+0x266>
    80011d22:	0000b517          	auipc	a0,0xb
    80011d26:	28650513          	add	a0,a0,646 # 8001cfa8 <__func__.1+0x318>
    80011d2a:	6a0090ef          	jal	8001b3ca <printf>
    80011d2e:	00144783          	lbu	a5,1(s0)
    80011d32:	c789                	beqz	a5,80011d3c <load_page_fault_4+0x1ec>
    80011d34:	6418                	ld	a4,8(s0)
    80011d36:	47b5                	li	a5,13
    80011d38:	00f70c63          	beq	a4,a5,80011d50 <load_page_fault_4+0x200>
    80011d3c:	0000b517          	auipc	a0,0xb
    80011d40:	27450513          	add	a0,a0,628 # 8001cfb0 <__func__.1+0x320>
    80011d44:	686090ef          	jal	8001b3ca <printf>
    80011d48:	02900513          	li	a0,41
    80011d4c:	550080ef          	jal	8001a29c <putchar>
    80011d50:	4529                	li	a0,10
    80011d52:	54a080ef          	jal	8001a29c <putchar>
    80011d56:	c481                	beqz	s1,80011d5e <load_page_fault_4+0x20e>
    80011d58:	00144483          	lbu	s1,1(s0)
    80011d5c:	e89d                	bnez	s1,80011d92 <load_page_fault_4+0x242>
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80011d5e:	000807b7          	lui	a5,0x80
    80011d62:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("vs mode lh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80011d66:	4481                	li	s1,0

    TEST_END();
    80011d68:	0000b597          	auipc	a1,0xb
    80011d6c:	20058593          	add	a1,a1,512 # 8001cf68 <__func__.1+0x2d8>
    80011d70:	0000b517          	auipc	a0,0xb
    80011d74:	2a050513          	add	a0,a0,672 # 8001d010 <__func__.1+0x380>
    80011d78:	652090ef          	jal	8001b3ca <printf>
    80011d7c:	4511                	li	a0,4
    80011d7e:	d61ee0ef          	jal	80000ade <goto_priv>
    80011d82:	da4ef0ef          	jal	80001326 <reset_state>

}
    80011d86:	60e2                	ld	ra,24(sp)
    80011d88:	6442                	ld	s0,16(sp)
    80011d8a:	8526                	mv	a0,s1
    80011d8c:	64a2                	ld	s1,8(sp)
    80011d8e:	6105                	add	sp,sp,32
    80011d90:	8082                	ret
    TEST_ASSERT("vs mode lh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80011d92:	6418                	ld	a4,8(s0)
    80011d94:	47b5                	li	a5,13
    80011d96:	fcf714e3          	bne	a4,a5,80011d5e <load_page_fault_4+0x20e>
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80011d9a:	000807b7          	lui	a5,0x80
    80011d9e:	1007b073          	csrc	sstatus,a5
    TEST_END();
    80011da2:	0000b597          	auipc	a1,0xb
    80011da6:	1b658593          	add	a1,a1,438 # 8001cf58 <__func__.1+0x2c8>
    80011daa:	b7d9                	j	80011d70 <load_page_fault_4+0x220>
    TEST_ASSERT("vs mode ld when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80011dac:	6404                	ld	s1,8(s0)
    80011dae:	14cd                	add	s1,s1,-13
    80011db0:	0014b493          	seqz	s1,s1
    80011db4:	bf01                	j	80011cc4 <load_page_fault_4+0x174>
    TEST_ASSERT("vs mode lh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80011db6:	0000b597          	auipc	a1,0xb
    80011dba:	1a258593          	add	a1,a1,418 # 8001cf58 <__func__.1+0x2c8>
    80011dbe:	b795                	j	80011d22 <load_page_fault_4+0x1d2>
    TEST_ASSERT("vs mode lb when pte.v=0 leads to LPF",
    80011dc0:	0000b597          	auipc	a1,0xb
    80011dc4:	19858593          	add	a1,a1,408 # 8001cf58 <__func__.1+0x2c8>
    80011dc8:	bd39                	j	80011be6 <load_page_fault_4+0x96>
    TEST_ASSERT("vs mode ld when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80011dca:	0000b597          	auipc	a1,0xb
    80011dce:	18e58593          	add	a1,a1,398 # 8001cf58 <__func__.1+0x2c8>
    80011dd2:	bd4d                	j	80011c84 <load_page_fault_4+0x134>

0000000080011dd4 <load_page_fault_5>:

bool load_page_fault_5(){
    80011dd4:	1101                	add	sp,sp,-32

    TEST_START();
    80011dd6:	0000a597          	auipc	a1,0xa
    80011dda:	48a58593          	add	a1,a1,1162 # 8001c260 <__func__.17>
    80011dde:	0000b517          	auipc	a0,0xb
    80011de2:	19a50513          	add	a0,a0,410 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_5(){
    80011de6:	ec06                	sd	ra,24(sp)
    80011de8:	e822                	sd	s0,16(sp)
    80011dea:	e426                	sd	s1,8(sp)
    TEST_START();
    80011dec:	5de090ef          	jal	8001b3ca <printf>
    80011df0:	4529                	li	a0,10
    80011df2:	4aa080ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    80011df6:	450d                	li	a0,3
    80011df8:	ce7ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80011dfc:	fe4ee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80011e00:	a27ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80011e04:	4509                	li	a0,2
    80011e06:	cd9ee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011e0a:	8abee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80011e0e:	4511                	li	a0,4
    80011e10:	ccfee0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80011e14:	000407b7          	lui	a5,0x40
    80011e18:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_VS);
    80011e1c:	4509                	li	a0,2
    80011e1e:	cc1ee0ef          	jal	80000ade <goto_priv>

    //lbuvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80011e22:	0ff0000f          	fence
    80011e26:	4785                	li	a5,1
    80011e28:	0002b417          	auipc	s0,0x2b
    80011e2c:	1e840413          	add	s0,s0,488 # 8003d010 <excpt>
    80011e30:	00f41023          	sh	a5,0(s0)
    80011e34:	0002b797          	auipc	a5,0x2b
    80011e38:	2007ba23          	sd	zero,532(a5) # 8003d048 <excpt+0x38>
    80011e3c:	0ff0000f          	fence
LOAD_INSTRUCTION(lbu, "lbu", uint8_t);
    80011e40:	000807b7          	lui	a5,0x80
    80011e44:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80011e46:	07b6                	sll	a5,a5,0xd
    80011e48:	0007c783          	lbu	a5,0(a5)
    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    
    lbu(addr);
    TEST_ASSERT("vs mode lbu u mode page when vsstatus.sum=0 leads to LPF",
    80011e4c:	08200593          	li	a1,130
    80011e50:	00010617          	auipc	a2,0x10
    80011e54:	99060613          	add	a2,a2,-1648 # 800217e0 <__func__.1+0x4b50>
    80011e58:	0000b517          	auipc	a0,0xb
    80011e5c:	13850513          	add	a0,a0,312 # 8001cf90 <__func__.1+0x300>
    80011e60:	56a090ef          	jal	8001b3ca <printf>
    80011e64:	00144783          	lbu	a5,1(s0)
    80011e68:	0000b597          	auipc	a1,0xb
    80011e6c:	10058593          	add	a1,a1,256 # 8001cf68 <__func__.1+0x2d8>
    80011e70:	c789                	beqz	a5,80011e7a <load_page_fault_5+0xa6>
    80011e72:	6418                	ld	a4,8(s0)
    80011e74:	47b5                	li	a5,13
    80011e76:	06f70e63          	beq	a4,a5,80011ef2 <load_page_fault_5+0x11e>
    80011e7a:	0000b517          	auipc	a0,0xb
    80011e7e:	12e50513          	add	a0,a0,302 # 8001cfa8 <__func__.1+0x318>
    80011e82:	548090ef          	jal	8001b3ca <printf>
    80011e86:	00144783          	lbu	a5,1(s0)
    80011e8a:	c789                	beqz	a5,80011e94 <load_page_fault_5+0xc0>
    80011e8c:	6418                	ld	a4,8(s0)
    80011e8e:	47b5                	li	a5,13
    80011e90:	00f70c63          	beq	a4,a5,80011ea8 <load_page_fault_5+0xd4>
    80011e94:	0000b517          	auipc	a0,0xb
    80011e98:	11c50513          	add	a0,a0,284 # 8001cfb0 <__func__.1+0x320>
    80011e9c:	52e090ef          	jal	8001b3ca <printf>
    80011ea0:	02900513          	li	a0,41
    80011ea4:	3f8080ef          	jal	8001a29c <putchar>
    80011ea8:	4529                	li	a0,10
    80011eaa:	3f2080ef          	jal	8001a29c <putchar>
    80011eae:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    80011eb2:	0000b597          	auipc	a1,0xb
    80011eb6:	0b658593          	add	a1,a1,182 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode lbu u mode page when vsstatus.sum=0 leads to LPF",
    80011eba:	c491                	beqz	s1,80011ec6 <load_page_fault_5+0xf2>
    80011ebc:	6418                	ld	a4,8(s0)
    80011ebe:	47b5                	li	a5,13
    80011ec0:	02f70463          	beq	a4,a5,80011ee8 <load_page_fault_5+0x114>
    80011ec4:	4481                	li	s1,0
    TEST_END();
    80011ec6:	0000b517          	auipc	a0,0xb
    80011eca:	14a50513          	add	a0,a0,330 # 8001d010 <__func__.1+0x380>
    80011ece:	4fc090ef          	jal	8001b3ca <printf>
    80011ed2:	4511                	li	a0,4
    80011ed4:	c0bee0ef          	jal	80000ade <goto_priv>
    80011ed8:	c4eef0ef          	jal	80001326 <reset_state>
}
    80011edc:	60e2                	ld	ra,24(sp)
    80011ede:	6442                	ld	s0,16(sp)
    80011ee0:	8526                	mv	a0,s1
    80011ee2:	64a2                	ld	s1,8(sp)
    80011ee4:	6105                	add	sp,sp,32
    80011ee6:	8082                	ret
    TEST_END();
    80011ee8:	0000b597          	auipc	a1,0xb
    80011eec:	07058593          	add	a1,a1,112 # 8001cf58 <__func__.1+0x2c8>
    80011ef0:	bfd9                	j	80011ec6 <load_page_fault_5+0xf2>
    TEST_ASSERT("vs mode lbu u mode page when vsstatus.sum=0 leads to LPF",
    80011ef2:	0000b597          	auipc	a1,0xb
    80011ef6:	06658593          	add	a1,a1,102 # 8001cf58 <__func__.1+0x2c8>
    80011efa:	b741                	j	80011e7a <load_page_fault_5+0xa6>

0000000080011efc <load_page_fault_6>:

bool load_page_fault_6(){
    80011efc:	1141                	add	sp,sp,-16

    TEST_START();
    80011efe:	0000a597          	auipc	a1,0xa
    80011f02:	37a58593          	add	a1,a1,890 # 8001c278 <__func__.16>
    80011f06:	0000b517          	auipc	a0,0xb
    80011f0a:	07250513          	add	a0,a0,114 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_6(){
    80011f0e:	e406                	sd	ra,8(sp)
    80011f10:	e022                	sd	s0,0(sp)
    TEST_START();
    80011f12:	4b8090ef          	jal	8001b3ca <printf>
    80011f16:	4529                	li	a0,10
    80011f18:	384080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80011f1c:	450d                	li	a0,3
    80011f1e:	bc1ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80011f22:	ebeee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80011f26:	901ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80011f2a:	4509                	li	a0,2
    80011f2c:	bb3ee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80011f30:	f84ee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80011f34:	4511                	li	a0,4
    80011f36:	ba9ee0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80011f3a:	000407b7          	lui	a5,0x40
    80011f3e:	2007a073          	csrs	vsstatus,a5

    //lbuvsstatus.SUM=1SU

    goto_priv(PRIV_VS);
    80011f42:	4509                	li	a0,2
    80011f44:	b9bee0ef          	jal	80000ade <goto_priv>
    
    uintptr_t addr = hs_page_base(VSURWX_GURWX);
    TEST_SETUP_EXCEPT();
    80011f48:	0ff0000f          	fence
    80011f4c:	4785                	li	a5,1
    80011f4e:	0002b417          	auipc	s0,0x2b
    80011f52:	0c240413          	add	s0,s0,194 # 8003d010 <excpt>
    80011f56:	00f41023          	sh	a5,0(s0)
    80011f5a:	0002b797          	auipc	a5,0x2b
    80011f5e:	0e07b723          	sd	zero,238(a5) # 8003d048 <excpt+0x38>
    80011f62:	0ff0000f          	fence
    80011f66:	000807b7          	lui	a5,0x80
    80011f6a:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80011f6c:	07b6                	sll	a5,a5,0xd
    80011f6e:	0007c783          	lbu	a5,0(a5)
    lbu(addr);

    TEST_ASSERT("vs mode lbu u mode page when vsstatus.sum=1 successful",
    80011f72:	08200593          	li	a1,130
    80011f76:	00010617          	auipc	a2,0x10
    80011f7a:	8aa60613          	add	a2,a2,-1878 # 80021820 <__func__.1+0x4b90>
    80011f7e:	0000b517          	auipc	a0,0xb
    80011f82:	01250513          	add	a0,a0,18 # 8001cf90 <__func__.1+0x300>
    80011f86:	444090ef          	jal	8001b3ca <printf>
    80011f8a:	00144783          	lbu	a5,1(s0)
    80011f8e:	0000b597          	auipc	a1,0xb
    80011f92:	fca58593          	add	a1,a1,-54 # 8001cf58 <__func__.1+0x2c8>
    80011f96:	c789                	beqz	a5,80011fa0 <load_page_fault_6+0xa4>
    80011f98:	0000b597          	auipc	a1,0xb
    80011f9c:	fd058593          	add	a1,a1,-48 # 8001cf68 <__func__.1+0x2d8>
    80011fa0:	0000b517          	auipc	a0,0xb
    80011fa4:	00850513          	add	a0,a0,8 # 8001cfa8 <__func__.1+0x318>
    80011fa8:	422090ef          	jal	8001b3ca <printf>
    80011fac:	00144783          	lbu	a5,1(s0)
    80011fb0:	e3b1                	bnez	a5,80011ff4 <load_page_fault_6+0xf8>
    80011fb2:	4529                	li	a0,10
    80011fb4:	2e8080ef          	jal	8001a29c <putchar>
    80011fb8:	00144783          	lbu	a5,1(s0)
    80011fbc:	e795                	bnez	a5,80011fe8 <load_page_fault_6+0xec>
    80011fbe:	4405                	li	s0,1
        excpt.triggered == false
    );


    TEST_END();
    80011fc0:	0000b597          	auipc	a1,0xb
    80011fc4:	f9858593          	add	a1,a1,-104 # 8001cf58 <__func__.1+0x2c8>
    80011fc8:	0000b517          	auipc	a0,0xb
    80011fcc:	04850513          	add	a0,a0,72 # 8001d010 <__func__.1+0x380>
    80011fd0:	3fa090ef          	jal	8001b3ca <printf>
    80011fd4:	4511                	li	a0,4
    80011fd6:	b09ee0ef          	jal	80000ade <goto_priv>
    80011fda:	b4cef0ef          	jal	80001326 <reset_state>
}
    80011fde:	60a2                	ld	ra,8(sp)
    80011fe0:	8522                	mv	a0,s0
    80011fe2:	6402                	ld	s0,0(sp)
    80011fe4:	0141                	add	sp,sp,16
    80011fe6:	8082                	ret
    TEST_ASSERT("vs mode lbu u mode page when vsstatus.sum=1 successful",
    80011fe8:	4401                	li	s0,0
    TEST_END();
    80011fea:	0000b597          	auipc	a1,0xb
    80011fee:	f7e58593          	add	a1,a1,-130 # 8001cf68 <__func__.1+0x2d8>
    80011ff2:	bfd9                	j	80011fc8 <load_page_fault_6+0xcc>
    TEST_ASSERT("vs mode lbu u mode page when vsstatus.sum=1 successful",
    80011ff4:	0000b517          	auipc	a0,0xb
    80011ff8:	fbc50513          	add	a0,a0,-68 # 8001cfb0 <__func__.1+0x320>
    80011ffc:	3ce090ef          	jal	8001b3ca <printf>
    80012000:	02900513          	li	a0,41
    80012004:	298080ef          	jal	8001a29c <putchar>
    80012008:	b76d                	j	80011fb2 <load_page_fault_6+0xb6>

000000008001200a <load_page_fault_7>:


bool load_page_fault_7(){
    8001200a:	1101                	add	sp,sp,-32

    TEST_START();
    8001200c:	0000a597          	auipc	a1,0xa
    80012010:	28458593          	add	a1,a1,644 # 8001c290 <__func__.15>
    80012014:	0000b517          	auipc	a0,0xb
    80012018:	f6450513          	add	a0,a0,-156 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_7(){
    8001201c:	ec06                	sd	ra,24(sp)
    8001201e:	e822                	sd	s0,16(sp)
    80012020:	e426                	sd	s1,8(sp)
    TEST_START();
    80012022:	3a8090ef          	jal	8001b3ca <printf>
    80012026:	4529                	li	a0,10
    80012028:	274080ef          	jal	8001a29c <putchar>


    goto_priv(PRIV_HS);
    8001202c:	450d                	li	a0,3
    8001202e:	ab1ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012032:	daeee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012036:	ff0ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001203a:	4509                	li	a0,2
    8001203c:	aa3ee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012040:	e74ee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80012044:	4511                	li	a0,4
    80012046:	a99ee0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS, SSTATUS_SUM);
    8001204a:	000407b7          	lui	a5,0x40
    8001204e:	3007b073          	csrc	mstatus,a5

    goto_priv(PRIV_HS);
    80012052:	450d                	li	a0,3
    80012054:	a8bee0ef          	jal	80000ade <goto_priv>

    //hlvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80012058:	0ff0000f          	fence
    8001205c:	4785                	li	a5,1
    8001205e:	0002b417          	auipc	s0,0x2b
    80012062:	fb240413          	add	s0,s0,-78 # 8003d010 <excpt>
    80012066:	00f41023          	sh	a5,0(s0)
    8001206a:	0002b797          	auipc	a5,0x2b
    8001206e:	fc07bf23          	sd	zero,-34(a5) # 8003d048 <excpt+0x38>
    80012072:	0ff0000f          	fence
LOAD_INSTRUCTION(ld, "ld", uint64_t);
    80012076:	000807b7          	lui	a5,0x80
    8001207a:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    8001207c:	07b6                	sll	a5,a5,0xd
    8001207e:	0007b783          	ld	a5,0(a5)
    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    
    ld(addr);
    TEST_ASSERT("hs mode ld u mode page when mstatus.sum=0 leads to LPF",
    80012082:	08200593          	li	a1,130
    80012086:	0000f617          	auipc	a2,0xf
    8001208a:	7d260613          	add	a2,a2,2002 # 80021858 <__func__.1+0x4bc8>
    8001208e:	0000b517          	auipc	a0,0xb
    80012092:	f0250513          	add	a0,a0,-254 # 8001cf90 <__func__.1+0x300>
    80012096:	334090ef          	jal	8001b3ca <printf>
    8001209a:	00144783          	lbu	a5,1(s0)
    8001209e:	0000b597          	auipc	a1,0xb
    800120a2:	eca58593          	add	a1,a1,-310 # 8001cf68 <__func__.1+0x2d8>
    800120a6:	c789                	beqz	a5,800120b0 <load_page_fault_7+0xa6>
    800120a8:	6418                	ld	a4,8(s0)
    800120aa:	47b5                	li	a5,13
    800120ac:	06f70e63          	beq	a4,a5,80012128 <load_page_fault_7+0x11e>
    800120b0:	0000b517          	auipc	a0,0xb
    800120b4:	ef850513          	add	a0,a0,-264 # 8001cfa8 <__func__.1+0x318>
    800120b8:	312090ef          	jal	8001b3ca <printf>
    800120bc:	00144783          	lbu	a5,1(s0)
    800120c0:	c789                	beqz	a5,800120ca <load_page_fault_7+0xc0>
    800120c2:	6418                	ld	a4,8(s0)
    800120c4:	47b5                	li	a5,13
    800120c6:	00f70c63          	beq	a4,a5,800120de <load_page_fault_7+0xd4>
    800120ca:	0000b517          	auipc	a0,0xb
    800120ce:	ee650513          	add	a0,a0,-282 # 8001cfb0 <__func__.1+0x320>
    800120d2:	2f8090ef          	jal	8001b3ca <printf>
    800120d6:	02900513          	li	a0,41
    800120da:	1c2080ef          	jal	8001a29c <putchar>
    800120de:	4529                	li	a0,10
    800120e0:	1bc080ef          	jal	8001a29c <putchar>
    800120e4:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    800120e8:	0000b597          	auipc	a1,0xb
    800120ec:	e8058593          	add	a1,a1,-384 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode ld u mode page when mstatus.sum=0 leads to LPF",
    800120f0:	c491                	beqz	s1,800120fc <load_page_fault_7+0xf2>
    800120f2:	6418                	ld	a4,8(s0)
    800120f4:	47b5                	li	a5,13
    800120f6:	02f70463          	beq	a4,a5,8001211e <load_page_fault_7+0x114>
    800120fa:	4481                	li	s1,0
    TEST_END();
    800120fc:	0000b517          	auipc	a0,0xb
    80012100:	f1450513          	add	a0,a0,-236 # 8001d010 <__func__.1+0x380>
    80012104:	2c6090ef          	jal	8001b3ca <printf>
    80012108:	4511                	li	a0,4
    8001210a:	9d5ee0ef          	jal	80000ade <goto_priv>
    8001210e:	a18ef0ef          	jal	80001326 <reset_state>
}
    80012112:	60e2                	ld	ra,24(sp)
    80012114:	6442                	ld	s0,16(sp)
    80012116:	8526                	mv	a0,s1
    80012118:	64a2                	ld	s1,8(sp)
    8001211a:	6105                	add	sp,sp,32
    8001211c:	8082                	ret
    TEST_END();
    8001211e:	0000b597          	auipc	a1,0xb
    80012122:	e3a58593          	add	a1,a1,-454 # 8001cf58 <__func__.1+0x2c8>
    80012126:	bfd9                	j	800120fc <load_page_fault_7+0xf2>
    TEST_ASSERT("hs mode ld u mode page when mstatus.sum=0 leads to LPF",
    80012128:	0000b597          	auipc	a1,0xb
    8001212c:	e3058593          	add	a1,a1,-464 # 8001cf58 <__func__.1+0x2c8>
    80012130:	b741                	j	800120b0 <load_page_fault_7+0xa6>

0000000080012132 <load_page_fault_8>:

bool load_page_fault_8(){
    80012132:	1141                	add	sp,sp,-16

    TEST_START();
    80012134:	0000a597          	auipc	a1,0xa
    80012138:	17458593          	add	a1,a1,372 # 8001c2a8 <__func__.14>
    8001213c:	0000b517          	auipc	a0,0xb
    80012140:	e3c50513          	add	a0,a0,-452 # 8001cf78 <__func__.1+0x2e8>
bool load_page_fault_8(){
    80012144:	e406                	sd	ra,8(sp)
    80012146:	e022                	sd	s0,0(sp)
    TEST_START();
    80012148:	282090ef          	jal	8001b3ca <printf>
    8001214c:	4529                	li	a0,10
    8001214e:	14e080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012152:	450d                	li	a0,3
    80012154:	98bee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012158:	c88ee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001215c:	ecaee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012160:	4509                	li	a0,2
    80012162:	97dee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012166:	d4eee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    8001216a:	4511                	li	a0,4
    8001216c:	973ee0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, SSTATUS_SUM);
    80012170:	000407b7          	lui	a5,0x40
    80012174:	3007a073          	csrs	mstatus,a5

    //ldmstatus.SUM=1SU

    goto_priv(PRIV_HS);
    80012178:	450d                	li	a0,3
    8001217a:	965ee0ef          	jal	80000ade <goto_priv>
    
    uintptr_t addr = hs_page_base(VSURWX_GURWX);
    TEST_SETUP_EXCEPT();
    8001217e:	0ff0000f          	fence
    80012182:	4785                	li	a5,1
    80012184:	0002b417          	auipc	s0,0x2b
    80012188:	e8c40413          	add	s0,s0,-372 # 8003d010 <excpt>
    8001218c:	00f41023          	sh	a5,0(s0)
    80012190:	0002b797          	auipc	a5,0x2b
    80012194:	ea07bc23          	sd	zero,-328(a5) # 8003d048 <excpt+0x38>
    80012198:	0ff0000f          	fence
    8001219c:	000807b7          	lui	a5,0x80
    800121a0:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    800121a2:	07b6                	sll	a5,a5,0xd
    800121a4:	0007b783          	ld	a5,0(a5)
    ld(addr);

    TEST_ASSERT("hs mode ld u mode page when mstatus.sum=1 successful",
    800121a8:	08200593          	li	a1,130
    800121ac:	0000f617          	auipc	a2,0xf
    800121b0:	6e460613          	add	a2,a2,1764 # 80021890 <__func__.1+0x4c00>
    800121b4:	0000b517          	auipc	a0,0xb
    800121b8:	ddc50513          	add	a0,a0,-548 # 8001cf90 <__func__.1+0x300>
    800121bc:	20e090ef          	jal	8001b3ca <printf>
    800121c0:	00144783          	lbu	a5,1(s0)
    800121c4:	0000b597          	auipc	a1,0xb
    800121c8:	d9458593          	add	a1,a1,-620 # 8001cf58 <__func__.1+0x2c8>
    800121cc:	c789                	beqz	a5,800121d6 <load_page_fault_8+0xa4>
    800121ce:	0000b597          	auipc	a1,0xb
    800121d2:	d9a58593          	add	a1,a1,-614 # 8001cf68 <__func__.1+0x2d8>
    800121d6:	0000b517          	auipc	a0,0xb
    800121da:	dd250513          	add	a0,a0,-558 # 8001cfa8 <__func__.1+0x318>
    800121de:	1ec090ef          	jal	8001b3ca <printf>
    800121e2:	00144783          	lbu	a5,1(s0)
    800121e6:	e3b1                	bnez	a5,8001222a <load_page_fault_8+0xf8>
    800121e8:	4529                	li	a0,10
    800121ea:	0b2080ef          	jal	8001a29c <putchar>
    800121ee:	00144783          	lbu	a5,1(s0)
    800121f2:	e795                	bnez	a5,8001221e <load_page_fault_8+0xec>
    800121f4:	4405                	li	s0,1



    //pte.a=1A

    TEST_END();
    800121f6:	0000b597          	auipc	a1,0xb
    800121fa:	d6258593          	add	a1,a1,-670 # 8001cf58 <__func__.1+0x2c8>
    800121fe:	0000b517          	auipc	a0,0xb
    80012202:	e1250513          	add	a0,a0,-494 # 8001d010 <__func__.1+0x380>
    80012206:	1c4090ef          	jal	8001b3ca <printf>
    8001220a:	4511                	li	a0,4
    8001220c:	8d3ee0ef          	jal	80000ade <goto_priv>
    80012210:	916ef0ef          	jal	80001326 <reset_state>
}
    80012214:	60a2                	ld	ra,8(sp)
    80012216:	8522                	mv	a0,s0
    80012218:	6402                	ld	s0,0(sp)
    8001221a:	0141                	add	sp,sp,16
    8001221c:	8082                	ret
    TEST_ASSERT("hs mode ld u mode page when mstatus.sum=1 successful",
    8001221e:	4401                	li	s0,0
    TEST_END();
    80012220:	0000b597          	auipc	a1,0xb
    80012224:	d4858593          	add	a1,a1,-696 # 8001cf68 <__func__.1+0x2d8>
    80012228:	bfd9                	j	800121fe <load_page_fault_8+0xcc>
    TEST_ASSERT("hs mode ld u mode page when mstatus.sum=1 successful",
    8001222a:	0000b517          	auipc	a0,0xb
    8001222e:	d8650513          	add	a0,a0,-634 # 8001cfb0 <__func__.1+0x320>
    80012232:	198090ef          	jal	8001b3ca <printf>
    80012236:	02900513          	li	a0,41
    8001223a:	062080ef          	jal	8001a29c <putchar>
    8001223e:	b76d                	j	800121e8 <load_page_fault_8+0xb6>

0000000080012240 <store_page_fault_1>:





bool store_page_fault_1(){
    80012240:	1101                	add	sp,sp,-32

    TEST_START();
    80012242:	0000a597          	auipc	a1,0xa
    80012246:	07e58593          	add	a1,a1,126 # 8001c2c0 <__func__.13>
    8001224a:	0000b517          	auipc	a0,0xb
    8001224e:	d2e50513          	add	a0,a0,-722 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_1(){
    80012252:	ec06                	sd	ra,24(sp)
    80012254:	e822                	sd	s0,16(sp)
    80012256:	e426                	sd	s1,8(sp)
    TEST_START();
    80012258:	172090ef          	jal	8001b3ca <printf>
    8001225c:	4529                	li	a0,10
    8001225e:	03e080ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012262:	450d                	li	a0,3
    80012264:	87bee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012268:	b78ee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001226c:	dbaee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012270:	4509                	li	a0,2
    80012272:	86dee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012276:	c3eee0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    8001227a:	450d                	li	a0,3
    8001227c:	863ee0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80012280:	4509                	li	a0,2
    80012282:	f80ee0ef          	jal	80000a02 <set_prev_priv>

    //pte.v=0
    TEST_SETUP_EXCEPT();
    80012286:	0ff0000f          	fence
    8001228a:	4785                	li	a5,1
    8001228c:	0002b417          	auipc	s0,0x2b
    80012290:	d8440413          	add	s0,s0,-636 # 8003d010 <excpt>
    80012294:	00f41023          	sh	a5,0(s0)
    80012298:	0002b797          	auipc	a5,0x2b
    8001229c:	da07b823          	sd	zero,-592(a5) # 8003d048 <excpt+0x38>
    800122a0:	0ff0000f          	fence
    asm volatile(
    800122a4:	37ab77b7          	lui	a5,0x37ab7
    800122a8:	078a                	sll	a5,a5,0x2
    800122aa:	40019737          	lui	a4,0x40019
    800122ae:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800122b2:	070a                	sll	a4,a4,0x2
    800122b4:	6ef74073          	.4byte	0x6ef74073

    addr = hs_page_base(VSI_GI);
    hsvd(addr, 0xdeadbeef);
    TEST_ASSERT("hs mode hsvd when pte.v=0 leads to LPF",
    800122b8:	08200593          	li	a1,130
    800122bc:	0000f617          	auipc	a2,0xf
    800122c0:	60c60613          	add	a2,a2,1548 # 800218c8 <__func__.1+0x4c38>
    800122c4:	0000b517          	auipc	a0,0xb
    800122c8:	ccc50513          	add	a0,a0,-820 # 8001cf90 <__func__.1+0x300>
    800122cc:	0fe090ef          	jal	8001b3ca <printf>
    800122d0:	00144783          	lbu	a5,1(s0)
    800122d4:	0000b597          	auipc	a1,0xb
    800122d8:	c9458593          	add	a1,a1,-876 # 8001cf68 <__func__.1+0x2d8>
    800122dc:	c789                	beqz	a5,800122e6 <store_page_fault_1+0xa6>
    800122de:	6418                	ld	a4,8(s0)
    800122e0:	47bd                	li	a5,15
    800122e2:	1ef70663          	beq	a4,a5,800124ce <store_page_fault_1+0x28e>
    800122e6:	0000b517          	auipc	a0,0xb
    800122ea:	cc250513          	add	a0,a0,-830 # 8001cfa8 <__func__.1+0x318>
    800122ee:	0dc090ef          	jal	8001b3ca <printf>
    800122f2:	00144783          	lbu	a5,1(s0)
    800122f6:	c789                	beqz	a5,80012300 <store_page_fault_1+0xc0>
    800122f8:	6418                	ld	a4,8(s0)
    800122fa:	47bd                	li	a5,15
    800122fc:	00f70c63          	beq	a4,a5,80012314 <store_page_fault_1+0xd4>
    80012300:	0000b517          	auipc	a0,0xb
    80012304:	cb050513          	add	a0,a0,-848 # 8001cfb0 <__func__.1+0x320>
    80012308:	0c2090ef          	jal	8001b3ca <printf>
    8001230c:	02900513          	li	a0,41
    80012310:	78d070ef          	jal	8001a29c <putchar>
    80012314:	4529                	li	a0,10
    80012316:	787070ef          	jal	8001a29c <putchar>
    8001231a:	00144783          	lbu	a5,1(s0)
    8001231e:	4481                	li	s1,0
    80012320:	c789                	beqz	a5,8001232a <store_page_fault_1+0xea>
    80012322:	6404                	ld	s1,8(s0)
    80012324:	14c5                	add	s1,s1,-15
    80012326:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_SPF
    );


    //storesstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    8001232a:	0ff0000f          	fence
    8001232e:	4785                	li	a5,1
    80012330:	00f41023          	sh	a5,0(s0)
    80012334:	0002b797          	auipc	a5,0x2b
    80012338:	d007ba23          	sd	zero,-748(a5) # 8003d048 <excpt+0x38>
    8001233c:	0ff0000f          	fence
    addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80012340:	000807b7          	lui	a5,0x80
    80012344:	1007b073          	csrc	sstatus,a5
    asm volatile(
    80012348:	37ab77b7          	lui	a5,0x37ab7
    8001234c:	00100737          	lui	a4,0x100
    80012350:	078a                	sll	a5,a5,0x2
    80012352:	05f70713          	add	a4,a4,95 # 10005f <STACK_SIZE+0x5f>
    80012356:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001235a:	0732                	sll	a4,a4,0xc
    8001235c:	62f74073          	.4byte	0x62f74073
    hsvb(addr, 0xdeadbeef);
    TEST_ASSERT("hs mode hsvb when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80012360:	08200593          	li	a1,130
    80012364:	0000f617          	auipc	a2,0xf
    80012368:	58c60613          	add	a2,a2,1420 # 800218f0 <__func__.1+0x4c60>
    8001236c:	0000b517          	auipc	a0,0xb
    80012370:	c2450513          	add	a0,a0,-988 # 8001cf90 <__func__.1+0x300>
    80012374:	056090ef          	jal	8001b3ca <printf>
    80012378:	00144783          	lbu	a5,1(s0)
    8001237c:	0000b597          	auipc	a1,0xb
    80012380:	bec58593          	add	a1,a1,-1044 # 8001cf68 <__func__.1+0x2d8>
    80012384:	c789                	beqz	a5,8001238e <store_page_fault_1+0x14e>
    80012386:	6418                	ld	a4,8(s0)
    80012388:	47bd                	li	a5,15
    8001238a:	14f70763          	beq	a4,a5,800124d8 <store_page_fault_1+0x298>
    8001238e:	0000b517          	auipc	a0,0xb
    80012392:	c1a50513          	add	a0,a0,-998 # 8001cfa8 <__func__.1+0x318>
    80012396:	034090ef          	jal	8001b3ca <printf>
    8001239a:	00144783          	lbu	a5,1(s0)
    8001239e:	c789                	beqz	a5,800123a8 <store_page_fault_1+0x168>
    800123a0:	6418                	ld	a4,8(s0)
    800123a2:	47bd                	li	a5,15
    800123a4:	00f70c63          	beq	a4,a5,800123bc <store_page_fault_1+0x17c>
    800123a8:	0000b517          	auipc	a0,0xb
    800123ac:	c0850513          	add	a0,a0,-1016 # 8001cfb0 <__func__.1+0x320>
    800123b0:	01a090ef          	jal	8001b3ca <printf>
    800123b4:	02900513          	li	a0,41
    800123b8:	6e5070ef          	jal	8001a29c <putchar>
    800123bc:	4529                	li	a0,10
    800123be:	6df070ef          	jal	8001a29c <putchar>
    800123c2:	c491                	beqz	s1,800123ce <store_page_fault_1+0x18e>
    800123c4:	00144783          	lbu	a5,1(s0)
    800123c8:	4481                	li	s1,0
    800123ca:	0e079863          	bnez	a5,800124ba <store_page_fault_1+0x27a>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    //storesstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    800123ce:	0ff0000f          	fence
    800123d2:	4785                	li	a5,1
    800123d4:	00f41023          	sh	a5,0(s0)
    800123d8:	0002b797          	auipc	a5,0x2b
    800123dc:	c607b823          	sd	zero,-912(a5) # 8003d048 <excpt+0x38>
    800123e0:	0ff0000f          	fence
    addr = hs_page_base(VSV_GV);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    800123e4:	000807b7          	lui	a5,0x80
    800123e8:	1007a073          	csrs	sstatus,a5
    asm volatile(
    800123ec:	37ab77b7          	lui	a5,0x37ab7
    800123f0:	00100737          	lui	a4,0x100
    800123f4:	078a                	sll	a5,a5,0x2
    800123f6:	0775                	add	a4,a4,29 # 10001d <STACK_SIZE+0x1d>
    800123f8:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800123fc:	0732                	sll	a4,a4,0xc
    800123fe:	66f74073          	.4byte	0x66f74073
    hsvh(addr, 0xdeadbeef);
    TEST_ASSERT("hs mode hsvh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80012402:	08200593          	li	a1,130
    80012406:	0000f617          	auipc	a2,0xf
    8001240a:	52a60613          	add	a2,a2,1322 # 80021930 <__func__.1+0x4ca0>
    8001240e:	0000b517          	auipc	a0,0xb
    80012412:	b8250513          	add	a0,a0,-1150 # 8001cf90 <__func__.1+0x300>
    80012416:	7b5080ef          	jal	8001b3ca <printf>
    8001241a:	00144783          	lbu	a5,1(s0)
    8001241e:	0000b597          	auipc	a1,0xb
    80012422:	b4a58593          	add	a1,a1,-1206 # 8001cf68 <__func__.1+0x2d8>
    80012426:	c789                	beqz	a5,80012430 <store_page_fault_1+0x1f0>
    80012428:	6418                	ld	a4,8(s0)
    8001242a:	47bd                	li	a5,15
    8001242c:	08f70c63          	beq	a4,a5,800124c4 <store_page_fault_1+0x284>
    80012430:	0000b517          	auipc	a0,0xb
    80012434:	b7850513          	add	a0,a0,-1160 # 8001cfa8 <__func__.1+0x318>
    80012438:	793080ef          	jal	8001b3ca <printf>
    8001243c:	00144783          	lbu	a5,1(s0)
    80012440:	c789                	beqz	a5,8001244a <store_page_fault_1+0x20a>
    80012442:	6418                	ld	a4,8(s0)
    80012444:	47bd                	li	a5,15
    80012446:	00f70c63          	beq	a4,a5,8001245e <store_page_fault_1+0x21e>
    8001244a:	0000b517          	auipc	a0,0xb
    8001244e:	b6650513          	add	a0,a0,-1178 # 8001cfb0 <__func__.1+0x320>
    80012452:	779080ef          	jal	8001b3ca <printf>
    80012456:	02900513          	li	a0,41
    8001245a:	643070ef          	jal	8001a29c <putchar>
    8001245e:	4529                	li	a0,10
    80012460:	63d070ef          	jal	8001a29c <putchar>
    80012464:	c481                	beqz	s1,8001246c <store_page_fault_1+0x22c>
    80012466:	00144483          	lbu	s1,1(s0)
    8001246a:	e89d                	bnez	s1,800124a0 <store_page_fault_1+0x260>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001246c:	000807b7          	lui	a5,0x80
    80012470:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("hs mode hsvh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80012474:	4481                	li	s1,0

    TEST_END();
    80012476:	0000b597          	auipc	a1,0xb
    8001247a:	af258593          	add	a1,a1,-1294 # 8001cf68 <__func__.1+0x2d8>
    8001247e:	0000b517          	auipc	a0,0xb
    80012482:	b9250513          	add	a0,a0,-1134 # 8001d010 <__func__.1+0x380>
    80012486:	745080ef          	jal	8001b3ca <printf>
    8001248a:	4511                	li	a0,4
    8001248c:	e52ee0ef          	jal	80000ade <goto_priv>
    80012490:	e97ee0ef          	jal	80001326 <reset_state>
}
    80012494:	60e2                	ld	ra,24(sp)
    80012496:	6442                	ld	s0,16(sp)
    80012498:	8526                	mv	a0,s1
    8001249a:	64a2                	ld	s1,8(sp)
    8001249c:	6105                	add	sp,sp,32
    8001249e:	8082                	ret
    TEST_ASSERT("hs mode hsvh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800124a0:	6418                	ld	a4,8(s0)
    800124a2:	47bd                	li	a5,15
    800124a4:	fcf714e3          	bne	a4,a5,8001246c <store_page_fault_1+0x22c>
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800124a8:	000807b7          	lui	a5,0x80
    800124ac:	1007b073          	csrc	sstatus,a5
    TEST_END();
    800124b0:	0000b597          	auipc	a1,0xb
    800124b4:	aa858593          	add	a1,a1,-1368 # 8001cf58 <__func__.1+0x2c8>
    800124b8:	b7d9                	j	8001247e <store_page_fault_1+0x23e>
    TEST_ASSERT("hs mode hsvb when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800124ba:	6404                	ld	s1,8(s0)
    800124bc:	14c5                	add	s1,s1,-15
    800124be:	0014b493          	seqz	s1,s1
    800124c2:	b731                	j	800123ce <store_page_fault_1+0x18e>
    TEST_ASSERT("hs mode hsvh when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800124c4:	0000b597          	auipc	a1,0xb
    800124c8:	a9458593          	add	a1,a1,-1388 # 8001cf58 <__func__.1+0x2c8>
    800124cc:	b795                	j	80012430 <store_page_fault_1+0x1f0>
    TEST_ASSERT("hs mode hsvd when pte.v=0 leads to LPF",
    800124ce:	0000b597          	auipc	a1,0xb
    800124d2:	a8a58593          	add	a1,a1,-1398 # 8001cf58 <__func__.1+0x2c8>
    800124d6:	bd01                	j	800122e6 <store_page_fault_1+0xa6>
    TEST_ASSERT("hs mode hsvb when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800124d8:	0000b597          	auipc	a1,0xb
    800124dc:	a8058593          	add	a1,a1,-1408 # 8001cf58 <__func__.1+0x2c8>
    800124e0:	b57d                	j	8001238e <store_page_fault_1+0x14e>

00000000800124e2 <store_page_fault_2>:

bool store_page_fault_2(){
    800124e2:	1101                	add	sp,sp,-32

    TEST_START();
    800124e4:	0000a597          	auipc	a1,0xa
    800124e8:	df458593          	add	a1,a1,-524 # 8001c2d8 <__func__.12>
    800124ec:	0000b517          	auipc	a0,0xb
    800124f0:	a8c50513          	add	a0,a0,-1396 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_2(){
    800124f4:	ec06                	sd	ra,24(sp)
    800124f6:	e822                	sd	s0,16(sp)
    800124f8:	e426                	sd	s1,8(sp)
    TEST_START();
    800124fa:	6d1080ef          	jal	8001b3ca <printf>
    800124fe:	4529                	li	a0,10
    80012500:	59d070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012504:	450d                	li	a0,3
    80012506:	dd8ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001250a:	8d6ee0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001250e:	b18ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012512:	4509                	li	a0,2
    80012514:	dcaee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012518:	99cee0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    8001251c:	4511                	li	a0,4
    8001251e:	dc0ee0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80012522:	000407b7          	lui	a5,0x40
    80012526:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_HS);
    8001252a:	450d                	li	a0,3
    8001252c:	db2ee0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80012530:	4509                	li	a0,2
    80012532:	cd0ee0ef          	jal	80000a02 <set_prev_priv>
    //hsvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80012536:	0ff0000f          	fence
    8001253a:	4785                	li	a5,1
    8001253c:	0002b417          	auipc	s0,0x2b
    80012540:	ad440413          	add	s0,s0,-1324 # 8003d010 <excpt>
    80012544:	00f41023          	sh	a5,0(s0)
    80012548:	0002b797          	auipc	a5,0x2b
    8001254c:	b007b023          	sd	zero,-1280(a5) # 8003d048 <excpt+0x38>
    80012550:	0ff0000f          	fence
    asm volatile(
    80012554:	37ab77b7          	lui	a5,0x37ab7
    80012558:	00080737          	lui	a4,0x80
    8001255c:	078a                	sll	a5,a5,0x2
    8001255e:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80012560:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80012564:	0736                	sll	a4,a4,0xd
    80012566:	6ef74073          	.4byte	0x6ef74073
    uintptr_t vaddr = hs_page_base(VSURWX_GURWX);

    
    hsvd(vaddr, 0xdeadbeef);
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=0 leads to LPF",
    8001256a:	08200593          	li	a1,130
    8001256e:	0000f617          	auipc	a2,0xf
    80012572:	40a60613          	add	a2,a2,1034 # 80021978 <__func__.1+0x4ce8>
    80012576:	0000b517          	auipc	a0,0xb
    8001257a:	a1a50513          	add	a0,a0,-1510 # 8001cf90 <__func__.1+0x300>
    8001257e:	64d080ef          	jal	8001b3ca <printf>
    80012582:	00144783          	lbu	a5,1(s0)
    80012586:	0000b597          	auipc	a1,0xb
    8001258a:	9e258593          	add	a1,a1,-1566 # 8001cf68 <__func__.1+0x2d8>
    8001258e:	c789                	beqz	a5,80012598 <store_page_fault_2+0xb6>
    80012590:	6418                	ld	a4,8(s0)
    80012592:	47bd                	li	a5,15
    80012594:	06f70e63          	beq	a4,a5,80012610 <store_page_fault_2+0x12e>
    80012598:	0000b517          	auipc	a0,0xb
    8001259c:	a1050513          	add	a0,a0,-1520 # 8001cfa8 <__func__.1+0x318>
    800125a0:	62b080ef          	jal	8001b3ca <printf>
    800125a4:	00144783          	lbu	a5,1(s0)
    800125a8:	c789                	beqz	a5,800125b2 <store_page_fault_2+0xd0>
    800125aa:	6418                	ld	a4,8(s0)
    800125ac:	47bd                	li	a5,15
    800125ae:	00f70c63          	beq	a4,a5,800125c6 <store_page_fault_2+0xe4>
    800125b2:	0000b517          	auipc	a0,0xb
    800125b6:	9fe50513          	add	a0,a0,-1538 # 8001cfb0 <__func__.1+0x320>
    800125ba:	611080ef          	jal	8001b3ca <printf>
    800125be:	02900513          	li	a0,41
    800125c2:	4db070ef          	jal	8001a29c <putchar>
    800125c6:	4529                	li	a0,10
    800125c8:	4d5070ef          	jal	8001a29c <putchar>
    800125cc:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );


    TEST_END();
    800125d0:	0000b597          	auipc	a1,0xb
    800125d4:	99858593          	add	a1,a1,-1640 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=0 leads to LPF",
    800125d8:	c491                	beqz	s1,800125e4 <store_page_fault_2+0x102>
    800125da:	6418                	ld	a4,8(s0)
    800125dc:	47bd                	li	a5,15
    800125de:	02f70463          	beq	a4,a5,80012606 <store_page_fault_2+0x124>
    800125e2:	4481                	li	s1,0
    TEST_END();
    800125e4:	0000b517          	auipc	a0,0xb
    800125e8:	a2c50513          	add	a0,a0,-1492 # 8001d010 <__func__.1+0x380>
    800125ec:	5df080ef          	jal	8001b3ca <printf>
    800125f0:	4511                	li	a0,4
    800125f2:	cecee0ef          	jal	80000ade <goto_priv>
    800125f6:	d31ee0ef          	jal	80001326 <reset_state>
}
    800125fa:	60e2                	ld	ra,24(sp)
    800125fc:	6442                	ld	s0,16(sp)
    800125fe:	8526                	mv	a0,s1
    80012600:	64a2                	ld	s1,8(sp)
    80012602:	6105                	add	sp,sp,32
    80012604:	8082                	ret
    TEST_END();
    80012606:	0000b597          	auipc	a1,0xb
    8001260a:	95258593          	add	a1,a1,-1710 # 8001cf58 <__func__.1+0x2c8>
    8001260e:	bfd9                	j	800125e4 <store_page_fault_2+0x102>
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=0 leads to LPF",
    80012610:	0000b597          	auipc	a1,0xb
    80012614:	94858593          	add	a1,a1,-1720 # 8001cf58 <__func__.1+0x2c8>
    80012618:	b741                	j	80012598 <store_page_fault_2+0xb6>

000000008001261a <store_page_fault_3>:

bool store_page_fault_3(){
    8001261a:	1141                	add	sp,sp,-16

    TEST_START();
    8001261c:	0000a597          	auipc	a1,0xa
    80012620:	cd458593          	add	a1,a1,-812 # 8001c2f0 <__func__.11>
    80012624:	0000b517          	auipc	a0,0xb
    80012628:	95450513          	add	a0,a0,-1708 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_3(){
    8001262c:	e406                	sd	ra,8(sp)
    8001262e:	e022                	sd	s0,0(sp)
    TEST_START();
    80012630:	59b080ef          	jal	8001b3ca <printf>
    80012634:	4529                	li	a0,10
    80012636:	467070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001263a:	450d                	li	a0,3
    8001263c:	ca2ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012640:	fa1ed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012644:	9e2ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012648:	4509                	li	a0,2
    8001264a:	c94ee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001264e:	866ee0ef          	jal	800006b4 <vspt_init>


    //hsvbvsstatus.SUM=1SU
    goto_priv(PRIV_M);
    80012652:	4511                	li	a0,4
    80012654:	c8aee0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80012658:	000407b7          	lui	a5,0x40
    8001265c:	2007a073          	csrs	vsstatus,a5

    goto_priv(PRIV_HS);
    80012660:	450d                	li	a0,3
    80012662:	c7cee0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80012666:	4509                	li	a0,2
    80012668:	b9aee0ef          	jal	80000a02 <set_prev_priv>
    uintptr_t addr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    8001266c:	0ff0000f          	fence
    80012670:	4785                	li	a5,1
    80012672:	0002b417          	auipc	s0,0x2b
    80012676:	99e40413          	add	s0,s0,-1634 # 8003d010 <excpt>
    8001267a:	00f41023          	sh	a5,0(s0)
    8001267e:	0002b797          	auipc	a5,0x2b
    80012682:	9c07b523          	sd	zero,-1590(a5) # 8003d048 <excpt+0x38>
    80012686:	0ff0000f          	fence
    asm volatile(
    8001268a:	37ab77b7          	lui	a5,0x37ab7
    8001268e:	00080737          	lui	a4,0x80
    80012692:	078a                	sll	a5,a5,0x2
    80012694:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80012696:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001269a:	0736                	sll	a4,a4,0xd
    8001269c:	62f74073          	.4byte	0x62f74073
    hsvb(addr, 0xdeadbeef);
    TEST_ASSERT("hs mode hsvb u mode page when vsstatus.sum=1 successful",
    800126a0:	08200593          	li	a1,130
    800126a4:	0000f617          	auipc	a2,0xf
    800126a8:	31460613          	add	a2,a2,788 # 800219b8 <__func__.1+0x4d28>
    800126ac:	0000b517          	auipc	a0,0xb
    800126b0:	8e450513          	add	a0,a0,-1820 # 8001cf90 <__func__.1+0x300>
    800126b4:	517080ef          	jal	8001b3ca <printf>
    800126b8:	00144783          	lbu	a5,1(s0)
    800126bc:	0000b597          	auipc	a1,0xb
    800126c0:	89c58593          	add	a1,a1,-1892 # 8001cf58 <__func__.1+0x2c8>
    800126c4:	c789                	beqz	a5,800126ce <store_page_fault_3+0xb4>
    800126c6:	0000b597          	auipc	a1,0xb
    800126ca:	8a258593          	add	a1,a1,-1886 # 8001cf68 <__func__.1+0x2d8>
    800126ce:	0000b517          	auipc	a0,0xb
    800126d2:	8da50513          	add	a0,a0,-1830 # 8001cfa8 <__func__.1+0x318>
    800126d6:	4f5080ef          	jal	8001b3ca <printf>
    800126da:	00144783          	lbu	a5,1(s0)
    800126de:	e3b1                	bnez	a5,80012722 <store_page_fault_3+0x108>
    800126e0:	4529                	li	a0,10
    800126e2:	3bb070ef          	jal	8001a29c <putchar>
    800126e6:	00144783          	lbu	a5,1(s0)
    800126ea:	e795                	bnez	a5,80012716 <store_page_fault_3+0xfc>
    800126ec:	4405                	li	s0,1


    //pte.a=0A
    //pte.a=1A

    TEST_END();
    800126ee:	0000b597          	auipc	a1,0xb
    800126f2:	86a58593          	add	a1,a1,-1942 # 8001cf58 <__func__.1+0x2c8>
    800126f6:	0000b517          	auipc	a0,0xb
    800126fa:	91a50513          	add	a0,a0,-1766 # 8001d010 <__func__.1+0x380>
    800126fe:	4cd080ef          	jal	8001b3ca <printf>
    80012702:	4511                	li	a0,4
    80012704:	bdaee0ef          	jal	80000ade <goto_priv>
    80012708:	c1fee0ef          	jal	80001326 <reset_state>
}
    8001270c:	60a2                	ld	ra,8(sp)
    8001270e:	8522                	mv	a0,s0
    80012710:	6402                	ld	s0,0(sp)
    80012712:	0141                	add	sp,sp,16
    80012714:	8082                	ret
    TEST_ASSERT("hs mode hsvb u mode page when vsstatus.sum=1 successful",
    80012716:	4401                	li	s0,0
    TEST_END();
    80012718:	0000b597          	auipc	a1,0xb
    8001271c:	85058593          	add	a1,a1,-1968 # 8001cf68 <__func__.1+0x2d8>
    80012720:	bfd9                	j	800126f6 <store_page_fault_3+0xdc>
    TEST_ASSERT("hs mode hsvb u mode page when vsstatus.sum=1 successful",
    80012722:	0000b517          	auipc	a0,0xb
    80012726:	88e50513          	add	a0,a0,-1906 # 8001cfb0 <__func__.1+0x320>
    8001272a:	4a1080ef          	jal	8001b3ca <printf>
    8001272e:	02900513          	li	a0,41
    80012732:	36b070ef          	jal	8001a29c <putchar>
    80012736:	b76d                	j	800126e0 <store_page_fault_3+0xc6>

0000000080012738 <store_page_fault_4>:


bool store_page_fault_4(){
    80012738:	1101                	add	sp,sp,-32

    TEST_START();
    8001273a:	0000a597          	auipc	a1,0xa
    8001273e:	bce58593          	add	a1,a1,-1074 # 8001c308 <__func__.10>
    80012742:	0000b517          	auipc	a0,0xb
    80012746:	83650513          	add	a0,a0,-1994 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_4(){
    8001274a:	ec06                	sd	ra,24(sp)
    8001274c:	e822                	sd	s0,16(sp)
    8001274e:	e426                	sd	s1,8(sp)
    TEST_START();
    80012750:	47b080ef          	jal	8001b3ca <printf>
    80012754:	4529                	li	a0,10
    80012756:	347070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001275a:	450d                	li	a0,3
    8001275c:	b82ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012760:	e81ed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012764:	8c2ee0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012768:	4509                	li	a0,2
    8001276a:	b74ee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001276e:	f47ed0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    80012772:	4509                	li	a0,2
    80012774:	b6aee0ef          	jal	80000ade <goto_priv>

    //pte.v=0
    TEST_SETUP_EXCEPT();
    80012778:	0ff0000f          	fence
    8001277c:	4785                	li	a5,1
    8001277e:	0002b417          	auipc	s0,0x2b
    80012782:	89240413          	add	s0,s0,-1902 # 8003d010 <excpt>
    80012786:	00f41023          	sh	a5,0(s0)
    8001278a:	0002b797          	auipc	a5,0x2b
    8001278e:	8a07bf23          	sd	zero,-1858(a5) # 8003d048 <excpt+0x38>
    80012792:	0ff0000f          	fence
STORE_INSTRUCTION(sd, "sd", uint64_t);
    80012796:	37ab77b7          	lui	a5,0x37ab7
    8001279a:	078a                	sll	a5,a5,0x2
    8001279c:	40019737          	lui	a4,0x40019
    800127a0:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800127a4:	070a                	sll	a4,a4,0x2
    800127a6:	00f73023          	sd	a5,0(a4) # 40019000 <STACK_SIZE+0x3ff19000>

    addr = hs_page_base(VSI_GI);
    sd(addr, 0xdeadbeef);
    TEST_ASSERT("vs mode sd when pte.v=0 leads to LPF",
    800127aa:	08200593          	li	a1,130
    800127ae:	0000f617          	auipc	a2,0xf
    800127b2:	24260613          	add	a2,a2,578 # 800219f0 <__func__.1+0x4d60>
    800127b6:	0000a517          	auipc	a0,0xa
    800127ba:	7da50513          	add	a0,a0,2010 # 8001cf90 <__func__.1+0x300>
    800127be:	40d080ef          	jal	8001b3ca <printf>
    800127c2:	00144783          	lbu	a5,1(s0)
    800127c6:	0000a597          	auipc	a1,0xa
    800127ca:	7a258593          	add	a1,a1,1954 # 8001cf68 <__func__.1+0x2d8>
    800127ce:	c789                	beqz	a5,800127d8 <store_page_fault_4+0xa0>
    800127d0:	6418                	ld	a4,8(s0)
    800127d2:	47bd                	li	a5,15
    800127d4:	1ef70663          	beq	a4,a5,800129c0 <store_page_fault_4+0x288>
    800127d8:	0000a517          	auipc	a0,0xa
    800127dc:	7d050513          	add	a0,a0,2000 # 8001cfa8 <__func__.1+0x318>
    800127e0:	3eb080ef          	jal	8001b3ca <printf>
    800127e4:	00144783          	lbu	a5,1(s0)
    800127e8:	c789                	beqz	a5,800127f2 <store_page_fault_4+0xba>
    800127ea:	6418                	ld	a4,8(s0)
    800127ec:	47bd                	li	a5,15
    800127ee:	00f70c63          	beq	a4,a5,80012806 <store_page_fault_4+0xce>
    800127f2:	0000a517          	auipc	a0,0xa
    800127f6:	7be50513          	add	a0,a0,1982 # 8001cfb0 <__func__.1+0x320>
    800127fa:	3d1080ef          	jal	8001b3ca <printf>
    800127fe:	02900513          	li	a0,41
    80012802:	29b070ef          	jal	8001a29c <putchar>
    80012806:	4529                	li	a0,10
    80012808:	295070ef          	jal	8001a29c <putchar>
    8001280c:	00144783          	lbu	a5,1(s0)
    80012810:	4481                	li	s1,0
    80012812:	c789                	beqz	a5,8001281c <store_page_fault_4+0xe4>
    80012814:	6404                	ld	s1,8(s0)
    80012816:	14c5                	add	s1,s1,-15
    80012818:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_SPF
    );


    //sdsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    8001281c:	0ff0000f          	fence
    80012820:	4785                	li	a5,1
    80012822:	00f41023          	sh	a5,0(s0)
    80012826:	0002b797          	auipc	a5,0x2b
    8001282a:	8207b123          	sd	zero,-2014(a5) # 8003d048 <excpt+0x38>
    8001282e:	0ff0000f          	fence
    addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80012832:	000807b7          	lui	a5,0x80
    80012836:	1007b073          	csrc	sstatus,a5
    8001283a:	37ab77b7          	lui	a5,0x37ab7
    8001283e:	00100737          	lui	a4,0x100
    80012842:	078a                	sll	a5,a5,0x2
    80012844:	05f70713          	add	a4,a4,95 # 10005f <STACK_SIZE+0x5f>
    80012848:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001284c:	0732                	sll	a4,a4,0xc
    8001284e:	00f73023          	sd	a5,0(a4)
    sd(addr, 0xdeadbeef);
    TEST_ASSERT("vs mode sd when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80012852:	08200593          	li	a1,130
    80012856:	0000f617          	auipc	a2,0xf
    8001285a:	1c260613          	add	a2,a2,450 # 80021a18 <__func__.1+0x4d88>
    8001285e:	0000a517          	auipc	a0,0xa
    80012862:	73250513          	add	a0,a0,1842 # 8001cf90 <__func__.1+0x300>
    80012866:	365080ef          	jal	8001b3ca <printf>
    8001286a:	00144783          	lbu	a5,1(s0)
    8001286e:	0000a597          	auipc	a1,0xa
    80012872:	6fa58593          	add	a1,a1,1786 # 8001cf68 <__func__.1+0x2d8>
    80012876:	c789                	beqz	a5,80012880 <store_page_fault_4+0x148>
    80012878:	6418                	ld	a4,8(s0)
    8001287a:	47bd                	li	a5,15
    8001287c:	14f70763          	beq	a4,a5,800129ca <store_page_fault_4+0x292>
    80012880:	0000a517          	auipc	a0,0xa
    80012884:	72850513          	add	a0,a0,1832 # 8001cfa8 <__func__.1+0x318>
    80012888:	343080ef          	jal	8001b3ca <printf>
    8001288c:	00144783          	lbu	a5,1(s0)
    80012890:	c789                	beqz	a5,8001289a <store_page_fault_4+0x162>
    80012892:	6418                	ld	a4,8(s0)
    80012894:	47bd                	li	a5,15
    80012896:	00f70c63          	beq	a4,a5,800128ae <store_page_fault_4+0x176>
    8001289a:	0000a517          	auipc	a0,0xa
    8001289e:	71650513          	add	a0,a0,1814 # 8001cfb0 <__func__.1+0x320>
    800128a2:	329080ef          	jal	8001b3ca <printf>
    800128a6:	02900513          	li	a0,41
    800128aa:	1f3070ef          	jal	8001a29c <putchar>
    800128ae:	4529                	li	a0,10
    800128b0:	1ed070ef          	jal	8001a29c <putchar>
    800128b4:	c491                	beqz	s1,800128c0 <store_page_fault_4+0x188>
    800128b6:	00144783          	lbu	a5,1(s0)
    800128ba:	4481                	li	s1,0
    800128bc:	0e079863          	bnez	a5,800129ac <store_page_fault_4+0x274>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    //sdsstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    800128c0:	0ff0000f          	fence
    800128c4:	4785                	li	a5,1
    800128c6:	00f41023          	sh	a5,0(s0)
    800128ca:	0002a797          	auipc	a5,0x2a
    800128ce:	7607bf23          	sd	zero,1918(a5) # 8003d048 <excpt+0x38>
    800128d2:	0ff0000f          	fence
    addr = hs_page_base(VSV_GV);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    800128d6:	000807b7          	lui	a5,0x80
    800128da:	1007a073          	csrs	sstatus,a5
    800128de:	37ab77b7          	lui	a5,0x37ab7
    800128e2:	00100737          	lui	a4,0x100
    800128e6:	078a                	sll	a5,a5,0x2
    800128e8:	0775                	add	a4,a4,29 # 10001d <STACK_SIZE+0x1d>
    800128ea:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800128ee:	0732                	sll	a4,a4,0xc
    800128f0:	00f73023          	sd	a5,0(a4)
    sd(addr, 0xdeadbeef);
    TEST_ASSERT("vs mode sd when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800128f4:	08200593          	li	a1,130
    800128f8:	0000f617          	auipc	a2,0xf
    800128fc:	15860613          	add	a2,a2,344 # 80021a50 <__func__.1+0x4dc0>
    80012900:	0000a517          	auipc	a0,0xa
    80012904:	69050513          	add	a0,a0,1680 # 8001cf90 <__func__.1+0x300>
    80012908:	2c3080ef          	jal	8001b3ca <printf>
    8001290c:	00144783          	lbu	a5,1(s0)
    80012910:	0000a597          	auipc	a1,0xa
    80012914:	65858593          	add	a1,a1,1624 # 8001cf68 <__func__.1+0x2d8>
    80012918:	c789                	beqz	a5,80012922 <store_page_fault_4+0x1ea>
    8001291a:	6418                	ld	a4,8(s0)
    8001291c:	47bd                	li	a5,15
    8001291e:	08f70c63          	beq	a4,a5,800129b6 <store_page_fault_4+0x27e>
    80012922:	0000a517          	auipc	a0,0xa
    80012926:	68650513          	add	a0,a0,1670 # 8001cfa8 <__func__.1+0x318>
    8001292a:	2a1080ef          	jal	8001b3ca <printf>
    8001292e:	00144783          	lbu	a5,1(s0)
    80012932:	c789                	beqz	a5,8001293c <store_page_fault_4+0x204>
    80012934:	6418                	ld	a4,8(s0)
    80012936:	47bd                	li	a5,15
    80012938:	00f70c63          	beq	a4,a5,80012950 <store_page_fault_4+0x218>
    8001293c:	0000a517          	auipc	a0,0xa
    80012940:	67450513          	add	a0,a0,1652 # 8001cfb0 <__func__.1+0x320>
    80012944:	287080ef          	jal	8001b3ca <printf>
    80012948:	02900513          	li	a0,41
    8001294c:	151070ef          	jal	8001a29c <putchar>
    80012950:	4529                	li	a0,10
    80012952:	14b070ef          	jal	8001a29c <putchar>
    80012956:	c481                	beqz	s1,8001295e <store_page_fault_4+0x226>
    80012958:	00144483          	lbu	s1,1(s0)
    8001295c:	e89d                	bnez	s1,80012992 <store_page_fault_4+0x25a>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001295e:	000807b7          	lui	a5,0x80
    80012962:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("vs mode sd when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80012966:	4481                	li	s1,0

    TEST_END();
    80012968:	0000a597          	auipc	a1,0xa
    8001296c:	60058593          	add	a1,a1,1536 # 8001cf68 <__func__.1+0x2d8>
    80012970:	0000a517          	auipc	a0,0xa
    80012974:	6a050513          	add	a0,a0,1696 # 8001d010 <__func__.1+0x380>
    80012978:	253080ef          	jal	8001b3ca <printf>
    8001297c:	4511                	li	a0,4
    8001297e:	960ee0ef          	jal	80000ade <goto_priv>
    80012982:	9a5ee0ef          	jal	80001326 <reset_state>
}
    80012986:	60e2                	ld	ra,24(sp)
    80012988:	6442                	ld	s0,16(sp)
    8001298a:	8526                	mv	a0,s1
    8001298c:	64a2                	ld	s1,8(sp)
    8001298e:	6105                	add	sp,sp,32
    80012990:	8082                	ret
    TEST_ASSERT("vs mode sd when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80012992:	6418                	ld	a4,8(s0)
    80012994:	47bd                	li	a5,15
    80012996:	fcf714e3          	bne	a4,a5,8001295e <store_page_fault_4+0x226>
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001299a:	000807b7          	lui	a5,0x80
    8001299e:	1007b073          	csrc	sstatus,a5
    TEST_END();
    800129a2:	0000a597          	auipc	a1,0xa
    800129a6:	5b658593          	add	a1,a1,1462 # 8001cf58 <__func__.1+0x2c8>
    800129aa:	b7d9                	j	80012970 <store_page_fault_4+0x238>
    TEST_ASSERT("vs mode sd when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800129ac:	6404                	ld	s1,8(s0)
    800129ae:	14c5                	add	s1,s1,-15
    800129b0:	0014b493          	seqz	s1,s1
    800129b4:	b731                	j	800128c0 <store_page_fault_4+0x188>
    TEST_ASSERT("vs mode sd when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800129b6:	0000a597          	auipc	a1,0xa
    800129ba:	5a258593          	add	a1,a1,1442 # 8001cf58 <__func__.1+0x2c8>
    800129be:	b795                	j	80012922 <store_page_fault_4+0x1ea>
    TEST_ASSERT("vs mode sd when pte.v=0 leads to LPF",
    800129c0:	0000a597          	auipc	a1,0xa
    800129c4:	59858593          	add	a1,a1,1432 # 8001cf58 <__func__.1+0x2c8>
    800129c8:	bd01                	j	800127d8 <store_page_fault_4+0xa0>
    TEST_ASSERT("vs mode sd when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800129ca:	0000a597          	auipc	a1,0xa
    800129ce:	58e58593          	add	a1,a1,1422 # 8001cf58 <__func__.1+0x2c8>
    800129d2:	b57d                	j	80012880 <store_page_fault_4+0x148>

00000000800129d4 <store_page_fault_5>:

bool store_page_fault_5(){
    800129d4:	1101                	add	sp,sp,-32

    TEST_START();
    800129d6:	0000a597          	auipc	a1,0xa
    800129da:	94a58593          	add	a1,a1,-1718 # 8001c320 <__func__.9>
    800129de:	0000a517          	auipc	a0,0xa
    800129e2:	59a50513          	add	a0,a0,1434 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_5(){
    800129e6:	ec06                	sd	ra,24(sp)
    800129e8:	e822                	sd	s0,16(sp)
    800129ea:	e426                	sd	s1,8(sp)
    TEST_START();
    800129ec:	1df080ef          	jal	8001b3ca <printf>
    800129f0:	4529                	li	a0,10
    800129f2:	0ab070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800129f6:	450d                	li	a0,3
    800129f8:	8e6ee0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800129fc:	be5ed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012a00:	e27ed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012a04:	4509                	li	a0,2
    80012a06:	8d8ee0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012a0a:	cabed0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80012a0e:	4511                	li	a0,4
    80012a10:	8ceee0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80012a14:	000407b7          	lui	a5,0x40
    80012a18:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_VS);
    80012a1c:	4509                	li	a0,2
    80012a1e:	8c0ee0ef          	jal	80000ade <goto_priv>
    //sdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80012a22:	0ff0000f          	fence
    80012a26:	4785                	li	a5,1
    80012a28:	0002a417          	auipc	s0,0x2a
    80012a2c:	5e840413          	add	s0,s0,1512 # 8003d010 <excpt>
    80012a30:	00f41023          	sh	a5,0(s0)
    80012a34:	0002a797          	auipc	a5,0x2a
    80012a38:	6007ba23          	sd	zero,1556(a5) # 8003d048 <excpt+0x38>
    80012a3c:	0ff0000f          	fence
    80012a40:	37ab77b7          	lui	a5,0x37ab7
    80012a44:	00080737          	lui	a4,0x80
    80012a48:	078a                	sll	a5,a5,0x2
    80012a4a:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80012a4c:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80012a50:	0736                	sll	a4,a4,0xd
    80012a52:	00f73023          	sd	a5,0(a4)
    uintptr_t vaddr = hs_page_base(VSURWX_GURWX);

    
    sd(vaddr, 0xdeadbeef);
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=0 leads to LPF",
    80012a56:	08200593          	li	a1,130
    80012a5a:	0000f617          	auipc	a2,0xf
    80012a5e:	03e60613          	add	a2,a2,62 # 80021a98 <__func__.1+0x4e08>
    80012a62:	0000a517          	auipc	a0,0xa
    80012a66:	52e50513          	add	a0,a0,1326 # 8001cf90 <__func__.1+0x300>
    80012a6a:	161080ef          	jal	8001b3ca <printf>
    80012a6e:	00144783          	lbu	a5,1(s0)
    80012a72:	0000a597          	auipc	a1,0xa
    80012a76:	4f658593          	add	a1,a1,1270 # 8001cf68 <__func__.1+0x2d8>
    80012a7a:	c789                	beqz	a5,80012a84 <store_page_fault_5+0xb0>
    80012a7c:	6418                	ld	a4,8(s0)
    80012a7e:	47bd                	li	a5,15
    80012a80:	06f70e63          	beq	a4,a5,80012afc <store_page_fault_5+0x128>
    80012a84:	0000a517          	auipc	a0,0xa
    80012a88:	52450513          	add	a0,a0,1316 # 8001cfa8 <__func__.1+0x318>
    80012a8c:	13f080ef          	jal	8001b3ca <printf>
    80012a90:	00144783          	lbu	a5,1(s0)
    80012a94:	c789                	beqz	a5,80012a9e <store_page_fault_5+0xca>
    80012a96:	6418                	ld	a4,8(s0)
    80012a98:	47bd                	li	a5,15
    80012a9a:	00f70c63          	beq	a4,a5,80012ab2 <store_page_fault_5+0xde>
    80012a9e:	0000a517          	auipc	a0,0xa
    80012aa2:	51250513          	add	a0,a0,1298 # 8001cfb0 <__func__.1+0x320>
    80012aa6:	125080ef          	jal	8001b3ca <printf>
    80012aaa:	02900513          	li	a0,41
    80012aae:	7ee070ef          	jal	8001a29c <putchar>
    80012ab2:	4529                	li	a0,10
    80012ab4:	7e8070ef          	jal	8001a29c <putchar>
    80012ab8:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );


    TEST_END();
    80012abc:	0000a597          	auipc	a1,0xa
    80012ac0:	4ac58593          	add	a1,a1,1196 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=0 leads to LPF",
    80012ac4:	c491                	beqz	s1,80012ad0 <store_page_fault_5+0xfc>
    80012ac6:	6418                	ld	a4,8(s0)
    80012ac8:	47bd                	li	a5,15
    80012aca:	02f70463          	beq	a4,a5,80012af2 <store_page_fault_5+0x11e>
    80012ace:	4481                	li	s1,0
    TEST_END();
    80012ad0:	0000a517          	auipc	a0,0xa
    80012ad4:	54050513          	add	a0,a0,1344 # 8001d010 <__func__.1+0x380>
    80012ad8:	0f3080ef          	jal	8001b3ca <printf>
    80012adc:	4511                	li	a0,4
    80012ade:	800ee0ef          	jal	80000ade <goto_priv>
    80012ae2:	845ee0ef          	jal	80001326 <reset_state>
}
    80012ae6:	60e2                	ld	ra,24(sp)
    80012ae8:	6442                	ld	s0,16(sp)
    80012aea:	8526                	mv	a0,s1
    80012aec:	64a2                	ld	s1,8(sp)
    80012aee:	6105                	add	sp,sp,32
    80012af0:	8082                	ret
    TEST_END();
    80012af2:	0000a597          	auipc	a1,0xa
    80012af6:	46658593          	add	a1,a1,1126 # 8001cf58 <__func__.1+0x2c8>
    80012afa:	bfd9                	j	80012ad0 <store_page_fault_5+0xfc>
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=0 leads to LPF",
    80012afc:	0000a597          	auipc	a1,0xa
    80012b00:	45c58593          	add	a1,a1,1116 # 8001cf58 <__func__.1+0x2c8>
    80012b04:	b741                	j	80012a84 <store_page_fault_5+0xb0>

0000000080012b06 <store_page_fault_6>:

bool store_page_fault_6(){
    80012b06:	1141                	add	sp,sp,-16

    TEST_START();
    80012b08:	0000a597          	auipc	a1,0xa
    80012b0c:	83058593          	add	a1,a1,-2000 # 8001c338 <__func__.8>
    80012b10:	0000a517          	auipc	a0,0xa
    80012b14:	46850513          	add	a0,a0,1128 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_6(){
    80012b18:	e406                	sd	ra,8(sp)
    80012b1a:	e022                	sd	s0,0(sp)
    TEST_START();
    80012b1c:	0af080ef          	jal	8001b3ca <printf>
    80012b20:	4529                	li	a0,10
    80012b22:	77a070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012b26:	450d                	li	a0,3
    80012b28:	fb7ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012b2c:	ab5ed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012b30:	cf7ed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012b34:	4509                	li	a0,2
    80012b36:	fa9ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012b3a:	b7bed0ef          	jal	800006b4 <vspt_init>


    //hsvbvsstatus.SUM=1SU
    goto_priv(PRIV_M);
    80012b3e:	4511                	li	a0,4
    80012b40:	f9fed0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80012b44:	000407b7          	lui	a5,0x40
    80012b48:	2007a073          	csrs	vsstatus,a5

    goto_priv(PRIV_VS);
    80012b4c:	4509                	li	a0,2
    80012b4e:	f91ed0ef          	jal	80000ade <goto_priv>
    uintptr_t addr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    80012b52:	0ff0000f          	fence
    80012b56:	4785                	li	a5,1
    80012b58:	0002a417          	auipc	s0,0x2a
    80012b5c:	4b840413          	add	s0,s0,1208 # 8003d010 <excpt>
    80012b60:	00f41023          	sh	a5,0(s0)
    80012b64:	0002a797          	auipc	a5,0x2a
    80012b68:	4e07b223          	sd	zero,1252(a5) # 8003d048 <excpt+0x38>
    80012b6c:	0ff0000f          	fence
    80012b70:	37ab77b7          	lui	a5,0x37ab7
    80012b74:	00080737          	lui	a4,0x80
    80012b78:	078a                	sll	a5,a5,0x2
    80012b7a:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80012b7c:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80012b80:	0736                	sll	a4,a4,0xd
    80012b82:	00f73023          	sd	a5,0(a4)
    sd(addr, 0xdeadbeef);
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=1 successful",
    80012b86:	08200593          	li	a1,130
    80012b8a:	0000f617          	auipc	a2,0xf
    80012b8e:	f4660613          	add	a2,a2,-186 # 80021ad0 <__func__.1+0x4e40>
    80012b92:	0000a517          	auipc	a0,0xa
    80012b96:	3fe50513          	add	a0,a0,1022 # 8001cf90 <__func__.1+0x300>
    80012b9a:	031080ef          	jal	8001b3ca <printf>
    80012b9e:	00144783          	lbu	a5,1(s0)
    80012ba2:	0000a597          	auipc	a1,0xa
    80012ba6:	3b658593          	add	a1,a1,950 # 8001cf58 <__func__.1+0x2c8>
    80012baa:	c789                	beqz	a5,80012bb4 <store_page_fault_6+0xae>
    80012bac:	0000a597          	auipc	a1,0xa
    80012bb0:	3bc58593          	add	a1,a1,956 # 8001cf68 <__func__.1+0x2d8>
    80012bb4:	0000a517          	auipc	a0,0xa
    80012bb8:	3f450513          	add	a0,a0,1012 # 8001cfa8 <__func__.1+0x318>
    80012bbc:	00f080ef          	jal	8001b3ca <printf>
    80012bc0:	00144783          	lbu	a5,1(s0)
    80012bc4:	e3b1                	bnez	a5,80012c08 <store_page_fault_6+0x102>
    80012bc6:	4529                	li	a0,10
    80012bc8:	6d4070ef          	jal	8001a29c <putchar>
    80012bcc:	00144783          	lbu	a5,1(s0)
    80012bd0:	e795                	bnez	a5,80012bfc <store_page_fault_6+0xf6>
    80012bd2:	4405                	li	s0,1


    //pte.a=0A
    //pte.a=1A

    TEST_END();
    80012bd4:	0000a597          	auipc	a1,0xa
    80012bd8:	38458593          	add	a1,a1,900 # 8001cf58 <__func__.1+0x2c8>
    80012bdc:	0000a517          	auipc	a0,0xa
    80012be0:	43450513          	add	a0,a0,1076 # 8001d010 <__func__.1+0x380>
    80012be4:	7e6080ef          	jal	8001b3ca <printf>
    80012be8:	4511                	li	a0,4
    80012bea:	ef5ed0ef          	jal	80000ade <goto_priv>
    80012bee:	f38ee0ef          	jal	80001326 <reset_state>
}
    80012bf2:	60a2                	ld	ra,8(sp)
    80012bf4:	8522                	mv	a0,s0
    80012bf6:	6402                	ld	s0,0(sp)
    80012bf8:	0141                	add	sp,sp,16
    80012bfa:	8082                	ret
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=1 successful",
    80012bfc:	4401                	li	s0,0
    TEST_END();
    80012bfe:	0000a597          	auipc	a1,0xa
    80012c02:	36a58593          	add	a1,a1,874 # 8001cf68 <__func__.1+0x2d8>
    80012c06:	bfd9                	j	80012bdc <store_page_fault_6+0xd6>
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=1 successful",
    80012c08:	0000a517          	auipc	a0,0xa
    80012c0c:	3a850513          	add	a0,a0,936 # 8001cfb0 <__func__.1+0x320>
    80012c10:	7ba080ef          	jal	8001b3ca <printf>
    80012c14:	02900513          	li	a0,41
    80012c18:	684070ef          	jal	8001a29c <putchar>
    80012c1c:	b76d                	j	80012bc6 <store_page_fault_6+0xc0>

0000000080012c1e <store_page_fault_7>:

bool store_page_fault_7(){
    80012c1e:	1101                	add	sp,sp,-32

    TEST_START();
    80012c20:	00009597          	auipc	a1,0x9
    80012c24:	73058593          	add	a1,a1,1840 # 8001c350 <__func__.7>
    80012c28:	0000a517          	auipc	a0,0xa
    80012c2c:	35050513          	add	a0,a0,848 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_7(){
    80012c30:	ec06                	sd	ra,24(sp)
    80012c32:	e822                	sd	s0,16(sp)
    80012c34:	e426                	sd	s1,8(sp)
    TEST_START();
    80012c36:	794080ef          	jal	8001b3ca <printf>
    80012c3a:	4529                	li	a0,10
    80012c3c:	660070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012c40:	450d                	li	a0,3
    80012c42:	e9ded0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012c46:	99bed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012c4a:	bdded0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012c4e:	4509                	li	a0,2
    80012c50:	e8fed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012c54:	a61ed0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80012c58:	4511                	li	a0,4
    80012c5a:	e85ed0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS, SSTATUS_SUM);
    80012c5e:	000407b7          	lui	a5,0x40
    80012c62:	3007b073          	csrc	mstatus,a5

    goto_priv(PRIV_HS);
    80012c66:	450d                	li	a0,3
    80012c68:	e77ed0ef          	jal	80000ade <goto_priv>
    //sdmstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80012c6c:	0ff0000f          	fence
    80012c70:	4785                	li	a5,1
    80012c72:	0002a417          	auipc	s0,0x2a
    80012c76:	39e40413          	add	s0,s0,926 # 8003d010 <excpt>
    80012c7a:	00f41023          	sh	a5,0(s0)
    80012c7e:	0002a797          	auipc	a5,0x2a
    80012c82:	3c07b523          	sd	zero,970(a5) # 8003d048 <excpt+0x38>
    80012c86:	0ff0000f          	fence
    80012c8a:	37ab77b7          	lui	a5,0x37ab7
    80012c8e:	00080737          	lui	a4,0x80
    80012c92:	078a                	sll	a5,a5,0x2
    80012c94:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80012c96:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80012c9a:	0736                	sll	a4,a4,0xd
    80012c9c:	00f73023          	sd	a5,0(a4)
    uintptr_t vaddr = hs_page_base(VSURWX_GURWX);

    
    sd(vaddr, 0xdeadbeef);
    TEST_ASSERT("hs mode sd u mode page when mstatus.sum=0 leads to LPF",
    80012ca0:	08200593          	li	a1,130
    80012ca4:	0000f617          	auipc	a2,0xf
    80012ca8:	e6460613          	add	a2,a2,-412 # 80021b08 <__func__.1+0x4e78>
    80012cac:	0000a517          	auipc	a0,0xa
    80012cb0:	2e450513          	add	a0,a0,740 # 8001cf90 <__func__.1+0x300>
    80012cb4:	716080ef          	jal	8001b3ca <printf>
    80012cb8:	00144783          	lbu	a5,1(s0)
    80012cbc:	0000a597          	auipc	a1,0xa
    80012cc0:	2ac58593          	add	a1,a1,684 # 8001cf68 <__func__.1+0x2d8>
    80012cc4:	c789                	beqz	a5,80012cce <store_page_fault_7+0xb0>
    80012cc6:	6418                	ld	a4,8(s0)
    80012cc8:	47bd                	li	a5,15
    80012cca:	06f70e63          	beq	a4,a5,80012d46 <store_page_fault_7+0x128>
    80012cce:	0000a517          	auipc	a0,0xa
    80012cd2:	2da50513          	add	a0,a0,730 # 8001cfa8 <__func__.1+0x318>
    80012cd6:	6f4080ef          	jal	8001b3ca <printf>
    80012cda:	00144783          	lbu	a5,1(s0)
    80012cde:	c789                	beqz	a5,80012ce8 <store_page_fault_7+0xca>
    80012ce0:	6418                	ld	a4,8(s0)
    80012ce2:	47bd                	li	a5,15
    80012ce4:	00f70c63          	beq	a4,a5,80012cfc <store_page_fault_7+0xde>
    80012ce8:	0000a517          	auipc	a0,0xa
    80012cec:	2c850513          	add	a0,a0,712 # 8001cfb0 <__func__.1+0x320>
    80012cf0:	6da080ef          	jal	8001b3ca <printf>
    80012cf4:	02900513          	li	a0,41
    80012cf8:	5a4070ef          	jal	8001a29c <putchar>
    80012cfc:	4529                	li	a0,10
    80012cfe:	59e070ef          	jal	8001a29c <putchar>
    80012d02:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );


    TEST_END();
    80012d06:	0000a597          	auipc	a1,0xa
    80012d0a:	26258593          	add	a1,a1,610 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sd u mode page when mstatus.sum=0 leads to LPF",
    80012d0e:	c491                	beqz	s1,80012d1a <store_page_fault_7+0xfc>
    80012d10:	6418                	ld	a4,8(s0)
    80012d12:	47bd                	li	a5,15
    80012d14:	02f70463          	beq	a4,a5,80012d3c <store_page_fault_7+0x11e>
    80012d18:	4481                	li	s1,0
    TEST_END();
    80012d1a:	0000a517          	auipc	a0,0xa
    80012d1e:	2f650513          	add	a0,a0,758 # 8001d010 <__func__.1+0x380>
    80012d22:	6a8080ef          	jal	8001b3ca <printf>
    80012d26:	4511                	li	a0,4
    80012d28:	db7ed0ef          	jal	80000ade <goto_priv>
    80012d2c:	dfaee0ef          	jal	80001326 <reset_state>
}
    80012d30:	60e2                	ld	ra,24(sp)
    80012d32:	6442                	ld	s0,16(sp)
    80012d34:	8526                	mv	a0,s1
    80012d36:	64a2                	ld	s1,8(sp)
    80012d38:	6105                	add	sp,sp,32
    80012d3a:	8082                	ret
    TEST_END();
    80012d3c:	0000a597          	auipc	a1,0xa
    80012d40:	21c58593          	add	a1,a1,540 # 8001cf58 <__func__.1+0x2c8>
    80012d44:	bfd9                	j	80012d1a <store_page_fault_7+0xfc>
    TEST_ASSERT("hs mode sd u mode page when mstatus.sum=0 leads to LPF",
    80012d46:	0000a597          	auipc	a1,0xa
    80012d4a:	21258593          	add	a1,a1,530 # 8001cf58 <__func__.1+0x2c8>
    80012d4e:	b741                	j	80012cce <store_page_fault_7+0xb0>

0000000080012d50 <store_page_fault_8>:

bool store_page_fault_8(){
    80012d50:	1141                	add	sp,sp,-16

    TEST_START();
    80012d52:	00009597          	auipc	a1,0x9
    80012d56:	61658593          	add	a1,a1,1558 # 8001c368 <__func__.6>
    80012d5a:	0000a517          	auipc	a0,0xa
    80012d5e:	21e50513          	add	a0,a0,542 # 8001cf78 <__func__.1+0x2e8>
bool store_page_fault_8(){
    80012d62:	e406                	sd	ra,8(sp)
    80012d64:	e022                	sd	s0,0(sp)
    TEST_START();
    80012d66:	664080ef          	jal	8001b3ca <printf>
    80012d6a:	4529                	li	a0,10
    80012d6c:	530070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012d70:	450d                	li	a0,3
    80012d72:	d6ded0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012d76:	86bed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012d7a:	aaded0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012d7e:	4509                	li	a0,2
    80012d80:	d5fed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012d84:	931ed0ef          	jal	800006b4 <vspt_init>


    //sdbsstatus.SUM=1SU
    goto_priv(PRIV_M);
    80012d88:	4511                	li	a0,4
    80012d8a:	d55ed0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, SSTATUS_SUM);
    80012d8e:	000407b7          	lui	a5,0x40
    80012d92:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HS);
    80012d96:	450d                	li	a0,3
    80012d98:	d47ed0ef          	jal	80000ade <goto_priv>
    uintptr_t addr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    80012d9c:	0ff0000f          	fence
    80012da0:	4785                	li	a5,1
    80012da2:	0002a417          	auipc	s0,0x2a
    80012da6:	26e40413          	add	s0,s0,622 # 8003d010 <excpt>
    80012daa:	00f41023          	sh	a5,0(s0)
    80012dae:	0002a797          	auipc	a5,0x2a
    80012db2:	2807bd23          	sd	zero,666(a5) # 8003d048 <excpt+0x38>
    80012db6:	0ff0000f          	fence
    80012dba:	37ab77b7          	lui	a5,0x37ab7
    80012dbe:	00080737          	lui	a4,0x80
    80012dc2:	078a                	sll	a5,a5,0x2
    80012dc4:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80012dc6:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80012dca:	0736                	sll	a4,a4,0xd
    80012dcc:	00f73023          	sd	a5,0(a4)
    sd(addr, 0xdeadbeef);
    TEST_ASSERT("hs mode sd u mode page when mstatus.sum=1 successful",
    80012dd0:	08200593          	li	a1,130
    80012dd4:	0000f617          	auipc	a2,0xf
    80012dd8:	d6c60613          	add	a2,a2,-660 # 80021b40 <__func__.1+0x4eb0>
    80012ddc:	0000a517          	auipc	a0,0xa
    80012de0:	1b450513          	add	a0,a0,436 # 8001cf90 <__func__.1+0x300>
    80012de4:	5e6080ef          	jal	8001b3ca <printf>
    80012de8:	00144783          	lbu	a5,1(s0)
    80012dec:	0000a597          	auipc	a1,0xa
    80012df0:	16c58593          	add	a1,a1,364 # 8001cf58 <__func__.1+0x2c8>
    80012df4:	c789                	beqz	a5,80012dfe <store_page_fault_8+0xae>
    80012df6:	0000a597          	auipc	a1,0xa
    80012dfa:	17258593          	add	a1,a1,370 # 8001cf68 <__func__.1+0x2d8>
    80012dfe:	0000a517          	auipc	a0,0xa
    80012e02:	1aa50513          	add	a0,a0,426 # 8001cfa8 <__func__.1+0x318>
    80012e06:	5c4080ef          	jal	8001b3ca <printf>
    80012e0a:	00144783          	lbu	a5,1(s0)
    80012e0e:	e3b1                	bnez	a5,80012e52 <store_page_fault_8+0x102>
    80012e10:	4529                	li	a0,10
    80012e12:	48a070ef          	jal	8001a29c <putchar>
    80012e16:	00144783          	lbu	a5,1(s0)
    80012e1a:	e795                	bnez	a5,80012e46 <store_page_fault_8+0xf6>
    80012e1c:	4405                	li	s0,1


    //pte.a=0A
    //pte.a=1A

    TEST_END();
    80012e1e:	0000a597          	auipc	a1,0xa
    80012e22:	13a58593          	add	a1,a1,314 # 8001cf58 <__func__.1+0x2c8>
    80012e26:	0000a517          	auipc	a0,0xa
    80012e2a:	1ea50513          	add	a0,a0,490 # 8001d010 <__func__.1+0x380>
    80012e2e:	59c080ef          	jal	8001b3ca <printf>
    80012e32:	4511                	li	a0,4
    80012e34:	cabed0ef          	jal	80000ade <goto_priv>
    80012e38:	ceeee0ef          	jal	80001326 <reset_state>
}
    80012e3c:	60a2                	ld	ra,8(sp)
    80012e3e:	8522                	mv	a0,s0
    80012e40:	6402                	ld	s0,0(sp)
    80012e42:	0141                	add	sp,sp,16
    80012e44:	8082                	ret
    TEST_ASSERT("hs mode sd u mode page when mstatus.sum=1 successful",
    80012e46:	4401                	li	s0,0
    TEST_END();
    80012e48:	0000a597          	auipc	a1,0xa
    80012e4c:	12058593          	add	a1,a1,288 # 8001cf68 <__func__.1+0x2d8>
    80012e50:	bfd9                	j	80012e26 <store_page_fault_8+0xd6>
    TEST_ASSERT("hs mode sd u mode page when mstatus.sum=1 successful",
    80012e52:	0000a517          	auipc	a0,0xa
    80012e56:	15e50513          	add	a0,a0,350 # 8001cfb0 <__func__.1+0x320>
    80012e5a:	570080ef          	jal	8001b3ca <printf>
    80012e5e:	02900513          	li	a0,41
    80012e62:	43a070ef          	jal	8001a29c <putchar>
    80012e66:	b76d                	j	80012e10 <store_page_fault_8+0xc0>

0000000080012e68 <amo_page_fault_1>:





bool amo_page_fault_1(){
    80012e68:	1101                	add	sp,sp,-32

    TEST_START();
    80012e6a:	00009597          	auipc	a1,0x9
    80012e6e:	51658593          	add	a1,a1,1302 # 8001c380 <__func__.5>
    80012e72:	0000a517          	auipc	a0,0xa
    80012e76:	10650513          	add	a0,a0,262 # 8001cf78 <__func__.1+0x2e8>
bool amo_page_fault_1(){
    80012e7a:	ec06                	sd	ra,24(sp)
    80012e7c:	e822                	sd	s0,16(sp)
    80012e7e:	e426                	sd	s1,8(sp)
    80012e80:	e04a                	sd	s2,0(sp)
    TEST_START();
    80012e82:	548080ef          	jal	8001b3ca <printf>
    80012e86:	4529                	li	a0,10
    80012e88:	414070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80012e8c:	450d                	li	a0,3
    80012e8e:	c51ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80012e92:	f4eed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80012e96:	991ed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80012e9a:	4509                	li	a0,2
    80012e9c:	c43ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80012ea0:	815ed0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0xdeadbeef;  
    goto_priv(PRIV_HS);
    80012ea4:	450d                	li	a0,3
    80012ea6:	c39ed0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80012eaa:	4509                	li	a0,2
    80012eac:	b57ed0ef          	jal	80000a02 <set_prev_priv>

    //pte.v=0
    TEST_SETUP_EXCEPT();
    80012eb0:	0ff0000f          	fence
    80012eb4:	4785                	li	a5,1
    80012eb6:	0002a417          	auipc	s0,0x2a
    80012eba:	15a40413          	add	s0,s0,346 # 8003d010 <excpt>
    80012ebe:	00f41023          	sh	a5,0(s0)
    80012ec2:	0002a797          	auipc	a5,0x2a
    80012ec6:	1807b323          	sd	zero,390(a5) # 8003d048 <excpt+0x38>
    80012eca:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_w, "amoadd.w", uint32_t);
    80012ece:	deadc4b7          	lui	s1,0xdeadc
    80012ed2:	400197b7          	lui	a5,0x40019
    80012ed6:	eef4849b          	addw	s1,s1,-273 # ffffffffdeadbeef <__stack_top+0xffffffff5e7dceef>
    80012eda:	078a                	sll	a5,a5,0x2
    80012edc:	0097a4af          	amoadd.w	s1,s1,(a5)

    addr = hs_page_base(VSI_GI);
    value = amoadd_w(addr,value);
    TEST_ASSERT("hs mode execute amoadd_w when pte.v=0 leads to SPF",
    80012ee0:	08200593          	li	a1,130
    80012ee4:	0000f617          	auipc	a2,0xf
    80012ee8:	c9460613          	add	a2,a2,-876 # 80021b78 <__func__.1+0x4ee8>
    80012eec:	0000a517          	auipc	a0,0xa
    80012ef0:	0a450513          	add	a0,a0,164 # 8001cf90 <__func__.1+0x300>
    80012ef4:	4d6080ef          	jal	8001b3ca <printf>
    80012ef8:	00144783          	lbu	a5,1(s0)
    value = amoadd_w(addr,value);
    80012efc:	1482                	sll	s1,s1,0x20
    80012efe:	9081                	srl	s1,s1,0x20
    TEST_ASSERT("hs mode execute amoadd_w when pte.v=0 leads to SPF",
    80012f00:	0000a597          	auipc	a1,0xa
    80012f04:	06858593          	add	a1,a1,104 # 8001cf68 <__func__.1+0x2d8>
    80012f08:	c789                	beqz	a5,80012f12 <amo_page_fault_1+0xaa>
    80012f0a:	6418                	ld	a4,8(s0)
    80012f0c:	47bd                	li	a5,15
    80012f0e:	1ef70163          	beq	a4,a5,800130f0 <amo_page_fault_1+0x288>
    80012f12:	0000a517          	auipc	a0,0xa
    80012f16:	09650513          	add	a0,a0,150 # 8001cfa8 <__func__.1+0x318>
    80012f1a:	4b0080ef          	jal	8001b3ca <printf>
    80012f1e:	00144783          	lbu	a5,1(s0)
    80012f22:	c789                	beqz	a5,80012f2c <amo_page_fault_1+0xc4>
    80012f24:	6418                	ld	a4,8(s0)
    80012f26:	47bd                	li	a5,15
    80012f28:	00f70c63          	beq	a4,a5,80012f40 <amo_page_fault_1+0xd8>
    80012f2c:	0000a517          	auipc	a0,0xa
    80012f30:	08450513          	add	a0,a0,132 # 8001cfb0 <__func__.1+0x320>
    80012f34:	496080ef          	jal	8001b3ca <printf>
    80012f38:	02900513          	li	a0,41
    80012f3c:	360070ef          	jal	8001a29c <putchar>
    80012f40:	4529                	li	a0,10
    80012f42:	35a070ef          	jal	8001a29c <putchar>
    80012f46:	00144783          	lbu	a5,1(s0)
    80012f4a:	4901                	li	s2,0
    80012f4c:	c791                	beqz	a5,80012f58 <amo_page_fault_1+0xf0>
    80012f4e:	00843903          	ld	s2,8(s0)
    80012f52:	1945                	add	s2,s2,-15
    80012f54:	00193913          	seqz	s2,s2
        excpt.cause == CAUSE_SPF
    );


    //amoand_dsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80012f58:	0ff0000f          	fence
    80012f5c:	4785                	li	a5,1
    80012f5e:	00f41023          	sh	a5,0(s0)
    80012f62:	0002a797          	auipc	a5,0x2a
    80012f66:	0e07b323          	sd	zero,230(a5) # 8003d048 <excpt+0x38>
    80012f6a:	0ff0000f          	fence
    addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80012f6e:	000807b7          	lui	a5,0x80
    80012f72:	1007b073          	csrc	sstatus,a5
AMO_INSTRUCTION(amoand_d, "amoand.d", uint64_t);
    80012f76:	001007b7          	lui	a5,0x100
    80012f7a:	05f78793          	add	a5,a5,95 # 10005f <STACK_SIZE+0x5f>
    80012f7e:	07b2                	sll	a5,a5,0xc
    80012f80:	6097b4af          	amoand.d	s1,s1,(a5)
    value = amoand_d(addr,value);
    TEST_ASSERT("hs mode execute amoand_d when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80012f84:	08200593          	li	a1,130
    80012f88:	0000f617          	auipc	a2,0xf
    80012f8c:	c2860613          	add	a2,a2,-984 # 80021bb0 <__func__.1+0x4f20>
    80012f90:	0000a517          	auipc	a0,0xa
    80012f94:	00050513          	mv	a0,a0
    80012f98:	432080ef          	jal	8001b3ca <printf>
    80012f9c:	00144783          	lbu	a5,1(s0)
    80012fa0:	0000a597          	auipc	a1,0xa
    80012fa4:	fc858593          	add	a1,a1,-56 # 8001cf68 <__func__.1+0x2d8>
    80012fa8:	c789                	beqz	a5,80012fb2 <amo_page_fault_1+0x14a>
    80012faa:	6418                	ld	a4,8(s0)
    80012fac:	47bd                	li	a5,15
    80012fae:	14f70663          	beq	a4,a5,800130fa <amo_page_fault_1+0x292>
    80012fb2:	0000a517          	auipc	a0,0xa
    80012fb6:	ff650513          	add	a0,a0,-10 # 8001cfa8 <__func__.1+0x318>
    80012fba:	410080ef          	jal	8001b3ca <printf>
    80012fbe:	00144783          	lbu	a5,1(s0)
    80012fc2:	c789                	beqz	a5,80012fcc <amo_page_fault_1+0x164>
    80012fc4:	6418                	ld	a4,8(s0)
    80012fc6:	47bd                	li	a5,15
    80012fc8:	00f70c63          	beq	a4,a5,80012fe0 <amo_page_fault_1+0x178>
    80012fcc:	0000a517          	auipc	a0,0xa
    80012fd0:	fe450513          	add	a0,a0,-28 # 8001cfb0 <__func__.1+0x320>
    80012fd4:	3f6080ef          	jal	8001b3ca <printf>
    80012fd8:	02900513          	li	a0,41
    80012fdc:	2c0070ef          	jal	8001a29c <putchar>
    80012fe0:	4529                	li	a0,10
    80012fe2:	2ba070ef          	jal	8001a29c <putchar>
    80012fe6:	00090763          	beqz	s2,80012ff4 <amo_page_fault_1+0x18c>
    80012fea:	00144783          	lbu	a5,1(s0)
    80012fee:	4901                	li	s2,0
    80012ff0:	0e079563          	bnez	a5,800130da <amo_page_fault_1+0x272>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    //amomax_dsstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    80012ff4:	0ff0000f          	fence
    80012ff8:	4785                	li	a5,1
    80012ffa:	00f41023          	sh	a5,0(s0)
    80012ffe:	0002a797          	auipc	a5,0x2a
    80013002:	0407b523          	sd	zero,74(a5) # 8003d048 <excpt+0x38>
    80013006:	0ff0000f          	fence
    addr = hs_page_base(VSV_GV);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    8001300a:	000807b7          	lui	a5,0x80
    8001300e:	1007a073          	csrs	sstatus,a5
AMO_INSTRUCTION(amomax_d, "amomax.d", uint64_t);
    80013012:	001007b7          	lui	a5,0x100
    80013016:	07f5                	add	a5,a5,29 # 10001d <STACK_SIZE+0x1d>
    80013018:	07b2                	sll	a5,a5,0xc
    8001301a:	a097b4af          	amomax.d	s1,s1,(a5)
    value = amomax_d(addr,value);
    TEST_ASSERT("hs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001301e:	08200593          	li	a1,130
    80013022:	0000f617          	auipc	a2,0xf
    80013026:	bd660613          	add	a2,a2,-1066 # 80021bf8 <__func__.1+0x4f68>
    8001302a:	0000a517          	auipc	a0,0xa
    8001302e:	f6650513          	add	a0,a0,-154 # 8001cf90 <__func__.1+0x300>
    80013032:	398080ef          	jal	8001b3ca <printf>
    80013036:	00144783          	lbu	a5,1(s0)
    8001303a:	0000a597          	auipc	a1,0xa
    8001303e:	f2e58593          	add	a1,a1,-210 # 8001cf68 <__func__.1+0x2d8>
    80013042:	c789                	beqz	a5,8001304c <amo_page_fault_1+0x1e4>
    80013044:	6418                	ld	a4,8(s0)
    80013046:	47bd                	li	a5,15
    80013048:	08f70f63          	beq	a4,a5,800130e6 <amo_page_fault_1+0x27e>
    8001304c:	0000a517          	auipc	a0,0xa
    80013050:	f5c50513          	add	a0,a0,-164 # 8001cfa8 <__func__.1+0x318>
    80013054:	376080ef          	jal	8001b3ca <printf>
    80013058:	00144783          	lbu	a5,1(s0)
    8001305c:	c789                	beqz	a5,80013066 <amo_page_fault_1+0x1fe>
    8001305e:	6418                	ld	a4,8(s0)
    80013060:	47bd                	li	a5,15
    80013062:	00f70c63          	beq	a4,a5,8001307a <amo_page_fault_1+0x212>
    80013066:	0000a517          	auipc	a0,0xa
    8001306a:	f4a50513          	add	a0,a0,-182 # 8001cfb0 <__func__.1+0x320>
    8001306e:	35c080ef          	jal	8001b3ca <printf>
    80013072:	02900513          	li	a0,41
    80013076:	226070ef          	jal	8001a29c <putchar>
    8001307a:	4529                	li	a0,10
    8001307c:	220070ef          	jal	8001a29c <putchar>
    80013080:	00090563          	beqz	s2,8001308a <amo_page_fault_1+0x222>
    80013084:	00144483          	lbu	s1,1(s0)
    80013088:	ec85                	bnez	s1,800130c0 <amo_page_fault_1+0x258>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001308a:	000807b7          	lui	a5,0x80
    8001308e:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("hs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    80013092:	4481                	li	s1,0

    TEST_END();
    80013094:	0000a597          	auipc	a1,0xa
    80013098:	ed458593          	add	a1,a1,-300 # 8001cf68 <__func__.1+0x2d8>
    8001309c:	0000a517          	auipc	a0,0xa
    800130a0:	f7450513          	add	a0,a0,-140 # 8001d010 <__func__.1+0x380>
    800130a4:	326080ef          	jal	8001b3ca <printf>
    800130a8:	4511                	li	a0,4
    800130aa:	a35ed0ef          	jal	80000ade <goto_priv>
    800130ae:	a78ee0ef          	jal	80001326 <reset_state>
}
    800130b2:	60e2                	ld	ra,24(sp)
    800130b4:	6442                	ld	s0,16(sp)
    800130b6:	6902                	ld	s2,0(sp)
    800130b8:	8526                	mv	a0,s1
    800130ba:	64a2                	ld	s1,8(sp)
    800130bc:	6105                	add	sp,sp,32
    800130be:	8082                	ret
    TEST_ASSERT("hs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800130c0:	6418                	ld	a4,8(s0)
    800130c2:	47bd                	li	a5,15
    800130c4:	fcf713e3          	bne	a4,a5,8001308a <amo_page_fault_1+0x222>
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800130c8:	000807b7          	lui	a5,0x80
    800130cc:	1007b073          	csrc	sstatus,a5
    TEST_END();
    800130d0:	0000a597          	auipc	a1,0xa
    800130d4:	e8858593          	add	a1,a1,-376 # 8001cf58 <__func__.1+0x2c8>
    800130d8:	b7d1                	j	8001309c <amo_page_fault_1+0x234>
    TEST_ASSERT("hs mode execute amoand_d when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800130da:	00843903          	ld	s2,8(s0)
    800130de:	1945                	add	s2,s2,-15
    800130e0:	00193913          	seqz	s2,s2
    800130e4:	bf01                	j	80012ff4 <amo_page_fault_1+0x18c>
    TEST_ASSERT("hs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800130e6:	0000a597          	auipc	a1,0xa
    800130ea:	e7258593          	add	a1,a1,-398 # 8001cf58 <__func__.1+0x2c8>
    800130ee:	bfb9                	j	8001304c <amo_page_fault_1+0x1e4>
    TEST_ASSERT("hs mode execute amoadd_w when pte.v=0 leads to SPF",
    800130f0:	0000a597          	auipc	a1,0xa
    800130f4:	e6858593          	add	a1,a1,-408 # 8001cf58 <__func__.1+0x2c8>
    800130f8:	bd29                	j	80012f12 <amo_page_fault_1+0xaa>
    TEST_ASSERT("hs mode execute amoand_d when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800130fa:	0000a597          	auipc	a1,0xa
    800130fe:	e5e58593          	add	a1,a1,-418 # 8001cf58 <__func__.1+0x2c8>
    80013102:	bd45                	j	80012fb2 <amo_page_fault_1+0x14a>

0000000080013104 <amo_page_fault_2>:

bool amo_page_fault_2(){
    80013104:	1101                	add	sp,sp,-32

    TEST_START();
    80013106:	00009597          	auipc	a1,0x9
    8001310a:	29258593          	add	a1,a1,658 # 8001c398 <__func__.4>
    8001310e:	0000a517          	auipc	a0,0xa
    80013112:	e6a50513          	add	a0,a0,-406 # 8001cf78 <__func__.1+0x2e8>
bool amo_page_fault_2(){
    80013116:	ec06                	sd	ra,24(sp)
    80013118:	e822                	sd	s0,16(sp)
    8001311a:	e426                	sd	s1,8(sp)
    TEST_START();
    8001311c:	2ae080ef          	jal	8001b3ca <printf>
    80013120:	4529                	li	a0,10
    80013122:	17a070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013126:	450d                	li	a0,3
    80013128:	9b7ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001312c:	cb4ed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013130:	ef6ed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013134:	4509                	li	a0,2
    80013136:	9a9ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001313a:	d7aed0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    8001313e:	4511                	li	a0,4
    80013140:	99fed0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS, SSTATUS_SUM);
    80013144:	000407b7          	lui	a5,0x40
    80013148:	3007b073          	csrc	mstatus,a5

    goto_priv(PRIV_HS);
    8001314c:	450d                	li	a0,3
    8001314e:	991ed0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);    
    80013152:	4509                	li	a0,2
    80013154:	8afed0ef          	jal	80000a02 <set_prev_priv>
    //amomin_dmstatus.SUM=0SU(sstatusmstatus)
    TEST_SETUP_EXCEPT();
    80013158:	0ff0000f          	fence
    8001315c:	4785                	li	a5,1
    8001315e:	0002a417          	auipc	s0,0x2a
    80013162:	eb240413          	add	s0,s0,-334 # 8003d010 <excpt>
    80013166:	00f41023          	sh	a5,0(s0)
    8001316a:	0002a797          	auipc	a5,0x2a
    8001316e:	ec07bf23          	sd	zero,-290(a5) # 8003d048 <excpt+0x38>
    80013172:	0ff0000f          	fence
AMO_INSTRUCTION(amomin_d, "amomin.d", uint64_t);
    80013176:	000807b7          	lui	a5,0x80
    8001317a:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    8001317c:	4701                	li	a4,0
    8001317e:	07b6                	sll	a5,a5,0xd
    80013180:	80e7b72f          	amomin.d	a4,a4,(a5)
    uintptr_t addr = hs_page_base(VSURWX_GURWX);


    uint64_t value = amomin_d(addr,value);
    TEST_ASSERT("hs mode execute amomin_d of u mode page when sstatus.sum=0 leads to LPF",
    80013184:	08200593          	li	a1,130
    80013188:	0000f617          	auipc	a2,0xf
    8001318c:	ac860613          	add	a2,a2,-1336 # 80021c50 <__func__.1+0x4fc0>
    80013190:	0000a517          	auipc	a0,0xa
    80013194:	e0050513          	add	a0,a0,-512 # 8001cf90 <__func__.1+0x300>
    80013198:	232080ef          	jal	8001b3ca <printf>
    8001319c:	00144783          	lbu	a5,1(s0)
    800131a0:	0000a597          	auipc	a1,0xa
    800131a4:	dc858593          	add	a1,a1,-568 # 8001cf68 <__func__.1+0x2d8>
    800131a8:	c789                	beqz	a5,800131b2 <amo_page_fault_2+0xae>
    800131aa:	6418                	ld	a4,8(s0)
    800131ac:	47bd                	li	a5,15
    800131ae:	06f70e63          	beq	a4,a5,8001322a <amo_page_fault_2+0x126>
    800131b2:	0000a517          	auipc	a0,0xa
    800131b6:	df650513          	add	a0,a0,-522 # 8001cfa8 <__func__.1+0x318>
    800131ba:	210080ef          	jal	8001b3ca <printf>
    800131be:	00144783          	lbu	a5,1(s0)
    800131c2:	c789                	beqz	a5,800131cc <amo_page_fault_2+0xc8>
    800131c4:	6418                	ld	a4,8(s0)
    800131c6:	47bd                	li	a5,15
    800131c8:	00f70c63          	beq	a4,a5,800131e0 <amo_page_fault_2+0xdc>
    800131cc:	0000a517          	auipc	a0,0xa
    800131d0:	de450513          	add	a0,a0,-540 # 8001cfb0 <__func__.1+0x320>
    800131d4:	1f6080ef          	jal	8001b3ca <printf>
    800131d8:	02900513          	li	a0,41
    800131dc:	0c0070ef          	jal	8001a29c <putchar>
    800131e0:	4529                	li	a0,10
    800131e2:	0ba070ef          	jal	8001a29c <putchar>
    800131e6:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    TEST_END();
    800131ea:	0000a597          	auipc	a1,0xa
    800131ee:	d7e58593          	add	a1,a1,-642 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode execute amomin_d of u mode page when sstatus.sum=0 leads to LPF",
    800131f2:	c491                	beqz	s1,800131fe <amo_page_fault_2+0xfa>
    800131f4:	6418                	ld	a4,8(s0)
    800131f6:	47bd                	li	a5,15
    800131f8:	02f70463          	beq	a4,a5,80013220 <amo_page_fault_2+0x11c>
    800131fc:	4481                	li	s1,0
    TEST_END();
    800131fe:	0000a517          	auipc	a0,0xa
    80013202:	e1250513          	add	a0,a0,-494 # 8001d010 <__func__.1+0x380>
    80013206:	1c4080ef          	jal	8001b3ca <printf>
    8001320a:	4511                	li	a0,4
    8001320c:	8d3ed0ef          	jal	80000ade <goto_priv>
    80013210:	916ee0ef          	jal	80001326 <reset_state>
}
    80013214:	60e2                	ld	ra,24(sp)
    80013216:	6442                	ld	s0,16(sp)
    80013218:	8526                	mv	a0,s1
    8001321a:	64a2                	ld	s1,8(sp)
    8001321c:	6105                	add	sp,sp,32
    8001321e:	8082                	ret
    TEST_END();
    80013220:	0000a597          	auipc	a1,0xa
    80013224:	d3858593          	add	a1,a1,-712 # 8001cf58 <__func__.1+0x2c8>
    80013228:	bfd9                	j	800131fe <amo_page_fault_2+0xfa>
    TEST_ASSERT("hs mode execute amomin_d of u mode page when sstatus.sum=0 leads to LPF",
    8001322a:	0000a597          	auipc	a1,0xa
    8001322e:	d2e58593          	add	a1,a1,-722 # 8001cf58 <__func__.1+0x2c8>
    80013232:	b741                	j	800131b2 <amo_page_fault_2+0xae>

0000000080013234 <amo_page_fault_3>:

bool amo_page_fault_3(){
    80013234:	1141                	add	sp,sp,-16

    TEST_START();
    80013236:	00009597          	auipc	a1,0x9
    8001323a:	17a58593          	add	a1,a1,378 # 8001c3b0 <__func__.3>
    8001323e:	0000a517          	auipc	a0,0xa
    80013242:	d3a50513          	add	a0,a0,-710 # 8001cf78 <__func__.1+0x2e8>
bool amo_page_fault_3(){
    80013246:	e406                	sd	ra,8(sp)
    80013248:	e022                	sd	s0,0(sp)
    TEST_START();
    8001324a:	180080ef          	jal	8001b3ca <printf>
    8001324e:	4529                	li	a0,10
    80013250:	04c070ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013254:	450d                	li	a0,3
    80013256:	889ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001325a:	b86ed0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001325e:	dc8ed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013262:	4509                	li	a0,2
    80013264:	87bed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013268:	c4ced0ef          	jal	800006b4 <vspt_init>

 

    //amoadd_wmstatus.SUM=1SU
    goto_priv(PRIV_M);
    8001326c:	4511                	li	a0,4
    8001326e:	871ed0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, SSTATUS_SUM);
    80013272:	000407b7          	lui	a5,0x40
    80013276:	3007a073          	csrs	mstatus,a5

    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    goto_priv(PRIV_HS);
    8001327a:	450d                	li	a0,3
    8001327c:	863ed0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);   
    80013280:	4509                	li	a0,2
    80013282:	f80ed0ef          	jal	80000a02 <set_prev_priv>
    
    TEST_SETUP_EXCEPT();
    80013286:	0ff0000f          	fence
    8001328a:	4785                	li	a5,1
    8001328c:	0002a417          	auipc	s0,0x2a
    80013290:	d8440413          	add	s0,s0,-636 # 8003d010 <excpt>
    80013294:	00f41023          	sh	a5,0(s0)
    80013298:	0002a797          	auipc	a5,0x2a
    8001329c:	da07b823          	sd	zero,-592(a5) # 8003d048 <excpt+0x38>
    800132a0:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_w, "amoadd.w", uint32_t);
    800132a4:	000807b7          	lui	a5,0x80
    800132a8:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    800132aa:	4701                	li	a4,0
    800132ac:	07b6                	sll	a5,a5,0xd
    800132ae:	00e7a72f          	amoadd.w	a4,a4,(a5)
    uint64_t value = amoadd_w(addr,value);
    TEST_ASSERT("hs mode execute amoadd_w of u mode page when sstatus.sum=1 successful",
    800132b2:	08200593          	li	a1,130
    800132b6:	0000f617          	auipc	a2,0xf
    800132ba:	9e260613          	add	a2,a2,-1566 # 80021c98 <__func__.1+0x5008>
    800132be:	0000a517          	auipc	a0,0xa
    800132c2:	cd250513          	add	a0,a0,-814 # 8001cf90 <__func__.1+0x300>
    800132c6:	104080ef          	jal	8001b3ca <printf>
    800132ca:	00144783          	lbu	a5,1(s0)
    800132ce:	0000a597          	auipc	a1,0xa
    800132d2:	c8a58593          	add	a1,a1,-886 # 8001cf58 <__func__.1+0x2c8>
    800132d6:	c789                	beqz	a5,800132e0 <amo_page_fault_3+0xac>
    800132d8:	0000a597          	auipc	a1,0xa
    800132dc:	c9058593          	add	a1,a1,-880 # 8001cf68 <__func__.1+0x2d8>
    800132e0:	0000a517          	auipc	a0,0xa
    800132e4:	cc850513          	add	a0,a0,-824 # 8001cfa8 <__func__.1+0x318>
    800132e8:	0e2080ef          	jal	8001b3ca <printf>
    800132ec:	00144783          	lbu	a5,1(s0)
    800132f0:	e3b1                	bnez	a5,80013334 <amo_page_fault_3+0x100>
    800132f2:	4529                	li	a0,10
    800132f4:	7a9060ef          	jal	8001a29c <putchar>
    800132f8:	00144783          	lbu	a5,1(s0)
    800132fc:	e795                	bnez	a5,80013328 <amo_page_fault_3+0xf4>
    800132fe:	4405                	li	s0,1


    //pte.a=0A
    //pte.a=1A

    TEST_END();
    80013300:	0000a597          	auipc	a1,0xa
    80013304:	c5858593          	add	a1,a1,-936 # 8001cf58 <__func__.1+0x2c8>
    80013308:	0000a517          	auipc	a0,0xa
    8001330c:	d0850513          	add	a0,a0,-760 # 8001d010 <__func__.1+0x380>
    80013310:	0ba080ef          	jal	8001b3ca <printf>
    80013314:	4511                	li	a0,4
    80013316:	fc8ed0ef          	jal	80000ade <goto_priv>
    8001331a:	80cee0ef          	jal	80001326 <reset_state>
}
    8001331e:	60a2                	ld	ra,8(sp)
    80013320:	8522                	mv	a0,s0
    80013322:	6402                	ld	s0,0(sp)
    80013324:	0141                	add	sp,sp,16
    80013326:	8082                	ret
    TEST_ASSERT("hs mode execute amoadd_w of u mode page when sstatus.sum=1 successful",
    80013328:	4401                	li	s0,0
    TEST_END();
    8001332a:	0000a597          	auipc	a1,0xa
    8001332e:	c3e58593          	add	a1,a1,-962 # 8001cf68 <__func__.1+0x2d8>
    80013332:	bfd9                	j	80013308 <amo_page_fault_3+0xd4>
    TEST_ASSERT("hs mode execute amoadd_w of u mode page when sstatus.sum=1 successful",
    80013334:	0000a517          	auipc	a0,0xa
    80013338:	c7c50513          	add	a0,a0,-900 # 8001cfb0 <__func__.1+0x320>
    8001333c:	08e080ef          	jal	8001b3ca <printf>
    80013340:	02900513          	li	a0,41
    80013344:	759060ef          	jal	8001a29c <putchar>
    80013348:	b76d                	j	800132f2 <amo_page_fault_3+0xbe>

000000008001334a <amo_page_fault_4>:

bool amo_page_fault_4(){
    8001334a:	1101                	add	sp,sp,-32

    TEST_START();
    8001334c:	00009597          	auipc	a1,0x9
    80013350:	07c58593          	add	a1,a1,124 # 8001c3c8 <__func__.2>
    80013354:	0000a517          	auipc	a0,0xa
    80013358:	c2450513          	add	a0,a0,-988 # 8001cf78 <__func__.1+0x2e8>
bool amo_page_fault_4(){
    8001335c:	ec06                	sd	ra,24(sp)
    8001335e:	e822                	sd	s0,16(sp)
    80013360:	e426                	sd	s1,8(sp)
    80013362:	e04a                	sd	s2,0(sp)
    TEST_START();
    80013364:	066080ef          	jal	8001b3ca <printf>
    80013368:	4529                	li	a0,10
    8001336a:	733060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001336e:	450d                	li	a0,3
    80013370:	f6eed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013374:	a6ced0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013378:	caeed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001337c:	4509                	li	a0,2
    8001337e:	f60ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013382:	b32ed0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0xdeadbeef;  
    goto_priv(PRIV_VS);
    80013386:	4509                	li	a0,2
    80013388:	f56ed0ef          	jal	80000ade <goto_priv>

    //pte.v=0
    TEST_SETUP_EXCEPT();
    8001338c:	0ff0000f          	fence
    80013390:	4785                	li	a5,1
    80013392:	0002a417          	auipc	s0,0x2a
    80013396:	c7e40413          	add	s0,s0,-898 # 8003d010 <excpt>
    8001339a:	00f41023          	sh	a5,0(s0)
    8001339e:	0002a797          	auipc	a5,0x2a
    800133a2:	ca07b523          	sd	zero,-854(a5) # 8003d048 <excpt+0x38>
    800133a6:	0ff0000f          	fence
    800133aa:	deadc4b7          	lui	s1,0xdeadc
    800133ae:	400197b7          	lui	a5,0x40019
    800133b2:	eef4849b          	addw	s1,s1,-273 # ffffffffdeadbeef <__stack_top+0xffffffff5e7dceef>
    800133b6:	078a                	sll	a5,a5,0x2
    800133b8:	0097a4af          	amoadd.w	s1,s1,(a5)

    addr = hs_page_base(VSI_GI);
    value = amoadd_w(addr,value);
    TEST_ASSERT("vs mode execute amoadd_w when pte.v=0 leads to SPF",
    800133bc:	08200593          	li	a1,130
    800133c0:	0000f617          	auipc	a2,0xf
    800133c4:	92060613          	add	a2,a2,-1760 # 80021ce0 <__func__.1+0x5050>
    800133c8:	0000a517          	auipc	a0,0xa
    800133cc:	bc850513          	add	a0,a0,-1080 # 8001cf90 <__func__.1+0x300>
    800133d0:	7fb070ef          	jal	8001b3ca <printf>
    800133d4:	00144783          	lbu	a5,1(s0)
    value = amoadd_w(addr,value);
    800133d8:	1482                	sll	s1,s1,0x20
    800133da:	9081                	srl	s1,s1,0x20
    TEST_ASSERT("vs mode execute amoadd_w when pte.v=0 leads to SPF",
    800133dc:	0000a597          	auipc	a1,0xa
    800133e0:	b8c58593          	add	a1,a1,-1140 # 8001cf68 <__func__.1+0x2d8>
    800133e4:	c789                	beqz	a5,800133ee <amo_page_fault_4+0xa4>
    800133e6:	6418                	ld	a4,8(s0)
    800133e8:	47bd                	li	a5,15
    800133ea:	1ef70163          	beq	a4,a5,800135cc <amo_page_fault_4+0x282>
    800133ee:	0000a517          	auipc	a0,0xa
    800133f2:	bba50513          	add	a0,a0,-1094 # 8001cfa8 <__func__.1+0x318>
    800133f6:	7d5070ef          	jal	8001b3ca <printf>
    800133fa:	00144783          	lbu	a5,1(s0)
    800133fe:	c789                	beqz	a5,80013408 <amo_page_fault_4+0xbe>
    80013400:	6418                	ld	a4,8(s0)
    80013402:	47bd                	li	a5,15
    80013404:	00f70c63          	beq	a4,a5,8001341c <amo_page_fault_4+0xd2>
    80013408:	0000a517          	auipc	a0,0xa
    8001340c:	ba850513          	add	a0,a0,-1112 # 8001cfb0 <__func__.1+0x320>
    80013410:	7bb070ef          	jal	8001b3ca <printf>
    80013414:	02900513          	li	a0,41
    80013418:	685060ef          	jal	8001a29c <putchar>
    8001341c:	4529                	li	a0,10
    8001341e:	67f060ef          	jal	8001a29c <putchar>
    80013422:	00144783          	lbu	a5,1(s0)
    80013426:	4901                	li	s2,0
    80013428:	c791                	beqz	a5,80013434 <amo_page_fault_4+0xea>
    8001342a:	00843903          	ld	s2,8(s0)
    8001342e:	1945                	add	s2,s2,-15
    80013430:	00193913          	seqz	s2,s2
        excpt.cause == CAUSE_SPF
    );


    //amoand_dsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80013434:	0ff0000f          	fence
    80013438:	4785                	li	a5,1
    8001343a:	00f41023          	sh	a5,0(s0)
    8001343e:	0002a797          	auipc	a5,0x2a
    80013442:	c007b523          	sd	zero,-1014(a5) # 8003d048 <excpt+0x38>
    80013446:	0ff0000f          	fence
    addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001344a:	000807b7          	lui	a5,0x80
    8001344e:	1007b073          	csrc	sstatus,a5
AMO_INSTRUCTION(amoand_d, "amoand.d", uint64_t);
    80013452:	001007b7          	lui	a5,0x100
    80013456:	05f78793          	add	a5,a5,95 # 10005f <STACK_SIZE+0x5f>
    8001345a:	07b2                	sll	a5,a5,0xc
    8001345c:	6097b4af          	amoand.d	s1,s1,(a5)
    value = amoand_d(addr,value);
    TEST_ASSERT("vs mode execute amoand_d when sstatus.mxr=0 and pte.r=0 leads to LPF",
    80013460:	08200593          	li	a1,130
    80013464:	0000f617          	auipc	a2,0xf
    80013468:	8b460613          	add	a2,a2,-1868 # 80021d18 <__func__.1+0x5088>
    8001346c:	0000a517          	auipc	a0,0xa
    80013470:	b2450513          	add	a0,a0,-1244 # 8001cf90 <__func__.1+0x300>
    80013474:	757070ef          	jal	8001b3ca <printf>
    80013478:	00144783          	lbu	a5,1(s0)
    8001347c:	0000a597          	auipc	a1,0xa
    80013480:	aec58593          	add	a1,a1,-1300 # 8001cf68 <__func__.1+0x2d8>
    80013484:	c789                	beqz	a5,8001348e <amo_page_fault_4+0x144>
    80013486:	6418                	ld	a4,8(s0)
    80013488:	47bd                	li	a5,15
    8001348a:	14f70663          	beq	a4,a5,800135d6 <amo_page_fault_4+0x28c>
    8001348e:	0000a517          	auipc	a0,0xa
    80013492:	b1a50513          	add	a0,a0,-1254 # 8001cfa8 <__func__.1+0x318>
    80013496:	735070ef          	jal	8001b3ca <printf>
    8001349a:	00144783          	lbu	a5,1(s0)
    8001349e:	c789                	beqz	a5,800134a8 <amo_page_fault_4+0x15e>
    800134a0:	6418                	ld	a4,8(s0)
    800134a2:	47bd                	li	a5,15
    800134a4:	00f70c63          	beq	a4,a5,800134bc <amo_page_fault_4+0x172>
    800134a8:	0000a517          	auipc	a0,0xa
    800134ac:	b0850513          	add	a0,a0,-1272 # 8001cfb0 <__func__.1+0x320>
    800134b0:	71b070ef          	jal	8001b3ca <printf>
    800134b4:	02900513          	li	a0,41
    800134b8:	5e5060ef          	jal	8001a29c <putchar>
    800134bc:	4529                	li	a0,10
    800134be:	5df060ef          	jal	8001a29c <putchar>
    800134c2:	00090763          	beqz	s2,800134d0 <amo_page_fault_4+0x186>
    800134c6:	00144783          	lbu	a5,1(s0)
    800134ca:	4901                	li	s2,0
    800134cc:	0e079563          	bnez	a5,800135b6 <amo_page_fault_4+0x26c>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    //amomax_dsstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    800134d0:	0ff0000f          	fence
    800134d4:	4785                	li	a5,1
    800134d6:	00f41023          	sh	a5,0(s0)
    800134da:	0002a797          	auipc	a5,0x2a
    800134de:	b607b723          	sd	zero,-1170(a5) # 8003d048 <excpt+0x38>
    800134e2:	0ff0000f          	fence
    addr = hs_page_base(VSV_GV);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    800134e6:	000807b7          	lui	a5,0x80
    800134ea:	1007a073          	csrs	sstatus,a5
AMO_INSTRUCTION(amomax_d, "amomax.d", uint64_t);
    800134ee:	001007b7          	lui	a5,0x100
    800134f2:	07f5                	add	a5,a5,29 # 10001d <STACK_SIZE+0x1d>
    800134f4:	07b2                	sll	a5,a5,0xc
    800134f6:	a097b4af          	amomax.d	s1,s1,(a5)
    value = amomax_d(addr,value);
    TEST_ASSERT("vs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800134fa:	08200593          	li	a1,130
    800134fe:	0000f617          	auipc	a2,0xf
    80013502:	86260613          	add	a2,a2,-1950 # 80021d60 <__func__.1+0x50d0>
    80013506:	0000a517          	auipc	a0,0xa
    8001350a:	a8a50513          	add	a0,a0,-1398 # 8001cf90 <__func__.1+0x300>
    8001350e:	6bd070ef          	jal	8001b3ca <printf>
    80013512:	00144783          	lbu	a5,1(s0)
    80013516:	0000a597          	auipc	a1,0xa
    8001351a:	a5258593          	add	a1,a1,-1454 # 8001cf68 <__func__.1+0x2d8>
    8001351e:	c789                	beqz	a5,80013528 <amo_page_fault_4+0x1de>
    80013520:	6418                	ld	a4,8(s0)
    80013522:	47bd                	li	a5,15
    80013524:	08f70f63          	beq	a4,a5,800135c2 <amo_page_fault_4+0x278>
    80013528:	0000a517          	auipc	a0,0xa
    8001352c:	a8050513          	add	a0,a0,-1408 # 8001cfa8 <__func__.1+0x318>
    80013530:	69b070ef          	jal	8001b3ca <printf>
    80013534:	00144783          	lbu	a5,1(s0)
    80013538:	c789                	beqz	a5,80013542 <amo_page_fault_4+0x1f8>
    8001353a:	6418                	ld	a4,8(s0)
    8001353c:	47bd                	li	a5,15
    8001353e:	00f70c63          	beq	a4,a5,80013556 <amo_page_fault_4+0x20c>
    80013542:	0000a517          	auipc	a0,0xa
    80013546:	a6e50513          	add	a0,a0,-1426 # 8001cfb0 <__func__.1+0x320>
    8001354a:	681070ef          	jal	8001b3ca <printf>
    8001354e:	02900513          	li	a0,41
    80013552:	54b060ef          	jal	8001a29c <putchar>
    80013556:	4529                	li	a0,10
    80013558:	545060ef          	jal	8001a29c <putchar>
    8001355c:	00090563          	beqz	s2,80013566 <amo_page_fault_4+0x21c>
    80013560:	00144483          	lbu	s1,1(s0)
    80013564:	ec85                	bnez	s1,8001359c <amo_page_fault_4+0x252>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80013566:	000807b7          	lui	a5,0x80
    8001356a:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("vs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001356e:	4481                	li	s1,0

    TEST_END();
    80013570:	0000a597          	auipc	a1,0xa
    80013574:	9f858593          	add	a1,a1,-1544 # 8001cf68 <__func__.1+0x2d8>
    80013578:	0000a517          	auipc	a0,0xa
    8001357c:	a9850513          	add	a0,a0,-1384 # 8001d010 <__func__.1+0x380>
    80013580:	64b070ef          	jal	8001b3ca <printf>
    80013584:	4511                	li	a0,4
    80013586:	d58ed0ef          	jal	80000ade <goto_priv>
    8001358a:	d9ded0ef          	jal	80001326 <reset_state>
}
    8001358e:	60e2                	ld	ra,24(sp)
    80013590:	6442                	ld	s0,16(sp)
    80013592:	6902                	ld	s2,0(sp)
    80013594:	8526                	mv	a0,s1
    80013596:	64a2                	ld	s1,8(sp)
    80013598:	6105                	add	sp,sp,32
    8001359a:	8082                	ret
    TEST_ASSERT("vs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001359c:	6418                	ld	a4,8(s0)
    8001359e:	47bd                	li	a5,15
    800135a0:	fcf713e3          	bne	a4,a5,80013566 <amo_page_fault_4+0x21c>
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800135a4:	000807b7          	lui	a5,0x80
    800135a8:	1007b073          	csrc	sstatus,a5
    TEST_END();
    800135ac:	0000a597          	auipc	a1,0xa
    800135b0:	9ac58593          	add	a1,a1,-1620 # 8001cf58 <__func__.1+0x2c8>
    800135b4:	b7d1                	j	80013578 <amo_page_fault_4+0x22e>
    TEST_ASSERT("vs mode execute amoand_d when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800135b6:	00843903          	ld	s2,8(s0)
    800135ba:	1945                	add	s2,s2,-15
    800135bc:	00193913          	seqz	s2,s2
    800135c0:	bf01                	j	800134d0 <amo_page_fault_4+0x186>
    TEST_ASSERT("vs mode execute amomax_d when sstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    800135c2:	0000a597          	auipc	a1,0xa
    800135c6:	99658593          	add	a1,a1,-1642 # 8001cf58 <__func__.1+0x2c8>
    800135ca:	bfb9                	j	80013528 <amo_page_fault_4+0x1de>
    TEST_ASSERT("vs mode execute amoadd_w when pte.v=0 leads to SPF",
    800135cc:	0000a597          	auipc	a1,0xa
    800135d0:	98c58593          	add	a1,a1,-1652 # 8001cf58 <__func__.1+0x2c8>
    800135d4:	bd29                	j	800133ee <amo_page_fault_4+0xa4>
    TEST_ASSERT("vs mode execute amoand_d when sstatus.mxr=0 and pte.r=0 leads to LPF",
    800135d6:	0000a597          	auipc	a1,0xa
    800135da:	98258593          	add	a1,a1,-1662 # 8001cf58 <__func__.1+0x2c8>
    800135de:	bd45                	j	8001348e <amo_page_fault_4+0x144>

00000000800135e0 <amo_page_fault_5>:

bool amo_page_fault_5(){
    800135e0:	1101                	add	sp,sp,-32

    TEST_START();
    800135e2:	00009597          	auipc	a1,0x9
    800135e6:	dfe58593          	add	a1,a1,-514 # 8001c3e0 <__func__.1>
    800135ea:	0000a517          	auipc	a0,0xa
    800135ee:	98e50513          	add	a0,a0,-1650 # 8001cf78 <__func__.1+0x2e8>
bool amo_page_fault_5(){
    800135f2:	ec06                	sd	ra,24(sp)
    800135f4:	e822                	sd	s0,16(sp)
    800135f6:	e426                	sd	s1,8(sp)
    TEST_START();
    800135f8:	5d3070ef          	jal	8001b3ca <printf>
    800135fc:	4529                	li	a0,10
    800135fe:	49f060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013602:	450d                	li	a0,3
    80013604:	cdaed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013608:	fd9ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001360c:	a1aed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013610:	4509                	li	a0,2
    80013612:	ccced0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013616:	89eed0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    8001361a:	4511                	li	a0,4
    8001361c:	cc2ed0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80013620:	000407b7          	lui	a5,0x40
    80013624:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_VS);
    80013628:	4509                	li	a0,2
    8001362a:	cb4ed0ef          	jal	80000ade <goto_priv>
   
    //amomin_dvsstatus.SUM=0SU(sstatusmstatus)
    TEST_SETUP_EXCEPT();
    8001362e:	0ff0000f          	fence
    80013632:	4785                	li	a5,1
    80013634:	0002a417          	auipc	s0,0x2a
    80013638:	9dc40413          	add	s0,s0,-1572 # 8003d010 <excpt>
    8001363c:	00f41023          	sh	a5,0(s0)
    80013640:	0002a797          	auipc	a5,0x2a
    80013644:	a007b423          	sd	zero,-1528(a5) # 8003d048 <excpt+0x38>
    80013648:	0ff0000f          	fence
AMO_INSTRUCTION(amomin_d, "amomin.d", uint64_t);
    8001364c:	000807b7          	lui	a5,0x80
    80013650:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80013652:	4701                	li	a4,0
    80013654:	07b6                	sll	a5,a5,0xd
    80013656:	80e7b72f          	amomin.d	a4,a4,(a5)
    uintptr_t addr = hs_page_base(VSURWX_GURWX);


    uint64_t value = amomin_d(addr,value);
    TEST_ASSERT("vs mode execute amomin_d of u mode page when vsstatus.sum=0 leads to LPF",
    8001365a:	08200593          	li	a1,130
    8001365e:	0000e617          	auipc	a2,0xe
    80013662:	75a60613          	add	a2,a2,1882 # 80021db8 <__func__.1+0x5128>
    80013666:	0000a517          	auipc	a0,0xa
    8001366a:	92a50513          	add	a0,a0,-1750 # 8001cf90 <__func__.1+0x300>
    8001366e:	55d070ef          	jal	8001b3ca <printf>
    80013672:	00144783          	lbu	a5,1(s0)
    80013676:	0000a597          	auipc	a1,0xa
    8001367a:	8f258593          	add	a1,a1,-1806 # 8001cf68 <__func__.1+0x2d8>
    8001367e:	c789                	beqz	a5,80013688 <amo_page_fault_5+0xa8>
    80013680:	6418                	ld	a4,8(s0)
    80013682:	47bd                	li	a5,15
    80013684:	06f70e63          	beq	a4,a5,80013700 <amo_page_fault_5+0x120>
    80013688:	0000a517          	auipc	a0,0xa
    8001368c:	92050513          	add	a0,a0,-1760 # 8001cfa8 <__func__.1+0x318>
    80013690:	53b070ef          	jal	8001b3ca <printf>
    80013694:	00144783          	lbu	a5,1(s0)
    80013698:	c789                	beqz	a5,800136a2 <amo_page_fault_5+0xc2>
    8001369a:	6418                	ld	a4,8(s0)
    8001369c:	47bd                	li	a5,15
    8001369e:	00f70c63          	beq	a4,a5,800136b6 <amo_page_fault_5+0xd6>
    800136a2:	0000a517          	auipc	a0,0xa
    800136a6:	90e50513          	add	a0,a0,-1778 # 8001cfb0 <__func__.1+0x320>
    800136aa:	521070ef          	jal	8001b3ca <printf>
    800136ae:	02900513          	li	a0,41
    800136b2:	3eb060ef          	jal	8001a29c <putchar>
    800136b6:	4529                	li	a0,10
    800136b8:	3e5060ef          	jal	8001a29c <putchar>
    800136bc:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    TEST_END();
    800136c0:	0000a597          	auipc	a1,0xa
    800136c4:	8a858593          	add	a1,a1,-1880 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode execute amomin_d of u mode page when vsstatus.sum=0 leads to LPF",
    800136c8:	c491                	beqz	s1,800136d4 <amo_page_fault_5+0xf4>
    800136ca:	6418                	ld	a4,8(s0)
    800136cc:	47bd                	li	a5,15
    800136ce:	02f70463          	beq	a4,a5,800136f6 <amo_page_fault_5+0x116>
    800136d2:	4481                	li	s1,0
    TEST_END();
    800136d4:	0000a517          	auipc	a0,0xa
    800136d8:	93c50513          	add	a0,a0,-1732 # 8001d010 <__func__.1+0x380>
    800136dc:	4ef070ef          	jal	8001b3ca <printf>
    800136e0:	4511                	li	a0,4
    800136e2:	bfced0ef          	jal	80000ade <goto_priv>
    800136e6:	c41ed0ef          	jal	80001326 <reset_state>
}
    800136ea:	60e2                	ld	ra,24(sp)
    800136ec:	6442                	ld	s0,16(sp)
    800136ee:	8526                	mv	a0,s1
    800136f0:	64a2                	ld	s1,8(sp)
    800136f2:	6105                	add	sp,sp,32
    800136f4:	8082                	ret
    TEST_END();
    800136f6:	0000a597          	auipc	a1,0xa
    800136fa:	86258593          	add	a1,a1,-1950 # 8001cf58 <__func__.1+0x2c8>
    800136fe:	bfd9                	j	800136d4 <amo_page_fault_5+0xf4>
    TEST_ASSERT("vs mode execute amomin_d of u mode page when vsstatus.sum=0 leads to LPF",
    80013700:	0000a597          	auipc	a1,0xa
    80013704:	85858593          	add	a1,a1,-1960 # 8001cf58 <__func__.1+0x2c8>
    80013708:	b741                	j	80013688 <amo_page_fault_5+0xa8>

000000008001370a <amo_page_fault_6>:

bool amo_page_fault_6(){
    8001370a:	1141                	add	sp,sp,-16

    TEST_START();
    8001370c:	00009597          	auipc	a1,0x9
    80013710:	cec58593          	add	a1,a1,-788 # 8001c3f8 <__func__.0>
    80013714:	0000a517          	auipc	a0,0xa
    80013718:	86450513          	add	a0,a0,-1948 # 8001cf78 <__func__.1+0x2e8>
bool amo_page_fault_6(){
    8001371c:	e406                	sd	ra,8(sp)
    8001371e:	e022                	sd	s0,0(sp)
    TEST_START();
    80013720:	4ab070ef          	jal	8001b3ca <printf>
    80013724:	4529                	li	a0,10
    80013726:	377060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001372a:	450d                	li	a0,3
    8001372c:	bb2ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013730:	eb1ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013734:	8f2ed0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013738:	4509                	li	a0,2
    8001373a:	ba4ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001373e:	f77ec0ef          	jal	800006b4 <vspt_init>

 

    //amoadd_wmstatus.SUM=1SU
    goto_priv(PRIV_M);
    80013742:	4511                	li	a0,4
    80013744:	b9aed0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80013748:	000407b7          	lui	a5,0x40
    8001374c:	2007a073          	csrs	vsstatus,a5

    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    goto_priv(PRIV_VS);   
    80013750:	4509                	li	a0,2
    80013752:	b8ced0ef          	jal	80000ade <goto_priv>
    
    TEST_SETUP_EXCEPT();
    80013756:	0ff0000f          	fence
    8001375a:	4785                	li	a5,1
    8001375c:	0002a417          	auipc	s0,0x2a
    80013760:	8b440413          	add	s0,s0,-1868 # 8003d010 <excpt>
    80013764:	00f41023          	sh	a5,0(s0)
    80013768:	0002a797          	auipc	a5,0x2a
    8001376c:	8e07b023          	sd	zero,-1824(a5) # 8003d048 <excpt+0x38>
    80013770:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_w, "amoadd.w", uint32_t);
    80013774:	000807b7          	lui	a5,0x80
    80013778:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    8001377a:	4701                	li	a4,0
    8001377c:	07b6                	sll	a5,a5,0xd
    8001377e:	00e7a72f          	amoadd.w	a4,a4,(a5)
    uint64_t value = amoadd_w(addr,value);
    TEST_ASSERT("vs mode execute amoadd_w of u mode page when vsstatus.sum=1 successful",
    80013782:	08200593          	li	a1,130
    80013786:	0000e617          	auipc	a2,0xe
    8001378a:	68260613          	add	a2,a2,1666 # 80021e08 <__func__.1+0x5178>
    8001378e:	0000a517          	auipc	a0,0xa
    80013792:	80250513          	add	a0,a0,-2046 # 8001cf90 <__func__.1+0x300>
    80013796:	435070ef          	jal	8001b3ca <printf>
    8001379a:	00144783          	lbu	a5,1(s0)
    8001379e:	00009597          	auipc	a1,0x9
    800137a2:	7ba58593          	add	a1,a1,1978 # 8001cf58 <__func__.1+0x2c8>
    800137a6:	c789                	beqz	a5,800137b0 <amo_page_fault_6+0xa6>
    800137a8:	00009597          	auipc	a1,0x9
    800137ac:	7c058593          	add	a1,a1,1984 # 8001cf68 <__func__.1+0x2d8>
    800137b0:	00009517          	auipc	a0,0x9
    800137b4:	7f850513          	add	a0,a0,2040 # 8001cfa8 <__func__.1+0x318>
    800137b8:	413070ef          	jal	8001b3ca <printf>
    800137bc:	00144783          	lbu	a5,1(s0)
    800137c0:	e3b1                	bnez	a5,80013804 <amo_page_fault_6+0xfa>
    800137c2:	4529                	li	a0,10
    800137c4:	2d9060ef          	jal	8001a29c <putchar>
    800137c8:	00144783          	lbu	a5,1(s0)
    800137cc:	e795                	bnez	a5,800137f8 <amo_page_fault_6+0xee>
    800137ce:	4405                	li	s0,1


    //pte.a=0A
    //pte.a=1A

    TEST_END();
    800137d0:	00009597          	auipc	a1,0x9
    800137d4:	78858593          	add	a1,a1,1928 # 8001cf58 <__func__.1+0x2c8>
    800137d8:	0000a517          	auipc	a0,0xa
    800137dc:	83850513          	add	a0,a0,-1992 # 8001d010 <__func__.1+0x380>
    800137e0:	3eb070ef          	jal	8001b3ca <printf>
    800137e4:	4511                	li	a0,4
    800137e6:	af8ed0ef          	jal	80000ade <goto_priv>
    800137ea:	b3ded0ef          	jal	80001326 <reset_state>
}
    800137ee:	60a2                	ld	ra,8(sp)
    800137f0:	8522                	mv	a0,s0
    800137f2:	6402                	ld	s0,0(sp)
    800137f4:	0141                	add	sp,sp,16
    800137f6:	8082                	ret
    TEST_ASSERT("vs mode execute amoadd_w of u mode page when vsstatus.sum=1 successful",
    800137f8:	4401                	li	s0,0
    TEST_END();
    800137fa:	00009597          	auipc	a1,0x9
    800137fe:	76e58593          	add	a1,a1,1902 # 8001cf68 <__func__.1+0x2d8>
    80013802:	bfd9                	j	800137d8 <amo_page_fault_6+0xce>
    TEST_ASSERT("vs mode execute amoadd_w of u mode page when vsstatus.sum=1 successful",
    80013804:	00009517          	auipc	a0,0x9
    80013808:	7ac50513          	add	a0,a0,1964 # 8001cfb0 <__func__.1+0x320>
    8001380c:	3bf070ef          	jal	8001b3ca <printf>
    80013810:	02900513          	li	a0,41
    80013814:	289060ef          	jal	8001a29c <putchar>
    80013818:	b76d                	j	800137c2 <amo_page_fault_6+0xb8>

000000008001381a <load_guest_page_fault_1>:
 #include <rvh_test.h>
#include <page_tables.h>

bool load_guest_page_fault_1(){
    8001381a:	1101                	add	sp,sp,-32

    TEST_START();
    8001381c:	00009597          	auipc	a1,0x9
    80013820:	bf458593          	add	a1,a1,-1036 # 8001c410 <__func__.36>
    80013824:	00009517          	auipc	a0,0x9
    80013828:	75450513          	add	a0,a0,1876 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_1(){
    8001382c:	ec06                	sd	ra,24(sp)
    8001382e:	e822                	sd	s0,16(sp)
    80013830:	e426                	sd	s1,8(sp)
    TEST_START();
    80013832:	399070ef          	jal	8001b3ca <printf>
    80013836:	4529                	li	a0,10
    80013838:	265060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001383c:	450d                	li	a0,3
    8001383e:	aa0ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013842:	d9fec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013846:	fe1ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001384a:	4509                	li	a0,2
    8001384c:	a92ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013850:	e65ec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    80013854:	450d                	li	a0,3
    80013856:	a88ed0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    8001385a:	4509                	li	a0,2
    8001385c:	9a6ed0ef          	jal	80000a02 <set_prev_priv>

    //,pte.v=0
    TEST_SETUP_EXCEPT();
    80013860:	0ff0000f          	fence
    80013864:	4785                	li	a5,1
    80013866:	00029417          	auipc	s0,0x29
    8001386a:	7aa40413          	add	s0,s0,1962 # 8003d010 <excpt>
    8001386e:	00f41023          	sh	a5,0(s0)
    80013872:	00029797          	auipc	a5,0x29
    80013876:	7c07bb23          	sd	zero,2006(a5) # 8003d048 <excpt+0x38>
    8001387a:	0ff0000f          	fence
    asm volatile(
    8001387e:	001007b7          	lui	a5,0x100
    80013882:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80013886:	07b2                	sll	a5,a5,0xc
    80013888:	6c07c7f3          	.4byte	0x6c07c7f3

    vaddr = hs_page_base(VSRWX_GI);
    hlvd(vaddr);
    TEST_ASSERT("hs mode hlvd when the second-stage address translation pte.v=0 leads to LGPF",
    8001388c:	08200593          	li	a1,130
    80013890:	0000e617          	auipc	a2,0xe
    80013894:	5c060613          	add	a2,a2,1472 # 80021e50 <__func__.1+0x51c0>
    80013898:	00009517          	auipc	a0,0x9
    8001389c:	6f850513          	add	a0,a0,1784 # 8001cf90 <__func__.1+0x300>
    800138a0:	32b070ef          	jal	8001b3ca <printf>
    800138a4:	00144783          	lbu	a5,1(s0)
    800138a8:	00009597          	auipc	a1,0x9
    800138ac:	6c058593          	add	a1,a1,1728 # 8001cf68 <__func__.1+0x2d8>
    800138b0:	c789                	beqz	a5,800138ba <load_guest_page_fault_1+0xa0>
    800138b2:	6418                	ld	a4,8(s0)
    800138b4:	47d5                	li	a5,21
    800138b6:	12f70063          	beq	a4,a5,800139d6 <load_guest_page_fault_1+0x1bc>
    800138ba:	00009517          	auipc	a0,0x9
    800138be:	6ee50513          	add	a0,a0,1774 # 8001cfa8 <__func__.1+0x318>
    800138c2:	309070ef          	jal	8001b3ca <printf>
    800138c6:	00144783          	lbu	a5,1(s0)
    800138ca:	c789                	beqz	a5,800138d4 <load_guest_page_fault_1+0xba>
    800138cc:	6418                	ld	a4,8(s0)
    800138ce:	47d5                	li	a5,21
    800138d0:	00f70c63          	beq	a4,a5,800138e8 <load_guest_page_fault_1+0xce>
    800138d4:	00009517          	auipc	a0,0x9
    800138d8:	6dc50513          	add	a0,a0,1756 # 8001cfb0 <__func__.1+0x320>
    800138dc:	2ef070ef          	jal	8001b3ca <printf>
    800138e0:	02900513          	li	a0,41
    800138e4:	1b9060ef          	jal	8001a29c <putchar>
    800138e8:	4529                	li	a0,10
    800138ea:	1b3060ef          	jal	8001a29c <putchar>
    800138ee:	00144783          	lbu	a5,1(s0)
    800138f2:	4481                	li	s1,0
    800138f4:	c789                	beqz	a5,800138fe <load_guest_page_fault_1+0xe4>
    800138f6:	6404                	ld	s1,8(s0)
    800138f8:	14ad                	add	s1,s1,-21
    800138fa:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_LGPF
    );


    //hlvbpte.r=0&&pte.w=1
    TEST_SETUP_EXCEPT();
    800138fe:	0ff0000f          	fence
    80013902:	4785                	li	a5,1
    80013904:	00f41023          	sh	a5,0(s0)
    80013908:	00029797          	auipc	a5,0x29
    8001390c:	7407b023          	sd	zero,1856(a5) # 8003d048 <excpt+0x38>
    80013910:	0ff0000f          	fence
    asm volatile(
    80013914:	001007b7          	lui	a5,0x100
    80013918:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    8001391c:	07b2                	sll	a5,a5,0xc
    8001391e:	6007c7f3          	.4byte	0x6007c7f3
    vaddr = hs_page_base(VSRWX_GI);

    hlvb(vaddr);   
    TEST_ASSERT("hs mode hlvb when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    80013922:	08200593          	li	a1,130
    80013926:	0000e617          	auipc	a2,0xe
    8001392a:	57a60613          	add	a2,a2,1402 # 80021ea0 <__func__.1+0x5210>
    8001392e:	00009517          	auipc	a0,0x9
    80013932:	66250513          	add	a0,a0,1634 # 8001cf90 <__func__.1+0x300>
    80013936:	295070ef          	jal	8001b3ca <printf>
    8001393a:	00144783          	lbu	a5,1(s0)
    8001393e:	00009597          	auipc	a1,0x9
    80013942:	62a58593          	add	a1,a1,1578 # 8001cf68 <__func__.1+0x2d8>
    80013946:	c789                	beqz	a5,80013950 <load_guest_page_fault_1+0x136>
    80013948:	6418                	ld	a4,8(s0)
    8001394a:	47d5                	li	a5,21
    8001394c:	08f70063          	beq	a4,a5,800139cc <load_guest_page_fault_1+0x1b2>
    80013950:	00009517          	auipc	a0,0x9
    80013954:	65850513          	add	a0,a0,1624 # 8001cfa8 <__func__.1+0x318>
    80013958:	273070ef          	jal	8001b3ca <printf>
    8001395c:	00144783          	lbu	a5,1(s0)
    80013960:	c789                	beqz	a5,8001396a <load_guest_page_fault_1+0x150>
    80013962:	6418                	ld	a4,8(s0)
    80013964:	47d5                	li	a5,21
    80013966:	00f70c63          	beq	a4,a5,8001397e <load_guest_page_fault_1+0x164>
    8001396a:	00009517          	auipc	a0,0x9
    8001396e:	64650513          	add	a0,a0,1606 # 8001cfb0 <__func__.1+0x320>
    80013972:	259070ef          	jal	8001b3ca <printf>
    80013976:	02900513          	li	a0,41
    8001397a:	123060ef          	jal	8001a29c <putchar>
    8001397e:	4529                	li	a0,10
    80013980:	11d060ef          	jal	8001a29c <putchar>
    80013984:	cc95                	beqz	s1,800139c0 <load_guest_page_fault_1+0x1a6>
    80013986:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );

    TEST_END();
    8001398a:	00009597          	auipc	a1,0x9
    8001398e:	5de58593          	add	a1,a1,1502 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvb when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    80013992:	c491                	beqz	s1,8001399e <load_guest_page_fault_1+0x184>
    80013994:	6418                	ld	a4,8(s0)
    80013996:	47d5                	li	a5,21
    80013998:	04f70463          	beq	a4,a5,800139e0 <load_guest_page_fault_1+0x1c6>
    8001399c:	4481                	li	s1,0
    TEST_END();
    8001399e:	00009517          	auipc	a0,0x9
    800139a2:	67250513          	add	a0,a0,1650 # 8001d010 <__func__.1+0x380>
    800139a6:	225070ef          	jal	8001b3ca <printf>
    800139aa:	4511                	li	a0,4
    800139ac:	932ed0ef          	jal	80000ade <goto_priv>
    800139b0:	977ed0ef          	jal	80001326 <reset_state>
}
    800139b4:	60e2                	ld	ra,24(sp)
    800139b6:	6442                	ld	s0,16(sp)
    800139b8:	8526                	mv	a0,s1
    800139ba:	64a2                	ld	s1,8(sp)
    800139bc:	6105                	add	sp,sp,32
    800139be:	8082                	ret
    TEST_ASSERT("hs mode hlvb when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    800139c0:	4481                	li	s1,0
    TEST_END();
    800139c2:	00009597          	auipc	a1,0x9
    800139c6:	5a658593          	add	a1,a1,1446 # 8001cf68 <__func__.1+0x2d8>
    800139ca:	bfd1                	j	8001399e <load_guest_page_fault_1+0x184>
    TEST_ASSERT("hs mode hlvb when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    800139cc:	00009597          	auipc	a1,0x9
    800139d0:	58c58593          	add	a1,a1,1420 # 8001cf58 <__func__.1+0x2c8>
    800139d4:	bfb5                	j	80013950 <load_guest_page_fault_1+0x136>
    TEST_ASSERT("hs mode hlvd when the second-stage address translation pte.v=0 leads to LGPF",
    800139d6:	00009597          	auipc	a1,0x9
    800139da:	58258593          	add	a1,a1,1410 # 8001cf58 <__func__.1+0x2c8>
    800139de:	bdf1                	j	800138ba <load_guest_page_fault_1+0xa0>
    TEST_END();
    800139e0:	00009597          	auipc	a1,0x9
    800139e4:	57858593          	add	a1,a1,1400 # 8001cf58 <__func__.1+0x2c8>
    800139e8:	bf5d                	j	8001399e <load_guest_page_fault_1+0x184>

00000000800139ea <load_guest_page_fault_2>:

bool load_guest_page_fault_2(){
    800139ea:	1101                	add	sp,sp,-32

    TEST_START();
    800139ec:	00009597          	auipc	a1,0x9
    800139f0:	a3c58593          	add	a1,a1,-1476 # 8001c428 <__func__.34>
    800139f4:	00009517          	auipc	a0,0x9
    800139f8:	58450513          	add	a0,a0,1412 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_2(){
    800139fc:	ec06                	sd	ra,24(sp)
    800139fe:	e822                	sd	s0,16(sp)
    80013a00:	e426                	sd	s1,8(sp)
    TEST_START();
    80013a02:	1c9070ef          	jal	8001b3ca <printf>
    80013a06:	4529                	li	a0,10
    80013a08:	095060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013a0c:	450d                	li	a0,3
    80013a0e:	8d0ed0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013a12:	bcfec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013a16:	e11ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013a1a:	4509                	li	a0,2
    80013a1c:	8c2ed0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013a20:	c95ec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    80013a24:	450d                	li	a0,3
    80013a26:	8b8ed0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80013a2a:	4509                	li	a0,2
    80013a2c:	fd7ec0ef          	jal	80000a02 <set_prev_priv>

    //hlvhsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80013a30:	0ff0000f          	fence
    80013a34:	4785                	li	a5,1
    80013a36:	00029417          	auipc	s0,0x29
    80013a3a:	5da40413          	add	s0,s0,1498 # 8003d010 <excpt>
    80013a3e:	00f41023          	sh	a5,0(s0)
    80013a42:	00029797          	auipc	a5,0x29
    80013a46:	6007b323          	sd	zero,1542(a5) # 8003d048 <excpt+0x38>
    80013a4a:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);


    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80013a4e:	000807b7          	lui	a5,0x80
    80013a52:	1007b073          	csrc	sstatus,a5
    asm volatile(
    80013a56:	001007b7          	lui	a5,0x100
    80013a5a:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80013a5e:	07b2                	sll	a5,a5,0xc
    80013a60:	6407c7f3          	.4byte	0x6407c7f3
    hlvh(vaddr);
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    80013a64:	08200593          	li	a1,130
    80013a68:	0000e617          	auipc	a2,0xe
    80013a6c:	49860613          	add	a2,a2,1176 # 80021f00 <__func__.1+0x5270>
    80013a70:	00009517          	auipc	a0,0x9
    80013a74:	52050513          	add	a0,a0,1312 # 8001cf90 <__func__.1+0x300>
    80013a78:	153070ef          	jal	8001b3ca <printf>
    80013a7c:	00144783          	lbu	a5,1(s0)
    80013a80:	00009597          	auipc	a1,0x9
    80013a84:	4e858593          	add	a1,a1,1256 # 8001cf68 <__func__.1+0x2d8>
    80013a88:	c789                	beqz	a5,80013a92 <load_guest_page_fault_2+0xa8>
    80013a8a:	6418                	ld	a4,8(s0)
    80013a8c:	47d5                	li	a5,21
    80013a8e:	06f70e63          	beq	a4,a5,80013b0a <load_guest_page_fault_2+0x120>
    80013a92:	00009517          	auipc	a0,0x9
    80013a96:	51650513          	add	a0,a0,1302 # 8001cfa8 <__func__.1+0x318>
    80013a9a:	131070ef          	jal	8001b3ca <printf>
    80013a9e:	00144783          	lbu	a5,1(s0)
    80013aa2:	c789                	beqz	a5,80013aac <load_guest_page_fault_2+0xc2>
    80013aa4:	6418                	ld	a4,8(s0)
    80013aa6:	47d5                	li	a5,21
    80013aa8:	00f70c63          	beq	a4,a5,80013ac0 <load_guest_page_fault_2+0xd6>
    80013aac:	00009517          	auipc	a0,0x9
    80013ab0:	50450513          	add	a0,a0,1284 # 8001cfb0 <__func__.1+0x320>
    80013ab4:	117070ef          	jal	8001b3ca <printf>
    80013ab8:	02900513          	li	a0,41
    80013abc:	7e0060ef          	jal	8001a29c <putchar>
    80013ac0:	4529                	li	a0,10
    80013ac2:	7da060ef          	jal	8001a29c <putchar>
    80013ac6:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );

    TEST_END();
    80013aca:	00009597          	auipc	a1,0x9
    80013ace:	49e58593          	add	a1,a1,1182 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    80013ad2:	c491                	beqz	s1,80013ade <load_guest_page_fault_2+0xf4>
    80013ad4:	6418                	ld	a4,8(s0)
    80013ad6:	47d5                	li	a5,21
    80013ad8:	02f70463          	beq	a4,a5,80013b00 <load_guest_page_fault_2+0x116>
    80013adc:	4481                	li	s1,0
    TEST_END();
    80013ade:	00009517          	auipc	a0,0x9
    80013ae2:	53250513          	add	a0,a0,1330 # 8001d010 <__func__.1+0x380>
    80013ae6:	0e5070ef          	jal	8001b3ca <printf>
    80013aea:	4511                	li	a0,4
    80013aec:	ff3ec0ef          	jal	80000ade <goto_priv>
    80013af0:	837ed0ef          	jal	80001326 <reset_state>
}
    80013af4:	60e2                	ld	ra,24(sp)
    80013af6:	6442                	ld	s0,16(sp)
    80013af8:	8526                	mv	a0,s1
    80013afa:	64a2                	ld	s1,8(sp)
    80013afc:	6105                	add	sp,sp,32
    80013afe:	8082                	ret
    TEST_END();
    80013b00:	00009597          	auipc	a1,0x9
    80013b04:	45858593          	add	a1,a1,1112 # 8001cf58 <__func__.1+0x2c8>
    80013b08:	bfd9                	j	80013ade <load_guest_page_fault_2+0xf4>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    80013b0a:	00009597          	auipc	a1,0x9
    80013b0e:	44e58593          	add	a1,a1,1102 # 8001cf58 <__func__.1+0x2c8>
    80013b12:	b741                	j	80013a92 <load_guest_page_fault_2+0xa8>

0000000080013b14 <load_guest_page_fault_3>:

bool load_guest_page_fault_3(){
    80013b14:	1101                	add	sp,sp,-32

    TEST_START();
    80013b16:	00009597          	auipc	a1,0x9
    80013b1a:	92a58593          	add	a1,a1,-1750 # 8001c440 <__func__.33>
    80013b1e:	00009517          	auipc	a0,0x9
    80013b22:	45a50513          	add	a0,a0,1114 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_3(){
    80013b26:	ec06                	sd	ra,24(sp)
    80013b28:	e822                	sd	s0,16(sp)
    80013b2a:	e426                	sd	s1,8(sp)
    TEST_START();
    80013b2c:	09f070ef          	jal	8001b3ca <printf>
    80013b30:	4529                	li	a0,10
    80013b32:	76a060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013b36:	450d                	li	a0,3
    80013b38:	fa7ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013b3c:	aa5ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013b40:	ce7ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013b44:	4509                	li	a0,2
    80013b46:	f99ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013b4a:	b6bec0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    80013b4e:	450d                	li	a0,3
    80013b50:	f8fec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80013b54:	4509                	li	a0,2
    80013b56:	eadec0ef          	jal	80000a02 <set_prev_priv>
    //hlvhsstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    80013b5a:	0ff0000f          	fence
    80013b5e:	4785                	li	a5,1
    80013b60:	00029417          	auipc	s0,0x29
    80013b64:	4b040413          	add	s0,s0,1200 # 8003d010 <excpt>
    80013b68:	00f41023          	sh	a5,0(s0)
    80013b6c:	00029797          	auipc	a5,0x29
    80013b70:	4c07be23          	sd	zero,1244(a5) # 8003d048 <excpt+0x38>
    80013b74:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    80013b78:	000807b7          	lui	a5,0x80
    80013b7c:	1007a073          	csrs	sstatus,a5
    80013b80:	001007b7          	lui	a5,0x100
    80013b84:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80013b88:	07b2                	sll	a5,a5,0xc
    80013b8a:	6407c7f3          	.4byte	0x6407c7f3
    hlvh(vaddr);
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    80013b8e:	08200593          	li	a1,130
    80013b92:	0000e617          	auipc	a2,0xe
    80013b96:	3ce60613          	add	a2,a2,974 # 80021f60 <__func__.1+0x52d0>
    80013b9a:	00009517          	auipc	a0,0x9
    80013b9e:	3f650513          	add	a0,a0,1014 # 8001cf90 <__func__.1+0x300>
    80013ba2:	029070ef          	jal	8001b3ca <printf>
    80013ba6:	00144783          	lbu	a5,1(s0)
    80013baa:	00009597          	auipc	a1,0x9
    80013bae:	3be58593          	add	a1,a1,958 # 8001cf68 <__func__.1+0x2d8>
    80013bb2:	c789                	beqz	a5,80013bbc <load_guest_page_fault_3+0xa8>
    80013bb4:	6418                	ld	a4,8(s0)
    80013bb6:	47d5                	li	a5,21
    80013bb8:	06f70e63          	beq	a4,a5,80013c34 <load_guest_page_fault_3+0x120>
    80013bbc:	00009517          	auipc	a0,0x9
    80013bc0:	3ec50513          	add	a0,a0,1004 # 8001cfa8 <__func__.1+0x318>
    80013bc4:	007070ef          	jal	8001b3ca <printf>
    80013bc8:	00144783          	lbu	a5,1(s0)
    80013bcc:	c789                	beqz	a5,80013bd6 <load_guest_page_fault_3+0xc2>
    80013bce:	6418                	ld	a4,8(s0)
    80013bd0:	47d5                	li	a5,21
    80013bd2:	00f70c63          	beq	a4,a5,80013bea <load_guest_page_fault_3+0xd6>
    80013bd6:	00009517          	auipc	a0,0x9
    80013bda:	3da50513          	add	a0,a0,986 # 8001cfb0 <__func__.1+0x320>
    80013bde:	7ec070ef          	jal	8001b3ca <printf>
    80013be2:	02900513          	li	a0,41
    80013be6:	6b6060ef          	jal	8001a29c <putchar>
    80013bea:	4529                	li	a0,10
    80013bec:	6b0060ef          	jal	8001a29c <putchar>
    80013bf0:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );
    TEST_END();
    80013bf4:	00009597          	auipc	a1,0x9
    80013bf8:	37458593          	add	a1,a1,884 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    80013bfc:	c491                	beqz	s1,80013c08 <load_guest_page_fault_3+0xf4>
    80013bfe:	6418                	ld	a4,8(s0)
    80013c00:	47d5                	li	a5,21
    80013c02:	02f70463          	beq	a4,a5,80013c2a <load_guest_page_fault_3+0x116>
    80013c06:	4481                	li	s1,0
    TEST_END();
    80013c08:	00009517          	auipc	a0,0x9
    80013c0c:	40850513          	add	a0,a0,1032 # 8001d010 <__func__.1+0x380>
    80013c10:	7ba070ef          	jal	8001b3ca <printf>
    80013c14:	4511                	li	a0,4
    80013c16:	ec9ec0ef          	jal	80000ade <goto_priv>
    80013c1a:	f0ced0ef          	jal	80001326 <reset_state>
}
    80013c1e:	60e2                	ld	ra,24(sp)
    80013c20:	6442                	ld	s0,16(sp)
    80013c22:	8526                	mv	a0,s1
    80013c24:	64a2                	ld	s1,8(sp)
    80013c26:	6105                	add	sp,sp,32
    80013c28:	8082                	ret
    TEST_END();
    80013c2a:	00009597          	auipc	a1,0x9
    80013c2e:	32e58593          	add	a1,a1,814 # 8001cf58 <__func__.1+0x2c8>
    80013c32:	bfd9                	j	80013c08 <load_guest_page_fault_3+0xf4>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    80013c34:	00009597          	auipc	a1,0x9
    80013c38:	32458593          	add	a1,a1,804 # 8001cf58 <__func__.1+0x2c8>
    80013c3c:	b741                	j	80013bbc <load_guest_page_fault_3+0xa8>

0000000080013c3e <load_guest_page_fault_4>:

bool load_guest_page_fault_4(){
    80013c3e:	1101                	add	sp,sp,-32

    TEST_START();
    80013c40:	00009597          	auipc	a1,0x9
    80013c44:	81858593          	add	a1,a1,-2024 # 8001c458 <__func__.32>
    80013c48:	00009517          	auipc	a0,0x9
    80013c4c:	33050513          	add	a0,a0,816 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_4(){
    80013c50:	ec06                	sd	ra,24(sp)
    80013c52:	e822                	sd	s0,16(sp)
    80013c54:	e426                	sd	s1,8(sp)
    TEST_START();
    80013c56:	774070ef          	jal	8001b3ca <printf>
    80013c5a:	4529                	li	a0,10
    80013c5c:	640060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013c60:	450d                	li	a0,3
    80013c62:	e7dec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013c66:	97bec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013c6a:	bbdec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013c6e:	4509                	li	a0,2
    80013c70:	e6fec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013c74:	a41ec0ef          	jal	800006b4 <vspt_init>



    uintptr_t vaddr;
    uintptr_t addr;
    goto_priv(PRIV_M);
    80013c78:	4511                	li	a0,4
    80013c7a:	e65ec0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80013c7e:	000407b7          	lui	a5,0x40
    80013c82:	2007b073          	csrc	vsstatus,a5
    

    goto_priv(PRIV_HS);
    80013c86:	450d                	li	a0,3
    80013c88:	e57ec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80013c8c:	4509                	li	a0,2
    80013c8e:	d75ec0ef          	jal	80000a02 <set_prev_priv>
    //hlvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80013c92:	0ff0000f          	fence
    80013c96:	4785                	li	a5,1
    80013c98:	00029417          	auipc	s0,0x29
    80013c9c:	37840413          	add	s0,s0,888 # 8003d010 <excpt>
    80013ca0:	00f41023          	sh	a5,0(s0)
    80013ca4:	00029797          	auipc	a5,0x29
    80013ca8:	3a07b223          	sd	zero,932(a5) # 8003d048 <excpt+0x38>
    80013cac:	0ff0000f          	fence
    asm volatile(
    80013cb0:	000807b7          	lui	a5,0x80
    80013cb4:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80013cb6:	07b6                	sll	a5,a5,0xd
    80013cb8:	6007c7f3          	.4byte	0x6007c7f3
    vaddr = hs_page_base(VSURWX_GURWX);


    hlvb(vaddr);
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=0 leads to LPF",
    80013cbc:	08200593          	li	a1,130
    80013cc0:	0000e617          	auipc	a2,0xe
    80013cc4:	31060613          	add	a2,a2,784 # 80021fd0 <__func__.1+0x5340>
    80013cc8:	00009517          	auipc	a0,0x9
    80013ccc:	2c850513          	add	a0,a0,712 # 8001cf90 <__func__.1+0x300>
    80013cd0:	6fa070ef          	jal	8001b3ca <printf>
    80013cd4:	00144783          	lbu	a5,1(s0)
    80013cd8:	00009597          	auipc	a1,0x9
    80013cdc:	29058593          	add	a1,a1,656 # 8001cf68 <__func__.1+0x2d8>
    80013ce0:	c789                	beqz	a5,80013cea <load_guest_page_fault_4+0xac>
    80013ce2:	6418                	ld	a4,8(s0)
    80013ce4:	47b5                	li	a5,13
    80013ce6:	06f70e63          	beq	a4,a5,80013d62 <load_guest_page_fault_4+0x124>
    80013cea:	00009517          	auipc	a0,0x9
    80013cee:	2be50513          	add	a0,a0,702 # 8001cfa8 <__func__.1+0x318>
    80013cf2:	6d8070ef          	jal	8001b3ca <printf>
    80013cf6:	00144783          	lbu	a5,1(s0)
    80013cfa:	c789                	beqz	a5,80013d04 <load_guest_page_fault_4+0xc6>
    80013cfc:	6418                	ld	a4,8(s0)
    80013cfe:	47b5                	li	a5,13
    80013d00:	00f70c63          	beq	a4,a5,80013d18 <load_guest_page_fault_4+0xda>
    80013d04:	00009517          	auipc	a0,0x9
    80013d08:	2ac50513          	add	a0,a0,684 # 8001cfb0 <__func__.1+0x320>
    80013d0c:	6be070ef          	jal	8001b3ca <printf>
    80013d10:	02900513          	li	a0,41
    80013d14:	588060ef          	jal	8001a29c <putchar>
    80013d18:	4529                	li	a0,10
    80013d1a:	582060ef          	jal	8001a29c <putchar>
    80013d1e:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    80013d22:	00009597          	auipc	a1,0x9
    80013d26:	24658593          	add	a1,a1,582 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=0 leads to LPF",
    80013d2a:	c491                	beqz	s1,80013d36 <load_guest_page_fault_4+0xf8>
    80013d2c:	6418                	ld	a4,8(s0)
    80013d2e:	47b5                	li	a5,13
    80013d30:	02f70463          	beq	a4,a5,80013d58 <load_guest_page_fault_4+0x11a>
    80013d34:	4481                	li	s1,0
    TEST_END();
    80013d36:	00009517          	auipc	a0,0x9
    80013d3a:	2da50513          	add	a0,a0,730 # 8001d010 <__func__.1+0x380>
    80013d3e:	68c070ef          	jal	8001b3ca <printf>
    80013d42:	4511                	li	a0,4
    80013d44:	d9bec0ef          	jal	80000ade <goto_priv>
    80013d48:	ddeed0ef          	jal	80001326 <reset_state>
}
    80013d4c:	60e2                	ld	ra,24(sp)
    80013d4e:	6442                	ld	s0,16(sp)
    80013d50:	8526                	mv	a0,s1
    80013d52:	64a2                	ld	s1,8(sp)
    80013d54:	6105                	add	sp,sp,32
    80013d56:	8082                	ret
    TEST_END();
    80013d58:	00009597          	auipc	a1,0x9
    80013d5c:	20058593          	add	a1,a1,512 # 8001cf58 <__func__.1+0x2c8>
    80013d60:	bfd9                	j	80013d36 <load_guest_page_fault_4+0xf8>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=0 leads to LPF",
    80013d62:	00009597          	auipc	a1,0x9
    80013d66:	1f658593          	add	a1,a1,502 # 8001cf58 <__func__.1+0x2c8>
    80013d6a:	b741                	j	80013cea <load_guest_page_fault_4+0xac>

0000000080013d6c <load_guest_page_fault_5>:

bool load_guest_page_fault_5(){
    80013d6c:	1141                	add	sp,sp,-16

    TEST_START();
    80013d6e:	00008597          	auipc	a1,0x8
    80013d72:	70258593          	add	a1,a1,1794 # 8001c470 <__func__.31>
    80013d76:	00009517          	auipc	a0,0x9
    80013d7a:	20250513          	add	a0,a0,514 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_5(){
    80013d7e:	e406                	sd	ra,8(sp)
    80013d80:	e022                	sd	s0,0(sp)
    TEST_START();
    80013d82:	648070ef          	jal	8001b3ca <printf>
    80013d86:	4529                	li	a0,10
    80013d88:	514060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013d8c:	450d                	li	a0,3
    80013d8e:	d51ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013d92:	84fec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013d96:	a91ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013d9a:	4509                	li	a0,2
    80013d9c:	d43ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013da0:	915ec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    80013da4:	4511                	li	a0,4
    80013da6:	d39ec0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    80013daa:	000407b7          	lui	a5,0x40
    80013dae:	2007a073          	csrs	vsstatus,a5

    goto_priv(PRIV_HS);
    80013db2:	450d                	li	a0,3
    80013db4:	d2bec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80013db8:	4509                	li	a0,2
    80013dba:	c49ec0ef          	jal	80000a02 <set_prev_priv>

    //hlvbvsstatus.SUM=1SU

    vaddr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    80013dbe:	0ff0000f          	fence
    80013dc2:	4785                	li	a5,1
    80013dc4:	00029417          	auipc	s0,0x29
    80013dc8:	24c40413          	add	s0,s0,588 # 8003d010 <excpt>
    80013dcc:	00f41023          	sh	a5,0(s0)
    80013dd0:	00029797          	auipc	a5,0x29
    80013dd4:	2607bc23          	sd	zero,632(a5) # 8003d048 <excpt+0x38>
    80013dd8:	0ff0000f          	fence
    80013ddc:	000807b7          	lui	a5,0x80
    80013de0:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80013de2:	07b6                	sll	a5,a5,0xd
    80013de4:	6007c7f3          	.4byte	0x6007c7f3
    hlvb(vaddr);
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80013de8:	08200593          	li	a1,130
    80013dec:	0000e617          	auipc	a2,0xe
    80013df0:	91460613          	add	a2,a2,-1772 # 80021700 <__func__.1+0x4a70>
    80013df4:	00009517          	auipc	a0,0x9
    80013df8:	19c50513          	add	a0,a0,412 # 8001cf90 <__func__.1+0x300>
    80013dfc:	5ce070ef          	jal	8001b3ca <printf>
    80013e00:	00144783          	lbu	a5,1(s0)
    80013e04:	00009597          	auipc	a1,0x9
    80013e08:	15458593          	add	a1,a1,340 # 8001cf58 <__func__.1+0x2c8>
    80013e0c:	c789                	beqz	a5,80013e16 <load_guest_page_fault_5+0xaa>
    80013e0e:	00009597          	auipc	a1,0x9
    80013e12:	15a58593          	add	a1,a1,346 # 8001cf68 <__func__.1+0x2d8>
    80013e16:	00009517          	auipc	a0,0x9
    80013e1a:	19250513          	add	a0,a0,402 # 8001cfa8 <__func__.1+0x318>
    80013e1e:	5ac070ef          	jal	8001b3ca <printf>
    80013e22:	00144783          	lbu	a5,1(s0)
    80013e26:	e3b1                	bnez	a5,80013e6a <load_guest_page_fault_5+0xfe>
    80013e28:	4529                	li	a0,10
    80013e2a:	472060ef          	jal	8001a29c <putchar>
    80013e2e:	00144783          	lbu	a5,1(s0)
    80013e32:	e795                	bnez	a5,80013e5e <load_guest_page_fault_5+0xf2>
    80013e34:	4405                	li	s0,1
    );

    //pte.a=0A
    //pte.a=1A

    TEST_END();
    80013e36:	00009597          	auipc	a1,0x9
    80013e3a:	12258593          	add	a1,a1,290 # 8001cf58 <__func__.1+0x2c8>
    80013e3e:	00009517          	auipc	a0,0x9
    80013e42:	1d250513          	add	a0,a0,466 # 8001d010 <__func__.1+0x380>
    80013e46:	584070ef          	jal	8001b3ca <printf>
    80013e4a:	4511                	li	a0,4
    80013e4c:	c93ec0ef          	jal	80000ade <goto_priv>
    80013e50:	cd6ed0ef          	jal	80001326 <reset_state>
}
    80013e54:	60a2                	ld	ra,8(sp)
    80013e56:	8522                	mv	a0,s0
    80013e58:	6402                	ld	s0,0(sp)
    80013e5a:	0141                	add	sp,sp,16
    80013e5c:	8082                	ret
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80013e5e:	4401                	li	s0,0
    TEST_END();
    80013e60:	00009597          	auipc	a1,0x9
    80013e64:	10858593          	add	a1,a1,264 # 8001cf68 <__func__.1+0x2d8>
    80013e68:	bfd9                	j	80013e3e <load_guest_page_fault_5+0xd2>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80013e6a:	00009517          	auipc	a0,0x9
    80013e6e:	14650513          	add	a0,a0,326 # 8001cfb0 <__func__.1+0x320>
    80013e72:	558070ef          	jal	8001b3ca <printf>
    80013e76:	02900513          	li	a0,41
    80013e7a:	422060ef          	jal	8001a29c <putchar>
    80013e7e:	b76d                	j	80013e28 <load_guest_page_fault_5+0xbc>

0000000080013e80 <load_guest_page_fault_6>:

bool load_guest_page_fault_6(){
    80013e80:	1101                	add	sp,sp,-32

    TEST_START();
    80013e82:	00008597          	auipc	a1,0x8
    80013e86:	60658593          	add	a1,a1,1542 # 8001c488 <__func__.30>
    80013e8a:	00009517          	auipc	a0,0x9
    80013e8e:	0ee50513          	add	a0,a0,238 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_6(){
    80013e92:	ec06                	sd	ra,24(sp)
    80013e94:	e822                	sd	s0,16(sp)
    80013e96:	e426                	sd	s1,8(sp)
    TEST_START();
    80013e98:	532070ef          	jal	8001b3ca <printf>
    80013e9c:	4529                	li	a0,10
    80013e9e:	3fe060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80013ea2:	450d                	li	a0,3
    80013ea4:	c3bec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80013ea8:	f38ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80013eac:	97bec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80013eb0:	4509                	li	a0,2
    80013eb2:	c2dec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80013eb6:	ffeec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    80013eba:	4509                	li	a0,2
    80013ebc:	c23ec0ef          	jal	80000ade <goto_priv>

    //lb,pte.v=0
    TEST_SETUP_EXCEPT();
    80013ec0:	0ff0000f          	fence
    80013ec4:	4785                	li	a5,1
    80013ec6:	00029417          	auipc	s0,0x29
    80013eca:	14a40413          	add	s0,s0,330 # 8003d010 <excpt>
    80013ece:	00f41023          	sh	a5,0(s0)
    80013ed2:	00029797          	auipc	a5,0x29
    80013ed6:	1607bb23          	sd	zero,374(a5) # 8003d048 <excpt+0x38>
    80013eda:	0ff0000f          	fence
LOAD_INSTRUCTION(lb, "lb", uint8_t);
    80013ede:	001007b7          	lui	a5,0x100
    80013ee2:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80013ee6:	07b2                	sll	a5,a5,0xc
    80013ee8:	00078783          	lb	a5,0(a5)

    vaddr = hs_page_base(VSRWX_GI);
    lb(vaddr);
    TEST_ASSERT("vs mode lb when the second-stage address translation pte.v=0 leads to LGPF",
    80013eec:	08200593          	li	a1,130
    80013ef0:	0000e617          	auipc	a2,0xe
    80013ef4:	12060613          	add	a2,a2,288 # 80022010 <__func__.1+0x5380>
    80013ef8:	00009517          	auipc	a0,0x9
    80013efc:	09850513          	add	a0,a0,152 # 8001cf90 <__func__.1+0x300>
    80013f00:	4ca070ef          	jal	8001b3ca <printf>
    80013f04:	00144783          	lbu	a5,1(s0)
    80013f08:	00009597          	auipc	a1,0x9
    80013f0c:	06058593          	add	a1,a1,96 # 8001cf68 <__func__.1+0x2d8>
    80013f10:	c789                	beqz	a5,80013f1a <load_guest_page_fault_6+0x9a>
    80013f12:	6418                	ld	a4,8(s0)
    80013f14:	47d5                	li	a5,21
    80013f16:	12f70063          	beq	a4,a5,80014036 <load_guest_page_fault_6+0x1b6>
    80013f1a:	00009517          	auipc	a0,0x9
    80013f1e:	08e50513          	add	a0,a0,142 # 8001cfa8 <__func__.1+0x318>
    80013f22:	4a8070ef          	jal	8001b3ca <printf>
    80013f26:	00144783          	lbu	a5,1(s0)
    80013f2a:	c789                	beqz	a5,80013f34 <load_guest_page_fault_6+0xb4>
    80013f2c:	6418                	ld	a4,8(s0)
    80013f2e:	47d5                	li	a5,21
    80013f30:	00f70c63          	beq	a4,a5,80013f48 <load_guest_page_fault_6+0xc8>
    80013f34:	00009517          	auipc	a0,0x9
    80013f38:	07c50513          	add	a0,a0,124 # 8001cfb0 <__func__.1+0x320>
    80013f3c:	48e070ef          	jal	8001b3ca <printf>
    80013f40:	02900513          	li	a0,41
    80013f44:	358060ef          	jal	8001a29c <putchar>
    80013f48:	4529                	li	a0,10
    80013f4a:	352060ef          	jal	8001a29c <putchar>
    80013f4e:	00144783          	lbu	a5,1(s0)
    80013f52:	4481                	li	s1,0
    80013f54:	c789                	beqz	a5,80013f5e <load_guest_page_fault_6+0xde>
    80013f56:	6404                	ld	s1,8(s0)
    80013f58:	14ad                	add	s1,s1,-21
    80013f5a:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_LGPF
    );


    //ldpte.r=0&&pte.w=1
    TEST_SETUP_EXCEPT();
    80013f5e:	0ff0000f          	fence
    80013f62:	4785                	li	a5,1
    80013f64:	00f41023          	sh	a5,0(s0)
    80013f68:	00029797          	auipc	a5,0x29
    80013f6c:	0e07b023          	sd	zero,224(a5) # 8003d048 <excpt+0x38>
    80013f70:	0ff0000f          	fence
LOAD_INSTRUCTION(ld, "ld", uint64_t);
    80013f74:	001007b7          	lui	a5,0x100
    80013f78:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80013f7c:	07b2                	sll	a5,a5,0xc
    80013f7e:	0007b783          	ld	a5,0(a5)
    vaddr = hs_page_base(VSRWX_GI);

    ld(vaddr);   
    TEST_ASSERT("vs mode ld when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    80013f82:	08200593          	li	a1,130
    80013f86:	0000e617          	auipc	a2,0xe
    80013f8a:	0da60613          	add	a2,a2,218 # 80022060 <__func__.1+0x53d0>
    80013f8e:	00009517          	auipc	a0,0x9
    80013f92:	00250513          	add	a0,a0,2 # 8001cf90 <__func__.1+0x300>
    80013f96:	434070ef          	jal	8001b3ca <printf>
    80013f9a:	00144783          	lbu	a5,1(s0)
    80013f9e:	00009597          	auipc	a1,0x9
    80013fa2:	fca58593          	add	a1,a1,-54 # 8001cf68 <__func__.1+0x2d8>
    80013fa6:	c789                	beqz	a5,80013fb0 <load_guest_page_fault_6+0x130>
    80013fa8:	6418                	ld	a4,8(s0)
    80013faa:	47d5                	li	a5,21
    80013fac:	08f70063          	beq	a4,a5,8001402c <load_guest_page_fault_6+0x1ac>
    80013fb0:	00009517          	auipc	a0,0x9
    80013fb4:	ff850513          	add	a0,a0,-8 # 8001cfa8 <__func__.1+0x318>
    80013fb8:	412070ef          	jal	8001b3ca <printf>
    80013fbc:	00144783          	lbu	a5,1(s0)
    80013fc0:	c789                	beqz	a5,80013fca <load_guest_page_fault_6+0x14a>
    80013fc2:	6418                	ld	a4,8(s0)
    80013fc4:	47d5                	li	a5,21
    80013fc6:	00f70c63          	beq	a4,a5,80013fde <load_guest_page_fault_6+0x15e>
    80013fca:	00009517          	auipc	a0,0x9
    80013fce:	fe650513          	add	a0,a0,-26 # 8001cfb0 <__func__.1+0x320>
    80013fd2:	3f8070ef          	jal	8001b3ca <printf>
    80013fd6:	02900513          	li	a0,41
    80013fda:	2c2060ef          	jal	8001a29c <putchar>
    80013fde:	4529                	li	a0,10
    80013fe0:	2bc060ef          	jal	8001a29c <putchar>
    80013fe4:	cc95                	beqz	s1,80014020 <load_guest_page_fault_6+0x1a0>
    80013fe6:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );

    TEST_END();
    80013fea:	00009597          	auipc	a1,0x9
    80013fee:	f7e58593          	add	a1,a1,-130 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode ld when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    80013ff2:	c491                	beqz	s1,80013ffe <load_guest_page_fault_6+0x17e>
    80013ff4:	6418                	ld	a4,8(s0)
    80013ff6:	47d5                	li	a5,21
    80013ff8:	04f70463          	beq	a4,a5,80014040 <load_guest_page_fault_6+0x1c0>
    80013ffc:	4481                	li	s1,0
    TEST_END();
    80013ffe:	00009517          	auipc	a0,0x9
    80014002:	01250513          	add	a0,a0,18 # 8001d010 <__func__.1+0x380>
    80014006:	3c4070ef          	jal	8001b3ca <printf>
    8001400a:	4511                	li	a0,4
    8001400c:	ad3ec0ef          	jal	80000ade <goto_priv>
    80014010:	b16ed0ef          	jal	80001326 <reset_state>
}
    80014014:	60e2                	ld	ra,24(sp)
    80014016:	6442                	ld	s0,16(sp)
    80014018:	8526                	mv	a0,s1
    8001401a:	64a2                	ld	s1,8(sp)
    8001401c:	6105                	add	sp,sp,32
    8001401e:	8082                	ret
    TEST_ASSERT("vs mode ld when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    80014020:	4481                	li	s1,0
    TEST_END();
    80014022:	00009597          	auipc	a1,0x9
    80014026:	f4658593          	add	a1,a1,-186 # 8001cf68 <__func__.1+0x2d8>
    8001402a:	bfd1                	j	80013ffe <load_guest_page_fault_6+0x17e>
    TEST_ASSERT("vs mode ld when the second-stage address translation pte.v=0 and pte.r=0 leads to LGPF",
    8001402c:	00009597          	auipc	a1,0x9
    80014030:	f2c58593          	add	a1,a1,-212 # 8001cf58 <__func__.1+0x2c8>
    80014034:	bfb5                	j	80013fb0 <load_guest_page_fault_6+0x130>
    TEST_ASSERT("vs mode lb when the second-stage address translation pte.v=0 leads to LGPF",
    80014036:	00009597          	auipc	a1,0x9
    8001403a:	f2258593          	add	a1,a1,-222 # 8001cf58 <__func__.1+0x2c8>
    8001403e:	bdf1                	j	80013f1a <load_guest_page_fault_6+0x9a>
    TEST_END();
    80014040:	00009597          	auipc	a1,0x9
    80014044:	f1858593          	add	a1,a1,-232 # 8001cf58 <__func__.1+0x2c8>
    80014048:	bf5d                	j	80013ffe <load_guest_page_fault_6+0x17e>

000000008001404a <load_guest_page_fault_7>:

bool load_guest_page_fault_7(){
    8001404a:	1101                	add	sp,sp,-32

    TEST_START();
    8001404c:	00008597          	auipc	a1,0x8
    80014050:	45458593          	add	a1,a1,1108 # 8001c4a0 <__func__.29>
    80014054:	00009517          	auipc	a0,0x9
    80014058:	f2450513          	add	a0,a0,-220 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_7(){
    8001405c:	ec06                	sd	ra,24(sp)
    8001405e:	e822                	sd	s0,16(sp)
    80014060:	e426                	sd	s1,8(sp)
    TEST_START();
    80014062:	368070ef          	jal	8001b3ca <printf>
    80014066:	4529                	li	a0,10
    80014068:	234060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001406c:	450d                	li	a0,3
    8001406e:	a71ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014072:	d6eec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80014076:	fb0ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001407a:	4509                	li	a0,2
    8001407c:	a63ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80014080:	e34ec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    80014084:	4509                	li	a0,2
    80014086:	a59ec0ef          	jal	80000ade <goto_priv>

    //lhsstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    8001408a:	0ff0000f          	fence
    8001408e:	4785                	li	a5,1
    80014090:	00029417          	auipc	s0,0x29
    80014094:	f8040413          	add	s0,s0,-128 # 8003d010 <excpt>
    80014098:	00f41023          	sh	a5,0(s0)
    8001409c:	00029797          	auipc	a5,0x29
    800140a0:	fa07b623          	sd	zero,-84(a5) # 8003d048 <excpt+0x38>
    800140a4:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);


    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800140a8:	000807b7          	lui	a5,0x80
    800140ac:	1007b073          	csrc	sstatus,a5
LOAD_INSTRUCTION(lh, "lh", uint16_t);
    800140b0:	001007b7          	lui	a5,0x100
    800140b4:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    800140b8:	07b2                	sll	a5,a5,0xc
    800140ba:	00079783          	lh	a5,0(a5)
    lh(vaddr);
    TEST_ASSERT("vs mode lh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    800140be:	08200593          	li	a1,130
    800140c2:	0000e617          	auipc	a2,0xe
    800140c6:	ff660613          	add	a2,a2,-10 # 800220b8 <__func__.1+0x5428>
    800140ca:	00009517          	auipc	a0,0x9
    800140ce:	ec650513          	add	a0,a0,-314 # 8001cf90 <__func__.1+0x300>
    800140d2:	2f8070ef          	jal	8001b3ca <printf>
    800140d6:	00144783          	lbu	a5,1(s0)
    800140da:	00009597          	auipc	a1,0x9
    800140de:	e8e58593          	add	a1,a1,-370 # 8001cf68 <__func__.1+0x2d8>
    800140e2:	c789                	beqz	a5,800140ec <load_guest_page_fault_7+0xa2>
    800140e4:	6418                	ld	a4,8(s0)
    800140e6:	47d5                	li	a5,21
    800140e8:	06f70e63          	beq	a4,a5,80014164 <load_guest_page_fault_7+0x11a>
    800140ec:	00009517          	auipc	a0,0x9
    800140f0:	ebc50513          	add	a0,a0,-324 # 8001cfa8 <__func__.1+0x318>
    800140f4:	2d6070ef          	jal	8001b3ca <printf>
    800140f8:	00144783          	lbu	a5,1(s0)
    800140fc:	c789                	beqz	a5,80014106 <load_guest_page_fault_7+0xbc>
    800140fe:	6418                	ld	a4,8(s0)
    80014100:	47d5                	li	a5,21
    80014102:	00f70c63          	beq	a4,a5,8001411a <load_guest_page_fault_7+0xd0>
    80014106:	00009517          	auipc	a0,0x9
    8001410a:	eaa50513          	add	a0,a0,-342 # 8001cfb0 <__func__.1+0x320>
    8001410e:	2bc070ef          	jal	8001b3ca <printf>
    80014112:	02900513          	li	a0,41
    80014116:	186060ef          	jal	8001a29c <putchar>
    8001411a:	4529                	li	a0,10
    8001411c:	180060ef          	jal	8001a29c <putchar>
    80014120:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );

    TEST_END();
    80014124:	00009597          	auipc	a1,0x9
    80014128:	e4458593          	add	a1,a1,-444 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode lh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    8001412c:	c491                	beqz	s1,80014138 <load_guest_page_fault_7+0xee>
    8001412e:	6418                	ld	a4,8(s0)
    80014130:	47d5                	li	a5,21
    80014132:	02f70463          	beq	a4,a5,8001415a <load_guest_page_fault_7+0x110>
    80014136:	4481                	li	s1,0
    TEST_END();
    80014138:	00009517          	auipc	a0,0x9
    8001413c:	ed850513          	add	a0,a0,-296 # 8001d010 <__func__.1+0x380>
    80014140:	28a070ef          	jal	8001b3ca <printf>
    80014144:	4511                	li	a0,4
    80014146:	999ec0ef          	jal	80000ade <goto_priv>
    8001414a:	9dced0ef          	jal	80001326 <reset_state>
}
    8001414e:	60e2                	ld	ra,24(sp)
    80014150:	6442                	ld	s0,16(sp)
    80014152:	8526                	mv	a0,s1
    80014154:	64a2                	ld	s1,8(sp)
    80014156:	6105                	add	sp,sp,32
    80014158:	8082                	ret
    TEST_END();
    8001415a:	00009597          	auipc	a1,0x9
    8001415e:	dfe58593          	add	a1,a1,-514 # 8001cf58 <__func__.1+0x2c8>
    80014162:	bfd9                	j	80014138 <load_guest_page_fault_7+0xee>
    TEST_ASSERT("vs mode lh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    80014164:	00009597          	auipc	a1,0x9
    80014168:	df458593          	add	a1,a1,-524 # 8001cf58 <__func__.1+0x2c8>
    8001416c:	b741                	j	800140ec <load_guest_page_fault_7+0xa2>

000000008001416e <load_guest_page_fault_8>:

bool load_guest_page_fault_8(){
    8001416e:	1101                	add	sp,sp,-32

    TEST_START();
    80014170:	00008597          	auipc	a1,0x8
    80014174:	34858593          	add	a1,a1,840 # 8001c4b8 <__func__.28>
    80014178:	00009517          	auipc	a0,0x9
    8001417c:	e0050513          	add	a0,a0,-512 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_8(){
    80014180:	ec06                	sd	ra,24(sp)
    80014182:	e822                	sd	s0,16(sp)
    80014184:	e426                	sd	s1,8(sp)
    TEST_START();
    80014186:	244070ef          	jal	8001b3ca <printf>
    8001418a:	4529                	li	a0,10
    8001418c:	110060ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014190:	450d                	li	a0,3
    80014192:	94dec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014196:	c4aec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001419a:	e8cec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001419e:	4509                	li	a0,2
    800141a0:	93fec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800141a4:	d10ec0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    800141a8:	4509                	li	a0,2
    800141aa:	935ec0ef          	jal	80000ade <goto_priv>

    //hlvhsstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    800141ae:	0ff0000f          	fence
    800141b2:	4785                	li	a5,1
    800141b4:	00029417          	auipc	s0,0x29
    800141b8:	e5c40413          	add	s0,s0,-420 # 8003d010 <excpt>
    800141bc:	00f41023          	sh	a5,0(s0)
    800141c0:	00029797          	auipc	a5,0x29
    800141c4:	e807b423          	sd	zero,-376(a5) # 8003d048 <excpt+0x38>
    800141c8:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    800141cc:	000807b7          	lui	a5,0x80
    800141d0:	1007a073          	csrs	sstatus,a5
    800141d4:	001007b7          	lui	a5,0x100
    800141d8:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    800141dc:	07b2                	sll	a5,a5,0xc
    800141de:	00079783          	lh	a5,0(a5)
    lh(vaddr);
    TEST_ASSERT("vs mode lh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    800141e2:	08200593          	li	a1,130
    800141e6:	0000e617          	auipc	a2,0xe
    800141ea:	f3260613          	add	a2,a2,-206 # 80022118 <__func__.1+0x5488>
    800141ee:	00009517          	auipc	a0,0x9
    800141f2:	da250513          	add	a0,a0,-606 # 8001cf90 <__func__.1+0x300>
    800141f6:	1d4070ef          	jal	8001b3ca <printf>
    800141fa:	00144783          	lbu	a5,1(s0)
    800141fe:	00009597          	auipc	a1,0x9
    80014202:	d6a58593          	add	a1,a1,-662 # 8001cf68 <__func__.1+0x2d8>
    80014206:	c789                	beqz	a5,80014210 <load_guest_page_fault_8+0xa2>
    80014208:	6418                	ld	a4,8(s0)
    8001420a:	47d5                	li	a5,21
    8001420c:	06f70e63          	beq	a4,a5,80014288 <load_guest_page_fault_8+0x11a>
    80014210:	00009517          	auipc	a0,0x9
    80014214:	d9850513          	add	a0,a0,-616 # 8001cfa8 <__func__.1+0x318>
    80014218:	1b2070ef          	jal	8001b3ca <printf>
    8001421c:	00144783          	lbu	a5,1(s0)
    80014220:	c789                	beqz	a5,8001422a <load_guest_page_fault_8+0xbc>
    80014222:	6418                	ld	a4,8(s0)
    80014224:	47d5                	li	a5,21
    80014226:	00f70c63          	beq	a4,a5,8001423e <load_guest_page_fault_8+0xd0>
    8001422a:	00009517          	auipc	a0,0x9
    8001422e:	d8650513          	add	a0,a0,-634 # 8001cfb0 <__func__.1+0x320>
    80014232:	198070ef          	jal	8001b3ca <printf>
    80014236:	02900513          	li	a0,41
    8001423a:	062060ef          	jal	8001a29c <putchar>
    8001423e:	4529                	li	a0,10
    80014240:	05c060ef          	jal	8001a29c <putchar>
    80014244:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );
    TEST_END();
    80014248:	00009597          	auipc	a1,0x9
    8001424c:	d2058593          	add	a1,a1,-736 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode lh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    80014250:	c491                	beqz	s1,8001425c <load_guest_page_fault_8+0xee>
    80014252:	6418                	ld	a4,8(s0)
    80014254:	47d5                	li	a5,21
    80014256:	02f70463          	beq	a4,a5,8001427e <load_guest_page_fault_8+0x110>
    8001425a:	4481                	li	s1,0
    TEST_END();
    8001425c:	00009517          	auipc	a0,0x9
    80014260:	db450513          	add	a0,a0,-588 # 8001d010 <__func__.1+0x380>
    80014264:	166070ef          	jal	8001b3ca <printf>
    80014268:	4511                	li	a0,4
    8001426a:	875ec0ef          	jal	80000ade <goto_priv>
    8001426e:	8b8ed0ef          	jal	80001326 <reset_state>
}
    80014272:	60e2                	ld	ra,24(sp)
    80014274:	6442                	ld	s0,16(sp)
    80014276:	8526                	mv	a0,s1
    80014278:	64a2                	ld	s1,8(sp)
    8001427a:	6105                	add	sp,sp,32
    8001427c:	8082                	ret
    TEST_END();
    8001427e:	00009597          	auipc	a1,0x9
    80014282:	cda58593          	add	a1,a1,-806 # 8001cf58 <__func__.1+0x2c8>
    80014286:	bfd9                	j	8001425c <load_guest_page_fault_8+0xee>
    TEST_ASSERT("vs mode lh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    80014288:	00009597          	auipc	a1,0x9
    8001428c:	cd058593          	add	a1,a1,-816 # 8001cf58 <__func__.1+0x2c8>
    80014290:	b741                	j	80014210 <load_guest_page_fault_8+0xa2>

0000000080014292 <load_guest_page_fault_9>:

bool load_guest_page_fault_9(){
    80014292:	1101                	add	sp,sp,-32

    TEST_START();
    80014294:	00008597          	auipc	a1,0x8
    80014298:	23c58593          	add	a1,a1,572 # 8001c4d0 <__func__.27>
    8001429c:	00009517          	auipc	a0,0x9
    800142a0:	cdc50513          	add	a0,a0,-804 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_9(){
    800142a4:	ec06                	sd	ra,24(sp)
    800142a6:	e822                	sd	s0,16(sp)
    800142a8:	e426                	sd	s1,8(sp)
    TEST_START();
    800142aa:	120070ef          	jal	8001b3ca <printf>
    800142ae:	4529                	li	a0,10
    800142b0:	7ed050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800142b4:	450d                	li	a0,3
    800142b6:	829ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800142ba:	b26ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800142be:	d68ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800142c2:	4509                	li	a0,2
    800142c4:	81bec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800142c8:	becec0ef          	jal	800006b4 <vspt_init>



    uintptr_t vaddr;
    uintptr_t addr;
    goto_priv(PRIV_M);
    800142cc:	4511                	li	a0,4
    800142ce:	811ec0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    800142d2:	000407b7          	lui	a5,0x40
    800142d6:	2007b073          	csrc	vsstatus,a5
    

    goto_priv(PRIV_VS);
    800142da:	4509                	li	a0,2
    800142dc:	803ec0ef          	jal	80000ade <goto_priv>
    //lbvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    800142e0:	0ff0000f          	fence
    800142e4:	4785                	li	a5,1
    800142e6:	00029417          	auipc	s0,0x29
    800142ea:	d2a40413          	add	s0,s0,-726 # 8003d010 <excpt>
    800142ee:	00f41023          	sh	a5,0(s0)
    800142f2:	00029797          	auipc	a5,0x29
    800142f6:	d407bb23          	sd	zero,-682(a5) # 8003d048 <excpt+0x38>
    800142fa:	0ff0000f          	fence
LOAD_INSTRUCTION(lb, "lb", uint8_t);
    800142fe:	000807b7          	lui	a5,0x80
    80014302:	07ed                	add	a5,a5,27 # 8001b <_test_table_size+0x8001a>
    80014304:	07b6                	sll	a5,a5,0xd
    80014306:	00078783          	lb	a5,0(a5)
    vaddr = hs_page_base(VSURWX_GUX);


    lb(vaddr)  ;
    TEST_ASSERT("vs mode lb u mode page when vsstatus.sum=0 leads to LPF",
    8001430a:	08200593          	li	a1,130
    8001430e:	0000e617          	auipc	a2,0xe
    80014312:	e7a60613          	add	a2,a2,-390 # 80022188 <__func__.1+0x54f8>
    80014316:	00009517          	auipc	a0,0x9
    8001431a:	c7a50513          	add	a0,a0,-902 # 8001cf90 <__func__.1+0x300>
    8001431e:	0ac070ef          	jal	8001b3ca <printf>
    80014322:	00144783          	lbu	a5,1(s0)
    80014326:	00009597          	auipc	a1,0x9
    8001432a:	c4258593          	add	a1,a1,-958 # 8001cf68 <__func__.1+0x2d8>
    8001432e:	c789                	beqz	a5,80014338 <load_guest_page_fault_9+0xa6>
    80014330:	6418                	ld	a4,8(s0)
    80014332:	47b5                	li	a5,13
    80014334:	06f70e63          	beq	a4,a5,800143b0 <load_guest_page_fault_9+0x11e>
    80014338:	00009517          	auipc	a0,0x9
    8001433c:	c7050513          	add	a0,a0,-912 # 8001cfa8 <__func__.1+0x318>
    80014340:	08a070ef          	jal	8001b3ca <printf>
    80014344:	00144783          	lbu	a5,1(s0)
    80014348:	c789                	beqz	a5,80014352 <load_guest_page_fault_9+0xc0>
    8001434a:	6418                	ld	a4,8(s0)
    8001434c:	47b5                	li	a5,13
    8001434e:	00f70c63          	beq	a4,a5,80014366 <load_guest_page_fault_9+0xd4>
    80014352:	00009517          	auipc	a0,0x9
    80014356:	c5e50513          	add	a0,a0,-930 # 8001cfb0 <__func__.1+0x320>
    8001435a:	070070ef          	jal	8001b3ca <printf>
    8001435e:	02900513          	li	a0,41
    80014362:	73b050ef          	jal	8001a29c <putchar>
    80014366:	4529                	li	a0,10
    80014368:	735050ef          	jal	8001a29c <putchar>
    8001436c:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    80014370:	00009597          	auipc	a1,0x9
    80014374:	bf858593          	add	a1,a1,-1032 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode lb u mode page when vsstatus.sum=0 leads to LPF",
    80014378:	c491                	beqz	s1,80014384 <load_guest_page_fault_9+0xf2>
    8001437a:	6418                	ld	a4,8(s0)
    8001437c:	47b5                	li	a5,13
    8001437e:	02f70463          	beq	a4,a5,800143a6 <load_guest_page_fault_9+0x114>
    80014382:	4481                	li	s1,0
    TEST_END();
    80014384:	00009517          	auipc	a0,0x9
    80014388:	c8c50513          	add	a0,a0,-884 # 8001d010 <__func__.1+0x380>
    8001438c:	03e070ef          	jal	8001b3ca <printf>
    80014390:	4511                	li	a0,4
    80014392:	f4cec0ef          	jal	80000ade <goto_priv>
    80014396:	f91ec0ef          	jal	80001326 <reset_state>
}
    8001439a:	60e2                	ld	ra,24(sp)
    8001439c:	6442                	ld	s0,16(sp)
    8001439e:	8526                	mv	a0,s1
    800143a0:	64a2                	ld	s1,8(sp)
    800143a2:	6105                	add	sp,sp,32
    800143a4:	8082                	ret
    TEST_END();
    800143a6:	00009597          	auipc	a1,0x9
    800143aa:	bb258593          	add	a1,a1,-1102 # 8001cf58 <__func__.1+0x2c8>
    800143ae:	bfd9                	j	80014384 <load_guest_page_fault_9+0xf2>
    TEST_ASSERT("vs mode lb u mode page when vsstatus.sum=0 leads to LPF",
    800143b0:	00009597          	auipc	a1,0x9
    800143b4:	ba858593          	add	a1,a1,-1112 # 8001cf58 <__func__.1+0x2c8>
    800143b8:	b741                	j	80014338 <load_guest_page_fault_9+0xa6>

00000000800143ba <load_guest_page_fault_10>:

bool load_guest_page_fault_10(){
    800143ba:	1141                	add	sp,sp,-16

    TEST_START();
    800143bc:	00008597          	auipc	a1,0x8
    800143c0:	12c58593          	add	a1,a1,300 # 8001c4e8 <__func__.26>
    800143c4:	00009517          	auipc	a0,0x9
    800143c8:	bb450513          	add	a0,a0,-1100 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_10(){
    800143cc:	e406                	sd	ra,8(sp)
    800143ce:	e022                	sd	s0,0(sp)
    TEST_START();
    800143d0:	7fb060ef          	jal	8001b3ca <printf>
    800143d4:	4529                	li	a0,10
    800143d6:	6c7050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800143da:	450d                	li	a0,3
    800143dc:	f02ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800143e0:	a00ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800143e4:	c42ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800143e8:	4509                	li	a0,2
    800143ea:	ef4ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800143ee:	ac6ec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    800143f2:	4511                	li	a0,4
    800143f4:	eeaec0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    800143f8:	000407b7          	lui	a5,0x40
    800143fc:	2007a073          	csrs	vsstatus,a5

    goto_priv(PRIV_VS);
    80014400:	4509                	li	a0,2
    80014402:	edcec0ef          	jal	80000ade <goto_priv>

    //lbvsstatus.SUM=1SU

    vaddr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    80014406:	0ff0000f          	fence
    8001440a:	4785                	li	a5,1
    8001440c:	00029417          	auipc	s0,0x29
    80014410:	c0440413          	add	s0,s0,-1020 # 8003d010 <excpt>
    80014414:	00f41023          	sh	a5,0(s0)
    80014418:	00029797          	auipc	a5,0x29
    8001441c:	c207b823          	sd	zero,-976(a5) # 8003d048 <excpt+0x38>
    80014420:	0ff0000f          	fence
    80014424:	000807b7          	lui	a5,0x80
    80014428:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    8001442a:	07b6                	sll	a5,a5,0xd
    8001442c:	00078783          	lb	a5,0(a5)
    lb(vaddr);

    TEST_ASSERT("vs mode lb u mode page when vsstatus.sum=1 successful",
    80014430:	08200593          	li	a1,130
    80014434:	0000e617          	auipc	a2,0xe
    80014438:	d8c60613          	add	a2,a2,-628 # 800221c0 <__func__.1+0x5530>
    8001443c:	00009517          	auipc	a0,0x9
    80014440:	b5450513          	add	a0,a0,-1196 # 8001cf90 <__func__.1+0x300>
    80014444:	787060ef          	jal	8001b3ca <printf>
    80014448:	00144783          	lbu	a5,1(s0)
    8001444c:	00009597          	auipc	a1,0x9
    80014450:	b0c58593          	add	a1,a1,-1268 # 8001cf58 <__func__.1+0x2c8>
    80014454:	c789                	beqz	a5,8001445e <load_guest_page_fault_10+0xa4>
    80014456:	00009597          	auipc	a1,0x9
    8001445a:	b1258593          	add	a1,a1,-1262 # 8001cf68 <__func__.1+0x2d8>
    8001445e:	00009517          	auipc	a0,0x9
    80014462:	b4a50513          	add	a0,a0,-1206 # 8001cfa8 <__func__.1+0x318>
    80014466:	765060ef          	jal	8001b3ca <printf>
    8001446a:	00144783          	lbu	a5,1(s0)
    8001446e:	e3b1                	bnez	a5,800144b2 <load_guest_page_fault_10+0xf8>
    80014470:	4529                	li	a0,10
    80014472:	62b050ef          	jal	8001a29c <putchar>
    80014476:	00144783          	lbu	a5,1(s0)
    8001447a:	e795                	bnez	a5,800144a6 <load_guest_page_fault_10+0xec>
    8001447c:	4405                	li	s0,1
    );

    //pte.a=0A
    //pte.a=1A

    TEST_END();
    8001447e:	00009597          	auipc	a1,0x9
    80014482:	ada58593          	add	a1,a1,-1318 # 8001cf58 <__func__.1+0x2c8>
    80014486:	00009517          	auipc	a0,0x9
    8001448a:	b8a50513          	add	a0,a0,-1142 # 8001d010 <__func__.1+0x380>
    8001448e:	73d060ef          	jal	8001b3ca <printf>
    80014492:	4511                	li	a0,4
    80014494:	e4aec0ef          	jal	80000ade <goto_priv>
    80014498:	e8fec0ef          	jal	80001326 <reset_state>
}
    8001449c:	60a2                	ld	ra,8(sp)
    8001449e:	8522                	mv	a0,s0
    800144a0:	6402                	ld	s0,0(sp)
    800144a2:	0141                	add	sp,sp,16
    800144a4:	8082                	ret
    TEST_ASSERT("vs mode lb u mode page when vsstatus.sum=1 successful",
    800144a6:	4401                	li	s0,0
    TEST_END();
    800144a8:	00009597          	auipc	a1,0x9
    800144ac:	ac058593          	add	a1,a1,-1344 # 8001cf68 <__func__.1+0x2d8>
    800144b0:	bfd9                	j	80014486 <load_guest_page_fault_10+0xcc>
    TEST_ASSERT("vs mode lb u mode page when vsstatus.sum=1 successful",
    800144b2:	00009517          	auipc	a0,0x9
    800144b6:	afe50513          	add	a0,a0,-1282 # 8001cfb0 <__func__.1+0x320>
    800144ba:	711060ef          	jal	8001b3ca <printf>
    800144be:	02900513          	li	a0,41
    800144c2:	5db050ef          	jal	8001a29c <putchar>
    800144c6:	b76d                	j	80014470 <load_guest_page_fault_10+0xb6>

00000000800144c8 <load_guest_page_fault_11>:



bool load_guest_page_fault_11(){
    800144c8:	1101                	add	sp,sp,-32

    TEST_START();
    800144ca:	00008597          	auipc	a1,0x8
    800144ce:	03e58593          	add	a1,a1,62 # 8001c508 <__func__.25>
    800144d2:	00009517          	auipc	a0,0x9
    800144d6:	aa650513          	add	a0,a0,-1370 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_11(){
    800144da:	ec06                	sd	ra,24(sp)
    800144dc:	e822                	sd	s0,16(sp)
    800144de:	e426                	sd	s1,8(sp)
    TEST_START();
    800144e0:	6eb060ef          	jal	8001b3ca <printf>
    800144e4:	4529                	li	a0,10
    800144e6:	5b7050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800144ea:	450d                	li	a0,3
    800144ec:	df2ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800144f0:	8f0ec0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800144f4:	b32ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800144f8:	4509                	li	a0,2
    800144fa:	de4ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800144fe:	9b6ec0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    80014502:	4511                	li	a0,4
    80014504:	ddaec0ef          	jal	80000ade <goto_priv>
    CSRW(CSR_VSATP,(uint64_t)0);
    80014508:	28005073          	csrw	vsatp,0

    goto_priv(PRIV_HS);
    8001450c:	450d                	li	a0,3
    8001450e:	dd0ec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014512:	4509                	li	a0,2
    80014514:	ceeec0ef          	jal	80000a02 <set_prev_priv>

    //HSvsatp=0VShgatpsv39pte.v=0
    TEST_SETUP_EXCEPT();
    80014518:	0ff0000f          	fence
    8001451c:	4785                	li	a5,1
    8001451e:	00029417          	auipc	s0,0x29
    80014522:	af240413          	add	s0,s0,-1294 # 8003d010 <excpt>
    80014526:	00f41023          	sh	a5,0(s0)
    8001452a:	00029797          	auipc	a5,0x29
    8001452e:	b007bf23          	sd	zero,-1250(a5) # 8003d048 <excpt+0x38>
    80014532:	0ff0000f          	fence
    asm volatile(
    80014536:	400197b7          	lui	a5,0x40019
    8001453a:	078a                	sll	a5,a5,0x2
    8001453c:	6c07c7f3          	.4byte	0x6c07c7f3

    vaddr = vs_page_base(VSI_GI);
    hlvd(vaddr);
    TEST_ASSERT("hs mode hlvd when the second-stage address translation pte.v=0 leads to LGPF",
    80014540:	08200593          	li	a1,130
    80014544:	0000e617          	auipc	a2,0xe
    80014548:	90c60613          	add	a2,a2,-1780 # 80021e50 <__func__.1+0x51c0>
    8001454c:	00009517          	auipc	a0,0x9
    80014550:	a4450513          	add	a0,a0,-1468 # 8001cf90 <__func__.1+0x300>
    80014554:	677060ef          	jal	8001b3ca <printf>
    80014558:	00144783          	lbu	a5,1(s0)
    8001455c:	00009597          	auipc	a1,0x9
    80014560:	a0c58593          	add	a1,a1,-1524 # 8001cf68 <__func__.1+0x2d8>
    80014564:	c789                	beqz	a5,8001456e <load_guest_page_fault_11+0xa6>
    80014566:	6418                	ld	a4,8(s0)
    80014568:	47d5                	li	a5,21
    8001456a:	06f70e63          	beq	a4,a5,800145e6 <load_guest_page_fault_11+0x11e>
    8001456e:	00009517          	auipc	a0,0x9
    80014572:	a3a50513          	add	a0,a0,-1478 # 8001cfa8 <__func__.1+0x318>
    80014576:	655060ef          	jal	8001b3ca <printf>
    8001457a:	00144783          	lbu	a5,1(s0)
    8001457e:	c789                	beqz	a5,80014588 <load_guest_page_fault_11+0xc0>
    80014580:	6418                	ld	a4,8(s0)
    80014582:	47d5                	li	a5,21
    80014584:	00f70c63          	beq	a4,a5,8001459c <load_guest_page_fault_11+0xd4>
    80014588:	00009517          	auipc	a0,0x9
    8001458c:	a2850513          	add	a0,a0,-1496 # 8001cfb0 <__func__.1+0x320>
    80014590:	63b060ef          	jal	8001b3ca <printf>
    80014594:	02900513          	li	a0,41
    80014598:	505050ef          	jal	8001a29c <putchar>
    8001459c:	4529                	li	a0,10
    8001459e:	4ff050ef          	jal	8001a29c <putchar>
    800145a2:	00144483          	lbu	s1,1(s0)
        excpt.cause == CAUSE_LGPF
    );



    TEST_END();
    800145a6:	00009597          	auipc	a1,0x9
    800145aa:	9c258593          	add	a1,a1,-1598 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvd when the second-stage address translation pte.v=0 leads to LGPF",
    800145ae:	c491                	beqz	s1,800145ba <load_guest_page_fault_11+0xf2>
    800145b0:	6418                	ld	a4,8(s0)
    800145b2:	47d5                	li	a5,21
    800145b4:	02f70463          	beq	a4,a5,800145dc <load_guest_page_fault_11+0x114>
    800145b8:	4481                	li	s1,0
    TEST_END();
    800145ba:	00009517          	auipc	a0,0x9
    800145be:	a5650513          	add	a0,a0,-1450 # 8001d010 <__func__.1+0x380>
    800145c2:	609060ef          	jal	8001b3ca <printf>
    800145c6:	4511                	li	a0,4
    800145c8:	d16ec0ef          	jal	80000ade <goto_priv>
    800145cc:	d5bec0ef          	jal	80001326 <reset_state>
}
    800145d0:	60e2                	ld	ra,24(sp)
    800145d2:	6442                	ld	s0,16(sp)
    800145d4:	8526                	mv	a0,s1
    800145d6:	64a2                	ld	s1,8(sp)
    800145d8:	6105                	add	sp,sp,32
    800145da:	8082                	ret
    TEST_END();
    800145dc:	00009597          	auipc	a1,0x9
    800145e0:	97c58593          	add	a1,a1,-1668 # 8001cf58 <__func__.1+0x2c8>
    800145e4:	bfd9                	j	800145ba <load_guest_page_fault_11+0xf2>
    TEST_ASSERT("hs mode hlvd when the second-stage address translation pte.v=0 leads to LGPF",
    800145e6:	00009597          	auipc	a1,0x9
    800145ea:	97258593          	add	a1,a1,-1678 # 8001cf58 <__func__.1+0x2c8>
    800145ee:	b741                	j	8001456e <load_guest_page_fault_11+0xa6>

00000000800145f0 <load_guest_page_fault_12>:

bool load_guest_page_fault_12(){
    800145f0:	1101                	add	sp,sp,-32

    TEST_START();
    800145f2:	00008597          	auipc	a1,0x8
    800145f6:	f3658593          	add	a1,a1,-202 # 8001c528 <__func__.24>
    800145fa:	00009517          	auipc	a0,0x9
    800145fe:	97e50513          	add	a0,a0,-1666 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_12(){
    80014602:	ec06                	sd	ra,24(sp)
    80014604:	e822                	sd	s0,16(sp)
    80014606:	e426                	sd	s1,8(sp)
    TEST_START();
    80014608:	5c3060ef          	jal	8001b3ca <printf>
    8001460c:	4529                	li	a0,10
    8001460e:	48f050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014612:	450d                	li	a0,3
    80014614:	ccaec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014618:	fc9eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001461c:	a0aec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80014620:	4509                	li	a0,2
    80014622:	cbcec0ef          	jal	80000ade <goto_priv>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    80014626:	4511                	li	a0,4
    80014628:	cb6ec0ef          	jal	80000ade <goto_priv>
    CSRW(CSR_VSATP,(uint64_t)0);
    8001462c:	28005073          	csrw	vsatp,0

    goto_priv(PRIV_HS);
    80014630:	450d                	li	a0,3
    80014632:	cacec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014636:	4509                	li	a0,2
    80014638:	bcaec0ef          	jal	80000a02 <set_prev_priv>

    //HSvsatp=0VShgatpsv39sstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    8001463c:	0ff0000f          	fence
    80014640:	4785                	li	a5,1
    80014642:	00029417          	auipc	s0,0x29
    80014646:	9ce40413          	add	s0,s0,-1586 # 8003d010 <excpt>
    8001464a:	00f41023          	sh	a5,0(s0)
    8001464e:	00029797          	auipc	a5,0x29
    80014652:	9e07bd23          	sd	zero,-1542(a5) # 8003d048 <excpt+0x38>
    80014656:	0ff0000f          	fence
    vaddr = vs_page_base(VSRWX_GUX);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001465a:	000807b7          	lui	a5,0x80
    8001465e:	1007b073          	csrc	sstatus,a5
    asm volatile(
    80014662:	400015b7          	lui	a1,0x40001
    80014666:	058a                	sll	a1,a1,0x2
    80014668:	6405c7f3          	.4byte	0x6405c7f3
    hlvh(vaddr);

    printf("%llx\n",vaddr);
    8001466c:	0000e517          	auipc	a0,0xe
    80014670:	3ec50513          	add	a0,a0,1004 # 80022a58 <__func__.1+0x5dc8>
    80014674:	557060ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80014678:	640c                	ld	a1,8(s0)
    8001467a:	00009517          	auipc	a0,0x9
    8001467e:	36650513          	add	a0,a0,870 # 8001d9e0 <__func__.1+0xd50>
    80014682:	549060ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.triggered);
    80014686:	00144583          	lbu	a1,1(s0)
    8001468a:	00009517          	auipc	a0,0x9
    8001468e:	35650513          	add	a0,a0,854 # 8001d9e0 <__func__.1+0xd50>
    80014692:	539060ef          	jal	8001b3ca <printf>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    80014696:	08200593          	li	a1,130
    8001469a:	0000e617          	auipc	a2,0xe
    8001469e:	86660613          	add	a2,a2,-1946 # 80021f00 <__func__.1+0x5270>
    800146a2:	00009517          	auipc	a0,0x9
    800146a6:	8ee50513          	add	a0,a0,-1810 # 8001cf90 <__func__.1+0x300>
    800146aa:	521060ef          	jal	8001b3ca <printf>
    800146ae:	00144783          	lbu	a5,1(s0)
    800146b2:	00009597          	auipc	a1,0x9
    800146b6:	8b658593          	add	a1,a1,-1866 # 8001cf68 <__func__.1+0x2d8>
    800146ba:	c789                	beqz	a5,800146c4 <load_guest_page_fault_12+0xd4>
    800146bc:	6418                	ld	a4,8(s0)
    800146be:	47d5                	li	a5,21
    800146c0:	06f70e63          	beq	a4,a5,8001473c <load_guest_page_fault_12+0x14c>
    800146c4:	00009517          	auipc	a0,0x9
    800146c8:	8e450513          	add	a0,a0,-1820 # 8001cfa8 <__func__.1+0x318>
    800146cc:	4ff060ef          	jal	8001b3ca <printf>
    800146d0:	00144783          	lbu	a5,1(s0)
    800146d4:	c789                	beqz	a5,800146de <load_guest_page_fault_12+0xee>
    800146d6:	6418                	ld	a4,8(s0)
    800146d8:	47d5                	li	a5,21
    800146da:	00f70c63          	beq	a4,a5,800146f2 <load_guest_page_fault_12+0x102>
    800146de:	00009517          	auipc	a0,0x9
    800146e2:	8d250513          	add	a0,a0,-1838 # 8001cfb0 <__func__.1+0x320>
    800146e6:	4e5060ef          	jal	8001b3ca <printf>
    800146ea:	02900513          	li	a0,41
    800146ee:	3af050ef          	jal	8001a29c <putchar>
    800146f2:	4529                	li	a0,10
    800146f4:	3a9050ef          	jal	8001a29c <putchar>
    800146f8:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );

    TEST_END();
    800146fc:	00009597          	auipc	a1,0x9
    80014700:	86c58593          	add	a1,a1,-1940 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    80014704:	c491                	beqz	s1,80014710 <load_guest_page_fault_12+0x120>
    80014706:	6418                	ld	a4,8(s0)
    80014708:	47d5                	li	a5,21
    8001470a:	02f70463          	beq	a4,a5,80014732 <load_guest_page_fault_12+0x142>
    8001470e:	4481                	li	s1,0
    TEST_END();
    80014710:	00009517          	auipc	a0,0x9
    80014714:	90050513          	add	a0,a0,-1792 # 8001d010 <__func__.1+0x380>
    80014718:	4b3060ef          	jal	8001b3ca <printf>
    8001471c:	4511                	li	a0,4
    8001471e:	bc0ec0ef          	jal	80000ade <goto_priv>
    80014722:	c05ec0ef          	jal	80001326 <reset_state>
}
    80014726:	60e2                	ld	ra,24(sp)
    80014728:	6442                	ld	s0,16(sp)
    8001472a:	8526                	mv	a0,s1
    8001472c:	64a2                	ld	s1,8(sp)
    8001472e:	6105                	add	sp,sp,32
    80014730:	8082                	ret
    TEST_END();
    80014732:	00009597          	auipc	a1,0x9
    80014736:	82658593          	add	a1,a1,-2010 # 8001cf58 <__func__.1+0x2c8>
    8001473a:	bfd9                	j	80014710 <load_guest_page_fault_12+0x120>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to LGPF",
    8001473c:	00009597          	auipc	a1,0x9
    80014740:	81c58593          	add	a1,a1,-2020 # 8001cf58 <__func__.1+0x2c8>
    80014744:	b741                	j	800146c4 <load_guest_page_fault_12+0xd4>

0000000080014746 <load_guest_page_fault_13>:

bool load_guest_page_fault_13(){
    80014746:	1101                	add	sp,sp,-32

    TEST_START();
    80014748:	00008597          	auipc	a1,0x8
    8001474c:	e0058593          	add	a1,a1,-512 # 8001c548 <__func__.23>
    80014750:	00009517          	auipc	a0,0x9
    80014754:	82850513          	add	a0,a0,-2008 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_13(){
    80014758:	ec06                	sd	ra,24(sp)
    8001475a:	e822                	sd	s0,16(sp)
    8001475c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001475e:	46d060ef          	jal	8001b3ca <printf>
    80014762:	4529                	li	a0,10
    80014764:	339050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014768:	450d                	li	a0,3
    8001476a:	b74ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001476e:	e73eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80014772:	8b4ec0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80014776:	4509                	li	a0,2
    80014778:	b66ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001477c:	f39eb0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    80014780:	4511                	li	a0,4
    80014782:	b5cec0ef          	jal	80000ade <goto_priv>
    CSRW(CSR_VSATP,(uint64_t)0);
    80014786:	28005073          	csrw	vsatp,0

    goto_priv(PRIV_HS);
    8001478a:	450d                	li	a0,3
    8001478c:	b52ec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014790:	4509                	li	a0,2
    80014792:	a70ec0ef          	jal	80000a02 <set_prev_priv>
    //HSvsatp=0VShgatpsv39sstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    80014796:	0ff0000f          	fence
    8001479a:	4785                	li	a5,1
    8001479c:	00029417          	auipc	s0,0x29
    800147a0:	87440413          	add	s0,s0,-1932 # 8003d010 <excpt>
    800147a4:	00f41023          	sh	a5,0(s0)
    800147a8:	00029797          	auipc	a5,0x29
    800147ac:	8a07b023          	sd	zero,-1888(a5) # 8003d048 <excpt+0x38>
    800147b0:	0ff0000f          	fence
    vaddr = vs_page_base(VSI_GI);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    800147b4:	000807b7          	lui	a5,0x80
    800147b8:	1007a073          	csrs	sstatus,a5
    800147bc:	400197b7          	lui	a5,0x40019
    800147c0:	078a                	sll	a5,a5,0x2
    800147c2:	6407c7f3          	.4byte	0x6407c7f3
    hlvh(vaddr);
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    800147c6:	08200593          	li	a1,130
    800147ca:	0000d617          	auipc	a2,0xd
    800147ce:	79660613          	add	a2,a2,1942 # 80021f60 <__func__.1+0x52d0>
    800147d2:	00008517          	auipc	a0,0x8
    800147d6:	7be50513          	add	a0,a0,1982 # 8001cf90 <__func__.1+0x300>
    800147da:	3f1060ef          	jal	8001b3ca <printf>
    800147de:	00144783          	lbu	a5,1(s0)
    800147e2:	00008597          	auipc	a1,0x8
    800147e6:	78658593          	add	a1,a1,1926 # 8001cf68 <__func__.1+0x2d8>
    800147ea:	c789                	beqz	a5,800147f4 <load_guest_page_fault_13+0xae>
    800147ec:	6418                	ld	a4,8(s0)
    800147ee:	47d5                	li	a5,21
    800147f0:	06f70e63          	beq	a4,a5,8001486c <load_guest_page_fault_13+0x126>
    800147f4:	00008517          	auipc	a0,0x8
    800147f8:	7b450513          	add	a0,a0,1972 # 8001cfa8 <__func__.1+0x318>
    800147fc:	3cf060ef          	jal	8001b3ca <printf>
    80014800:	00144783          	lbu	a5,1(s0)
    80014804:	c789                	beqz	a5,8001480e <load_guest_page_fault_13+0xc8>
    80014806:	6418                	ld	a4,8(s0)
    80014808:	47d5                	li	a5,21
    8001480a:	00f70c63          	beq	a4,a5,80014822 <load_guest_page_fault_13+0xdc>
    8001480e:	00008517          	auipc	a0,0x8
    80014812:	7a250513          	add	a0,a0,1954 # 8001cfb0 <__func__.1+0x320>
    80014816:	3b5060ef          	jal	8001b3ca <printf>
    8001481a:	02900513          	li	a0,41
    8001481e:	27f050ef          	jal	8001a29c <putchar>
    80014822:	4529                	li	a0,10
    80014824:	279050ef          	jal	8001a29c <putchar>
    80014828:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );
    TEST_END();
    8001482c:	00008597          	auipc	a1,0x8
    80014830:	73c58593          	add	a1,a1,1852 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    80014834:	c491                	beqz	s1,80014840 <load_guest_page_fault_13+0xfa>
    80014836:	6418                	ld	a4,8(s0)
    80014838:	47d5                	li	a5,21
    8001483a:	02f70463          	beq	a4,a5,80014862 <load_guest_page_fault_13+0x11c>
    8001483e:	4481                	li	s1,0
    TEST_END();
    80014840:	00008517          	auipc	a0,0x8
    80014844:	7d050513          	add	a0,a0,2000 # 8001d010 <__func__.1+0x380>
    80014848:	383060ef          	jal	8001b3ca <printf>
    8001484c:	4511                	li	a0,4
    8001484e:	a90ec0ef          	jal	80000ade <goto_priv>
    80014852:	ad5ec0ef          	jal	80001326 <reset_state>
}
    80014856:	60e2                	ld	ra,24(sp)
    80014858:	6442                	ld	s0,16(sp)
    8001485a:	8526                	mv	a0,s1
    8001485c:	64a2                	ld	s1,8(sp)
    8001485e:	6105                	add	sp,sp,32
    80014860:	8082                	ret
    TEST_END();
    80014862:	00008597          	auipc	a1,0x8
    80014866:	6f658593          	add	a1,a1,1782 # 8001cf58 <__func__.1+0x2c8>
    8001486a:	bfd9                	j	80014840 <load_guest_page_fault_13+0xfa>
    TEST_ASSERT("hs mode hlvh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to LGPF",
    8001486c:	00008597          	auipc	a1,0x8
    80014870:	6ec58593          	add	a1,a1,1772 # 8001cf58 <__func__.1+0x2c8>
    80014874:	b741                	j	800147f4 <load_guest_page_fault_13+0xae>

0000000080014876 <load_guest_page_fault_14>:

bool load_guest_page_fault_14(){
    80014876:	1101                	add	sp,sp,-32

    TEST_START();
    80014878:	00008597          	auipc	a1,0x8
    8001487c:	cf058593          	add	a1,a1,-784 # 8001c568 <__func__.22>
    80014880:	00008517          	auipc	a0,0x8
    80014884:	6f850513          	add	a0,a0,1784 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_14(){
    80014888:	ec06                	sd	ra,24(sp)
    8001488a:	e822                	sd	s0,16(sp)
    8001488c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001488e:	33d060ef          	jal	8001b3ca <printf>
    80014892:	4529                	li	a0,10
    80014894:	209050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014898:	450d                	li	a0,3
    8001489a:	a44ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001489e:	d43eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800148a2:	f85eb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800148a6:	4509                	li	a0,2
    800148a8:	a36ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800148ac:	e09eb0ef          	jal	800006b4 <vspt_init>



    uintptr_t vaddr;
    uintptr_t addr;
    goto_priv(PRIV_M);
    800148b0:	4511                	li	a0,4
    800148b2:	a2cec0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    800148b6:	000407b7          	lui	a5,0x40
    800148ba:	2007b073          	csrc	vsstatus,a5
    // CSRW(CSR_VSATP,(uint64_t)0); 
    
    goto_priv(PRIV_HS);
    800148be:	450d                	li	a0,3
    800148c0:	a1eec0ef          	jal	80000ade <goto_priv>

    //HSvsatp=0VShgatpsv39hlvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    800148c4:	0ff0000f          	fence
    800148c8:	00028417          	auipc	s0,0x28
    800148cc:	74840413          	add	s0,s0,1864 # 8003d010 <excpt>
    800148d0:	4785                	li	a5,1
    800148d2:	00f41023          	sh	a5,0(s0)
    800148d6:	00028717          	auipc	a4,0x28
    800148da:	76073923          	sd	zero,1906(a4) # 8003d048 <excpt+0x38>
    800148de:	0ff0000f          	fence
    asm volatile(
    800148e2:	1782                	sll	a5,a5,0x20
    800148e4:	6007c7f3          	.4byte	0x6007c7f3
    vaddr = vs_page_base(VSRWX_GURWX);


    hlvb(vaddr);
    printf("%d\n",excpt.cause);
    800148e8:	640c                	ld	a1,8(s0)
    800148ea:	00009517          	auipc	a0,0x9
    800148ee:	0f650513          	add	a0,a0,246 # 8001d9e0 <__func__.1+0xd50>
    800148f2:	2d9060ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.triggered);
    800148f6:	00144583          	lbu	a1,1(s0)
    800148fa:	00009517          	auipc	a0,0x9
    800148fe:	0e650513          	add	a0,a0,230 # 8001d9e0 <__func__.1+0xd50>
    80014902:	2c9060ef          	jal	8001b3ca <printf>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=0 leads to LPF",
    80014906:	08200593          	li	a1,130
    8001490a:	0000d617          	auipc	a2,0xd
    8001490e:	6c660613          	add	a2,a2,1734 # 80021fd0 <__func__.1+0x5340>
    80014912:	00008517          	auipc	a0,0x8
    80014916:	67e50513          	add	a0,a0,1662 # 8001cf90 <__func__.1+0x300>
    8001491a:	2b1060ef          	jal	8001b3ca <printf>
    8001491e:	00144783          	lbu	a5,1(s0)
    80014922:	00008597          	auipc	a1,0x8
    80014926:	64658593          	add	a1,a1,1606 # 8001cf68 <__func__.1+0x2d8>
    8001492a:	c789                	beqz	a5,80014934 <load_guest_page_fault_14+0xbe>
    8001492c:	6418                	ld	a4,8(s0)
    8001492e:	47d5                	li	a5,21
    80014930:	06f70e63          	beq	a4,a5,800149ac <load_guest_page_fault_14+0x136>
    80014934:	00008517          	auipc	a0,0x8
    80014938:	67450513          	add	a0,a0,1652 # 8001cfa8 <__func__.1+0x318>
    8001493c:	28f060ef          	jal	8001b3ca <printf>
    80014940:	00144783          	lbu	a5,1(s0)
    80014944:	c789                	beqz	a5,8001494e <load_guest_page_fault_14+0xd8>
    80014946:	6418                	ld	a4,8(s0)
    80014948:	47d5                	li	a5,21
    8001494a:	00f70c63          	beq	a4,a5,80014962 <load_guest_page_fault_14+0xec>
    8001494e:	00008517          	auipc	a0,0x8
    80014952:	66250513          	add	a0,a0,1634 # 8001cfb0 <__func__.1+0x320>
    80014956:	275060ef          	jal	8001b3ca <printf>
    8001495a:	02900513          	li	a0,41
    8001495e:	13f050ef          	jal	8001a29c <putchar>
    80014962:	4529                	li	a0,10
    80014964:	139050ef          	jal	8001a29c <putchar>
    80014968:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LGPF
    );

    TEST_END();
    8001496c:	00008597          	auipc	a1,0x8
    80014970:	5fc58593          	add	a1,a1,1532 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=0 leads to LPF",
    80014974:	c491                	beqz	s1,80014980 <load_guest_page_fault_14+0x10a>
    80014976:	6418                	ld	a4,8(s0)
    80014978:	47d5                	li	a5,21
    8001497a:	02f70463          	beq	a4,a5,800149a2 <load_guest_page_fault_14+0x12c>
    8001497e:	4481                	li	s1,0
    TEST_END();
    80014980:	00008517          	auipc	a0,0x8
    80014984:	69050513          	add	a0,a0,1680 # 8001d010 <__func__.1+0x380>
    80014988:	243060ef          	jal	8001b3ca <printf>
    8001498c:	4511                	li	a0,4
    8001498e:	950ec0ef          	jal	80000ade <goto_priv>
    80014992:	995ec0ef          	jal	80001326 <reset_state>
}
    80014996:	60e2                	ld	ra,24(sp)
    80014998:	6442                	ld	s0,16(sp)
    8001499a:	8526                	mv	a0,s1
    8001499c:	64a2                	ld	s1,8(sp)
    8001499e:	6105                	add	sp,sp,32
    800149a0:	8082                	ret
    TEST_END();
    800149a2:	00008597          	auipc	a1,0x8
    800149a6:	5b658593          	add	a1,a1,1462 # 8001cf58 <__func__.1+0x2c8>
    800149aa:	bfd9                	j	80014980 <load_guest_page_fault_14+0x10a>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=0 leads to LPF",
    800149ac:	00008597          	auipc	a1,0x8
    800149b0:	5ac58593          	add	a1,a1,1452 # 8001cf58 <__func__.1+0x2c8>
    800149b4:	b741                	j	80014934 <load_guest_page_fault_14+0xbe>

00000000800149b6 <load_guest_page_fault_15>:

bool load_guest_page_fault_15(){
    800149b6:	1141                	add	sp,sp,-16

    TEST_START();
    800149b8:	00008597          	auipc	a1,0x8
    800149bc:	bd058593          	add	a1,a1,-1072 # 8001c588 <__func__.21>
    800149c0:	00008517          	auipc	a0,0x8
    800149c4:	5b850513          	add	a0,a0,1464 # 8001cf78 <__func__.1+0x2e8>
bool load_guest_page_fault_15(){
    800149c8:	e406                	sd	ra,8(sp)
    800149ca:	e022                	sd	s0,0(sp)
    TEST_START();
    800149cc:	1ff060ef          	jal	8001b3ca <printf>
    800149d0:	4529                	li	a0,10
    800149d2:	0cb050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800149d6:	450d                	li	a0,3
    800149d8:	906ec0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800149dc:	c05eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800149e0:	e47eb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800149e4:	4509                	li	a0,2
    800149e6:	8f8ec0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800149ea:	ccbeb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    800149ee:	4511                	li	a0,4
    800149f0:	8eeec0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    800149f4:	000407b7          	lui	a5,0x40
    800149f8:	2007a073          	csrs	vsstatus,a5
    CSRW(CSR_VSATP,(uint64_t)0);
    800149fc:	28005073          	csrw	vsatp,0

    goto_priv(PRIV_HS);
    80014a00:	450d                	li	a0,3
    80014a02:	8dcec0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014a06:	4509                	li	a0,2
    80014a08:	ffbeb0ef          	jal	80000a02 <set_prev_priv>

    //HSvsatp=0VShgatpsv39hlvbvsstatus.SUM=1SU

    vaddr = vs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    80014a0c:	0ff0000f          	fence
    80014a10:	4785                	li	a5,1
    80014a12:	00028417          	auipc	s0,0x28
    80014a16:	5fe40413          	add	s0,s0,1534 # 8003d010 <excpt>
    80014a1a:	00f41023          	sh	a5,0(s0)
    80014a1e:	00028797          	auipc	a5,0x28
    80014a22:	6207b523          	sd	zero,1578(a5) # 8003d048 <excpt+0x38>
    80014a26:	0ff0000f          	fence
    80014a2a:	000807b7          	lui	a5,0x80
    80014a2e:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80014a30:	07b6                	sll	a5,a5,0xd
    80014a32:	6007c7f3          	.4byte	0x6007c7f3
    hlvb(vaddr);

    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80014a36:	08200593          	li	a1,130
    80014a3a:	0000d617          	auipc	a2,0xd
    80014a3e:	cc660613          	add	a2,a2,-826 # 80021700 <__func__.1+0x4a70>
    80014a42:	00008517          	auipc	a0,0x8
    80014a46:	54e50513          	add	a0,a0,1358 # 8001cf90 <__func__.1+0x300>
    80014a4a:	181060ef          	jal	8001b3ca <printf>
    80014a4e:	00144783          	lbu	a5,1(s0)
    80014a52:	00008597          	auipc	a1,0x8
    80014a56:	50658593          	add	a1,a1,1286 # 8001cf58 <__func__.1+0x2c8>
    80014a5a:	c789                	beqz	a5,80014a64 <load_guest_page_fault_15+0xae>
    80014a5c:	00008597          	auipc	a1,0x8
    80014a60:	50c58593          	add	a1,a1,1292 # 8001cf68 <__func__.1+0x2d8>
    80014a64:	00008517          	auipc	a0,0x8
    80014a68:	54450513          	add	a0,a0,1348 # 8001cfa8 <__func__.1+0x318>
    80014a6c:	15f060ef          	jal	8001b3ca <printf>
    80014a70:	00144783          	lbu	a5,1(s0)
    80014a74:	e3b1                	bnez	a5,80014ab8 <load_guest_page_fault_15+0x102>
    80014a76:	4529                	li	a0,10
    80014a78:	025050ef          	jal	8001a29c <putchar>
    80014a7c:	00144783          	lbu	a5,1(s0)
    80014a80:	e795                	bnez	a5,80014aac <load_guest_page_fault_15+0xf6>
    80014a82:	4405                	li	s0,1
        excpt.triggered == false
    );


    TEST_END();
    80014a84:	00008597          	auipc	a1,0x8
    80014a88:	4d458593          	add	a1,a1,1236 # 8001cf58 <__func__.1+0x2c8>
    80014a8c:	00008517          	auipc	a0,0x8
    80014a90:	58450513          	add	a0,a0,1412 # 8001d010 <__func__.1+0x380>
    80014a94:	137060ef          	jal	8001b3ca <printf>
    80014a98:	4511                	li	a0,4
    80014a9a:	844ec0ef          	jal	80000ade <goto_priv>
    80014a9e:	889ec0ef          	jal	80001326 <reset_state>
}
    80014aa2:	60a2                	ld	ra,8(sp)
    80014aa4:	8522                	mv	a0,s0
    80014aa6:	6402                	ld	s0,0(sp)
    80014aa8:	0141                	add	sp,sp,16
    80014aaa:	8082                	ret
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80014aac:	4401                	li	s0,0
    TEST_END();
    80014aae:	00008597          	auipc	a1,0x8
    80014ab2:	4ba58593          	add	a1,a1,1210 # 8001cf68 <__func__.1+0x2d8>
    80014ab6:	bfd9                	j	80014a8c <load_guest_page_fault_15+0xd6>
    TEST_ASSERT("hs mode hlvb u mode page when vsstatus.sum=1 successful",
    80014ab8:	00008517          	auipc	a0,0x8
    80014abc:	4f850513          	add	a0,a0,1272 # 8001cfb0 <__func__.1+0x320>
    80014ac0:	10b060ef          	jal	8001b3ca <printf>
    80014ac4:	02900513          	li	a0,41
    80014ac8:	7d4050ef          	jal	8001a29c <putchar>
    80014acc:	b76d                	j	80014a76 <load_guest_page_fault_15+0xc0>

0000000080014ace <store_guest_page_fault_1>:



bool store_guest_page_fault_1(){
    80014ace:	1101                	add	sp,sp,-32

    TEST_START();
    80014ad0:	00008597          	auipc	a1,0x8
    80014ad4:	ad858593          	add	a1,a1,-1320 # 8001c5a8 <__func__.20>
    80014ad8:	00008517          	auipc	a0,0x8
    80014adc:	4a050513          	add	a0,a0,1184 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_1(){
    80014ae0:	ec06                	sd	ra,24(sp)
    80014ae2:	e822                	sd	s0,16(sp)
    80014ae4:	e426                	sd	s1,8(sp)
    TEST_START();
    80014ae6:	0e5060ef          	jal	8001b3ca <printf>
    80014aea:	4529                	li	a0,10
    80014aec:	7b0050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014af0:	450d                	li	a0,3
    80014af2:	fedeb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014af6:	aebeb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80014afa:	d2deb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80014afe:	4509                	li	a0,2
    80014b00:	fdfeb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80014b04:	bb1eb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    80014b08:	450d                	li	a0,3
    80014b0a:	fd5eb0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014b0e:	4509                	li	a0,2
    80014b10:	ef3eb0ef          	jal	80000a02 <set_prev_priv>

    //store,pte.v=0
    TEST_SETUP_EXCEPT();
    80014b14:	0ff0000f          	fence
    80014b18:	4785                	li	a5,1
    80014b1a:	00028417          	auipc	s0,0x28
    80014b1e:	4f640413          	add	s0,s0,1270 # 8003d010 <excpt>
    80014b22:	00f41023          	sh	a5,0(s0)
    80014b26:	00028797          	auipc	a5,0x28
    80014b2a:	5207b123          	sd	zero,1314(a5) # 8003d048 <excpt+0x38>
    80014b2e:	0ff0000f          	fence
    asm volatile(
    80014b32:	37ab77b7          	lui	a5,0x37ab7
    80014b36:	00100737          	lui	a4,0x100
    80014b3a:	078a                	sll	a5,a5,0x2
    80014b3c:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    80014b40:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80014b44:	0732                	sll	a4,a4,0xc
    80014b46:	6ef74073          	.4byte	0x6ef74073

    vaddr = hs_page_base(VSRWX_GI);
    hsvd(vaddr,0xdeadbeef);
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.v=0 leads to SGPF",
    80014b4a:	08200593          	li	a1,130
    80014b4e:	0000d617          	auipc	a2,0xd
    80014b52:	6aa60613          	add	a2,a2,1706 # 800221f8 <__func__.1+0x5568>
    80014b56:	00008517          	auipc	a0,0x8
    80014b5a:	43a50513          	add	a0,a0,1082 # 8001cf90 <__func__.1+0x300>
    80014b5e:	06d060ef          	jal	8001b3ca <printf>
    80014b62:	00144783          	lbu	a5,1(s0)
    80014b66:	00008597          	auipc	a1,0x8
    80014b6a:	40258593          	add	a1,a1,1026 # 8001cf68 <__func__.1+0x2d8>
    80014b6e:	c789                	beqz	a5,80014b78 <store_guest_page_fault_1+0xaa>
    80014b70:	6418                	ld	a4,8(s0)
    80014b72:	47dd                	li	a5,23
    80014b74:	12f70363          	beq	a4,a5,80014c9a <store_guest_page_fault_1+0x1cc>
    80014b78:	00008517          	auipc	a0,0x8
    80014b7c:	43050513          	add	a0,a0,1072 # 8001cfa8 <__func__.1+0x318>
    80014b80:	04b060ef          	jal	8001b3ca <printf>
    80014b84:	00144783          	lbu	a5,1(s0)
    80014b88:	c789                	beqz	a5,80014b92 <store_guest_page_fault_1+0xc4>
    80014b8a:	6418                	ld	a4,8(s0)
    80014b8c:	47dd                	li	a5,23
    80014b8e:	00f70c63          	beq	a4,a5,80014ba6 <store_guest_page_fault_1+0xd8>
    80014b92:	00008517          	auipc	a0,0x8
    80014b96:	41e50513          	add	a0,a0,1054 # 8001cfb0 <__func__.1+0x320>
    80014b9a:	031060ef          	jal	8001b3ca <printf>
    80014b9e:	02900513          	li	a0,41
    80014ba2:	6fa050ef          	jal	8001a29c <putchar>
    80014ba6:	4529                	li	a0,10
    80014ba8:	6f4050ef          	jal	8001a29c <putchar>
    80014bac:	00144783          	lbu	a5,1(s0)
    80014bb0:	4481                	li	s1,0
    80014bb2:	c789                	beqz	a5,80014bbc <store_guest_page_fault_1+0xee>
    80014bb4:	6404                	ld	s1,8(s0)
    80014bb6:	14a5                	add	s1,s1,-23
    80014bb8:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_SGPF
    );


    //storepte.r=0&&pte.w=1
    TEST_SETUP_EXCEPT();
    80014bbc:	0ff0000f          	fence
    80014bc0:	4785                	li	a5,1
    80014bc2:	00f41023          	sh	a5,0(s0)
    80014bc6:	00028797          	auipc	a5,0x28
    80014bca:	4807b123          	sd	zero,1154(a5) # 8003d048 <excpt+0x38>
    80014bce:	0ff0000f          	fence
    asm volatile(
    80014bd2:	001007b7          	lui	a5,0x100
    80014bd6:	6731                	lui	a4,0xc
    80014bd8:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80014bdc:	eef70713          	add	a4,a4,-273 # beef <_test_table_size+0xbeee>
    80014be0:	07b2                	sll	a5,a5,0xc
    80014be2:	66e7c073          	.4byte	0x66e7c073
    addr = hs_page_base(VSRWX_GI);

    hsvh(addr,0xbeef);   
    TEST_ASSERT("hs mode hsvh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    80014be6:	08200593          	li	a1,130
    80014bea:	0000d617          	auipc	a2,0xd
    80014bee:	65e60613          	add	a2,a2,1630 # 80022248 <__func__.1+0x55b8>
    80014bf2:	00008517          	auipc	a0,0x8
    80014bf6:	39e50513          	add	a0,a0,926 # 8001cf90 <__func__.1+0x300>
    80014bfa:	7d0060ef          	jal	8001b3ca <printf>
    80014bfe:	00144783          	lbu	a5,1(s0)
    80014c02:	00008597          	auipc	a1,0x8
    80014c06:	36658593          	add	a1,a1,870 # 8001cf68 <__func__.1+0x2d8>
    80014c0a:	c789                	beqz	a5,80014c14 <store_guest_page_fault_1+0x146>
    80014c0c:	6418                	ld	a4,8(s0)
    80014c0e:	47dd                	li	a5,23
    80014c10:	08f70063          	beq	a4,a5,80014c90 <store_guest_page_fault_1+0x1c2>
    80014c14:	00008517          	auipc	a0,0x8
    80014c18:	39450513          	add	a0,a0,916 # 8001cfa8 <__func__.1+0x318>
    80014c1c:	7ae060ef          	jal	8001b3ca <printf>
    80014c20:	00144783          	lbu	a5,1(s0)
    80014c24:	c789                	beqz	a5,80014c2e <store_guest_page_fault_1+0x160>
    80014c26:	6418                	ld	a4,8(s0)
    80014c28:	47dd                	li	a5,23
    80014c2a:	00f70c63          	beq	a4,a5,80014c42 <store_guest_page_fault_1+0x174>
    80014c2e:	00008517          	auipc	a0,0x8
    80014c32:	38250513          	add	a0,a0,898 # 8001cfb0 <__func__.1+0x320>
    80014c36:	794060ef          	jal	8001b3ca <printf>
    80014c3a:	02900513          	li	a0,41
    80014c3e:	65e050ef          	jal	8001a29c <putchar>
    80014c42:	4529                	li	a0,10
    80014c44:	658050ef          	jal	8001a29c <putchar>
    80014c48:	cc95                	beqz	s1,80014c84 <store_guest_page_fault_1+0x1b6>
    80014c4a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    80014c4e:	00008597          	auipc	a1,0x8
    80014c52:	31a58593          	add	a1,a1,794 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hsvh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    80014c56:	c491                	beqz	s1,80014c62 <store_guest_page_fault_1+0x194>
    80014c58:	6418                	ld	a4,8(s0)
    80014c5a:	47dd                	li	a5,23
    80014c5c:	04f70463          	beq	a4,a5,80014ca4 <store_guest_page_fault_1+0x1d6>
    80014c60:	4481                	li	s1,0
    TEST_END();
    80014c62:	00008517          	auipc	a0,0x8
    80014c66:	3ae50513          	add	a0,a0,942 # 8001d010 <__func__.1+0x380>
    80014c6a:	760060ef          	jal	8001b3ca <printf>
    80014c6e:	4511                	li	a0,4
    80014c70:	e6feb0ef          	jal	80000ade <goto_priv>
    80014c74:	eb2ec0ef          	jal	80001326 <reset_state>

}
    80014c78:	60e2                	ld	ra,24(sp)
    80014c7a:	6442                	ld	s0,16(sp)
    80014c7c:	8526                	mv	a0,s1
    80014c7e:	64a2                	ld	s1,8(sp)
    80014c80:	6105                	add	sp,sp,32
    80014c82:	8082                	ret
    TEST_ASSERT("hs mode hsvh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    80014c84:	4481                	li	s1,0
    TEST_END();
    80014c86:	00008597          	auipc	a1,0x8
    80014c8a:	2e258593          	add	a1,a1,738 # 8001cf68 <__func__.1+0x2d8>
    80014c8e:	bfd1                	j	80014c62 <store_guest_page_fault_1+0x194>
    TEST_ASSERT("hs mode hsvh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    80014c90:	00008597          	auipc	a1,0x8
    80014c94:	2c858593          	add	a1,a1,712 # 8001cf58 <__func__.1+0x2c8>
    80014c98:	bfb5                	j	80014c14 <store_guest_page_fault_1+0x146>
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.v=0 leads to SGPF",
    80014c9a:	00008597          	auipc	a1,0x8
    80014c9e:	2be58593          	add	a1,a1,702 # 8001cf58 <__func__.1+0x2c8>
    80014ca2:	bdd9                	j	80014b78 <store_guest_page_fault_1+0xaa>
    TEST_END();
    80014ca4:	00008597          	auipc	a1,0x8
    80014ca8:	2b458593          	add	a1,a1,692 # 8001cf58 <__func__.1+0x2c8>
    80014cac:	bf5d                	j	80014c62 <store_guest_page_fault_1+0x194>

0000000080014cae <store_guest_page_fault_2>:

bool store_guest_page_fault_2(){
    80014cae:	1101                	add	sp,sp,-32

    TEST_START();
    80014cb0:	00008597          	auipc	a1,0x8
    80014cb4:	91858593          	add	a1,a1,-1768 # 8001c5c8 <__func__.19>
    80014cb8:	00008517          	auipc	a0,0x8
    80014cbc:	2c050513          	add	a0,a0,704 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_2(){
    80014cc0:	ec06                	sd	ra,24(sp)
    80014cc2:	e822                	sd	s0,16(sp)
    80014cc4:	e426                	sd	s1,8(sp)
    TEST_START();
    80014cc6:	704060ef          	jal	8001b3ca <printf>
    80014cca:	4529                	li	a0,10
    80014ccc:	5d0050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014cd0:	450d                	li	a0,3
    80014cd2:	e0deb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014cd6:	90beb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80014cda:	b4deb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80014cde:	4509                	li	a0,2
    80014ce0:	dffeb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80014ce4:	9d1eb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    80014ce8:	450d                	li	a0,3
    80014cea:	df5eb0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014cee:	4509                	li	a0,2
    80014cf0:	d13eb0ef          	jal	80000a02 <set_prev_priv>

    //storesstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80014cf4:	0ff0000f          	fence
    80014cf8:	4785                	li	a5,1
    80014cfa:	00028417          	auipc	s0,0x28
    80014cfe:	31640413          	add	s0,s0,790 # 8003d010 <excpt>
    80014d02:	00f41023          	sh	a5,0(s0)
    80014d06:	00028797          	auipc	a5,0x28
    80014d0a:	3407b123          	sd	zero,834(a5) # 8003d048 <excpt+0x38>
    80014d0e:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80014d12:	000807b7          	lui	a5,0x80
    80014d16:	1007b073          	csrc	sstatus,a5
    asm volatile(
    80014d1a:	37ab77b7          	lui	a5,0x37ab7
    80014d1e:	00100737          	lui	a4,0x100
    80014d22:	078a                	sll	a5,a5,0x2
    80014d24:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    80014d28:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80014d2c:	0732                	sll	a4,a4,0xc
    80014d2e:	6ef74073          	.4byte	0x6ef74073
    hsvd(vaddr,0xdeadbeef);
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80014d32:	08200593          	li	a1,130
    80014d36:	0000d617          	auipc	a2,0xd
    80014d3a:	57260613          	add	a2,a2,1394 # 800222a8 <__func__.1+0x5618>
    80014d3e:	00008517          	auipc	a0,0x8
    80014d42:	25250513          	add	a0,a0,594 # 8001cf90 <__func__.1+0x300>
    80014d46:	684060ef          	jal	8001b3ca <printf>
    80014d4a:	00144783          	lbu	a5,1(s0)
    80014d4e:	00008597          	auipc	a1,0x8
    80014d52:	21a58593          	add	a1,a1,538 # 8001cf68 <__func__.1+0x2d8>
    80014d56:	c789                	beqz	a5,80014d60 <store_guest_page_fault_2+0xb2>
    80014d58:	6418                	ld	a4,8(s0)
    80014d5a:	47dd                	li	a5,23
    80014d5c:	06f70e63          	beq	a4,a5,80014dd8 <store_guest_page_fault_2+0x12a>
    80014d60:	00008517          	auipc	a0,0x8
    80014d64:	24850513          	add	a0,a0,584 # 8001cfa8 <__func__.1+0x318>
    80014d68:	662060ef          	jal	8001b3ca <printf>
    80014d6c:	00144783          	lbu	a5,1(s0)
    80014d70:	c789                	beqz	a5,80014d7a <store_guest_page_fault_2+0xcc>
    80014d72:	6418                	ld	a4,8(s0)
    80014d74:	47dd                	li	a5,23
    80014d76:	00f70c63          	beq	a4,a5,80014d8e <store_guest_page_fault_2+0xe0>
    80014d7a:	00008517          	auipc	a0,0x8
    80014d7e:	23650513          	add	a0,a0,566 # 8001cfb0 <__func__.1+0x320>
    80014d82:	648060ef          	jal	8001b3ca <printf>
    80014d86:	02900513          	li	a0,41
    80014d8a:	512050ef          	jal	8001a29c <putchar>
    80014d8e:	4529                	li	a0,10
    80014d90:	50c050ef          	jal	8001a29c <putchar>
    80014d94:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    80014d98:	00008597          	auipc	a1,0x8
    80014d9c:	1d058593          	add	a1,a1,464 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80014da0:	c491                	beqz	s1,80014dac <store_guest_page_fault_2+0xfe>
    80014da2:	6418                	ld	a4,8(s0)
    80014da4:	47dd                	li	a5,23
    80014da6:	02f70463          	beq	a4,a5,80014dce <store_guest_page_fault_2+0x120>
    80014daa:	4481                	li	s1,0
    TEST_END();
    80014dac:	00008517          	auipc	a0,0x8
    80014db0:	26450513          	add	a0,a0,612 # 8001d010 <__func__.1+0x380>
    80014db4:	616060ef          	jal	8001b3ca <printf>
    80014db8:	4511                	li	a0,4
    80014dba:	d25eb0ef          	jal	80000ade <goto_priv>
    80014dbe:	d68ec0ef          	jal	80001326 <reset_state>
}
    80014dc2:	60e2                	ld	ra,24(sp)
    80014dc4:	6442                	ld	s0,16(sp)
    80014dc6:	8526                	mv	a0,s1
    80014dc8:	64a2                	ld	s1,8(sp)
    80014dca:	6105                	add	sp,sp,32
    80014dcc:	8082                	ret
    TEST_END();
    80014dce:	00008597          	auipc	a1,0x8
    80014dd2:	18a58593          	add	a1,a1,394 # 8001cf58 <__func__.1+0x2c8>
    80014dd6:	bfd9                	j	80014dac <store_guest_page_fault_2+0xfe>
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80014dd8:	00008597          	auipc	a1,0x8
    80014ddc:	18058593          	add	a1,a1,384 # 8001cf58 <__func__.1+0x2c8>
    80014de0:	b741                	j	80014d60 <store_guest_page_fault_2+0xb2>

0000000080014de2 <store_guest_page_fault_3>:

bool store_guest_page_fault_3(){
    80014de2:	1101                	add	sp,sp,-32

    TEST_START();
    80014de4:	00008597          	auipc	a1,0x8
    80014de8:	80458593          	add	a1,a1,-2044 # 8001c5e8 <__func__.18>
    80014dec:	00008517          	auipc	a0,0x8
    80014df0:	18c50513          	add	a0,a0,396 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_3(){
    80014df4:	ec06                	sd	ra,24(sp)
    80014df6:	e822                	sd	s0,16(sp)
    80014df8:	e426                	sd	s1,8(sp)
    TEST_START();
    80014dfa:	5d0060ef          	jal	8001b3ca <printf>
    80014dfe:	4529                	li	a0,10
    80014e00:	49c050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014e04:	450d                	li	a0,3
    80014e06:	cd9eb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014e0a:	fd6eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80014e0e:	a19eb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80014e12:	4509                	li	a0,2
    80014e14:	ccbeb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80014e18:	89deb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    80014e1c:	450d                	li	a0,3
    80014e1e:	cc1eb0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014e22:	4509                	li	a0,2
    80014e24:	bdfeb0ef          	jal	80000a02 <set_prev_priv>


    //storesstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    80014e28:	0ff0000f          	fence
    80014e2c:	4785                	li	a5,1
    80014e2e:	00028417          	auipc	s0,0x28
    80014e32:	1e240413          	add	s0,s0,482 # 8003d010 <excpt>
    80014e36:	00f41023          	sh	a5,0(s0)
    80014e3a:	00028797          	auipc	a5,0x28
    80014e3e:	2007b723          	sd	zero,526(a5) # 8003d048 <excpt+0x38>
    80014e42:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    80014e46:	000807b7          	lui	a5,0x80
    80014e4a:	1007a073          	csrs	sstatus,a5
    80014e4e:	37ab77b7          	lui	a5,0x37ab7
    80014e52:	00100737          	lui	a4,0x100
    80014e56:	078a                	sll	a5,a5,0x2
    80014e58:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    80014e5c:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80014e60:	0732                	sll	a4,a4,0xc
    80014e62:	6ef74073          	.4byte	0x6ef74073
    hsvd(vaddr,0xdeadbeef);
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80014e66:	08200593          	li	a1,130
    80014e6a:	0000d617          	auipc	a2,0xd
    80014e6e:	49e60613          	add	a2,a2,1182 # 80022308 <__func__.1+0x5678>
    80014e72:	00008517          	auipc	a0,0x8
    80014e76:	11e50513          	add	a0,a0,286 # 8001cf90 <__func__.1+0x300>
    80014e7a:	550060ef          	jal	8001b3ca <printf>
    80014e7e:	00144783          	lbu	a5,1(s0)
    80014e82:	00008597          	auipc	a1,0x8
    80014e86:	0e658593          	add	a1,a1,230 # 8001cf68 <__func__.1+0x2d8>
    80014e8a:	c789                	beqz	a5,80014e94 <store_guest_page_fault_3+0xb2>
    80014e8c:	6418                	ld	a4,8(s0)
    80014e8e:	47dd                	li	a5,23
    80014e90:	08f70663          	beq	a4,a5,80014f1c <store_guest_page_fault_3+0x13a>
    80014e94:	00008517          	auipc	a0,0x8
    80014e98:	11450513          	add	a0,a0,276 # 8001cfa8 <__func__.1+0x318>
    80014e9c:	52e060ef          	jal	8001b3ca <printf>
    80014ea0:	00144783          	lbu	a5,1(s0)
    80014ea4:	c789                	beqz	a5,80014eae <store_guest_page_fault_3+0xcc>
    80014ea6:	6418                	ld	a4,8(s0)
    80014ea8:	47dd                	li	a5,23
    80014eaa:	00f70c63          	beq	a4,a5,80014ec2 <store_guest_page_fault_3+0xe0>
    80014eae:	00008517          	auipc	a0,0x8
    80014eb2:	10250513          	add	a0,a0,258 # 8001cfb0 <__func__.1+0x320>
    80014eb6:	514060ef          	jal	8001b3ca <printf>
    80014eba:	02900513          	li	a0,41
    80014ebe:	3de050ef          	jal	8001a29c <putchar>
    80014ec2:	4529                	li	a0,10
    80014ec4:	3d8050ef          	jal	8001a29c <putchar>
    80014ec8:	00144483          	lbu	s1,1(s0)
    80014ecc:	c489                	beqz	s1,80014ed6 <store_guest_page_fault_3+0xf4>
    80014ece:	6418                	ld	a4,8(s0)
    80014ed0:	47dd                	li	a5,23
    80014ed2:	02f70c63          	beq	a4,a5,80014f0a <store_guest_page_fault_3+0x128>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80014ed6:	000807b7          	lui	a5,0x80
    80014eda:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80014ede:	4481                	li	s1,0

    TEST_END();
    80014ee0:	00008597          	auipc	a1,0x8
    80014ee4:	08858593          	add	a1,a1,136 # 8001cf68 <__func__.1+0x2d8>
    80014ee8:	00008517          	auipc	a0,0x8
    80014eec:	12850513          	add	a0,a0,296 # 8001d010 <__func__.1+0x380>
    80014ef0:	4da060ef          	jal	8001b3ca <printf>
    80014ef4:	4511                	li	a0,4
    80014ef6:	be9eb0ef          	jal	80000ade <goto_priv>
    80014efa:	c2cec0ef          	jal	80001326 <reset_state>
}
    80014efe:	60e2                	ld	ra,24(sp)
    80014f00:	6442                	ld	s0,16(sp)
    80014f02:	8526                	mv	a0,s1
    80014f04:	64a2                	ld	s1,8(sp)
    80014f06:	6105                	add	sp,sp,32
    80014f08:	8082                	ret
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80014f0a:	000807b7          	lui	a5,0x80
    80014f0e:	1007b073          	csrc	sstatus,a5
    TEST_END();
    80014f12:	00008597          	auipc	a1,0x8
    80014f16:	04658593          	add	a1,a1,70 # 8001cf58 <__func__.1+0x2c8>
    80014f1a:	b7f9                	j	80014ee8 <store_guest_page_fault_3+0x106>
    TEST_ASSERT("hs mode hsvd when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80014f1c:	00008597          	auipc	a1,0x8
    80014f20:	03c58593          	add	a1,a1,60 # 8001cf58 <__func__.1+0x2c8>
    80014f24:	bf85                	j	80014e94 <store_guest_page_fault_3+0xb2>

0000000080014f26 <store_guest_page_fault_4>:

bool store_guest_page_fault_4(){
    80014f26:	1101                	add	sp,sp,-32

    TEST_START();
    80014f28:	00007597          	auipc	a1,0x7
    80014f2c:	6e058593          	add	a1,a1,1760 # 8001c608 <__func__.17>
    80014f30:	00008517          	auipc	a0,0x8
    80014f34:	04850513          	add	a0,a0,72 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_4(){
    80014f38:	ec06                	sd	ra,24(sp)
    80014f3a:	e822                	sd	s0,16(sp)
    80014f3c:	e426                	sd	s1,8(sp)
    TEST_START();
    80014f3e:	48c060ef          	jal	8001b3ca <printf>
    80014f42:	4529                	li	a0,10
    80014f44:	358050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80014f48:	450d                	li	a0,3
    80014f4a:	b95eb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80014f4e:	e92eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80014f52:	8d5eb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80014f56:	4509                	li	a0,2
    80014f58:	b87eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80014f5c:	f58eb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    80014f60:	4511                	li	a0,4
    80014f62:	b7deb0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    80014f66:	000407b7          	lui	a5,0x40
    80014f6a:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_HS);
    80014f6e:	450d                	li	a0,3
    80014f70:	b6feb0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80014f74:	4509                	li	a0,2
    80014f76:	a8deb0ef          	jal	80000a02 <set_prev_priv>

    //hsvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80014f7a:	0ff0000f          	fence
    80014f7e:	4785                	li	a5,1
    80014f80:	00028417          	auipc	s0,0x28
    80014f84:	09040413          	add	s0,s0,144 # 8003d010 <excpt>
    80014f88:	00f41023          	sh	a5,0(s0)
    80014f8c:	00028797          	auipc	a5,0x28
    80014f90:	0a07be23          	sd	zero,188(a5) # 8003d048 <excpt+0x38>
    80014f94:	0ff0000f          	fence
    80014f98:	37ab77b7          	lui	a5,0x37ab7
    80014f9c:	00080737          	lui	a4,0x80
    80014fa0:	078a                	sll	a5,a5,0x2
    80014fa2:	076d                	add	a4,a4,27 # 8001b <_test_table_size+0x8001a>
    80014fa4:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80014fa8:	0736                	sll	a4,a4,0xd
    80014faa:	6ef74073          	.4byte	0x6ef74073
    vaddr = hs_page_base(VSURWX_GUX);


    hsvd(vaddr,0xdeadbeef);
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=0 leads to SPF",
    80014fae:	08200593          	li	a1,130
    80014fb2:	0000d617          	auipc	a2,0xd
    80014fb6:	3c660613          	add	a2,a2,966 # 80022378 <__func__.1+0x56e8>
    80014fba:	00008517          	auipc	a0,0x8
    80014fbe:	fd650513          	add	a0,a0,-42 # 8001cf90 <__func__.1+0x300>
    80014fc2:	408060ef          	jal	8001b3ca <printf>
    80014fc6:	00144783          	lbu	a5,1(s0)
    80014fca:	00008597          	auipc	a1,0x8
    80014fce:	f9e58593          	add	a1,a1,-98 # 8001cf68 <__func__.1+0x2d8>
    80014fd2:	c789                	beqz	a5,80014fdc <store_guest_page_fault_4+0xb6>
    80014fd4:	6418                	ld	a4,8(s0)
    80014fd6:	47bd                	li	a5,15
    80014fd8:	06f70e63          	beq	a4,a5,80015054 <store_guest_page_fault_4+0x12e>
    80014fdc:	00008517          	auipc	a0,0x8
    80014fe0:	fcc50513          	add	a0,a0,-52 # 8001cfa8 <__func__.1+0x318>
    80014fe4:	3e6060ef          	jal	8001b3ca <printf>
    80014fe8:	00144783          	lbu	a5,1(s0)
    80014fec:	c789                	beqz	a5,80014ff6 <store_guest_page_fault_4+0xd0>
    80014fee:	6418                	ld	a4,8(s0)
    80014ff0:	47bd                	li	a5,15
    80014ff2:	00f70c63          	beq	a4,a5,8001500a <store_guest_page_fault_4+0xe4>
    80014ff6:	00008517          	auipc	a0,0x8
    80014ffa:	fba50513          	add	a0,a0,-70 # 8001cfb0 <__func__.1+0x320>
    80014ffe:	3cc060ef          	jal	8001b3ca <printf>
    80015002:	02900513          	li	a0,41
    80015006:	296050ef          	jal	8001a29c <putchar>
    8001500a:	4529                	li	a0,10
    8001500c:	290050ef          	jal	8001a29c <putchar>
    80015010:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    TEST_END();
    80015014:	00008597          	auipc	a1,0x8
    80015018:	f5458593          	add	a1,a1,-172 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=0 leads to SPF",
    8001501c:	c491                	beqz	s1,80015028 <store_guest_page_fault_4+0x102>
    8001501e:	6418                	ld	a4,8(s0)
    80015020:	47bd                	li	a5,15
    80015022:	02f70463          	beq	a4,a5,8001504a <store_guest_page_fault_4+0x124>
    80015026:	4481                	li	s1,0
    TEST_END();
    80015028:	00008517          	auipc	a0,0x8
    8001502c:	fe850513          	add	a0,a0,-24 # 8001d010 <__func__.1+0x380>
    80015030:	39a060ef          	jal	8001b3ca <printf>
    80015034:	4511                	li	a0,4
    80015036:	aa9eb0ef          	jal	80000ade <goto_priv>
    8001503a:	aecec0ef          	jal	80001326 <reset_state>
}
    8001503e:	60e2                	ld	ra,24(sp)
    80015040:	6442                	ld	s0,16(sp)
    80015042:	8526                	mv	a0,s1
    80015044:	64a2                	ld	s1,8(sp)
    80015046:	6105                	add	sp,sp,32
    80015048:	8082                	ret
    TEST_END();
    8001504a:	00008597          	auipc	a1,0x8
    8001504e:	f0e58593          	add	a1,a1,-242 # 8001cf58 <__func__.1+0x2c8>
    80015052:	bfd9                	j	80015028 <store_guest_page_fault_4+0x102>
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=0 leads to SPF",
    80015054:	00008597          	auipc	a1,0x8
    80015058:	f0458593          	add	a1,a1,-252 # 8001cf58 <__func__.1+0x2c8>
    8001505c:	b741                	j	80014fdc <store_guest_page_fault_4+0xb6>

000000008001505e <store_guest_page_fault_5>:

bool store_guest_page_fault_5(){
    8001505e:	1141                	add	sp,sp,-16

    TEST_START();
    80015060:	00007597          	auipc	a1,0x7
    80015064:	5c858593          	add	a1,a1,1480 # 8001c628 <__func__.16>
    80015068:	00008517          	auipc	a0,0x8
    8001506c:	f1050513          	add	a0,a0,-240 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_5(){
    80015070:	e406                	sd	ra,8(sp)
    80015072:	e022                	sd	s0,0(sp)
    TEST_START();
    80015074:	356060ef          	jal	8001b3ca <printf>
    80015078:	4529                	li	a0,10
    8001507a:	222050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001507e:	450d                	li	a0,3
    80015080:	a5feb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015084:	d5ceb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015088:	f9eeb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001508c:	4509                	li	a0,2
    8001508e:	a51eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015092:	e22eb0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80015096:	4511                	li	a0,4
    80015098:	a47eb0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    8001509c:	000407b7          	lui	a5,0x40
    800150a0:	2007a073          	csrs	vsstatus,a5

    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_HS);
    800150a4:	450d                	li	a0,3
    800150a6:	a39eb0ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    800150aa:	4509                	li	a0,2
    800150ac:	957eb0ef          	jal	80000a02 <set_prev_priv>

    //hsvdvsstatus.SUM=1SU
    vaddr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    800150b0:	0ff0000f          	fence
    800150b4:	4785                	li	a5,1
    800150b6:	00028417          	auipc	s0,0x28
    800150ba:	f5a40413          	add	s0,s0,-166 # 8003d010 <excpt>
    800150be:	00f41023          	sh	a5,0(s0)
    800150c2:	00028797          	auipc	a5,0x28
    800150c6:	f807b323          	sd	zero,-122(a5) # 8003d048 <excpt+0x38>
    800150ca:	0ff0000f          	fence
    asm volatile(
    800150ce:	37ab77b7          	lui	a5,0x37ab7
    800150d2:	00080737          	lui	a4,0x80
    800150d6:	078a                	sll	a5,a5,0x2
    800150d8:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    800150da:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800150de:	0736                	sll	a4,a4,0xd
    800150e0:	62f74073          	.4byte	0x62f74073
    hsvb(vaddr,0xdeadbeef);
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=1 successful",
    800150e4:	08200593          	li	a1,130
    800150e8:	0000d617          	auipc	a2,0xd
    800150ec:	2d060613          	add	a2,a2,720 # 800223b8 <__func__.1+0x5728>
    800150f0:	00008517          	auipc	a0,0x8
    800150f4:	ea050513          	add	a0,a0,-352 # 8001cf90 <__func__.1+0x300>
    800150f8:	2d2060ef          	jal	8001b3ca <printf>
    800150fc:	00144783          	lbu	a5,1(s0)
    80015100:	00008597          	auipc	a1,0x8
    80015104:	e5858593          	add	a1,a1,-424 # 8001cf58 <__func__.1+0x2c8>
    80015108:	c789                	beqz	a5,80015112 <store_guest_page_fault_5+0xb4>
    8001510a:	00008597          	auipc	a1,0x8
    8001510e:	e5e58593          	add	a1,a1,-418 # 8001cf68 <__func__.1+0x2d8>
    80015112:	00008517          	auipc	a0,0x8
    80015116:	e9650513          	add	a0,a0,-362 # 8001cfa8 <__func__.1+0x318>
    8001511a:	2b0060ef          	jal	8001b3ca <printf>
    8001511e:	00144783          	lbu	a5,1(s0)
    80015122:	e3b1                	bnez	a5,80015166 <store_guest_page_fault_5+0x108>
    80015124:	4529                	li	a0,10
    80015126:	176050ef          	jal	8001a29c <putchar>
    8001512a:	00144783          	lbu	a5,1(s0)
    8001512e:	e795                	bnez	a5,8001515a <store_guest_page_fault_5+0xfc>
    80015130:	4405                	li	s0,1


    //pte.d=0A
    //pte.d=1A

    TEST_END();
    80015132:	00008597          	auipc	a1,0x8
    80015136:	e2658593          	add	a1,a1,-474 # 8001cf58 <__func__.1+0x2c8>
    8001513a:	00008517          	auipc	a0,0x8
    8001513e:	ed650513          	add	a0,a0,-298 # 8001d010 <__func__.1+0x380>
    80015142:	288060ef          	jal	8001b3ca <printf>
    80015146:	4511                	li	a0,4
    80015148:	997eb0ef          	jal	80000ade <goto_priv>
    8001514c:	9daec0ef          	jal	80001326 <reset_state>
}
    80015150:	60a2                	ld	ra,8(sp)
    80015152:	8522                	mv	a0,s0
    80015154:	6402                	ld	s0,0(sp)
    80015156:	0141                	add	sp,sp,16
    80015158:	8082                	ret
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=1 successful",
    8001515a:	4401                	li	s0,0
    TEST_END();
    8001515c:	00008597          	auipc	a1,0x8
    80015160:	e0c58593          	add	a1,a1,-500 # 8001cf68 <__func__.1+0x2d8>
    80015164:	bfd9                	j	8001513a <store_guest_page_fault_5+0xdc>
    TEST_ASSERT("hs mode hsvd u mode page when vsstatus.sum=1 successful",
    80015166:	00008517          	auipc	a0,0x8
    8001516a:	e4a50513          	add	a0,a0,-438 # 8001cfb0 <__func__.1+0x320>
    8001516e:	25c060ef          	jal	8001b3ca <printf>
    80015172:	02900513          	li	a0,41
    80015176:	126050ef          	jal	8001a29c <putchar>
    8001517a:	b76d                	j	80015124 <store_guest_page_fault_5+0xc6>

000000008001517c <store_guest_page_fault_6>:

bool store_guest_page_fault_6(){
    8001517c:	1101                	add	sp,sp,-32

    TEST_START();
    8001517e:	00007597          	auipc	a1,0x7
    80015182:	4ca58593          	add	a1,a1,1226 # 8001c648 <__func__.15>
    80015186:	00008517          	auipc	a0,0x8
    8001518a:	df250513          	add	a0,a0,-526 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_6(){
    8001518e:	ec06                	sd	ra,24(sp)
    80015190:	e822                	sd	s0,16(sp)
    80015192:	e426                	sd	s1,8(sp)
    TEST_START();
    80015194:	236060ef          	jal	8001b3ca <printf>
    80015198:	4529                	li	a0,10
    8001519a:	102050ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001519e:	450d                	li	a0,3
    800151a0:	93feb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800151a4:	c3ceb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800151a8:	e7eeb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800151ac:	4509                	li	a0,2
    800151ae:	931eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800151b2:	d02eb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    800151b6:	4509                	li	a0,2
    800151b8:	927eb0ef          	jal	80000ade <goto_priv>

    //store,pte.v=0
    TEST_SETUP_EXCEPT();
    800151bc:	0ff0000f          	fence
    800151c0:	4785                	li	a5,1
    800151c2:	00028417          	auipc	s0,0x28
    800151c6:	e4e40413          	add	s0,s0,-434 # 8003d010 <excpt>
    800151ca:	00f41023          	sh	a5,0(s0)
    800151ce:	00028797          	auipc	a5,0x28
    800151d2:	e607bd23          	sd	zero,-390(a5) # 8003d048 <excpt+0x38>
    800151d6:	0ff0000f          	fence
STORE_INSTRUCTION(sd, "sd", uint64_t);
    800151da:	37ab77b7          	lui	a5,0x37ab7
    800151de:	00100737          	lui	a4,0x100
    800151e2:	078a                	sll	a5,a5,0x2
    800151e4:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    800151e8:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800151ec:	0732                	sll	a4,a4,0xc
    800151ee:	00f73023          	sd	a5,0(a4)

    vaddr = hs_page_base(VSRWX_GI);
    sd(vaddr,0xdeadbeef);
    TEST_ASSERT("vs mode sd when the second-stage address translation pte.v=0 leads to SGPF",
    800151f2:	08200593          	li	a1,130
    800151f6:	0000d617          	auipc	a2,0xd
    800151fa:	1fa60613          	add	a2,a2,506 # 800223f0 <__func__.1+0x5760>
    800151fe:	00008517          	auipc	a0,0x8
    80015202:	d9250513          	add	a0,a0,-622 # 8001cf90 <__func__.1+0x300>
    80015206:	1c4060ef          	jal	8001b3ca <printf>
    8001520a:	00144783          	lbu	a5,1(s0)
    8001520e:	00008597          	auipc	a1,0x8
    80015212:	d5a58593          	add	a1,a1,-678 # 8001cf68 <__func__.1+0x2d8>
    80015216:	c789                	beqz	a5,80015220 <store_guest_page_fault_6+0xa4>
    80015218:	6418                	ld	a4,8(s0)
    8001521a:	47dd                	li	a5,23
    8001521c:	12f70363          	beq	a4,a5,80015342 <store_guest_page_fault_6+0x1c6>
    80015220:	00008517          	auipc	a0,0x8
    80015224:	d8850513          	add	a0,a0,-632 # 8001cfa8 <__func__.1+0x318>
    80015228:	1a2060ef          	jal	8001b3ca <printf>
    8001522c:	00144783          	lbu	a5,1(s0)
    80015230:	c789                	beqz	a5,8001523a <store_guest_page_fault_6+0xbe>
    80015232:	6418                	ld	a4,8(s0)
    80015234:	47dd                	li	a5,23
    80015236:	00f70c63          	beq	a4,a5,8001524e <store_guest_page_fault_6+0xd2>
    8001523a:	00008517          	auipc	a0,0x8
    8001523e:	d7650513          	add	a0,a0,-650 # 8001cfb0 <__func__.1+0x320>
    80015242:	188060ef          	jal	8001b3ca <printf>
    80015246:	02900513          	li	a0,41
    8001524a:	052050ef          	jal	8001a29c <putchar>
    8001524e:	4529                	li	a0,10
    80015250:	04c050ef          	jal	8001a29c <putchar>
    80015254:	00144783          	lbu	a5,1(s0)
    80015258:	4481                	li	s1,0
    8001525a:	c789                	beqz	a5,80015264 <store_guest_page_fault_6+0xe8>
    8001525c:	6404                	ld	s1,8(s0)
    8001525e:	14a5                	add	s1,s1,-23
    80015260:	0014b493          	seqz	s1,s1
        excpt.cause == CAUSE_SGPF
    );


    //storepte.r=0&&pte.w=1
    TEST_SETUP_EXCEPT();
    80015264:	0ff0000f          	fence
    80015268:	4785                	li	a5,1
    8001526a:	00f41023          	sh	a5,0(s0)
    8001526e:	00028797          	auipc	a5,0x28
    80015272:	dc07bd23          	sd	zero,-550(a5) # 8003d048 <excpt+0x38>
    80015276:	0ff0000f          	fence
STORE_INSTRUCTION(sh, "sh", uint16_t);
    8001527a:	001007b7          	lui	a5,0x100
    8001527e:	7771                	lui	a4,0xffffc
    80015280:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80015284:	eef7071b          	addw	a4,a4,-273 # ffffffffffffbeef <__stack_top+0xffffffff7fcfceef>
    80015288:	07b2                	sll	a5,a5,0xc
    8001528a:	00e79023          	sh	a4,0(a5)
    addr = hs_page_base(VSRWX_GI);

    sh(addr,0xbeef);   
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    8001528e:	08200593          	li	a1,130
    80015292:	0000d617          	auipc	a2,0xd
    80015296:	1ae60613          	add	a2,a2,430 # 80022440 <__func__.1+0x57b0>
    8001529a:	00008517          	auipc	a0,0x8
    8001529e:	cf650513          	add	a0,a0,-778 # 8001cf90 <__func__.1+0x300>
    800152a2:	128060ef          	jal	8001b3ca <printf>
    800152a6:	00144783          	lbu	a5,1(s0)
    800152aa:	00008597          	auipc	a1,0x8
    800152ae:	cbe58593          	add	a1,a1,-834 # 8001cf68 <__func__.1+0x2d8>
    800152b2:	c789                	beqz	a5,800152bc <store_guest_page_fault_6+0x140>
    800152b4:	6418                	ld	a4,8(s0)
    800152b6:	47dd                	li	a5,23
    800152b8:	08f70063          	beq	a4,a5,80015338 <store_guest_page_fault_6+0x1bc>
    800152bc:	00008517          	auipc	a0,0x8
    800152c0:	cec50513          	add	a0,a0,-788 # 8001cfa8 <__func__.1+0x318>
    800152c4:	106060ef          	jal	8001b3ca <printf>
    800152c8:	00144783          	lbu	a5,1(s0)
    800152cc:	c789                	beqz	a5,800152d6 <store_guest_page_fault_6+0x15a>
    800152ce:	6418                	ld	a4,8(s0)
    800152d0:	47dd                	li	a5,23
    800152d2:	00f70c63          	beq	a4,a5,800152ea <store_guest_page_fault_6+0x16e>
    800152d6:	00008517          	auipc	a0,0x8
    800152da:	cda50513          	add	a0,a0,-806 # 8001cfb0 <__func__.1+0x320>
    800152de:	0ec060ef          	jal	8001b3ca <printf>
    800152e2:	02900513          	li	a0,41
    800152e6:	7b7040ef          	jal	8001a29c <putchar>
    800152ea:	4529                	li	a0,10
    800152ec:	7b1040ef          	jal	8001a29c <putchar>
    800152f0:	cc95                	beqz	s1,8001532c <store_guest_page_fault_6+0x1b0>
    800152f2:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    800152f6:	00008597          	auipc	a1,0x8
    800152fa:	c7258593          	add	a1,a1,-910 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    800152fe:	c491                	beqz	s1,8001530a <store_guest_page_fault_6+0x18e>
    80015300:	6418                	ld	a4,8(s0)
    80015302:	47dd                	li	a5,23
    80015304:	04f70463          	beq	a4,a5,8001534c <store_guest_page_fault_6+0x1d0>
    80015308:	4481                	li	s1,0
    TEST_END();
    8001530a:	00008517          	auipc	a0,0x8
    8001530e:	d0650513          	add	a0,a0,-762 # 8001d010 <__func__.1+0x380>
    80015312:	0b8060ef          	jal	8001b3ca <printf>
    80015316:	4511                	li	a0,4
    80015318:	fc6eb0ef          	jal	80000ade <goto_priv>
    8001531c:	80aec0ef          	jal	80001326 <reset_state>

}
    80015320:	60e2                	ld	ra,24(sp)
    80015322:	6442                	ld	s0,16(sp)
    80015324:	8526                	mv	a0,s1
    80015326:	64a2                	ld	s1,8(sp)
    80015328:	6105                	add	sp,sp,32
    8001532a:	8082                	ret
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    8001532c:	4481                	li	s1,0
    TEST_END();
    8001532e:	00008597          	auipc	a1,0x8
    80015332:	c3a58593          	add	a1,a1,-966 # 8001cf68 <__func__.1+0x2d8>
    80015336:	bfd1                	j	8001530a <store_guest_page_fault_6+0x18e>
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    80015338:	00008597          	auipc	a1,0x8
    8001533c:	c2058593          	add	a1,a1,-992 # 8001cf58 <__func__.1+0x2c8>
    80015340:	bfb5                	j	800152bc <store_guest_page_fault_6+0x140>
    TEST_ASSERT("vs mode sd when the second-stage address translation pte.v=0 leads to SGPF",
    80015342:	00008597          	auipc	a1,0x8
    80015346:	c1658593          	add	a1,a1,-1002 # 8001cf58 <__func__.1+0x2c8>
    8001534a:	bdd9                	j	80015220 <store_guest_page_fault_6+0xa4>
    TEST_END();
    8001534c:	00008597          	auipc	a1,0x8
    80015350:	c0c58593          	add	a1,a1,-1012 # 8001cf58 <__func__.1+0x2c8>
    80015354:	bf5d                	j	8001530a <store_guest_page_fault_6+0x18e>

0000000080015356 <store_guest_page_fault_7>:

bool store_guest_page_fault_7(){
    80015356:	1101                	add	sp,sp,-32

    TEST_START();
    80015358:	00007597          	auipc	a1,0x7
    8001535c:	31058593          	add	a1,a1,784 # 8001c668 <__func__.14>
    80015360:	00008517          	auipc	a0,0x8
    80015364:	c1850513          	add	a0,a0,-1000 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_7(){
    80015368:	ec06                	sd	ra,24(sp)
    8001536a:	e822                	sd	s0,16(sp)
    8001536c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001536e:	05c060ef          	jal	8001b3ca <printf>
    80015372:	4529                	li	a0,10
    80015374:	729040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015378:	450d                	li	a0,3
    8001537a:	f64eb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001537e:	a62eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015382:	ca4eb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015386:	4509                	li	a0,2
    80015388:	f56eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001538c:	b28eb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    80015390:	4509                	li	a0,2
    80015392:	f4ceb0ef          	jal	80000ade <goto_priv>

    //storesstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80015396:	0ff0000f          	fence
    8001539a:	4785                	li	a5,1
    8001539c:	00028417          	auipc	s0,0x28
    800153a0:	c7440413          	add	s0,s0,-908 # 8003d010 <excpt>
    800153a4:	00f41023          	sh	a5,0(s0)
    800153a8:	00028797          	auipc	a5,0x28
    800153ac:	ca07b023          	sd	zero,-864(a5) # 8003d048 <excpt+0x38>
    800153b0:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800153b4:	000807b7          	lui	a5,0x80
    800153b8:	1007b073          	csrc	sstatus,a5
STORE_INSTRUCTION(sd, "sd", uint64_t);
    800153bc:	37ab77b7          	lui	a5,0x37ab7
    800153c0:	00100737          	lui	a4,0x100
    800153c4:	078a                	sll	a5,a5,0x2
    800153c6:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    800153ca:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800153ce:	0732                	sll	a4,a4,0xc
    800153d0:	00f73023          	sd	a5,0(a4)
    sd(vaddr,0xdeadbeef);
    TEST_ASSERT("vs mode sd when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    800153d4:	08200593          	li	a1,130
    800153d8:	0000d617          	auipc	a2,0xd
    800153dc:	0c060613          	add	a2,a2,192 # 80022498 <__func__.1+0x5808>
    800153e0:	00008517          	auipc	a0,0x8
    800153e4:	bb050513          	add	a0,a0,-1104 # 8001cf90 <__func__.1+0x300>
    800153e8:	7e3050ef          	jal	8001b3ca <printf>
    800153ec:	00144783          	lbu	a5,1(s0)
    800153f0:	00008597          	auipc	a1,0x8
    800153f4:	b7858593          	add	a1,a1,-1160 # 8001cf68 <__func__.1+0x2d8>
    800153f8:	c789                	beqz	a5,80015402 <store_guest_page_fault_7+0xac>
    800153fa:	6418                	ld	a4,8(s0)
    800153fc:	47dd                	li	a5,23
    800153fe:	06f70e63          	beq	a4,a5,8001547a <store_guest_page_fault_7+0x124>
    80015402:	00008517          	auipc	a0,0x8
    80015406:	ba650513          	add	a0,a0,-1114 # 8001cfa8 <__func__.1+0x318>
    8001540a:	7c1050ef          	jal	8001b3ca <printf>
    8001540e:	00144783          	lbu	a5,1(s0)
    80015412:	c789                	beqz	a5,8001541c <store_guest_page_fault_7+0xc6>
    80015414:	6418                	ld	a4,8(s0)
    80015416:	47dd                	li	a5,23
    80015418:	00f70c63          	beq	a4,a5,80015430 <store_guest_page_fault_7+0xda>
    8001541c:	00008517          	auipc	a0,0x8
    80015420:	b9450513          	add	a0,a0,-1132 # 8001cfb0 <__func__.1+0x320>
    80015424:	7a7050ef          	jal	8001b3ca <printf>
    80015428:	02900513          	li	a0,41
    8001542c:	671040ef          	jal	8001a29c <putchar>
    80015430:	4529                	li	a0,10
    80015432:	66b040ef          	jal	8001a29c <putchar>
    80015436:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    8001543a:	00008597          	auipc	a1,0x8
    8001543e:	b2e58593          	add	a1,a1,-1234 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode sd when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80015442:	c491                	beqz	s1,8001544e <store_guest_page_fault_7+0xf8>
    80015444:	6418                	ld	a4,8(s0)
    80015446:	47dd                	li	a5,23
    80015448:	02f70463          	beq	a4,a5,80015470 <store_guest_page_fault_7+0x11a>
    8001544c:	4481                	li	s1,0
    TEST_END();
    8001544e:	00008517          	auipc	a0,0x8
    80015452:	bc250513          	add	a0,a0,-1086 # 8001d010 <__func__.1+0x380>
    80015456:	775050ef          	jal	8001b3ca <printf>
    8001545a:	4511                	li	a0,4
    8001545c:	e82eb0ef          	jal	80000ade <goto_priv>
    80015460:	ec7eb0ef          	jal	80001326 <reset_state>
}
    80015464:	60e2                	ld	ra,24(sp)
    80015466:	6442                	ld	s0,16(sp)
    80015468:	8526                	mv	a0,s1
    8001546a:	64a2                	ld	s1,8(sp)
    8001546c:	6105                	add	sp,sp,32
    8001546e:	8082                	ret
    TEST_END();
    80015470:	00008597          	auipc	a1,0x8
    80015474:	ae858593          	add	a1,a1,-1304 # 8001cf58 <__func__.1+0x2c8>
    80015478:	bfd9                	j	8001544e <store_guest_page_fault_7+0xf8>
    TEST_ASSERT("vs mode sd when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    8001547a:	00008597          	auipc	a1,0x8
    8001547e:	ade58593          	add	a1,a1,-1314 # 8001cf58 <__func__.1+0x2c8>
    80015482:	b741                	j	80015402 <store_guest_page_fault_7+0xac>

0000000080015484 <store_guest_page_fault_8>:

bool store_guest_page_fault_8(){
    80015484:	1101                	add	sp,sp,-32

    TEST_START();
    80015486:	00007597          	auipc	a1,0x7
    8001548a:	20258593          	add	a1,a1,514 # 8001c688 <__func__.13>
    8001548e:	00008517          	auipc	a0,0x8
    80015492:	aea50513          	add	a0,a0,-1302 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_8(){
    80015496:	ec06                	sd	ra,24(sp)
    80015498:	e822                	sd	s0,16(sp)
    8001549a:	e426                	sd	s1,8(sp)
    TEST_START();
    8001549c:	72f050ef          	jal	8001b3ca <printf>
    800154a0:	4529                	li	a0,10
    800154a2:	5fb040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800154a6:	450d                	li	a0,3
    800154a8:	e36eb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800154ac:	934eb0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800154b0:	b76eb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800154b4:	4509                	li	a0,2
    800154b6:	e28eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800154ba:	9faeb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    800154be:	4509                	li	a0,2
    800154c0:	e1eeb0ef          	jal	80000ade <goto_priv>


    //storesstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    800154c4:	0ff0000f          	fence
    800154c8:	4785                	li	a5,1
    800154ca:	00028417          	auipc	s0,0x28
    800154ce:	b4640413          	add	s0,s0,-1210 # 8003d010 <excpt>
    800154d2:	00f41023          	sh	a5,0(s0)
    800154d6:	00028797          	auipc	a5,0x28
    800154da:	b607b923          	sd	zero,-1166(a5) # 8003d048 <excpt+0x38>
    800154de:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    800154e2:	000807b7          	lui	a5,0x80
    800154e6:	1007a073          	csrs	sstatus,a5
STORE_INSTRUCTION(sh, "sh", uint16_t);
    800154ea:	001007b7          	lui	a5,0x100
    800154ee:	7771                	lui	a4,0xffffc
    800154f0:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    800154f4:	eef7071b          	addw	a4,a4,-273 # ffffffffffffbeef <__stack_top+0xffffffff7fcfceef>
    800154f8:	07b2                	sll	a5,a5,0xc
    800154fa:	00e79023          	sh	a4,0(a5)
    sh(vaddr,0xbeef);
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    800154fe:	08200593          	li	a1,130
    80015502:	0000d617          	auipc	a2,0xd
    80015506:	ff660613          	add	a2,a2,-10 # 800224f8 <__func__.1+0x5868>
    8001550a:	00008517          	auipc	a0,0x8
    8001550e:	a8650513          	add	a0,a0,-1402 # 8001cf90 <__func__.1+0x300>
    80015512:	6b9050ef          	jal	8001b3ca <printf>
    80015516:	00144783          	lbu	a5,1(s0)
    8001551a:	00008597          	auipc	a1,0x8
    8001551e:	a4e58593          	add	a1,a1,-1458 # 8001cf68 <__func__.1+0x2d8>
    80015522:	c789                	beqz	a5,8001552c <store_guest_page_fault_8+0xa8>
    80015524:	6418                	ld	a4,8(s0)
    80015526:	47dd                	li	a5,23
    80015528:	08f70663          	beq	a4,a5,800155b4 <store_guest_page_fault_8+0x130>
    8001552c:	00008517          	auipc	a0,0x8
    80015530:	a7c50513          	add	a0,a0,-1412 # 8001cfa8 <__func__.1+0x318>
    80015534:	697050ef          	jal	8001b3ca <printf>
    80015538:	00144783          	lbu	a5,1(s0)
    8001553c:	c789                	beqz	a5,80015546 <store_guest_page_fault_8+0xc2>
    8001553e:	6418                	ld	a4,8(s0)
    80015540:	47dd                	li	a5,23
    80015542:	00f70c63          	beq	a4,a5,8001555a <store_guest_page_fault_8+0xd6>
    80015546:	00008517          	auipc	a0,0x8
    8001554a:	a6a50513          	add	a0,a0,-1430 # 8001cfb0 <__func__.1+0x320>
    8001554e:	67d050ef          	jal	8001b3ca <printf>
    80015552:	02900513          	li	a0,41
    80015556:	547040ef          	jal	8001a29c <putchar>
    8001555a:	4529                	li	a0,10
    8001555c:	541040ef          	jal	8001a29c <putchar>
    80015560:	00144483          	lbu	s1,1(s0)
    80015564:	c489                	beqz	s1,8001556e <store_guest_page_fault_8+0xea>
    80015566:	6418                	ld	a4,8(s0)
    80015568:	47dd                	li	a5,23
    8001556a:	02f70c63          	beq	a4,a5,800155a2 <store_guest_page_fault_8+0x11e>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001556e:	000807b7          	lui	a5,0x80
    80015572:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80015576:	4481                	li	s1,0

    TEST_END();
    80015578:	00008597          	auipc	a1,0x8
    8001557c:	9f058593          	add	a1,a1,-1552 # 8001cf68 <__func__.1+0x2d8>
    80015580:	00008517          	auipc	a0,0x8
    80015584:	a9050513          	add	a0,a0,-1392 # 8001d010 <__func__.1+0x380>
    80015588:	643050ef          	jal	8001b3ca <printf>
    8001558c:	4511                	li	a0,4
    8001558e:	d50eb0ef          	jal	80000ade <goto_priv>
    80015592:	d95eb0ef          	jal	80001326 <reset_state>
}
    80015596:	60e2                	ld	ra,24(sp)
    80015598:	6442                	ld	s0,16(sp)
    8001559a:	8526                	mv	a0,s1
    8001559c:	64a2                	ld	s1,8(sp)
    8001559e:	6105                	add	sp,sp,32
    800155a0:	8082                	ret
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    800155a2:	000807b7          	lui	a5,0x80
    800155a6:	1007b073          	csrc	sstatus,a5
    TEST_END();
    800155aa:	00008597          	auipc	a1,0x8
    800155ae:	9ae58593          	add	a1,a1,-1618 # 8001cf58 <__func__.1+0x2c8>
    800155b2:	b7f9                	j	80015580 <store_guest_page_fault_8+0xfc>
    TEST_ASSERT("vs mode sh when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    800155b4:	00008597          	auipc	a1,0x8
    800155b8:	9a458593          	add	a1,a1,-1628 # 8001cf58 <__func__.1+0x2c8>
    800155bc:	bf85                	j	8001552c <store_guest_page_fault_8+0xa8>

00000000800155be <store_guest_page_fault_9>:

bool store_guest_page_fault_9(){
    800155be:	1101                	add	sp,sp,-32

    TEST_START();
    800155c0:	00007597          	auipc	a1,0x7
    800155c4:	0e858593          	add	a1,a1,232 # 8001c6a8 <__func__.12>
    800155c8:	00008517          	auipc	a0,0x8
    800155cc:	9b050513          	add	a0,a0,-1616 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_9(){
    800155d0:	ec06                	sd	ra,24(sp)
    800155d2:	e822                	sd	s0,16(sp)
    800155d4:	e426                	sd	s1,8(sp)
    TEST_START();
    800155d6:	5f5050ef          	jal	8001b3ca <printf>
    800155da:	4529                	li	a0,10
    800155dc:	4c1040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800155e0:	450d                	li	a0,3
    800155e2:	cfceb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800155e6:	ffbea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800155ea:	a3ceb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800155ee:	4509                	li	a0,2
    800155f0:	ceeeb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800155f4:	8c0eb0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_M);
    800155f8:	4511                	li	a0,4
    800155fa:	ce4eb0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_VSSTATUS, SSTATUS_SUM);
    800155fe:	000407b7          	lui	a5,0x40
    80015602:	2007b073          	csrc	vsstatus,a5

    goto_priv(PRIV_VS);
    80015606:	4509                	li	a0,2
    80015608:	cd6eb0ef          	jal	80000ade <goto_priv>

    //hsvdvsstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    8001560c:	0ff0000f          	fence
    80015610:	4785                	li	a5,1
    80015612:	00028417          	auipc	s0,0x28
    80015616:	9fe40413          	add	s0,s0,-1538 # 8003d010 <excpt>
    8001561a:	00f41023          	sh	a5,0(s0)
    8001561e:	00028797          	auipc	a5,0x28
    80015622:	a207b523          	sd	zero,-1494(a5) # 8003d048 <excpt+0x38>
    80015626:	0ff0000f          	fence
STORE_INSTRUCTION(sd, "sd", uint64_t);
    8001562a:	37ab77b7          	lui	a5,0x37ab7
    8001562e:	00080737          	lui	a4,0x80
    80015632:	078a                	sll	a5,a5,0x2
    80015634:	076d                	add	a4,a4,27 # 8001b <_test_table_size+0x8001a>
    80015636:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001563a:	0736                	sll	a4,a4,0xd
    8001563c:	00f73023          	sd	a5,0(a4)
    vaddr = hs_page_base(VSURWX_GUX);


    sd(vaddr,0xdeadbeef);
    TEST_ASSERT("hs mode sd u mode page when vsstatus.sum=0 leads to SPF",
    80015640:	08200593          	li	a1,130
    80015644:	0000d617          	auipc	a2,0xd
    80015648:	f2460613          	add	a2,a2,-220 # 80022568 <__func__.1+0x58d8>
    8001564c:	00008517          	auipc	a0,0x8
    80015650:	94450513          	add	a0,a0,-1724 # 8001cf90 <__func__.1+0x300>
    80015654:	577050ef          	jal	8001b3ca <printf>
    80015658:	00144783          	lbu	a5,1(s0)
    8001565c:	00008597          	auipc	a1,0x8
    80015660:	90c58593          	add	a1,a1,-1780 # 8001cf68 <__func__.1+0x2d8>
    80015664:	c789                	beqz	a5,8001566e <store_guest_page_fault_9+0xb0>
    80015666:	6418                	ld	a4,8(s0)
    80015668:	47bd                	li	a5,15
    8001566a:	06f70e63          	beq	a4,a5,800156e6 <store_guest_page_fault_9+0x128>
    8001566e:	00008517          	auipc	a0,0x8
    80015672:	93a50513          	add	a0,a0,-1734 # 8001cfa8 <__func__.1+0x318>
    80015676:	555050ef          	jal	8001b3ca <printf>
    8001567a:	00144783          	lbu	a5,1(s0)
    8001567e:	c789                	beqz	a5,80015688 <store_guest_page_fault_9+0xca>
    80015680:	6418                	ld	a4,8(s0)
    80015682:	47bd                	li	a5,15
    80015684:	00f70c63          	beq	a4,a5,8001569c <store_guest_page_fault_9+0xde>
    80015688:	00008517          	auipc	a0,0x8
    8001568c:	92850513          	add	a0,a0,-1752 # 8001cfb0 <__func__.1+0x320>
    80015690:	53b050ef          	jal	8001b3ca <printf>
    80015694:	02900513          	li	a0,41
    80015698:	405040ef          	jal	8001a29c <putchar>
    8001569c:	4529                	li	a0,10
    8001569e:	3ff040ef          	jal	8001a29c <putchar>
    800156a2:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    TEST_END();
    800156a6:	00008597          	auipc	a1,0x8
    800156aa:	8c258593          	add	a1,a1,-1854 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sd u mode page when vsstatus.sum=0 leads to SPF",
    800156ae:	c491                	beqz	s1,800156ba <store_guest_page_fault_9+0xfc>
    800156b0:	6418                	ld	a4,8(s0)
    800156b2:	47bd                	li	a5,15
    800156b4:	02f70463          	beq	a4,a5,800156dc <store_guest_page_fault_9+0x11e>
    800156b8:	4481                	li	s1,0
    TEST_END();
    800156ba:	00008517          	auipc	a0,0x8
    800156be:	95650513          	add	a0,a0,-1706 # 8001d010 <__func__.1+0x380>
    800156c2:	509050ef          	jal	8001b3ca <printf>
    800156c6:	4511                	li	a0,4
    800156c8:	c16eb0ef          	jal	80000ade <goto_priv>
    800156cc:	c5beb0ef          	jal	80001326 <reset_state>
}
    800156d0:	60e2                	ld	ra,24(sp)
    800156d2:	6442                	ld	s0,16(sp)
    800156d4:	8526                	mv	a0,s1
    800156d6:	64a2                	ld	s1,8(sp)
    800156d8:	6105                	add	sp,sp,32
    800156da:	8082                	ret
    TEST_END();
    800156dc:	00008597          	auipc	a1,0x8
    800156e0:	87c58593          	add	a1,a1,-1924 # 8001cf58 <__func__.1+0x2c8>
    800156e4:	bfd9                	j	800156ba <store_guest_page_fault_9+0xfc>
    TEST_ASSERT("hs mode sd u mode page when vsstatus.sum=0 leads to SPF",
    800156e6:	00008597          	auipc	a1,0x8
    800156ea:	87258593          	add	a1,a1,-1934 # 8001cf58 <__func__.1+0x2c8>
    800156ee:	b741                	j	8001566e <store_guest_page_fault_9+0xb0>

00000000800156f0 <store_guest_page_fault_10>:

bool store_guest_page_fault_10(){
    800156f0:	1141                	add	sp,sp,-16

    TEST_START();
    800156f2:	00007597          	auipc	a1,0x7
    800156f6:	fd658593          	add	a1,a1,-42 # 8001c6c8 <__func__.11>
    800156fa:	00008517          	auipc	a0,0x8
    800156fe:	87e50513          	add	a0,a0,-1922 # 8001cf78 <__func__.1+0x2e8>
bool store_guest_page_fault_10(){
    80015702:	e406                	sd	ra,8(sp)
    80015704:	e022                	sd	s0,0(sp)
    TEST_START();
    80015706:	4c5050ef          	jal	8001b3ca <printf>
    8001570a:	4529                	li	a0,10
    8001570c:	391040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015710:	450d                	li	a0,3
    80015712:	bcceb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015716:	ecbea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001571a:	90ceb0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001571e:	4509                	li	a0,2
    80015720:	bbeeb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015724:	f91ea0ef          	jal	800006b4 <vspt_init>

    goto_priv(PRIV_M);
    80015728:	4511                	li	a0,4
    8001572a:	bb4eb0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_VSSTATUS, SSTATUS_SUM);
    8001572e:	000407b7          	lui	a5,0x40
    80015732:	2007a073          	csrs	vsstatus,a5

    uintptr_t vaddr;
    uintptr_t addr;

    goto_priv(PRIV_VS);
    80015736:	4509                	li	a0,2
    80015738:	ba6eb0ef          	jal	80000ade <goto_priv>

    //hsvdvsstatus.SUM=1SU
    vaddr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    8001573c:	0ff0000f          	fence
    80015740:	4785                	li	a5,1
    80015742:	00028417          	auipc	s0,0x28
    80015746:	8ce40413          	add	s0,s0,-1842 # 8003d010 <excpt>
    8001574a:	00f41023          	sh	a5,0(s0)
    8001574e:	00028797          	auipc	a5,0x28
    80015752:	8e07bd23          	sd	zero,-1798(a5) # 8003d048 <excpt+0x38>
    80015756:	0ff0000f          	fence
    8001575a:	37ab77b7          	lui	a5,0x37ab7
    8001575e:	00080737          	lui	a4,0x80
    80015762:	078a                	sll	a5,a5,0x2
    80015764:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80015766:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001576a:	0736                	sll	a4,a4,0xd
    8001576c:	00f73023          	sd	a5,0(a4)
    sd(vaddr,0xdeadbeef);
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=1 successful",
    80015770:	08200593          	li	a1,130
    80015774:	0000c617          	auipc	a2,0xc
    80015778:	35c60613          	add	a2,a2,860 # 80021ad0 <__func__.1+0x4e40>
    8001577c:	00008517          	auipc	a0,0x8
    80015780:	81450513          	add	a0,a0,-2028 # 8001cf90 <__func__.1+0x300>
    80015784:	447050ef          	jal	8001b3ca <printf>
    80015788:	00144783          	lbu	a5,1(s0)
    8001578c:	00007597          	auipc	a1,0x7
    80015790:	7cc58593          	add	a1,a1,1996 # 8001cf58 <__func__.1+0x2c8>
    80015794:	c789                	beqz	a5,8001579e <store_guest_page_fault_10+0xae>
    80015796:	00007597          	auipc	a1,0x7
    8001579a:	7d258593          	add	a1,a1,2002 # 8001cf68 <__func__.1+0x2d8>
    8001579e:	00008517          	auipc	a0,0x8
    800157a2:	80a50513          	add	a0,a0,-2038 # 8001cfa8 <__func__.1+0x318>
    800157a6:	425050ef          	jal	8001b3ca <printf>
    800157aa:	00144783          	lbu	a5,1(s0)
    800157ae:	e3b1                	bnez	a5,800157f2 <store_guest_page_fault_10+0x102>
    800157b0:	4529                	li	a0,10
    800157b2:	2eb040ef          	jal	8001a29c <putchar>
    800157b6:	00144783          	lbu	a5,1(s0)
    800157ba:	e795                	bnez	a5,800157e6 <store_guest_page_fault_10+0xf6>
    800157bc:	4405                	li	s0,1


    //pte.d=0A
    //pte.d=1A

    TEST_END();
    800157be:	00007597          	auipc	a1,0x7
    800157c2:	79a58593          	add	a1,a1,1946 # 8001cf58 <__func__.1+0x2c8>
    800157c6:	00008517          	auipc	a0,0x8
    800157ca:	84a50513          	add	a0,a0,-1974 # 8001d010 <__func__.1+0x380>
    800157ce:	3fd050ef          	jal	8001b3ca <printf>
    800157d2:	4511                	li	a0,4
    800157d4:	b0aeb0ef          	jal	80000ade <goto_priv>
    800157d8:	b4feb0ef          	jal	80001326 <reset_state>
}
    800157dc:	60a2                	ld	ra,8(sp)
    800157de:	8522                	mv	a0,s0
    800157e0:	6402                	ld	s0,0(sp)
    800157e2:	0141                	add	sp,sp,16
    800157e4:	8082                	ret
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=1 successful",
    800157e6:	4401                	li	s0,0
    TEST_END();
    800157e8:	00007597          	auipc	a1,0x7
    800157ec:	78058593          	add	a1,a1,1920 # 8001cf68 <__func__.1+0x2d8>
    800157f0:	bfd9                	j	800157c6 <store_guest_page_fault_10+0xd6>
    TEST_ASSERT("vs mode sd u mode page when vsstatus.sum=1 successful",
    800157f2:	00007517          	auipc	a0,0x7
    800157f6:	7be50513          	add	a0,a0,1982 # 8001cfb0 <__func__.1+0x320>
    800157fa:	3d1050ef          	jal	8001b3ca <printf>
    800157fe:	02900513          	li	a0,41
    80015802:	29b040ef          	jal	8001a29c <putchar>
    80015806:	b76d                	j	800157b0 <store_guest_page_fault_10+0xc0>

0000000080015808 <amo_guest_page_fault_1>:

bool amo_guest_page_fault_1(){
    80015808:	1101                	add	sp,sp,-32

    TEST_START();
    8001580a:	00007597          	auipc	a1,0x7
    8001580e:	ede58593          	add	a1,a1,-290 # 8001c6e8 <__func__.10>
    80015812:	00007517          	auipc	a0,0x7
    80015816:	76650513          	add	a0,a0,1894 # 8001cf78 <__func__.1+0x2e8>
bool amo_guest_page_fault_1(){
    8001581a:	ec06                	sd	ra,24(sp)
    8001581c:	e822                	sd	s0,16(sp)
    8001581e:	e426                	sd	s1,8(sp)
    80015820:	e04a                	sd	s2,0(sp)
    TEST_START();
    80015822:	3a9050ef          	jal	8001b3ca <printf>
    80015826:	4529                	li	a0,10
    80015828:	275040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    8001582c:	450d                	li	a0,3
    8001582e:	ab0eb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015832:	dafea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015836:	ff1ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    8001583a:	4509                	li	a0,2
    8001583c:	aa2eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015840:	e75ea0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0x1;  
    goto_priv(PRIV_VS);
    80015844:	4509                	li	a0,2
    80015846:	a98eb0ef          	jal	80000ade <goto_priv>


    //,pte.v=0
    TEST_SETUP_EXCEPT();
    8001584a:	0ff0000f          	fence
    8001584e:	4785                	li	a5,1
    80015850:	00027417          	auipc	s0,0x27
    80015854:	7c040413          	add	s0,s0,1984 # 8003d010 <excpt>
    80015858:	00f41023          	sh	a5,0(s0)
    8001585c:	00027797          	auipc	a5,0x27
    80015860:	7e07b623          	sd	zero,2028(a5) # 8003d048 <excpt+0x38>
    80015864:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_w, "amoadd.w", uint32_t);
    80015868:	001007b7          	lui	a5,0x100
    8001586c:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80015870:	4705                	li	a4,1
    80015872:	07b2                	sll	a5,a5,0xc
    80015874:	00e7a72f          	amoadd.w	a4,a4,(a5)


    addr = hs_page_base(VSRWX_GI);
    value = amoadd_w(addr,value);
    
    TEST_ASSERT("s mode amoadd_w when the second-stage address translation pte.v=0 leads to SGPF",
    80015878:	08200593          	li	a1,130
    8001587c:	0000d617          	auipc	a2,0xd
    80015880:	d2460613          	add	a2,a2,-732 # 800225a0 <__func__.1+0x5910>
    80015884:	00007517          	auipc	a0,0x7
    80015888:	70c50513          	add	a0,a0,1804 # 8001cf90 <__func__.1+0x300>
    value = amoadd_w(addr,value);
    8001588c:	02071493          	sll	s1,a4,0x20
    TEST_ASSERT("s mode amoadd_w when the second-stage address translation pte.v=0 leads to SGPF",
    80015890:	33b050ef          	jal	8001b3ca <printf>
    80015894:	00144783          	lbu	a5,1(s0)
    value = amoadd_w(addr,value);
    80015898:	9081                	srl	s1,s1,0x20
    TEST_ASSERT("s mode amoadd_w when the second-stage address translation pte.v=0 leads to SGPF",
    8001589a:	00007597          	auipc	a1,0x7
    8001589e:	6ce58593          	add	a1,a1,1742 # 8001cf68 <__func__.1+0x2d8>
    800158a2:	c789                	beqz	a5,800158ac <amo_guest_page_fault_1+0xa4>
    800158a4:	6418                	ld	a4,8(s0)
    800158a6:	47dd                	li	a5,23
    800158a8:	12f70463          	beq	a4,a5,800159d0 <amo_guest_page_fault_1+0x1c8>
    800158ac:	00007517          	auipc	a0,0x7
    800158b0:	6fc50513          	add	a0,a0,1788 # 8001cfa8 <__func__.1+0x318>
    800158b4:	317050ef          	jal	8001b3ca <printf>
    800158b8:	00144783          	lbu	a5,1(s0)
    800158bc:	c789                	beqz	a5,800158c6 <amo_guest_page_fault_1+0xbe>
    800158be:	6418                	ld	a4,8(s0)
    800158c0:	47dd                	li	a5,23
    800158c2:	00f70c63          	beq	a4,a5,800158da <amo_guest_page_fault_1+0xd2>
    800158c6:	00007517          	auipc	a0,0x7
    800158ca:	6ea50513          	add	a0,a0,1770 # 8001cfb0 <__func__.1+0x320>
    800158ce:	2fd050ef          	jal	8001b3ca <printf>
    800158d2:	02900513          	li	a0,41
    800158d6:	1c7040ef          	jal	8001a29c <putchar>
    800158da:	4529                	li	a0,10
    800158dc:	1c1040ef          	jal	8001a29c <putchar>
    800158e0:	00144783          	lbu	a5,1(s0)
    800158e4:	4901                	li	s2,0
    800158e6:	c791                	beqz	a5,800158f2 <amo_guest_page_fault_1+0xea>
    800158e8:	00843903          	ld	s2,8(s0)
    800158ec:	1925                	add	s2,s2,-23
    800158ee:	00193913          	seqz	s2,s2
        excpt.cause == CAUSE_SGPF
    );


    //pte.r=0&&pte.w=1
    TEST_SETUP_EXCEPT();
    800158f2:	0ff0000f          	fence
    800158f6:	4785                	li	a5,1
    800158f8:	00f41023          	sh	a5,0(s0)
    800158fc:	00027797          	auipc	a5,0x27
    80015900:	7407b623          	sd	zero,1868(a5) # 8003d048 <excpt+0x38>
    80015904:	0ff0000f          	fence
AMO_INSTRUCTION(amomax_d, "amomax.d", uint64_t);
    80015908:	001007b7          	lui	a5,0x100
    8001590c:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80015910:	8726                	mv	a4,s1
    80015912:	07b2                	sll	a5,a5,0xc
    80015914:	a0e7b72f          	amomax.d	a4,a4,(a5)
    vaddr = hs_page_base(VSRWX_GI);
    value = amomax_d(vaddr,value);

    TEST_ASSERT("s mode amomax_d when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    80015918:	08200593          	li	a1,130
    8001591c:	0000d617          	auipc	a2,0xd
    80015920:	cd460613          	add	a2,a2,-812 # 800225f0 <__func__.1+0x5960>
    80015924:	00007517          	auipc	a0,0x7
    80015928:	66c50513          	add	a0,a0,1644 # 8001cf90 <__func__.1+0x300>
    8001592c:	29f050ef          	jal	8001b3ca <printf>
    80015930:	00144783          	lbu	a5,1(s0)
    80015934:	00007597          	auipc	a1,0x7
    80015938:	63458593          	add	a1,a1,1588 # 8001cf68 <__func__.1+0x2d8>
    8001593c:	c789                	beqz	a5,80015946 <amo_guest_page_fault_1+0x13e>
    8001593e:	6418                	ld	a4,8(s0)
    80015940:	47dd                	li	a5,23
    80015942:	08f70263          	beq	a4,a5,800159c6 <amo_guest_page_fault_1+0x1be>
    80015946:	00007517          	auipc	a0,0x7
    8001594a:	66250513          	add	a0,a0,1634 # 8001cfa8 <__func__.1+0x318>
    8001594e:	27d050ef          	jal	8001b3ca <printf>
    80015952:	00144783          	lbu	a5,1(s0)
    80015956:	c789                	beqz	a5,80015960 <amo_guest_page_fault_1+0x158>
    80015958:	6418                	ld	a4,8(s0)
    8001595a:	47dd                	li	a5,23
    8001595c:	00f70c63          	beq	a4,a5,80015974 <amo_guest_page_fault_1+0x16c>
    80015960:	00007517          	auipc	a0,0x7
    80015964:	65050513          	add	a0,a0,1616 # 8001cfb0 <__func__.1+0x320>
    80015968:	263050ef          	jal	8001b3ca <printf>
    8001596c:	02900513          	li	a0,41
    80015970:	12d040ef          	jal	8001a29c <putchar>
    80015974:	4529                	li	a0,10
    80015976:	127040ef          	jal	8001a29c <putchar>
    8001597a:	04090063          	beqz	s2,800159ba <amo_guest_page_fault_1+0x1b2>
    8001597e:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    80015982:	00007597          	auipc	a1,0x7
    80015986:	5e658593          	add	a1,a1,1510 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("s mode amomax_d when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    8001598a:	c491                	beqz	s1,80015996 <amo_guest_page_fault_1+0x18e>
    8001598c:	6418                	ld	a4,8(s0)
    8001598e:	47dd                	li	a5,23
    80015990:	04f70563          	beq	a4,a5,800159da <amo_guest_page_fault_1+0x1d2>
    80015994:	4481                	li	s1,0
    TEST_END();
    80015996:	00007517          	auipc	a0,0x7
    8001599a:	67a50513          	add	a0,a0,1658 # 8001d010 <__func__.1+0x380>
    8001599e:	22d050ef          	jal	8001b3ca <printf>
    800159a2:	4511                	li	a0,4
    800159a4:	93aeb0ef          	jal	80000ade <goto_priv>
    800159a8:	97feb0ef          	jal	80001326 <reset_state>
}
    800159ac:	60e2                	ld	ra,24(sp)
    800159ae:	6442                	ld	s0,16(sp)
    800159b0:	6902                	ld	s2,0(sp)
    800159b2:	8526                	mv	a0,s1
    800159b4:	64a2                	ld	s1,8(sp)
    800159b6:	6105                	add	sp,sp,32
    800159b8:	8082                	ret
    TEST_ASSERT("s mode amomax_d when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    800159ba:	4481                	li	s1,0
    TEST_END();
    800159bc:	00007597          	auipc	a1,0x7
    800159c0:	5ac58593          	add	a1,a1,1452 # 8001cf68 <__func__.1+0x2d8>
    800159c4:	bfc9                	j	80015996 <amo_guest_page_fault_1+0x18e>
    TEST_ASSERT("s mode amomax_d when the second-stage address translation pte.v=0 and pte.r=0 leads to SGPF",
    800159c6:	00007597          	auipc	a1,0x7
    800159ca:	59258593          	add	a1,a1,1426 # 8001cf58 <__func__.1+0x2c8>
    800159ce:	bfa5                	j	80015946 <amo_guest_page_fault_1+0x13e>
    TEST_ASSERT("s mode amoadd_w when the second-stage address translation pte.v=0 leads to SGPF",
    800159d0:	00007597          	auipc	a1,0x7
    800159d4:	58858593          	add	a1,a1,1416 # 8001cf58 <__func__.1+0x2c8>
    800159d8:	bdd1                	j	800158ac <amo_guest_page_fault_1+0xa4>
    TEST_END();
    800159da:	00007597          	auipc	a1,0x7
    800159de:	57e58593          	add	a1,a1,1406 # 8001cf58 <__func__.1+0x2c8>
    800159e2:	bf55                	j	80015996 <amo_guest_page_fault_1+0x18e>

00000000800159e4 <amo_guest_page_fault_2>:

bool amo_guest_page_fault_2(){
    800159e4:	1101                	add	sp,sp,-32

    TEST_START();
    800159e6:	00007597          	auipc	a1,0x7
    800159ea:	d1a58593          	add	a1,a1,-742 # 8001c700 <__func__.9>
    800159ee:	00007517          	auipc	a0,0x7
    800159f2:	58a50513          	add	a0,a0,1418 # 8001cf78 <__func__.1+0x2e8>
bool amo_guest_page_fault_2(){
    800159f6:	ec06                	sd	ra,24(sp)
    800159f8:	e822                	sd	s0,16(sp)
    800159fa:	e426                	sd	s1,8(sp)
    TEST_START();
    800159fc:	1cf050ef          	jal	8001b3ca <printf>
    80015a00:	4529                	li	a0,10
    80015a02:	09b040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015a06:	450d                	li	a0,3
    80015a08:	8d6eb0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015a0c:	bd5ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015a10:	e17ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015a14:	4509                	li	a0,2
    80015a16:	8c8eb0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015a1a:	c9bea0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0xdeadbeef;  
    goto_priv(PRIV_VS);
    80015a1e:	4509                	li	a0,2
    80015a20:	8beeb0ef          	jal	80000ade <goto_priv>
    //sstatus.MXR=0pte.r=0
    TEST_SETUP_EXCEPT();
    80015a24:	0ff0000f          	fence
    80015a28:	4785                	li	a5,1
    80015a2a:	00027417          	auipc	s0,0x27
    80015a2e:	5e640413          	add	s0,s0,1510 # 8003d010 <excpt>
    80015a32:	00f41023          	sh	a5,0(s0)
    80015a36:	00027797          	auipc	a5,0x27
    80015a3a:	6007b923          	sd	zero,1554(a5) # 8003d048 <excpt+0x38>
    80015a3e:	0ff0000f          	fence
    addr = hs_page_base(VSRWX_GI);

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80015a42:	000807b7          	lui	a5,0x80
    80015a46:	1007b073          	csrc	sstatus,a5
AMO_INSTRUCTION(amoswap_d, "amoswap.d", uint64_t);
    80015a4a:	37ab77b7          	lui	a5,0x37ab7
    80015a4e:	00100737          	lui	a4,0x100
    80015a52:	078a                	sll	a5,a5,0x2
    80015a54:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    80015a58:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80015a5c:	0732                	sll	a4,a4,0xc
    80015a5e:	08f737af          	amoswap.d	a5,a5,(a4)
    value = amoswap_d(addr,value);
    TEST_ASSERT("s mode amoswap_d when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80015a62:	08200593          	li	a1,130
    80015a66:	0000d617          	auipc	a2,0xd
    80015a6a:	bea60613          	add	a2,a2,-1046 # 80022650 <__func__.1+0x59c0>
    80015a6e:	00007517          	auipc	a0,0x7
    80015a72:	52250513          	add	a0,a0,1314 # 8001cf90 <__func__.1+0x300>
    80015a76:	155050ef          	jal	8001b3ca <printf>
    80015a7a:	00144783          	lbu	a5,1(s0)
    80015a7e:	00007597          	auipc	a1,0x7
    80015a82:	4ea58593          	add	a1,a1,1258 # 8001cf68 <__func__.1+0x2d8>
    80015a86:	c789                	beqz	a5,80015a90 <amo_guest_page_fault_2+0xac>
    80015a88:	6418                	ld	a4,8(s0)
    80015a8a:	47dd                	li	a5,23
    80015a8c:	06f70e63          	beq	a4,a5,80015b08 <amo_guest_page_fault_2+0x124>
    80015a90:	00007517          	auipc	a0,0x7
    80015a94:	51850513          	add	a0,a0,1304 # 8001cfa8 <__func__.1+0x318>
    80015a98:	133050ef          	jal	8001b3ca <printf>
    80015a9c:	00144783          	lbu	a5,1(s0)
    80015aa0:	c789                	beqz	a5,80015aaa <amo_guest_page_fault_2+0xc6>
    80015aa2:	6418                	ld	a4,8(s0)
    80015aa4:	47dd                	li	a5,23
    80015aa6:	00f70c63          	beq	a4,a5,80015abe <amo_guest_page_fault_2+0xda>
    80015aaa:	00007517          	auipc	a0,0x7
    80015aae:	50650513          	add	a0,a0,1286 # 8001cfb0 <__func__.1+0x320>
    80015ab2:	119050ef          	jal	8001b3ca <printf>
    80015ab6:	02900513          	li	a0,41
    80015aba:	7e2040ef          	jal	8001a29c <putchar>
    80015abe:	4529                	li	a0,10
    80015ac0:	7dc040ef          	jal	8001a29c <putchar>
    80015ac4:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    TEST_END();
    80015ac8:	00007597          	auipc	a1,0x7
    80015acc:	4a058593          	add	a1,a1,1184 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("s mode amoswap_d when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80015ad0:	c491                	beqz	s1,80015adc <amo_guest_page_fault_2+0xf8>
    80015ad2:	6418                	ld	a4,8(s0)
    80015ad4:	47dd                	li	a5,23
    80015ad6:	02f70463          	beq	a4,a5,80015afe <amo_guest_page_fault_2+0x11a>
    80015ada:	4481                	li	s1,0
    TEST_END();
    80015adc:	00007517          	auipc	a0,0x7
    80015ae0:	53450513          	add	a0,a0,1332 # 8001d010 <__func__.1+0x380>
    80015ae4:	0e7050ef          	jal	8001b3ca <printf>
    80015ae8:	4511                	li	a0,4
    80015aea:	ff5ea0ef          	jal	80000ade <goto_priv>
    80015aee:	839eb0ef          	jal	80001326 <reset_state>
}
    80015af2:	60e2                	ld	ra,24(sp)
    80015af4:	6442                	ld	s0,16(sp)
    80015af6:	8526                	mv	a0,s1
    80015af8:	64a2                	ld	s1,8(sp)
    80015afa:	6105                	add	sp,sp,32
    80015afc:	8082                	ret
    TEST_END();
    80015afe:	00007597          	auipc	a1,0x7
    80015b02:	45a58593          	add	a1,a1,1114 # 8001cf58 <__func__.1+0x2c8>
    80015b06:	bfd9                	j	80015adc <amo_guest_page_fault_2+0xf8>
    TEST_ASSERT("s mode amoswap_d when the second-stage address translation pte.r=0 and sstatus.mxr=0 leads to SGPF",
    80015b08:	00007597          	auipc	a1,0x7
    80015b0c:	45058593          	add	a1,a1,1104 # 8001cf58 <__func__.1+0x2c8>
    80015b10:	b741                	j	80015a90 <amo_guest_page_fault_2+0xac>

0000000080015b12 <amo_guest_page_fault_3>:

bool amo_guest_page_fault_3(){
    80015b12:	1101                	add	sp,sp,-32

    TEST_START();
    80015b14:	00007597          	auipc	a1,0x7
    80015b18:	c0458593          	add	a1,a1,-1020 # 8001c718 <__func__.8>
    80015b1c:	00007517          	auipc	a0,0x7
    80015b20:	45c50513          	add	a0,a0,1116 # 8001cf78 <__func__.1+0x2e8>
bool amo_guest_page_fault_3(){
    80015b24:	ec06                	sd	ra,24(sp)
    80015b26:	e822                	sd	s0,16(sp)
    80015b28:	e426                	sd	s1,8(sp)
    TEST_START();
    80015b2a:	0a1050ef          	jal	8001b3ca <printf>
    80015b2e:	4529                	li	a0,10
    80015b30:	76c040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015b34:	450d                	li	a0,3
    80015b36:	fa9ea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015b3a:	aa7ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015b3e:	ce9ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015b42:	4509                	li	a0,2
    80015b44:	f9bea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015b48:	b6dea0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0xdeadbeef;  
    goto_priv(PRIV_VS);
    80015b4c:	4509                	li	a0,2
    80015b4e:	f91ea0ef          	jal	80000ade <goto_priv>


    //sstatus.MXR=1pte.r=0&&pte.x=0
    TEST_SETUP_EXCEPT();
    80015b52:	0ff0000f          	fence
    80015b56:	4785                	li	a5,1
    80015b58:	00027417          	auipc	s0,0x27
    80015b5c:	4b840413          	add	s0,s0,1208 # 8003d010 <excpt>
    80015b60:	00f41023          	sh	a5,0(s0)
    80015b64:	00027797          	auipc	a5,0x27
    80015b68:	4e07b223          	sd	zero,1252(a5) # 8003d048 <excpt+0x38>
    80015b6c:	0ff0000f          	fence
    vaddr = hs_page_base(VSRWX_GI);

    CSRS(CSR_SSTATUS, SSTATUS_MXR);
    80015b70:	000807b7          	lui	a5,0x80
    80015b74:	1007a073          	csrs	sstatus,a5
AMO_INSTRUCTION(amoor_d, "amoor.d", uint64_t);
    80015b78:	37ab77b7          	lui	a5,0x37ab7
    80015b7c:	00100737          	lui	a4,0x100
    80015b80:	078a                	sll	a5,a5,0x2
    80015b82:	06570713          	add	a4,a4,101 # 100065 <STACK_SIZE+0x65>
    80015b86:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80015b8a:	0732                	sll	a4,a4,0xc
    80015b8c:	40f737af          	amoor.d	a5,a5,(a4)
    value = amoor_d(vaddr,value);
    TEST_ASSERT("s mode amoor_d when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80015b90:	08200593          	li	a1,130
    80015b94:	0000d617          	auipc	a2,0xd
    80015b98:	b2460613          	add	a2,a2,-1244 # 800226b8 <__func__.1+0x5a28>
    80015b9c:	00007517          	auipc	a0,0x7
    80015ba0:	3f450513          	add	a0,a0,1012 # 8001cf90 <__func__.1+0x300>
    80015ba4:	027050ef          	jal	8001b3ca <printf>
    80015ba8:	00144783          	lbu	a5,1(s0)
    80015bac:	00007597          	auipc	a1,0x7
    80015bb0:	3bc58593          	add	a1,a1,956 # 8001cf68 <__func__.1+0x2d8>
    80015bb4:	c789                	beqz	a5,80015bbe <amo_guest_page_fault_3+0xac>
    80015bb6:	6418                	ld	a4,8(s0)
    80015bb8:	47dd                	li	a5,23
    80015bba:	08f70663          	beq	a4,a5,80015c46 <amo_guest_page_fault_3+0x134>
    80015bbe:	00007517          	auipc	a0,0x7
    80015bc2:	3ea50513          	add	a0,a0,1002 # 8001cfa8 <__func__.1+0x318>
    80015bc6:	005050ef          	jal	8001b3ca <printf>
    80015bca:	00144783          	lbu	a5,1(s0)
    80015bce:	c789                	beqz	a5,80015bd8 <amo_guest_page_fault_3+0xc6>
    80015bd0:	6418                	ld	a4,8(s0)
    80015bd2:	47dd                	li	a5,23
    80015bd4:	00f70c63          	beq	a4,a5,80015bec <amo_guest_page_fault_3+0xda>
    80015bd8:	00007517          	auipc	a0,0x7
    80015bdc:	3d850513          	add	a0,a0,984 # 8001cfb0 <__func__.1+0x320>
    80015be0:	7ea050ef          	jal	8001b3ca <printf>
    80015be4:	02900513          	li	a0,41
    80015be8:	6b4040ef          	jal	8001a29c <putchar>
    80015bec:	4529                	li	a0,10
    80015bee:	6ae040ef          	jal	8001a29c <putchar>
    80015bf2:	00144483          	lbu	s1,1(s0)
    80015bf6:	c489                	beqz	s1,80015c00 <amo_guest_page_fault_3+0xee>
    80015bf8:	6418                	ld	a4,8(s0)
    80015bfa:	47dd                	li	a5,23
    80015bfc:	02f70c63          	beq	a4,a5,80015c34 <amo_guest_page_fault_3+0x122>
        excpt.triggered == true &&
        excpt.cause == CAUSE_SGPF
    );

    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80015c00:	000807b7          	lui	a5,0x80
    80015c04:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("s mode amoor_d when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80015c08:	4481                	li	s1,0

    TEST_END();
    80015c0a:	00007597          	auipc	a1,0x7
    80015c0e:	35e58593          	add	a1,a1,862 # 8001cf68 <__func__.1+0x2d8>
    80015c12:	00007517          	auipc	a0,0x7
    80015c16:	3fe50513          	add	a0,a0,1022 # 8001d010 <__func__.1+0x380>
    80015c1a:	7b0050ef          	jal	8001b3ca <printf>
    80015c1e:	4511                	li	a0,4
    80015c20:	ebfea0ef          	jal	80000ade <goto_priv>
    80015c24:	f02eb0ef          	jal	80001326 <reset_state>
}
    80015c28:	60e2                	ld	ra,24(sp)
    80015c2a:	6442                	ld	s0,16(sp)
    80015c2c:	8526                	mv	a0,s1
    80015c2e:	64a2                	ld	s1,8(sp)
    80015c30:	6105                	add	sp,sp,32
    80015c32:	8082                	ret
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    80015c34:	000807b7          	lui	a5,0x80
    80015c38:	1007b073          	csrc	sstatus,a5
    TEST_END();
    80015c3c:	00007597          	auipc	a1,0x7
    80015c40:	31c58593          	add	a1,a1,796 # 8001cf58 <__func__.1+0x2c8>
    80015c44:	b7f9                	j	80015c12 <amo_guest_page_fault_3+0x100>
    TEST_ASSERT("s mode amoor_d when the second-stage address translation pte.r=0 and pte.x=0 and sstatus.mxr=1 leads to SGPF",
    80015c46:	00007597          	auipc	a1,0x7
    80015c4a:	31258593          	add	a1,a1,786 # 8001cf58 <__func__.1+0x2c8>
    80015c4e:	bf85                	j	80015bbe <amo_guest_page_fault_3+0xac>

0000000080015c50 <amo_guest_page_fault_4>:

bool amo_guest_page_fault_4(){
    80015c50:	1101                	add	sp,sp,-32

    TEST_START();
    80015c52:	00007597          	auipc	a1,0x7
    80015c56:	ade58593          	add	a1,a1,-1314 # 8001c730 <__func__.7>
    80015c5a:	00007517          	auipc	a0,0x7
    80015c5e:	31e50513          	add	a0,a0,798 # 8001cf78 <__func__.1+0x2e8>
bool amo_guest_page_fault_4(){
    80015c62:	ec06                	sd	ra,24(sp)
    80015c64:	e822                	sd	s0,16(sp)
    80015c66:	e426                	sd	s1,8(sp)
    TEST_START();
    80015c68:	762050ef          	jal	8001b3ca <printf>
    80015c6c:	4529                	li	a0,10
    80015c6e:	62e040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015c72:	450d                	li	a0,3
    80015c74:	e6bea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015c78:	969ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015c7c:	babea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015c80:	4509                	li	a0,2
    80015c82:	e5dea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015c86:	a2fea0ef          	jal	800006b4 <vspt_init>
    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0xdeadbeef;  

    goto_priv(PRIV_M);
    80015c8a:	4511                	li	a0,4
    80015c8c:	e53ea0ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS, SSTATUS_SUM);
    80015c90:	000407b7          	lui	a5,0x40
    80015c94:	3007b073          	csrc	mstatus,a5

    goto_priv(PRIV_HS);
    80015c98:	450d                	li	a0,3
    80015c9a:	e45ea0ef          	jal	80000ade <goto_priv>


    //mstatus.SUM=0SU
    TEST_SETUP_EXCEPT();
    80015c9e:	0ff0000f          	fence
    80015ca2:	4785                	li	a5,1
    80015ca4:	00027417          	auipc	s0,0x27
    80015ca8:	36c40413          	add	s0,s0,876 # 8003d010 <excpt>
    80015cac:	00f41023          	sh	a5,0(s0)
    80015cb0:	00027797          	auipc	a5,0x27
    80015cb4:	3807bc23          	sd	zero,920(a5) # 8003d048 <excpt+0x38>
    80015cb8:	0ff0000f          	fence
AMO_INSTRUCTION(amomin_d, "amomin.d", uint64_t);
    80015cbc:	37ab77b7          	lui	a5,0x37ab7
    80015cc0:	00080737          	lui	a4,0x80
    80015cc4:	078a                	sll	a5,a5,0x2
    80015cc6:	076d                	add	a4,a4,27 # 8001b <_test_table_size+0x8001a>
    80015cc8:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80015ccc:	0736                	sll	a4,a4,0xd
    80015cce:	80f737af          	amomin.d	a5,a5,(a4)
    addr = hs_page_base(VSURWX_GUX);

    value = amomin_d(addr,value);
    TEST_ASSERT("s mode amomin_d u mode page when mstatus.sum=0 leads to SPF",
    80015cd2:	08200593          	li	a1,130
    80015cd6:	0000d617          	auipc	a2,0xd
    80015cda:	a5260613          	add	a2,a2,-1454 # 80022728 <__func__.1+0x5a98>
    80015cde:	00007517          	auipc	a0,0x7
    80015ce2:	2b250513          	add	a0,a0,690 # 8001cf90 <__func__.1+0x300>
    80015ce6:	6e4050ef          	jal	8001b3ca <printf>
    80015cea:	00144783          	lbu	a5,1(s0)
    80015cee:	00007597          	auipc	a1,0x7
    80015cf2:	27a58593          	add	a1,a1,634 # 8001cf68 <__func__.1+0x2d8>
    80015cf6:	c789                	beqz	a5,80015d00 <amo_guest_page_fault_4+0xb0>
    80015cf8:	6418                	ld	a4,8(s0)
    80015cfa:	47bd                	li	a5,15
    80015cfc:	06f70e63          	beq	a4,a5,80015d78 <amo_guest_page_fault_4+0x128>
    80015d00:	00007517          	auipc	a0,0x7
    80015d04:	2a850513          	add	a0,a0,680 # 8001cfa8 <__func__.1+0x318>
    80015d08:	6c2050ef          	jal	8001b3ca <printf>
    80015d0c:	00144783          	lbu	a5,1(s0)
    80015d10:	c789                	beqz	a5,80015d1a <amo_guest_page_fault_4+0xca>
    80015d12:	6418                	ld	a4,8(s0)
    80015d14:	47bd                	li	a5,15
    80015d16:	00f70c63          	beq	a4,a5,80015d2e <amo_guest_page_fault_4+0xde>
    80015d1a:	00007517          	auipc	a0,0x7
    80015d1e:	29650513          	add	a0,a0,662 # 8001cfb0 <__func__.1+0x320>
    80015d22:	6a8050ef          	jal	8001b3ca <printf>
    80015d26:	02900513          	li	a0,41
    80015d2a:	572040ef          	jal	8001a29c <putchar>
    80015d2e:	4529                	li	a0,10
    80015d30:	56c040ef          	jal	8001a29c <putchar>
    80015d34:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SPF
    );

    TEST_END();
    80015d38:	00007597          	auipc	a1,0x7
    80015d3c:	23058593          	add	a1,a1,560 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("s mode amomin_d u mode page when mstatus.sum=0 leads to SPF",
    80015d40:	c491                	beqz	s1,80015d4c <amo_guest_page_fault_4+0xfc>
    80015d42:	6418                	ld	a4,8(s0)
    80015d44:	47bd                	li	a5,15
    80015d46:	02f70463          	beq	a4,a5,80015d6e <amo_guest_page_fault_4+0x11e>
    80015d4a:	4481                	li	s1,0
    TEST_END();
    80015d4c:	00007517          	auipc	a0,0x7
    80015d50:	2c450513          	add	a0,a0,708 # 8001d010 <__func__.1+0x380>
    80015d54:	676050ef          	jal	8001b3ca <printf>
    80015d58:	4511                	li	a0,4
    80015d5a:	d85ea0ef          	jal	80000ade <goto_priv>
    80015d5e:	dc8eb0ef          	jal	80001326 <reset_state>
}
    80015d62:	60e2                	ld	ra,24(sp)
    80015d64:	6442                	ld	s0,16(sp)
    80015d66:	8526                	mv	a0,s1
    80015d68:	64a2                	ld	s1,8(sp)
    80015d6a:	6105                	add	sp,sp,32
    80015d6c:	8082                	ret
    TEST_END();
    80015d6e:	00007597          	auipc	a1,0x7
    80015d72:	1ea58593          	add	a1,a1,490 # 8001cf58 <__func__.1+0x2c8>
    80015d76:	bfd9                	j	80015d4c <amo_guest_page_fault_4+0xfc>
    TEST_ASSERT("s mode amomin_d u mode page when mstatus.sum=0 leads to SPF",
    80015d78:	00007597          	auipc	a1,0x7
    80015d7c:	1e058593          	add	a1,a1,480 # 8001cf58 <__func__.1+0x2c8>
    80015d80:	b741                	j	80015d00 <amo_guest_page_fault_4+0xb0>

0000000080015d82 <amo_guest_page_fault_5>:

bool amo_guest_page_fault_5(){
    80015d82:	1141                	add	sp,sp,-16

    TEST_START();
    80015d84:	00007597          	auipc	a1,0x7
    80015d88:	9c458593          	add	a1,a1,-1596 # 8001c748 <__func__.6>
    80015d8c:	00007517          	auipc	a0,0x7
    80015d90:	1ec50513          	add	a0,a0,492 # 8001cf78 <__func__.1+0x2e8>
bool amo_guest_page_fault_5(){
    80015d94:	e406                	sd	ra,8(sp)
    80015d96:	e022                	sd	s0,0(sp)
    TEST_START();
    80015d98:	632050ef          	jal	8001b3ca <printf>
    80015d9c:	4529                	li	a0,10
    80015d9e:	4fe040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015da2:	450d                	li	a0,3
    80015da4:	d3bea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015da8:	839ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015dac:	a7bea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015db0:	4509                	li	a0,2
    80015db2:	d2dea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015db6:	8ffea0ef          	jal	800006b4 <vspt_init>

    uintptr_t vaddr;
    uintptr_t addr;

    uint64_t value = 0xdeadbeef;  
    goto_priv(PRIV_M);
    80015dba:	4511                	li	a0,4
    80015dbc:	d23ea0ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, SSTATUS_SUM);
    80015dc0:	000407b7          	lui	a5,0x40
    80015dc4:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HS);
    80015dc8:	450d                	li	a0,3
    80015dca:	d15ea0ef          	jal	80000ade <goto_priv>

    //mstatus.SUM=1SU

    vaddr = hs_page_base(VSURWX_GURWX);
    
    TEST_SETUP_EXCEPT();
    80015dce:	0ff0000f          	fence
    80015dd2:	4785                	li	a5,1
    80015dd4:	00027417          	auipc	s0,0x27
    80015dd8:	23c40413          	add	s0,s0,572 # 8003d010 <excpt>
    80015ddc:	00f41023          	sh	a5,0(s0)
    80015de0:	00027797          	auipc	a5,0x27
    80015de4:	2607b423          	sd	zero,616(a5) # 8003d048 <excpt+0x38>
    80015de8:	0ff0000f          	fence
AMO_INSTRUCTION(amominu_d, "amominu.d", uint64_t);
    80015dec:	37ab77b7          	lui	a5,0x37ab7
    80015df0:	00080737          	lui	a4,0x80
    80015df4:	078a                	sll	a5,a5,0x2
    80015df6:	0765                	add	a4,a4,25 # 80019 <_test_table_size+0x80018>
    80015df8:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80015dfc:	0736                	sll	a4,a4,0xd
    80015dfe:	c0f737af          	amominu.d	a5,a5,(a4)
    value = amominu_d(vaddr,value);

    TEST_ASSERT("s mode amominu_d u mode page when mstatus.sum=1 successful",
    80015e02:	08200593          	li	a1,130
    80015e06:	0000d617          	auipc	a2,0xd
    80015e0a:	96260613          	add	a2,a2,-1694 # 80022768 <__func__.1+0x5ad8>
    80015e0e:	00007517          	auipc	a0,0x7
    80015e12:	18250513          	add	a0,a0,386 # 8001cf90 <__func__.1+0x300>
    80015e16:	5b4050ef          	jal	8001b3ca <printf>
    80015e1a:	00144783          	lbu	a5,1(s0)
    80015e1e:	00007597          	auipc	a1,0x7
    80015e22:	13a58593          	add	a1,a1,314 # 8001cf58 <__func__.1+0x2c8>
    80015e26:	c789                	beqz	a5,80015e30 <amo_guest_page_fault_5+0xae>
    80015e28:	00007597          	auipc	a1,0x7
    80015e2c:	14058593          	add	a1,a1,320 # 8001cf68 <__func__.1+0x2d8>
    80015e30:	00007517          	auipc	a0,0x7
    80015e34:	17850513          	add	a0,a0,376 # 8001cfa8 <__func__.1+0x318>
    80015e38:	592050ef          	jal	8001b3ca <printf>
    80015e3c:	00144783          	lbu	a5,1(s0)
    80015e40:	e3b1                	bnez	a5,80015e84 <amo_guest_page_fault_5+0x102>
    80015e42:	4529                	li	a0,10
    80015e44:	458040ef          	jal	8001a29c <putchar>
    80015e48:	00144783          	lbu	a5,1(s0)
    80015e4c:	e795                	bnez	a5,80015e78 <amo_guest_page_fault_5+0xf6>
    80015e4e:	4405                	li	s0,1


    //pte.d=0A
    //pte.d=1A

    TEST_END();
    80015e50:	00007597          	auipc	a1,0x7
    80015e54:	10858593          	add	a1,a1,264 # 8001cf58 <__func__.1+0x2c8>
    80015e58:	00007517          	auipc	a0,0x7
    80015e5c:	1b850513          	add	a0,a0,440 # 8001d010 <__func__.1+0x380>
    80015e60:	56a050ef          	jal	8001b3ca <printf>
    80015e64:	4511                	li	a0,4
    80015e66:	c79ea0ef          	jal	80000ade <goto_priv>
    80015e6a:	cbceb0ef          	jal	80001326 <reset_state>
}
    80015e6e:	60a2                	ld	ra,8(sp)
    80015e70:	8522                	mv	a0,s0
    80015e72:	6402                	ld	s0,0(sp)
    80015e74:	0141                	add	sp,sp,16
    80015e76:	8082                	ret
    TEST_ASSERT("s mode amominu_d u mode page when mstatus.sum=1 successful",
    80015e78:	4401                	li	s0,0
    TEST_END();
    80015e7a:	00007597          	auipc	a1,0x7
    80015e7e:	0ee58593          	add	a1,a1,238 # 8001cf68 <__func__.1+0x2d8>
    80015e82:	bfd9                	j	80015e58 <amo_guest_page_fault_5+0xd6>
    TEST_ASSERT("s mode amominu_d u mode page when mstatus.sum=1 successful",
    80015e84:	00007517          	auipc	a0,0x7
    80015e88:	12c50513          	add	a0,a0,300 # 8001cfb0 <__func__.1+0x320>
    80015e8c:	53e050ef          	jal	8001b3ca <printf>
    80015e90:	02900513          	li	a0,41
    80015e94:	408040ef          	jal	8001a29c <putchar>
    80015e98:	b76d                	j	80015e42 <amo_guest_page_fault_5+0xc0>

0000000080015e9a <instruction_guest_page_fault_1>:


bool instruction_guest_page_fault_1(){
    80015e9a:	1101                	add	sp,sp,-32

    TEST_START();
    80015e9c:	00007597          	auipc	a1,0x7
    80015ea0:	8c458593          	add	a1,a1,-1852 # 8001c760 <__func__.5>
    80015ea4:	00007517          	auipc	a0,0x7
    80015ea8:	0d450513          	add	a0,a0,212 # 8001cf78 <__func__.1+0x2e8>
bool instruction_guest_page_fault_1(){
    80015eac:	ec06                	sd	ra,24(sp)
    80015eae:	e822                	sd	s0,16(sp)
    80015eb0:	e426                	sd	s1,8(sp)
    TEST_START();
    80015eb2:	518050ef          	jal	8001b3ca <printf>
    80015eb6:	4529                	li	a0,10
    80015eb8:	3e4040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015ebc:	450d                	li	a0,3
    80015ebe:	c21ea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015ec2:	f1eea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015ec6:	961ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015eca:	4509                	li	a0,2
    80015ecc:	c13ea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015ed0:	fe4ea0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_VS);
    80015ed4:	4509                	li	a0,2
    80015ed6:	c09ea0ef          	jal	80000ade <goto_priv>

    //pte.v=0
    vaddr = hs_page_base(VSRWX_GI);
    TEST_SETUP_EXCEPT();
    80015eda:	0ff0000f          	fence
    80015ede:	4785                	li	a5,1
    80015ee0:	00027417          	auipc	s0,0x27
    80015ee4:	13040413          	add	s0,s0,304 # 8003d010 <excpt>
    80015ee8:	00f41023          	sh	a5,0(s0)
    80015eec:	00027797          	auipc	a5,0x27
    80015ef0:	1407be23          	sd	zero,348(a5) # 8003d048 <excpt+0x38>
    80015ef4:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    80015ef8:	001007b7          	lui	a5,0x100
    80015efc:	06578793          	add	a5,a5,101 # 100065 <STACK_SIZE+0x65>
    80015f00:	07b2                	sll	a5,a5,0xc
    80015f02:	00000297          	auipc	t0,0x0
    80015f06:	00c28293          	add	t0,t0,12 # 80015f0e <instruction_guest_page_fault_1+0x74>
    80015f0a:	02543c23          	sd	t0,56(s0)
    80015f0e:	8782                	jr	a5


    TEST_ASSERT("vs mode fetche instruction when the second-stage address translation pte.v=0 leads to IGPF",
    80015f10:	08200593          	li	a1,130
    80015f14:	0000d617          	auipc	a2,0xd
    80015f18:	89460613          	add	a2,a2,-1900 # 800227a8 <__func__.1+0x5b18>
    80015f1c:	00007517          	auipc	a0,0x7
    80015f20:	07450513          	add	a0,a0,116 # 8001cf90 <__func__.1+0x300>
    80015f24:	4a6050ef          	jal	8001b3ca <printf>
    80015f28:	00144783          	lbu	a5,1(s0)
    80015f2c:	00007597          	auipc	a1,0x7
    80015f30:	03c58593          	add	a1,a1,60 # 8001cf68 <__func__.1+0x2d8>
    80015f34:	c789                	beqz	a5,80015f3e <instruction_guest_page_fault_1+0xa4>
    80015f36:	6418                	ld	a4,8(s0)
    80015f38:	47d1                	li	a5,20
    80015f3a:	06f70e63          	beq	a4,a5,80015fb6 <instruction_guest_page_fault_1+0x11c>
    80015f3e:	00007517          	auipc	a0,0x7
    80015f42:	06a50513          	add	a0,a0,106 # 8001cfa8 <__func__.1+0x318>
    80015f46:	484050ef          	jal	8001b3ca <printf>
    80015f4a:	00144783          	lbu	a5,1(s0)
    80015f4e:	c789                	beqz	a5,80015f58 <instruction_guest_page_fault_1+0xbe>
    80015f50:	6418                	ld	a4,8(s0)
    80015f52:	47d1                	li	a5,20
    80015f54:	00f70c63          	beq	a4,a5,80015f6c <instruction_guest_page_fault_1+0xd2>
    80015f58:	00007517          	auipc	a0,0x7
    80015f5c:	05850513          	add	a0,a0,88 # 8001cfb0 <__func__.1+0x320>
    80015f60:	46a050ef          	jal	8001b3ca <printf>
    80015f64:	02900513          	li	a0,41
    80015f68:	334040ef          	jal	8001a29c <putchar>
    80015f6c:	4529                	li	a0,10
    80015f6e:	32e040ef          	jal	8001a29c <putchar>
    80015f72:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IGPF
    );

    TEST_END();
    80015f76:	00007597          	auipc	a1,0x7
    80015f7a:	ff258593          	add	a1,a1,-14 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche instruction when the second-stage address translation pte.v=0 leads to IGPF",
    80015f7e:	c491                	beqz	s1,80015f8a <instruction_guest_page_fault_1+0xf0>
    80015f80:	6418                	ld	a4,8(s0)
    80015f82:	47d1                	li	a5,20
    80015f84:	02f70463          	beq	a4,a5,80015fac <instruction_guest_page_fault_1+0x112>
    80015f88:	4481                	li	s1,0
    TEST_END();
    80015f8a:	00007517          	auipc	a0,0x7
    80015f8e:	08650513          	add	a0,a0,134 # 8001d010 <__func__.1+0x380>
    80015f92:	438050ef          	jal	8001b3ca <printf>
    80015f96:	4511                	li	a0,4
    80015f98:	b47ea0ef          	jal	80000ade <goto_priv>
    80015f9c:	b8aeb0ef          	jal	80001326 <reset_state>

}
    80015fa0:	60e2                	ld	ra,24(sp)
    80015fa2:	6442                	ld	s0,16(sp)
    80015fa4:	8526                	mv	a0,s1
    80015fa6:	64a2                	ld	s1,8(sp)
    80015fa8:	6105                	add	sp,sp,32
    80015faa:	8082                	ret
    TEST_END();
    80015fac:	00007597          	auipc	a1,0x7
    80015fb0:	fac58593          	add	a1,a1,-84 # 8001cf58 <__func__.1+0x2c8>
    80015fb4:	bfd9                	j	80015f8a <instruction_guest_page_fault_1+0xf0>
    TEST_ASSERT("vs mode fetche instruction when the second-stage address translation pte.v=0 leads to IGPF",
    80015fb6:	00007597          	auipc	a1,0x7
    80015fba:	fa258593          	add	a1,a1,-94 # 8001cf58 <__func__.1+0x2c8>
    80015fbe:	b741                	j	80015f3e <instruction_guest_page_fault_1+0xa4>

0000000080015fc0 <instruction_guest_page_fault_2>:


bool instruction_guest_page_fault_2(){
    80015fc0:	1101                	add	sp,sp,-32

    TEST_START();
    80015fc2:	00006597          	auipc	a1,0x6
    80015fc6:	7be58593          	add	a1,a1,1982 # 8001c780 <__func__.4>
    80015fca:	00007517          	auipc	a0,0x7
    80015fce:	fae50513          	add	a0,a0,-82 # 8001cf78 <__func__.1+0x2e8>
bool instruction_guest_page_fault_2(){
    80015fd2:	ec06                	sd	ra,24(sp)
    80015fd4:	e822                	sd	s0,16(sp)
    80015fd6:	e426                	sd	s1,8(sp)
    TEST_START();
    80015fd8:	3f2050ef          	jal	8001b3ca <printf>
    80015fdc:	4529                	li	a0,10
    80015fde:	2be040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80015fe2:	450d                	li	a0,3
    80015fe4:	afbea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    80015fe8:	df8ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80015fec:	83bea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80015ff0:	4509                	li	a0,2
    80015ff2:	aedea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80015ff6:	ebeea0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_VS);
    80015ffa:	4509                	li	a0,2
    80015ffc:	ae3ea0ef          	jal	80000ade <goto_priv>


    //pte.x=0
    vaddr = vs_page_base(VSRWX_GRW);
    TEST_SETUP_EXCEPT();
    80016000:	0ff0000f          	fence
    80016004:	4785                	li	a5,1
    80016006:	00027417          	auipc	s0,0x27
    8001600a:	00a40413          	add	s0,s0,10 # 8003d010 <excpt>
    8001600e:	00f41023          	sh	a5,0(s0)
    80016012:	00027797          	auipc	a5,0x27
    80016016:	0207bb23          	sd	zero,54(a5) # 8003d048 <excpt+0x38>
    8001601a:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    8001601e:	400137b7          	lui	a5,0x40013
    80016022:	078a                	sll	a5,a5,0x2
    80016024:	00000297          	auipc	t0,0x0
    80016028:	00c28293          	add	t0,t0,12 # 80016030 <instruction_guest_page_fault_2+0x70>
    8001602c:	02543c23          	sd	t0,56(s0)
    80016030:	8782                	jr	a5

    // jalr_direct();

    TEST_ASSERT("vs mode fetche instruction when the second-stage address translation pte.x=0 leads to IGPF",
    80016032:	08200593          	li	a1,130
    80016036:	0000c617          	auipc	a2,0xc
    8001603a:	7d260613          	add	a2,a2,2002 # 80022808 <__func__.1+0x5b78>
    8001603e:	00007517          	auipc	a0,0x7
    80016042:	f5250513          	add	a0,a0,-174 # 8001cf90 <__func__.1+0x300>
    80016046:	384050ef          	jal	8001b3ca <printf>
    8001604a:	00144783          	lbu	a5,1(s0)
    8001604e:	00007597          	auipc	a1,0x7
    80016052:	f1a58593          	add	a1,a1,-230 # 8001cf68 <__func__.1+0x2d8>
    80016056:	c789                	beqz	a5,80016060 <instruction_guest_page_fault_2+0xa0>
    80016058:	6418                	ld	a4,8(s0)
    8001605a:	47d1                	li	a5,20
    8001605c:	06f70e63          	beq	a4,a5,800160d8 <instruction_guest_page_fault_2+0x118>
    80016060:	00007517          	auipc	a0,0x7
    80016064:	f4850513          	add	a0,a0,-184 # 8001cfa8 <__func__.1+0x318>
    80016068:	362050ef          	jal	8001b3ca <printf>
    8001606c:	00144783          	lbu	a5,1(s0)
    80016070:	c789                	beqz	a5,8001607a <instruction_guest_page_fault_2+0xba>
    80016072:	6418                	ld	a4,8(s0)
    80016074:	47d1                	li	a5,20
    80016076:	00f70c63          	beq	a4,a5,8001608e <instruction_guest_page_fault_2+0xce>
    8001607a:	00007517          	auipc	a0,0x7
    8001607e:	f3650513          	add	a0,a0,-202 # 8001cfb0 <__func__.1+0x320>
    80016082:	348050ef          	jal	8001b3ca <printf>
    80016086:	02900513          	li	a0,41
    8001608a:	212040ef          	jal	8001a29c <putchar>
    8001608e:	4529                	li	a0,10
    80016090:	20c040ef          	jal	8001a29c <putchar>
    80016094:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IGPF
    );

    TEST_END();
    80016098:	00007597          	auipc	a1,0x7
    8001609c:	ed058593          	add	a1,a1,-304 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche instruction when the second-stage address translation pte.x=0 leads to IGPF",
    800160a0:	c491                	beqz	s1,800160ac <instruction_guest_page_fault_2+0xec>
    800160a2:	6418                	ld	a4,8(s0)
    800160a4:	47d1                	li	a5,20
    800160a6:	02f70463          	beq	a4,a5,800160ce <instruction_guest_page_fault_2+0x10e>
    800160aa:	4481                	li	s1,0
    TEST_END();
    800160ac:	00007517          	auipc	a0,0x7
    800160b0:	f6450513          	add	a0,a0,-156 # 8001d010 <__func__.1+0x380>
    800160b4:	316050ef          	jal	8001b3ca <printf>
    800160b8:	4511                	li	a0,4
    800160ba:	a25ea0ef          	jal	80000ade <goto_priv>
    800160be:	a68eb0ef          	jal	80001326 <reset_state>
}
    800160c2:	60e2                	ld	ra,24(sp)
    800160c4:	6442                	ld	s0,16(sp)
    800160c6:	8526                	mv	a0,s1
    800160c8:	64a2                	ld	s1,8(sp)
    800160ca:	6105                	add	sp,sp,32
    800160cc:	8082                	ret
    TEST_END();
    800160ce:	00007597          	auipc	a1,0x7
    800160d2:	e8a58593          	add	a1,a1,-374 # 8001cf58 <__func__.1+0x2c8>
    800160d6:	bfd9                	j	800160ac <instruction_guest_page_fault_2+0xec>
    TEST_ASSERT("vs mode fetche instruction when the second-stage address translation pte.x=0 leads to IGPF",
    800160d8:	00007597          	auipc	a1,0x7
    800160dc:	e8058593          	add	a1,a1,-384 # 8001cf58 <__func__.1+0x2c8>
    800160e0:	b741                	j	80016060 <instruction_guest_page_fault_2+0xa0>

00000000800160e2 <instruction_guest_page_fault_3>:

bool instruction_guest_page_fault_3(){
    800160e2:	1101                	add	sp,sp,-32

    TEST_START();
    800160e4:	00006597          	auipc	a1,0x6
    800160e8:	6bc58593          	add	a1,a1,1724 # 8001c7a0 <__func__.3>
    800160ec:	00007517          	auipc	a0,0x7
    800160f0:	e8c50513          	add	a0,a0,-372 # 8001cf78 <__func__.1+0x2e8>
bool instruction_guest_page_fault_3(){
    800160f4:	ec06                	sd	ra,24(sp)
    800160f6:	e822                	sd	s0,16(sp)
    800160f8:	e426                	sd	s1,8(sp)
    TEST_START();
    800160fa:	2d0050ef          	jal	8001b3ca <printf>
    800160fe:	4529                	li	a0,10
    80016100:	19c040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80016104:	450d                	li	a0,3
    80016106:	9d9ea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001610a:	cd6ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001610e:	f18ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80016112:	4509                	li	a0,2
    80016114:	9cbea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80016118:	d9cea0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_VS);
    8001611c:	4509                	li	a0,2
    8001611e:	9c1ea0ef          	jal	80000ade <goto_priv>

    //SU
    TEST_SETUP_EXCEPT();
    80016122:	0ff0000f          	fence
    80016126:	4785                	li	a5,1
    80016128:	00027417          	auipc	s0,0x27
    8001612c:	ee840413          	add	s0,s0,-280 # 8003d010 <excpt>
    80016130:	00f41023          	sh	a5,0(s0)
    80016134:	00027797          	auipc	a5,0x27
    80016138:	f007ba23          	sd	zero,-236(a5) # 8003d048 <excpt+0x38>
    8001613c:	0ff0000f          	fence
    vaddr = hs_page_base(VSURWX_GURWX);


    TEST_EXEC_EXCEPT(vaddr); 
    80016140:	000807b7          	lui	a5,0x80
    80016144:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80016146:	07b6                	sll	a5,a5,0xd
    80016148:	00000297          	auipc	t0,0x0
    8001614c:	00c28293          	add	t0,t0,12 # 80016154 <instruction_guest_page_fault_3+0x72>
    80016150:	02543c23          	sd	t0,56(s0)
    80016154:	8782                	jr	a5
    TEST_ASSERT("vs mode fetche fetche instruction of u mode leads to IPF",
    80016156:	08200593          	li	a1,130
    8001615a:	0000c617          	auipc	a2,0xc
    8001615e:	70e60613          	add	a2,a2,1806 # 80022868 <__func__.1+0x5bd8>
    80016162:	00007517          	auipc	a0,0x7
    80016166:	e2e50513          	add	a0,a0,-466 # 8001cf90 <__func__.1+0x300>
    8001616a:	260050ef          	jal	8001b3ca <printf>
    8001616e:	00144783          	lbu	a5,1(s0)
    80016172:	00007597          	auipc	a1,0x7
    80016176:	df658593          	add	a1,a1,-522 # 8001cf68 <__func__.1+0x2d8>
    8001617a:	c789                	beqz	a5,80016184 <instruction_guest_page_fault_3+0xa2>
    8001617c:	6418                	ld	a4,8(s0)
    8001617e:	47b1                	li	a5,12
    80016180:	06f70e63          	beq	a4,a5,800161fc <instruction_guest_page_fault_3+0x11a>
    80016184:	00007517          	auipc	a0,0x7
    80016188:	e2450513          	add	a0,a0,-476 # 8001cfa8 <__func__.1+0x318>
    8001618c:	23e050ef          	jal	8001b3ca <printf>
    80016190:	00144783          	lbu	a5,1(s0)
    80016194:	c789                	beqz	a5,8001619e <instruction_guest_page_fault_3+0xbc>
    80016196:	6418                	ld	a4,8(s0)
    80016198:	47b1                	li	a5,12
    8001619a:	00f70c63          	beq	a4,a5,800161b2 <instruction_guest_page_fault_3+0xd0>
    8001619e:	00007517          	auipc	a0,0x7
    800161a2:	e1250513          	add	a0,a0,-494 # 8001cfb0 <__func__.1+0x320>
    800161a6:	224050ef          	jal	8001b3ca <printf>
    800161aa:	02900513          	li	a0,41
    800161ae:	0ee040ef          	jal	8001a29c <putchar>
    800161b2:	4529                	li	a0,10
    800161b4:	0e8040ef          	jal	8001a29c <putchar>
    800161b8:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IPF
    );

    TEST_END();
    800161bc:	00007597          	auipc	a1,0x7
    800161c0:	dac58593          	add	a1,a1,-596 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche fetche instruction of u mode leads to IPF",
    800161c4:	c491                	beqz	s1,800161d0 <instruction_guest_page_fault_3+0xee>
    800161c6:	6418                	ld	a4,8(s0)
    800161c8:	47b1                	li	a5,12
    800161ca:	02f70463          	beq	a4,a5,800161f2 <instruction_guest_page_fault_3+0x110>
    800161ce:	4481                	li	s1,0
    TEST_END();
    800161d0:	00007517          	auipc	a0,0x7
    800161d4:	e4050513          	add	a0,a0,-448 # 8001d010 <__func__.1+0x380>
    800161d8:	1f2050ef          	jal	8001b3ca <printf>
    800161dc:	4511                	li	a0,4
    800161de:	901ea0ef          	jal	80000ade <goto_priv>
    800161e2:	944eb0ef          	jal	80001326 <reset_state>
}
    800161e6:	60e2                	ld	ra,24(sp)
    800161e8:	6442                	ld	s0,16(sp)
    800161ea:	8526                	mv	a0,s1
    800161ec:	64a2                	ld	s1,8(sp)
    800161ee:	6105                	add	sp,sp,32
    800161f0:	8082                	ret
    TEST_END();
    800161f2:	00007597          	auipc	a1,0x7
    800161f6:	d6658593          	add	a1,a1,-666 # 8001cf58 <__func__.1+0x2c8>
    800161fa:	bfd9                	j	800161d0 <instruction_guest_page_fault_3+0xee>
    TEST_ASSERT("vs mode fetche fetche instruction of u mode leads to IPF",
    800161fc:	00007597          	auipc	a1,0x7
    80016200:	d5c58593          	add	a1,a1,-676 # 8001cf58 <__func__.1+0x2c8>
    80016204:	b741                	j	80016184 <instruction_guest_page_fault_3+0xa2>

0000000080016206 <instruction_guest_page_fault_4>:


bool instruction_guest_page_fault_4(){
    80016206:	1101                	add	sp,sp,-32

    TEST_START();
    80016208:	00006597          	auipc	a1,0x6
    8001620c:	5b858593          	add	a1,a1,1464 # 8001c7c0 <__func__.2>
    80016210:	00007517          	auipc	a0,0x7
    80016214:	d6850513          	add	a0,a0,-664 # 8001cf78 <__func__.1+0x2e8>
bool instruction_guest_page_fault_4(){
    80016218:	ec06                	sd	ra,24(sp)
    8001621a:	e822                	sd	s0,16(sp)
    8001621c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001621e:	1ac050ef          	jal	8001b3ca <printf>
    80016222:	4529                	li	a0,10
    80016224:	078040ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80016228:	450d                	li	a0,3
    8001622a:	8b5ea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001622e:	bb2ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80016232:	df4ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80016236:	4509                	li	a0,2
    80016238:	8a7ea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    8001623c:	c78ea0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_M);
    80016240:	4511                	li	a0,4
    80016242:	89dea0ef          	jal	80000ade <goto_priv>
    CSRW(CSR_VSATP,(uint64_t)0);
    80016246:	28005073          	csrw	vsatp,0
    goto_priv(PRIV_VS);
    8001624a:	4509                	li	a0,2
    8001624c:	893ea0ef          	jal	80000ade <goto_priv>


    //VSvsatp=0VShgatpsv39Gpte.x=0
    addr = vs_page_base(VSURWX_GRW);
    TEST_SETUP_EXCEPT();
    80016250:	0ff0000f          	fence
    80016254:	4785                	li	a5,1
    80016256:	00027417          	auipc	s0,0x27
    8001625a:	dba40413          	add	s0,s0,-582 # 8003d010 <excpt>
    8001625e:	00f41023          	sh	a5,0(s0)
    80016262:	00027797          	auipc	a5,0x27
    80016266:	de07b323          	sd	zero,-538(a5) # 8003d048 <excpt+0x38>
    8001626a:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(addr); 
    8001626e:	000807b7          	lui	a5,0x80
    80016272:	07b5                	add	a5,a5,13 # 8000d <_test_table_size+0x8000c>
    80016274:	07b6                	sll	a5,a5,0xd
    80016276:	00000297          	auipc	t0,0x0
    8001627a:	00c28293          	add	t0,t0,12 # 80016282 <instruction_guest_page_fault_4+0x7c>
    8001627e:	02543c23          	sd	t0,56(s0)
    80016282:	8782                	jr	a5

    printf("%d\n",excpt.cause);
    80016284:	640c                	ld	a1,8(s0)
    80016286:	00007517          	auipc	a0,0x7
    8001628a:	75a50513          	add	a0,a0,1882 # 8001d9e0 <__func__.1+0xd50>
    8001628e:	13c050ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.triggered);
    80016292:	00144583          	lbu	a1,1(s0)
    80016296:	00007517          	auipc	a0,0x7
    8001629a:	74a50513          	add	a0,a0,1866 # 8001d9e0 <__func__.1+0xd50>
    8001629e:	12c050ef          	jal	8001b3ca <printf>

    TEST_ASSERT("vs mode fetche instruction when the only second-stage address translation pte.x=0 leads to IGPF",
    800162a2:	08200593          	li	a1,130
    800162a6:	0000c617          	auipc	a2,0xc
    800162aa:	60260613          	add	a2,a2,1538 # 800228a8 <__func__.1+0x5c18>
    800162ae:	00007517          	auipc	a0,0x7
    800162b2:	ce250513          	add	a0,a0,-798 # 8001cf90 <__func__.1+0x300>
    800162b6:	114050ef          	jal	8001b3ca <printf>
    800162ba:	00144783          	lbu	a5,1(s0)
    800162be:	00007597          	auipc	a1,0x7
    800162c2:	caa58593          	add	a1,a1,-854 # 8001cf68 <__func__.1+0x2d8>
    800162c6:	c789                	beqz	a5,800162d0 <instruction_guest_page_fault_4+0xca>
    800162c8:	6418                	ld	a4,8(s0)
    800162ca:	47d1                	li	a5,20
    800162cc:	06f70e63          	beq	a4,a5,80016348 <instruction_guest_page_fault_4+0x142>
    800162d0:	00007517          	auipc	a0,0x7
    800162d4:	cd850513          	add	a0,a0,-808 # 8001cfa8 <__func__.1+0x318>
    800162d8:	0f2050ef          	jal	8001b3ca <printf>
    800162dc:	00144783          	lbu	a5,1(s0)
    800162e0:	c789                	beqz	a5,800162ea <instruction_guest_page_fault_4+0xe4>
    800162e2:	6418                	ld	a4,8(s0)
    800162e4:	47d1                	li	a5,20
    800162e6:	00f70c63          	beq	a4,a5,800162fe <instruction_guest_page_fault_4+0xf8>
    800162ea:	00007517          	auipc	a0,0x7
    800162ee:	cc650513          	add	a0,a0,-826 # 8001cfb0 <__func__.1+0x320>
    800162f2:	0d8050ef          	jal	8001b3ca <printf>
    800162f6:	02900513          	li	a0,41
    800162fa:	7a3030ef          	jal	8001a29c <putchar>
    800162fe:	4529                	li	a0,10
    80016300:	79d030ef          	jal	8001a29c <putchar>
    80016304:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IGPF
    );

    TEST_END();
    80016308:	00007597          	auipc	a1,0x7
    8001630c:	c6058593          	add	a1,a1,-928 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche instruction when the only second-stage address translation pte.x=0 leads to IGPF",
    80016310:	c491                	beqz	s1,8001631c <instruction_guest_page_fault_4+0x116>
    80016312:	6418                	ld	a4,8(s0)
    80016314:	47d1                	li	a5,20
    80016316:	02f70463          	beq	a4,a5,8001633e <instruction_guest_page_fault_4+0x138>
    8001631a:	4481                	li	s1,0
    TEST_END();
    8001631c:	00007517          	auipc	a0,0x7
    80016320:	cf450513          	add	a0,a0,-780 # 8001d010 <__func__.1+0x380>
    80016324:	0a6050ef          	jal	8001b3ca <printf>
    80016328:	4511                	li	a0,4
    8001632a:	fb4ea0ef          	jal	80000ade <goto_priv>
    8001632e:	ff9ea0ef          	jal	80001326 <reset_state>
}
    80016332:	60e2                	ld	ra,24(sp)
    80016334:	6442                	ld	s0,16(sp)
    80016336:	8526                	mv	a0,s1
    80016338:	64a2                	ld	s1,8(sp)
    8001633a:	6105                	add	sp,sp,32
    8001633c:	8082                	ret
    TEST_END();
    8001633e:	00007597          	auipc	a1,0x7
    80016342:	c1a58593          	add	a1,a1,-998 # 8001cf58 <__func__.1+0x2c8>
    80016346:	bfd9                	j	8001631c <instruction_guest_page_fault_4+0x116>
    TEST_ASSERT("vs mode fetche instruction when the only second-stage address translation pte.x=0 leads to IGPF",
    80016348:	00007597          	auipc	a1,0x7
    8001634c:	c1058593          	add	a1,a1,-1008 # 8001cf58 <__func__.1+0x2c8>
    80016350:	b741                	j	800162d0 <instruction_guest_page_fault_4+0xca>

0000000080016352 <instruction_guest_page_fault_5>:


bool instruction_guest_page_fault_5(){
    80016352:	1101                	add	sp,sp,-32

    TEST_START();
    80016354:	00006597          	auipc	a1,0x6
    80016358:	48c58593          	add	a1,a1,1164 # 8001c7e0 <__func__.1>
    8001635c:	00007517          	auipc	a0,0x7
    80016360:	c1c50513          	add	a0,a0,-996 # 8001cf78 <__func__.1+0x2e8>
bool instruction_guest_page_fault_5(){
    80016364:	ec06                	sd	ra,24(sp)
    80016366:	e822                	sd	s0,16(sp)
    80016368:	e426                	sd	s1,8(sp)
    TEST_START();
    8001636a:	060050ef          	jal	8001b3ca <printf>
    8001636e:	4529                	li	a0,10
    80016370:	72d030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80016374:	450d                	li	a0,3
    80016376:	f68ea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    8001637a:	a66ea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    8001637e:	ca8ea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80016382:	4509                	li	a0,2
    80016384:	f5aea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    80016388:	b2cea0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;
    goto_priv(PRIV_M);
    8001638c:	4511                	li	a0,4
    8001638e:	f50ea0ef          	jal	80000ade <goto_priv>
    CSRW(CSR_VSATP,(uint64_t)0);
    80016392:	28005073          	csrw	vsatp,0

    goto_priv(PRIV_VS);
    80016396:	4509                	li	a0,2
    80016398:	f46ea0ef          	jal	80000ade <goto_priv>

    //VSvsatp=0VShgatpsv39Gpte.v=0
    vaddr = vs_page_base(VSI_GI);
    TEST_SETUP_EXCEPT();
    8001639c:	0ff0000f          	fence
    800163a0:	4785                	li	a5,1
    800163a2:	00027417          	auipc	s0,0x27
    800163a6:	c6e40413          	add	s0,s0,-914 # 8003d010 <excpt>
    800163aa:	00f41023          	sh	a5,0(s0)
    800163ae:	00027797          	auipc	a5,0x27
    800163b2:	c807bd23          	sd	zero,-870(a5) # 8003d048 <excpt+0x38>
    800163b6:	0ff0000f          	fence
    TEST_EXEC_EXCEPT(vaddr); 
    800163ba:	400197b7          	lui	a5,0x40019
    800163be:	078a                	sll	a5,a5,0x2
    800163c0:	00000297          	auipc	t0,0x0
    800163c4:	00c28293          	add	t0,t0,12 # 800163cc <instruction_guest_page_fault_5+0x7a>
    800163c8:	02543c23          	sd	t0,56(s0)
    800163cc:	8782                	jr	a5


    TEST_ASSERT("vs mode fetche instruction when the only second-stage address translation and pte.v=0 leads to IGPF",
    800163ce:	08200593          	li	a1,130
    800163d2:	0000c617          	auipc	a2,0xc
    800163d6:	53660613          	add	a2,a2,1334 # 80022908 <__func__.1+0x5c78>
    800163da:	00007517          	auipc	a0,0x7
    800163de:	bb650513          	add	a0,a0,-1098 # 8001cf90 <__func__.1+0x300>
    800163e2:	7e9040ef          	jal	8001b3ca <printf>
    800163e6:	00144783          	lbu	a5,1(s0)
    800163ea:	00007597          	auipc	a1,0x7
    800163ee:	b7e58593          	add	a1,a1,-1154 # 8001cf68 <__func__.1+0x2d8>
    800163f2:	c789                	beqz	a5,800163fc <instruction_guest_page_fault_5+0xaa>
    800163f4:	6418                	ld	a4,8(s0)
    800163f6:	47d1                	li	a5,20
    800163f8:	06f70e63          	beq	a4,a5,80016474 <instruction_guest_page_fault_5+0x122>
    800163fc:	00007517          	auipc	a0,0x7
    80016400:	bac50513          	add	a0,a0,-1108 # 8001cfa8 <__func__.1+0x318>
    80016404:	7c7040ef          	jal	8001b3ca <printf>
    80016408:	00144783          	lbu	a5,1(s0)
    8001640c:	c789                	beqz	a5,80016416 <instruction_guest_page_fault_5+0xc4>
    8001640e:	6418                	ld	a4,8(s0)
    80016410:	47d1                	li	a5,20
    80016412:	00f70c63          	beq	a4,a5,8001642a <instruction_guest_page_fault_5+0xd8>
    80016416:	00007517          	auipc	a0,0x7
    8001641a:	b9a50513          	add	a0,a0,-1126 # 8001cfb0 <__func__.1+0x320>
    8001641e:	7ad040ef          	jal	8001b3ca <printf>
    80016422:	02900513          	li	a0,41
    80016426:	677030ef          	jal	8001a29c <putchar>
    8001642a:	4529                	li	a0,10
    8001642c:	671030ef          	jal	8001a29c <putchar>
    80016430:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IGPF
    );

    TEST_END();
    80016434:	00007597          	auipc	a1,0x7
    80016438:	b3458593          	add	a1,a1,-1228 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche instruction when the only second-stage address translation and pte.v=0 leads to IGPF",
    8001643c:	c491                	beqz	s1,80016448 <instruction_guest_page_fault_5+0xf6>
    8001643e:	6418                	ld	a4,8(s0)
    80016440:	47d1                	li	a5,20
    80016442:	02f70463          	beq	a4,a5,8001646a <instruction_guest_page_fault_5+0x118>
    80016446:	4481                	li	s1,0
    TEST_END();
    80016448:	00007517          	auipc	a0,0x7
    8001644c:	bc850513          	add	a0,a0,-1080 # 8001d010 <__func__.1+0x380>
    80016450:	77b040ef          	jal	8001b3ca <printf>
    80016454:	4511                	li	a0,4
    80016456:	e88ea0ef          	jal	80000ade <goto_priv>
    8001645a:	ecdea0ef          	jal	80001326 <reset_state>

}
    8001645e:	60e2                	ld	ra,24(sp)
    80016460:	6442                	ld	s0,16(sp)
    80016462:	8526                	mv	a0,s1
    80016464:	64a2                	ld	s1,8(sp)
    80016466:	6105                	add	sp,sp,32
    80016468:	8082                	ret
    TEST_END();
    8001646a:	00007597          	auipc	a1,0x7
    8001646e:	aee58593          	add	a1,a1,-1298 # 8001cf58 <__func__.1+0x2c8>
    80016472:	bfd9                	j	80016448 <instruction_guest_page_fault_5+0xf6>
    TEST_ASSERT("vs mode fetche instruction when the only second-stage address translation and pte.v=0 leads to IGPF",
    80016474:	00007597          	auipc	a1,0x7
    80016478:	ae458593          	add	a1,a1,-1308 # 8001cf58 <__func__.1+0x2c8>
    8001647c:	b741                	j	800163fc <instruction_guest_page_fault_5+0xaa>

000000008001647e <instruction_guest_page_fault_6>:


bool instruction_guest_page_fault_6(){
    8001647e:	1101                	add	sp,sp,-32

    TEST_START();
    80016480:	00006597          	auipc	a1,0x6
    80016484:	38058593          	add	a1,a1,896 # 8001c800 <__func__.0>
    80016488:	00007517          	auipc	a0,0x7
    8001648c:	af050513          	add	a0,a0,-1296 # 8001cf78 <__func__.1+0x2e8>
bool instruction_guest_page_fault_6(){
    80016490:	ec06                	sd	ra,24(sp)
    80016492:	e822                	sd	s0,16(sp)
    80016494:	e426                	sd	s1,8(sp)
    TEST_START();
    80016496:	735040ef          	jal	8001b3ca <printf>
    8001649a:	4529                	li	a0,10
    8001649c:	601030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    800164a0:	450d                	li	a0,3
    800164a2:	e3cea0ef          	jal	80000ade <goto_priv>
    hspt_init();
    800164a6:	93aea0ef          	jal	800005e0 <hspt_init>
    hpt_init();
    800164aa:	b7cea0ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    800164ae:	4509                	li	a0,2
    800164b0:	e2eea0ef          	jal	80000ade <goto_priv>
    vspt_init();
    800164b4:	a00ea0ef          	jal	800006b4 <vspt_init>


    uintptr_t vaddr;
    uintptr_t addr ;

    goto_priv(PRIV_VS);
    800164b8:	4509                	li	a0,2
    800164ba:	e24ea0ef          	jal	80000ade <goto_priv>

    //VSU
    TEST_SETUP_EXCEPT();
    800164be:	0ff0000f          	fence
    800164c2:	4785                	li	a5,1
    800164c4:	00027417          	auipc	s0,0x27
    800164c8:	b4c40413          	add	s0,s0,-1204 # 8003d010 <excpt>
    800164cc:	00f41023          	sh	a5,0(s0)
    800164d0:	00027797          	auipc	a5,0x27
    800164d4:	b607bc23          	sd	zero,-1160(a5) # 8003d048 <excpt+0x38>
    800164d8:	0ff0000f          	fence
    vaddr = hs_page_base(VSURWX_GURWX);


    TEST_EXEC_EXCEPT(vaddr); 
    800164dc:	000807b7          	lui	a5,0x80
    800164e0:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    800164e2:	07b6                	sll	a5,a5,0xd
    800164e4:	00000297          	auipc	t0,0x0
    800164e8:	00c28293          	add	t0,t0,12 # 800164f0 <instruction_guest_page_fault_6+0x72>
    800164ec:	02543c23          	sd	t0,56(s0)
    800164f0:	8782                	jr	a5
    TEST_ASSERT("vs mode fetche instruction of u mode leads to IPF",
    800164f2:	08200593          	li	a1,130
    800164f6:	0000b617          	auipc	a2,0xb
    800164fa:	0e260613          	add	a2,a2,226 # 800215d8 <__func__.1+0x4948>
    800164fe:	00007517          	auipc	a0,0x7
    80016502:	a9250513          	add	a0,a0,-1390 # 8001cf90 <__func__.1+0x300>
    80016506:	6c5040ef          	jal	8001b3ca <printf>
    8001650a:	00144783          	lbu	a5,1(s0)
    8001650e:	00007597          	auipc	a1,0x7
    80016512:	a5a58593          	add	a1,a1,-1446 # 8001cf68 <__func__.1+0x2d8>
    80016516:	c789                	beqz	a5,80016520 <instruction_guest_page_fault_6+0xa2>
    80016518:	6418                	ld	a4,8(s0)
    8001651a:	47b1                	li	a5,12
    8001651c:	06f70e63          	beq	a4,a5,80016598 <instruction_guest_page_fault_6+0x11a>
    80016520:	00007517          	auipc	a0,0x7
    80016524:	a8850513          	add	a0,a0,-1400 # 8001cfa8 <__func__.1+0x318>
    80016528:	6a3040ef          	jal	8001b3ca <printf>
    8001652c:	00144783          	lbu	a5,1(s0)
    80016530:	c789                	beqz	a5,8001653a <instruction_guest_page_fault_6+0xbc>
    80016532:	6418                	ld	a4,8(s0)
    80016534:	47b1                	li	a5,12
    80016536:	00f70c63          	beq	a4,a5,8001654e <instruction_guest_page_fault_6+0xd0>
    8001653a:	00007517          	auipc	a0,0x7
    8001653e:	a7650513          	add	a0,a0,-1418 # 8001cfb0 <__func__.1+0x320>
    80016542:	689040ef          	jal	8001b3ca <printf>
    80016546:	02900513          	li	a0,41
    8001654a:	553030ef          	jal	8001a29c <putchar>
    8001654e:	4529                	li	a0,10
    80016550:	54d030ef          	jal	8001a29c <putchar>
    80016554:	00144483          	lbu	s1,1(s0)
        excpt.cause == CAUSE_IPF
    );



    TEST_END();
    80016558:	00007597          	auipc	a1,0x7
    8001655c:	a1058593          	add	a1,a1,-1520 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("vs mode fetche instruction of u mode leads to IPF",
    80016560:	c491                	beqz	s1,8001656c <instruction_guest_page_fault_6+0xee>
    80016562:	6418                	ld	a4,8(s0)
    80016564:	47b1                	li	a5,12
    80016566:	02f70463          	beq	a4,a5,8001658e <instruction_guest_page_fault_6+0x110>
    8001656a:	4481                	li	s1,0
    TEST_END();
    8001656c:	00007517          	auipc	a0,0x7
    80016570:	aa450513          	add	a0,a0,-1372 # 8001d010 <__func__.1+0x380>
    80016574:	657040ef          	jal	8001b3ca <printf>
    80016578:	4511                	li	a0,4
    8001657a:	d64ea0ef          	jal	80000ade <goto_priv>
    8001657e:	da9ea0ef          	jal	80001326 <reset_state>
    80016582:	60e2                	ld	ra,24(sp)
    80016584:	6442                	ld	s0,16(sp)
    80016586:	8526                	mv	a0,s1
    80016588:	64a2                	ld	s1,8(sp)
    8001658a:	6105                	add	sp,sp,32
    8001658c:	8082                	ret
    TEST_END();
    8001658e:	00007597          	auipc	a1,0x7
    80016592:	9ca58593          	add	a1,a1,-1590 # 8001cf58 <__func__.1+0x2c8>
    80016596:	bfd9                	j	8001656c <instruction_guest_page_fault_6+0xee>
    TEST_ASSERT("vs mode fetche instruction of u mode leads to IPF",
    80016598:	00007597          	auipc	a1,0x7
    8001659c:	9c058593          	add	a1,a1,-1600 # 8001cf58 <__func__.1+0x2c8>
    800165a0:	b741                	j	80016520 <instruction_guest_page_fault_6+0xa2>

00000000800165a2 <load_access_fault_1>:
#include <page_tables.h>




bool load_access_fault_1(){
    800165a2:	1101                	add	sp,sp,-32

    TEST_START();
    800165a4:	00006597          	auipc	a1,0x6
    800165a8:	27c58593          	add	a1,a1,636 # 8001c820 <__func__.39>
    800165ac:	00007517          	auipc	a0,0x7
    800165b0:	9cc50513          	add	a0,a0,-1588 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_1(){
    800165b4:	ec06                	sd	ra,24(sp)
    800165b6:	e822                	sd	s0,16(sp)
    800165b8:	e426                	sd	s1,8(sp)
    TEST_START();
    800165ba:	611040ef          	jal	8001b3ca <printf>
    800165be:	4529                	li	a0,10
    800165c0:	4dd030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800165c4:	4511                	li	a0,4
    800165c6:	d18ea0ef          	jal	80000ade <goto_priv>

    //pmpcfg.LMPMPpmpcfg.R=0
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800165ca:	3a005073          	csrw	pmpcfg0,0
    
    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800165ce:	10000793          	li	a5,256
    800165d2:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800165d6:	20000793          	li	a5,512
    800165da:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800165de:	40000793          	li	a5,1024
    800165e2:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800165e6:	6785                	lui	a5,0x1
    800165e8:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800165ec:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800165f0:	4785                	li	a5,1
    800165f2:	01f79713          	sll	a4,a5,0x1f
    800165f6:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800165fa:	08100713          	li	a4,129
    800165fe:	0762                	sll	a4,a4,0x18
    80016600:	3b171073          	csrw	pmpaddr1,a4
    // sfence();
    // hfence();
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80016604:	6721                	lui	a4,0x8
    80016606:	3a072073          	csrs	pmpcfg0,a4
    
    TEST_SETUP_EXCEPT();
    8001660a:	0ff0000f          	fence
    8001660e:	00027417          	auipc	s0,0x27
    80016612:	a0240413          	add	s0,s0,-1534 # 8003d010 <excpt>
    80016616:	00f41023          	sh	a5,0(s0)
    8001661a:	00027717          	auipc	a4,0x27
    8001661e:	a2073723          	sd	zero,-1490(a4) # 8003d048 <excpt+0x38>
    80016622:	0ff0000f          	fence
LOAD_INSTRUCTION(lb, "lb", uint8_t);
    80016626:	1786                	sll	a5,a5,0x21
    80016628:	40078793          	add	a5,a5,1024
    8001662c:	00078783          	lb	a5,0(a5)

    lb(0x80000100UL << 2);    //


    TEST_ASSERT("m mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",        //load access fault
    80016630:	08200593          	li	a1,130
    80016634:	0000c617          	auipc	a2,0xc
    80016638:	33c60613          	add	a2,a2,828 # 80022970 <__func__.1+0x5ce0>
    8001663c:	00007517          	auipc	a0,0x7
    80016640:	95450513          	add	a0,a0,-1708 # 8001cf90 <__func__.1+0x300>
    80016644:	587040ef          	jal	8001b3ca <printf>
    80016648:	00144783          	lbu	a5,1(s0)
    8001664c:	00007597          	auipc	a1,0x7
    80016650:	91c58593          	add	a1,a1,-1764 # 8001cf68 <__func__.1+0x2d8>
    80016654:	c789                	beqz	a5,8001665e <load_access_fault_1+0xbc>
    80016656:	6418                	ld	a4,8(s0)
    80016658:	4795                	li	a5,5
    8001665a:	06f70e63          	beq	a4,a5,800166d6 <load_access_fault_1+0x134>
    8001665e:	00007517          	auipc	a0,0x7
    80016662:	94a50513          	add	a0,a0,-1718 # 8001cfa8 <__func__.1+0x318>
    80016666:	565040ef          	jal	8001b3ca <printf>
    8001666a:	00144783          	lbu	a5,1(s0)
    8001666e:	c789                	beqz	a5,80016678 <load_access_fault_1+0xd6>
    80016670:	6418                	ld	a4,8(s0)
    80016672:	4795                	li	a5,5
    80016674:	00f70c63          	beq	a4,a5,8001668c <load_access_fault_1+0xea>
    80016678:	00007517          	auipc	a0,0x7
    8001667c:	93850513          	add	a0,a0,-1736 # 8001cfb0 <__func__.1+0x320>
    80016680:	54b040ef          	jal	8001b3ca <printf>
    80016684:	02900513          	li	a0,41
    80016688:	415030ef          	jal	8001a29c <putchar>
    8001668c:	4529                	li	a0,10
    8001668e:	40f030ef          	jal	8001a29c <putchar>
    80016692:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    80016696:	00007597          	auipc	a1,0x7
    8001669a:	8d258593          	add	a1,a1,-1838 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("m mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",        //load access fault
    8001669e:	c491                	beqz	s1,800166aa <load_access_fault_1+0x108>
    800166a0:	6418                	ld	a4,8(s0)
    800166a2:	4795                	li	a5,5
    800166a4:	02f70463          	beq	a4,a5,800166cc <load_access_fault_1+0x12a>
    800166a8:	4481                	li	s1,0
    TEST_END();
    800166aa:	00007517          	auipc	a0,0x7
    800166ae:	96650513          	add	a0,a0,-1690 # 8001d010 <__func__.1+0x380>
    800166b2:	519040ef          	jal	8001b3ca <printf>
    800166b6:	4511                	li	a0,4
    800166b8:	c26ea0ef          	jal	80000ade <goto_priv>
    800166bc:	c6bea0ef          	jal	80001326 <reset_state>
}
    800166c0:	60e2                	ld	ra,24(sp)
    800166c2:	6442                	ld	s0,16(sp)
    800166c4:	8526                	mv	a0,s1
    800166c6:	64a2                	ld	s1,8(sp)
    800166c8:	6105                	add	sp,sp,32
    800166ca:	8082                	ret
    TEST_END();
    800166cc:	00007597          	auipc	a1,0x7
    800166d0:	88c58593          	add	a1,a1,-1908 # 8001cf58 <__func__.1+0x2c8>
    800166d4:	bfd9                	j	800166aa <load_access_fault_1+0x108>
    TEST_ASSERT("m mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",        //load access fault
    800166d6:	00007597          	auipc	a1,0x7
    800166da:	88258593          	add	a1,a1,-1918 # 8001cf58 <__func__.1+0x2c8>
    800166de:	b741                	j	8001665e <load_access_fault_1+0xbc>

00000000800166e0 <load_access_fault_2>:

bool load_access_fault_2(){
    800166e0:	1101                	add	sp,sp,-32

    TEST_START();
    800166e2:	00006597          	auipc	a1,0x6
    800166e6:	15658593          	add	a1,a1,342 # 8001c838 <__func__.38>
    800166ea:	00007517          	auipc	a0,0x7
    800166ee:	88e50513          	add	a0,a0,-1906 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_2(){
    800166f2:	ec06                	sd	ra,24(sp)
    800166f4:	e822                	sd	s0,16(sp)
    800166f6:	e426                	sd	s1,8(sp)
    TEST_START();
    800166f8:	4d3040ef          	jal	8001b3ca <printf>
    800166fc:	4529                	li	a0,10
    800166fe:	39f030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80016702:	4511                	li	a0,4
    80016704:	bdaea0ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHSPMPpmpcfg.R=0

    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80016708:	3a005073          	csrw	pmpcfg0,0

    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    8001670c:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80016710:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80016714:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80016718:	3a046073          	csrs	pmpcfg0,8

    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    8001671c:	10000793          	li	a5,256
    80016720:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80016724:	20000793          	li	a5,512
    80016728:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    8001672c:	40000793          	li	a5,1024
    80016730:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80016734:	6785                	lui	a5,0x1
    80016736:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8001673a:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, 0x88000000UL);
    8001673e:	47c5                	li	a5,17
    80016740:	07ee                	sll	a5,a5,0x1b
    80016742:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, 0x89000000UL);
    80016746:	08900793          	li	a5,137
    8001674a:	07e2                	sll	a5,a5,0x18
    8001674c:	3b179073          	csrw	pmpaddr1,a5


    CSRS(CSR_PMPCFG0,1ULL << 7 );       //pmp0cfgL 
    80016750:	08000793          	li	a5,128
    80016754:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );      //pmp1cfgL 
    80016758:	67a1                	lui	a5,0x8
    8001675a:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HS);
    8001675e:	450d                	li	a0,3
    80016760:	b7eea0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80016764:	0ff0000f          	fence
    80016768:	4785                	li	a5,1
    8001676a:	00027417          	auipc	s0,0x27
    8001676e:	8a640413          	add	s0,s0,-1882 # 8003d010 <excpt>
    80016772:	00f41023          	sh	a5,0(s0)
    80016776:	00027797          	auipc	a5,0x27
    8001677a:	8c07b923          	sd	zero,-1838(a5) # 8003d048 <excpt+0x38>
    8001677e:	0ff0000f          	fence
    80016782:	008817b7          	lui	a5,0x881
    80016786:	07aa                	sll	a5,a5,0xa
    80016788:	00078783          	lb	a5,0(a5) # 881000 <STACK_SIZE+0x781000>

    lb(0x88100000UL << 2);

    TEST_ASSERT("hs mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    8001678c:	08200593          	li	a1,130
    80016790:	0000c617          	auipc	a2,0xc
    80016794:	21860613          	add	a2,a2,536 # 800229a8 <__func__.1+0x5d18>
    80016798:	00006517          	auipc	a0,0x6
    8001679c:	7f850513          	add	a0,a0,2040 # 8001cf90 <__func__.1+0x300>
    800167a0:	42b040ef          	jal	8001b3ca <printf>
    800167a4:	00144783          	lbu	a5,1(s0)
    800167a8:	00006597          	auipc	a1,0x6
    800167ac:	7c058593          	add	a1,a1,1984 # 8001cf68 <__func__.1+0x2d8>
    800167b0:	c789                	beqz	a5,800167ba <load_access_fault_2+0xda>
    800167b2:	6418                	ld	a4,8(s0)
    800167b4:	4795                	li	a5,5
    800167b6:	06f70e63          	beq	a4,a5,80016832 <load_access_fault_2+0x152>
    800167ba:	00006517          	auipc	a0,0x6
    800167be:	7ee50513          	add	a0,a0,2030 # 8001cfa8 <__func__.1+0x318>
    800167c2:	409040ef          	jal	8001b3ca <printf>
    800167c6:	00144783          	lbu	a5,1(s0)
    800167ca:	c789                	beqz	a5,800167d4 <load_access_fault_2+0xf4>
    800167cc:	6418                	ld	a4,8(s0)
    800167ce:	4795                	li	a5,5
    800167d0:	00f70c63          	beq	a4,a5,800167e8 <load_access_fault_2+0x108>
    800167d4:	00006517          	auipc	a0,0x6
    800167d8:	7dc50513          	add	a0,a0,2012 # 8001cfb0 <__func__.1+0x320>
    800167dc:	3ef040ef          	jal	8001b3ca <printf>
    800167e0:	02900513          	li	a0,41
    800167e4:	2b9030ef          	jal	8001a29c <putchar>
    800167e8:	4529                	li	a0,10
    800167ea:	2b3030ef          	jal	8001a29c <putchar>
    800167ee:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    800167f2:	00006597          	auipc	a1,0x6
    800167f6:	77658593          	add	a1,a1,1910 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    800167fa:	c491                	beqz	s1,80016806 <load_access_fault_2+0x126>
    800167fc:	6418                	ld	a4,8(s0)
    800167fe:	4795                	li	a5,5
    80016800:	02f70463          	beq	a4,a5,80016828 <load_access_fault_2+0x148>
    80016804:	4481                	li	s1,0
    TEST_END();
    80016806:	00007517          	auipc	a0,0x7
    8001680a:	80a50513          	add	a0,a0,-2038 # 8001d010 <__func__.1+0x380>
    8001680e:	3bd040ef          	jal	8001b3ca <printf>
    80016812:	4511                	li	a0,4
    80016814:	acaea0ef          	jal	80000ade <goto_priv>
    80016818:	b0fea0ef          	jal	80001326 <reset_state>
}
    8001681c:	60e2                	ld	ra,24(sp)
    8001681e:	6442                	ld	s0,16(sp)
    80016820:	8526                	mv	a0,s1
    80016822:	64a2                	ld	s1,8(sp)
    80016824:	6105                	add	sp,sp,32
    80016826:	8082                	ret
    TEST_END();
    80016828:	00006597          	auipc	a1,0x6
    8001682c:	73058593          	add	a1,a1,1840 # 8001cf58 <__func__.1+0x2c8>
    80016830:	bfd9                	j	80016806 <load_access_fault_2+0x126>
    TEST_ASSERT("hs mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    80016832:	00006597          	auipc	a1,0x6
    80016836:	72658593          	add	a1,a1,1830 # 8001cf58 <__func__.1+0x2c8>
    8001683a:	b741                	j	800167ba <load_access_fault_2+0xda>

000000008001683c <load_access_fault_3>:


bool load_access_fault_3(){
    8001683c:	1101                	add	sp,sp,-32

    TEST_START();
    8001683e:	00006597          	auipc	a1,0x6
    80016842:	01258593          	add	a1,a1,18 # 8001c850 <__func__.37>
    80016846:	00006517          	auipc	a0,0x6
    8001684a:	73250513          	add	a0,a0,1842 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_3(){
    8001684e:	ec06                	sd	ra,24(sp)
    80016850:	e822                	sd	s0,16(sp)
    80016852:	e426                	sd	s1,8(sp)
    TEST_START();
    80016854:	377040ef          	jal	8001b3ca <printf>
    80016858:	4529                	li	a0,10
    8001685a:	243030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001685e:	4511                	li	a0,4
    80016860:	a7eea0ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHUPMPpmpcfg.R=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80016864:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80016868:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    8001686c:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80016870:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80016874:	3a046073          	csrs	pmpcfg0,8

    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80016878:	10000793          	li	a5,256
    8001687c:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80016880:	20000793          	li	a5,512
    80016884:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80016888:	40000793          	li	a5,1024
    8001688c:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80016890:	6785                	lui	a5,0x1
    80016892:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80016896:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    8001689a:	4405                	li	s0,1
    8001689c:	01f41793          	sll	a5,s0,0x1f
    800168a0:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800168a4:	08100793          	li	a5,129
    800168a8:	07e2                	sll	a5,a5,0x18
    800168aa:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800168ae:	08000793          	li	a5,128
    800168b2:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800168b6:	67a1                	lui	a5,0x8
    800168b8:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_HU);
    800168bc:	4505                	li	a0,1
    800168be:	a20ea0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    800168c2:	0ff0000f          	fence
    800168c6:	00026497          	auipc	s1,0x26
    800168ca:	74a48493          	add	s1,s1,1866 # 8003d010 <excpt>
    800168ce:	00849023          	sh	s0,0(s1)
    800168d2:	00026797          	auipc	a5,0x26
    800168d6:	7607bb23          	sd	zero,1910(a5) # 8003d048 <excpt+0x38>
    800168da:	0ff0000f          	fence
    800168de:	1406                	sll	s0,s0,0x21
    800168e0:	40040413          	add	s0,s0,1024
    800168e4:	00040403          	lb	s0,0(s0)
    
    lb(0x80000100UL << 2);

    TEST_ASSERT("HU mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    800168e8:	08200593          	li	a1,130
    800168ec:	0000c617          	auipc	a2,0xc
    800168f0:	0f460613          	add	a2,a2,244 # 800229e0 <__func__.1+0x5d50>
    800168f4:	00006517          	auipc	a0,0x6
    800168f8:	69c50513          	add	a0,a0,1692 # 8001cf90 <__func__.1+0x300>
    800168fc:	2cf040ef          	jal	8001b3ca <printf>
    80016900:	0014c783          	lbu	a5,1(s1)
    80016904:	00006597          	auipc	a1,0x6
    80016908:	66458593          	add	a1,a1,1636 # 8001cf68 <__func__.1+0x2d8>
    8001690c:	c789                	beqz	a5,80016916 <load_access_fault_3+0xda>
    8001690e:	6498                	ld	a4,8(s1)
    80016910:	4795                	li	a5,5
    80016912:	06f70e63          	beq	a4,a5,8001698e <load_access_fault_3+0x152>
    80016916:	00006517          	auipc	a0,0x6
    8001691a:	69250513          	add	a0,a0,1682 # 8001cfa8 <__func__.1+0x318>
    8001691e:	2ad040ef          	jal	8001b3ca <printf>
    80016922:	0014c783          	lbu	a5,1(s1)
    80016926:	c789                	beqz	a5,80016930 <load_access_fault_3+0xf4>
    80016928:	6498                	ld	a4,8(s1)
    8001692a:	4795                	li	a5,5
    8001692c:	00f70c63          	beq	a4,a5,80016944 <load_access_fault_3+0x108>
    80016930:	00006517          	auipc	a0,0x6
    80016934:	68050513          	add	a0,a0,1664 # 8001cfb0 <__func__.1+0x320>
    80016938:	293040ef          	jal	8001b3ca <printf>
    8001693c:	02900513          	li	a0,41
    80016940:	15d030ef          	jal	8001a29c <putchar>
    80016944:	4529                	li	a0,10
    80016946:	157030ef          	jal	8001a29c <putchar>
    8001694a:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    8001694e:	00006597          	auipc	a1,0x6
    80016952:	61a58593          	add	a1,a1,1562 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    80016956:	c411                	beqz	s0,80016962 <load_access_fault_3+0x126>
    80016958:	6498                	ld	a4,8(s1)
    8001695a:	4795                	li	a5,5
    8001695c:	02f70463          	beq	a4,a5,80016984 <load_access_fault_3+0x148>
    80016960:	4401                	li	s0,0
    TEST_END();
    80016962:	00006517          	auipc	a0,0x6
    80016966:	6ae50513          	add	a0,a0,1710 # 8001d010 <__func__.1+0x380>
    8001696a:	261040ef          	jal	8001b3ca <printf>
    8001696e:	4511                	li	a0,4
    80016970:	96eea0ef          	jal	80000ade <goto_priv>
    80016974:	9b3ea0ef          	jal	80001326 <reset_state>
}
    80016978:	60e2                	ld	ra,24(sp)
    8001697a:	8522                	mv	a0,s0
    8001697c:	6442                	ld	s0,16(sp)
    8001697e:	64a2                	ld	s1,8(sp)
    80016980:	6105                	add	sp,sp,32
    80016982:	8082                	ret
    TEST_END();
    80016984:	00006597          	auipc	a1,0x6
    80016988:	5d458593          	add	a1,a1,1492 # 8001cf58 <__func__.1+0x2c8>
    8001698c:	bfd9                	j	80016962 <load_access_fault_3+0x126>
    TEST_ASSERT("HU mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    8001698e:	00006597          	auipc	a1,0x6
    80016992:	5ca58593          	add	a1,a1,1482 # 8001cf58 <__func__.1+0x2c8>
    80016996:	b741                	j	80016916 <load_access_fault_3+0xda>

0000000080016998 <load_access_fault_4>:

bool load_access_fault_4(){
    80016998:	1101                	add	sp,sp,-32

    TEST_START();
    8001699a:	00006597          	auipc	a1,0x6
    8001699e:	ece58593          	add	a1,a1,-306 # 8001c868 <__func__.36>
    800169a2:	00006517          	auipc	a0,0x6
    800169a6:	5d650513          	add	a0,a0,1494 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_4(){
    800169aa:	ec06                	sd	ra,24(sp)
    800169ac:	e822                	sd	s0,16(sp)
    800169ae:	e426                	sd	s1,8(sp)
    TEST_START();
    800169b0:	21b040ef          	jal	8001b3ca <printf>
    800169b4:	4529                	li	a0,10
    800169b6:	0e7030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800169ba:	4511                	li	a0,4
    800169bc:	922ea0ef          	jal	80000ade <goto_priv>

    //pmpcfg.LVUPMPpmpcfg.R=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800169c0:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800169c4:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800169c8:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800169cc:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800169d0:	3a046073          	csrs	pmpcfg0,8


    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800169d4:	10000793          	li	a5,256
    800169d8:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800169dc:	20000793          	li	a5,512
    800169e0:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800169e4:	40000793          	li	a5,1024
    800169e8:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800169ec:	6785                	lui	a5,0x1
    800169ee:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800169f2:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800169f6:	4405                	li	s0,1
    800169f8:	01f41793          	sll	a5,s0,0x1f
    800169fc:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80016a00:	08100793          	li	a5,129
    80016a04:	07e2                	sll	a5,a5,0x18
    80016a06:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80016a0a:	08000793          	li	a5,128
    80016a0e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80016a12:	67a1                	lui	a5,0x8
    80016a14:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80016a18:	4501                	li	a0,0
    80016a1a:	8c4ea0ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80016a1e:	0ff0000f          	fence
    80016a22:	00026497          	auipc	s1,0x26
    80016a26:	5ee48493          	add	s1,s1,1518 # 8003d010 <excpt>
    80016a2a:	00849023          	sh	s0,0(s1)
    80016a2e:	00026797          	auipc	a5,0x26
    80016a32:	6007bd23          	sd	zero,1562(a5) # 8003d048 <excpt+0x38>
    80016a36:	0ff0000f          	fence
    80016a3a:	1406                	sll	s0,s0,0x21
    80016a3c:	40040413          	add	s0,s0,1024
    80016a40:	00040403          	lb	s0,0(s0)
    
    lb(0x80000100UL << 2);

    TEST_ASSERT("VU mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    80016a44:	08200593          	li	a1,130
    80016a48:	0000c617          	auipc	a2,0xc
    80016a4c:	fd060613          	add	a2,a2,-48 # 80022a18 <__func__.1+0x5d88>
    80016a50:	00006517          	auipc	a0,0x6
    80016a54:	54050513          	add	a0,a0,1344 # 8001cf90 <__func__.1+0x300>
    80016a58:	173040ef          	jal	8001b3ca <printf>
    80016a5c:	0014c783          	lbu	a5,1(s1)
    80016a60:	00006597          	auipc	a1,0x6
    80016a64:	50858593          	add	a1,a1,1288 # 8001cf68 <__func__.1+0x2d8>
    80016a68:	c789                	beqz	a5,80016a72 <load_access_fault_4+0xda>
    80016a6a:	6498                	ld	a4,8(s1)
    80016a6c:	4795                	li	a5,5
    80016a6e:	06f70e63          	beq	a4,a5,80016aea <load_access_fault_4+0x152>
    80016a72:	00006517          	auipc	a0,0x6
    80016a76:	53650513          	add	a0,a0,1334 # 8001cfa8 <__func__.1+0x318>
    80016a7a:	151040ef          	jal	8001b3ca <printf>
    80016a7e:	0014c783          	lbu	a5,1(s1)
    80016a82:	c789                	beqz	a5,80016a8c <load_access_fault_4+0xf4>
    80016a84:	6498                	ld	a4,8(s1)
    80016a86:	4795                	li	a5,5
    80016a88:	00f70c63          	beq	a4,a5,80016aa0 <load_access_fault_4+0x108>
    80016a8c:	00006517          	auipc	a0,0x6
    80016a90:	52450513          	add	a0,a0,1316 # 8001cfb0 <__func__.1+0x320>
    80016a94:	137040ef          	jal	8001b3ca <printf>
    80016a98:	02900513          	li	a0,41
    80016a9c:	001030ef          	jal	8001a29c <putchar>
    80016aa0:	4529                	li	a0,10
    80016aa2:	7fa030ef          	jal	8001a29c <putchar>
    80016aa6:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    80016aaa:	00006597          	auipc	a1,0x6
    80016aae:	4be58593          	add	a1,a1,1214 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    80016ab2:	c411                	beqz	s0,80016abe <load_access_fault_4+0x126>
    80016ab4:	6498                	ld	a4,8(s1)
    80016ab6:	4795                	li	a5,5
    80016ab8:	02f70463          	beq	a4,a5,80016ae0 <load_access_fault_4+0x148>
    80016abc:	4401                	li	s0,0
    TEST_END();
    80016abe:	00006517          	auipc	a0,0x6
    80016ac2:	55250513          	add	a0,a0,1362 # 8001d010 <__func__.1+0x380>
    80016ac6:	105040ef          	jal	8001b3ca <printf>
    80016aca:	4511                	li	a0,4
    80016acc:	812ea0ef          	jal	80000ade <goto_priv>
    80016ad0:	857ea0ef          	jal	80001326 <reset_state>
}
    80016ad4:	60e2                	ld	ra,24(sp)
    80016ad6:	8522                	mv	a0,s0
    80016ad8:	6442                	ld	s0,16(sp)
    80016ada:	64a2                	ld	s1,8(sp)
    80016adc:	6105                	add	sp,sp,32
    80016ade:	8082                	ret
    TEST_END();
    80016ae0:	00006597          	auipc	a1,0x6
    80016ae4:	47858593          	add	a1,a1,1144 # 8001cf58 <__func__.1+0x2c8>
    80016ae8:	bfd9                	j	80016abe <load_access_fault_4+0x126>
    TEST_ASSERT("VU mode lb when pmpcfg.R=0 and pmpcfg.L=1 leads to LAF",
    80016aea:	00006597          	auipc	a1,0x6
    80016aee:	46e58593          	add	a1,a1,1134 # 8001cf58 <__func__.1+0x2c8>
    80016af2:	b741                	j	80016a72 <load_access_fault_4+0xda>

0000000080016af4 <load_access_fault_5>:

bool load_access_fault_5(){
    80016af4:	1141                	add	sp,sp,-16

    TEST_START();
    80016af6:	00006597          	auipc	a1,0x6
    80016afa:	d8a58593          	add	a1,a1,-630 # 8001c880 <__func__.35>
    80016afe:	00006517          	auipc	a0,0x6
    80016b02:	47a50513          	add	a0,a0,1146 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_5(){
    80016b06:	e406                	sd	ra,8(sp)
    80016b08:	e022                	sd	s0,0(sp)
    TEST_START();
    80016b0a:	0c1040ef          	jal	8001b3ca <printf>
    80016b0e:	4529                	li	a0,10
    80016b10:	78c030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80016b14:	4511                	li	a0,4
    80016b16:	fc9e90ef          	jal	80000ade <goto_priv>
    printf("pmpcfg0=%llx\n",CSRR(CSR_PMPCFG0));
    80016b1a:	3a0025f3          	csrr	a1,pmpcfg0
    80016b1e:	0000c517          	auipc	a0,0xc
    80016b22:	f3250513          	add	a0,a0,-206 # 80022a50 <__func__.1+0x5dc0>
    80016b26:	0a5040ef          	jal	8001b3ca <printf>

    //pmpcfg.L0MPMPpmpcfg.R=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80016b2a:	3a005073          	csrw	pmpcfg0,0
    
    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80016b2e:	10000793          	li	a5,256
    80016b32:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80016b36:	20000793          	li	a5,512
    80016b3a:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80016b3e:	40000793          	li	a5,1024
    80016b42:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80016b46:	6785                	lui	a5,0x1
    80016b48:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80016b4c:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80016b50:	4785                	li	a5,1
    80016b52:	01f79713          	sll	a4,a5,0x1f
    80016b56:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80016b5a:	08100713          	li	a4,129
    80016b5e:	0762                	sll	a4,a4,0x18
    80016b60:	3b171073          	csrw	pmpaddr1,a4

    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80016b64:	6721                	lui	a4,0x8
    80016b66:	3a073073          	csrc	pmpcfg0,a4

    TEST_SETUP_EXCEPT();
    80016b6a:	0ff0000f          	fence
    80016b6e:	00026417          	auipc	s0,0x26
    80016b72:	4a240413          	add	s0,s0,1186 # 8003d010 <excpt>
    80016b76:	00f41023          	sh	a5,0(s0)
    80016b7a:	00026717          	auipc	a4,0x26
    80016b7e:	4c073723          	sd	zero,1230(a4) # 8003d048 <excpt+0x38>
    80016b82:	0ff0000f          	fence
    80016b86:	1786                	sll	a5,a5,0x21
    80016b88:	40078793          	add	a5,a5,1024
    80016b8c:	00078783          	lb	a5,0(a5)
    
    lb(0x80000100UL << 2);

    printf("%d\n",excpt.triggered);
    80016b90:	00144583          	lbu	a1,1(s0)
    80016b94:	00007517          	auipc	a0,0x7
    80016b98:	e4c50513          	add	a0,a0,-436 # 8001d9e0 <__func__.1+0xd50>
    80016b9c:	02f040ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80016ba0:	640c                	ld	a1,8(s0)
    80016ba2:	00007517          	auipc	a0,0x7
    80016ba6:	e3e50513          	add	a0,a0,-450 # 8001d9e0 <__func__.1+0xd50>
    80016baa:	021040ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode lb successful when pmpcfg.R=0 and pmpcfg.L=0 ",
    80016bae:	08200593          	li	a1,130
    80016bb2:	0000c617          	auipc	a2,0xc
    80016bb6:	eae60613          	add	a2,a2,-338 # 80022a60 <__func__.1+0x5dd0>
    80016bba:	00006517          	auipc	a0,0x6
    80016bbe:	3d650513          	add	a0,a0,982 # 8001cf90 <__func__.1+0x300>
    80016bc2:	009040ef          	jal	8001b3ca <printf>
    80016bc6:	00144783          	lbu	a5,1(s0)
    80016bca:	00006597          	auipc	a1,0x6
    80016bce:	38e58593          	add	a1,a1,910 # 8001cf58 <__func__.1+0x2c8>
    80016bd2:	c789                	beqz	a5,80016bdc <load_access_fault_5+0xe8>
    80016bd4:	00006597          	auipc	a1,0x6
    80016bd8:	39458593          	add	a1,a1,916 # 8001cf68 <__func__.1+0x2d8>
    80016bdc:	00006517          	auipc	a0,0x6
    80016be0:	3cc50513          	add	a0,a0,972 # 8001cfa8 <__func__.1+0x318>
    80016be4:	7e6040ef          	jal	8001b3ca <printf>
    80016be8:	00144783          	lbu	a5,1(s0)
    80016bec:	e3b1                	bnez	a5,80016c30 <load_access_fault_5+0x13c>
    80016bee:	4529                	li	a0,10
    80016bf0:	6ac030ef          	jal	8001a29c <putchar>
    80016bf4:	00144783          	lbu	a5,1(s0)
    80016bf8:	e795                	bnez	a5,80016c24 <load_access_fault_5+0x130>
    80016bfa:	4405                	li	s0,1
        excpt.triggered == false
    );

    TEST_END();
    80016bfc:	00006597          	auipc	a1,0x6
    80016c00:	35c58593          	add	a1,a1,860 # 8001cf58 <__func__.1+0x2c8>
    80016c04:	00006517          	auipc	a0,0x6
    80016c08:	40c50513          	add	a0,a0,1036 # 8001d010 <__func__.1+0x380>
    80016c0c:	7be040ef          	jal	8001b3ca <printf>
    80016c10:	4511                	li	a0,4
    80016c12:	ecde90ef          	jal	80000ade <goto_priv>
    80016c16:	f10ea0ef          	jal	80001326 <reset_state>
}
    80016c1a:	60a2                	ld	ra,8(sp)
    80016c1c:	8522                	mv	a0,s0
    80016c1e:	6402                	ld	s0,0(sp)
    80016c20:	0141                	add	sp,sp,16
    80016c22:	8082                	ret
    TEST_ASSERT("m mode lb successful when pmpcfg.R=0 and pmpcfg.L=0 ",
    80016c24:	4401                	li	s0,0
    TEST_END();
    80016c26:	00006597          	auipc	a1,0x6
    80016c2a:	34258593          	add	a1,a1,834 # 8001cf68 <__func__.1+0x2d8>
    80016c2e:	bfd9                	j	80016c04 <load_access_fault_5+0x110>
    TEST_ASSERT("m mode lb successful when pmpcfg.R=0 and pmpcfg.L=0 ",
    80016c30:	00006517          	auipc	a0,0x6
    80016c34:	38050513          	add	a0,a0,896 # 8001cfb0 <__func__.1+0x320>
    80016c38:	792040ef          	jal	8001b3ca <printf>
    80016c3c:	02900513          	li	a0,41
    80016c40:	65c030ef          	jal	8001a29c <putchar>
    80016c44:	b76d                	j	80016bee <load_access_fault_5+0xfa>

0000000080016c46 <load_access_fault_6>:


bool load_access_fault_6(){
    80016c46:	1101                	add	sp,sp,-32

    TEST_START();
    80016c48:	00006597          	auipc	a1,0x6
    80016c4c:	c5058593          	add	a1,a1,-944 # 8001c898 <__func__.34>
    80016c50:	00006517          	auipc	a0,0x6
    80016c54:	32850513          	add	a0,a0,808 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_6(){
    80016c58:	ec06                	sd	ra,24(sp)
    80016c5a:	e822                	sd	s0,16(sp)
    80016c5c:	e426                	sd	s1,8(sp)
    TEST_START();
    80016c5e:	76c040ef          	jal	8001b3ca <printf>
    80016c62:	4529                	li	a0,10
    80016c64:	638030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80016c68:	4511                	li	a0,4
    80016c6a:	e75e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HSPMPpmpcfg.R=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80016c6e:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80016c72:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80016c76:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80016c7a:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80016c7e:	3a046073          	csrs	pmpcfg0,8


    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80016c82:	10000793          	li	a5,256
    80016c86:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80016c8a:	20000793          	li	a5,512
    80016c8e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80016c92:	40000793          	li	a5,1024
    80016c96:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80016c9a:	6785                	lui	a5,0x1
    80016c9c:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80016ca0:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80016ca4:	4405                	li	s0,1
    80016ca6:	01f41793          	sll	a5,s0,0x1f
    80016caa:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80016cae:	08100793          	li	a5,129
    80016cb2:	07e2                	sll	a5,a5,0x18
    80016cb4:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );           //pmp0cfgL 
    80016cb8:	08000793          	li	a5,128
    80016cbc:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );          //pmp1cfgL 
    80016cc0:	67a1                	lui	a5,0x8
    80016cc2:	3a07b073          	csrc	pmpcfg0,a5

    printf("%llx\n",CSRR(CSR_PMPADDR0));
    80016cc6:	3b0025f3          	csrr	a1,pmpaddr0
    80016cca:	0000c517          	auipc	a0,0xc
    80016cce:	d8e50513          	add	a0,a0,-626 # 80022a58 <__func__.1+0x5dc8>
    80016cd2:	6f8040ef          	jal	8001b3ca <printf>
    printf("%llx\n",CSRR(CSR_PMPADDR1));
    80016cd6:	3b1025f3          	csrr	a1,pmpaddr1
    80016cda:	0000c517          	auipc	a0,0xc
    80016cde:	d7e50513          	add	a0,a0,-642 # 80022a58 <__func__.1+0x5dc8>
    80016ce2:	6e8040ef          	jal	8001b3ca <printf>
    goto_priv(PRIV_HS);
    80016ce6:	450d                	li	a0,3
    80016ce8:	df7e90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80016cec:	0ff0000f          	fence
    80016cf0:	00026497          	auipc	s1,0x26
    80016cf4:	32048493          	add	s1,s1,800 # 8003d010 <excpt>
    80016cf8:	00849023          	sh	s0,0(s1)
    80016cfc:	00026797          	auipc	a5,0x26
    80016d00:	3407b623          	sd	zero,844(a5) # 8003d048 <excpt+0x38>
    80016d04:	0ff0000f          	fence
    80016d08:	1406                	sll	s0,s0,0x21
    80016d0a:	40040413          	add	s0,s0,1024
    80016d0e:	00040403          	lb	s0,0(s0)
    
    lb(0x80000100UL << 2);

    TEST_ASSERT("hs mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016d12:	08200593          	li	a1,130
    80016d16:	0000c617          	auipc	a2,0xc
    80016d1a:	d8260613          	add	a2,a2,-638 # 80022a98 <__func__.1+0x5e08>
    80016d1e:	00006517          	auipc	a0,0x6
    80016d22:	27250513          	add	a0,a0,626 # 8001cf90 <__func__.1+0x300>
    80016d26:	6a4040ef          	jal	8001b3ca <printf>
    80016d2a:	0014c783          	lbu	a5,1(s1)
    80016d2e:	00006597          	auipc	a1,0x6
    80016d32:	23a58593          	add	a1,a1,570 # 8001cf68 <__func__.1+0x2d8>
    80016d36:	c789                	beqz	a5,80016d40 <load_access_fault_6+0xfa>
    80016d38:	6498                	ld	a4,8(s1)
    80016d3a:	4795                	li	a5,5
    80016d3c:	06f70e63          	beq	a4,a5,80016db8 <load_access_fault_6+0x172>
    80016d40:	00006517          	auipc	a0,0x6
    80016d44:	26850513          	add	a0,a0,616 # 8001cfa8 <__func__.1+0x318>
    80016d48:	682040ef          	jal	8001b3ca <printf>
    80016d4c:	0014c783          	lbu	a5,1(s1)
    80016d50:	c789                	beqz	a5,80016d5a <load_access_fault_6+0x114>
    80016d52:	6498                	ld	a4,8(s1)
    80016d54:	4795                	li	a5,5
    80016d56:	00f70c63          	beq	a4,a5,80016d6e <load_access_fault_6+0x128>
    80016d5a:	00006517          	auipc	a0,0x6
    80016d5e:	25650513          	add	a0,a0,598 # 8001cfb0 <__func__.1+0x320>
    80016d62:	668040ef          	jal	8001b3ca <printf>
    80016d66:	02900513          	li	a0,41
    80016d6a:	532030ef          	jal	8001a29c <putchar>
    80016d6e:	4529                	li	a0,10
    80016d70:	52c030ef          	jal	8001a29c <putchar>
    80016d74:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    80016d78:	00006597          	auipc	a1,0x6
    80016d7c:	1f058593          	add	a1,a1,496 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016d80:	c411                	beqz	s0,80016d8c <load_access_fault_6+0x146>
    80016d82:	6498                	ld	a4,8(s1)
    80016d84:	4795                	li	a5,5
    80016d86:	02f70463          	beq	a4,a5,80016dae <load_access_fault_6+0x168>
    80016d8a:	4401                	li	s0,0
    TEST_END();
    80016d8c:	00006517          	auipc	a0,0x6
    80016d90:	28450513          	add	a0,a0,644 # 8001d010 <__func__.1+0x380>
    80016d94:	636040ef          	jal	8001b3ca <printf>
    80016d98:	4511                	li	a0,4
    80016d9a:	d45e90ef          	jal	80000ade <goto_priv>
    80016d9e:	d88ea0ef          	jal	80001326 <reset_state>
}
    80016da2:	60e2                	ld	ra,24(sp)
    80016da4:	8522                	mv	a0,s0
    80016da6:	6442                	ld	s0,16(sp)
    80016da8:	64a2                	ld	s1,8(sp)
    80016daa:	6105                	add	sp,sp,32
    80016dac:	8082                	ret
    TEST_END();
    80016dae:	00006597          	auipc	a1,0x6
    80016db2:	1aa58593          	add	a1,a1,426 # 8001cf58 <__func__.1+0x2c8>
    80016db6:	bfd9                	j	80016d8c <load_access_fault_6+0x146>
    TEST_ASSERT("hs mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016db8:	00006597          	auipc	a1,0x6
    80016dbc:	1a058593          	add	a1,a1,416 # 8001cf58 <__func__.1+0x2c8>
    80016dc0:	b741                	j	80016d40 <load_access_fault_6+0xfa>

0000000080016dc2 <load_access_fault_7>:


bool load_access_fault_7(){
    80016dc2:	1101                	add	sp,sp,-32

    TEST_START();
    80016dc4:	00006597          	auipc	a1,0x6
    80016dc8:	aec58593          	add	a1,a1,-1300 # 8001c8b0 <__func__.33>
    80016dcc:	00006517          	auipc	a0,0x6
    80016dd0:	1ac50513          	add	a0,a0,428 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_7(){
    80016dd4:	ec06                	sd	ra,24(sp)
    80016dd6:	e822                	sd	s0,16(sp)
    80016dd8:	e426                	sd	s1,8(sp)
    TEST_START();
    80016dda:	5f0040ef          	jal	8001b3ca <printf>
    80016dde:	4529                	li	a0,10
    80016de0:	4bc030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80016de4:	4511                	li	a0,4
    80016de6:	cf9e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HUPMPpmpcfg.R=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80016dea:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80016dee:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80016df2:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80016df6:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80016dfa:	3a046073          	csrs	pmpcfg0,8


    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80016dfe:	10000793          	li	a5,256
    80016e02:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80016e06:	20000793          	li	a5,512
    80016e0a:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80016e0e:	40000793          	li	a5,1024
    80016e12:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80016e16:	6785                	lui	a5,0x1
    80016e18:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80016e1c:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80016e20:	4405                	li	s0,1
    80016e22:	01f41793          	sll	a5,s0,0x1f
    80016e26:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80016e2a:	08100793          	li	a5,129
    80016e2e:	07e2                	sll	a5,a5,0x18
    80016e30:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80016e34:	08000793          	li	a5,128
    80016e38:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80016e3c:	67a1                	lui	a5,0x8
    80016e3e:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HU);
    80016e42:	4505                	li	a0,1
    80016e44:	c9be90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80016e48:	0ff0000f          	fence
    80016e4c:	00026497          	auipc	s1,0x26
    80016e50:	1c448493          	add	s1,s1,452 # 8003d010 <excpt>
    80016e54:	00849023          	sh	s0,0(s1)
    80016e58:	00026797          	auipc	a5,0x26
    80016e5c:	1e07b823          	sd	zero,496(a5) # 8003d048 <excpt+0x38>
    80016e60:	0ff0000f          	fence
    80016e64:	1406                	sll	s0,s0,0x21
    80016e66:	40040413          	add	s0,s0,1024
    80016e6a:	00040403          	lb	s0,0(s0)
    
    lb(0x80000100UL << 2);

    TEST_ASSERT("HU mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016e6e:	08200593          	li	a1,130
    80016e72:	0000c617          	auipc	a2,0xc
    80016e76:	c5e60613          	add	a2,a2,-930 # 80022ad0 <__func__.1+0x5e40>
    80016e7a:	00006517          	auipc	a0,0x6
    80016e7e:	11650513          	add	a0,a0,278 # 8001cf90 <__func__.1+0x300>
    80016e82:	548040ef          	jal	8001b3ca <printf>
    80016e86:	0014c783          	lbu	a5,1(s1)
    80016e8a:	00006597          	auipc	a1,0x6
    80016e8e:	0de58593          	add	a1,a1,222 # 8001cf68 <__func__.1+0x2d8>
    80016e92:	c789                	beqz	a5,80016e9c <load_access_fault_7+0xda>
    80016e94:	6498                	ld	a4,8(s1)
    80016e96:	4795                	li	a5,5
    80016e98:	06f70e63          	beq	a4,a5,80016f14 <load_access_fault_7+0x152>
    80016e9c:	00006517          	auipc	a0,0x6
    80016ea0:	10c50513          	add	a0,a0,268 # 8001cfa8 <__func__.1+0x318>
    80016ea4:	526040ef          	jal	8001b3ca <printf>
    80016ea8:	0014c783          	lbu	a5,1(s1)
    80016eac:	c789                	beqz	a5,80016eb6 <load_access_fault_7+0xf4>
    80016eae:	6498                	ld	a4,8(s1)
    80016eb0:	4795                	li	a5,5
    80016eb2:	00f70c63          	beq	a4,a5,80016eca <load_access_fault_7+0x108>
    80016eb6:	00006517          	auipc	a0,0x6
    80016eba:	0fa50513          	add	a0,a0,250 # 8001cfb0 <__func__.1+0x320>
    80016ebe:	50c040ef          	jal	8001b3ca <printf>
    80016ec2:	02900513          	li	a0,41
    80016ec6:	3d6030ef          	jal	8001a29c <putchar>
    80016eca:	4529                	li	a0,10
    80016ecc:	3d0030ef          	jal	8001a29c <putchar>
    80016ed0:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    80016ed4:	00006597          	auipc	a1,0x6
    80016ed8:	09458593          	add	a1,a1,148 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016edc:	c411                	beqz	s0,80016ee8 <load_access_fault_7+0x126>
    80016ede:	6498                	ld	a4,8(s1)
    80016ee0:	4795                	li	a5,5
    80016ee2:	02f70463          	beq	a4,a5,80016f0a <load_access_fault_7+0x148>
    80016ee6:	4401                	li	s0,0
    TEST_END();
    80016ee8:	00006517          	auipc	a0,0x6
    80016eec:	12850513          	add	a0,a0,296 # 8001d010 <__func__.1+0x380>
    80016ef0:	4da040ef          	jal	8001b3ca <printf>
    80016ef4:	4511                	li	a0,4
    80016ef6:	be9e90ef          	jal	80000ade <goto_priv>
    80016efa:	c2cea0ef          	jal	80001326 <reset_state>
}
    80016efe:	60e2                	ld	ra,24(sp)
    80016f00:	8522                	mv	a0,s0
    80016f02:	6442                	ld	s0,16(sp)
    80016f04:	64a2                	ld	s1,8(sp)
    80016f06:	6105                	add	sp,sp,32
    80016f08:	8082                	ret
    TEST_END();
    80016f0a:	00006597          	auipc	a1,0x6
    80016f0e:	04e58593          	add	a1,a1,78 # 8001cf58 <__func__.1+0x2c8>
    80016f12:	bfd9                	j	80016ee8 <load_access_fault_7+0x126>
    TEST_ASSERT("HU mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016f14:	00006597          	auipc	a1,0x6
    80016f18:	04458593          	add	a1,a1,68 # 8001cf58 <__func__.1+0x2c8>
    80016f1c:	b741                	j	80016e9c <load_access_fault_7+0xda>

0000000080016f1e <load_access_fault_8>:

bool load_access_fault_8(){
    80016f1e:	1101                	add	sp,sp,-32

    TEST_START();
    80016f20:	00006597          	auipc	a1,0x6
    80016f24:	9a858593          	add	a1,a1,-1624 # 8001c8c8 <__func__.32>
    80016f28:	00006517          	auipc	a0,0x6
    80016f2c:	05050513          	add	a0,a0,80 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_8(){
    80016f30:	ec06                	sd	ra,24(sp)
    80016f32:	e822                	sd	s0,16(sp)
    80016f34:	e426                	sd	s1,8(sp)
    TEST_START();
    80016f36:	494040ef          	jal	8001b3ca <printf>
    80016f3a:	4529                	li	a0,10
    80016f3c:	360030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80016f40:	4511                	li	a0,4
    80016f42:	b9de90ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0VUPMPpmpcfg.R=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80016f46:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80016f4a:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80016f4e:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80016f52:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80016f56:	3a046073          	csrs	pmpcfg0,8


    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80016f5a:	10000793          	li	a5,256
    80016f5e:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80016f62:	20000793          	li	a5,512
    80016f66:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80016f6a:	40000793          	li	a5,1024
    80016f6e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80016f72:	6785                	lui	a5,0x1
    80016f74:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80016f78:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80016f7c:	4405                	li	s0,1
    80016f7e:	01f41793          	sll	a5,s0,0x1f
    80016f82:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80016f86:	08100793          	li	a5,129
    80016f8a:	07e2                	sll	a5,a5,0x18
    80016f8c:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80016f90:	08000793          	li	a5,128
    80016f94:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80016f98:	67a1                	lui	a5,0x8
    80016f9a:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80016f9e:	4501                	li	a0,0
    80016fa0:	b3fe90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80016fa4:	0ff0000f          	fence
    80016fa8:	00026497          	auipc	s1,0x26
    80016fac:	06848493          	add	s1,s1,104 # 8003d010 <excpt>
    80016fb0:	00849023          	sh	s0,0(s1)
    80016fb4:	00026797          	auipc	a5,0x26
    80016fb8:	0807ba23          	sd	zero,148(a5) # 8003d048 <excpt+0x38>
    80016fbc:	0ff0000f          	fence
    80016fc0:	1406                	sll	s0,s0,0x21
    80016fc2:	40040413          	add	s0,s0,1024
    80016fc6:	00040403          	lb	s0,0(s0)
    
    lb(0x80000100UL << 2);

    TEST_ASSERT("VU mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80016fca:	08200593          	li	a1,130
    80016fce:	0000c617          	auipc	a2,0xc
    80016fd2:	b3a60613          	add	a2,a2,-1222 # 80022b08 <__func__.1+0x5e78>
    80016fd6:	00006517          	auipc	a0,0x6
    80016fda:	fba50513          	add	a0,a0,-70 # 8001cf90 <__func__.1+0x300>
    80016fde:	3ec040ef          	jal	8001b3ca <printf>
    80016fe2:	0014c783          	lbu	a5,1(s1)
    80016fe6:	00006597          	auipc	a1,0x6
    80016fea:	f8258593          	add	a1,a1,-126 # 8001cf68 <__func__.1+0x2d8>
    80016fee:	c789                	beqz	a5,80016ff8 <load_access_fault_8+0xda>
    80016ff0:	6498                	ld	a4,8(s1)
    80016ff2:	4795                	li	a5,5
    80016ff4:	06f70e63          	beq	a4,a5,80017070 <load_access_fault_8+0x152>
    80016ff8:	00006517          	auipc	a0,0x6
    80016ffc:	fb050513          	add	a0,a0,-80 # 8001cfa8 <__func__.1+0x318>
    80017000:	3ca040ef          	jal	8001b3ca <printf>
    80017004:	0014c783          	lbu	a5,1(s1)
    80017008:	c789                	beqz	a5,80017012 <load_access_fault_8+0xf4>
    8001700a:	6498                	ld	a4,8(s1)
    8001700c:	4795                	li	a5,5
    8001700e:	00f70c63          	beq	a4,a5,80017026 <load_access_fault_8+0x108>
    80017012:	00006517          	auipc	a0,0x6
    80017016:	f9e50513          	add	a0,a0,-98 # 8001cfb0 <__func__.1+0x320>
    8001701a:	3b0040ef          	jal	8001b3ca <printf>
    8001701e:	02900513          	li	a0,41
    80017022:	27a030ef          	jal	8001a29c <putchar>
    80017026:	4529                	li	a0,10
    80017028:	274030ef          	jal	8001a29c <putchar>
    8001702c:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    80017030:	00006597          	auipc	a1,0x6
    80017034:	f3858593          	add	a1,a1,-200 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80017038:	c411                	beqz	s0,80017044 <load_access_fault_8+0x126>
    8001703a:	6498                	ld	a4,8(s1)
    8001703c:	4795                	li	a5,5
    8001703e:	02f70463          	beq	a4,a5,80017066 <load_access_fault_8+0x148>
    80017042:	4401                	li	s0,0
    TEST_END();
    80017044:	00006517          	auipc	a0,0x6
    80017048:	fcc50513          	add	a0,a0,-52 # 8001d010 <__func__.1+0x380>
    8001704c:	37e040ef          	jal	8001b3ca <printf>
    80017050:	4511                	li	a0,4
    80017052:	a8de90ef          	jal	80000ade <goto_priv>
    80017056:	ad0ea0ef          	jal	80001326 <reset_state>
}
    8001705a:	60e2                	ld	ra,24(sp)
    8001705c:	8522                	mv	a0,s0
    8001705e:	6442                	ld	s0,16(sp)
    80017060:	64a2                	ld	s1,8(sp)
    80017062:	6105                	add	sp,sp,32
    80017064:	8082                	ret
    TEST_END();
    80017066:	00006597          	auipc	a1,0x6
    8001706a:	ef258593          	add	a1,a1,-270 # 8001cf58 <__func__.1+0x2c8>
    8001706e:	bfd9                	j	80017044 <load_access_fault_8+0x126>
    TEST_ASSERT("VU mode lb when pmpcfg.R=0 and pmpcfg.L=0 leads to LAF",
    80017070:	00006597          	auipc	a1,0x6
    80017074:	ee858593          	add	a1,a1,-280 # 8001cf58 <__func__.1+0x2c8>
    80017078:	b741                	j	80016ff8 <load_access_fault_8+0xda>

000000008001707a <load_access_fault_9>:

bool load_access_fault_9(){
    8001707a:	1101                	add	sp,sp,-32

    TEST_START();
    8001707c:	00006597          	auipc	a1,0x6
    80017080:	86458593          	add	a1,a1,-1948 # 8001c8e0 <__func__.31>
    80017084:	00006517          	auipc	a0,0x6
    80017088:	ef450513          	add	a0,a0,-268 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_9(){
    8001708c:	ec06                	sd	ra,24(sp)
    8001708e:	e822                	sd	s0,16(sp)
    80017090:	e426                	sd	s1,8(sp)
    TEST_START();
    80017092:	338040ef          	jal	8001b3ca <printf>
    80017096:	4529                	li	a0,10
    80017098:	204030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001709c:	4511                	li	a0,4
    8001709e:	a41e90ef          	jal	80000ade <goto_priv>

    //
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800170a2:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800170a6:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800170aa:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800170ae:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800170b2:	3a046073          	csrs	pmpcfg0,8


    CSRC(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800170b6:	10000793          	li	a5,256
    800170ba:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800170be:	20000793          	li	a5,512
    800170c2:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800170c6:	40000793          	li	a5,1024
    800170ca:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800170ce:	6785                	lui	a5,0x1
    800170d0:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800170d4:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800170d8:	4405                	li	s0,1
    800170da:	01f41793          	sll	a5,s0,0x1f
    800170de:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800170e2:	08100793          	li	a5,129
    800170e6:	07e2                	sll	a5,a5,0x18
    800170e8:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800170ec:	08000793          	li	a5,128
    800170f0:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800170f4:	67a1                	lui	a5,0x8
    800170f6:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    800170fa:	4501                	li	a0,0
    800170fc:	9e3e90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80017100:	0ff0000f          	fence
    80017104:	00026497          	auipc	s1,0x26
    80017108:	f0c48493          	add	s1,s1,-244 # 8003d010 <excpt>
    8001710c:	00849023          	sh	s0,0(s1)
    80017110:	00026797          	auipc	a5,0x26
    80017114:	f207bc23          	sd	zero,-200(a5) # 8003d048 <excpt+0x38>
    80017118:	0ff0000f          	fence
LOAD_INSTRUCTION(ld, "ld", uint64_t);
    8001711c:	140e                	sll	s0,s0,0x23
    8001711e:	1461                	add	s0,s0,-8
    80017120:	00043403          	ld	s0,0(s0)
    
    ld(0x1fffffffeUL << 2);

    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to laf",
    80017124:	08200593          	li	a1,130
    80017128:	0000c617          	auipc	a2,0xc
    8001712c:	a1860613          	add	a2,a2,-1512 # 80022b40 <__func__.1+0x5eb0>
    80017130:	00006517          	auipc	a0,0x6
    80017134:	e6050513          	add	a0,a0,-416 # 8001cf90 <__func__.1+0x300>
    80017138:	292040ef          	jal	8001b3ca <printf>
    8001713c:	0014c783          	lbu	a5,1(s1)
    80017140:	00006597          	auipc	a1,0x6
    80017144:	e2858593          	add	a1,a1,-472 # 8001cf68 <__func__.1+0x2d8>
    80017148:	c789                	beqz	a5,80017152 <load_access_fault_9+0xd8>
    8001714a:	6498                	ld	a4,8(s1)
    8001714c:	4795                	li	a5,5
    8001714e:	06f70e63          	beq	a4,a5,800171ca <load_access_fault_9+0x150>
    80017152:	00006517          	auipc	a0,0x6
    80017156:	e5650513          	add	a0,a0,-426 # 8001cfa8 <__func__.1+0x318>
    8001715a:	270040ef          	jal	8001b3ca <printf>
    8001715e:	0014c783          	lbu	a5,1(s1)
    80017162:	c789                	beqz	a5,8001716c <load_access_fault_9+0xf2>
    80017164:	6498                	ld	a4,8(s1)
    80017166:	4795                	li	a5,5
    80017168:	00f70c63          	beq	a4,a5,80017180 <load_access_fault_9+0x106>
    8001716c:	00006517          	auipc	a0,0x6
    80017170:	e4450513          	add	a0,a0,-444 # 8001cfb0 <__func__.1+0x320>
    80017174:	256040ef          	jal	8001b3ca <printf>
    80017178:	02900513          	li	a0,41
    8001717c:	120030ef          	jal	8001a29c <putchar>
    80017180:	4529                	li	a0,10
    80017182:	11a030ef          	jal	8001a29c <putchar>
    80017186:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    8001718a:	00006597          	auipc	a1,0x6
    8001718e:	dde58593          	add	a1,a1,-546 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to laf",
    80017192:	c411                	beqz	s0,8001719e <load_access_fault_9+0x124>
    80017194:	6498                	ld	a4,8(s1)
    80017196:	4795                	li	a5,5
    80017198:	02f70463          	beq	a4,a5,800171c0 <load_access_fault_9+0x146>
    8001719c:	4401                	li	s0,0
    TEST_END();
    8001719e:	00006517          	auipc	a0,0x6
    800171a2:	e7250513          	add	a0,a0,-398 # 8001d010 <__func__.1+0x380>
    800171a6:	224040ef          	jal	8001b3ca <printf>
    800171aa:	4511                	li	a0,4
    800171ac:	933e90ef          	jal	80000ade <goto_priv>
    800171b0:	976ea0ef          	jal	80001326 <reset_state>
}
    800171b4:	60e2                	ld	ra,24(sp)
    800171b6:	8522                	mv	a0,s0
    800171b8:	6442                	ld	s0,16(sp)
    800171ba:	64a2                	ld	s1,8(sp)
    800171bc:	6105                	add	sp,sp,32
    800171be:	8082                	ret
    TEST_END();
    800171c0:	00006597          	auipc	a1,0x6
    800171c4:	d9858593          	add	a1,a1,-616 # 8001cf58 <__func__.1+0x2c8>
    800171c8:	bfd9                	j	8001719e <load_access_fault_9+0x124>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to laf",
    800171ca:	00006597          	auipc	a1,0x6
    800171ce:	d8e58593          	add	a1,a1,-626 # 8001cf58 <__func__.1+0x2c8>
    800171d2:	b741                	j	80017152 <load_access_fault_9+0xd8>

00000000800171d4 <load_access_fault_10>:

bool load_access_fault_10(){
    800171d4:	1101                	add	sp,sp,-32

    TEST_START();
    800171d6:	00005597          	auipc	a1,0x5
    800171da:	72258593          	add	a1,a1,1826 # 8001c8f8 <__func__.30>
    800171de:	00006517          	auipc	a0,0x6
    800171e2:	d9a50513          	add	a0,a0,-614 # 8001cf78 <__func__.1+0x2e8>
bool load_access_fault_10(){
    800171e6:	ec06                	sd	ra,24(sp)
    800171e8:	e822                	sd	s0,16(sp)
    800171ea:	e426                	sd	s1,8(sp)
    TEST_START();
    800171ec:	1de040ef          	jal	8001b3ca <printf>
    800171f0:	4529                	li	a0,10
    800171f2:	0aa030ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800171f6:	4511                	li	a0,4
    800171f8:	8e7e90ef          	jal	80000ade <goto_priv>

    //pmpaddr
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800171fc:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017200:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80017204:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80017208:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    8001720c:	3a046073          	csrs	pmpcfg0,8

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017210:	4485                	li	s1,1
    80017212:	01f49793          	sll	a5,s1,0x1f
    80017216:	3b079073          	csrw	pmpaddr0,a5
    
    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    8001721a:	08000793          	li	a5,128
    8001721e:	3a07a073          	csrs	pmpcfg0,a5


    goto_priv(PRIV_M);
    80017222:	4511                	li	a0,4
    80017224:	8bbe90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80017228:	0ff0000f          	fence
    8001722c:	00026417          	auipc	s0,0x26
    80017230:	de440413          	add	s0,s0,-540 # 8003d010 <excpt>
    80017234:	00941023          	sh	s1,0(s0)
    80017238:	00026797          	auipc	a5,0x26
    8001723c:	e007b823          	sd	zero,-496(a5) # 8003d048 <excpt+0x38>
    80017240:	0ff0000f          	fence
    80017244:	47a5                	li	a5,9
    80017246:	07fa                	sll	a5,a5,0x1e
    80017248:	0007b783          	ld	a5,0(a5)
    
    ld(0x90000000UL << 2);

    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to laf",
    8001724c:	08200593          	li	a1,130
    80017250:	0000c617          	auipc	a2,0xc
    80017254:	96060613          	add	a2,a2,-1696 # 80022bb0 <__func__.1+0x5f20>
    80017258:	00006517          	auipc	a0,0x6
    8001725c:	d3850513          	add	a0,a0,-712 # 8001cf90 <__func__.1+0x300>
    80017260:	16a040ef          	jal	8001b3ca <printf>
    80017264:	00144783          	lbu	a5,1(s0)
    80017268:	00006597          	auipc	a1,0x6
    8001726c:	d0058593          	add	a1,a1,-768 # 8001cf68 <__func__.1+0x2d8>
    80017270:	c789                	beqz	a5,8001727a <load_access_fault_10+0xa6>
    80017272:	6418                	ld	a4,8(s0)
    80017274:	4795                	li	a5,5
    80017276:	06f70e63          	beq	a4,a5,800172f2 <load_access_fault_10+0x11e>
    8001727a:	00006517          	auipc	a0,0x6
    8001727e:	d2e50513          	add	a0,a0,-722 # 8001cfa8 <__func__.1+0x318>
    80017282:	148040ef          	jal	8001b3ca <printf>
    80017286:	00144783          	lbu	a5,1(s0)
    8001728a:	c789                	beqz	a5,80017294 <load_access_fault_10+0xc0>
    8001728c:	6418                	ld	a4,8(s0)
    8001728e:	4795                	li	a5,5
    80017290:	00f70c63          	beq	a4,a5,800172a8 <load_access_fault_10+0xd4>
    80017294:	00006517          	auipc	a0,0x6
    80017298:	d1c50513          	add	a0,a0,-740 # 8001cfb0 <__func__.1+0x320>
    8001729c:	12e040ef          	jal	8001b3ca <printf>
    800172a0:	02900513          	li	a0,41
    800172a4:	7f9020ef          	jal	8001a29c <putchar>
    800172a8:	4529                	li	a0,10
    800172aa:	7f3020ef          	jal	8001a29c <putchar>
    800172ae:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LAF
    );


    TEST_END();
    800172b2:	00006597          	auipc	a1,0x6
    800172b6:	cb658593          	add	a1,a1,-842 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to laf",
    800172ba:	c491                	beqz	s1,800172c6 <load_access_fault_10+0xf2>
    800172bc:	6418                	ld	a4,8(s0)
    800172be:	4795                	li	a5,5
    800172c0:	02f70463          	beq	a4,a5,800172e8 <load_access_fault_10+0x114>
    800172c4:	4481                	li	s1,0
    TEST_END();
    800172c6:	00006517          	auipc	a0,0x6
    800172ca:	d4a50513          	add	a0,a0,-694 # 8001d010 <__func__.1+0x380>
    800172ce:	0fc040ef          	jal	8001b3ca <printf>
    800172d2:	4511                	li	a0,4
    800172d4:	80be90ef          	jal	80000ade <goto_priv>
    800172d8:	84eea0ef          	jal	80001326 <reset_state>
}
    800172dc:	60e2                	ld	ra,24(sp)
    800172de:	6442                	ld	s0,16(sp)
    800172e0:	8526                	mv	a0,s1
    800172e2:	64a2                	ld	s1,8(sp)
    800172e4:	6105                	add	sp,sp,32
    800172e6:	8082                	ret
    TEST_END();
    800172e8:	00006597          	auipc	a1,0x6
    800172ec:	c7058593          	add	a1,a1,-912 # 8001cf58 <__func__.1+0x2c8>
    800172f0:	bfd9                	j	800172c6 <load_access_fault_10+0xf2>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to laf",
    800172f2:	00006597          	auipc	a1,0x6
    800172f6:	c6658593          	add	a1,a1,-922 # 8001cf58 <__func__.1+0x2c8>
    800172fa:	b741                	j	8001727a <load_access_fault_10+0xa6>

00000000800172fc <store_access_fault_1>:


bool store_access_fault_1(){
    800172fc:	1101                	add	sp,sp,-32

    TEST_START();
    800172fe:	00005597          	auipc	a1,0x5
    80017302:	61258593          	add	a1,a1,1554 # 8001c910 <__func__.29>
    80017306:	00006517          	auipc	a0,0x6
    8001730a:	c7250513          	add	a0,a0,-910 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_1(){
    8001730e:	ec06                	sd	ra,24(sp)
    80017310:	e822                	sd	s0,16(sp)
    80017312:	e426                	sd	s1,8(sp)
    TEST_START();
    80017314:	0b6040ef          	jal	8001b3ca <printf>
    80017318:	4529                	li	a0,10
    8001731a:	783020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001731e:	4511                	li	a0,4
    80017320:	fbee90ef          	jal	80000ade <goto_priv>

    //pmpcfg.LMPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80017324:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80017328:	10000793          	li	a5,256
    8001732c:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80017330:	20000793          	li	a5,512
    80017334:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017338:	40000793          	li	a5,1024
    8001733c:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80017340:	6785                	lui	a5,0x1
    80017342:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017346:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    8001734a:	4785                	li	a5,1
    8001734c:	01f79713          	sll	a4,a5,0x1f
    80017350:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80017354:	08100713          	li	a4,129
    80017358:	0762                	sll	a4,a4,0x18
    8001735a:	3b171073          	csrw	pmpaddr1,a4

    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    8001735e:	6721                	lui	a4,0x8
    80017360:	3a072073          	csrs	pmpcfg0,a4

    TEST_SETUP_EXCEPT();
    80017364:	0ff0000f          	fence
    80017368:	00026417          	auipc	s0,0x26
    8001736c:	ca840413          	add	s0,s0,-856 # 8003d010 <excpt>
    80017370:	00f41023          	sh	a5,0(s0)
    80017374:	00026717          	auipc	a4,0x26
    80017378:	cc073a23          	sd	zero,-812(a4) # 8003d048 <excpt+0x38>
    8001737c:	0ff0000f          	fence
STORE_INSTRUCTION(sb, "sb", uint8_t);
    80017380:	1786                	sll	a5,a5,0x21
    80017382:	40078793          	add	a5,a5,1024
    80017386:	4701                	li	a4,0
    80017388:	00e78023          	sb	a4,0(a5)
    
    sb(0x80000100UL << 2 , 0x0);

    printf("%d\n",excpt.triggered);
    8001738c:	00144583          	lbu	a1,1(s0)
    80017390:	00006517          	auipc	a0,0x6
    80017394:	65050513          	add	a0,a0,1616 # 8001d9e0 <__func__.1+0xd50>
    80017398:	032040ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    8001739c:	640c                	ld	a1,8(s0)
    8001739e:	00006517          	auipc	a0,0x6
    800173a2:	64250513          	add	a0,a0,1602 # 8001d9e0 <__func__.1+0xd50>
    800173a6:	024040ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800173aa:	08200593          	li	a1,130
    800173ae:	0000c617          	auipc	a2,0xc
    800173b2:	86260613          	add	a2,a2,-1950 # 80022c10 <__func__.1+0x5f80>
    800173b6:	00006517          	auipc	a0,0x6
    800173ba:	bda50513          	add	a0,a0,-1062 # 8001cf90 <__func__.1+0x300>
    800173be:	00c040ef          	jal	8001b3ca <printf>
    800173c2:	00144783          	lbu	a5,1(s0)
    800173c6:	00006597          	auipc	a1,0x6
    800173ca:	ba258593          	add	a1,a1,-1118 # 8001cf68 <__func__.1+0x2d8>
    800173ce:	c789                	beqz	a5,800173d8 <store_access_fault_1+0xdc>
    800173d0:	6418                	ld	a4,8(s0)
    800173d2:	479d                	li	a5,7
    800173d4:	06f70e63          	beq	a4,a5,80017450 <store_access_fault_1+0x154>
    800173d8:	00006517          	auipc	a0,0x6
    800173dc:	bd050513          	add	a0,a0,-1072 # 8001cfa8 <__func__.1+0x318>
    800173e0:	7eb030ef          	jal	8001b3ca <printf>
    800173e4:	00144783          	lbu	a5,1(s0)
    800173e8:	c789                	beqz	a5,800173f2 <store_access_fault_1+0xf6>
    800173ea:	6418                	ld	a4,8(s0)
    800173ec:	479d                	li	a5,7
    800173ee:	00f70c63          	beq	a4,a5,80017406 <store_access_fault_1+0x10a>
    800173f2:	00006517          	auipc	a0,0x6
    800173f6:	bbe50513          	add	a0,a0,-1090 # 8001cfb0 <__func__.1+0x320>
    800173fa:	7d1030ef          	jal	8001b3ca <printf>
    800173fe:	02900513          	li	a0,41
    80017402:	69b020ef          	jal	8001a29c <putchar>
    80017406:	4529                	li	a0,10
    80017408:	695020ef          	jal	8001a29c <putchar>
    8001740c:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80017410:	00006597          	auipc	a1,0x6
    80017414:	b5858593          	add	a1,a1,-1192 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("m mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80017418:	c491                	beqz	s1,80017424 <store_access_fault_1+0x128>
    8001741a:	6418                	ld	a4,8(s0)
    8001741c:	479d                	li	a5,7
    8001741e:	02f70463          	beq	a4,a5,80017446 <store_access_fault_1+0x14a>
    80017422:	4481                	li	s1,0
    TEST_END();
    80017424:	00006517          	auipc	a0,0x6
    80017428:	bec50513          	add	a0,a0,-1044 # 8001d010 <__func__.1+0x380>
    8001742c:	79f030ef          	jal	8001b3ca <printf>
    80017430:	4511                	li	a0,4
    80017432:	eace90ef          	jal	80000ade <goto_priv>
    80017436:	ef1e90ef          	jal	80001326 <reset_state>
}
    8001743a:	60e2                	ld	ra,24(sp)
    8001743c:	6442                	ld	s0,16(sp)
    8001743e:	8526                	mv	a0,s1
    80017440:	64a2                	ld	s1,8(sp)
    80017442:	6105                	add	sp,sp,32
    80017444:	8082                	ret
    TEST_END();
    80017446:	00006597          	auipc	a1,0x6
    8001744a:	b1258593          	add	a1,a1,-1262 # 8001cf58 <__func__.1+0x2c8>
    8001744e:	bfd9                	j	80017424 <store_access_fault_1+0x128>
    TEST_ASSERT("m mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80017450:	00006597          	auipc	a1,0x6
    80017454:	b0858593          	add	a1,a1,-1272 # 8001cf58 <__func__.1+0x2c8>
    80017458:	b741                	j	800173d8 <store_access_fault_1+0xdc>

000000008001745a <store_access_fault_2>:

bool store_access_fault_2(){
    8001745a:	1101                	add	sp,sp,-32

    TEST_START();
    8001745c:	00005597          	auipc	a1,0x5
    80017460:	4cc58593          	add	a1,a1,1228 # 8001c928 <__func__.28>
    80017464:	00006517          	auipc	a0,0x6
    80017468:	b1450513          	add	a0,a0,-1260 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_2(){
    8001746c:	ec06                	sd	ra,24(sp)
    8001746e:	e822                	sd	s0,16(sp)
    80017470:	e426                	sd	s1,8(sp)
    TEST_START();
    80017472:	759030ef          	jal	8001b3ca <printf>
    80017476:	4529                	li	a0,10
    80017478:	625020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001747c:	4511                	li	a0,4
    8001747e:	e60e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHSPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80017482:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017486:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    8001748a:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    8001748e:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80017492:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80017496:	10000793          	li	a5,256
    8001749a:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    8001749e:	20000793          	li	a5,512
    800174a2:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800174a6:	40000793          	li	a5,1024
    800174aa:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800174ae:	6785                	lui	a5,0x1
    800174b0:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800174b4:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800174b8:	4405                	li	s0,1
    800174ba:	01f41793          	sll	a5,s0,0x1f
    800174be:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800174c2:	08100793          	li	a5,129
    800174c6:	07e2                	sll	a5,a5,0x18
    800174c8:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800174cc:	08000793          	li	a5,128
    800174d0:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800174d4:	67a1                	lui	a5,0x8
    800174d6:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_HS);
    800174da:	450d                	li	a0,3
    800174dc:	e02e90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    800174e0:	0ff0000f          	fence
    800174e4:	00026497          	auipc	s1,0x26
    800174e8:	b2c48493          	add	s1,s1,-1236 # 8003d010 <excpt>
    800174ec:	00849023          	sh	s0,0(s1)
    800174f0:	00026797          	auipc	a5,0x26
    800174f4:	b407bc23          	sd	zero,-1192(a5) # 8003d048 <excpt+0x38>
    800174f8:	0ff0000f          	fence
    800174fc:	1406                	sll	s0,s0,0x21
    800174fe:	40040413          	add	s0,s0,1024
    80017502:	4781                	li	a5,0
    80017504:	00f40023          	sb	a5,0(s0)
    
    sb(0x80000100UL << 2, 0x0);

    TEST_ASSERT("hs mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80017508:	08200593          	li	a1,130
    8001750c:	0000b617          	auipc	a2,0xb
    80017510:	73c60613          	add	a2,a2,1852 # 80022c48 <__func__.1+0x5fb8>
    80017514:	00006517          	auipc	a0,0x6
    80017518:	a7c50513          	add	a0,a0,-1412 # 8001cf90 <__func__.1+0x300>
    8001751c:	6af030ef          	jal	8001b3ca <printf>
    80017520:	0014c783          	lbu	a5,1(s1)
    80017524:	00006597          	auipc	a1,0x6
    80017528:	a4458593          	add	a1,a1,-1468 # 8001cf68 <__func__.1+0x2d8>
    8001752c:	c789                	beqz	a5,80017536 <store_access_fault_2+0xdc>
    8001752e:	6498                	ld	a4,8(s1)
    80017530:	479d                	li	a5,7
    80017532:	06f70e63          	beq	a4,a5,800175ae <store_access_fault_2+0x154>
    80017536:	00006517          	auipc	a0,0x6
    8001753a:	a7250513          	add	a0,a0,-1422 # 8001cfa8 <__func__.1+0x318>
    8001753e:	68d030ef          	jal	8001b3ca <printf>
    80017542:	0014c783          	lbu	a5,1(s1)
    80017546:	c789                	beqz	a5,80017550 <store_access_fault_2+0xf6>
    80017548:	6498                	ld	a4,8(s1)
    8001754a:	479d                	li	a5,7
    8001754c:	00f70c63          	beq	a4,a5,80017564 <store_access_fault_2+0x10a>
    80017550:	00006517          	auipc	a0,0x6
    80017554:	a6050513          	add	a0,a0,-1440 # 8001cfb0 <__func__.1+0x320>
    80017558:	673030ef          	jal	8001b3ca <printf>
    8001755c:	02900513          	li	a0,41
    80017560:	53d020ef          	jal	8001a29c <putchar>
    80017564:	4529                	li	a0,10
    80017566:	537020ef          	jal	8001a29c <putchar>
    8001756a:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    8001756e:	00006597          	auipc	a1,0x6
    80017572:	9fa58593          	add	a1,a1,-1542 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80017576:	c411                	beqz	s0,80017582 <store_access_fault_2+0x128>
    80017578:	6498                	ld	a4,8(s1)
    8001757a:	479d                	li	a5,7
    8001757c:	02f70463          	beq	a4,a5,800175a4 <store_access_fault_2+0x14a>
    80017580:	4401                	li	s0,0
    TEST_END();
    80017582:	00006517          	auipc	a0,0x6
    80017586:	a8e50513          	add	a0,a0,-1394 # 8001d010 <__func__.1+0x380>
    8001758a:	641030ef          	jal	8001b3ca <printf>
    8001758e:	4511                	li	a0,4
    80017590:	d4ee90ef          	jal	80000ade <goto_priv>
    80017594:	d93e90ef          	jal	80001326 <reset_state>
}
    80017598:	60e2                	ld	ra,24(sp)
    8001759a:	8522                	mv	a0,s0
    8001759c:	6442                	ld	s0,16(sp)
    8001759e:	64a2                	ld	s1,8(sp)
    800175a0:	6105                	add	sp,sp,32
    800175a2:	8082                	ret
    TEST_END();
    800175a4:	00006597          	auipc	a1,0x6
    800175a8:	9b458593          	add	a1,a1,-1612 # 8001cf58 <__func__.1+0x2c8>
    800175ac:	bfd9                	j	80017582 <store_access_fault_2+0x128>
    TEST_ASSERT("hs mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800175ae:	00006597          	auipc	a1,0x6
    800175b2:	9aa58593          	add	a1,a1,-1622 # 8001cf58 <__func__.1+0x2c8>
    800175b6:	b741                	j	80017536 <store_access_fault_2+0xdc>

00000000800175b8 <store_access_fault_3>:


bool store_access_fault_3(){
    800175b8:	1101                	add	sp,sp,-32

    TEST_START();
    800175ba:	00005597          	auipc	a1,0x5
    800175be:	38658593          	add	a1,a1,902 # 8001c940 <__func__.27>
    800175c2:	00006517          	auipc	a0,0x6
    800175c6:	9b650513          	add	a0,a0,-1610 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_3(){
    800175ca:	ec06                	sd	ra,24(sp)
    800175cc:	e822                	sd	s0,16(sp)
    800175ce:	e426                	sd	s1,8(sp)
    TEST_START();
    800175d0:	5fb030ef          	jal	8001b3ca <printf>
    800175d4:	4529                	li	a0,10
    800175d6:	4c7020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800175da:	4511                	li	a0,4
    800175dc:	d02e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800175e0:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800175e4:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800175e8:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800175ec:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800175f0:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800175f4:	10000793          	li	a5,256
    800175f8:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800175fc:	20000793          	li	a5,512
    80017600:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017604:	40000793          	li	a5,1024
    80017608:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    8001760c:	6785                	lui	a5,0x1
    8001760e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017612:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017616:	4405                	li	s0,1
    80017618:	01f41793          	sll	a5,s0,0x1f
    8001761c:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80017620:	08100793          	li	a5,129
    80017624:	07e2                	sll	a5,a5,0x18
    80017626:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    8001762a:	08000793          	li	a5,128
    8001762e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80017632:	67a1                	lui	a5,0x8
    80017634:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_HU);
    80017638:	4505                	li	a0,1
    8001763a:	ca4e90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    8001763e:	0ff0000f          	fence
    80017642:	00026497          	auipc	s1,0x26
    80017646:	9ce48493          	add	s1,s1,-1586 # 8003d010 <excpt>
    8001764a:	00849023          	sh	s0,0(s1)
    8001764e:	00026797          	auipc	a5,0x26
    80017652:	9e07bd23          	sd	zero,-1542(a5) # 8003d048 <excpt+0x38>
    80017656:	0ff0000f          	fence
    8001765a:	1406                	sll	s0,s0,0x21
    8001765c:	40040413          	add	s0,s0,1024
    80017660:	4781                	li	a5,0
    80017662:	00f40023          	sb	a5,0(s0)
    
    sb(0x80000100UL << 2, 0x0);

    TEST_ASSERT("HU mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80017666:	08200593          	li	a1,130
    8001766a:	0000b617          	auipc	a2,0xb
    8001766e:	61660613          	add	a2,a2,1558 # 80022c80 <__func__.1+0x5ff0>
    80017672:	00006517          	auipc	a0,0x6
    80017676:	91e50513          	add	a0,a0,-1762 # 8001cf90 <__func__.1+0x300>
    8001767a:	551030ef          	jal	8001b3ca <printf>
    8001767e:	0014c783          	lbu	a5,1(s1)
    80017682:	00006597          	auipc	a1,0x6
    80017686:	8e658593          	add	a1,a1,-1818 # 8001cf68 <__func__.1+0x2d8>
    8001768a:	c789                	beqz	a5,80017694 <store_access_fault_3+0xdc>
    8001768c:	6498                	ld	a4,8(s1)
    8001768e:	479d                	li	a5,7
    80017690:	06f70e63          	beq	a4,a5,8001770c <store_access_fault_3+0x154>
    80017694:	00006517          	auipc	a0,0x6
    80017698:	91450513          	add	a0,a0,-1772 # 8001cfa8 <__func__.1+0x318>
    8001769c:	52f030ef          	jal	8001b3ca <printf>
    800176a0:	0014c783          	lbu	a5,1(s1)
    800176a4:	c789                	beqz	a5,800176ae <store_access_fault_3+0xf6>
    800176a6:	6498                	ld	a4,8(s1)
    800176a8:	479d                	li	a5,7
    800176aa:	00f70c63          	beq	a4,a5,800176c2 <store_access_fault_3+0x10a>
    800176ae:	00006517          	auipc	a0,0x6
    800176b2:	90250513          	add	a0,a0,-1790 # 8001cfb0 <__func__.1+0x320>
    800176b6:	515030ef          	jal	8001b3ca <printf>
    800176ba:	02900513          	li	a0,41
    800176be:	3df020ef          	jal	8001a29c <putchar>
    800176c2:	4529                	li	a0,10
    800176c4:	3d9020ef          	jal	8001a29c <putchar>
    800176c8:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    800176cc:	00006597          	auipc	a1,0x6
    800176d0:	89c58593          	add	a1,a1,-1892 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800176d4:	c411                	beqz	s0,800176e0 <store_access_fault_3+0x128>
    800176d6:	6498                	ld	a4,8(s1)
    800176d8:	479d                	li	a5,7
    800176da:	02f70463          	beq	a4,a5,80017702 <store_access_fault_3+0x14a>
    800176de:	4401                	li	s0,0
    TEST_END();
    800176e0:	00006517          	auipc	a0,0x6
    800176e4:	93050513          	add	a0,a0,-1744 # 8001d010 <__func__.1+0x380>
    800176e8:	4e3030ef          	jal	8001b3ca <printf>
    800176ec:	4511                	li	a0,4
    800176ee:	bf0e90ef          	jal	80000ade <goto_priv>
    800176f2:	c35e90ef          	jal	80001326 <reset_state>
}
    800176f6:	60e2                	ld	ra,24(sp)
    800176f8:	8522                	mv	a0,s0
    800176fa:	6442                	ld	s0,16(sp)
    800176fc:	64a2                	ld	s1,8(sp)
    800176fe:	6105                	add	sp,sp,32
    80017700:	8082                	ret
    TEST_END();
    80017702:	00006597          	auipc	a1,0x6
    80017706:	85658593          	add	a1,a1,-1962 # 8001cf58 <__func__.1+0x2c8>
    8001770a:	bfd9                	j	800176e0 <store_access_fault_3+0x128>
    TEST_ASSERT("HU mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    8001770c:	00006597          	auipc	a1,0x6
    80017710:	84c58593          	add	a1,a1,-1972 # 8001cf58 <__func__.1+0x2c8>
    80017714:	b741                	j	80017694 <store_access_fault_3+0xdc>

0000000080017716 <store_access_fault_4>:

bool store_access_fault_4(){
    80017716:	1101                	add	sp,sp,-32

    TEST_START();
    80017718:	00005597          	auipc	a1,0x5
    8001771c:	24058593          	add	a1,a1,576 # 8001c958 <__func__.26>
    80017720:	00006517          	auipc	a0,0x6
    80017724:	85850513          	add	a0,a0,-1960 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_4(){
    80017728:	ec06                	sd	ra,24(sp)
    8001772a:	e822                	sd	s0,16(sp)
    8001772c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001772e:	49d030ef          	jal	8001b3ca <printf>
    80017732:	4529                	li	a0,10
    80017734:	369020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80017738:	4511                	li	a0,4
    8001773a:	ba4e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.LVUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    8001773e:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017742:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80017746:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    8001774a:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    8001774e:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80017752:	10000793          	li	a5,256
    80017756:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    8001775a:	20000793          	li	a5,512
    8001775e:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017762:	40000793          	li	a5,1024
    80017766:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    8001776a:	6785                	lui	a5,0x1
    8001776c:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017770:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017774:	4405                	li	s0,1
    80017776:	01f41793          	sll	a5,s0,0x1f
    8001777a:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    8001777e:	08100793          	li	a5,129
    80017782:	07e2                	sll	a5,a5,0x18
    80017784:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80017788:	08000793          	li	a5,128
    8001778c:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80017790:	67a1                	lui	a5,0x8
    80017792:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80017796:	4501                	li	a0,0
    80017798:	b46e90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    8001779c:	0ff0000f          	fence
    800177a0:	00026497          	auipc	s1,0x26
    800177a4:	87048493          	add	s1,s1,-1936 # 8003d010 <excpt>
    800177a8:	00849023          	sh	s0,0(s1)
    800177ac:	00026797          	auipc	a5,0x26
    800177b0:	8807be23          	sd	zero,-1892(a5) # 8003d048 <excpt+0x38>
    800177b4:	0ff0000f          	fence
    800177b8:	1406                	sll	s0,s0,0x21
    800177ba:	40040413          	add	s0,s0,1024
    800177be:	4781                	li	a5,0
    800177c0:	00f40023          	sb	a5,0(s0)
    
    sb(0x80000100UL << 2, 0x0);

    TEST_ASSERT("VU mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800177c4:	08200593          	li	a1,130
    800177c8:	0000b617          	auipc	a2,0xb
    800177cc:	4f060613          	add	a2,a2,1264 # 80022cb8 <__func__.1+0x6028>
    800177d0:	00005517          	auipc	a0,0x5
    800177d4:	7c050513          	add	a0,a0,1984 # 8001cf90 <__func__.1+0x300>
    800177d8:	3f3030ef          	jal	8001b3ca <printf>
    800177dc:	0014c783          	lbu	a5,1(s1)
    800177e0:	00005597          	auipc	a1,0x5
    800177e4:	78858593          	add	a1,a1,1928 # 8001cf68 <__func__.1+0x2d8>
    800177e8:	c789                	beqz	a5,800177f2 <store_access_fault_4+0xdc>
    800177ea:	6498                	ld	a4,8(s1)
    800177ec:	479d                	li	a5,7
    800177ee:	06f70e63          	beq	a4,a5,8001786a <store_access_fault_4+0x154>
    800177f2:	00005517          	auipc	a0,0x5
    800177f6:	7b650513          	add	a0,a0,1974 # 8001cfa8 <__func__.1+0x318>
    800177fa:	3d1030ef          	jal	8001b3ca <printf>
    800177fe:	0014c783          	lbu	a5,1(s1)
    80017802:	c789                	beqz	a5,8001780c <store_access_fault_4+0xf6>
    80017804:	6498                	ld	a4,8(s1)
    80017806:	479d                	li	a5,7
    80017808:	00f70c63          	beq	a4,a5,80017820 <store_access_fault_4+0x10a>
    8001780c:	00005517          	auipc	a0,0x5
    80017810:	7a450513          	add	a0,a0,1956 # 8001cfb0 <__func__.1+0x320>
    80017814:	3b7030ef          	jal	8001b3ca <printf>
    80017818:	02900513          	li	a0,41
    8001781c:	281020ef          	jal	8001a29c <putchar>
    80017820:	4529                	li	a0,10
    80017822:	27b020ef          	jal	8001a29c <putchar>
    80017826:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    8001782a:	00005597          	auipc	a1,0x5
    8001782e:	73e58593          	add	a1,a1,1854 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80017832:	c411                	beqz	s0,8001783e <store_access_fault_4+0x128>
    80017834:	6498                	ld	a4,8(s1)
    80017836:	479d                	li	a5,7
    80017838:	02f70463          	beq	a4,a5,80017860 <store_access_fault_4+0x14a>
    8001783c:	4401                	li	s0,0
    TEST_END();
    8001783e:	00005517          	auipc	a0,0x5
    80017842:	7d250513          	add	a0,a0,2002 # 8001d010 <__func__.1+0x380>
    80017846:	385030ef          	jal	8001b3ca <printf>
    8001784a:	4511                	li	a0,4
    8001784c:	a92e90ef          	jal	80000ade <goto_priv>
    80017850:	ad7e90ef          	jal	80001326 <reset_state>
}
    80017854:	60e2                	ld	ra,24(sp)
    80017856:	8522                	mv	a0,s0
    80017858:	6442                	ld	s0,16(sp)
    8001785a:	64a2                	ld	s1,8(sp)
    8001785c:	6105                	add	sp,sp,32
    8001785e:	8082                	ret
    TEST_END();
    80017860:	00005597          	auipc	a1,0x5
    80017864:	6f858593          	add	a1,a1,1784 # 8001cf58 <__func__.1+0x2c8>
    80017868:	bfd9                	j	8001783e <store_access_fault_4+0x128>
    TEST_ASSERT("VU mode sb when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    8001786a:	00005597          	auipc	a1,0x5
    8001786e:	6ee58593          	add	a1,a1,1774 # 8001cf58 <__func__.1+0x2c8>
    80017872:	b741                	j	800177f2 <store_access_fault_4+0xdc>

0000000080017874 <store_access_fault_5>:

bool store_access_fault_5(){
    80017874:	1141                	add	sp,sp,-16

    TEST_START();
    80017876:	00005597          	auipc	a1,0x5
    8001787a:	0fa58593          	add	a1,a1,250 # 8001c970 <__func__.25>
    8001787e:	00005517          	auipc	a0,0x5
    80017882:	6fa50513          	add	a0,a0,1786 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_5(){
    80017886:	e406                	sd	ra,8(sp)
    80017888:	e022                	sd	s0,0(sp)
    TEST_START();
    8001788a:	341030ef          	jal	8001b3ca <printf>
    8001788e:	4529                	li	a0,10
    80017890:	20d020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80017894:	4511                	li	a0,4
    80017896:	a48e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0MPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    8001789a:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    8001789e:	10000793          	li	a5,256
    800178a2:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800178a6:	20000793          	li	a5,512
    800178aa:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800178ae:	40000793          	li	a5,1024
    800178b2:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800178b6:	6785                	lui	a5,0x1
    800178b8:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800178bc:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800178c0:	4785                	li	a5,1
    800178c2:	01f79713          	sll	a4,a5,0x1f
    800178c6:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800178ca:	08100713          	li	a4,129
    800178ce:	0762                	sll	a4,a4,0x18
    800178d0:	3b171073          	csrw	pmpaddr1,a4

    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800178d4:	6721                	lui	a4,0x8
    800178d6:	3a073073          	csrc	pmpcfg0,a4

    TEST_SETUP_EXCEPT();
    800178da:	0ff0000f          	fence
    800178de:	00025417          	auipc	s0,0x25
    800178e2:	73240413          	add	s0,s0,1842 # 8003d010 <excpt>
    800178e6:	00f41023          	sh	a5,0(s0)
    800178ea:	00025717          	auipc	a4,0x25
    800178ee:	74073f23          	sd	zero,1886(a4) # 8003d048 <excpt+0x38>
    800178f2:	0ff0000f          	fence
    800178f6:	1786                	sll	a5,a5,0x21
    800178f8:	40078793          	add	a5,a5,1024
    800178fc:	4701                	li	a4,0
    800178fe:	00e78023          	sb	a4,0(a5)
    
    sb(0x80000100UL << 2, 0x0);

    printf("%d\n",excpt.triggered);
    80017902:	00144583          	lbu	a1,1(s0)
    80017906:	00006517          	auipc	a0,0x6
    8001790a:	0da50513          	add	a0,a0,218 # 8001d9e0 <__func__.1+0xd50>
    8001790e:	2bd030ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80017912:	640c                	ld	a1,8(s0)
    80017914:	00006517          	auipc	a0,0x6
    80017918:	0cc50513          	add	a0,a0,204 # 8001d9e0 <__func__.1+0xd50>
    8001791c:	2af030ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode sb successful when pmpcfg.W=0 and pmpcfg.L=0 ",
    80017920:	08200593          	li	a1,130
    80017924:	0000b617          	auipc	a2,0xb
    80017928:	3cc60613          	add	a2,a2,972 # 80022cf0 <__func__.1+0x6060>
    8001792c:	00005517          	auipc	a0,0x5
    80017930:	66450513          	add	a0,a0,1636 # 8001cf90 <__func__.1+0x300>
    80017934:	297030ef          	jal	8001b3ca <printf>
    80017938:	00144783          	lbu	a5,1(s0)
    8001793c:	00005597          	auipc	a1,0x5
    80017940:	61c58593          	add	a1,a1,1564 # 8001cf58 <__func__.1+0x2c8>
    80017944:	c789                	beqz	a5,8001794e <store_access_fault_5+0xda>
    80017946:	00005597          	auipc	a1,0x5
    8001794a:	62258593          	add	a1,a1,1570 # 8001cf68 <__func__.1+0x2d8>
    8001794e:	00005517          	auipc	a0,0x5
    80017952:	65a50513          	add	a0,a0,1626 # 8001cfa8 <__func__.1+0x318>
    80017956:	275030ef          	jal	8001b3ca <printf>
    8001795a:	00144783          	lbu	a5,1(s0)
    8001795e:	e3b1                	bnez	a5,800179a2 <store_access_fault_5+0x12e>
    80017960:	4529                	li	a0,10
    80017962:	13b020ef          	jal	8001a29c <putchar>
    80017966:	00144783          	lbu	a5,1(s0)
    8001796a:	e795                	bnez	a5,80017996 <store_access_fault_5+0x122>
    8001796c:	4405                	li	s0,1
        excpt.triggered == false
    );


    TEST_END();
    8001796e:	00005597          	auipc	a1,0x5
    80017972:	5ea58593          	add	a1,a1,1514 # 8001cf58 <__func__.1+0x2c8>
    80017976:	00005517          	auipc	a0,0x5
    8001797a:	69a50513          	add	a0,a0,1690 # 8001d010 <__func__.1+0x380>
    8001797e:	24d030ef          	jal	8001b3ca <printf>
    80017982:	4511                	li	a0,4
    80017984:	95ae90ef          	jal	80000ade <goto_priv>
    80017988:	99fe90ef          	jal	80001326 <reset_state>
}
    8001798c:	60a2                	ld	ra,8(sp)
    8001798e:	8522                	mv	a0,s0
    80017990:	6402                	ld	s0,0(sp)
    80017992:	0141                	add	sp,sp,16
    80017994:	8082                	ret
    TEST_ASSERT("m mode sb successful when pmpcfg.W=0 and pmpcfg.L=0 ",
    80017996:	4401                	li	s0,0
    TEST_END();
    80017998:	00005597          	auipc	a1,0x5
    8001799c:	5d058593          	add	a1,a1,1488 # 8001cf68 <__func__.1+0x2d8>
    800179a0:	bfd9                	j	80017976 <store_access_fault_5+0x102>
    TEST_ASSERT("m mode sb successful when pmpcfg.W=0 and pmpcfg.L=0 ",
    800179a2:	00005517          	auipc	a0,0x5
    800179a6:	60e50513          	add	a0,a0,1550 # 8001cfb0 <__func__.1+0x320>
    800179aa:	221030ef          	jal	8001b3ca <printf>
    800179ae:	02900513          	li	a0,41
    800179b2:	0eb020ef          	jal	8001a29c <putchar>
    800179b6:	b76d                	j	80017960 <store_access_fault_5+0xec>

00000000800179b8 <store_access_fault_6>:


bool store_access_fault_6(){
    800179b8:	1101                	add	sp,sp,-32

    TEST_START();
    800179ba:	00005597          	auipc	a1,0x5
    800179be:	fce58593          	add	a1,a1,-50 # 8001c988 <__func__.24>
    800179c2:	00005517          	auipc	a0,0x5
    800179c6:	5b650513          	add	a0,a0,1462 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_6(){
    800179ca:	ec06                	sd	ra,24(sp)
    800179cc:	e822                	sd	s0,16(sp)
    800179ce:	e426                	sd	s1,8(sp)
    TEST_START();
    800179d0:	1fb030ef          	jal	8001b3ca <printf>
    800179d4:	4529                	li	a0,10
    800179d6:	0c7020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800179da:	4511                	li	a0,4
    800179dc:	902e90ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HSPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800179e0:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800179e4:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800179e8:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800179ec:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800179f0:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800179f4:	10000793          	li	a5,256
    800179f8:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800179fc:	20000793          	li	a5,512
    80017a00:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017a04:	40000793          	li	a5,1024
    80017a08:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80017a0c:	6785                	lui	a5,0x1
    80017a0e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017a12:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017a16:	4405                	li	s0,1
    80017a18:	01f41793          	sll	a5,s0,0x1f
    80017a1c:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80017a20:	08100793          	li	a5,129
    80017a24:	07e2                	sll	a5,a5,0x18
    80017a26:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80017a2a:	08000793          	li	a5,128
    80017a2e:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80017a32:	67a1                	lui	a5,0x8
    80017a34:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HS);
    80017a38:	450d                	li	a0,3
    80017a3a:	8a4e90ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80017a3e:	0ff0000f          	fence
    80017a42:	00025497          	auipc	s1,0x25
    80017a46:	5ce48493          	add	s1,s1,1486 # 8003d010 <excpt>
    80017a4a:	00849023          	sh	s0,0(s1)
    80017a4e:	00025797          	auipc	a5,0x25
    80017a52:	5e07bd23          	sd	zero,1530(a5) # 8003d048 <excpt+0x38>
    80017a56:	0ff0000f          	fence
    80017a5a:	1406                	sll	s0,s0,0x21
    80017a5c:	40040413          	add	s0,s0,1024
    80017a60:	4781                	li	a5,0
    80017a62:	00f40023          	sb	a5,0(s0)
    
    sb(0x80000100UL << 2, 0x0);

    TEST_ASSERT("hs mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017a66:	08200593          	li	a1,130
    80017a6a:	0000b617          	auipc	a2,0xb
    80017a6e:	2be60613          	add	a2,a2,702 # 80022d28 <__func__.1+0x6098>
    80017a72:	00005517          	auipc	a0,0x5
    80017a76:	51e50513          	add	a0,a0,1310 # 8001cf90 <__func__.1+0x300>
    80017a7a:	151030ef          	jal	8001b3ca <printf>
    80017a7e:	0014c783          	lbu	a5,1(s1)
    80017a82:	00005597          	auipc	a1,0x5
    80017a86:	4e658593          	add	a1,a1,1254 # 8001cf68 <__func__.1+0x2d8>
    80017a8a:	c789                	beqz	a5,80017a94 <store_access_fault_6+0xdc>
    80017a8c:	6498                	ld	a4,8(s1)
    80017a8e:	479d                	li	a5,7
    80017a90:	06f70e63          	beq	a4,a5,80017b0c <store_access_fault_6+0x154>
    80017a94:	00005517          	auipc	a0,0x5
    80017a98:	51450513          	add	a0,a0,1300 # 8001cfa8 <__func__.1+0x318>
    80017a9c:	12f030ef          	jal	8001b3ca <printf>
    80017aa0:	0014c783          	lbu	a5,1(s1)
    80017aa4:	c789                	beqz	a5,80017aae <store_access_fault_6+0xf6>
    80017aa6:	6498                	ld	a4,8(s1)
    80017aa8:	479d                	li	a5,7
    80017aaa:	00f70c63          	beq	a4,a5,80017ac2 <store_access_fault_6+0x10a>
    80017aae:	00005517          	auipc	a0,0x5
    80017ab2:	50250513          	add	a0,a0,1282 # 8001cfb0 <__func__.1+0x320>
    80017ab6:	115030ef          	jal	8001b3ca <printf>
    80017aba:	02900513          	li	a0,41
    80017abe:	7de020ef          	jal	8001a29c <putchar>
    80017ac2:	4529                	li	a0,10
    80017ac4:	7d8020ef          	jal	8001a29c <putchar>
    80017ac8:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80017acc:	00005597          	auipc	a1,0x5
    80017ad0:	49c58593          	add	a1,a1,1180 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017ad4:	c411                	beqz	s0,80017ae0 <store_access_fault_6+0x128>
    80017ad6:	6498                	ld	a4,8(s1)
    80017ad8:	479d                	li	a5,7
    80017ada:	02f70463          	beq	a4,a5,80017b02 <store_access_fault_6+0x14a>
    80017ade:	4401                	li	s0,0
    TEST_END();
    80017ae0:	00005517          	auipc	a0,0x5
    80017ae4:	53050513          	add	a0,a0,1328 # 8001d010 <__func__.1+0x380>
    80017ae8:	0e3030ef          	jal	8001b3ca <printf>
    80017aec:	4511                	li	a0,4
    80017aee:	ff1e80ef          	jal	80000ade <goto_priv>
    80017af2:	835e90ef          	jal	80001326 <reset_state>
}
    80017af6:	60e2                	ld	ra,24(sp)
    80017af8:	8522                	mv	a0,s0
    80017afa:	6442                	ld	s0,16(sp)
    80017afc:	64a2                	ld	s1,8(sp)
    80017afe:	6105                	add	sp,sp,32
    80017b00:	8082                	ret
    TEST_END();
    80017b02:	00005597          	auipc	a1,0x5
    80017b06:	45658593          	add	a1,a1,1110 # 8001cf58 <__func__.1+0x2c8>
    80017b0a:	bfd9                	j	80017ae0 <store_access_fault_6+0x128>
    TEST_ASSERT("hs mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017b0c:	00005597          	auipc	a1,0x5
    80017b10:	44c58593          	add	a1,a1,1100 # 8001cf58 <__func__.1+0x2c8>
    80017b14:	b741                	j	80017a94 <store_access_fault_6+0xdc>

0000000080017b16 <store_access_fault_7>:


bool store_access_fault_7(){
    80017b16:	1101                	add	sp,sp,-32

    TEST_START();
    80017b18:	00005597          	auipc	a1,0x5
    80017b1c:	e8858593          	add	a1,a1,-376 # 8001c9a0 <__func__.23>
    80017b20:	00005517          	auipc	a0,0x5
    80017b24:	45850513          	add	a0,a0,1112 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_7(){
    80017b28:	ec06                	sd	ra,24(sp)
    80017b2a:	e822                	sd	s0,16(sp)
    80017b2c:	e426                	sd	s1,8(sp)
    TEST_START();
    80017b2e:	09d030ef          	jal	8001b3ca <printf>
    80017b32:	4529                	li	a0,10
    80017b34:	768020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80017b38:	4511                	li	a0,4
    80017b3a:	fa5e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80017b3e:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017b42:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80017b46:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80017b4a:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80017b4e:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80017b52:	10000793          	li	a5,256
    80017b56:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80017b5a:	20000793          	li	a5,512
    80017b5e:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017b62:	40000793          	li	a5,1024
    80017b66:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80017b6a:	6785                	lui	a5,0x1
    80017b6c:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017b70:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017b74:	4405                	li	s0,1
    80017b76:	01f41793          	sll	a5,s0,0x1f
    80017b7a:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80017b7e:	08100793          	li	a5,129
    80017b82:	07e2                	sll	a5,a5,0x18
    80017b84:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80017b88:	08000793          	li	a5,128
    80017b8c:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80017b90:	67a1                	lui	a5,0x8
    80017b92:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HU);
    80017b96:	4505                	li	a0,1
    80017b98:	f47e80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80017b9c:	0ff0000f          	fence
    80017ba0:	00025497          	auipc	s1,0x25
    80017ba4:	47048493          	add	s1,s1,1136 # 8003d010 <excpt>
    80017ba8:	00849023          	sh	s0,0(s1)
    80017bac:	00025797          	auipc	a5,0x25
    80017bb0:	4807be23          	sd	zero,1180(a5) # 8003d048 <excpt+0x38>
    80017bb4:	0ff0000f          	fence
    80017bb8:	1406                	sll	s0,s0,0x21
    80017bba:	40040413          	add	s0,s0,1024
    80017bbe:	4781                	li	a5,0
    80017bc0:	00f40023          	sb	a5,0(s0)
    
    sb(0x80000100UL << 2, 0x0);

    TEST_ASSERT("HU mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017bc4:	08200593          	li	a1,130
    80017bc8:	0000b617          	auipc	a2,0xb
    80017bcc:	19860613          	add	a2,a2,408 # 80022d60 <__func__.1+0x60d0>
    80017bd0:	00005517          	auipc	a0,0x5
    80017bd4:	3c050513          	add	a0,a0,960 # 8001cf90 <__func__.1+0x300>
    80017bd8:	7f2030ef          	jal	8001b3ca <printf>
    80017bdc:	0014c783          	lbu	a5,1(s1)
    80017be0:	00005597          	auipc	a1,0x5
    80017be4:	38858593          	add	a1,a1,904 # 8001cf68 <__func__.1+0x2d8>
    80017be8:	c789                	beqz	a5,80017bf2 <store_access_fault_7+0xdc>
    80017bea:	6498                	ld	a4,8(s1)
    80017bec:	479d                	li	a5,7
    80017bee:	06f70e63          	beq	a4,a5,80017c6a <store_access_fault_7+0x154>
    80017bf2:	00005517          	auipc	a0,0x5
    80017bf6:	3b650513          	add	a0,a0,950 # 8001cfa8 <__func__.1+0x318>
    80017bfa:	7d0030ef          	jal	8001b3ca <printf>
    80017bfe:	0014c783          	lbu	a5,1(s1)
    80017c02:	c789                	beqz	a5,80017c0c <store_access_fault_7+0xf6>
    80017c04:	6498                	ld	a4,8(s1)
    80017c06:	479d                	li	a5,7
    80017c08:	00f70c63          	beq	a4,a5,80017c20 <store_access_fault_7+0x10a>
    80017c0c:	00005517          	auipc	a0,0x5
    80017c10:	3a450513          	add	a0,a0,932 # 8001cfb0 <__func__.1+0x320>
    80017c14:	7b6030ef          	jal	8001b3ca <printf>
    80017c18:	02900513          	li	a0,41
    80017c1c:	680020ef          	jal	8001a29c <putchar>
    80017c20:	4529                	li	a0,10
    80017c22:	67a020ef          	jal	8001a29c <putchar>
    80017c26:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80017c2a:	00005597          	auipc	a1,0x5
    80017c2e:	33e58593          	add	a1,a1,830 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017c32:	c411                	beqz	s0,80017c3e <store_access_fault_7+0x128>
    80017c34:	6498                	ld	a4,8(s1)
    80017c36:	479d                	li	a5,7
    80017c38:	02f70463          	beq	a4,a5,80017c60 <store_access_fault_7+0x14a>
    80017c3c:	4401                	li	s0,0
    TEST_END();
    80017c3e:	00005517          	auipc	a0,0x5
    80017c42:	3d250513          	add	a0,a0,978 # 8001d010 <__func__.1+0x380>
    80017c46:	784030ef          	jal	8001b3ca <printf>
    80017c4a:	4511                	li	a0,4
    80017c4c:	e93e80ef          	jal	80000ade <goto_priv>
    80017c50:	ed6e90ef          	jal	80001326 <reset_state>
}
    80017c54:	60e2                	ld	ra,24(sp)
    80017c56:	8522                	mv	a0,s0
    80017c58:	6442                	ld	s0,16(sp)
    80017c5a:	64a2                	ld	s1,8(sp)
    80017c5c:	6105                	add	sp,sp,32
    80017c5e:	8082                	ret
    TEST_END();
    80017c60:	00005597          	auipc	a1,0x5
    80017c64:	2f858593          	add	a1,a1,760 # 8001cf58 <__func__.1+0x2c8>
    80017c68:	bfd9                	j	80017c3e <store_access_fault_7+0x128>
    TEST_ASSERT("HU mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017c6a:	00005597          	auipc	a1,0x5
    80017c6e:	2ee58593          	add	a1,a1,750 # 8001cf58 <__func__.1+0x2c8>
    80017c72:	b741                	j	80017bf2 <store_access_fault_7+0xdc>

0000000080017c74 <store_access_fault_8>:

bool store_access_fault_8(){
    80017c74:	1101                	add	sp,sp,-32

    TEST_START();
    80017c76:	00005597          	auipc	a1,0x5
    80017c7a:	d4258593          	add	a1,a1,-702 # 8001c9b8 <__func__.22>
    80017c7e:	00005517          	auipc	a0,0x5
    80017c82:	2fa50513          	add	a0,a0,762 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_8(){
    80017c86:	ec06                	sd	ra,24(sp)
    80017c88:	e822                	sd	s0,16(sp)
    80017c8a:	e426                	sd	s1,8(sp)
    TEST_START();
    80017c8c:	73e030ef          	jal	8001b3ca <printf>
    80017c90:	4529                	li	a0,10
    80017c92:	60a020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80017c96:	4511                	li	a0,4
    80017c98:	e47e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0VUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80017c9c:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017ca0:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80017ca4:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80017ca8:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80017cac:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80017cb0:	10000793          	li	a5,256
    80017cb4:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80017cb8:	20000793          	li	a5,512
    80017cbc:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017cc0:	40000793          	li	a5,1024
    80017cc4:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80017cc8:	6785                	lui	a5,0x1
    80017cca:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017cce:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017cd2:	4405                	li	s0,1
    80017cd4:	01f41793          	sll	a5,s0,0x1f
    80017cd8:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80017cdc:	08100793          	li	a5,129
    80017ce0:	07e2                	sll	a5,a5,0x18
    80017ce2:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80017ce6:	08000793          	li	a5,128
    80017cea:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80017cee:	67a1                	lui	a5,0x8
    80017cf0:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80017cf4:	4501                	li	a0,0
    80017cf6:	de9e80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80017cfa:	0ff0000f          	fence
    80017cfe:	00025497          	auipc	s1,0x25
    80017d02:	31248493          	add	s1,s1,786 # 8003d010 <excpt>
    80017d06:	00849023          	sh	s0,0(s1)
    80017d0a:	00025797          	auipc	a5,0x25
    80017d0e:	3207bf23          	sd	zero,830(a5) # 8003d048 <excpt+0x38>
    80017d12:	0ff0000f          	fence
    80017d16:	1406                	sll	s0,s0,0x21
    80017d18:	40040413          	add	s0,s0,1024
    80017d1c:	4781                	li	a5,0
    80017d1e:	00f40023          	sb	a5,0(s0)
    
    sb(0x80000100UL << 2, 0x0);

    TEST_ASSERT("VU mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017d22:	08200593          	li	a1,130
    80017d26:	0000b617          	auipc	a2,0xb
    80017d2a:	07260613          	add	a2,a2,114 # 80022d98 <__func__.1+0x6108>
    80017d2e:	00005517          	auipc	a0,0x5
    80017d32:	26250513          	add	a0,a0,610 # 8001cf90 <__func__.1+0x300>
    80017d36:	694030ef          	jal	8001b3ca <printf>
    80017d3a:	0014c783          	lbu	a5,1(s1)
    80017d3e:	00005597          	auipc	a1,0x5
    80017d42:	22a58593          	add	a1,a1,554 # 8001cf68 <__func__.1+0x2d8>
    80017d46:	c789                	beqz	a5,80017d50 <store_access_fault_8+0xdc>
    80017d48:	6498                	ld	a4,8(s1)
    80017d4a:	479d                	li	a5,7
    80017d4c:	06f70e63          	beq	a4,a5,80017dc8 <store_access_fault_8+0x154>
    80017d50:	00005517          	auipc	a0,0x5
    80017d54:	25850513          	add	a0,a0,600 # 8001cfa8 <__func__.1+0x318>
    80017d58:	672030ef          	jal	8001b3ca <printf>
    80017d5c:	0014c783          	lbu	a5,1(s1)
    80017d60:	c789                	beqz	a5,80017d6a <store_access_fault_8+0xf6>
    80017d62:	6498                	ld	a4,8(s1)
    80017d64:	479d                	li	a5,7
    80017d66:	00f70c63          	beq	a4,a5,80017d7e <store_access_fault_8+0x10a>
    80017d6a:	00005517          	auipc	a0,0x5
    80017d6e:	24650513          	add	a0,a0,582 # 8001cfb0 <__func__.1+0x320>
    80017d72:	658030ef          	jal	8001b3ca <printf>
    80017d76:	02900513          	li	a0,41
    80017d7a:	522020ef          	jal	8001a29c <putchar>
    80017d7e:	4529                	li	a0,10
    80017d80:	51c020ef          	jal	8001a29c <putchar>
    80017d84:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80017d88:	00005597          	auipc	a1,0x5
    80017d8c:	1e058593          	add	a1,a1,480 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017d90:	c411                	beqz	s0,80017d9c <store_access_fault_8+0x128>
    80017d92:	6498                	ld	a4,8(s1)
    80017d94:	479d                	li	a5,7
    80017d96:	02f70463          	beq	a4,a5,80017dbe <store_access_fault_8+0x14a>
    80017d9a:	4401                	li	s0,0
    TEST_END();
    80017d9c:	00005517          	auipc	a0,0x5
    80017da0:	27450513          	add	a0,a0,628 # 8001d010 <__func__.1+0x380>
    80017da4:	626030ef          	jal	8001b3ca <printf>
    80017da8:	4511                	li	a0,4
    80017daa:	d35e80ef          	jal	80000ade <goto_priv>
    80017dae:	d78e90ef          	jal	80001326 <reset_state>
}
    80017db2:	60e2                	ld	ra,24(sp)
    80017db4:	8522                	mv	a0,s0
    80017db6:	6442                	ld	s0,16(sp)
    80017db8:	64a2                	ld	s1,8(sp)
    80017dba:	6105                	add	sp,sp,32
    80017dbc:	8082                	ret
    TEST_END();
    80017dbe:	00005597          	auipc	a1,0x5
    80017dc2:	19a58593          	add	a1,a1,410 # 8001cf58 <__func__.1+0x2c8>
    80017dc6:	bfd9                	j	80017d9c <store_access_fault_8+0x128>
    TEST_ASSERT("VU mode sb when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80017dc8:	00005597          	auipc	a1,0x5
    80017dcc:	19058593          	add	a1,a1,400 # 8001cf58 <__func__.1+0x2c8>
    80017dd0:	b741                	j	80017d50 <store_access_fault_8+0xdc>

0000000080017dd2 <store_access_fault_9>:

bool store_access_fault_9(){
    80017dd2:	1101                	add	sp,sp,-32

    TEST_START();
    80017dd4:	00005597          	auipc	a1,0x5
    80017dd8:	bfc58593          	add	a1,a1,-1028 # 8001c9d0 <__func__.21>
    80017ddc:	00005517          	auipc	a0,0x5
    80017de0:	19c50513          	add	a0,a0,412 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_9(){
    80017de4:	ec06                	sd	ra,24(sp)
    80017de6:	e822                	sd	s0,16(sp)
    80017de8:	e426                	sd	s1,8(sp)
    TEST_START();
    80017dea:	5e0030ef          	jal	8001b3ca <printf>
    80017dee:	4529                	li	a0,10
    80017df0:	4ac020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80017df4:	4511                	li	a0,4
    80017df6:	ce9e80ef          	jal	80000ade <goto_priv>

    //
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80017dfa:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017dfe:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80017e02:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80017e06:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80017e0a:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80017e0e:	10000793          	li	a5,256
    80017e12:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80017e16:	20000793          	li	a5,512
    80017e1a:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80017e1e:	40000793          	li	a5,1024
    80017e22:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80017e26:	6785                	lui	a5,0x1
    80017e28:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80017e2c:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017e30:	4405                	li	s0,1
    80017e32:	01f41793          	sll	a5,s0,0x1f
    80017e36:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80017e3a:	08100793          	li	a5,129
    80017e3e:	07e2                	sll	a5,a5,0x18
    80017e40:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80017e44:	08000793          	li	a5,128
    80017e48:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80017e4c:	67a1                	lui	a5,0x8
    80017e4e:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80017e52:	4501                	li	a0,0
    80017e54:	c8be80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80017e58:	0ff0000f          	fence
    80017e5c:	00025497          	auipc	s1,0x25
    80017e60:	1b448493          	add	s1,s1,436 # 8003d010 <excpt>
    80017e64:	00849023          	sh	s0,0(s1)
    80017e68:	00025797          	auipc	a5,0x25
    80017e6c:	1e07b023          	sd	zero,480(a5) # 8003d048 <excpt+0x38>
    80017e70:	0ff0000f          	fence
STORE_INSTRUCTION(sd, "sd", uint64_t);
    80017e74:	37ab77b7          	lui	a5,0x37ab7
    80017e78:	140e                	sll	s0,s0,0x23
    80017e7a:	078a                	sll	a5,a5,0x2
    80017e7c:	1461                	add	s0,s0,-8
    80017e7e:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80017e82:	00f43023          	sd	a5,0(s0)
    
    sd(0x1fffffffeUL << 2 ,0xdeadbeef);

    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to saf",
    80017e86:	08200593          	li	a1,130
    80017e8a:	0000b617          	auipc	a2,0xb
    80017e8e:	f4660613          	add	a2,a2,-186 # 80022dd0 <__func__.1+0x6140>
    80017e92:	00005517          	auipc	a0,0x5
    80017e96:	0fe50513          	add	a0,a0,254 # 8001cf90 <__func__.1+0x300>
    80017e9a:	530030ef          	jal	8001b3ca <printf>
    80017e9e:	0014c783          	lbu	a5,1(s1)
    80017ea2:	00005597          	auipc	a1,0x5
    80017ea6:	0c658593          	add	a1,a1,198 # 8001cf68 <__func__.1+0x2d8>
    80017eaa:	c789                	beqz	a5,80017eb4 <store_access_fault_9+0xe2>
    80017eac:	6498                	ld	a4,8(s1)
    80017eae:	479d                	li	a5,7
    80017eb0:	06f70e63          	beq	a4,a5,80017f2c <store_access_fault_9+0x15a>
    80017eb4:	00005517          	auipc	a0,0x5
    80017eb8:	0f450513          	add	a0,a0,244 # 8001cfa8 <__func__.1+0x318>
    80017ebc:	50e030ef          	jal	8001b3ca <printf>
    80017ec0:	0014c783          	lbu	a5,1(s1)
    80017ec4:	c789                	beqz	a5,80017ece <store_access_fault_9+0xfc>
    80017ec6:	6498                	ld	a4,8(s1)
    80017ec8:	479d                	li	a5,7
    80017eca:	00f70c63          	beq	a4,a5,80017ee2 <store_access_fault_9+0x110>
    80017ece:	00005517          	auipc	a0,0x5
    80017ed2:	0e250513          	add	a0,a0,226 # 8001cfb0 <__func__.1+0x320>
    80017ed6:	4f4030ef          	jal	8001b3ca <printf>
    80017eda:	02900513          	li	a0,41
    80017ede:	3be020ef          	jal	8001a29c <putchar>
    80017ee2:	4529                	li	a0,10
    80017ee4:	3b8020ef          	jal	8001a29c <putchar>
    80017ee8:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80017eec:	00005597          	auipc	a1,0x5
    80017ef0:	07c58593          	add	a1,a1,124 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to saf",
    80017ef4:	c411                	beqz	s0,80017f00 <store_access_fault_9+0x12e>
    80017ef6:	6498                	ld	a4,8(s1)
    80017ef8:	479d                	li	a5,7
    80017efa:	02f70463          	beq	a4,a5,80017f22 <store_access_fault_9+0x150>
    80017efe:	4401                	li	s0,0
    TEST_END();
    80017f00:	00005517          	auipc	a0,0x5
    80017f04:	11050513          	add	a0,a0,272 # 8001d010 <__func__.1+0x380>
    80017f08:	4c2030ef          	jal	8001b3ca <printf>
    80017f0c:	4511                	li	a0,4
    80017f0e:	bd1e80ef          	jal	80000ade <goto_priv>
    80017f12:	c14e90ef          	jal	80001326 <reset_state>
}
    80017f16:	60e2                	ld	ra,24(sp)
    80017f18:	8522                	mv	a0,s0
    80017f1a:	6442                	ld	s0,16(sp)
    80017f1c:	64a2                	ld	s1,8(sp)
    80017f1e:	6105                	add	sp,sp,32
    80017f20:	8082                	ret
    TEST_END();
    80017f22:	00005597          	auipc	a1,0x5
    80017f26:	03658593          	add	a1,a1,54 # 8001cf58 <__func__.1+0x2c8>
    80017f2a:	bfd9                	j	80017f00 <store_access_fault_9+0x12e>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to saf",
    80017f2c:	00005597          	auipc	a1,0x5
    80017f30:	02c58593          	add	a1,a1,44 # 8001cf58 <__func__.1+0x2c8>
    80017f34:	b741                	j	80017eb4 <store_access_fault_9+0xe2>

0000000080017f36 <store_access_fault_10>:


bool store_access_fault_10(){
    80017f36:	1101                	add	sp,sp,-32

    TEST_START();
    80017f38:	00005597          	auipc	a1,0x5
    80017f3c:	ab058593          	add	a1,a1,-1360 # 8001c9e8 <__func__.20>
    80017f40:	00005517          	auipc	a0,0x5
    80017f44:	03850513          	add	a0,a0,56 # 8001cf78 <__func__.1+0x2e8>
bool store_access_fault_10(){
    80017f48:	ec06                	sd	ra,24(sp)
    80017f4a:	e822                	sd	s0,16(sp)
    80017f4c:	e426                	sd	s1,8(sp)
    TEST_START();
    80017f4e:	47c030ef          	jal	8001b3ca <printf>
    80017f52:	4529                	li	a0,10
    80017f54:	348020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80017f58:	4511                	li	a0,4
    80017f5a:	b85e80ef          	jal	80000ade <goto_priv>

    //pmpaddr
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80017f5e:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80017f62:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80017f66:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80017f6a:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80017f6e:	3a046073          	csrs	pmpcfg0,8

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80017f72:	4785                	li	a5,1
    80017f74:	01f79713          	sll	a4,a5,0x1f
    80017f78:	3b071073          	csrw	pmpaddr0,a4

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80017f7c:	08000713          	li	a4,128
    80017f80:	3a072073          	csrs	pmpcfg0,a4

    TEST_SETUP_EXCEPT();    
    80017f84:	0ff0000f          	fence
    80017f88:	00025417          	auipc	s0,0x25
    80017f8c:	08840413          	add	s0,s0,136 # 8003d010 <excpt>
    80017f90:	00f41023          	sh	a5,0(s0)
    80017f94:	00025797          	auipc	a5,0x25
    80017f98:	0a07ba23          	sd	zero,180(a5) # 8003d048 <excpt+0x38>
    80017f9c:	0ff0000f          	fence
    80017fa0:	37ab77b7          	lui	a5,0x37ab7
    80017fa4:	078a                	sll	a5,a5,0x2
    80017fa6:	00803737          	lui	a4,0x803
    80017faa:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80017fae:	072a                	sll	a4,a4,0xa
    80017fb0:	00f73023          	sd	a5,0(a4) # 803000 <STACK_SIZE+0x703000>
    
    sd(0x80300000UL << 2,0xdeadbeef);

    printf("%d\n",excpt.triggered);
    80017fb4:	00144583          	lbu	a1,1(s0)
    80017fb8:	00006517          	auipc	a0,0x6
    80017fbc:	a2850513          	add	a0,a0,-1496 # 8001d9e0 <__func__.1+0xd50>
    80017fc0:	40a030ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80017fc4:	640c                	ld	a1,8(s0)
    80017fc6:	00006517          	auipc	a0,0x6
    80017fca:	a1a50513          	add	a0,a0,-1510 # 8001d9e0 <__func__.1+0xd50>
    80017fce:	3fc030ef          	jal	8001b3ca <printf>

    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to saf",
    80017fd2:	08200593          	li	a1,130
    80017fd6:	0000b617          	auipc	a2,0xb
    80017fda:	e6a60613          	add	a2,a2,-406 # 80022e40 <__func__.1+0x61b0>
    80017fde:	00005517          	auipc	a0,0x5
    80017fe2:	fb250513          	add	a0,a0,-78 # 8001cf90 <__func__.1+0x300>
    80017fe6:	3e4030ef          	jal	8001b3ca <printf>
    80017fea:	00144783          	lbu	a5,1(s0)
    80017fee:	00005597          	auipc	a1,0x5
    80017ff2:	f7a58593          	add	a1,a1,-134 # 8001cf68 <__func__.1+0x2d8>
    80017ff6:	c789                	beqz	a5,80018000 <store_access_fault_10+0xca>
    80017ff8:	6418                	ld	a4,8(s0)
    80017ffa:	479d                	li	a5,7
    80017ffc:	06f70e63          	beq	a4,a5,80018078 <store_access_fault_10+0x142>
    80018000:	00005517          	auipc	a0,0x5
    80018004:	fa850513          	add	a0,a0,-88 # 8001cfa8 <__func__.1+0x318>
    80018008:	3c2030ef          	jal	8001b3ca <printf>
    8001800c:	00144783          	lbu	a5,1(s0)
    80018010:	c789                	beqz	a5,8001801a <store_access_fault_10+0xe4>
    80018012:	6418                	ld	a4,8(s0)
    80018014:	479d                	li	a5,7
    80018016:	00f70c63          	beq	a4,a5,8001802e <store_access_fault_10+0xf8>
    8001801a:	00005517          	auipc	a0,0x5
    8001801e:	f9650513          	add	a0,a0,-106 # 8001cfb0 <__func__.1+0x320>
    80018022:	3a8030ef          	jal	8001b3ca <printf>
    80018026:	02900513          	li	a0,41
    8001802a:	272020ef          	jal	8001a29c <putchar>
    8001802e:	4529                	li	a0,10
    80018030:	26c020ef          	jal	8001a29c <putchar>
    80018034:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80018038:	00005597          	auipc	a1,0x5
    8001803c:	f3058593          	add	a1,a1,-208 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to saf",
    80018040:	c491                	beqz	s1,8001804c <store_access_fault_10+0x116>
    80018042:	6418                	ld	a4,8(s0)
    80018044:	479d                	li	a5,7
    80018046:	02f70463          	beq	a4,a5,8001806e <store_access_fault_10+0x138>
    8001804a:	4481                	li	s1,0
    TEST_END();
    8001804c:	00005517          	auipc	a0,0x5
    80018050:	fc450513          	add	a0,a0,-60 # 8001d010 <__func__.1+0x380>
    80018054:	376030ef          	jal	8001b3ca <printf>
    80018058:	4511                	li	a0,4
    8001805a:	a85e80ef          	jal	80000ade <goto_priv>
    8001805e:	ac8e90ef          	jal	80001326 <reset_state>
}
    80018062:	60e2                	ld	ra,24(sp)
    80018064:	6442                	ld	s0,16(sp)
    80018066:	8526                	mv	a0,s1
    80018068:	64a2                	ld	s1,8(sp)
    8001806a:	6105                	add	sp,sp,32
    8001806c:	8082                	ret
    TEST_END();
    8001806e:	00005597          	auipc	a1,0x5
    80018072:	eea58593          	add	a1,a1,-278 # 8001cf58 <__func__.1+0x2c8>
    80018076:	bfd9                	j	8001804c <store_access_fault_10+0x116>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to saf",
    80018078:	00005597          	auipc	a1,0x5
    8001807c:	ee058593          	add	a1,a1,-288 # 8001cf58 <__func__.1+0x2c8>
    80018080:	b741                	j	80018000 <store_access_fault_10+0xca>

0000000080018082 <amo_access_fault_1>:




bool amo_access_fault_1(){
    80018082:	1101                	add	sp,sp,-32

    TEST_START();
    80018084:	00005597          	auipc	a1,0x5
    80018088:	97c58593          	add	a1,a1,-1668 # 8001ca00 <__func__.19>
    8001808c:	00005517          	auipc	a0,0x5
    80018090:	eec50513          	add	a0,a0,-276 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_1(){
    80018094:	ec06                	sd	ra,24(sp)
    80018096:	e822                	sd	s0,16(sp)
    80018098:	e426                	sd	s1,8(sp)
    TEST_START();
    8001809a:	330030ef          	jal	8001b3ca <printf>
    8001809e:	4529                	li	a0,10
    800180a0:	1fc020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800180a4:	4511                	li	a0,4
    800180a6:	a39e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.LMPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800180aa:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800180ae:	10000793          	li	a5,256
    800180b2:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800180b6:	20000793          	li	a5,512
    800180ba:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800180be:	40000793          	li	a5,1024
    800180c2:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800180c6:	6785                	lui	a5,0x1
    800180c8:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800180cc:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800180d0:	4785                	li	a5,1
    800180d2:	01f79713          	sll	a4,a5,0x1f
    800180d6:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800180da:	08100713          	li	a4,129
    800180de:	0762                	sll	a4,a4,0x18
    800180e0:	3b171073          	csrw	pmpaddr1,a4

    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800180e4:	6721                	lui	a4,0x8
    800180e6:	3a072073          	csrs	pmpcfg0,a4

    TEST_SETUP_EXCEPT();
    800180ea:	0ff0000f          	fence
    800180ee:	00025417          	auipc	s0,0x25
    800180f2:	f2240413          	add	s0,s0,-222 # 8003d010 <excpt>
    800180f6:	00f41023          	sh	a5,0(s0)
    800180fa:	00025717          	auipc	a4,0x25
    800180fe:	f4073723          	sd	zero,-178(a4) # 8003d048 <excpt+0x38>
    80018102:	0ff0000f          	fence
AMO_INSTRUCTION(amoadd_d, "amoadd.d", uint64_t);
    80018106:	37ab7737          	lui	a4,0x37ab7
    8001810a:	070a                	sll	a4,a4,0x2
    8001810c:	1786                	sll	a5,a5,0x21
    8001810e:	40078793          	add	a5,a5,1024
    80018112:	eef70713          	add	a4,a4,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018116:	00e7b72f          	amoadd.d	a4,a4,(a5)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    printf("%d\n",excpt.triggered);
    8001811a:	00144583          	lbu	a1,1(s0)
    8001811e:	00006517          	auipc	a0,0x6
    80018122:	8c250513          	add	a0,a0,-1854 # 8001d9e0 <__func__.1+0xd50>
    80018126:	2a4030ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    8001812a:	640c                	ld	a1,8(s0)
    8001812c:	00006517          	auipc	a0,0x6
    80018130:	8b450513          	add	a0,a0,-1868 # 8001d9e0 <__func__.1+0xd50>
    80018134:	296030ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80018138:	08200593          	li	a1,130
    8001813c:	0000b617          	auipc	a2,0xb
    80018140:	d6460613          	add	a2,a2,-668 # 80022ea0 <__func__.1+0x6210>
    80018144:	00005517          	auipc	a0,0x5
    80018148:	e4c50513          	add	a0,a0,-436 # 8001cf90 <__func__.1+0x300>
    8001814c:	27e030ef          	jal	8001b3ca <printf>
    80018150:	00144783          	lbu	a5,1(s0)
    80018154:	00005597          	auipc	a1,0x5
    80018158:	e1458593          	add	a1,a1,-492 # 8001cf68 <__func__.1+0x2d8>
    8001815c:	c789                	beqz	a5,80018166 <amo_access_fault_1+0xe4>
    8001815e:	6418                	ld	a4,8(s0)
    80018160:	479d                	li	a5,7
    80018162:	06f70e63          	beq	a4,a5,800181de <amo_access_fault_1+0x15c>
    80018166:	00005517          	auipc	a0,0x5
    8001816a:	e4250513          	add	a0,a0,-446 # 8001cfa8 <__func__.1+0x318>
    8001816e:	25c030ef          	jal	8001b3ca <printf>
    80018172:	00144783          	lbu	a5,1(s0)
    80018176:	c789                	beqz	a5,80018180 <amo_access_fault_1+0xfe>
    80018178:	6418                	ld	a4,8(s0)
    8001817a:	479d                	li	a5,7
    8001817c:	00f70c63          	beq	a4,a5,80018194 <amo_access_fault_1+0x112>
    80018180:	00005517          	auipc	a0,0x5
    80018184:	e3050513          	add	a0,a0,-464 # 8001cfb0 <__func__.1+0x320>
    80018188:	242030ef          	jal	8001b3ca <printf>
    8001818c:	02900513          	li	a0,41
    80018190:	10c020ef          	jal	8001a29c <putchar>
    80018194:	4529                	li	a0,10
    80018196:	106020ef          	jal	8001a29c <putchar>
    8001819a:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    8001819e:	00005597          	auipc	a1,0x5
    800181a2:	dca58593          	add	a1,a1,-566 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("m mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800181a6:	c491                	beqz	s1,800181b2 <amo_access_fault_1+0x130>
    800181a8:	6418                	ld	a4,8(s0)
    800181aa:	479d                	li	a5,7
    800181ac:	02f70463          	beq	a4,a5,800181d4 <amo_access_fault_1+0x152>
    800181b0:	4481                	li	s1,0
    TEST_END();
    800181b2:	00005517          	auipc	a0,0x5
    800181b6:	e5e50513          	add	a0,a0,-418 # 8001d010 <__func__.1+0x380>
    800181ba:	210030ef          	jal	8001b3ca <printf>
    800181be:	4511                	li	a0,4
    800181c0:	91fe80ef          	jal	80000ade <goto_priv>
    800181c4:	962e90ef          	jal	80001326 <reset_state>
}
    800181c8:	60e2                	ld	ra,24(sp)
    800181ca:	6442                	ld	s0,16(sp)
    800181cc:	8526                	mv	a0,s1
    800181ce:	64a2                	ld	s1,8(sp)
    800181d0:	6105                	add	sp,sp,32
    800181d2:	8082                	ret
    TEST_END();
    800181d4:	00005597          	auipc	a1,0x5
    800181d8:	d8458593          	add	a1,a1,-636 # 8001cf58 <__func__.1+0x2c8>
    800181dc:	bfd9                	j	800181b2 <amo_access_fault_1+0x130>
    TEST_ASSERT("m mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800181de:	00005597          	auipc	a1,0x5
    800181e2:	d7a58593          	add	a1,a1,-646 # 8001cf58 <__func__.1+0x2c8>
    800181e6:	b741                	j	80018166 <amo_access_fault_1+0xe4>

00000000800181e8 <amo_access_fault_2>:

bool amo_access_fault_2(){
    800181e8:	1101                	add	sp,sp,-32

    TEST_START();
    800181ea:	00005597          	auipc	a1,0x5
    800181ee:	82e58593          	add	a1,a1,-2002 # 8001ca18 <__func__.18>
    800181f2:	00005517          	auipc	a0,0x5
    800181f6:	d8650513          	add	a0,a0,-634 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_2(){
    800181fa:	ec06                	sd	ra,24(sp)
    800181fc:	e822                	sd	s0,16(sp)
    800181fe:	e426                	sd	s1,8(sp)
    TEST_START();
    80018200:	1ca030ef          	jal	8001b3ca <printf>
    80018204:	4529                	li	a0,10
    80018206:	096020ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001820a:	4511                	li	a0,4
    8001820c:	8d3e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHSPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018210:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80018214:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80018218:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    8001821c:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018220:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018224:	10000793          	li	a5,256
    80018228:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    8001822c:	20000793          	li	a5,512
    80018230:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018234:	40000793          	li	a5,1024
    80018238:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    8001823c:	6785                	lui	a5,0x1
    8001823e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80018242:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018246:	4405                	li	s0,1
    80018248:	01f41793          	sll	a5,s0,0x1f
    8001824c:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80018250:	08100793          	li	a5,129
    80018254:	07e2                	sll	a5,a5,0x18
    80018256:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    8001825a:	08000793          	li	a5,128
    8001825e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80018262:	67a1                	lui	a5,0x8
    80018264:	3a07a073          	csrs	pmpcfg0,a5


    goto_priv(PRIV_HS);
    80018268:	450d                	li	a0,3
    8001826a:	875e80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    8001826e:	0ff0000f          	fence
    80018272:	00025497          	auipc	s1,0x25
    80018276:	d9e48493          	add	s1,s1,-610 # 8003d010 <excpt>
    8001827a:	00849023          	sh	s0,0(s1)
    8001827e:	00025797          	auipc	a5,0x25
    80018282:	dc07b523          	sd	zero,-566(a5) # 8003d048 <excpt+0x38>
    80018286:	0ff0000f          	fence
    8001828a:	37ab77b7          	lui	a5,0x37ab7
    8001828e:	078a                	sll	a5,a5,0x2
    80018290:	1406                	sll	s0,s0,0x21
    80018292:	40040413          	add	s0,s0,1024
    80018296:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001829a:	00f437af          	amoadd.d	a5,a5,(s0)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    TEST_ASSERT("hs mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    8001829e:	08200593          	li	a1,130
    800182a2:	0000b617          	auipc	a2,0xb
    800182a6:	c3e60613          	add	a2,a2,-962 # 80022ee0 <__func__.1+0x6250>
    800182aa:	00005517          	auipc	a0,0x5
    800182ae:	ce650513          	add	a0,a0,-794 # 8001cf90 <__func__.1+0x300>
    800182b2:	118030ef          	jal	8001b3ca <printf>
    800182b6:	0014c783          	lbu	a5,1(s1)
    800182ba:	00005597          	auipc	a1,0x5
    800182be:	cae58593          	add	a1,a1,-850 # 8001cf68 <__func__.1+0x2d8>
    800182c2:	c789                	beqz	a5,800182cc <amo_access_fault_2+0xe4>
    800182c4:	6498                	ld	a4,8(s1)
    800182c6:	479d                	li	a5,7
    800182c8:	06f70e63          	beq	a4,a5,80018344 <amo_access_fault_2+0x15c>
    800182cc:	00005517          	auipc	a0,0x5
    800182d0:	cdc50513          	add	a0,a0,-804 # 8001cfa8 <__func__.1+0x318>
    800182d4:	0f6030ef          	jal	8001b3ca <printf>
    800182d8:	0014c783          	lbu	a5,1(s1)
    800182dc:	c789                	beqz	a5,800182e6 <amo_access_fault_2+0xfe>
    800182de:	6498                	ld	a4,8(s1)
    800182e0:	479d                	li	a5,7
    800182e2:	00f70c63          	beq	a4,a5,800182fa <amo_access_fault_2+0x112>
    800182e6:	00005517          	auipc	a0,0x5
    800182ea:	cca50513          	add	a0,a0,-822 # 8001cfb0 <__func__.1+0x320>
    800182ee:	0dc030ef          	jal	8001b3ca <printf>
    800182f2:	02900513          	li	a0,41
    800182f6:	7a7010ef          	jal	8001a29c <putchar>
    800182fa:	4529                	li	a0,10
    800182fc:	7a1010ef          	jal	8001a29c <putchar>
    80018300:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80018304:	00005597          	auipc	a1,0x5
    80018308:	c6458593          	add	a1,a1,-924 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    8001830c:	c411                	beqz	s0,80018318 <amo_access_fault_2+0x130>
    8001830e:	6498                	ld	a4,8(s1)
    80018310:	479d                	li	a5,7
    80018312:	02f70463          	beq	a4,a5,8001833a <amo_access_fault_2+0x152>
    80018316:	4401                	li	s0,0
    TEST_END();
    80018318:	00005517          	auipc	a0,0x5
    8001831c:	cf850513          	add	a0,a0,-776 # 8001d010 <__func__.1+0x380>
    80018320:	0aa030ef          	jal	8001b3ca <printf>
    80018324:	4511                	li	a0,4
    80018326:	fb8e80ef          	jal	80000ade <goto_priv>
    8001832a:	ffde80ef          	jal	80001326 <reset_state>
}
    8001832e:	60e2                	ld	ra,24(sp)
    80018330:	8522                	mv	a0,s0
    80018332:	6442                	ld	s0,16(sp)
    80018334:	64a2                	ld	s1,8(sp)
    80018336:	6105                	add	sp,sp,32
    80018338:	8082                	ret
    TEST_END();
    8001833a:	00005597          	auipc	a1,0x5
    8001833e:	c1e58593          	add	a1,a1,-994 # 8001cf58 <__func__.1+0x2c8>
    80018342:	bfd9                	j	80018318 <amo_access_fault_2+0x130>
    TEST_ASSERT("hs mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80018344:	00005597          	auipc	a1,0x5
    80018348:	c1458593          	add	a1,a1,-1004 # 8001cf58 <__func__.1+0x2c8>
    8001834c:	b741                	j	800182cc <amo_access_fault_2+0xe4>

000000008001834e <amo_access_fault_3>:


bool amo_access_fault_3(){
    8001834e:	1101                	add	sp,sp,-32

    TEST_START();
    80018350:	00004597          	auipc	a1,0x4
    80018354:	6e058593          	add	a1,a1,1760 # 8001ca30 <__func__.17>
    80018358:	00005517          	auipc	a0,0x5
    8001835c:	c2050513          	add	a0,a0,-992 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_3(){
    80018360:	ec06                	sd	ra,24(sp)
    80018362:	e822                	sd	s0,16(sp)
    80018364:	e426                	sd	s1,8(sp)
    TEST_START();
    80018366:	064030ef          	jal	8001b3ca <printf>
    8001836a:	4529                	li	a0,10
    8001836c:	731010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018370:	4511                	li	a0,4
    80018372:	f6ce80ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018376:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    8001837a:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    8001837e:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80018382:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018386:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    8001838a:	10000793          	li	a5,256
    8001838e:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80018392:	20000793          	li	a5,512
    80018396:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    8001839a:	40000793          	li	a5,1024
    8001839e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800183a2:	6785                	lui	a5,0x1
    800183a4:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800183a8:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800183ac:	4405                	li	s0,1
    800183ae:	01f41793          	sll	a5,s0,0x1f
    800183b2:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800183b6:	08100793          	li	a5,129
    800183ba:	07e2                	sll	a5,a5,0x18
    800183bc:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800183c0:	08000793          	li	a5,128
    800183c4:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800183c8:	67a1                	lui	a5,0x8
    800183ca:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_HU);
    800183ce:	4505                	li	a0,1
    800183d0:	f0ee80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    800183d4:	0ff0000f          	fence
    800183d8:	00025497          	auipc	s1,0x25
    800183dc:	c3848493          	add	s1,s1,-968 # 8003d010 <excpt>
    800183e0:	00849023          	sh	s0,0(s1)
    800183e4:	00025797          	auipc	a5,0x25
    800183e8:	c607b223          	sd	zero,-924(a5) # 8003d048 <excpt+0x38>
    800183ec:	0ff0000f          	fence
    800183f0:	37ab77b7          	lui	a5,0x37ab7
    800183f4:	078a                	sll	a5,a5,0x2
    800183f6:	1406                	sll	s0,s0,0x21
    800183f8:	40040413          	add	s0,s0,1024
    800183fc:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018400:	00f437af          	amoadd.d	a5,a5,(s0)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    TEST_ASSERT("HU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80018404:	08200593          	li	a1,130
    80018408:	0000b617          	auipc	a2,0xb
    8001840c:	b1860613          	add	a2,a2,-1256 # 80022f20 <__func__.1+0x6290>
    80018410:	00005517          	auipc	a0,0x5
    80018414:	b8050513          	add	a0,a0,-1152 # 8001cf90 <__func__.1+0x300>
    80018418:	7b3020ef          	jal	8001b3ca <printf>
    8001841c:	0014c783          	lbu	a5,1(s1)
    80018420:	00005597          	auipc	a1,0x5
    80018424:	b4858593          	add	a1,a1,-1208 # 8001cf68 <__func__.1+0x2d8>
    80018428:	c789                	beqz	a5,80018432 <amo_access_fault_3+0xe4>
    8001842a:	6498                	ld	a4,8(s1)
    8001842c:	479d                	li	a5,7
    8001842e:	06f70e63          	beq	a4,a5,800184aa <amo_access_fault_3+0x15c>
    80018432:	00005517          	auipc	a0,0x5
    80018436:	b7650513          	add	a0,a0,-1162 # 8001cfa8 <__func__.1+0x318>
    8001843a:	791020ef          	jal	8001b3ca <printf>
    8001843e:	0014c783          	lbu	a5,1(s1)
    80018442:	c789                	beqz	a5,8001844c <amo_access_fault_3+0xfe>
    80018444:	6498                	ld	a4,8(s1)
    80018446:	479d                	li	a5,7
    80018448:	00f70c63          	beq	a4,a5,80018460 <amo_access_fault_3+0x112>
    8001844c:	00005517          	auipc	a0,0x5
    80018450:	b6450513          	add	a0,a0,-1180 # 8001cfb0 <__func__.1+0x320>
    80018454:	777020ef          	jal	8001b3ca <printf>
    80018458:	02900513          	li	a0,41
    8001845c:	641010ef          	jal	8001a29c <putchar>
    80018460:	4529                	li	a0,10
    80018462:	63b010ef          	jal	8001a29c <putchar>
    80018466:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    8001846a:	00005597          	auipc	a1,0x5
    8001846e:	afe58593          	add	a1,a1,-1282 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80018472:	c411                	beqz	s0,8001847e <amo_access_fault_3+0x130>
    80018474:	6498                	ld	a4,8(s1)
    80018476:	479d                	li	a5,7
    80018478:	02f70463          	beq	a4,a5,800184a0 <amo_access_fault_3+0x152>
    8001847c:	4401                	li	s0,0
    TEST_END();
    8001847e:	00005517          	auipc	a0,0x5
    80018482:	b9250513          	add	a0,a0,-1134 # 8001d010 <__func__.1+0x380>
    80018486:	745020ef          	jal	8001b3ca <printf>
    8001848a:	4511                	li	a0,4
    8001848c:	e52e80ef          	jal	80000ade <goto_priv>
    80018490:	e97e80ef          	jal	80001326 <reset_state>
}
    80018494:	60e2                	ld	ra,24(sp)
    80018496:	8522                	mv	a0,s0
    80018498:	6442                	ld	s0,16(sp)
    8001849a:	64a2                	ld	s1,8(sp)
    8001849c:	6105                	add	sp,sp,32
    8001849e:	8082                	ret
    TEST_END();
    800184a0:	00005597          	auipc	a1,0x5
    800184a4:	ab858593          	add	a1,a1,-1352 # 8001cf58 <__func__.1+0x2c8>
    800184a8:	bfd9                	j	8001847e <amo_access_fault_3+0x130>
    TEST_ASSERT("HU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800184aa:	00005597          	auipc	a1,0x5
    800184ae:	aae58593          	add	a1,a1,-1362 # 8001cf58 <__func__.1+0x2c8>
    800184b2:	b741                	j	80018432 <amo_access_fault_3+0xe4>

00000000800184b4 <amo_access_fault_4>:

bool amo_access_fault_4(){
    800184b4:	1101                	add	sp,sp,-32

    TEST_START();
    800184b6:	00004597          	auipc	a1,0x4
    800184ba:	59258593          	add	a1,a1,1426 # 8001ca48 <__func__.16>
    800184be:	00005517          	auipc	a0,0x5
    800184c2:	aba50513          	add	a0,a0,-1350 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_4(){
    800184c6:	ec06                	sd	ra,24(sp)
    800184c8:	e822                	sd	s0,16(sp)
    800184ca:	e426                	sd	s1,8(sp)
    TEST_START();
    800184cc:	6ff020ef          	jal	8001b3ca <printf>
    800184d0:	4529                	li	a0,10
    800184d2:	5cb010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800184d6:	4511                	li	a0,4
    800184d8:	e06e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.LVUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800184dc:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800184e0:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800184e4:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800184e8:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800184ec:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800184f0:	10000793          	li	a5,256
    800184f4:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800184f8:	20000793          	li	a5,512
    800184fc:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018500:	40000793          	li	a5,1024
    80018504:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80018508:	6785                	lui	a5,0x1
    8001850a:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8001850e:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018512:	4405                	li	s0,1
    80018514:	01f41793          	sll	a5,s0,0x1f
    80018518:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    8001851c:	08100793          	li	a5,129
    80018520:	07e2                	sll	a5,a5,0x18
    80018522:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80018526:	08000793          	li	a5,128
    8001852a:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    8001852e:	67a1                	lui	a5,0x8
    80018530:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80018534:	4501                	li	a0,0
    80018536:	da8e80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    8001853a:	0ff0000f          	fence
    8001853e:	00025497          	auipc	s1,0x25
    80018542:	ad248493          	add	s1,s1,-1326 # 8003d010 <excpt>
    80018546:	00849023          	sh	s0,0(s1)
    8001854a:	00025797          	auipc	a5,0x25
    8001854e:	ae07bf23          	sd	zero,-1282(a5) # 8003d048 <excpt+0x38>
    80018552:	0ff0000f          	fence
    80018556:	37ab77b7          	lui	a5,0x37ab7
    8001855a:	078a                	sll	a5,a5,0x2
    8001855c:	1406                	sll	s0,s0,0x21
    8001855e:	40040413          	add	s0,s0,1024
    80018562:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018566:	00f437af          	amoadd.d	a5,a5,(s0)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    TEST_ASSERT("VU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    8001856a:	08200593          	li	a1,130
    8001856e:	0000b617          	auipc	a2,0xb
    80018572:	9f260613          	add	a2,a2,-1550 # 80022f60 <__func__.1+0x62d0>
    80018576:	00005517          	auipc	a0,0x5
    8001857a:	a1a50513          	add	a0,a0,-1510 # 8001cf90 <__func__.1+0x300>
    8001857e:	64d020ef          	jal	8001b3ca <printf>
    80018582:	0014c783          	lbu	a5,1(s1)
    80018586:	00005597          	auipc	a1,0x5
    8001858a:	9e258593          	add	a1,a1,-1566 # 8001cf68 <__func__.1+0x2d8>
    8001858e:	c789                	beqz	a5,80018598 <amo_access_fault_4+0xe4>
    80018590:	6498                	ld	a4,8(s1)
    80018592:	479d                	li	a5,7
    80018594:	06f70e63          	beq	a4,a5,80018610 <amo_access_fault_4+0x15c>
    80018598:	00005517          	auipc	a0,0x5
    8001859c:	a1050513          	add	a0,a0,-1520 # 8001cfa8 <__func__.1+0x318>
    800185a0:	62b020ef          	jal	8001b3ca <printf>
    800185a4:	0014c783          	lbu	a5,1(s1)
    800185a8:	c789                	beqz	a5,800185b2 <amo_access_fault_4+0xfe>
    800185aa:	6498                	ld	a4,8(s1)
    800185ac:	479d                	li	a5,7
    800185ae:	00f70c63          	beq	a4,a5,800185c6 <amo_access_fault_4+0x112>
    800185b2:	00005517          	auipc	a0,0x5
    800185b6:	9fe50513          	add	a0,a0,-1538 # 8001cfb0 <__func__.1+0x320>
    800185ba:	611020ef          	jal	8001b3ca <printf>
    800185be:	02900513          	li	a0,41
    800185c2:	4db010ef          	jal	8001a29c <putchar>
    800185c6:	4529                	li	a0,10
    800185c8:	4d5010ef          	jal	8001a29c <putchar>
    800185cc:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    800185d0:	00005597          	auipc	a1,0x5
    800185d4:	99858593          	add	a1,a1,-1640 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    800185d8:	c411                	beqz	s0,800185e4 <amo_access_fault_4+0x130>
    800185da:	6498                	ld	a4,8(s1)
    800185dc:	479d                	li	a5,7
    800185de:	02f70463          	beq	a4,a5,80018606 <amo_access_fault_4+0x152>
    800185e2:	4401                	li	s0,0
    TEST_END();
    800185e4:	00005517          	auipc	a0,0x5
    800185e8:	a2c50513          	add	a0,a0,-1492 # 8001d010 <__func__.1+0x380>
    800185ec:	5df020ef          	jal	8001b3ca <printf>
    800185f0:	4511                	li	a0,4
    800185f2:	cece80ef          	jal	80000ade <goto_priv>
    800185f6:	d31e80ef          	jal	80001326 <reset_state>
}
    800185fa:	60e2                	ld	ra,24(sp)
    800185fc:	8522                	mv	a0,s0
    800185fe:	6442                	ld	s0,16(sp)
    80018600:	64a2                	ld	s1,8(sp)
    80018602:	6105                	add	sp,sp,32
    80018604:	8082                	ret
    TEST_END();
    80018606:	00005597          	auipc	a1,0x5
    8001860a:	95258593          	add	a1,a1,-1710 # 8001cf58 <__func__.1+0x2c8>
    8001860e:	bfd9                	j	800185e4 <amo_access_fault_4+0x130>
    TEST_ASSERT("VU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=1 leads to SAF",
    80018610:	00005597          	auipc	a1,0x5
    80018614:	94858593          	add	a1,a1,-1720 # 8001cf58 <__func__.1+0x2c8>
    80018618:	b741                	j	80018598 <amo_access_fault_4+0xe4>

000000008001861a <amo_access_fault_5>:

bool amo_access_fault_5(){
    8001861a:	1141                	add	sp,sp,-16

    TEST_START();
    8001861c:	00004597          	auipc	a1,0x4
    80018620:	44458593          	add	a1,a1,1092 # 8001ca60 <__func__.15>
    80018624:	00005517          	auipc	a0,0x5
    80018628:	95450513          	add	a0,a0,-1708 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_5(){
    8001862c:	e406                	sd	ra,8(sp)
    8001862e:	e022                	sd	s0,0(sp)
    TEST_START();
    80018630:	59b020ef          	jal	8001b3ca <printf>
    80018634:	4529                	li	a0,10
    80018636:	467010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001863a:	4511                	li	a0,4
    8001863c:	ca2e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0MPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018640:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018644:	10000793          	li	a5,256
    80018648:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    8001864c:	20000793          	li	a5,512
    80018650:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018654:	40000793          	li	a5,1024
    80018658:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    8001865c:	6785                	lui	a5,0x1
    8001865e:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80018662:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018666:	4785                	li	a5,1
    80018668:	01f79713          	sll	a4,a5,0x1f
    8001866c:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80018670:	08100713          	li	a4,129
    80018674:	0762                	sll	a4,a4,0x18
    80018676:	3b171073          	csrw	pmpaddr1,a4

    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    8001867a:	6721                	lui	a4,0x8
    8001867c:	3a073073          	csrc	pmpcfg0,a4

    TEST_SETUP_EXCEPT();
    80018680:	0ff0000f          	fence
    80018684:	00025417          	auipc	s0,0x25
    80018688:	98c40413          	add	s0,s0,-1652 # 8003d010 <excpt>
    8001868c:	00f41023          	sh	a5,0(s0)
    80018690:	00025717          	auipc	a4,0x25
    80018694:	9a073c23          	sd	zero,-1608(a4) # 8003d048 <excpt+0x38>
    80018698:	0ff0000f          	fence
    8001869c:	37ab7737          	lui	a4,0x37ab7
    800186a0:	070a                	sll	a4,a4,0x2
    800186a2:	1786                	sll	a5,a5,0x21
    800186a4:	40078793          	add	a5,a5,1024
    800186a8:	eef70713          	add	a4,a4,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    800186ac:	00e7b72f          	amoadd.d	a4,a4,(a5)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    printf("%d\n",excpt.triggered);
    800186b0:	00144583          	lbu	a1,1(s0)
    800186b4:	00005517          	auipc	a0,0x5
    800186b8:	32c50513          	add	a0,a0,812 # 8001d9e0 <__func__.1+0xd50>
    800186bc:	50f020ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    800186c0:	640c                	ld	a1,8(s0)
    800186c2:	00005517          	auipc	a0,0x5
    800186c6:	31e50513          	add	a0,a0,798 # 8001d9e0 <__func__.1+0xd50>
    800186ca:	501020ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode amoadd_d successful when pmpcfg.W=0 and pmpcfg.L=0 ",
    800186ce:	08200593          	li	a1,130
    800186d2:	0000b617          	auipc	a2,0xb
    800186d6:	8ce60613          	add	a2,a2,-1842 # 80022fa0 <__func__.1+0x6310>
    800186da:	00005517          	auipc	a0,0x5
    800186de:	8b650513          	add	a0,a0,-1866 # 8001cf90 <__func__.1+0x300>
    800186e2:	4e9020ef          	jal	8001b3ca <printf>
    800186e6:	00144783          	lbu	a5,1(s0)
    800186ea:	00005597          	auipc	a1,0x5
    800186ee:	86e58593          	add	a1,a1,-1938 # 8001cf58 <__func__.1+0x2c8>
    800186f2:	c789                	beqz	a5,800186fc <amo_access_fault_5+0xe2>
    800186f4:	00005597          	auipc	a1,0x5
    800186f8:	87458593          	add	a1,a1,-1932 # 8001cf68 <__func__.1+0x2d8>
    800186fc:	00005517          	auipc	a0,0x5
    80018700:	8ac50513          	add	a0,a0,-1876 # 8001cfa8 <__func__.1+0x318>
    80018704:	4c7020ef          	jal	8001b3ca <printf>
    80018708:	00144783          	lbu	a5,1(s0)
    8001870c:	e3b1                	bnez	a5,80018750 <amo_access_fault_5+0x136>
    8001870e:	4529                	li	a0,10
    80018710:	38d010ef          	jal	8001a29c <putchar>
    80018714:	00144783          	lbu	a5,1(s0)
    80018718:	e795                	bnez	a5,80018744 <amo_access_fault_5+0x12a>
    8001871a:	4405                	li	s0,1
        excpt.triggered == false
    );


    TEST_END();
    8001871c:	00005597          	auipc	a1,0x5
    80018720:	83c58593          	add	a1,a1,-1988 # 8001cf58 <__func__.1+0x2c8>
    80018724:	00005517          	auipc	a0,0x5
    80018728:	8ec50513          	add	a0,a0,-1812 # 8001d010 <__func__.1+0x380>
    8001872c:	49f020ef          	jal	8001b3ca <printf>
    80018730:	4511                	li	a0,4
    80018732:	bace80ef          	jal	80000ade <goto_priv>
    80018736:	bf1e80ef          	jal	80001326 <reset_state>
}
    8001873a:	60a2                	ld	ra,8(sp)
    8001873c:	8522                	mv	a0,s0
    8001873e:	6402                	ld	s0,0(sp)
    80018740:	0141                	add	sp,sp,16
    80018742:	8082                	ret
    TEST_ASSERT("m mode amoadd_d successful when pmpcfg.W=0 and pmpcfg.L=0 ",
    80018744:	4401                	li	s0,0
    TEST_END();
    80018746:	00005597          	auipc	a1,0x5
    8001874a:	82258593          	add	a1,a1,-2014 # 8001cf68 <__func__.1+0x2d8>
    8001874e:	bfd9                	j	80018724 <amo_access_fault_5+0x10a>
    TEST_ASSERT("m mode amoadd_d successful when pmpcfg.W=0 and pmpcfg.L=0 ",
    80018750:	00005517          	auipc	a0,0x5
    80018754:	86050513          	add	a0,a0,-1952 # 8001cfb0 <__func__.1+0x320>
    80018758:	473020ef          	jal	8001b3ca <printf>
    8001875c:	02900513          	li	a0,41
    80018760:	33d010ef          	jal	8001a29c <putchar>
    80018764:	b76d                	j	8001870e <amo_access_fault_5+0xf4>

0000000080018766 <amo_access_fault_6>:


bool amo_access_fault_6(){
    80018766:	1101                	add	sp,sp,-32

    TEST_START();
    80018768:	00004597          	auipc	a1,0x4
    8001876c:	31058593          	add	a1,a1,784 # 8001ca78 <__func__.14>
    80018770:	00005517          	auipc	a0,0x5
    80018774:	80850513          	add	a0,a0,-2040 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_6(){
    80018778:	ec06                	sd	ra,24(sp)
    8001877a:	e822                	sd	s0,16(sp)
    8001877c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001877e:	44d020ef          	jal	8001b3ca <printf>
    80018782:	4529                	li	a0,10
    80018784:	319010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018788:	4511                	li	a0,4
    8001878a:	b54e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HSPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    8001878e:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80018792:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80018796:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    8001879a:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    8001879e:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800187a2:	10000793          	li	a5,256
    800187a6:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800187aa:	20000793          	li	a5,512
    800187ae:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800187b2:	40000793          	li	a5,1024
    800187b6:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800187ba:	6785                	lui	a5,0x1
    800187bc:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800187c0:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800187c4:	4405                	li	s0,1
    800187c6:	01f41793          	sll	a5,s0,0x1f
    800187ca:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800187ce:	08100793          	li	a5,129
    800187d2:	07e2                	sll	a5,a5,0x18
    800187d4:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800187d8:	08000793          	li	a5,128
    800187dc:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800187e0:	67a1                	lui	a5,0x8
    800187e2:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HS);
    800187e6:	450d                	li	a0,3
    800187e8:	af6e80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    800187ec:	0ff0000f          	fence
    800187f0:	00025497          	auipc	s1,0x25
    800187f4:	82048493          	add	s1,s1,-2016 # 8003d010 <excpt>
    800187f8:	00849023          	sh	s0,0(s1)
    800187fc:	00025797          	auipc	a5,0x25
    80018800:	8407b623          	sd	zero,-1972(a5) # 8003d048 <excpt+0x38>
    80018804:	0ff0000f          	fence
    80018808:	37ab77b7          	lui	a5,0x37ab7
    8001880c:	078a                	sll	a5,a5,0x2
    8001880e:	1406                	sll	s0,s0,0x21
    80018810:	40040413          	add	s0,s0,1024
    80018814:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018818:	00f437af          	amoadd.d	a5,a5,(s0)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    TEST_ASSERT("hs mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    8001881c:	08200593          	li	a1,130
    80018820:	0000a617          	auipc	a2,0xa
    80018824:	7c060613          	add	a2,a2,1984 # 80022fe0 <__func__.1+0x6350>
    80018828:	00004517          	auipc	a0,0x4
    8001882c:	76850513          	add	a0,a0,1896 # 8001cf90 <__func__.1+0x300>
    80018830:	39b020ef          	jal	8001b3ca <printf>
    80018834:	0014c783          	lbu	a5,1(s1)
    80018838:	00004597          	auipc	a1,0x4
    8001883c:	73058593          	add	a1,a1,1840 # 8001cf68 <__func__.1+0x2d8>
    80018840:	c789                	beqz	a5,8001884a <amo_access_fault_6+0xe4>
    80018842:	6498                	ld	a4,8(s1)
    80018844:	479d                	li	a5,7
    80018846:	06f70e63          	beq	a4,a5,800188c2 <amo_access_fault_6+0x15c>
    8001884a:	00004517          	auipc	a0,0x4
    8001884e:	75e50513          	add	a0,a0,1886 # 8001cfa8 <__func__.1+0x318>
    80018852:	379020ef          	jal	8001b3ca <printf>
    80018856:	0014c783          	lbu	a5,1(s1)
    8001885a:	c789                	beqz	a5,80018864 <amo_access_fault_6+0xfe>
    8001885c:	6498                	ld	a4,8(s1)
    8001885e:	479d                	li	a5,7
    80018860:	00f70c63          	beq	a4,a5,80018878 <amo_access_fault_6+0x112>
    80018864:	00004517          	auipc	a0,0x4
    80018868:	74c50513          	add	a0,a0,1868 # 8001cfb0 <__func__.1+0x320>
    8001886c:	35f020ef          	jal	8001b3ca <printf>
    80018870:	02900513          	li	a0,41
    80018874:	229010ef          	jal	8001a29c <putchar>
    80018878:	4529                	li	a0,10
    8001887a:	223010ef          	jal	8001a29c <putchar>
    8001887e:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80018882:	00004597          	auipc	a1,0x4
    80018886:	6e658593          	add	a1,a1,1766 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    8001888a:	c411                	beqz	s0,80018896 <amo_access_fault_6+0x130>
    8001888c:	6498                	ld	a4,8(s1)
    8001888e:	479d                	li	a5,7
    80018890:	02f70463          	beq	a4,a5,800188b8 <amo_access_fault_6+0x152>
    80018894:	4401                	li	s0,0
    TEST_END();
    80018896:	00004517          	auipc	a0,0x4
    8001889a:	77a50513          	add	a0,a0,1914 # 8001d010 <__func__.1+0x380>
    8001889e:	32d020ef          	jal	8001b3ca <printf>
    800188a2:	4511                	li	a0,4
    800188a4:	a3ae80ef          	jal	80000ade <goto_priv>
    800188a8:	a7fe80ef          	jal	80001326 <reset_state>
}
    800188ac:	60e2                	ld	ra,24(sp)
    800188ae:	8522                	mv	a0,s0
    800188b0:	6442                	ld	s0,16(sp)
    800188b2:	64a2                	ld	s1,8(sp)
    800188b4:	6105                	add	sp,sp,32
    800188b6:	8082                	ret
    TEST_END();
    800188b8:	00004597          	auipc	a1,0x4
    800188bc:	6a058593          	add	a1,a1,1696 # 8001cf58 <__func__.1+0x2c8>
    800188c0:	bfd9                	j	80018896 <amo_access_fault_6+0x130>
    TEST_ASSERT("hs mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    800188c2:	00004597          	auipc	a1,0x4
    800188c6:	69658593          	add	a1,a1,1686 # 8001cf58 <__func__.1+0x2c8>
    800188ca:	b741                	j	8001884a <amo_access_fault_6+0xe4>

00000000800188cc <amo_access_fault_7>:


bool amo_access_fault_7(){
    800188cc:	1101                	add	sp,sp,-32

    TEST_START();
    800188ce:	00004597          	auipc	a1,0x4
    800188d2:	1c258593          	add	a1,a1,450 # 8001ca90 <__func__.13>
    800188d6:	00004517          	auipc	a0,0x4
    800188da:	6a250513          	add	a0,a0,1698 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_7(){
    800188de:	ec06                	sd	ra,24(sp)
    800188e0:	e822                	sd	s0,16(sp)
    800188e2:	e426                	sd	s1,8(sp)
    TEST_START();
    800188e4:	2e7020ef          	jal	8001b3ca <printf>
    800188e8:	4529                	li	a0,10
    800188ea:	1b3010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800188ee:	4511                	li	a0,4
    800188f0:	9eee80ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800188f4:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800188f8:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800188fc:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80018900:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018904:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018908:	10000793          	li	a5,256
    8001890c:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80018910:	20000793          	li	a5,512
    80018914:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018918:	40000793          	li	a5,1024
    8001891c:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80018920:	6785                	lui	a5,0x1
    80018922:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80018926:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    8001892a:	4405                	li	s0,1
    8001892c:	01f41793          	sll	a5,s0,0x1f
    80018930:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80018934:	08100793          	li	a5,129
    80018938:	07e2                	sll	a5,a5,0x18
    8001893a:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    8001893e:	08000793          	li	a5,128
    80018942:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80018946:	67a1                	lui	a5,0x8
    80018948:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HU);
    8001894c:	4505                	li	a0,1
    8001894e:	990e80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80018952:	0ff0000f          	fence
    80018956:	00024497          	auipc	s1,0x24
    8001895a:	6ba48493          	add	s1,s1,1722 # 8003d010 <excpt>
    8001895e:	00849023          	sh	s0,0(s1)
    80018962:	00024797          	auipc	a5,0x24
    80018966:	6e07b323          	sd	zero,1766(a5) # 8003d048 <excpt+0x38>
    8001896a:	0ff0000f          	fence
    8001896e:	37ab77b7          	lui	a5,0x37ab7
    80018972:	078a                	sll	a5,a5,0x2
    80018974:	1406                	sll	s0,s0,0x21
    80018976:	40040413          	add	s0,s0,1024
    8001897a:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    8001897e:	00f437af          	amoadd.d	a5,a5,(s0)
    
    amoadd_d(0x80000100UL << 2 , 0xdeadbeef);

    TEST_ASSERT("HU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80018982:	08200593          	li	a1,130
    80018986:	0000a617          	auipc	a2,0xa
    8001898a:	69a60613          	add	a2,a2,1690 # 80023020 <__func__.1+0x6390>
    8001898e:	00004517          	auipc	a0,0x4
    80018992:	60250513          	add	a0,a0,1538 # 8001cf90 <__func__.1+0x300>
    80018996:	235020ef          	jal	8001b3ca <printf>
    8001899a:	0014c783          	lbu	a5,1(s1)
    8001899e:	00004597          	auipc	a1,0x4
    800189a2:	5ca58593          	add	a1,a1,1482 # 8001cf68 <__func__.1+0x2d8>
    800189a6:	c789                	beqz	a5,800189b0 <amo_access_fault_7+0xe4>
    800189a8:	6498                	ld	a4,8(s1)
    800189aa:	479d                	li	a5,7
    800189ac:	06f70e63          	beq	a4,a5,80018a28 <amo_access_fault_7+0x15c>
    800189b0:	00004517          	auipc	a0,0x4
    800189b4:	5f850513          	add	a0,a0,1528 # 8001cfa8 <__func__.1+0x318>
    800189b8:	213020ef          	jal	8001b3ca <printf>
    800189bc:	0014c783          	lbu	a5,1(s1)
    800189c0:	c789                	beqz	a5,800189ca <amo_access_fault_7+0xfe>
    800189c2:	6498                	ld	a4,8(s1)
    800189c4:	479d                	li	a5,7
    800189c6:	00f70c63          	beq	a4,a5,800189de <amo_access_fault_7+0x112>
    800189ca:	00004517          	auipc	a0,0x4
    800189ce:	5e650513          	add	a0,a0,1510 # 8001cfb0 <__func__.1+0x320>
    800189d2:	1f9020ef          	jal	8001b3ca <printf>
    800189d6:	02900513          	li	a0,41
    800189da:	0c3010ef          	jal	8001a29c <putchar>
    800189de:	4529                	li	a0,10
    800189e0:	0bd010ef          	jal	8001a29c <putchar>
    800189e4:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    800189e8:	00004597          	auipc	a1,0x4
    800189ec:	58058593          	add	a1,a1,1408 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    800189f0:	c411                	beqz	s0,800189fc <amo_access_fault_7+0x130>
    800189f2:	6498                	ld	a4,8(s1)
    800189f4:	479d                	li	a5,7
    800189f6:	02f70463          	beq	a4,a5,80018a1e <amo_access_fault_7+0x152>
    800189fa:	4401                	li	s0,0
    TEST_END();
    800189fc:	00004517          	auipc	a0,0x4
    80018a00:	61450513          	add	a0,a0,1556 # 8001d010 <__func__.1+0x380>
    80018a04:	1c7020ef          	jal	8001b3ca <printf>
    80018a08:	4511                	li	a0,4
    80018a0a:	8d4e80ef          	jal	80000ade <goto_priv>
    80018a0e:	919e80ef          	jal	80001326 <reset_state>
}
    80018a12:	60e2                	ld	ra,24(sp)
    80018a14:	8522                	mv	a0,s0
    80018a16:	6442                	ld	s0,16(sp)
    80018a18:	64a2                	ld	s1,8(sp)
    80018a1a:	6105                	add	sp,sp,32
    80018a1c:	8082                	ret
    TEST_END();
    80018a1e:	00004597          	auipc	a1,0x4
    80018a22:	53a58593          	add	a1,a1,1338 # 8001cf58 <__func__.1+0x2c8>
    80018a26:	bfd9                	j	800189fc <amo_access_fault_7+0x130>
    TEST_ASSERT("HU mode amoadd_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80018a28:	00004597          	auipc	a1,0x4
    80018a2c:	53058593          	add	a1,a1,1328 # 8001cf58 <__func__.1+0x2c8>
    80018a30:	b741                	j	800189b0 <amo_access_fault_7+0xe4>

0000000080018a32 <amo_access_fault_8>:

bool amo_access_fault_8(){
    80018a32:	1101                	add	sp,sp,-32

    TEST_START();
    80018a34:	00004597          	auipc	a1,0x4
    80018a38:	07458593          	add	a1,a1,116 # 8001caa8 <__func__.12>
    80018a3c:	00004517          	auipc	a0,0x4
    80018a40:	53c50513          	add	a0,a0,1340 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_8(){
    80018a44:	ec06                	sd	ra,24(sp)
    80018a46:	e822                	sd	s0,16(sp)
    80018a48:	e426                	sd	s1,8(sp)
    TEST_START();
    80018a4a:	181020ef          	jal	8001b3ca <printf>
    80018a4e:	4529                	li	a0,10
    80018a50:	04d010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018a54:	4511                	li	a0,4
    80018a56:	888e80ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0VUPMPpmpcfg.W=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018a5a:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80018a5e:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80018a62:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80018a66:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018a6a:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018a6e:	10000793          	li	a5,256
    80018a72:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80018a76:	20000793          	li	a5,512
    80018a7a:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018a7e:	40000793          	li	a5,1024
    80018a82:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80018a86:	6785                	lui	a5,0x1
    80018a88:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80018a8c:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018a90:	4405                	li	s0,1
    80018a92:	01f41793          	sll	a5,s0,0x1f
    80018a96:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80018a9a:	08100793          	li	a5,129
    80018a9e:	07e2                	sll	a5,a5,0x18
    80018aa0:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80018aa4:	08000793          	li	a5,128
    80018aa8:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80018aac:	67a1                	lui	a5,0x8
    80018aae:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80018ab2:	4501                	li	a0,0
    80018ab4:	82ae80ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80018ab8:	0ff0000f          	fence
    80018abc:	00024497          	auipc	s1,0x24
    80018ac0:	55448493          	add	s1,s1,1364 # 8003d010 <excpt>
    80018ac4:	00849023          	sh	s0,0(s1)
    80018ac8:	00024797          	auipc	a5,0x24
    80018acc:	5807b023          	sd	zero,1408(a5) # 8003d048 <excpt+0x38>
    80018ad0:	0ff0000f          	fence
AMO_INSTRUCTION(amoor_d, "amoor.d", uint64_t);
    80018ad4:	37ab77b7          	lui	a5,0x37ab7
    80018ad8:	078a                	sll	a5,a5,0x2
    80018ada:	1406                	sll	s0,s0,0x21
    80018adc:	40040413          	add	s0,s0,1024
    80018ae0:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018ae4:	40f437af          	amoor.d	a5,a5,(s0)
    
    amoor_d(0x80000100UL << 2 , 0xdeadbeef);

    TEST_ASSERT("VU mode amoor_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80018ae8:	08200593          	li	a1,130
    80018aec:	0000a617          	auipc	a2,0xa
    80018af0:	57460613          	add	a2,a2,1396 # 80023060 <__func__.1+0x63d0>
    80018af4:	00004517          	auipc	a0,0x4
    80018af8:	49c50513          	add	a0,a0,1180 # 8001cf90 <__func__.1+0x300>
    80018afc:	0cf020ef          	jal	8001b3ca <printf>
    80018b00:	0014c783          	lbu	a5,1(s1)
    80018b04:	00004597          	auipc	a1,0x4
    80018b08:	46458593          	add	a1,a1,1124 # 8001cf68 <__func__.1+0x2d8>
    80018b0c:	c789                	beqz	a5,80018b16 <amo_access_fault_8+0xe4>
    80018b0e:	6498                	ld	a4,8(s1)
    80018b10:	479d                	li	a5,7
    80018b12:	06f70e63          	beq	a4,a5,80018b8e <amo_access_fault_8+0x15c>
    80018b16:	00004517          	auipc	a0,0x4
    80018b1a:	49250513          	add	a0,a0,1170 # 8001cfa8 <__func__.1+0x318>
    80018b1e:	0ad020ef          	jal	8001b3ca <printf>
    80018b22:	0014c783          	lbu	a5,1(s1)
    80018b26:	c789                	beqz	a5,80018b30 <amo_access_fault_8+0xfe>
    80018b28:	6498                	ld	a4,8(s1)
    80018b2a:	479d                	li	a5,7
    80018b2c:	00f70c63          	beq	a4,a5,80018b44 <amo_access_fault_8+0x112>
    80018b30:	00004517          	auipc	a0,0x4
    80018b34:	48050513          	add	a0,a0,1152 # 8001cfb0 <__func__.1+0x320>
    80018b38:	093020ef          	jal	8001b3ca <printf>
    80018b3c:	02900513          	li	a0,41
    80018b40:	75c010ef          	jal	8001a29c <putchar>
    80018b44:	4529                	li	a0,10
    80018b46:	756010ef          	jal	8001a29c <putchar>
    80018b4a:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80018b4e:	00004597          	auipc	a1,0x4
    80018b52:	41a58593          	add	a1,a1,1050 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode amoor_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80018b56:	c411                	beqz	s0,80018b62 <amo_access_fault_8+0x130>
    80018b58:	6498                	ld	a4,8(s1)
    80018b5a:	479d                	li	a5,7
    80018b5c:	02f70463          	beq	a4,a5,80018b84 <amo_access_fault_8+0x152>
    80018b60:	4401                	li	s0,0
    TEST_END();
    80018b62:	00004517          	auipc	a0,0x4
    80018b66:	4ae50513          	add	a0,a0,1198 # 8001d010 <__func__.1+0x380>
    80018b6a:	061020ef          	jal	8001b3ca <printf>
    80018b6e:	4511                	li	a0,4
    80018b70:	f6fe70ef          	jal	80000ade <goto_priv>
    80018b74:	fb2e80ef          	jal	80001326 <reset_state>
}
    80018b78:	60e2                	ld	ra,24(sp)
    80018b7a:	8522                	mv	a0,s0
    80018b7c:	6442                	ld	s0,16(sp)
    80018b7e:	64a2                	ld	s1,8(sp)
    80018b80:	6105                	add	sp,sp,32
    80018b82:	8082                	ret
    TEST_END();
    80018b84:	00004597          	auipc	a1,0x4
    80018b88:	3d458593          	add	a1,a1,980 # 8001cf58 <__func__.1+0x2c8>
    80018b8c:	bfd9                	j	80018b62 <amo_access_fault_8+0x130>
    TEST_ASSERT("VU mode amoor_d when pmpcfg.W=0 and pmpcfg.L=0 leads to SAF",
    80018b8e:	00004597          	auipc	a1,0x4
    80018b92:	3ca58593          	add	a1,a1,970 # 8001cf58 <__func__.1+0x2c8>
    80018b96:	b741                	j	80018b16 <amo_access_fault_8+0xe4>

0000000080018b98 <amo_access_fault_9>:

bool amo_access_fault_9(){
    80018b98:	1101                	add	sp,sp,-32

    TEST_START();
    80018b9a:	00004597          	auipc	a1,0x4
    80018b9e:	f2658593          	add	a1,a1,-218 # 8001cac0 <__func__.11>
    80018ba2:	00004517          	auipc	a0,0x4
    80018ba6:	3d650513          	add	a0,a0,982 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_9(){
    80018baa:	ec06                	sd	ra,24(sp)
    80018bac:	e822                	sd	s0,16(sp)
    80018bae:	e426                	sd	s1,8(sp)
    TEST_START();
    80018bb0:	01b020ef          	jal	8001b3ca <printf>
    80018bb4:	4529                	li	a0,10
    80018bb6:	6e6010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018bba:	4511                	li	a0,4
    80018bbc:	f23e70ef          	jal	80000ade <goto_priv>

    //
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018bc0:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80018bc4:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80018bc8:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80018bcc:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018bd0:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018bd4:	10000793          	li	a5,256
    80018bd8:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80018bdc:	20000793          	li	a5,512
    80018be0:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018be4:	40000793          	li	a5,1024
    80018be8:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80018bec:	6785                	lui	a5,0x1
    80018bee:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80018bf2:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018bf6:	4405                	li	s0,1
    80018bf8:	01f41793          	sll	a5,s0,0x1f
    80018bfc:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80018c00:	08100793          	li	a5,129
    80018c04:	07e2                	sll	a5,a5,0x18
    80018c06:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80018c0a:	08000793          	li	a5,128
    80018c0e:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80018c12:	67a1                	lui	a5,0x8
    80018c14:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    80018c18:	4501                	li	a0,0
    80018c1a:	ec5e70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80018c1e:	0ff0000f          	fence
    80018c22:	00024497          	auipc	s1,0x24
    80018c26:	3ee48493          	add	s1,s1,1006 # 8003d010 <excpt>
    80018c2a:	00849023          	sh	s0,0(s1)
    80018c2e:	00024797          	auipc	a5,0x24
    80018c32:	4007bd23          	sd	zero,1050(a5) # 8003d048 <excpt+0x38>
    80018c36:	0ff0000f          	fence
AMO_INSTRUCTION(amoand_d, "amoand.d", uint64_t);
    80018c3a:	37ab77b7          	lui	a5,0x37ab7
    80018c3e:	078a                	sll	a5,a5,0x2
    80018c40:	140e                	sll	s0,s0,0x23
    80018c42:	1461                	add	s0,s0,-8
    80018c44:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018c48:	60f437af          	amoand.d	a5,a5,(s0)
    
    amoand_d(0x1fffffffeUL << 2 ,0xdeadbeef);

    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to saf(amo)",
    80018c4c:	08200593          	li	a1,130
    80018c50:	0000a617          	auipc	a2,0xa
    80018c54:	45060613          	add	a2,a2,1104 # 800230a0 <__func__.1+0x6410>
    80018c58:	00004517          	auipc	a0,0x4
    80018c5c:	33850513          	add	a0,a0,824 # 8001cf90 <__func__.1+0x300>
    80018c60:	76a020ef          	jal	8001b3ca <printf>
    80018c64:	0014c783          	lbu	a5,1(s1)
    80018c68:	00004597          	auipc	a1,0x4
    80018c6c:	30058593          	add	a1,a1,768 # 8001cf68 <__func__.1+0x2d8>
    80018c70:	c789                	beqz	a5,80018c7a <amo_access_fault_9+0xe2>
    80018c72:	6498                	ld	a4,8(s1)
    80018c74:	479d                	li	a5,7
    80018c76:	06f70e63          	beq	a4,a5,80018cf2 <amo_access_fault_9+0x15a>
    80018c7a:	00004517          	auipc	a0,0x4
    80018c7e:	32e50513          	add	a0,a0,814 # 8001cfa8 <__func__.1+0x318>
    80018c82:	748020ef          	jal	8001b3ca <printf>
    80018c86:	0014c783          	lbu	a5,1(s1)
    80018c8a:	c789                	beqz	a5,80018c94 <amo_access_fault_9+0xfc>
    80018c8c:	6498                	ld	a4,8(s1)
    80018c8e:	479d                	li	a5,7
    80018c90:	00f70c63          	beq	a4,a5,80018ca8 <amo_access_fault_9+0x110>
    80018c94:	00004517          	auipc	a0,0x4
    80018c98:	31c50513          	add	a0,a0,796 # 8001cfb0 <__func__.1+0x320>
    80018c9c:	72e020ef          	jal	8001b3ca <printf>
    80018ca0:	02900513          	li	a0,41
    80018ca4:	5f8010ef          	jal	8001a29c <putchar>
    80018ca8:	4529                	li	a0,10
    80018caa:	5f2010ef          	jal	8001a29c <putchar>
    80018cae:	0014c403          	lbu	s0,1(s1)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80018cb2:	00004597          	auipc	a1,0x4
    80018cb6:	2b658593          	add	a1,a1,694 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to saf(amo)",
    80018cba:	c411                	beqz	s0,80018cc6 <amo_access_fault_9+0x12e>
    80018cbc:	6498                	ld	a4,8(s1)
    80018cbe:	479d                	li	a5,7
    80018cc0:	02f70463          	beq	a4,a5,80018ce8 <amo_access_fault_9+0x150>
    80018cc4:	4401                	li	s0,0
    TEST_END();
    80018cc6:	00004517          	auipc	a0,0x4
    80018cca:	34a50513          	add	a0,a0,842 # 8001d010 <__func__.1+0x380>
    80018cce:	6fc020ef          	jal	8001b3ca <printf>
    80018cd2:	4511                	li	a0,4
    80018cd4:	e0be70ef          	jal	80000ade <goto_priv>
    80018cd8:	e4ee80ef          	jal	80001326 <reset_state>
}
    80018cdc:	60e2                	ld	ra,24(sp)
    80018cde:	8522                	mv	a0,s0
    80018ce0:	6442                	ld	s0,16(sp)
    80018ce2:	64a2                	ld	s1,8(sp)
    80018ce4:	6105                	add	sp,sp,32
    80018ce6:	8082                	ret
    TEST_END();
    80018ce8:	00004597          	auipc	a1,0x4
    80018cec:	27058593          	add	a1,a1,624 # 8001cf58 <__func__.1+0x2c8>
    80018cf0:	bfd9                	j	80018cc6 <amo_access_fault_9+0x12e>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to saf(amo)",
    80018cf2:	00004597          	auipc	a1,0x4
    80018cf6:	26658593          	add	a1,a1,614 # 8001cf58 <__func__.1+0x2c8>
    80018cfa:	b741                	j	80018c7a <amo_access_fault_9+0xe2>

0000000080018cfc <amo_access_fault_10>:


bool amo_access_fault_10(){
    80018cfc:	1101                	add	sp,sp,-32

    TEST_START();
    80018cfe:	00004597          	auipc	a1,0x4
    80018d02:	dda58593          	add	a1,a1,-550 # 8001cad8 <__func__.10>
    80018d06:	00004517          	auipc	a0,0x4
    80018d0a:	27250513          	add	a0,a0,626 # 8001cf78 <__func__.1+0x2e8>
bool amo_access_fault_10(){
    80018d0e:	ec06                	sd	ra,24(sp)
    80018d10:	e822                	sd	s0,16(sp)
    80018d12:	e426                	sd	s1,8(sp)
    TEST_START();
    80018d14:	6b6020ef          	jal	8001b3ca <printf>
    80018d18:	4529                	li	a0,10
    80018d1a:	582010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018d1e:	4511                	li	a0,4
    80018d20:	dbfe70ef          	jal	80000ade <goto_priv>

    //pmpaddr
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018d24:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80018d28:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80018d2c:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80018d30:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018d34:	3a046073          	csrs	pmpcfg0,8

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018d38:	4485                	li	s1,1
    80018d3a:	01f49793          	sll	a5,s1,0x1f
    80018d3e:	3b079073          	csrw	pmpaddr0,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80018d42:	08000793          	li	a5,128
    80018d46:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_M);
    80018d4a:	4511                	li	a0,4
    80018d4c:	d93e70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80018d50:	0ff0000f          	fence
    80018d54:	00024417          	auipc	s0,0x24
    80018d58:	2bc40413          	add	s0,s0,700 # 8003d010 <excpt>
    80018d5c:	00941023          	sh	s1,0(s0)
    80018d60:	00024797          	auipc	a5,0x24
    80018d64:	2e07b423          	sd	zero,744(a5) # 8003d048 <excpt+0x38>
    80018d68:	0ff0000f          	fence
    80018d6c:	37ab77b7          	lui	a5,0x37ab7
    80018d70:	078a                	sll	a5,a5,0x2
    80018d72:	eef78793          	add	a5,a5,-273 # 37ab6eef <STACK_SIZE+0x379b6eef>
    80018d76:	1486                	sll	s1,s1,0x21
    80018d78:	60f4b7af          	amoand.d	a5,a5,(s1)
    
    amoand_d(0x80000000UL << 2 ,0xdeadbeef);

    printf("%d\n",excpt.triggered);
    80018d7c:	00144583          	lbu	a1,1(s0)
    80018d80:	00005517          	auipc	a0,0x5
    80018d84:	c6050513          	add	a0,a0,-928 # 8001d9e0 <__func__.1+0xd50>
    80018d88:	642020ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80018d8c:	640c                	ld	a1,8(s0)
    80018d8e:	00005517          	auipc	a0,0x5
    80018d92:	c5250513          	add	a0,a0,-942 # 8001d9e0 <__func__.1+0xd50>
    80018d96:	634020ef          	jal	8001b3ca <printf>

    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to store guest fault(amo)",
    80018d9a:	08200593          	li	a1,130
    80018d9e:	0000a617          	auipc	a2,0xa
    80018da2:	37a60613          	add	a2,a2,890 # 80023118 <__func__.1+0x6488>
    80018da6:	00004517          	auipc	a0,0x4
    80018daa:	1ea50513          	add	a0,a0,490 # 8001cf90 <__func__.1+0x300>
    80018dae:	61c020ef          	jal	8001b3ca <printf>
    80018db2:	00144783          	lbu	a5,1(s0)
    80018db6:	00004597          	auipc	a1,0x4
    80018dba:	1b258593          	add	a1,a1,434 # 8001cf68 <__func__.1+0x2d8>
    80018dbe:	c789                	beqz	a5,80018dc8 <amo_access_fault_10+0xcc>
    80018dc0:	6418                	ld	a4,8(s0)
    80018dc2:	479d                	li	a5,7
    80018dc4:	06f70e63          	beq	a4,a5,80018e40 <amo_access_fault_10+0x144>
    80018dc8:	00004517          	auipc	a0,0x4
    80018dcc:	1e050513          	add	a0,a0,480 # 8001cfa8 <__func__.1+0x318>
    80018dd0:	5fa020ef          	jal	8001b3ca <printf>
    80018dd4:	00144783          	lbu	a5,1(s0)
    80018dd8:	c789                	beqz	a5,80018de2 <amo_access_fault_10+0xe6>
    80018dda:	6418                	ld	a4,8(s0)
    80018ddc:	479d                	li	a5,7
    80018dde:	00f70c63          	beq	a4,a5,80018df6 <amo_access_fault_10+0xfa>
    80018de2:	00004517          	auipc	a0,0x4
    80018de6:	1ce50513          	add	a0,a0,462 # 8001cfb0 <__func__.1+0x320>
    80018dea:	5e0020ef          	jal	8001b3ca <printf>
    80018dee:	02900513          	li	a0,41
    80018df2:	4aa010ef          	jal	8001a29c <putchar>
    80018df6:	4529                	li	a0,10
    80018df8:	4a4010ef          	jal	8001a29c <putchar>
    80018dfc:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_SAF
    );


    TEST_END();
    80018e00:	00004597          	auipc	a1,0x4
    80018e04:	16858593          	add	a1,a1,360 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to store guest fault(amo)",
    80018e08:	c491                	beqz	s1,80018e14 <amo_access_fault_10+0x118>
    80018e0a:	6418                	ld	a4,8(s0)
    80018e0c:	479d                	li	a5,7
    80018e0e:	02f70463          	beq	a4,a5,80018e36 <amo_access_fault_10+0x13a>
    80018e12:	4481                	li	s1,0
    TEST_END();
    80018e14:	00004517          	auipc	a0,0x4
    80018e18:	1fc50513          	add	a0,a0,508 # 8001d010 <__func__.1+0x380>
    80018e1c:	5ae020ef          	jal	8001b3ca <printf>
    80018e20:	4511                	li	a0,4
    80018e22:	cbde70ef          	jal	80000ade <goto_priv>
    80018e26:	d00e80ef          	jal	80001326 <reset_state>
}
    80018e2a:	60e2                	ld	ra,24(sp)
    80018e2c:	6442                	ld	s0,16(sp)
    80018e2e:	8526                	mv	a0,s1
    80018e30:	64a2                	ld	s1,8(sp)
    80018e32:	6105                	add	sp,sp,32
    80018e34:	8082                	ret
    TEST_END();
    80018e36:	00004597          	auipc	a1,0x4
    80018e3a:	12258593          	add	a1,a1,290 # 8001cf58 <__func__.1+0x2c8>
    80018e3e:	bfd9                	j	80018e14 <amo_access_fault_10+0x118>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to store guest fault(amo)",
    80018e40:	00004597          	auipc	a1,0x4
    80018e44:	11858593          	add	a1,a1,280 # 8001cf58 <__func__.1+0x2c8>
    80018e48:	b741                	j	80018dc8 <amo_access_fault_10+0xcc>

0000000080018e4a <instruction_access_fault_1>:


bool instruction_access_fault_1(){
    80018e4a:	1101                	add	sp,sp,-32

    TEST_START();
    80018e4c:	00004597          	auipc	a1,0x4
    80018e50:	ca458593          	add	a1,a1,-860 # 8001caf0 <__func__.9>
    80018e54:	00004517          	auipc	a0,0x4
    80018e58:	12450513          	add	a0,a0,292 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_1(){
    80018e5c:	ec06                	sd	ra,24(sp)
    80018e5e:	e822                	sd	s0,16(sp)
    80018e60:	e426                	sd	s1,8(sp)
    TEST_START();
    80018e62:	568020ef          	jal	8001b3ca <printf>
    80018e66:	4529                	li	a0,10
    80018e68:	434010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018e6c:	4511                	li	a0,4
    80018e6e:	c71e70ef          	jal	80000ade <goto_priv>

    //pmpcfg.LMPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018e72:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018e76:	10000793          	li	a5,256
    80018e7a:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80018e7e:	20000793          	li	a5,512
    80018e82:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018e86:	40000793          	li	a5,1024
    80018e8a:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80018e8e:	6785                	lui	a5,0x1
    80018e90:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80018e94:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80018e98:	4485                	li	s1,1
    80018e9a:	01f49793          	sll	a5,s1,0x1f
    80018e9e:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80018ea2:	08100793          	li	a5,129
    80018ea6:	07e2                	sll	a5,a5,0x18
    80018ea8:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80018eac:	67a1                	lui	a5,0x8
    80018eae:	3a07a073          	csrs	pmpcfg0,a5

    TEST_SETUP_EXCEPT();
    80018eb2:	0ff0000f          	fence
    80018eb6:	00024417          	auipc	s0,0x24
    80018eba:	15a40413          	add	s0,s0,346 # 8003d010 <excpt>
    80018ebe:	00941023          	sh	s1,0(s0)
    80018ec2:	00024797          	auipc	a5,0x24
    80018ec6:	1807b323          	sd	zero,390(a5) # 8003d048 <excpt+0x38>
    80018eca:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    80018ece:	02149793          	sll	a5,s1,0x21
    80018ed2:	40078793          	add	a5,a5,1024
    80018ed6:	00000297          	auipc	t0,0x0
    80018eda:	00c28293          	add	t0,t0,12 # 80018ee2 <instruction_access_fault_1+0x98>
    80018ede:	02543c23          	sd	t0,56(s0)
    80018ee2:	8782                	jr	a5

    printf("%d\n",excpt.triggered);
    80018ee4:	00144583          	lbu	a1,1(s0)
    80018ee8:	00005517          	auipc	a0,0x5
    80018eec:	af850513          	add	a0,a0,-1288 # 8001d9e0 <__func__.1+0xd50>
    80018ef0:	4da020ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80018ef4:	640c                	ld	a1,8(s0)
    80018ef6:	00005517          	auipc	a0,0x5
    80018efa:	aea50513          	add	a0,a0,-1302 # 8001d9e0 <__func__.1+0xd50>
    80018efe:	4cc020ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    80018f02:	08200593          	li	a1,130
    80018f06:	0000a617          	auipc	a2,0xa
    80018f0a:	28260613          	add	a2,a2,642 # 80023188 <__func__.1+0x64f8>
    80018f0e:	00004517          	auipc	a0,0x4
    80018f12:	08250513          	add	a0,a0,130 # 8001cf90 <__func__.1+0x300>
    80018f16:	4b4020ef          	jal	8001b3ca <printf>
    80018f1a:	00144783          	lbu	a5,1(s0)
    80018f1e:	00004597          	auipc	a1,0x4
    80018f22:	04a58593          	add	a1,a1,74 # 8001cf68 <__func__.1+0x2d8>
    80018f26:	c781                	beqz	a5,80018f2e <instruction_access_fault_1+0xe4>
    80018f28:	641c                	ld	a5,8(s0)
    80018f2a:	06978e63          	beq	a5,s1,80018fa6 <instruction_access_fault_1+0x15c>
    80018f2e:	00004517          	auipc	a0,0x4
    80018f32:	07a50513          	add	a0,a0,122 # 8001cfa8 <__func__.1+0x318>
    80018f36:	494020ef          	jal	8001b3ca <printf>
    80018f3a:	00144783          	lbu	a5,1(s0)
    80018f3e:	c789                	beqz	a5,80018f48 <instruction_access_fault_1+0xfe>
    80018f40:	6418                	ld	a4,8(s0)
    80018f42:	4785                	li	a5,1
    80018f44:	00f70c63          	beq	a4,a5,80018f5c <instruction_access_fault_1+0x112>
    80018f48:	00004517          	auipc	a0,0x4
    80018f4c:	06850513          	add	a0,a0,104 # 8001cfb0 <__func__.1+0x320>
    80018f50:	47a020ef          	jal	8001b3ca <printf>
    80018f54:	02900513          	li	a0,41
    80018f58:	344010ef          	jal	8001a29c <putchar>
    80018f5c:	4529                	li	a0,10
    80018f5e:	33e010ef          	jal	8001a29c <putchar>
    80018f62:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    80018f66:	00004597          	auipc	a1,0x4
    80018f6a:	00258593          	add	a1,a1,2 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("m mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    80018f6e:	c491                	beqz	s1,80018f7a <instruction_access_fault_1+0x130>
    80018f70:	6418                	ld	a4,8(s0)
    80018f72:	4785                	li	a5,1
    80018f74:	02f70463          	beq	a4,a5,80018f9c <instruction_access_fault_1+0x152>
    80018f78:	4481                	li	s1,0
    TEST_END();
    80018f7a:	00004517          	auipc	a0,0x4
    80018f7e:	09650513          	add	a0,a0,150 # 8001d010 <__func__.1+0x380>
    80018f82:	448020ef          	jal	8001b3ca <printf>
    80018f86:	4511                	li	a0,4
    80018f88:	b57e70ef          	jal	80000ade <goto_priv>
    80018f8c:	b9ae80ef          	jal	80001326 <reset_state>
}
    80018f90:	60e2                	ld	ra,24(sp)
    80018f92:	6442                	ld	s0,16(sp)
    80018f94:	8526                	mv	a0,s1
    80018f96:	64a2                	ld	s1,8(sp)
    80018f98:	6105                	add	sp,sp,32
    80018f9a:	8082                	ret
    TEST_END();
    80018f9c:	00004597          	auipc	a1,0x4
    80018fa0:	fbc58593          	add	a1,a1,-68 # 8001cf58 <__func__.1+0x2c8>
    80018fa4:	bfd9                	j	80018f7a <instruction_access_fault_1+0x130>
    TEST_ASSERT("m mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    80018fa6:	00004597          	auipc	a1,0x4
    80018faa:	fb258593          	add	a1,a1,-78 # 8001cf58 <__func__.1+0x2c8>
    80018fae:	b741                	j	80018f2e <instruction_access_fault_1+0xe4>

0000000080018fb0 <instruction_access_fault_2>:

bool instruction_access_fault_2(){
    80018fb0:	1101                	add	sp,sp,-32

    TEST_START();
    80018fb2:	00004597          	auipc	a1,0x4
    80018fb6:	b5e58593          	add	a1,a1,-1186 # 8001cb10 <__func__.8>
    80018fba:	00004517          	auipc	a0,0x4
    80018fbe:	fbe50513          	add	a0,a0,-66 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_2(){
    80018fc2:	ec06                	sd	ra,24(sp)
    80018fc4:	e822                	sd	s0,16(sp)
    80018fc6:	e426                	sd	s1,8(sp)
    TEST_START();
    80018fc8:	402020ef          	jal	8001b3ca <printf>
    80018fcc:	4529                	li	a0,10
    80018fce:	2ce010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80018fd2:	4511                	li	a0,4
    80018fd4:	b0be70ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHSPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80018fd8:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80018fdc:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80018fe0:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80018fe4:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80018fe8:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80018fec:	10000793          	li	a5,256
    80018ff0:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80018ff4:	20000793          	li	a5,512
    80018ff8:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80018ffc:	40000793          	li	a5,1024
    80019000:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80019004:	6785                	lui	a5,0x1
    80019006:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8001900a:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    8001900e:	4485                	li	s1,1
    80019010:	01f49793          	sll	a5,s1,0x1f
    80019014:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80019018:	08100793          	li	a5,129
    8001901c:	07e2                	sll	a5,a5,0x18
    8001901e:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80019022:	08000793          	li	a5,128
    80019026:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    8001902a:	67a1                	lui	a5,0x8
    8001902c:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HS);
    80019030:	450d                	li	a0,3
    80019032:	aade70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80019036:	0ff0000f          	fence
    8001903a:	00024417          	auipc	s0,0x24
    8001903e:	fd640413          	add	s0,s0,-42 # 8003d010 <excpt>
    80019042:	00941023          	sh	s1,0(s0)
    80019046:	00024797          	auipc	a5,0x24
    8001904a:	0007b123          	sd	zero,2(a5) # 8003d048 <excpt+0x38>
    8001904e:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    80019052:	02149793          	sll	a5,s1,0x21
    80019056:	40078793          	add	a5,a5,1024
    8001905a:	00000297          	auipc	t0,0x0
    8001905e:	00c28293          	add	t0,t0,12 # 80019066 <instruction_access_fault_2+0xb6>
    80019062:	02543c23          	sd	t0,56(s0)
    80019066:	8782                	jr	a5

    TEST_ASSERT("hs mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    80019068:	08200593          	li	a1,130
    8001906c:	0000a617          	auipc	a2,0xa
    80019070:	16460613          	add	a2,a2,356 # 800231d0 <__func__.1+0x6540>
    80019074:	00004517          	auipc	a0,0x4
    80019078:	f1c50513          	add	a0,a0,-228 # 8001cf90 <__func__.1+0x300>
    8001907c:	34e020ef          	jal	8001b3ca <printf>
    80019080:	00144783          	lbu	a5,1(s0)
    80019084:	00004597          	auipc	a1,0x4
    80019088:	ee458593          	add	a1,a1,-284 # 8001cf68 <__func__.1+0x2d8>
    8001908c:	c781                	beqz	a5,80019094 <instruction_access_fault_2+0xe4>
    8001908e:	641c                	ld	a5,8(s0)
    80019090:	06978e63          	beq	a5,s1,8001910c <instruction_access_fault_2+0x15c>
    80019094:	00004517          	auipc	a0,0x4
    80019098:	f1450513          	add	a0,a0,-236 # 8001cfa8 <__func__.1+0x318>
    8001909c:	32e020ef          	jal	8001b3ca <printf>
    800190a0:	00144783          	lbu	a5,1(s0)
    800190a4:	c789                	beqz	a5,800190ae <instruction_access_fault_2+0xfe>
    800190a6:	6418                	ld	a4,8(s0)
    800190a8:	4785                	li	a5,1
    800190aa:	00f70c63          	beq	a4,a5,800190c2 <instruction_access_fault_2+0x112>
    800190ae:	00004517          	auipc	a0,0x4
    800190b2:	f0250513          	add	a0,a0,-254 # 8001cfb0 <__func__.1+0x320>
    800190b6:	314020ef          	jal	8001b3ca <printf>
    800190ba:	02900513          	li	a0,41
    800190be:	1de010ef          	jal	8001a29c <putchar>
    800190c2:	4529                	li	a0,10
    800190c4:	1d8010ef          	jal	8001a29c <putchar>
    800190c8:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    800190cc:	00004597          	auipc	a1,0x4
    800190d0:	e9c58593          	add	a1,a1,-356 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    800190d4:	c491                	beqz	s1,800190e0 <instruction_access_fault_2+0x130>
    800190d6:	6418                	ld	a4,8(s0)
    800190d8:	4785                	li	a5,1
    800190da:	02f70463          	beq	a4,a5,80019102 <instruction_access_fault_2+0x152>
    800190de:	4481                	li	s1,0
    TEST_END();
    800190e0:	00004517          	auipc	a0,0x4
    800190e4:	f3050513          	add	a0,a0,-208 # 8001d010 <__func__.1+0x380>
    800190e8:	2e2020ef          	jal	8001b3ca <printf>
    800190ec:	4511                	li	a0,4
    800190ee:	9f1e70ef          	jal	80000ade <goto_priv>
    800190f2:	a34e80ef          	jal	80001326 <reset_state>
}
    800190f6:	60e2                	ld	ra,24(sp)
    800190f8:	6442                	ld	s0,16(sp)
    800190fa:	8526                	mv	a0,s1
    800190fc:	64a2                	ld	s1,8(sp)
    800190fe:	6105                	add	sp,sp,32
    80019100:	8082                	ret
    TEST_END();
    80019102:	00004597          	auipc	a1,0x4
    80019106:	e5658593          	add	a1,a1,-426 # 8001cf58 <__func__.1+0x2c8>
    8001910a:	bfd9                	j	800190e0 <instruction_access_fault_2+0x130>
    TEST_ASSERT("hs mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    8001910c:	00004597          	auipc	a1,0x4
    80019110:	e4c58593          	add	a1,a1,-436 # 8001cf58 <__func__.1+0x2c8>
    80019114:	b741                	j	80019094 <instruction_access_fault_2+0xe4>

0000000080019116 <instruction_access_fault_3>:


bool instruction_access_fault_3(){
    80019116:	1101                	add	sp,sp,-32

    TEST_START();
    80019118:	00004597          	auipc	a1,0x4
    8001911c:	a1858593          	add	a1,a1,-1512 # 8001cb30 <__func__.7>
    80019120:	00004517          	auipc	a0,0x4
    80019124:	e5850513          	add	a0,a0,-424 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_3(){
    80019128:	ec06                	sd	ra,24(sp)
    8001912a:	e822                	sd	s0,16(sp)
    8001912c:	e426                	sd	s1,8(sp)
    TEST_START();
    8001912e:	29c020ef          	jal	8001b3ca <printf>
    80019132:	4529                	li	a0,10
    80019134:	168010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80019138:	4511                	li	a0,4
    8001913a:	9a5e70ef          	jal	80000ade <goto_priv>

    //pmpcfg.LHUPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    8001913e:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80019142:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80019146:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    8001914a:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    8001914e:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80019152:	10000793          	li	a5,256
    80019156:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    8001915a:	20000793          	li	a5,512
    8001915e:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80019162:	40000793          	li	a5,1024
    80019166:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    8001916a:	6785                	lui	a5,0x1
    8001916c:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80019170:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80019174:	4485                	li	s1,1
    80019176:	01f49793          	sll	a5,s1,0x1f
    8001917a:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    8001917e:	08100793          	li	a5,129
    80019182:	07e2                	sll	a5,a5,0x18
    80019184:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80019188:	08000793          	li	a5,128
    8001918c:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80019190:	67a1                	lui	a5,0x8
    80019192:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HU);
    80019196:	4505                	li	a0,1
    80019198:	947e70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    8001919c:	0ff0000f          	fence
    800191a0:	00024417          	auipc	s0,0x24
    800191a4:	e7040413          	add	s0,s0,-400 # 8003d010 <excpt>
    800191a8:	00941023          	sh	s1,0(s0)
    800191ac:	00024797          	auipc	a5,0x24
    800191b0:	e807be23          	sd	zero,-356(a5) # 8003d048 <excpt+0x38>
    800191b4:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    800191b8:	02149793          	sll	a5,s1,0x21
    800191bc:	40078793          	add	a5,a5,1024
    800191c0:	00000297          	auipc	t0,0x0
    800191c4:	00c28293          	add	t0,t0,12 # 800191cc <instruction_access_fault_3+0xb6>
    800191c8:	02543c23          	sd	t0,56(s0)
    800191cc:	8782                	jr	a5

    TEST_ASSERT("HU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    800191ce:	08200593          	li	a1,130
    800191d2:	0000a617          	auipc	a2,0xa
    800191d6:	04660613          	add	a2,a2,70 # 80023218 <__func__.1+0x6588>
    800191da:	00004517          	auipc	a0,0x4
    800191de:	db650513          	add	a0,a0,-586 # 8001cf90 <__func__.1+0x300>
    800191e2:	1e8020ef          	jal	8001b3ca <printf>
    800191e6:	00144783          	lbu	a5,1(s0)
    800191ea:	00004597          	auipc	a1,0x4
    800191ee:	d7e58593          	add	a1,a1,-642 # 8001cf68 <__func__.1+0x2d8>
    800191f2:	c781                	beqz	a5,800191fa <instruction_access_fault_3+0xe4>
    800191f4:	641c                	ld	a5,8(s0)
    800191f6:	06978e63          	beq	a5,s1,80019272 <instruction_access_fault_3+0x15c>
    800191fa:	00004517          	auipc	a0,0x4
    800191fe:	dae50513          	add	a0,a0,-594 # 8001cfa8 <__func__.1+0x318>
    80019202:	1c8020ef          	jal	8001b3ca <printf>
    80019206:	00144783          	lbu	a5,1(s0)
    8001920a:	c789                	beqz	a5,80019214 <instruction_access_fault_3+0xfe>
    8001920c:	6418                	ld	a4,8(s0)
    8001920e:	4785                	li	a5,1
    80019210:	00f70c63          	beq	a4,a5,80019228 <instruction_access_fault_3+0x112>
    80019214:	00004517          	auipc	a0,0x4
    80019218:	d9c50513          	add	a0,a0,-612 # 8001cfb0 <__func__.1+0x320>
    8001921c:	1ae020ef          	jal	8001b3ca <printf>
    80019220:	02900513          	li	a0,41
    80019224:	078010ef          	jal	8001a29c <putchar>
    80019228:	4529                	li	a0,10
    8001922a:	072010ef          	jal	8001a29c <putchar>
    8001922e:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    80019232:	00004597          	auipc	a1,0x4
    80019236:	d3658593          	add	a1,a1,-714 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    8001923a:	c491                	beqz	s1,80019246 <instruction_access_fault_3+0x130>
    8001923c:	6418                	ld	a4,8(s0)
    8001923e:	4785                	li	a5,1
    80019240:	02f70463          	beq	a4,a5,80019268 <instruction_access_fault_3+0x152>
    80019244:	4481                	li	s1,0
    TEST_END();
    80019246:	00004517          	auipc	a0,0x4
    8001924a:	dca50513          	add	a0,a0,-566 # 8001d010 <__func__.1+0x380>
    8001924e:	17c020ef          	jal	8001b3ca <printf>
    80019252:	4511                	li	a0,4
    80019254:	88be70ef          	jal	80000ade <goto_priv>
    80019258:	8cee80ef          	jal	80001326 <reset_state>
}
    8001925c:	60e2                	ld	ra,24(sp)
    8001925e:	6442                	ld	s0,16(sp)
    80019260:	8526                	mv	a0,s1
    80019262:	64a2                	ld	s1,8(sp)
    80019264:	6105                	add	sp,sp,32
    80019266:	8082                	ret
    TEST_END();
    80019268:	00004597          	auipc	a1,0x4
    8001926c:	cf058593          	add	a1,a1,-784 # 8001cf58 <__func__.1+0x2c8>
    80019270:	bfd9                	j	80019246 <instruction_access_fault_3+0x130>
    TEST_ASSERT("HU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    80019272:	00004597          	auipc	a1,0x4
    80019276:	ce658593          	add	a1,a1,-794 # 8001cf58 <__func__.1+0x2c8>
    8001927a:	b741                	j	800191fa <instruction_access_fault_3+0xe4>

000000008001927c <instruction_access_fault_4>:

bool instruction_access_fault_4(){
    8001927c:	1101                	add	sp,sp,-32

    TEST_START();
    8001927e:	00004597          	auipc	a1,0x4
    80019282:	8d258593          	add	a1,a1,-1838 # 8001cb50 <__func__.6>
    80019286:	00004517          	auipc	a0,0x4
    8001928a:	cf250513          	add	a0,a0,-782 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_4(){
    8001928e:	ec06                	sd	ra,24(sp)
    80019290:	e822                	sd	s0,16(sp)
    80019292:	e426                	sd	s1,8(sp)
    TEST_START();
    80019294:	136020ef          	jal	8001b3ca <printf>
    80019298:	4529                	li	a0,10
    8001929a:	002010ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001929e:	4511                	li	a0,4
    800192a0:	83fe70ef          	jal	80000ade <goto_priv>

    //pmpcfg.LVUPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800192a4:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800192a8:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800192ac:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800192b0:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800192b4:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800192b8:	10000793          	li	a5,256
    800192bc:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800192c0:	20000793          	li	a5,512
    800192c4:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800192c8:	40000793          	li	a5,1024
    800192cc:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800192d0:	6785                	lui	a5,0x1
    800192d2:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800192d6:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800192da:	4485                	li	s1,1
    800192dc:	01f49793          	sll	a5,s1,0x1f
    800192e0:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800192e4:	08100793          	li	a5,129
    800192e8:	07e2                	sll	a5,a5,0x18
    800192ea:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800192ee:	08000793          	li	a5,128
    800192f2:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800192f6:	67a1                	lui	a5,0x8
    800192f8:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    800192fc:	4501                	li	a0,0
    800192fe:	fe0e70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80019302:	0ff0000f          	fence
    80019306:	00024417          	auipc	s0,0x24
    8001930a:	d0a40413          	add	s0,s0,-758 # 8003d010 <excpt>
    8001930e:	00941023          	sh	s1,0(s0)
    80019312:	00024797          	auipc	a5,0x24
    80019316:	d207bb23          	sd	zero,-714(a5) # 8003d048 <excpt+0x38>
    8001931a:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    8001931e:	02149793          	sll	a5,s1,0x21
    80019322:	40078793          	add	a5,a5,1024
    80019326:	00000297          	auipc	t0,0x0
    8001932a:	00c28293          	add	t0,t0,12 # 80019332 <instruction_access_fault_4+0xb6>
    8001932e:	02543c23          	sd	t0,56(s0)
    80019332:	8782                	jr	a5

    TEST_ASSERT("VU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    80019334:	08200593          	li	a1,130
    80019338:	0000a617          	auipc	a2,0xa
    8001933c:	f2860613          	add	a2,a2,-216 # 80023260 <__func__.1+0x65d0>
    80019340:	00004517          	auipc	a0,0x4
    80019344:	c5050513          	add	a0,a0,-944 # 8001cf90 <__func__.1+0x300>
    80019348:	082020ef          	jal	8001b3ca <printf>
    8001934c:	00144783          	lbu	a5,1(s0)
    80019350:	00004597          	auipc	a1,0x4
    80019354:	c1858593          	add	a1,a1,-1000 # 8001cf68 <__func__.1+0x2d8>
    80019358:	c781                	beqz	a5,80019360 <instruction_access_fault_4+0xe4>
    8001935a:	641c                	ld	a5,8(s0)
    8001935c:	06978e63          	beq	a5,s1,800193d8 <instruction_access_fault_4+0x15c>
    80019360:	00004517          	auipc	a0,0x4
    80019364:	c4850513          	add	a0,a0,-952 # 8001cfa8 <__func__.1+0x318>
    80019368:	062020ef          	jal	8001b3ca <printf>
    8001936c:	00144783          	lbu	a5,1(s0)
    80019370:	c789                	beqz	a5,8001937a <instruction_access_fault_4+0xfe>
    80019372:	6418                	ld	a4,8(s0)
    80019374:	4785                	li	a5,1
    80019376:	00f70c63          	beq	a4,a5,8001938e <instruction_access_fault_4+0x112>
    8001937a:	00004517          	auipc	a0,0x4
    8001937e:	c3650513          	add	a0,a0,-970 # 8001cfb0 <__func__.1+0x320>
    80019382:	048020ef          	jal	8001b3ca <printf>
    80019386:	02900513          	li	a0,41
    8001938a:	713000ef          	jal	8001a29c <putchar>
    8001938e:	4529                	li	a0,10
    80019390:	70d000ef          	jal	8001a29c <putchar>
    80019394:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    80019398:	00004597          	auipc	a1,0x4
    8001939c:	bd058593          	add	a1,a1,-1072 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    800193a0:	c491                	beqz	s1,800193ac <instruction_access_fault_4+0x130>
    800193a2:	6418                	ld	a4,8(s0)
    800193a4:	4785                	li	a5,1
    800193a6:	02f70463          	beq	a4,a5,800193ce <instruction_access_fault_4+0x152>
    800193aa:	4481                	li	s1,0
    TEST_END();
    800193ac:	00004517          	auipc	a0,0x4
    800193b0:	c6450513          	add	a0,a0,-924 # 8001d010 <__func__.1+0x380>
    800193b4:	016020ef          	jal	8001b3ca <printf>
    800193b8:	4511                	li	a0,4
    800193ba:	f24e70ef          	jal	80000ade <goto_priv>
    800193be:	f69e70ef          	jal	80001326 <reset_state>
}
    800193c2:	60e2                	ld	ra,24(sp)
    800193c4:	6442                	ld	s0,16(sp)
    800193c6:	8526                	mv	a0,s1
    800193c8:	64a2                	ld	s1,8(sp)
    800193ca:	6105                	add	sp,sp,32
    800193cc:	8082                	ret
    TEST_END();
    800193ce:	00004597          	auipc	a1,0x4
    800193d2:	b8a58593          	add	a1,a1,-1142 # 8001cf58 <__func__.1+0x2c8>
    800193d6:	bfd9                	j	800193ac <instruction_access_fault_4+0x130>
    TEST_ASSERT("VU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=1 leads to IAF",
    800193d8:	00004597          	auipc	a1,0x4
    800193dc:	b8058593          	add	a1,a1,-1152 # 8001cf58 <__func__.1+0x2c8>
    800193e0:	b741                	j	80019360 <instruction_access_fault_4+0xe4>

00000000800193e2 <instruction_access_fault_5>:

bool instruction_access_fault_5(){
    800193e2:	1141                	add	sp,sp,-16

    TEST_START();
    800193e4:	00003597          	auipc	a1,0x3
    800193e8:	78c58593          	add	a1,a1,1932 # 8001cb70 <__func__.5>
    800193ec:	00004517          	auipc	a0,0x4
    800193f0:	b8c50513          	add	a0,a0,-1140 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_5(){
    800193f4:	e406                	sd	ra,8(sp)
    800193f6:	e022                	sd	s0,0(sp)
    TEST_START();
    800193f8:	7d3010ef          	jal	8001b3ca <printf>
    800193fc:	4529                	li	a0,10
    800193fe:	69f000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80019402:	4511                	li	a0,4
    80019404:	edae70ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0MPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80019408:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    8001940c:	10000793          	li	a5,256
    80019410:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80019414:	20000793          	li	a5,512
    80019418:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    8001941c:	40000793          	li	a5,1024
    80019420:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80019424:	6785                	lui	a5,0x1
    80019426:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    8001942a:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    8001942e:	4785                	li	a5,1
    80019430:	01f79713          	sll	a4,a5,0x1f
    80019434:	3b071073          	csrw	pmpaddr0,a4
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80019438:	08100713          	li	a4,129
    8001943c:	0762                	sll	a4,a4,0x18
    8001943e:	3b171073          	csrw	pmpaddr1,a4

    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80019442:	6721                	lui	a4,0x8
    80019444:	3a073073          	csrc	pmpcfg0,a4

    TEST_SETUP_EXCEPT();
    80019448:	0ff0000f          	fence
    8001944c:	00024417          	auipc	s0,0x24
    80019450:	bc440413          	add	s0,s0,-1084 # 8003d010 <excpt>
    80019454:	00f41023          	sh	a5,0(s0)
    80019458:	00024717          	auipc	a4,0x24
    8001945c:	be073823          	sd	zero,-1040(a4) # 8003d048 <excpt+0x38>
    80019460:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    80019464:	1786                	sll	a5,a5,0x21
    80019466:	40078793          	add	a5,a5,1024
    8001946a:	00000297          	auipc	t0,0x0
    8001946e:	00c28293          	add	t0,t0,12 # 80019476 <instruction_access_fault_5+0x94>
    80019472:	02543c23          	sd	t0,56(s0)
    80019476:	8782                	jr	a5

    printf("%d\n",excpt.triggered);
    80019478:	00144583          	lbu	a1,1(s0)
    8001947c:	00004517          	auipc	a0,0x4
    80019480:	56450513          	add	a0,a0,1380 # 8001d9e0 <__func__.1+0xd50>
    80019484:	747010ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80019488:	640c                	ld	a1,8(s0)
    8001948a:	00004517          	auipc	a0,0x4
    8001948e:	55650513          	add	a0,a0,1366 # 8001d9e0 <__func__.1+0xd50>
    80019492:	739010ef          	jal	8001b3ca <printf>

    TEST_ASSERT("m mode fetch instruction successful when pmpcfg.X=0 and pmpcfg.L=0 ",
    80019496:	08200593          	li	a1,130
    8001949a:	0000a617          	auipc	a2,0xa
    8001949e:	e0e60613          	add	a2,a2,-498 # 800232a8 <__func__.1+0x6618>
    800194a2:	00004517          	auipc	a0,0x4
    800194a6:	aee50513          	add	a0,a0,-1298 # 8001cf90 <__func__.1+0x300>
    800194aa:	721010ef          	jal	8001b3ca <printf>
    800194ae:	00144783          	lbu	a5,1(s0)
    800194b2:	00004597          	auipc	a1,0x4
    800194b6:	aa658593          	add	a1,a1,-1370 # 8001cf58 <__func__.1+0x2c8>
    800194ba:	c789                	beqz	a5,800194c4 <instruction_access_fault_5+0xe2>
    800194bc:	00004597          	auipc	a1,0x4
    800194c0:	aac58593          	add	a1,a1,-1364 # 8001cf68 <__func__.1+0x2d8>
    800194c4:	00004517          	auipc	a0,0x4
    800194c8:	ae450513          	add	a0,a0,-1308 # 8001cfa8 <__func__.1+0x318>
    800194cc:	6ff010ef          	jal	8001b3ca <printf>
    800194d0:	00144783          	lbu	a5,1(s0)
    800194d4:	e3b1                	bnez	a5,80019518 <instruction_access_fault_5+0x136>
    800194d6:	4529                	li	a0,10
    800194d8:	5c5000ef          	jal	8001a29c <putchar>
    800194dc:	00144783          	lbu	a5,1(s0)
    800194e0:	e795                	bnez	a5,8001950c <instruction_access_fault_5+0x12a>
    800194e2:	4405                	li	s0,1
        excpt.triggered == false
    );


    TEST_END();
    800194e4:	00004597          	auipc	a1,0x4
    800194e8:	a7458593          	add	a1,a1,-1420 # 8001cf58 <__func__.1+0x2c8>
    800194ec:	00004517          	auipc	a0,0x4
    800194f0:	b2450513          	add	a0,a0,-1244 # 8001d010 <__func__.1+0x380>
    800194f4:	6d7010ef          	jal	8001b3ca <printf>
    800194f8:	4511                	li	a0,4
    800194fa:	de4e70ef          	jal	80000ade <goto_priv>
    800194fe:	e29e70ef          	jal	80001326 <reset_state>
}
    80019502:	60a2                	ld	ra,8(sp)
    80019504:	8522                	mv	a0,s0
    80019506:	6402                	ld	s0,0(sp)
    80019508:	0141                	add	sp,sp,16
    8001950a:	8082                	ret
    TEST_ASSERT("m mode fetch instruction successful when pmpcfg.X=0 and pmpcfg.L=0 ",
    8001950c:	4401                	li	s0,0
    TEST_END();
    8001950e:	00004597          	auipc	a1,0x4
    80019512:	a5a58593          	add	a1,a1,-1446 # 8001cf68 <__func__.1+0x2d8>
    80019516:	bfd9                	j	800194ec <instruction_access_fault_5+0x10a>
    TEST_ASSERT("m mode fetch instruction successful when pmpcfg.X=0 and pmpcfg.L=0 ",
    80019518:	00004517          	auipc	a0,0x4
    8001951c:	a9850513          	add	a0,a0,-1384 # 8001cfb0 <__func__.1+0x320>
    80019520:	6ab010ef          	jal	8001b3ca <printf>
    80019524:	02900513          	li	a0,41
    80019528:	575000ef          	jal	8001a29c <putchar>
    8001952c:	b76d                	j	800194d6 <instruction_access_fault_5+0xf4>

000000008001952e <instruction_access_fault_6>:


bool instruction_access_fault_6(){
    8001952e:	1101                	add	sp,sp,-32

    TEST_START();
    80019530:	00003597          	auipc	a1,0x3
    80019534:	66058593          	add	a1,a1,1632 # 8001cb90 <__func__.4>
    80019538:	00004517          	auipc	a0,0x4
    8001953c:	a4050513          	add	a0,a0,-1472 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_6(){
    80019540:	ec06                	sd	ra,24(sp)
    80019542:	e822                	sd	s0,16(sp)
    80019544:	e426                	sd	s1,8(sp)
    TEST_START();
    80019546:	685010ef          	jal	8001b3ca <printf>
    8001954a:	4529                	li	a0,10
    8001954c:	551000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80019550:	4511                	li	a0,4
    80019552:	d8ce70ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HSPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80019556:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    8001955a:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    8001955e:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80019562:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80019566:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    8001956a:	10000793          	li	a5,256
    8001956e:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    80019572:	20000793          	li	a5,512
    80019576:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    8001957a:	40000793          	li	a5,1024
    8001957e:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    80019582:	6785                	lui	a5,0x1
    80019584:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80019588:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    8001958c:	4485                	li	s1,1
    8001958e:	01f49793          	sll	a5,s1,0x1f
    80019592:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80019596:	08100793          	li	a5,129
    8001959a:	07e2                	sll	a5,a5,0x18
    8001959c:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800195a0:	08000793          	li	a5,128
    800195a4:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800195a8:	67a1                	lui	a5,0x8
    800195aa:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_HS);
    800195ae:	450d                	li	a0,3
    800195b0:	d2ee70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    800195b4:	0ff0000f          	fence
    800195b8:	00024417          	auipc	s0,0x24
    800195bc:	a5840413          	add	s0,s0,-1448 # 8003d010 <excpt>
    800195c0:	00941023          	sh	s1,0(s0)
    800195c4:	00024797          	auipc	a5,0x24
    800195c8:	a807b223          	sd	zero,-1404(a5) # 8003d048 <excpt+0x38>
    800195cc:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    800195d0:	02149793          	sll	a5,s1,0x21
    800195d4:	40078793          	add	a5,a5,1024
    800195d8:	00000297          	auipc	t0,0x0
    800195dc:	00c28293          	add	t0,t0,12 # 800195e4 <instruction_access_fault_6+0xb6>
    800195e0:	02543c23          	sd	t0,56(s0)
    800195e4:	8782                	jr	a5

    TEST_ASSERT("hs mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    800195e6:	08200593          	li	a1,130
    800195ea:	0000a617          	auipc	a2,0xa
    800195ee:	d0660613          	add	a2,a2,-762 # 800232f0 <__func__.1+0x6660>
    800195f2:	00004517          	auipc	a0,0x4
    800195f6:	99e50513          	add	a0,a0,-1634 # 8001cf90 <__func__.1+0x300>
    800195fa:	5d1010ef          	jal	8001b3ca <printf>
    800195fe:	00144783          	lbu	a5,1(s0)
    80019602:	00004597          	auipc	a1,0x4
    80019606:	96658593          	add	a1,a1,-1690 # 8001cf68 <__func__.1+0x2d8>
    8001960a:	c781                	beqz	a5,80019612 <instruction_access_fault_6+0xe4>
    8001960c:	641c                	ld	a5,8(s0)
    8001960e:	06978e63          	beq	a5,s1,8001968a <instruction_access_fault_6+0x15c>
    80019612:	00004517          	auipc	a0,0x4
    80019616:	99650513          	add	a0,a0,-1642 # 8001cfa8 <__func__.1+0x318>
    8001961a:	5b1010ef          	jal	8001b3ca <printf>
    8001961e:	00144783          	lbu	a5,1(s0)
    80019622:	c789                	beqz	a5,8001962c <instruction_access_fault_6+0xfe>
    80019624:	6418                	ld	a4,8(s0)
    80019626:	4785                	li	a5,1
    80019628:	00f70c63          	beq	a4,a5,80019640 <instruction_access_fault_6+0x112>
    8001962c:	00004517          	auipc	a0,0x4
    80019630:	98450513          	add	a0,a0,-1660 # 8001cfb0 <__func__.1+0x320>
    80019634:	597010ef          	jal	8001b3ca <printf>
    80019638:	02900513          	li	a0,41
    8001963c:	461000ef          	jal	8001a29c <putchar>
    80019640:	4529                	li	a0,10
    80019642:	45b000ef          	jal	8001a29c <putchar>
    80019646:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    8001964a:	00004597          	auipc	a1,0x4
    8001964e:	91e58593          	add	a1,a1,-1762 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    80019652:	c491                	beqz	s1,8001965e <instruction_access_fault_6+0x130>
    80019654:	6418                	ld	a4,8(s0)
    80019656:	4785                	li	a5,1
    80019658:	02f70463          	beq	a4,a5,80019680 <instruction_access_fault_6+0x152>
    8001965c:	4481                	li	s1,0
    TEST_END();
    8001965e:	00004517          	auipc	a0,0x4
    80019662:	9b250513          	add	a0,a0,-1614 # 8001d010 <__func__.1+0x380>
    80019666:	565010ef          	jal	8001b3ca <printf>
    8001966a:	4511                	li	a0,4
    8001966c:	c72e70ef          	jal	80000ade <goto_priv>
    80019670:	cb7e70ef          	jal	80001326 <reset_state>
}
    80019674:	60e2                	ld	ra,24(sp)
    80019676:	6442                	ld	s0,16(sp)
    80019678:	8526                	mv	a0,s1
    8001967a:	64a2                	ld	s1,8(sp)
    8001967c:	6105                	add	sp,sp,32
    8001967e:	8082                	ret
    TEST_END();
    80019680:	00004597          	auipc	a1,0x4
    80019684:	8d858593          	add	a1,a1,-1832 # 8001cf58 <__func__.1+0x2c8>
    80019688:	bfd9                	j	8001965e <instruction_access_fault_6+0x130>
    TEST_ASSERT("hs mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    8001968a:	00004597          	auipc	a1,0x4
    8001968e:	8ce58593          	add	a1,a1,-1842 # 8001cf58 <__func__.1+0x2c8>
    80019692:	b741                	j	80019612 <instruction_access_fault_6+0xe4>

0000000080019694 <instruction_access_fault_7>:


bool instruction_access_fault_7(){
    80019694:	1101                	add	sp,sp,-32

    TEST_START();
    80019696:	00003597          	auipc	a1,0x3
    8001969a:	51a58593          	add	a1,a1,1306 # 8001cbb0 <__func__.3>
    8001969e:	00004517          	auipc	a0,0x4
    800196a2:	8da50513          	add	a0,a0,-1830 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_7(){
    800196a6:	ec06                	sd	ra,24(sp)
    800196a8:	e822                	sd	s0,16(sp)
    800196aa:	e426                	sd	s1,8(sp)
    TEST_START();
    800196ac:	51f010ef          	jal	8001b3ca <printf>
    800196b0:	4529                	li	a0,10
    800196b2:	3eb000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    800196b6:	4511                	li	a0,4
    800196b8:	c26e70ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0HUPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    800196bc:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    800196c0:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    800196c4:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    800196c8:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    800196cc:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    800196d0:	10000793          	li	a5,256
    800196d4:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800196d8:	20000793          	li	a5,512
    800196dc:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800196e0:	40000793          	li	a5,1024
    800196e4:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800196e8:	6785                	lui	a5,0x1
    800196ea:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800196ee:	3a07a073          	csrs	pmpcfg0,a5
    
    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800196f2:	4485                	li	s1,1
    800196f4:	01f49793          	sll	a5,s1,0x1f
    800196f8:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800196fc:	08100793          	li	a5,129
    80019700:	07e2                	sll	a5,a5,0x18
    80019702:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80019706:	08000793          	li	a5,128
    8001970a:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    8001970e:	67a1                	lui	a5,0x8
    80019710:	3a07b073          	csrc	pmpcfg0,a5


    goto_priv(PRIV_HU);
    80019714:	4505                	li	a0,1
    80019716:	bc8e70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    8001971a:	0ff0000f          	fence
    8001971e:	00024417          	auipc	s0,0x24
    80019722:	8f240413          	add	s0,s0,-1806 # 8003d010 <excpt>
    80019726:	00941023          	sh	s1,0(s0)
    8001972a:	00024797          	auipc	a5,0x24
    8001972e:	9007bf23          	sd	zero,-1762(a5) # 8003d048 <excpt+0x38>
    80019732:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    80019736:	02149793          	sll	a5,s1,0x21
    8001973a:	40078793          	add	a5,a5,1024
    8001973e:	00000297          	auipc	t0,0x0
    80019742:	00c28293          	add	t0,t0,12 # 8001974a <instruction_access_fault_7+0xb6>
    80019746:	02543c23          	sd	t0,56(s0)
    8001974a:	8782                	jr	a5

    TEST_ASSERT("HU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    8001974c:	08200593          	li	a1,130
    80019750:	0000a617          	auipc	a2,0xa
    80019754:	be860613          	add	a2,a2,-1048 # 80023338 <__func__.1+0x66a8>
    80019758:	00004517          	auipc	a0,0x4
    8001975c:	83850513          	add	a0,a0,-1992 # 8001cf90 <__func__.1+0x300>
    80019760:	46b010ef          	jal	8001b3ca <printf>
    80019764:	00144783          	lbu	a5,1(s0)
    80019768:	00004597          	auipc	a1,0x4
    8001976c:	80058593          	add	a1,a1,-2048 # 8001cf68 <__func__.1+0x2d8>
    80019770:	c781                	beqz	a5,80019778 <instruction_access_fault_7+0xe4>
    80019772:	641c                	ld	a5,8(s0)
    80019774:	06978e63          	beq	a5,s1,800197f0 <instruction_access_fault_7+0x15c>
    80019778:	00004517          	auipc	a0,0x4
    8001977c:	83050513          	add	a0,a0,-2000 # 8001cfa8 <__func__.1+0x318>
    80019780:	44b010ef          	jal	8001b3ca <printf>
    80019784:	00144783          	lbu	a5,1(s0)
    80019788:	c789                	beqz	a5,80019792 <instruction_access_fault_7+0xfe>
    8001978a:	6418                	ld	a4,8(s0)
    8001978c:	4785                	li	a5,1
    8001978e:	00f70c63          	beq	a4,a5,800197a6 <instruction_access_fault_7+0x112>
    80019792:	00004517          	auipc	a0,0x4
    80019796:	81e50513          	add	a0,a0,-2018 # 8001cfb0 <__func__.1+0x320>
    8001979a:	431010ef          	jal	8001b3ca <printf>
    8001979e:	02900513          	li	a0,41
    800197a2:	2fb000ef          	jal	8001a29c <putchar>
    800197a6:	4529                	li	a0,10
    800197a8:	2f5000ef          	jal	8001a29c <putchar>
    800197ac:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );

    TEST_END();
    800197b0:	00003597          	auipc	a1,0x3
    800197b4:	7b858593          	add	a1,a1,1976 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("HU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    800197b8:	c491                	beqz	s1,800197c4 <instruction_access_fault_7+0x130>
    800197ba:	6418                	ld	a4,8(s0)
    800197bc:	4785                	li	a5,1
    800197be:	02f70463          	beq	a4,a5,800197e6 <instruction_access_fault_7+0x152>
    800197c2:	4481                	li	s1,0
    TEST_END();
    800197c4:	00004517          	auipc	a0,0x4
    800197c8:	84c50513          	add	a0,a0,-1972 # 8001d010 <__func__.1+0x380>
    800197cc:	3ff010ef          	jal	8001b3ca <printf>
    800197d0:	4511                	li	a0,4
    800197d2:	b0ce70ef          	jal	80000ade <goto_priv>
    800197d6:	b51e70ef          	jal	80001326 <reset_state>
}
    800197da:	60e2                	ld	ra,24(sp)
    800197dc:	6442                	ld	s0,16(sp)
    800197de:	8526                	mv	a0,s1
    800197e0:	64a2                	ld	s1,8(sp)
    800197e2:	6105                	add	sp,sp,32
    800197e4:	8082                	ret
    TEST_END();
    800197e6:	00003597          	auipc	a1,0x3
    800197ea:	77258593          	add	a1,a1,1906 # 8001cf58 <__func__.1+0x2c8>
    800197ee:	bfd9                	j	800197c4 <instruction_access_fault_7+0x130>
    TEST_ASSERT("HU mode fetch instruction when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    800197f0:	00003597          	auipc	a1,0x3
    800197f4:	76858593          	add	a1,a1,1896 # 8001cf58 <__func__.1+0x2c8>
    800197f8:	b741                	j	80019778 <instruction_access_fault_7+0xe4>

00000000800197fa <instruction_access_fault_8>:

bool instruction_access_fault_8(){
    800197fa:	1101                	add	sp,sp,-32

    TEST_START();
    800197fc:	00003597          	auipc	a1,0x3
    80019800:	3d458593          	add	a1,a1,980 # 8001cbd0 <__func__.2>
    80019804:	00003517          	auipc	a0,0x3
    80019808:	77450513          	add	a0,a0,1908 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_8(){
    8001980c:	ec06                	sd	ra,24(sp)
    8001980e:	e822                	sd	s0,16(sp)
    80019810:	e426                	sd	s1,8(sp)
    TEST_START();
    80019812:	3b9010ef          	jal	8001b3ca <printf>
    80019816:	4529                	li	a0,10
    80019818:	285000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    8001981c:	4511                	li	a0,4
    8001981e:	ac0e70ef          	jal	80000ade <goto_priv>

    //pmpcfg.L0VUPMPpmpcfg.X=0
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80019822:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80019826:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    8001982a:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    8001982e:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80019832:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    80019836:	10000793          	li	a5,256
    8001983a:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    8001983e:	20000793          	li	a5,512
    80019842:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    80019846:	40000793          	li	a5,1024
    8001984a:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    8001984e:	6785                	lui	a5,0x1
    80019850:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    80019854:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80019858:	4485                	li	s1,1
    8001985a:	01f49793          	sll	a5,s1,0x1f
    8001985e:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    80019862:	08100793          	li	a5,129
    80019866:	07e2                	sll	a5,a5,0x18
    80019868:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    8001986c:	08000793          	li	a5,128
    80019870:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    80019874:	67a1                	lui	a5,0x8
    80019876:	3a07b073          	csrc	pmpcfg0,a5

    goto_priv(PRIV_VU);
    8001987a:	4501                	li	a0,0
    8001987c:	a62e70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80019880:	0ff0000f          	fence
    80019884:	00023417          	auipc	s0,0x23
    80019888:	78c40413          	add	s0,s0,1932 # 8003d010 <excpt>
    8001988c:	00941023          	sh	s1,0(s0)
    80019890:	00023797          	auipc	a5,0x23
    80019894:	7a07bc23          	sd	zero,1976(a5) # 8003d048 <excpt+0x38>
    80019898:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x80000100UL << 2);
    8001989c:	02149793          	sll	a5,s1,0x21
    800198a0:	40078793          	add	a5,a5,1024
    800198a4:	00000297          	auipc	t0,0x0
    800198a8:	00c28293          	add	t0,t0,12 # 800198b0 <instruction_access_fault_8+0xb6>
    800198ac:	02543c23          	sd	t0,56(s0)
    800198b0:	8782                	jr	a5

    TEST_ASSERT("VU mode lb when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    800198b2:	08200593          	li	a1,130
    800198b6:	0000a617          	auipc	a2,0xa
    800198ba:	aca60613          	add	a2,a2,-1334 # 80023380 <__func__.1+0x66f0>
    800198be:	00003517          	auipc	a0,0x3
    800198c2:	6d250513          	add	a0,a0,1746 # 8001cf90 <__func__.1+0x300>
    800198c6:	305010ef          	jal	8001b3ca <printf>
    800198ca:	00144783          	lbu	a5,1(s0)
    800198ce:	00003597          	auipc	a1,0x3
    800198d2:	69a58593          	add	a1,a1,1690 # 8001cf68 <__func__.1+0x2d8>
    800198d6:	c781                	beqz	a5,800198de <instruction_access_fault_8+0xe4>
    800198d8:	641c                	ld	a5,8(s0)
    800198da:	06978e63          	beq	a5,s1,80019956 <instruction_access_fault_8+0x15c>
    800198de:	00003517          	auipc	a0,0x3
    800198e2:	6ca50513          	add	a0,a0,1738 # 8001cfa8 <__func__.1+0x318>
    800198e6:	2e5010ef          	jal	8001b3ca <printf>
    800198ea:	00144783          	lbu	a5,1(s0)
    800198ee:	c789                	beqz	a5,800198f8 <instruction_access_fault_8+0xfe>
    800198f0:	6418                	ld	a4,8(s0)
    800198f2:	4785                	li	a5,1
    800198f4:	00f70c63          	beq	a4,a5,8001990c <instruction_access_fault_8+0x112>
    800198f8:	00003517          	auipc	a0,0x3
    800198fc:	6b850513          	add	a0,a0,1720 # 8001cfb0 <__func__.1+0x320>
    80019900:	2cb010ef          	jal	8001b3ca <printf>
    80019904:	02900513          	li	a0,41
    80019908:	195000ef          	jal	8001a29c <putchar>
    8001990c:	4529                	li	a0,10
    8001990e:	18f000ef          	jal	8001a29c <putchar>
    80019912:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    80019916:	00003597          	auipc	a1,0x3
    8001991a:	65258593          	add	a1,a1,1618 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("VU mode lb when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    8001991e:	c491                	beqz	s1,8001992a <instruction_access_fault_8+0x130>
    80019920:	6418                	ld	a4,8(s0)
    80019922:	4785                	li	a5,1
    80019924:	02f70463          	beq	a4,a5,8001994c <instruction_access_fault_8+0x152>
    80019928:	4481                	li	s1,0
    TEST_END();
    8001992a:	00003517          	auipc	a0,0x3
    8001992e:	6e650513          	add	a0,a0,1766 # 8001d010 <__func__.1+0x380>
    80019932:	299010ef          	jal	8001b3ca <printf>
    80019936:	4511                	li	a0,4
    80019938:	9a6e70ef          	jal	80000ade <goto_priv>
    8001993c:	9ebe70ef          	jal	80001326 <reset_state>
}
    80019940:	60e2                	ld	ra,24(sp)
    80019942:	6442                	ld	s0,16(sp)
    80019944:	8526                	mv	a0,s1
    80019946:	64a2                	ld	s1,8(sp)
    80019948:	6105                	add	sp,sp,32
    8001994a:	8082                	ret
    TEST_END();
    8001994c:	00003597          	auipc	a1,0x3
    80019950:	60c58593          	add	a1,a1,1548 # 8001cf58 <__func__.1+0x2c8>
    80019954:	bfd9                	j	8001992a <instruction_access_fault_8+0x130>
    TEST_ASSERT("VU mode lb when pmpcfg.X=0 and pmpcfg.L=0 leads to IAF",
    80019956:	00003597          	auipc	a1,0x3
    8001995a:	60258593          	add	a1,a1,1538 # 8001cf58 <__func__.1+0x2c8>
    8001995e:	b741                	j	800198de <instruction_access_fault_8+0xe4>

0000000080019960 <instruction_access_fault_9>:

bool instruction_access_fault_9(){
    80019960:	1101                	add	sp,sp,-32

    TEST_START();
    80019962:	00003597          	auipc	a1,0x3
    80019966:	28e58593          	add	a1,a1,654 # 8001cbf0 <__func__.1>
    8001996a:	00003517          	auipc	a0,0x3
    8001996e:	60e50513          	add	a0,a0,1550 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_9(){
    80019972:	ec06                	sd	ra,24(sp)
    80019974:	e822                	sd	s0,16(sp)
    80019976:	e426                	sd	s1,8(sp)
    TEST_START();
    80019978:	253010ef          	jal	8001b3ca <printf>
    8001997c:	4529                	li	a0,10
    8001997e:	11f000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80019982:	4511                	li	a0,4
    80019984:	95ae70ef          	jal	80000ade <goto_priv>

    //
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80019988:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    8001998c:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80019990:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80019994:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80019998:	3a046073          	csrs	pmpcfg0,8


    CSRS(CSR_PMPCFG0,1ULL << 8 );      //pmp1cfgR
    8001999c:	10000793          	li	a5,256
    800199a0:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 9 );      //pmp1cfgW
    800199a4:	20000793          	li	a5,512
    800199a8:	3a07a073          	csrs	pmpcfg0,a5
    CSRC(CSR_PMPCFG0,1ULL << 10 );      //pmp1cfgX
    800199ac:	40000793          	li	a5,1024
    800199b0:	3a07b073          	csrc	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 11 );      //pmp1cfgTOR
    800199b4:	6785                	lui	a5,0x1
    800199b6:	80078793          	add	a5,a5,-2048 # 800 <_test_table_size+0x7ff>
    800199ba:	3a07a073          	csrs	pmpcfg0,a5

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    800199be:	4485                	li	s1,1
    800199c0:	01f49793          	sll	a5,s1,0x1f
    800199c4:	3b079073          	csrw	pmpaddr0,a5
    CSRW(CSR_PMPADDR1, (uintptr_t)0x81000000);
    800199c8:	08100793          	li	a5,129
    800199cc:	07e2                	sll	a5,a5,0x18
    800199ce:	3b179073          	csrw	pmpaddr1,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    800199d2:	08000793          	li	a5,128
    800199d6:	3a07a073          	csrs	pmpcfg0,a5
    CSRS(CSR_PMPCFG0,1ULL << 15 );       //pmp1cfgL 
    800199da:	67a1                	lui	a5,0x8
    800199dc:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_VU);
    800199e0:	4501                	li	a0,0
    800199e2:	8fce70ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    800199e6:	0ff0000f          	fence
    800199ea:	00023417          	auipc	s0,0x23
    800199ee:	62640413          	add	s0,s0,1574 # 8003d010 <excpt>
    800199f2:	00941023          	sh	s1,0(s0)
    800199f6:	00023797          	auipc	a5,0x23
    800199fa:	6407b923          	sd	zero,1618(a5) # 8003d048 <excpt+0x38>
    800199fe:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x1fffffffeUL << 2);
    80019a02:	02349793          	sll	a5,s1,0x23
    80019a06:	17e1                	add	a5,a5,-8
    80019a08:	00000297          	auipc	t0,0x0
    80019a0c:	00c28293          	add	t0,t0,12 # 80019a14 <instruction_access_fault_9+0xb4>
    80019a10:	02543c23          	sd	t0,56(s0)
    80019a14:	8782                	jr	a5

    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to IAF",
    80019a16:	08200593          	li	a1,130
    80019a1a:	0000a617          	auipc	a2,0xa
    80019a1e:	99e60613          	add	a2,a2,-1634 # 800233b8 <__func__.1+0x6728>
    80019a22:	00003517          	auipc	a0,0x3
    80019a26:	56e50513          	add	a0,a0,1390 # 8001cf90 <__func__.1+0x300>
    80019a2a:	1a1010ef          	jal	8001b3ca <printf>
    80019a2e:	00144783          	lbu	a5,1(s0)
    80019a32:	00003597          	auipc	a1,0x3
    80019a36:	53658593          	add	a1,a1,1334 # 8001cf68 <__func__.1+0x2d8>
    80019a3a:	c781                	beqz	a5,80019a42 <instruction_access_fault_9+0xe2>
    80019a3c:	641c                	ld	a5,8(s0)
    80019a3e:	06978e63          	beq	a5,s1,80019aba <instruction_access_fault_9+0x15a>
    80019a42:	00003517          	auipc	a0,0x3
    80019a46:	56650513          	add	a0,a0,1382 # 8001cfa8 <__func__.1+0x318>
    80019a4a:	181010ef          	jal	8001b3ca <printf>
    80019a4e:	00144783          	lbu	a5,1(s0)
    80019a52:	c789                	beqz	a5,80019a5c <instruction_access_fault_9+0xfc>
    80019a54:	6418                	ld	a4,8(s0)
    80019a56:	4785                	li	a5,1
    80019a58:	00f70c63          	beq	a4,a5,80019a70 <instruction_access_fault_9+0x110>
    80019a5c:	00003517          	auipc	a0,0x3
    80019a60:	55450513          	add	a0,a0,1364 # 8001cfb0 <__func__.1+0x320>
    80019a64:	167010ef          	jal	8001b3ca <printf>
    80019a68:	02900513          	li	a0,41
    80019a6c:	031000ef          	jal	8001a29c <putchar>
    80019a70:	4529                	li	a0,10
    80019a72:	02b000ef          	jal	8001a29c <putchar>
    80019a76:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    80019a7a:	00003597          	auipc	a1,0x3
    80019a7e:	4ee58593          	add	a1,a1,1262 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to IAF",
    80019a82:	c491                	beqz	s1,80019a8e <instruction_access_fault_9+0x12e>
    80019a84:	6418                	ld	a4,8(s0)
    80019a86:	4785                	li	a5,1
    80019a88:	02f70463          	beq	a4,a5,80019ab0 <instruction_access_fault_9+0x150>
    80019a8c:	4481                	li	s1,0
    TEST_END();
    80019a8e:	00003517          	auipc	a0,0x3
    80019a92:	58250513          	add	a0,a0,1410 # 8001d010 <__func__.1+0x380>
    80019a96:	135010ef          	jal	8001b3ca <printf>
    80019a9a:	4511                	li	a0,4
    80019a9c:	842e70ef          	jal	80000ade <goto_priv>
    80019aa0:	887e70ef          	jal	80001326 <reset_state>
}
    80019aa4:	60e2                	ld	ra,24(sp)
    80019aa6:	6442                	ld	s0,16(sp)
    80019aa8:	8526                	mv	a0,s1
    80019aaa:	64a2                	ld	s1,8(sp)
    80019aac:	6105                	add	sp,sp,32
    80019aae:	8082                	ret
    TEST_END();
    80019ab0:	00003597          	auipc	a1,0x3
    80019ab4:	4a858593          	add	a1,a1,1192 # 8001cf58 <__func__.1+0x2c8>
    80019ab8:	bfd9                	j	80019a8e <instruction_access_fault_9+0x12e>
    TEST_ASSERT("Spanning two memory regions with different permissions, some accessed successfully and some failed leads to IAF",
    80019aba:	00003597          	auipc	a1,0x3
    80019abe:	49e58593          	add	a1,a1,1182 # 8001cf58 <__func__.1+0x2c8>
    80019ac2:	b741                	j	80019a42 <instruction_access_fault_9+0xe2>

0000000080019ac4 <instruction_access_fault_10>:

bool instruction_access_fault_10(){
    80019ac4:	1101                	add	sp,sp,-32

    TEST_START();
    80019ac6:	00003597          	auipc	a1,0x3
    80019aca:	14a58593          	add	a1,a1,330 # 8001cc10 <__func__.0>
    80019ace:	00003517          	auipc	a0,0x3
    80019ad2:	4aa50513          	add	a0,a0,1194 # 8001cf78 <__func__.1+0x2e8>
bool instruction_access_fault_10(){
    80019ad6:	ec06                	sd	ra,24(sp)
    80019ad8:	e822                	sd	s0,16(sp)
    80019ada:	e426                	sd	s1,8(sp)
    TEST_START();
    80019adc:	0ef010ef          	jal	8001b3ca <printf>
    80019ae0:	4529                	li	a0,10
    80019ae2:	7ba000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_M);
    80019ae6:	4511                	li	a0,4
    80019ae8:	ff7e60ef          	jal	80000ade <goto_priv>

    //pmpaddr
    
    CSRW(CSR_PMPCFG0,(uint64_t)0x0);
    80019aec:	3a005073          	csrw	pmpcfg0,0
    
    CSRS(CSR_PMPCFG0,1ULL << 0 );      //pmp0cfgR
    80019af0:	3a00e073          	csrs	pmpcfg0,1
    CSRS(CSR_PMPCFG0,1ULL << 1 );      //pmp0cfgW
    80019af4:	3a016073          	csrs	pmpcfg0,2
    CSRS(CSR_PMPCFG0,1ULL << 2 );      //pmp0cfgX
    80019af8:	3a026073          	csrs	pmpcfg0,4
    CSRS(CSR_PMPCFG0,1ULL << 3 );      //pmp0cfgTOR
    80019afc:	3a046073          	csrs	pmpcfg0,8

    CSRW(CSR_PMPADDR0, (uintptr_t)0x80000000);
    80019b00:	4485                	li	s1,1
    80019b02:	01f49793          	sll	a5,s1,0x1f
    80019b06:	3b079073          	csrw	pmpaddr0,a5

    CSRS(CSR_PMPCFG0,1ULL << 7 );     //pmp0cfgL 
    80019b0a:	08000793          	li	a5,128
    80019b0e:	3a07a073          	csrs	pmpcfg0,a5

    goto_priv(PRIV_M);
    80019b12:	4511                	li	a0,4
    80019b14:	fcbe60ef          	jal	80000ade <goto_priv>
    TEST_SETUP_EXCEPT();    
    80019b18:	0ff0000f          	fence
    80019b1c:	00023417          	auipc	s0,0x23
    80019b20:	4f440413          	add	s0,s0,1268 # 8003d010 <excpt>
    80019b24:	00941023          	sh	s1,0(s0)
    80019b28:	00023797          	auipc	a5,0x23
    80019b2c:	5207b023          	sd	zero,1312(a5) # 8003d048 <excpt+0x38>
    80019b30:	0ff0000f          	fence
    
    TEST_EXEC_EXCEPT(0x90000000UL << 2);
    80019b34:	47a5                	li	a5,9
    80019b36:	07fa                	sll	a5,a5,0x1e
    80019b38:	00000297          	auipc	t0,0x0
    80019b3c:	00c28293          	add	t0,t0,12 # 80019b44 <instruction_access_fault_10+0x80>
    80019b40:	02543c23          	sd	t0,56(s0)
    80019b44:	8782                	jr	a5

    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to IAF",
    80019b46:	08200593          	li	a1,130
    80019b4a:	0000a617          	auipc	a2,0xa
    80019b4e:	8de60613          	add	a2,a2,-1826 # 80023428 <__func__.1+0x6798>
    80019b52:	00003517          	auipc	a0,0x3
    80019b56:	43e50513          	add	a0,a0,1086 # 8001cf90 <__func__.1+0x300>
    80019b5a:	071010ef          	jal	8001b3ca <printf>
    80019b5e:	00144783          	lbu	a5,1(s0)
    80019b62:	00003597          	auipc	a1,0x3
    80019b66:	40658593          	add	a1,a1,1030 # 8001cf68 <__func__.1+0x2d8>
    80019b6a:	c781                	beqz	a5,80019b72 <instruction_access_fault_10+0xae>
    80019b6c:	641c                	ld	a5,8(s0)
    80019b6e:	06978e63          	beq	a5,s1,80019bea <instruction_access_fault_10+0x126>
    80019b72:	00003517          	auipc	a0,0x3
    80019b76:	43650513          	add	a0,a0,1078 # 8001cfa8 <__func__.1+0x318>
    80019b7a:	051010ef          	jal	8001b3ca <printf>
    80019b7e:	00144783          	lbu	a5,1(s0)
    80019b82:	c789                	beqz	a5,80019b8c <instruction_access_fault_10+0xc8>
    80019b84:	6418                	ld	a4,8(s0)
    80019b86:	4785                	li	a5,1
    80019b88:	00f70c63          	beq	a4,a5,80019ba0 <instruction_access_fault_10+0xdc>
    80019b8c:	00003517          	auipc	a0,0x3
    80019b90:	42450513          	add	a0,a0,1060 # 8001cfb0 <__func__.1+0x320>
    80019b94:	037010ef          	jal	8001b3ca <printf>
    80019b98:	02900513          	li	a0,41
    80019b9c:	700000ef          	jal	8001a29c <putchar>
    80019ba0:	4529                	li	a0,10
    80019ba2:	6fa000ef          	jal	8001a29c <putchar>
    80019ba6:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_IAF
    );


    TEST_END();
    80019baa:	00003597          	auipc	a1,0x3
    80019bae:	3be58593          	add	a1,a1,958 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to IAF",
    80019bb2:	c491                	beqz	s1,80019bbe <instruction_access_fault_10+0xfa>
    80019bb4:	6418                	ld	a4,8(s0)
    80019bb6:	4785                	li	a5,1
    80019bb8:	02f70463          	beq	a4,a5,80019be0 <instruction_access_fault_10+0x11c>
    80019bbc:	4481                	li	s1,0
    TEST_END();
    80019bbe:	00003517          	auipc	a0,0x3
    80019bc2:	45250513          	add	a0,a0,1106 # 8001d010 <__func__.1+0x380>
    80019bc6:	005010ef          	jal	8001b3ca <printf>
    80019bca:	4511                	li	a0,4
    80019bcc:	f13e60ef          	jal	80000ade <goto_priv>
    80019bd0:	f56e70ef          	jal	80001326 <reset_state>
    80019bd4:	60e2                	ld	ra,24(sp)
    80019bd6:	6442                	ld	s0,16(sp)
    80019bd8:	8526                	mv	a0,s1
    80019bda:	64a2                	ld	s1,8(sp)
    80019bdc:	6105                	add	sp,sp,32
    80019bde:	8082                	ret
    TEST_END();
    80019be0:	00003597          	auipc	a1,0x3
    80019be4:	37858593          	add	a1,a1,888 # 8001cf58 <__func__.1+0x2c8>
    80019be8:	bfd9                	j	80019bbe <instruction_access_fault_10+0xfa>
    TEST_ASSERT("An invalid address range was accessed and is not in the correct pmpaddr range leads to IAF",
    80019bea:	00003597          	auipc	a1,0x3
    80019bee:	36e58593          	add	a1,a1,878 # 8001cf58 <__func__.1+0x2c8>
    80019bf2:	b741                	j	80019b72 <instruction_access_fault_10+0xae>

0000000080019bf4 <mstatus_csr_tests_1>:
#include <rvh_test.h>
#include <page_tables.h>

bool mstatus_csr_tests_1(){
    80019bf4:	1101                	add	sp,sp,-32

TEST_START();
    80019bf6:	00003597          	auipc	a1,0x3
    80019bfa:	03a58593          	add	a1,a1,58 # 8001cc30 <__func__.6>
    80019bfe:	00003517          	auipc	a0,0x3
    80019c02:	37a50513          	add	a0,a0,890 # 8001cf78 <__func__.1+0x2e8>
bool mstatus_csr_tests_1(){
    80019c06:	ec06                	sd	ra,24(sp)
    80019c08:	e822                	sd	s0,16(sp)
    80019c0a:	e426                	sd	s1,8(sp)
TEST_START();
    80019c0c:	7be010ef          	jal	8001b3ca <printf>
    80019c10:	4529                	li	a0,10
    80019c12:	68a000ef          	jal	8001a29c <putchar>
    printf("%d\n",x);
*/

//mstatus.SUM SU
    
    goto_priv(PRIV_HS);
    80019c16:	450d                	li	a0,3
    80019c18:	ec7e60ef          	jal	80000ade <goto_priv>
    hspt_init();
    80019c1c:	9c5e60ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80019c20:	c07e60ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80019c24:	4509                	li	a0,2
    80019c26:	eb9e60ef          	jal	80000ade <goto_priv>
    vspt_init();
    80019c2a:	a8be60ef          	jal	800006b4 <vspt_init>

    //loadmstatus.SUM=0SU
    goto_priv(PRIV_M);
    80019c2e:	4511                	li	a0,4
    80019c30:	eafe60ef          	jal	80000ade <goto_priv>
    CSRC(CSR_MSTATUS, MSTATUS_SUM);
    80019c34:	000407b7          	lui	a5,0x40
    80019c38:	3007b073          	csrc	mstatus,a5
    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    TEST_SETUP_EXCEPT();
    80019c3c:	0ff0000f          	fence
    80019c40:	4785                	li	a5,1
    80019c42:	00023417          	auipc	s0,0x23
    80019c46:	3ce40413          	add	s0,s0,974 # 8003d010 <excpt>
    80019c4a:	00f41023          	sh	a5,0(s0)
    80019c4e:	00023797          	auipc	a5,0x23
    80019c52:	3e07bd23          	sd	zero,1018(a5) # 8003d048 <excpt+0x38>
    80019c56:	0ff0000f          	fence

    goto_priv(PRIV_HS);
    80019c5a:	450d                	li	a0,3
    80019c5c:	e83e60ef          	jal	80000ade <goto_priv>
    asm volatile(
    80019c60:	000807b7          	lui	a5,0x80
    80019c64:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80019c66:	07b6                	sll	a5,a5,0xd
    80019c68:	6c07c7f3          	.4byte	0x6c07c7f3
    hlvd(addr);
    TEST_ASSERT("s mode load u mode page when mstatus.sum=0 leads to LPF",
    80019c6c:	08200593          	li	a1,130
    80019c70:	0000a617          	auipc	a2,0xa
    80019c74:	81860613          	add	a2,a2,-2024 # 80023488 <__func__.1+0x67f8>
    80019c78:	00003517          	auipc	a0,0x3
    80019c7c:	31850513          	add	a0,a0,792 # 8001cf90 <__func__.1+0x300>
    80019c80:	74a010ef          	jal	8001b3ca <printf>
    80019c84:	00144783          	lbu	a5,1(s0)
    80019c88:	00003597          	auipc	a1,0x3
    80019c8c:	2e058593          	add	a1,a1,736 # 8001cf68 <__func__.1+0x2d8>
    80019c90:	c789                	beqz	a5,80019c9a <mstatus_csr_tests_1+0xa6>
    80019c92:	6418                	ld	a4,8(s0)
    80019c94:	47b5                	li	a5,13
    80019c96:	06f70e63          	beq	a4,a5,80019d12 <mstatus_csr_tests_1+0x11e>
    80019c9a:	00003517          	auipc	a0,0x3
    80019c9e:	30e50513          	add	a0,a0,782 # 8001cfa8 <__func__.1+0x318>
    80019ca2:	728010ef          	jal	8001b3ca <printf>
    80019ca6:	00144783          	lbu	a5,1(s0)
    80019caa:	c789                	beqz	a5,80019cb4 <mstatus_csr_tests_1+0xc0>
    80019cac:	6418                	ld	a4,8(s0)
    80019cae:	47b5                	li	a5,13
    80019cb0:	00f70c63          	beq	a4,a5,80019cc8 <mstatus_csr_tests_1+0xd4>
    80019cb4:	00003517          	auipc	a0,0x3
    80019cb8:	2fc50513          	add	a0,a0,764 # 8001cfb0 <__func__.1+0x320>
    80019cbc:	70e010ef          	jal	8001b3ca <printf>
    80019cc0:	02900513          	li	a0,41
    80019cc4:	5d8000ef          	jal	8001a29c <putchar>
    80019cc8:	4529                	li	a0,10
    80019cca:	5d2000ef          	jal	8001a29c <putchar>
    80019cce:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );

    TEST_END();
    80019cd2:	00003597          	auipc	a1,0x3
    80019cd6:	29658593          	add	a1,a1,662 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("s mode load u mode page when mstatus.sum=0 leads to LPF",
    80019cda:	c491                	beqz	s1,80019ce6 <mstatus_csr_tests_1+0xf2>
    80019cdc:	6418                	ld	a4,8(s0)
    80019cde:	47b5                	li	a5,13
    80019ce0:	02f70463          	beq	a4,a5,80019d08 <mstatus_csr_tests_1+0x114>
    80019ce4:	4481                	li	s1,0
    TEST_END();
    80019ce6:	00003517          	auipc	a0,0x3
    80019cea:	32a50513          	add	a0,a0,810 # 8001d010 <__func__.1+0x380>
    80019cee:	6dc010ef          	jal	8001b3ca <printf>
    80019cf2:	4511                	li	a0,4
    80019cf4:	debe60ef          	jal	80000ade <goto_priv>
    80019cf8:	e2ee70ef          	jal	80001326 <reset_state>
}
    80019cfc:	60e2                	ld	ra,24(sp)
    80019cfe:	6442                	ld	s0,16(sp)
    80019d00:	8526                	mv	a0,s1
    80019d02:	64a2                	ld	s1,8(sp)
    80019d04:	6105                	add	sp,sp,32
    80019d06:	8082                	ret
    TEST_END();
    80019d08:	00003597          	auipc	a1,0x3
    80019d0c:	25058593          	add	a1,a1,592 # 8001cf58 <__func__.1+0x2c8>
    80019d10:	bfd9                	j	80019ce6 <mstatus_csr_tests_1+0xf2>
    TEST_ASSERT("s mode load u mode page when mstatus.sum=0 leads to LPF",
    80019d12:	00003597          	auipc	a1,0x3
    80019d16:	24658593          	add	a1,a1,582 # 8001cf58 <__func__.1+0x2c8>
    80019d1a:	b741                	j	80019c9a <mstatus_csr_tests_1+0xa6>

0000000080019d1c <mstatus_csr_tests_2>:

bool mstatus_csr_tests_2(){
    80019d1c:	1141                	add	sp,sp,-16

    TEST_START();
    80019d1e:	00003597          	auipc	a1,0x3
    80019d22:	f2a58593          	add	a1,a1,-214 # 8001cc48 <__func__.4>
    80019d26:	00003517          	auipc	a0,0x3
    80019d2a:	25250513          	add	a0,a0,594 # 8001cf78 <__func__.1+0x2e8>
bool mstatus_csr_tests_2(){
    80019d2e:	e406                	sd	ra,8(sp)
    80019d30:	e022                	sd	s0,0(sp)
    TEST_START();
    80019d32:	698010ef          	jal	8001b3ca <printf>
    80019d36:	4529                	li	a0,10
    80019d38:	564000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80019d3c:	450d                	li	a0,3
    80019d3e:	da1e60ef          	jal	80000ade <goto_priv>
    hspt_init();
    80019d42:	89fe60ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80019d46:	ae1e60ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80019d4a:	4509                	li	a0,2
    80019d4c:	d93e60ef          	jal	80000ade <goto_priv>
    vspt_init();
    80019d50:	965e60ef          	jal	800006b4 <vspt_init>

    //loadmstatus.SUM=1SU
    goto_priv(PRIV_M);
    80019d54:	4511                	li	a0,4
    80019d56:	d89e60ef          	jal	80000ade <goto_priv>
    reset_state();
    80019d5a:	dcce70ef          	jal	80001326 <reset_state>
    CSRS(CSR_MSTATUS, MSTATUS_SUM);
    80019d5e:	000407b7          	lui	a5,0x40
    80019d62:	3007a073          	csrs	mstatus,a5
    uintptr_t addr = hs_page_base(VSURWX_GURWX);

    TEST_SETUP_EXCEPT();
    80019d66:	0ff0000f          	fence
    80019d6a:	4785                	li	a5,1
    80019d6c:	00023417          	auipc	s0,0x23
    80019d70:	2a440413          	add	s0,s0,676 # 8003d010 <excpt>
    80019d74:	00f41023          	sh	a5,0(s0)
    80019d78:	00023797          	auipc	a5,0x23
    80019d7c:	2c07b823          	sd	zero,720(a5) # 8003d048 <excpt+0x38>
    80019d80:	0ff0000f          	fence

    goto_priv(PRIV_HS);
    80019d84:	450d                	li	a0,3
    80019d86:	d59e60ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80019d8a:	4509                	li	a0,2
    80019d8c:	c77e60ef          	jal	80000a02 <set_prev_priv>
    80019d90:	000807b7          	lui	a5,0x80
    80019d94:	07e5                	add	a5,a5,25 # 80019 <_test_table_size+0x80018>
    80019d96:	07b6                	sll	a5,a5,0xd
    80019d98:	6c07c7f3          	.4byte	0x6c07c7f3
    hlvd(addr);
        printf("%d\n",excpt.triggered);
    80019d9c:	00144583          	lbu	a1,1(s0)
    80019da0:	00004517          	auipc	a0,0x4
    80019da4:	c4050513          	add	a0,a0,-960 # 8001d9e0 <__func__.1+0xd50>
    80019da8:	622010ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80019dac:	640c                	ld	a1,8(s0)
    80019dae:	00004517          	auipc	a0,0x4
    80019db2:	c3250513          	add	a0,a0,-974 # 8001d9e0 <__func__.1+0xd50>
    80019db6:	614010ef          	jal	8001b3ca <printf>
    TEST_ASSERT("s mode load u mode page when mstatus.sum=1 successful",
    80019dba:	08200593          	li	a1,130
    80019dbe:	00009617          	auipc	a2,0x9
    80019dc2:	70260613          	add	a2,a2,1794 # 800234c0 <__func__.1+0x6830>
    80019dc6:	00003517          	auipc	a0,0x3
    80019dca:	1ca50513          	add	a0,a0,458 # 8001cf90 <__func__.1+0x300>
    80019dce:	5fc010ef          	jal	8001b3ca <printf>
    80019dd2:	00144783          	lbu	a5,1(s0)
    80019dd6:	00003597          	auipc	a1,0x3
    80019dda:	18258593          	add	a1,a1,386 # 8001cf58 <__func__.1+0x2c8>
    80019dde:	c789                	beqz	a5,80019de8 <mstatus_csr_tests_2+0xcc>
    80019de0:	00003597          	auipc	a1,0x3
    80019de4:	18858593          	add	a1,a1,392 # 8001cf68 <__func__.1+0x2d8>
    80019de8:	00003517          	auipc	a0,0x3
    80019dec:	1c050513          	add	a0,a0,448 # 8001cfa8 <__func__.1+0x318>
    80019df0:	5da010ef          	jal	8001b3ca <printf>
    80019df4:	00144783          	lbu	a5,1(s0)
    80019df8:	e3b1                	bnez	a5,80019e3c <mstatus_csr_tests_2+0x120>
    80019dfa:	4529                	li	a0,10
    80019dfc:	4a0000ef          	jal	8001a29c <putchar>
    80019e00:	00144783          	lbu	a5,1(s0)
    80019e04:	e795                	bnez	a5,80019e30 <mstatus_csr_tests_2+0x114>
    80019e06:	4405                	li	s0,1
        excpt.triggered == false
    );


    TEST_END();
    80019e08:	00003597          	auipc	a1,0x3
    80019e0c:	15058593          	add	a1,a1,336 # 8001cf58 <__func__.1+0x2c8>
    80019e10:	00003517          	auipc	a0,0x3
    80019e14:	20050513          	add	a0,a0,512 # 8001d010 <__func__.1+0x380>
    80019e18:	5b2010ef          	jal	8001b3ca <printf>
    80019e1c:	4511                	li	a0,4
    80019e1e:	cc1e60ef          	jal	80000ade <goto_priv>
    80019e22:	d04e70ef          	jal	80001326 <reset_state>
}
    80019e26:	60a2                	ld	ra,8(sp)
    80019e28:	8522                	mv	a0,s0
    80019e2a:	6402                	ld	s0,0(sp)
    80019e2c:	0141                	add	sp,sp,16
    80019e2e:	8082                	ret
    TEST_ASSERT("s mode load u mode page when mstatus.sum=1 successful",
    80019e30:	4401                	li	s0,0
    TEST_END();
    80019e32:	00003597          	auipc	a1,0x3
    80019e36:	13658593          	add	a1,a1,310 # 8001cf68 <__func__.1+0x2d8>
    80019e3a:	bfd9                	j	80019e10 <mstatus_csr_tests_2+0xf4>
    TEST_ASSERT("s mode load u mode page when mstatus.sum=1 successful",
    80019e3c:	00003517          	auipc	a0,0x3
    80019e40:	17450513          	add	a0,a0,372 # 8001cfb0 <__func__.1+0x320>
    80019e44:	586010ef          	jal	8001b3ca <printf>
    80019e48:	02900513          	li	a0,41
    80019e4c:	450000ef          	jal	8001a29c <putchar>
    80019e50:	b76d                	j	80019dfa <mstatus_csr_tests_2+0xde>

0000000080019e52 <mstatus_csr_tests_3>:

bool mstatus_csr_tests_3(){
    80019e52:	1101                	add	sp,sp,-32

    TEST_START();
    80019e54:	00003597          	auipc	a1,0x3
    80019e58:	e0c58593          	add	a1,a1,-500 # 8001cc60 <__func__.3>
    80019e5c:	00003517          	auipc	a0,0x3
    80019e60:	11c50513          	add	a0,a0,284 # 8001cf78 <__func__.1+0x2e8>
bool mstatus_csr_tests_3(){
    80019e64:	ec06                	sd	ra,24(sp)
    80019e66:	e822                	sd	s0,16(sp)
    80019e68:	e426                	sd	s1,8(sp)
    TEST_START();
    80019e6a:	560010ef          	jal	8001b3ca <printf>
    80019e6e:	4529                	li	a0,10
    80019e70:	42c000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80019e74:	450d                	li	a0,3
    80019e76:	c69e60ef          	jal	80000ade <goto_priv>
    hspt_init();
    80019e7a:	f66e60ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80019e7e:	9a9e60ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80019e82:	4509                	li	a0,2
    80019e84:	c5be60ef          	jal	80000ade <goto_priv>
    vspt_init();
    80019e88:	82de60ef          	jal	800006b4 <vspt_init>
    //loadmstatus.MXR=0pte.r=0
    goto_priv(PRIV_M);
    80019e8c:	4511                	li	a0,4
    80019e8e:	c51e60ef          	jal	80000ade <goto_priv>
    reset_state();
    80019e92:	c94e70ef          	jal	80001326 <reset_state>

    uintptr_t addr = hs_page_base(VSX_GRWX);

    CSRC(CSR_MSTATUS, MSTATUS_MXR);
    80019e96:	000807b7          	lui	a5,0x80
    80019e9a:	3007b073          	csrc	mstatus,a5
    goto_priv(PRIV_HS);
    80019e9e:	450d                	li	a0,3
    80019ea0:	c3fe60ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80019ea4:	4509                	li	a0,2
    80019ea6:	b5de60ef          	jal	80000a02 <set_prev_priv>
    TEST_SETUP_EXCEPT();
    80019eaa:	0ff0000f          	fence
    80019eae:	4785                	li	a5,1
    80019eb0:	00023417          	auipc	s0,0x23
    80019eb4:	16040413          	add	s0,s0,352 # 8003d010 <excpt>
    80019eb8:	00f41023          	sh	a5,0(s0)
    80019ebc:	00023797          	auipc	a5,0x23
    80019ec0:	1807b623          	sd	zero,396(a5) # 8003d048 <excpt+0x38>
    80019ec4:	0ff0000f          	fence
    80019ec8:	001007b7          	lui	a5,0x100
    80019ecc:	05f78793          	add	a5,a5,95 # 10005f <STACK_SIZE+0x5f>
    80019ed0:	07b2                	sll	a5,a5,0xc
    80019ed2:	6c07c7f3          	.4byte	0x6c07c7f3
    hlvd(addr);   
    printf("%d\n",excpt.triggered);
    80019ed6:	00144583          	lbu	a1,1(s0)
    80019eda:	00004517          	auipc	a0,0x4
    80019ede:	b0650513          	add	a0,a0,-1274 # 8001d9e0 <__func__.1+0xd50>
    80019ee2:	4e8010ef          	jal	8001b3ca <printf>
    printf("%d\n",excpt.cause);
    80019ee6:	640c                	ld	a1,8(s0)
    80019ee8:	00004517          	auipc	a0,0x4
    80019eec:	af850513          	add	a0,a0,-1288 # 8001d9e0 <__func__.1+0xd50>
    80019ef0:	4da010ef          	jal	8001b3ca <printf>
    TEST_ASSERT("s mode load when mstatus.mxr=0 and pte.r=0 leads to LPF",
    80019ef4:	08200593          	li	a1,130
    80019ef8:	00009617          	auipc	a2,0x9
    80019efc:	60060613          	add	a2,a2,1536 # 800234f8 <__func__.1+0x6868>
    80019f00:	00003517          	auipc	a0,0x3
    80019f04:	09050513          	add	a0,a0,144 # 8001cf90 <__func__.1+0x300>
    80019f08:	4c2010ef          	jal	8001b3ca <printf>
    80019f0c:	00144783          	lbu	a5,1(s0)
    80019f10:	00003597          	auipc	a1,0x3
    80019f14:	05858593          	add	a1,a1,88 # 8001cf68 <__func__.1+0x2d8>
    80019f18:	c789                	beqz	a5,80019f22 <mstatus_csr_tests_3+0xd0>
    80019f1a:	6418                	ld	a4,8(s0)
    80019f1c:	47b5                	li	a5,13
    80019f1e:	06f70e63          	beq	a4,a5,80019f9a <mstatus_csr_tests_3+0x148>
    80019f22:	00003517          	auipc	a0,0x3
    80019f26:	08650513          	add	a0,a0,134 # 8001cfa8 <__func__.1+0x318>
    80019f2a:	4a0010ef          	jal	8001b3ca <printf>
    80019f2e:	00144783          	lbu	a5,1(s0)
    80019f32:	c789                	beqz	a5,80019f3c <mstatus_csr_tests_3+0xea>
    80019f34:	6418                	ld	a4,8(s0)
    80019f36:	47b5                	li	a5,13
    80019f38:	00f70c63          	beq	a4,a5,80019f50 <mstatus_csr_tests_3+0xfe>
    80019f3c:	00003517          	auipc	a0,0x3
    80019f40:	07450513          	add	a0,a0,116 # 8001cfb0 <__func__.1+0x320>
    80019f44:	486010ef          	jal	8001b3ca <printf>
    80019f48:	02900513          	li	a0,41
    80019f4c:	350000ef          	jal	8001a29c <putchar>
    80019f50:	4529                	li	a0,10
    80019f52:	34a000ef          	jal	8001a29c <putchar>
    80019f56:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );


    TEST_END();
    80019f5a:	00003597          	auipc	a1,0x3
    80019f5e:	00e58593          	add	a1,a1,14 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("s mode load when mstatus.mxr=0 and pte.r=0 leads to LPF",
    80019f62:	c491                	beqz	s1,80019f6e <mstatus_csr_tests_3+0x11c>
    80019f64:	6418                	ld	a4,8(s0)
    80019f66:	47b5                	li	a5,13
    80019f68:	02f70463          	beq	a4,a5,80019f90 <mstatus_csr_tests_3+0x13e>
    80019f6c:	4481                	li	s1,0
    TEST_END();
    80019f6e:	00003517          	auipc	a0,0x3
    80019f72:	0a250513          	add	a0,a0,162 # 8001d010 <__func__.1+0x380>
    80019f76:	454010ef          	jal	8001b3ca <printf>
    80019f7a:	4511                	li	a0,4
    80019f7c:	b63e60ef          	jal	80000ade <goto_priv>
    80019f80:	ba6e70ef          	jal	80001326 <reset_state>
}
    80019f84:	60e2                	ld	ra,24(sp)
    80019f86:	6442                	ld	s0,16(sp)
    80019f88:	8526                	mv	a0,s1
    80019f8a:	64a2                	ld	s1,8(sp)
    80019f8c:	6105                	add	sp,sp,32
    80019f8e:	8082                	ret
    TEST_END();
    80019f90:	00003597          	auipc	a1,0x3
    80019f94:	fc858593          	add	a1,a1,-56 # 8001cf58 <__func__.1+0x2c8>
    80019f98:	bfd9                	j	80019f6e <mstatus_csr_tests_3+0x11c>
    TEST_ASSERT("s mode load when mstatus.mxr=0 and pte.r=0 leads to LPF",
    80019f9a:	00003597          	auipc	a1,0x3
    80019f9e:	fbe58593          	add	a1,a1,-66 # 8001cf58 <__func__.1+0x2c8>
    80019fa2:	b741                	j	80019f22 <mstatus_csr_tests_3+0xd0>

0000000080019fa4 <mstatus_csr_tests_4>:

bool mstatus_csr_tests_4(){
    80019fa4:	1101                	add	sp,sp,-32

    TEST_START();
    80019fa6:	00003597          	auipc	a1,0x3
    80019faa:	cd258593          	add	a1,a1,-814 # 8001cc78 <__func__.2>
    80019fae:	00003517          	auipc	a0,0x3
    80019fb2:	fca50513          	add	a0,a0,-54 # 8001cf78 <__func__.1+0x2e8>
bool mstatus_csr_tests_4(){
    80019fb6:	ec06                	sd	ra,24(sp)
    80019fb8:	e822                	sd	s0,16(sp)
    80019fba:	e426                	sd	s1,8(sp)
    TEST_START();
    80019fbc:	40e010ef          	jal	8001b3ca <printf>
    80019fc0:	4529                	li	a0,10
    80019fc2:	2da000ef          	jal	8001a29c <putchar>

    goto_priv(PRIV_HS);
    80019fc6:	450d                	li	a0,3
    80019fc8:	b17e60ef          	jal	80000ade <goto_priv>
    hspt_init();
    80019fcc:	e14e60ef          	jal	800005e0 <hspt_init>
    hpt_init();
    80019fd0:	857e60ef          	jal	80000826 <hpt_init>
    goto_priv(PRIV_VS);
    80019fd4:	4509                	li	a0,2
    80019fd6:	b09e60ef          	jal	80000ade <goto_priv>
    vspt_init();
    80019fda:	edae60ef          	jal	800006b4 <vspt_init>
    //loadmstatus.MXR=1pte.r=0&&pte.x=0

    uintptr_t addr = hs_page_base(VSV_GV);

    goto_priv(PRIV_M);
    80019fde:	4511                	li	a0,4
    80019fe0:	affe60ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS, MSTATUS_MXR);
    80019fe4:	000807b7          	lui	a5,0x80
    80019fe8:	3007a073          	csrs	mstatus,a5
    goto_priv(PRIV_HS);
    80019fec:	450d                	li	a0,3
    80019fee:	af1e60ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VS);
    80019ff2:	4509                	li	a0,2
    80019ff4:	a0fe60ef          	jal	80000a02 <set_prev_priv>
    TEST_SETUP_EXCEPT();
    80019ff8:	0ff0000f          	fence
    80019ffc:	4785                	li	a5,1
    80019ffe:	00023417          	auipc	s0,0x23
    8001a002:	01240413          	add	s0,s0,18 # 8003d010 <excpt>
    8001a006:	00f41023          	sh	a5,0(s0)
    8001a00a:	00023797          	auipc	a5,0x23
    8001a00e:	0207bf23          	sd	zero,62(a5) # 8003d048 <excpt+0x38>
    8001a012:	0ff0000f          	fence
    8001a016:	001007b7          	lui	a5,0x100
    8001a01a:	07f5                	add	a5,a5,29 # 10001d <STACK_SIZE+0x1d>
    8001a01c:	07b2                	sll	a5,a5,0xc
    8001a01e:	6c07c7f3          	.4byte	0x6c07c7f3
    hlvd(addr);
    TEST_ASSERT("s mode load when mstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001a022:	08200593          	li	a1,130
    8001a026:	00009617          	auipc	a2,0x9
    8001a02a:	50a60613          	add	a2,a2,1290 # 80023530 <__func__.1+0x68a0>
    8001a02e:	00003517          	auipc	a0,0x3
    8001a032:	f6250513          	add	a0,a0,-158 # 8001cf90 <__func__.1+0x300>
    8001a036:	394010ef          	jal	8001b3ca <printf>
    8001a03a:	00144783          	lbu	a5,1(s0)
    8001a03e:	00003597          	auipc	a1,0x3
    8001a042:	f2a58593          	add	a1,a1,-214 # 8001cf68 <__func__.1+0x2d8>
    8001a046:	c789                	beqz	a5,8001a050 <mstatus_csr_tests_4+0xac>
    8001a048:	6418                	ld	a4,8(s0)
    8001a04a:	47b5                	li	a5,13
    8001a04c:	08f70663          	beq	a4,a5,8001a0d8 <mstatus_csr_tests_4+0x134>
    8001a050:	00003517          	auipc	a0,0x3
    8001a054:	f5850513          	add	a0,a0,-168 # 8001cfa8 <__func__.1+0x318>
    8001a058:	372010ef          	jal	8001b3ca <printf>
    8001a05c:	00144783          	lbu	a5,1(s0)
    8001a060:	c789                	beqz	a5,8001a06a <mstatus_csr_tests_4+0xc6>
    8001a062:	6418                	ld	a4,8(s0)
    8001a064:	47b5                	li	a5,13
    8001a066:	00f70c63          	beq	a4,a5,8001a07e <mstatus_csr_tests_4+0xda>
    8001a06a:	00003517          	auipc	a0,0x3
    8001a06e:	f4650513          	add	a0,a0,-186 # 8001cfb0 <__func__.1+0x320>
    8001a072:	358010ef          	jal	8001b3ca <printf>
    8001a076:	02900513          	li	a0,41
    8001a07a:	222000ef          	jal	8001a29c <putchar>
    8001a07e:	4529                	li	a0,10
    8001a080:	21c000ef          	jal	8001a29c <putchar>
    8001a084:	00144483          	lbu	s1,1(s0)
    8001a088:	c489                	beqz	s1,8001a092 <mstatus_csr_tests_4+0xee>
    8001a08a:	6418                	ld	a4,8(s0)
    8001a08c:	47b5                	li	a5,13
    8001a08e:	02f70c63          	beq	a4,a5,8001a0c6 <mstatus_csr_tests_4+0x122>
        excpt.triggered == true &&
        excpt.cause == CAUSE_LPF
    );
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001a092:	000807b7          	lui	a5,0x80
    8001a096:	1007b073          	csrc	sstatus,a5
    TEST_ASSERT("s mode load when mstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001a09a:	4481                	li	s1,0


TEST_END();
    8001a09c:	00003597          	auipc	a1,0x3
    8001a0a0:	ecc58593          	add	a1,a1,-308 # 8001cf68 <__func__.1+0x2d8>
    8001a0a4:	00003517          	auipc	a0,0x3
    8001a0a8:	f6c50513          	add	a0,a0,-148 # 8001d010 <__func__.1+0x380>
    8001a0ac:	31e010ef          	jal	8001b3ca <printf>
    8001a0b0:	4511                	li	a0,4
    8001a0b2:	a2de60ef          	jal	80000ade <goto_priv>
    8001a0b6:	a70e70ef          	jal	80001326 <reset_state>

}
    8001a0ba:	60e2                	ld	ra,24(sp)
    8001a0bc:	6442                	ld	s0,16(sp)
    8001a0be:	8526                	mv	a0,s1
    8001a0c0:	64a2                	ld	s1,8(sp)
    8001a0c2:	6105                	add	sp,sp,32
    8001a0c4:	8082                	ret
    CSRC(CSR_SSTATUS, SSTATUS_MXR);
    8001a0c6:	000807b7          	lui	a5,0x80
    8001a0ca:	1007b073          	csrc	sstatus,a5
TEST_END();
    8001a0ce:	00003597          	auipc	a1,0x3
    8001a0d2:	e8a58593          	add	a1,a1,-374 # 8001cf58 <__func__.1+0x2c8>
    8001a0d6:	b7f9                	j	8001a0a4 <mstatus_csr_tests_4+0x100>
    TEST_ASSERT("s mode load when mstatus.mxr=1 and pte.r=0 and pte.x=0 leads to LPF",
    8001a0d8:	00003597          	auipc	a1,0x3
    8001a0dc:	e8058593          	add	a1,a1,-384 # 8001cf58 <__func__.1+0x2c8>
    8001a0e0:	bf85                	j	8001a050 <mstatus_csr_tests_4+0xac>

000000008001a0e2 <mstatus_csr_tests_5>:

bool mstatus_csr_tests_5(){
    8001a0e2:	1101                	add	sp,sp,-32

    TEST_START();
    8001a0e4:	00003597          	auipc	a1,0x3
    8001a0e8:	bac58593          	add	a1,a1,-1108 # 8001cc90 <__func__.1>
    8001a0ec:	00003517          	auipc	a0,0x3
    8001a0f0:	e8c50513          	add	a0,a0,-372 # 8001cf78 <__func__.1+0x2e8>
bool mstatus_csr_tests_5(){
    8001a0f4:	ec06                	sd	ra,24(sp)
    8001a0f6:	e822                	sd	s0,16(sp)
    8001a0f8:	e426                	sd	s1,8(sp)
    TEST_START();
    8001a0fa:	2d0010ef          	jal	8001b3ca <printf>
    8001a0fe:	4529                	li	a0,10
    8001a100:	19c000ef          	jal	8001a29c <putchar>
    //mstatus.TSR=1sret
    TEST_SETUP_EXCEPT();
    8001a104:	0ff0000f          	fence
    8001a108:	4785                	li	a5,1
    8001a10a:	00023417          	auipc	s0,0x23
    8001a10e:	f0640413          	add	s0,s0,-250 # 8003d010 <excpt>
    8001a112:	00f41023          	sh	a5,0(s0)
    8001a116:	00023797          	auipc	a5,0x23
    8001a11a:	f207b923          	sd	zero,-206(a5) # 8003d048 <excpt+0x38>
    8001a11e:	0ff0000f          	fence
    goto_priv(PRIV_M);
    8001a122:	4511                	li	a0,4
    8001a124:	9bbe60ef          	jal	80000ade <goto_priv>
    CSRS(CSR_MSTATUS,1ULL << 22);    //TSR
    8001a128:	004007b7          	lui	a5,0x400
    8001a12c:	3007a073          	csrs	mstatus,a5

    goto_priv(PRIV_HS);
    8001a130:	450d                	li	a0,3
    8001a132:	9ade60ef          	jal	80000ade <goto_priv>
    set_prev_priv(PRIV_VU);
    8001a136:	4501                	li	a0,0
    8001a138:	8cbe60ef          	jal	80000a02 <set_prev_priv>

    TEST_EXEC_SRET();
    8001a13c:	00000297          	auipc	t0,0x0
    8001a140:	01028293          	add	t0,t0,16 # 8001a14c <mstatus_csr_tests_5+0x6a>
    8001a144:	14129073          	csrw	sepc,t0
    8001a148:	10200073          	sret

    TEST_ASSERT("hs mode sret cause to ili when mstatus.TSR=1",
    8001a14c:	08200593          	li	a1,130
    8001a150:	00006617          	auipc	a2,0x6
    8001a154:	b7060613          	add	a2,a2,-1168 # 8001fcc0 <__func__.1+0x3030>
    8001a158:	00003517          	auipc	a0,0x3
    8001a15c:	e3850513          	add	a0,a0,-456 # 8001cf90 <__func__.1+0x300>
    8001a160:	26a010ef          	jal	8001b3ca <printf>
    8001a164:	00144783          	lbu	a5,1(s0)
    8001a168:	00003597          	auipc	a1,0x3
    8001a16c:	e0058593          	add	a1,a1,-512 # 8001cf68 <__func__.1+0x2d8>
    8001a170:	c789                	beqz	a5,8001a17a <mstatus_csr_tests_5+0x98>
    8001a172:	6418                	ld	a4,8(s0)
    8001a174:	4789                	li	a5,2
    8001a176:	06f70e63          	beq	a4,a5,8001a1f2 <mstatus_csr_tests_5+0x110>
    8001a17a:	00003517          	auipc	a0,0x3
    8001a17e:	e2e50513          	add	a0,a0,-466 # 8001cfa8 <__func__.1+0x318>
    8001a182:	248010ef          	jal	8001b3ca <printf>
    8001a186:	00144783          	lbu	a5,1(s0)
    8001a18a:	c789                	beqz	a5,8001a194 <mstatus_csr_tests_5+0xb2>
    8001a18c:	6418                	ld	a4,8(s0)
    8001a18e:	4789                	li	a5,2
    8001a190:	00f70c63          	beq	a4,a5,8001a1a8 <mstatus_csr_tests_5+0xc6>
    8001a194:	00003517          	auipc	a0,0x3
    8001a198:	e1c50513          	add	a0,a0,-484 # 8001cfb0 <__func__.1+0x320>
    8001a19c:	22e010ef          	jal	8001b3ca <printf>
    8001a1a0:	02900513          	li	a0,41
    8001a1a4:	0f8000ef          	jal	8001a29c <putchar>
    8001a1a8:	4529                	li	a0,10
    8001a1aa:	0f2000ef          	jal	8001a29c <putchar>
    8001a1ae:	00144483          	lbu	s1,1(s0)
        excpt.triggered == true &&
        excpt.cause == CAUSE_ILI
    ); 

    TEST_END();
    8001a1b2:	00003597          	auipc	a1,0x3
    8001a1b6:	db658593          	add	a1,a1,-586 # 8001cf68 <__func__.1+0x2d8>
    TEST_ASSERT("hs mode sret cause to ili when mstatus.TSR=1",
    8001a1ba:	c491                	beqz	s1,8001a1c6 <mstatus_csr_tests_5+0xe4>
    8001a1bc:	6418                	ld	a4,8(s0)
    8001a1be:	4789                	li	a5,2
    8001a1c0:	02f70463          	beq	a4,a5,8001a1e8 <mstatus_csr_tests_5+0x106>
    8001a1c4:	4481                	li	s1,0
    TEST_END();
    8001a1c6:	00003517          	auipc	a0,0x3
    8001a1ca:	e4a50513          	add	a0,a0,-438 # 8001d010 <__func__.1+0x380>
    8001a1ce:	1fc010ef          	jal	8001b3ca <printf>
    8001a1d2:	4511                	li	a0,4
    8001a1d4:	90be60ef          	jal	80000ade <goto_priv>
    8001a1d8:	94ee70ef          	jal	80001326 <reset_state>

}
    8001a1dc:	60e2                	ld	ra,24(sp)
    8001a1de:	6442                	ld	s0,16(sp)
    8001a1e0:	8526                	mv	a0,s1
    8001a1e2:	64a2                	ld	s1,8(sp)
    8001a1e4:	6105                	add	sp,sp,32
    8001a1e6:	8082                	ret
    TEST_END();
    8001a1e8:	00003597          	auipc	a1,0x3
    8001a1ec:	d7058593          	add	a1,a1,-656 # 8001cf58 <__func__.1+0x2c8>
    8001a1f0:	bfd9                	j	8001a1c6 <mstatus_csr_tests_5+0xe4>
    TEST_ASSERT("hs mode sret cause to ili when mstatus.TSR=1",
    8001a1f2:	00003597          	auipc	a1,0x3
    8001a1f6:	d6658593          	add	a1,a1,-666 # 8001cf58 <__func__.1+0x2c8>
    8001a1fa:	b741                	j	8001a17a <mstatus_csr_tests_5+0x98>

000000008001a1fc <m_to_vs>:

bool m_to_vs(){
    8001a1fc:	1141                	add	sp,sp,-16

    TEST_START();
    8001a1fe:	00009597          	auipc	a1,0x9
    8001a202:	3d258593          	add	a1,a1,978 # 800235d0 <__func__.0>
    8001a206:	00003517          	auipc	a0,0x3
    8001a20a:	d7250513          	add	a0,a0,-654 # 8001cf78 <__func__.1+0x2e8>
bool m_to_vs(){
    8001a20e:	e406                	sd	ra,8(sp)
    8001a210:	e022                	sd	s0,0(sp)
    TEST_START();
    8001a212:	1b8010ef          	jal	8001b3ca <printf>
    8001a216:	4529                	li	a0,10
    8001a218:	084000ef          	jal	8001a29c <putchar>
    TEST_SETUP_EXCEPT();
    8001a21c:	0ff0000f          	fence
    8001a220:	00023797          	auipc	a5,0x23
    8001a224:	df078793          	add	a5,a5,-528 # 8003d010 <excpt>
    8001a228:	4705                	li	a4,1
    8001a22a:	00e79023          	sh	a4,0(a5)
    8001a22e:	0207bc23          	sd	zero,56(a5)
    8001a232:	0ff0000f          	fence
    
    goto_priv(PRIV_M);
    8001a236:	4511                	li	a0,4
    8001a238:	8a7e60ef          	jal	80000ade <goto_priv>
    printf("%d\n",curr_priv);
    8001a23c:	0000b417          	auipc	s0,0xb
    8001a240:	3a840413          	add	s0,s0,936 # 800255e4 <curr_priv>
    8001a244:	400c                	lw	a1,0(s0)
    8001a246:	00003517          	auipc	a0,0x3
    8001a24a:	79a50513          	add	a0,a0,1946 # 8001d9e0 <__func__.1+0xd50>
    8001a24e:	17c010ef          	jal	8001b3ca <printf>
    goto_priv(PRIV_VS);
    8001a252:	4509                	li	a0,2
    8001a254:	88be60ef          	jal	80000ade <goto_priv>
    printf("%d\n",curr_priv);
    8001a258:	400c                	lw	a1,0(s0)
    8001a25a:	00003517          	auipc	a0,0x3
    8001a25e:	78650513          	add	a0,a0,1926 # 8001d9e0 <__func__.1+0xd50>
    8001a262:	168010ef          	jal	8001b3ca <printf>


    TEST_END();
    8001a266:	00003597          	auipc	a1,0x3
    8001a26a:	cf258593          	add	a1,a1,-782 # 8001cf58 <__func__.1+0x2c8>
    8001a26e:	00003517          	auipc	a0,0x3
    8001a272:	da250513          	add	a0,a0,-606 # 8001d010 <__func__.1+0x380>
    8001a276:	154010ef          	jal	8001b3ca <printf>
    8001a27a:	4511                	li	a0,4
    8001a27c:	863e60ef          	jal	80000ade <goto_priv>
    8001a280:	8a6e70ef          	jal	80001326 <reset_state>

}
    8001a284:	60a2                	ld	ra,8(sp)
    8001a286:	6402                	ld	s0,0(sp)
    8001a288:	4505                	li	a0,1
    8001a28a:	0141                	add	sp,sp,16
    8001a28c:	8082                	ret

000000008001a28e <sprintf_putch.0>:
  va_start(ap, fmt);

  void sprintf_putch(int ch, void** data)
  {
    char** pstr = (char**)data;
    **pstr = ch;
    8001a28e:	619c                	ld	a5,0(a1)
    8001a290:	00a78023          	sb	a0,0(a5)
    (*pstr)++;
    8001a294:	619c                	ld	a5,0(a1)
    8001a296:	0785                	add	a5,a5,1
    8001a298:	e19c                	sd	a5,0(a1)
  }
    8001a29a:	8082                	ret

000000008001a29c <putchar>:
  buf[buflen++] = ch;
    8001a29c:	00023697          	auipc	a3,0x23
    8001a2a0:	e3868693          	add	a3,a3,-456 # 8003d0d4 <buflen.2>
    8001a2a4:	4298                	lw	a4,0(a3)
    8001a2a6:	00023617          	auipc	a2,0x23
    8001a2aa:	dda60613          	add	a2,a2,-550 # 8003d080 <buf.1>
{
    8001a2ae:	7159                	add	sp,sp,-112
  buf[buflen++] = ch;
    8001a2b0:	0017079b          	addw	a5,a4,1
    8001a2b4:	9732                	add	a4,a4,a2
    8001a2b6:	c29c                	sw	a5,0(a3)
    8001a2b8:	00a70023          	sb	a0,0(a4)
  if (ch == '\n' || buflen == sizeof(buf))
    8001a2bc:	46a9                	li	a3,10
{
    8001a2be:	03f10713          	add	a4,sp,63
    8001a2c2:	fc077713          	and	a4,a4,-64
  if (ch == '\n' || buflen == sizeof(buf))
    8001a2c6:	00d50963          	beq	a0,a3,8001a2d8 <putchar+0x3c>
    8001a2ca:	04000693          	li	a3,64
    8001a2ce:	00d78563          	beq	a5,a3,8001a2d8 <putchar+0x3c>
}
    8001a2d2:	4501                	li	a0,0
    8001a2d4:	6165                	add	sp,sp,112
    8001a2d6:	8082                	ret
  magic_mem[0] = which;
    8001a2d8:	04000693          	li	a3,64
    8001a2dc:	e314                	sd	a3,0(a4)
  magic_mem[1] = arg0;
    8001a2de:	4685                	li	a3,1
    8001a2e0:	e714                	sd	a3,8(a4)
  magic_mem[2] = arg1;
    8001a2e2:	eb10                	sd	a2,16(a4)
  magic_mem[3] = arg2;
    8001a2e4:	ef1c                	sd	a5,24(a4)
  __sync_synchronize();
    8001a2e6:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001a2ea:	0000c697          	auipc	a3,0xc
    8001a2ee:	d5668693          	add	a3,a3,-682 # 80026040 <fromhost>
    8001a2f2:	0000c797          	auipc	a5,0xc
    8001a2f6:	d0e7b723          	sd	a4,-754(a5) # 80026000 <tohost>
  while (fromhost == 0)
    8001a2fa:	629c                	ld	a5,0(a3)
    8001a2fc:	dffd                	beqz	a5,8001a2fa <putchar+0x5e>
  fromhost = 0;
    8001a2fe:	0000c797          	auipc	a5,0xc
    8001a302:	d407b123          	sd	zero,-702(a5) # 80026040 <fromhost>
  __sync_synchronize();
    8001a306:	0ff0000f          	fence
  return magic_mem[0];
    8001a30a:	631c                	ld	a5,0(a4)
}
    8001a30c:	4501                	li	a0,0
    buflen = 0;
    8001a30e:	00023797          	auipc	a5,0x23
    8001a312:	dc07a323          	sw	zero,-570(a5) # 8003d0d4 <buflen.2>
}
    8001a316:	6165                	add	sp,sp,112
    8001a318:	8082                	ret

000000008001a31a <vprintfmt.constprop.0>:
static void vprintfmt(void (*putch)(int, void**), void **putdat, const char *fmt, va_list ap)
    8001a31a:	716d                	add	sp,sp,-272
    8001a31c:	e622                	sd	s0,264(sp)
    while ((ch = *(unsigned char *) fmt) != '%') {
    8001a31e:	02500313          	li	t1,37
    switch (ch = *(unsigned char *) fmt++) {
    8001a322:	05500f13          	li	t5,85
    8001a326:	00003e97          	auipc	t4,0x3
    8001a32a:	97ee8e93          	add	t4,t4,-1666 # 8001cca4 <__func__.1+0x14>
    while ((ch = *(unsigned char *) fmt) != '%') {
    8001a32e:	a809                	j	8001a340 <vprintfmt.constprop.0+0x26>
      if (ch == '\0')
    8001a330:	c729                	beqz	a4,8001a37a <vprintfmt.constprop.0+0x60>
    **pstr = ch;
    8001a332:	6118                	ld	a4,0(a0)
      fmt++;
    8001a334:	0585                	add	a1,a1,1
    **pstr = ch;
    8001a336:	00f70023          	sb	a5,0(a4)
    (*pstr)++;
    8001a33a:	611c                	ld	a5,0(a0)
    8001a33c:	0785                	add	a5,a5,1
    8001a33e:	e11c                	sd	a5,0(a0)
    while ((ch = *(unsigned char *) fmt) != '%') {
    8001a340:	0005c783          	lbu	a5,0(a1)
    8001a344:	0007871b          	sext.w	a4,a5
    8001a348:	fe6794e3          	bne	a5,t1,8001a330 <vprintfmt.constprop.0+0x16>
    switch (ch = *(unsigned char *) fmt++) {
    8001a34c:	0015c683          	lbu	a3,1(a1)
    fmt++;
    8001a350:	00158893          	add	a7,a1,1
    8001a354:	8746                	mv	a4,a7
    padc = ' ';
    8001a356:	02000293          	li	t0,32
    precision = -1;
    8001a35a:	587d                	li	a6,-1
    width = -1;
    8001a35c:	5ffd                	li	t6,-1
    lflag = 0;
    8001a35e:	4e01                	li	t3,0
    switch (ch = *(unsigned char *) fmt++) {
    8001a360:	fdd6879b          	addw	a5,a3,-35
    8001a364:	0ff7f793          	zext.b	a5,a5
    8001a368:	00170593          	add	a1,a4,1
    8001a36c:	02ff6663          	bltu	t5,a5,8001a398 <vprintfmt.constprop.0+0x7e>
    8001a370:	078a                	sll	a5,a5,0x2
    8001a372:	97f6                	add	a5,a5,t4
    8001a374:	439c                	lw	a5,0(a5)
    8001a376:	97f6                	add	a5,a5,t4
    8001a378:	8782                	jr	a5
}
    8001a37a:	6432                	ld	s0,264(sp)
    8001a37c:	6151                	add	sp,sp,272
    8001a37e:	8082                	ret
      padc = '0';
    8001a380:	82b6                	mv	t0,a3
      goto reswitch;
    8001a382:	00174683          	lbu	a3,1(a4)
    switch (ch = *(unsigned char *) fmt++) {
    8001a386:	872e                	mv	a4,a1
    8001a388:	00170593          	add	a1,a4,1
    8001a38c:	fdd6879b          	addw	a5,a3,-35
    8001a390:	0ff7f793          	zext.b	a5,a5
    8001a394:	fcff7ee3          	bgeu	t5,a5,8001a370 <vprintfmt.constprop.0+0x56>
    **pstr = ch;
    8001a398:	611c                	ld	a5,0(a0)
      fmt = last_fmt;
    8001a39a:	85c6                	mv	a1,a7
    **pstr = ch;
    8001a39c:	02500713          	li	a4,37
    8001a3a0:	00e78023          	sb	a4,0(a5)
    (*pstr)++;
    8001a3a4:	611c                	ld	a5,0(a0)
    8001a3a6:	0785                	add	a5,a5,1
    8001a3a8:	e11c                	sd	a5,0(a0)
  }
    8001a3aa:	bf59                	j	8001a340 <vprintfmt.constprop.0+0x26>
        precision = precision * 10 + ch - '0';
    8001a3ac:	fd06881b          	addw	a6,a3,-48
        ch = *fmt;
    8001a3b0:	00174683          	lbu	a3,1(a4)
        if (ch < '0' || ch > '9')
    8001a3b4:	47a5                	li	a5,9
    8001a3b6:	fd06871b          	addw	a4,a3,-48
        ch = *fmt;
    8001a3ba:	0006839b          	sext.w	t2,a3
        if (ch < '0' || ch > '9')
    8001a3be:	26e7e763          	bltu	a5,a4,8001a62c <vprintfmt.constprop.0+0x312>
    switch (ch = *(unsigned char *) fmt++) {
    8001a3c2:	872e                	mv	a4,a1
        if (ch < '0' || ch > '9')
    8001a3c4:	4425                	li	s0,9
        ch = *fmt;
    8001a3c6:	00174683          	lbu	a3,1(a4)
        precision = precision * 10 + ch - '0';
    8001a3ca:	0028179b          	sllw	a5,a6,0x2
    8001a3ce:	010787bb          	addw	a5,a5,a6
    8001a3d2:	0017979b          	sllw	a5,a5,0x1
    8001a3d6:	007787bb          	addw	a5,a5,t2
        if (ch < '0' || ch > '9')
    8001a3da:	fd06859b          	addw	a1,a3,-48
      for (precision = 0; ; ++fmt) {
    8001a3de:	0705                	add	a4,a4,1
        precision = precision * 10 + ch - '0';
    8001a3e0:	fd07881b          	addw	a6,a5,-48
        ch = *fmt;
    8001a3e4:	0006839b          	sext.w	t2,a3
        if (ch < '0' || ch > '9')
    8001a3e8:	fcb47fe3          	bgeu	s0,a1,8001a3c6 <vprintfmt.constprop.0+0xac>
      if (width < 0)
    8001a3ec:	f60fdae3          	bgez	t6,8001a360 <vprintfmt.constprop.0+0x46>
        width = precision, precision = -1;
    8001a3f0:	8fc2                	mv	t6,a6
    8001a3f2:	587d                	li	a6,-1
    8001a3f4:	b7b5                	j	8001a360 <vprintfmt.constprop.0+0x46>
        ch = *fmt;
    8001a3f6:	00174683          	lbu	a3,1(a4)
    switch (ch = *(unsigned char *) fmt++) {
    8001a3fa:	872e                	mv	a4,a1
      goto reswitch;
    8001a3fc:	b795                	j	8001a360 <vprintfmt.constprop.0+0x46>
    **pstr = ch;
    8001a3fe:	611c                	ld	a5,0(a0)
    8001a400:	bf71                	j	8001a39c <vprintfmt.constprop.0+0x82>
      precision = va_arg(ap, int);
    8001a402:	00062803          	lw	a6,0(a2)
        ch = *fmt;
    8001a406:	00174683          	lbu	a3,1(a4)
      precision = va_arg(ap, int);
    8001a40a:	0621                	add	a2,a2,8
    switch (ch = *(unsigned char *) fmt++) {
    8001a40c:	872e                	mv	a4,a1
      goto process_precision;
    8001a40e:	bff9                	j	8001a3ec <vprintfmt.constprop.0+0xd2>
    **pstr = ch;
    8001a410:	611c                	ld	a5,0(a0)
    8001a412:	03000713          	li	a4,48
    (*pstr)++;
    8001a416:	4841                	li	a6,16
    **pstr = ch;
    8001a418:	00e78023          	sb	a4,0(a5)
    (*pstr)++;
    8001a41c:	611c                	ld	a5,0(a0)
    8001a41e:	00860693          	add	a3,a2,8
    8001a422:	00178713          	add	a4,a5,1
    8001a426:	e118                	sd	a4,0(a0)
    **pstr = ch;
    8001a428:	07800713          	li	a4,120
    8001a42c:	00e780a3          	sb	a4,1(a5)
    (*pstr)++;
    8001a430:	611c                	ld	a5,0(a0)
    8001a432:	0785                	add	a5,a5,1
    8001a434:	e11c                	sd	a5,0(a0)
    return va_arg(*ap, unsigned long);
    8001a436:	6218                	ld	a4,0(a2)
    8001a438:	8636                	mv	a2,a3
    digs[pos++] = num % base;
    8001a43a:	03077e33          	remu	t3,a4,a6
    8001a43e:	00410893          	add	a7,sp,4
    8001a442:	4685                	li	a3,1
    8001a444:	c072                	sw	t3,0(sp)
    if (num < base)
    8001a446:	19076f63          	bltu	a4,a6,8001a5e4 <vprintfmt.constprop.0+0x2ca>
    num /= base;
    8001a44a:	03075733          	divu	a4,a4,a6
    if (num < base)
    8001a44e:	0891                	add	a7,a7,4 # 1004 <_test_table_size+0x1003>
    8001a450:	83b6                	mv	t2,a3
    digs[pos++] = num % base;
    8001a452:	2685                	addw	a3,a3,1
    8001a454:	03077e33          	remu	t3,a4,a6
    8001a458:	ffc8ae23          	sw	t3,-4(a7)
    if (num < base)
    8001a45c:	ff0777e3          	bgeu	a4,a6,8001a44a <vprintfmt.constprop.0+0x130>
  while (width-- > pos)
    8001a460:	ffff871b          	addw	a4,t6,-1
    8001a464:	fff6881b          	addw	a6,a3,-1
    8001a468:	01f6da63          	bge	a3,t6,8001a47c <vprintfmt.constprop.0+0x162>
    **pstr = ch;
    8001a46c:	00578023          	sb	t0,0(a5)
    (*pstr)++;
    8001a470:	611c                	ld	a5,0(a0)
  while (width-- > pos)
    8001a472:	377d                	addw	a4,a4,-1
    (*pstr)++;
    8001a474:	0785                	add	a5,a5,1
    8001a476:	e11c                	sd	a5,0(a0)
  while (width-- > pos)
    8001a478:	fee81ae3          	bne	a6,a4,8001a46c <vprintfmt.constprop.0+0x152>
    8001a47c:	038a                	sll	t2,t2,0x2
    8001a47e:	007106b3          	add	a3,sp,t2
    8001a482:	ffc10893          	add	a7,sp,-4
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    8001a486:	4825                	li	a6,9
    8001a488:	a819                	j	8001a49e <vprintfmt.constprop.0+0x184>
    8001a48a:	0307071b          	addw	a4,a4,48
    **pstr = ch;
    8001a48e:	00e78023          	sb	a4,0(a5)
    (*pstr)++;
    8001a492:	611c                	ld	a5,0(a0)
  while (pos-- > 0)
    8001a494:	16f1                	add	a3,a3,-4
    (*pstr)++;
    8001a496:	0785                	add	a5,a5,1
    8001a498:	e11c                	sd	a5,0(a0)
  while (pos-- > 0)
    8001a49a:	ead883e3          	beq	a7,a3,8001a340 <vprintfmt.constprop.0+0x26>
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    8001a49e:	4298                	lw	a4,0(a3)
    8001a4a0:	fee875e3          	bgeu	a6,a4,8001a48a <vprintfmt.constprop.0+0x170>
    8001a4a4:	0577071b          	addw	a4,a4,87
    8001a4a8:	b7dd                	j	8001a48e <vprintfmt.constprop.0+0x174>
  if (lflag >= 2)
    8001a4aa:	4785                	li	a5,1
      precision = va_arg(ap, int);
    8001a4ac:	00860693          	add	a3,a2,8
  if (lflag >= 2)
    8001a4b0:	01c7c463          	blt	a5,t3,8001a4b8 <vprintfmt.constprop.0+0x19e>
  else if (lflag)
    8001a4b4:	120e0a63          	beqz	t3,8001a5e8 <vprintfmt.constprop.0+0x2ce>
    return va_arg(*ap, long);
    8001a4b8:	6218                	ld	a4,0(a2)
    **pstr = ch;
    8001a4ba:	611c                	ld	a5,0(a0)
      if ((long long) num < 0) {
    8001a4bc:	12074c63          	bltz	a4,8001a5f4 <vprintfmt.constprop.0+0x2da>
      num = getint(&ap, lflag);
    8001a4c0:	8636                	mv	a2,a3
    8001a4c2:	4829                	li	a6,10
    8001a4c4:	bf9d                	j	8001a43a <vprintfmt.constprop.0+0x120>
        ch = *fmt;
    8001a4c6:	00174683          	lbu	a3,1(a4)
      lflag++;
    8001a4ca:	2e05                	addw	t3,t3,1
    switch (ch = *(unsigned char *) fmt++) {
    8001a4cc:	872e                	mv	a4,a1
      goto reswitch;
    8001a4ce:	bd49                	j	8001a360 <vprintfmt.constprop.0+0x46>
    switch (ch = *(unsigned char *) fmt++) {
    8001a4d0:	4841                	li	a6,16
  if (lflag >= 2)
    8001a4d2:	4705                	li	a4,1
    **pstr = ch;
    8001a4d4:	611c                	ld	a5,0(a0)
      precision = va_arg(ap, int);
    8001a4d6:	00860693          	add	a3,a2,8
  if (lflag >= 2)
    8001a4da:	f5c74ee3          	blt	a4,t3,8001a436 <vprintfmt.constprop.0+0x11c>
  else if (lflag)
    8001a4de:	f40e1ce3          	bnez	t3,8001a436 <vprintfmt.constprop.0+0x11c>
    return va_arg(*ap, unsigned int);
    8001a4e2:	00066703          	lwu	a4,0(a2)
    8001a4e6:	8636                	mv	a2,a3
    8001a4e8:	bf89                	j	8001a43a <vprintfmt.constprop.0+0x120>
      if ((p = va_arg(ap, char *)) == NULL)
    8001a4ea:	6218                	ld	a4,0(a2)
    8001a4ec:	0621                	add	a2,a2,8
    8001a4ee:	c72d                	beqz	a4,8001a558 <vprintfmt.constprop.0+0x23e>
      if (width > 0 && padc != '-')
    8001a4f0:	0df05263          	blez	t6,8001a5b4 <vprintfmt.constprop.0+0x29a>
    8001a4f4:	02d00793          	li	a5,45
    8001a4f8:	08f29263          	bne	t0,a5,8001a57c <vprintfmt.constprop.0+0x262>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a4fc:	00074783          	lbu	a5,0(a4)
    8001a500:	c3a1                	beqz	a5,8001a540 <vprintfmt.constprop.0+0x226>
    8001a502:	10085563          	bgez	a6,8001a60c <vprintfmt.constprop.0+0x2f2>
    **pstr = ch;
    8001a506:	6114                	ld	a3,0(a0)
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a508:	3ffd                	addw	t6,t6,-1
    8001a50a:	88fe                	mv	a7,t6
    **pstr = ch;
    8001a50c:	00f68023          	sb	a5,0(a3)
    (*pstr)++;
    8001a510:	611c                	ld	a5,0(a0)
        p++;
    8001a512:	00170813          	add	a6,a4,1
    (*pstr)++;
    8001a516:	0785                	add	a5,a5,1
    8001a518:	e11c                	sd	a5,0(a0)
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a51a:	00174683          	lbu	a3,1(a4)
    8001a51e:	ce99                	beqz	a3,8001a53c <vprintfmt.constprop.0+0x222>
        p++;
    8001a520:	8742                	mv	a4,a6
    **pstr = ch;
    8001a522:	00d78023          	sb	a3,0(a5)
    (*pstr)++;
    8001a526:	611c                	ld	a5,0(a0)
        p++;
    8001a528:	0705                	add	a4,a4,1
    (*pstr)++;
    8001a52a:	0785                	add	a5,a5,1
    8001a52c:	e11c                	sd	a5,0(a0)
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a52e:	00074683          	lbu	a3,0(a4)
    8001a532:	fae5                	bnez	a3,8001a522 <vprintfmt.constprop.0+0x208>
    8001a534:	40e807bb          	subw	a5,a6,a4
    8001a538:	01178fbb          	addw	t6,a5,a7
      for (; width > 0; width--)
    8001a53c:	e1f052e3          	blez	t6,8001a340 <vprintfmt.constprop.0+0x26>
    **pstr = ch;
    8001a540:	611c                	ld	a5,0(a0)
    8001a542:	02000713          	li	a4,32
    8001a546:	00e78023          	sb	a4,0(a5)
    (*pstr)++;
    8001a54a:	611c                	ld	a5,0(a0)
      for (; width > 0; width--)
    8001a54c:	3ffd                	addw	t6,t6,-1
    (*pstr)++;
    8001a54e:	0785                	add	a5,a5,1
    8001a550:	e11c                	sd	a5,0(a0)
      for (; width > 0; width--)
    8001a552:	fe0f9ae3          	bnez	t6,8001a546 <vprintfmt.constprop.0+0x22c>
    8001a556:	b3ed                	j	8001a340 <vprintfmt.constprop.0+0x26>
        p = "(null)";
    8001a558:	00009717          	auipc	a4,0x9
    8001a55c:	02070713          	add	a4,a4,32 # 80023578 <__func__.1+0x68e8>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a560:	02800793          	li	a5,40
      if (width > 0 && padc != '-')
    8001a564:	f9f05fe3          	blez	t6,8001a502 <vprintfmt.constprop.0+0x1e8>
    8001a568:	02d00693          	li	a3,45
        p = "(null)";
    8001a56c:	00009717          	auipc	a4,0x9
    8001a570:	00c70713          	add	a4,a4,12 # 80023578 <__func__.1+0x68e8>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a574:	02800793          	li	a5,40
      if (width > 0 && padc != '-')
    8001a578:	f8d285e3          	beq	t0,a3,8001a502 <vprintfmt.constprop.0+0x1e8>
        for (width -= strnlen(p, precision); width > 0; width--)
    8001a57c:	000f8e1b          	sext.w	t3,t6
        p = "(null)";
    8001a580:	87ba                	mv	a5,a4
  while (n-- && *p)
    8001a582:	010708b3          	add	a7,a4,a6
    8001a586:	00081663          	bnez	a6,8001a592 <vprintfmt.constprop.0+0x278>
    8001a58a:	a821                	j	8001a5a2 <vprintfmt.constprop.0+0x288>
    p++;
    8001a58c:	0785                	add	a5,a5,1
  while (n-- && *p)
    8001a58e:	01178563          	beq	a5,a7,8001a598 <vprintfmt.constprop.0+0x27e>
    8001a592:	0007c683          	lbu	a3,0(a5)
    8001a596:	fafd                	bnez	a3,8001a58c <vprintfmt.constprop.0+0x272>
  return p - s;
    8001a598:	8f99                	sub	a5,a5,a4
        for (width -= strnlen(p, precision); width > 0; width--)
    8001a59a:	40fe0fbb          	subw	t6,t3,a5
    8001a59e:	01f05b63          	blez	t6,8001a5b4 <vprintfmt.constprop.0+0x29a>
    **pstr = ch;
    8001a5a2:	611c                	ld	a5,0(a0)
    8001a5a4:	00578023          	sb	t0,0(a5)
    (*pstr)++;
    8001a5a8:	611c                	ld	a5,0(a0)
        for (width -= strnlen(p, precision); width > 0; width--)
    8001a5aa:	3ffd                	addw	t6,t6,-1
    (*pstr)++;
    8001a5ac:	0785                	add	a5,a5,1
    8001a5ae:	e11c                	sd	a5,0(a0)
        for (width -= strnlen(p, precision); width > 0; width--)
    8001a5b0:	fe0f9ae3          	bnez	t6,8001a5a4 <vprintfmt.constprop.0+0x28a>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a5b4:	00074783          	lbu	a5,0(a4)
    8001a5b8:	f7a9                	bnez	a5,8001a502 <vprintfmt.constprop.0+0x1e8>
    8001a5ba:	b359                	j	8001a340 <vprintfmt.constprop.0+0x26>
      if (width < 0)
    8001a5bc:	ffffc793          	not	a5,t6
    8001a5c0:	97fd                	sra	a5,a5,0x3f
    8001a5c2:	00fff7b3          	and	a5,t6,a5
        ch = *fmt;
    8001a5c6:	00174683          	lbu	a3,1(a4)
      if (width < 0)
    8001a5ca:	00078f9b          	sext.w	t6,a5
    switch (ch = *(unsigned char *) fmt++) {
    8001a5ce:	872e                	mv	a4,a1
      goto reswitch;
    8001a5d0:	bb41                	j	8001a360 <vprintfmt.constprop.0+0x46>
    **pstr = ch;
    8001a5d2:	4218                	lw	a4,0(a2)
    8001a5d4:	611c                	ld	a5,0(a0)
      putch(va_arg(ap, int), putdat);
    8001a5d6:	0621                	add	a2,a2,8
    **pstr = ch;
    8001a5d8:	00e78023          	sb	a4,0(a5)
    (*pstr)++;
    8001a5dc:	611c                	ld	a5,0(a0)
    8001a5de:	0785                	add	a5,a5,1
    8001a5e0:	e11c                	sd	a5,0(a0)
  }
    8001a5e2:	bbb9                	j	8001a340 <vprintfmt.constprop.0+0x26>
    if (num < base)
    8001a5e4:	4381                	li	t2,0
    8001a5e6:	bdad                	j	8001a460 <vprintfmt.constprop.0+0x146>
    return va_arg(*ap, int);
    8001a5e8:	4218                	lw	a4,0(a2)
    8001a5ea:	bdc1                	j	8001a4ba <vprintfmt.constprop.0+0x1a0>
    switch (ch = *(unsigned char *) fmt++) {
    8001a5ec:	4829                	li	a6,10
    8001a5ee:	b5d5                	j	8001a4d2 <vprintfmt.constprop.0+0x1b8>
    8001a5f0:	4821                	li	a6,8
    8001a5f2:	b5c5                	j	8001a4d2 <vprintfmt.constprop.0+0x1b8>
    **pstr = ch;
    8001a5f4:	02d00613          	li	a2,45
    8001a5f8:	00c78023          	sb	a2,0(a5)
    (*pstr)++;
    8001a5fc:	611c                	ld	a5,0(a0)
        num = -(long long) num;
    8001a5fe:	40e00733          	neg	a4,a4
    8001a602:	8636                	mv	a2,a3
    (*pstr)++;
    8001a604:	0785                	add	a5,a5,1
    8001a606:	e11c                	sd	a5,0(a0)
        num = -(long long) num;
    8001a608:	4829                	li	a6,10
    8001a60a:	bd05                	j	8001a43a <vprintfmt.constprop.0+0x120>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a60c:	58fd                	li	a7,-1
    8001a60e:	387d                	addw	a6,a6,-1 # fff <_test_table_size+0xffe>
    8001a610:	f31806e3          	beq	a6,a7,8001a53c <vprintfmt.constprop.0+0x222>
    **pstr = ch;
    8001a614:	6114                	ld	a3,0(a0)
        p++;
    8001a616:	0705                	add	a4,a4,1
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a618:	3ffd                	addw	t6,t6,-1
    **pstr = ch;
    8001a61a:	00f68023          	sb	a5,0(a3)
    (*pstr)++;
    8001a61e:	611c                	ld	a5,0(a0)
    8001a620:	0785                	add	a5,a5,1
    8001a622:	e11c                	sd	a5,0(a0)
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001a624:	00074783          	lbu	a5,0(a4)
    8001a628:	f3fd                	bnez	a5,8001a60e <vprintfmt.constprop.0+0x2f4>
    8001a62a:	bf09                	j	8001a53c <vprintfmt.constprop.0+0x222>
    switch (ch = *(unsigned char *) fmt++) {
    8001a62c:	872e                	mv	a4,a1
    8001a62e:	bb7d                	j	8001a3ec <vprintfmt.constprop.0+0xd2>

000000008001a630 <vprintfmt.constprop.1>:
static void vprintfmt(void (*putch)(int, void**), void **putdat, const char *fmt, va_list ap)
    8001a630:	b6010113          	add	sp,sp,-1184
    8001a634:	14f10713          	add	a4,sp,335
    8001a638:	fc077713          	and	a4,a4,-64
    8001a63c:	48913823          	sd	s1,1168(sp)
    8001a640:	45b13023          	sd	s11,1088(sp)
    8001a644:	48813c23          	sd	s0,1176(sp)
    8001a648:	49213423          	sd	s2,1160(sp)
    8001a64c:	49313023          	sd	s3,1152(sp)
    8001a650:	47413c23          	sd	s4,1144(sp)
    8001a654:	47513823          	sd	s5,1136(sp)
    8001a658:	47613423          	sd	s6,1128(sp)
    8001a65c:	47713023          	sd	s7,1120(sp)
    8001a660:	45813c23          	sd	s8,1112(sp)
    8001a664:	45913823          	sd	s9,1104(sp)
    8001a668:	45a13423          	sd	s10,1096(sp)
    while ((ch = *(unsigned char *) fmt) != '%') {
    8001a66c:	02500893          	li	a7,37
  buf[buflen++] = ch;
    8001a670:	00023697          	auipc	a3,0x23
    8001a674:	a6468693          	add	a3,a3,-1436 # 8003d0d4 <buflen.2>
    8001a678:	00023617          	auipc	a2,0x23
    8001a67c:	a0860613          	add	a2,a2,-1528 # 8003d080 <buf.1>
  if (ch == '\n' || buflen == sizeof(buf))
    8001a680:	4329                	li	t1,10
  magic_mem[0] = which;
    8001a682:	04000813          	li	a6,64
  magic_mem[1] = arg0;
    8001a686:	4f05                	li	t5,1
  tohost = (uintptr_t)magic_mem;
    8001a688:	2c070493          	add	s1,a4,704
    8001a68c:	0000cd97          	auipc	s11,0xc
    8001a690:	974d8d93          	add	s11,s11,-1676 # 80026000 <tohost>
    8001a694:	0000c797          	auipc	a5,0xc
    8001a698:	9ac78793          	add	a5,a5,-1620 # 80026040 <fromhost>
    while ((ch = *(unsigned char *) fmt) != '%') {
    8001a69c:	00054f83          	lbu	t6,0(a0)
    8001a6a0:	000f829b          	sext.w	t0,t6
    8001a6a4:	071f8463          	beq	t6,a7,8001a70c <vprintfmt.constprop.1+0xdc>
      if (ch == '\0')
    8001a6a8:	0a028063          	beqz	t0,8001a748 <vprintfmt.constprop.1+0x118>
  buf[buflen++] = ch;
    8001a6ac:	0006ae83          	lw	t4,0(a3)
      fmt++;
    8001a6b0:	0505                	add	a0,a0,1
  buf[buflen++] = ch;
    8001a6b2:	001e8e1b          	addw	t3,t4,1
    8001a6b6:	9eb2                	add	t4,t4,a2
    8001a6b8:	01c6a023          	sw	t3,0(a3)
    8001a6bc:	01fe8023          	sb	t6,0(t4)
  if (ch == '\n' || buflen == sizeof(buf))
    8001a6c0:	00628463          	beq	t0,t1,8001a6c8 <vprintfmt.constprop.1+0x98>
    8001a6c4:	fd0e1ce3          	bne	t3,a6,8001a69c <vprintfmt.constprop.1+0x6c>
  magic_mem[0] = which;
    8001a6c8:	2d073023          	sd	a6,704(a4)
  magic_mem[1] = arg0;
    8001a6cc:	2de73423          	sd	t5,712(a4)
  magic_mem[2] = arg1;
    8001a6d0:	2cc73823          	sd	a2,720(a4)
  magic_mem[3] = arg2;
    8001a6d4:	2dc73c23          	sd	t3,728(a4)
  __sync_synchronize();
    8001a6d8:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001a6dc:	009db023          	sd	s1,0(s11)
  while (fromhost == 0)
    8001a6e0:	0007be03          	ld	t3,0(a5)
    8001a6e4:	fe0e0ee3          	beqz	t3,8001a6e0 <vprintfmt.constprop.1+0xb0>
  fromhost = 0;
    8001a6e8:	0000ce17          	auipc	t3,0xc
    8001a6ec:	940e3c23          	sd	zero,-1704(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001a6f0:	0ff0000f          	fence
  return magic_mem[0];
    8001a6f4:	2c073e03          	ld	t3,704(a4)
    buflen = 0;
    8001a6f8:	00023e17          	auipc	t3,0x23
    8001a6fc:	9c0e2e23          	sw	zero,-1572(t3) # 8003d0d4 <buflen.2>
    while ((ch = *(unsigned char *) fmt) != '%') {
    8001a700:	00054f83          	lbu	t6,0(a0)
    8001a704:	000f829b          	sext.w	t0,t6
    8001a708:	fb1f90e3          	bne	t6,a7,8001a6a8 <vprintfmt.constprop.1+0x78>
    switch (ch = *(unsigned char *) fmt++) {
    8001a70c:	00154903          	lbu	s2,1(a0)
    fmt++;
    8001a710:	00150413          	add	s0,a0,1
    8001a714:	82a2                	mv	t0,s0
    padc = ' ';
    8001a716:	02000a13          	li	s4,32
    precision = -1;
    8001a71a:	5e7d                	li	t3,-1
    width = -1;
    8001a71c:	5efd                	li	t4,-1
    lflag = 0;
    8001a71e:	4381                	li	t2,0
    switch (ch = *(unsigned char *) fmt++) {
    8001a720:	fdd90f9b          	addw	t6,s2,-35
    8001a724:	0fffff93          	zext.b	t6,t6
    8001a728:	05500993          	li	s3,85
    8001a72c:	00128513          	add	a0,t0,1
    8001a730:	07f9e563          	bltu	s3,t6,8001a79a <vprintfmt.constprop.1+0x16a>
    8001a734:	00002997          	auipc	s3,0x2
    8001a738:	6c898993          	add	s3,s3,1736 # 8001cdfc <__func__.1+0x16c>
    8001a73c:	0f8a                	sll	t6,t6,0x2
    8001a73e:	9fce                	add	t6,t6,s3
    8001a740:	000faf83          	lw	t6,0(t6)
    8001a744:	9fce                	add	t6,t6,s3
    8001a746:	8f82                	jr	t6
}
    8001a748:	49813403          	ld	s0,1176(sp)
    8001a74c:	49013483          	ld	s1,1168(sp)
    8001a750:	48813903          	ld	s2,1160(sp)
    8001a754:	48013983          	ld	s3,1152(sp)
    8001a758:	47813a03          	ld	s4,1144(sp)
    8001a75c:	47013a83          	ld	s5,1136(sp)
    8001a760:	46813b03          	ld	s6,1128(sp)
    8001a764:	46013b83          	ld	s7,1120(sp)
    8001a768:	45813c03          	ld	s8,1112(sp)
    8001a76c:	45013c83          	ld	s9,1104(sp)
    8001a770:	44813d03          	ld	s10,1096(sp)
    8001a774:	44013d83          	ld	s11,1088(sp)
    8001a778:	4a010113          	add	sp,sp,1184
    8001a77c:	8082                	ret
      padc = '0';
    8001a77e:	8a4a                	mv	s4,s2
      goto reswitch;
    8001a780:	0012c903          	lbu	s2,1(t0)
    switch (ch = *(unsigned char *) fmt++) {
    8001a784:	05500993          	li	s3,85
    8001a788:	82aa                	mv	t0,a0
    8001a78a:	fdd90f9b          	addw	t6,s2,-35
    8001a78e:	0fffff93          	zext.b	t6,t6
    8001a792:	00128513          	add	a0,t0,1
    8001a796:	f9f9ffe3          	bgeu	s3,t6,8001a734 <vprintfmt.constprop.1+0x104>
  buf[buflen++] = ch;
    8001a79a:	00023e97          	auipc	t4,0x23
    8001a79e:	93ae8e93          	add	t4,t4,-1734 # 8003d0d4 <buflen.2>
    8001a7a2:	000ea503          	lw	a0,0(t4)
    8001a7a6:	00023397          	auipc	t2,0x23
    8001a7aa:	8da38393          	add	t2,t2,-1830 # 8003d080 <buf.1>
    8001a7ae:	00150e1b          	addw	t3,a0,1
    8001a7b2:	01cea023          	sw	t3,0(t4)
    8001a7b6:	951e                	add	a0,a0,t2
    8001a7b8:	02500e93          	li	t4,37
    8001a7bc:	01d50023          	sb	t4,0(a0)
  if (ch == '\n' || buflen == sizeof(buf))
    8001a7c0:	04000513          	li	a0,64
    8001a7c4:	5eae0963          	beq	t3,a0,8001adb6 <vprintfmt.constprop.1+0x786>
      fmt = last_fmt;
    8001a7c8:	8522                	mv	a0,s0
    8001a7ca:	bdc9                	j	8001a69c <vprintfmt.constprop.1+0x6c>
        precision = precision * 10 + ch - '0';
    8001a7cc:	fd090e1b          	addw	t3,s2,-48
        ch = *fmt;
    8001a7d0:	0012c903          	lbu	s2,1(t0)
        if (ch < '0' || ch > '9')
    8001a7d4:	42a5                	li	t0,9
    8001a7d6:	fd09099b          	addw	s3,s2,-48
        ch = *fmt;
    8001a7da:	00090f9b          	sext.w	t6,s2
        if (ch < '0' || ch > '9')
    8001a7de:	7932e963          	bltu	t0,s3,8001af70 <vprintfmt.constprop.1+0x940>
    switch (ch = *(unsigned char *) fmt++) {
    8001a7e2:	82aa                	mv	t0,a0
        if (ch < '0' || ch > '9')
    8001a7e4:	4aa5                	li	s5,9
        ch = *fmt;
    8001a7e6:	0012c903          	lbu	s2,1(t0)
        precision = precision * 10 + ch - '0';
    8001a7ea:	002e151b          	sllw	a0,t3,0x2
    8001a7ee:	01c5053b          	addw	a0,a0,t3
    8001a7f2:	0015151b          	sllw	a0,a0,0x1
    8001a7f6:	01f5053b          	addw	a0,a0,t6
        if (ch < '0' || ch > '9')
    8001a7fa:	fd09099b          	addw	s3,s2,-48
      for (precision = 0; ; ++fmt) {
    8001a7fe:	0285                	add	t0,t0,1
        precision = precision * 10 + ch - '0';
    8001a800:	fd050e1b          	addw	t3,a0,-48
        ch = *fmt;
    8001a804:	00090f9b          	sext.w	t6,s2
        if (ch < '0' || ch > '9')
    8001a808:	fd3affe3          	bgeu	s5,s3,8001a7e6 <vprintfmt.constprop.1+0x1b6>
      if (width < 0)
    8001a80c:	f00edae3          	bgez	t4,8001a720 <vprintfmt.constprop.1+0xf0>
        width = precision, precision = -1;
    8001a810:	8ef2                	mv	t4,t3
    8001a812:	5e7d                	li	t3,-1
    8001a814:	b731                	j	8001a720 <vprintfmt.constprop.1+0xf0>
        ch = *fmt;
    8001a816:	0012c903          	lbu	s2,1(t0)
    switch (ch = *(unsigned char *) fmt++) {
    8001a81a:	82aa                	mv	t0,a0
      goto reswitch;
    8001a81c:	b711                	j	8001a720 <vprintfmt.constprop.1+0xf0>
  buf[buflen++] = ch;
    8001a81e:	00023f97          	auipc	t6,0x23
    8001a822:	8b6f8f93          	add	t6,t6,-1866 # 8003d0d4 <buflen.2>
    8001a826:	000fae03          	lw	t3,0(t6)
    8001a82a:	00023397          	auipc	t2,0x23
    8001a82e:	85638393          	add	t2,t2,-1962 # 8003d080 <buf.1>
    8001a832:	001e0e9b          	addw	t4,t3,1
    8001a836:	01dfa023          	sw	t4,0(t6)
    8001a83a:	9e1e                	add	t3,t3,t2
    8001a83c:	02500f93          	li	t6,37
    8001a840:	01fe0023          	sb	t6,0(t3)
  if (ch == '\n' || buflen == sizeof(buf))
    8001a844:	04000e13          	li	t3,64
    8001a848:	e5ce9ae3          	bne	t4,t3,8001a69c <vprintfmt.constprop.1+0x6c>
  magic_mem[0] = which;
    8001a84c:	05d73023          	sd	t4,64(a4)
  magic_mem[1] = arg0;
    8001a850:	4e05                	li	t3,1
    8001a852:	05c73423          	sd	t3,72(a4)
  magic_mem[2] = arg1;
    8001a856:	04773823          	sd	t2,80(a4)
  magic_mem[3] = arg2;
    8001a85a:	05d73c23          	sd	t4,88(a4)
  __sync_synchronize();
    8001a85e:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001a862:	04070e13          	add	t3,a4,64
    8001a866:	0000be97          	auipc	t4,0xb
    8001a86a:	79cebd23          	sd	t3,1946(t4) # 80026000 <tohost>
  while (fromhost == 0)
    8001a86e:	0000be17          	auipc	t3,0xb
    8001a872:	7d2e0e13          	add	t3,t3,2002 # 80026040 <fromhost>
    8001a876:	000e3e83          	ld	t4,0(t3)
    8001a87a:	fe0e8ee3          	beqz	t4,8001a876 <vprintfmt.constprop.1+0x246>
  fromhost = 0;
    8001a87e:	0000be17          	auipc	t3,0xb
    8001a882:	7c0e3123          	sd	zero,1986(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001a886:	0ff0000f          	fence
    buflen = 0;
    8001a88a:	00023e17          	auipc	t3,0x23
    8001a88e:	840e2523          	sw	zero,-1974(t3) # 8003d0d4 <buflen.2>
  return magic_mem[0];
    8001a892:	04073e03          	ld	t3,64(a4)
    buflen = 0;
    8001a896:	b519                	j	8001a69c <vprintfmt.constprop.1+0x6c>
      precision = va_arg(ap, int);
    8001a898:	0005ae03          	lw	t3,0(a1)
        ch = *fmt;
    8001a89c:	0012c903          	lbu	s2,1(t0)
      precision = va_arg(ap, int);
    8001a8a0:	05a1                	add	a1,a1,8
    switch (ch = *(unsigned char *) fmt++) {
    8001a8a2:	82aa                	mv	t0,a0
      goto process_precision;
    8001a8a4:	b7a5                	j	8001a80c <vprintfmt.constprop.1+0x1dc>
  buf[buflen++] = ch;
    8001a8a6:	00023997          	auipc	s3,0x23
    8001a8aa:	82e98993          	add	s3,s3,-2002 # 8003d0d4 <buflen.2>
    8001a8ae:	0009af83          	lw	t6,0(s3)
    8001a8b2:	00022397          	auipc	t2,0x22
    8001a8b6:	7ce38393          	add	t2,t2,1998 # 8003d080 <buf.1>
    8001a8ba:	03000293          	li	t0,48
    8001a8be:	01f38433          	add	s0,t2,t6
    8001a8c2:	001f8e1b          	addw	t3,t6,1
    8001a8c6:	00540023          	sb	t0,0(s0)
    8001a8ca:	01c9a023          	sw	t3,0(s3)
  if (ch == '\n' || buflen == sizeof(buf))
    8001a8ce:	04000413          	li	s0,64
    8001a8d2:	568e0b63          	beq	t3,s0,8001ae48 <vprintfmt.constprop.1+0x818>
  buf[buflen++] = ch;
    8001a8d6:	002f829b          	addw	t0,t6,2
    8001a8da:	0059a023          	sw	t0,0(s3)
    8001a8de:	01c38fb3          	add	t6,t2,t3
    8001a8e2:	00028e1b          	sext.w	t3,t0
    8001a8e6:	07800293          	li	t0,120
    8001a8ea:	005f8023          	sb	t0,0(t6)
  if (ch == '\n' || buflen == sizeof(buf))
    8001a8ee:	508e1963          	bne	t3,s0,8001ae00 <vprintfmt.constprop.1+0x7d0>
  magic_mem[0] = which;
    8001a8f2:	11c73023          	sd	t3,256(a4)
  magic_mem[1] = arg0;
    8001a8f6:	4f85                	li	t6,1
    8001a8f8:	11f73423          	sd	t6,264(a4)
  magic_mem[2] = arg1;
    8001a8fc:	10773823          	sd	t2,272(a4)
  magic_mem[3] = arg2;
    8001a900:	11c73c23          	sd	t3,280(a4)
  __sync_synchronize();
    8001a904:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001a908:	10070e13          	add	t3,a4,256
    8001a90c:	0000bf97          	auipc	t6,0xb
    8001a910:	6fcfba23          	sd	t3,1780(t6) # 80026000 <tohost>
  while (fromhost == 0)
    8001a914:	0000be17          	auipc	t3,0xb
    8001a918:	72ce0e13          	add	t3,t3,1836 # 80026040 <fromhost>
    8001a91c:	000e3f83          	ld	t6,0(t3)
    8001a920:	fe0f8ee3          	beqz	t6,8001a91c <vprintfmt.constprop.1+0x2ec>
  fromhost = 0;
    8001a924:	0000be17          	auipc	t3,0xb
    8001a928:	700e3e23          	sd	zero,1820(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001a92c:	0ff0000f          	fence
    buflen = 0;
    8001a930:	00022e17          	auipc	t3,0x22
    8001a934:	7a0e2223          	sw	zero,1956(t3) # 8003d0d4 <buflen.2>
  return magic_mem[0];
    8001a938:	10073e03          	ld	t3,256(a4)
    buflen = 0;
    8001a93c:	42c1                	li	t0,16
    8001a93e:	4e01                	li	t3,0
    8001a940:	00858413          	add	s0,a1,8
    8001a944:	a1c9                	j	8001ae06 <vprintfmt.constprop.1+0x7d6>
  if (lflag >= 2)
    8001a946:	4e05                	li	t3,1
      precision = va_arg(ap, int);
    8001a948:	00858293          	add	t0,a1,8
  if (lflag >= 2)
    8001a94c:	007e4463          	blt	t3,t2,8001a954 <vprintfmt.constprop.1+0x324>
  else if (lflag)
    8001a950:	4a038563          	beqz	t2,8001adfa <vprintfmt.constprop.1+0x7ca>
    return va_arg(*ap, long);
    8001a954:	0005bf83          	ld	t6,0(a1)
  buf[buflen++] = ch;
    8001a958:	00022997          	auipc	s3,0x22
    8001a95c:	77c98993          	add	s3,s3,1916 # 8003d0d4 <buflen.2>
    8001a960:	0009ae03          	lw	t3,0(s3)
      if ((long long) num < 0) {
    8001a964:	4a0fc963          	bltz	t6,8001ae16 <vprintfmt.constprop.1+0x7e6>
      num = getint(&ap, lflag);
    8001a968:	8596                	mv	a1,t0
    8001a96a:	00022397          	auipc	t2,0x22
    8001a96e:	71638393          	add	t2,t2,1814 # 8003d080 <buf.1>
    8001a972:	42a9                	li	t0,10
    digs[pos++] = num % base;
    8001a974:	025ffab3          	remu	s5,t6,t0
    8001a978:	01410913          	add	s2,sp,20
    8001a97c:	4405                	li	s0,1
    8001a97e:	c856                	sw	s5,16(sp)
    if (num < base)
    8001a980:	425fe963          	bltu	t6,t0,8001adb2 <vprintfmt.constprop.1+0x782>
    num /= base;
    8001a984:	025fdfb3          	divu	t6,t6,t0
    if (num < base)
    8001a988:	0911                	add	s2,s2,4
    8001a98a:	8aa2                	mv	s5,s0
    digs[pos++] = num % base;
    8001a98c:	2405                	addw	s0,s0,1
    8001a98e:	025ffb33          	remu	s6,t6,t0
    8001a992:	ff692e23          	sw	s6,-4(s2)
    if (num < base)
    8001a996:	fe5ff7e3          	bgeu	t6,t0,8001a984 <vprintfmt.constprop.1+0x354>
  while (width-- > pos)
    8001a99a:	fffe8f9b          	addw	t6,t4,-1
    8001a99e:	fff4091b          	addw	s2,s0,-1
    8001a9a2:	07d45c63          	bge	s0,t4,8001aa1a <vprintfmt.constprop.1+0x3ea>
  if (ch == '\n' || buflen == sizeof(buf))
    8001a9a6:	04000413          	li	s0,64
  magic_mem[1] = arg0;
    8001a9aa:	4c05                	li	s8,1
  tohost = (uintptr_t)magic_mem;
    8001a9ac:	0c070b93          	add	s7,a4,192
    8001a9b0:	0000bb17          	auipc	s6,0xb
    8001a9b4:	650b0b13          	add	s6,s6,1616 # 80026000 <tohost>
    8001a9b8:	0000be97          	auipc	t4,0xb
    8001a9bc:	688e8e93          	add	t4,t4,1672 # 80026040 <fromhost>
    8001a9c0:	a021                	j	8001a9c8 <vprintfmt.constprop.1+0x398>
  while (width-- > pos)
    8001a9c2:	3ffd                	addw	t6,t6,-1
    8001a9c4:	05f90b63          	beq	s2,t6,8001aa1a <vprintfmt.constprop.1+0x3ea>
  buf[buflen++] = ch;
    8001a9c8:	001e029b          	addw	t0,t3,1
    8001a9cc:	9e1e                	add	t3,t3,t2
    8001a9ce:	014e0023          	sb	s4,0(t3)
    8001a9d2:	0059a023          	sw	t0,0(s3)
    8001a9d6:	00028e1b          	sext.w	t3,t0
  if (ch == '\n' || buflen == sizeof(buf))
    8001a9da:	fe8e14e3          	bne	t3,s0,8001a9c2 <vprintfmt.constprop.1+0x392>
  magic_mem[0] = which;
    8001a9de:	e360                	sd	s0,192(a4)
  magic_mem[1] = arg0;
    8001a9e0:	0d873423          	sd	s8,200(a4)
  magic_mem[2] = arg1;
    8001a9e4:	0c773823          	sd	t2,208(a4)
  magic_mem[3] = arg2;
    8001a9e8:	ef60                	sd	s0,216(a4)
  __sync_synchronize();
    8001a9ea:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001a9ee:	017b3023          	sd	s7,0(s6)
  while (fromhost == 0)
    8001a9f2:	000ebe03          	ld	t3,0(t4)
    8001a9f6:	fe0e0ee3          	beqz	t3,8001a9f2 <vprintfmt.constprop.1+0x3c2>
  fromhost = 0;
    8001a9fa:	0000be17          	auipc	t3,0xb
    8001a9fe:	640e3323          	sd	zero,1606(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001aa02:	0ff0000f          	fence
  return magic_mem[0];
    8001aa06:	0c073e03          	ld	t3,192(a4)
  while (width-- > pos)
    8001aa0a:	3ffd                	addw	t6,t6,-1
    buflen = 0;
    8001aa0c:	00022e17          	auipc	t3,0x22
    8001aa10:	6c0e2423          	sw	zero,1736(t3) # 8003d0d4 <buflen.2>
    8001aa14:	4e01                	li	t3,0
  while (width-- > pos)
    8001aa16:	fbf919e3          	bne	s2,t6,8001a9c8 <vprintfmt.constprop.1+0x398>
    8001aa1a:	0a8a                	sll	s5,s5,0x2
    8001aa1c:	010a8413          	add	s0,s5,16 # 20010 <_test_table_size+0x2000f>
    8001aa20:	002402b3          	add	t0,s0,sp
    8001aa24:	00c10a93          	add	s5,sp,12
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    8001aa28:	4a25                	li	s4,9
  magic_mem[0] = which;
    8001aa2a:	04000913          	li	s2,64
  magic_mem[1] = arg0;
    8001aa2e:	4c85                	li	s9,1
  tohost = (uintptr_t)magic_mem;
    8001aa30:	08070c13          	add	s8,a4,128
    8001aa34:	0000bb97          	auipc	s7,0xb
    8001aa38:	5ccb8b93          	add	s7,s7,1484 # 80026000 <tohost>
    8001aa3c:	0000bf97          	auipc	t6,0xb
    8001aa40:	604f8f93          	add	t6,t6,1540 # 80026040 <fromhost>
  if (ch == '\n' || buflen == sizeof(buf))
    8001aa44:	4b29                	li	s6,10
    8001aa46:	a831                	j	8001aa62 <vprintfmt.constprop.1+0x432>
  buf[buflen++] = ch;
    8001aa48:	9e1e                	add	t3,t3,t2
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    8001aa4a:	030e8e9b          	addw	t4,t4,48
  buf[buflen++] = ch;
    8001aa4e:	0089a023          	sw	s0,0(s3)
    8001aa52:	01de0023          	sb	t4,0(t3)
  if (ch == '\n' || buflen == sizeof(buf))
    8001aa56:	8e22                	mv	t3,s0
    8001aa58:	23240663          	beq	s0,s2,8001ac84 <vprintfmt.constprop.1+0x654>
  while (pos-- > 0)
    8001aa5c:	12f1                	add	t0,t0,-4
    8001aa5e:	c25a8fe3          	beq	s5,t0,8001a69c <vprintfmt.constprop.1+0x6c>
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    8001aa62:	0002ae83          	lw	t4,0(t0)
  buf[buflen++] = ch;
    8001aa66:	001e041b          	addw	s0,t3,1
    putch(digs[pos] + (digs[pos] >= 10 ? 'a' - 10 : '0'), putdat);
    8001aa6a:	fdda7fe3          	bgeu	s4,t4,8001aa48 <vprintfmt.constprop.1+0x418>
    8001aa6e:	057e8e9b          	addw	t4,t4,87
  buf[buflen++] = ch;
    8001aa72:	9e1e                	add	t3,t3,t2
    8001aa74:	0089a023          	sw	s0,0(s3)
    8001aa78:	01de0023          	sb	t4,0(t3)
  if (ch == '\n' || buflen == sizeof(buf))
    8001aa7c:	fd6e9de3          	bne	t4,s6,8001aa56 <vprintfmt.constprop.1+0x426>
  magic_mem[0] = which;
    8001aa80:	09273023          	sd	s2,128(a4)
  magic_mem[1] = arg0;
    8001aa84:	09973423          	sd	s9,136(a4)
  magic_mem[2] = arg1;
    8001aa88:	08773823          	sd	t2,144(a4)
  magic_mem[3] = arg2;
    8001aa8c:	ef40                	sd	s0,152(a4)
  __sync_synchronize();
    8001aa8e:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001aa92:	018bb023          	sd	s8,0(s7)
  while (fromhost == 0)
    8001aa96:	000fbe03          	ld	t3,0(t6)
    8001aa9a:	fe0e0ee3          	beqz	t3,8001aa96 <vprintfmt.constprop.1+0x466>
  fromhost = 0;
    8001aa9e:	0000be17          	auipc	t3,0xb
    8001aaa2:	5a0e3123          	sd	zero,1442(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001aaa6:	0ff0000f          	fence
  return magic_mem[0];
    8001aaaa:	08073e03          	ld	t3,128(a4)
    buflen = 0;
    8001aaae:	00022e17          	auipc	t3,0x22
    8001aab2:	620e2323          	sw	zero,1574(t3) # 8003d0d4 <buflen.2>
    8001aab6:	4e01                	li	t3,0
    8001aab8:	b755                	j	8001aa5c <vprintfmt.constprop.1+0x42c>
        ch = *fmt;
    8001aaba:	0012c903          	lbu	s2,1(t0)
      lflag++;
    8001aabe:	2385                	addw	t2,t2,1
    switch (ch = *(unsigned char *) fmt++) {
    8001aac0:	82aa                	mv	t0,a0
      goto reswitch;
    8001aac2:	b9b9                	j	8001a720 <vprintfmt.constprop.1+0xf0>
    switch (ch = *(unsigned char *) fmt++) {
    8001aac4:	42c1                	li	t0,16
  buf[buflen++] = ch;
    8001aac6:	00022997          	auipc	s3,0x22
    8001aaca:	60e98993          	add	s3,s3,1550 # 8003d0d4 <buflen.2>
  if (lflag >= 2)
    8001aace:	4f85                	li	t6,1
  buf[buflen++] = ch;
    8001aad0:	0009ae03          	lw	t3,0(s3)
      precision = va_arg(ap, int);
    8001aad4:	00858413          	add	s0,a1,8
  if (lflag >= 2)
    8001aad8:	227fc863          	blt	t6,t2,8001ad08 <vprintfmt.constprop.1+0x6d8>
  else if (lflag)
    8001aadc:	4e039b63          	bnez	t2,8001afd2 <vprintfmt.constprop.1+0x9a2>
    return va_arg(*ap, unsigned int);
    8001aae0:	0005ef83          	lwu	t6,0(a1)
    8001aae4:	00022397          	auipc	t2,0x22
    8001aae8:	59c38393          	add	t2,t2,1436 # 8003d080 <buf.1>
    8001aaec:	85a2                	mv	a1,s0
    8001aaee:	b559                	j	8001a974 <vprintfmt.constprop.1+0x344>
      if ((p = va_arg(ap, char *)) == NULL)
    8001aaf0:	0005b903          	ld	s2,0(a1)
    8001aaf4:	00858413          	add	s0,a1,8
    8001aaf8:	3a090563          	beqz	s2,8001aea2 <vprintfmt.constprop.1+0x872>
      if (width > 0 && padc != '-')
    8001aafc:	01d05c63          	blez	t4,8001ab14 <vprintfmt.constprop.1+0x4e4>
    8001ab00:	02d00593          	li	a1,45
    8001ab04:	3aba1e63          	bne	s4,a1,8001aec0 <vprintfmt.constprop.1+0x890>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001ab08:	00094583          	lbu	a1,0(s2)
    8001ab0c:	00058f9b          	sext.w	t6,a1
    8001ab10:	e981                	bnez	a1,8001ab20 <vprintfmt.constprop.1+0x4f0>
    8001ab12:	ac19                	j	8001ad28 <vprintfmt.constprop.1+0x6f8>
    8001ab14:	00094583          	lbu	a1,0(s2)
    8001ab18:	00058f9b          	sext.w	t6,a1
    8001ab1c:	1e058e63          	beqz	a1,8001ad18 <vprintfmt.constprop.1+0x6e8>
  tohost = (uintptr_t)magic_mem;
    8001ab20:	20070c93          	add	s9,a4,512
    8001ab24:	e466                	sd	s9,8(sp)
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001ab26:	5c7d                	li	s8,-1
  buf[buflen++] = ch;
    8001ab28:	00022297          	auipc	t0,0x22
    8001ab2c:	5ac28293          	add	t0,t0,1452 # 8003d0d4 <buflen.2>
    8001ab30:	00022a17          	auipc	s4,0x22
    8001ab34:	550a0a13          	add	s4,s4,1360 # 8003d080 <buf.1>
  if (ch == '\n' || buflen == sizeof(buf))
    8001ab38:	4ba9                	li	s7,10
  magic_mem[0] = which;
    8001ab3a:	04000b13          	li	s6,64
  magic_mem[1] = arg0;
    8001ab3e:	4d05                	li	s10,1
    8001ab40:	0000b997          	auipc	s3,0xb
    8001ab44:	50098993          	add	s3,s3,1280 # 80026040 <fromhost>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001ab48:	040e4163          	bltz	t3,8001ab8a <vprintfmt.constprop.1+0x55a>
    8001ab4c:	fffe0c9b          	addw	s9,t3,-1
    8001ab50:	1d8c8a63          	beq	s9,s8,8001ad24 <vprintfmt.constprop.1+0x6f4>
  buf[buflen++] = ch;
    8001ab54:	0002aa83          	lw	s5,0(t0)
    8001ab58:	001a839b          	addw	t2,s5,1
    8001ab5c:	9ad2                	add	s5,s5,s4
    8001ab5e:	0072a023          	sw	t2,0(t0)
    8001ab62:	00ba8023          	sb	a1,0(s5)
  if (ch == '\n' || buflen == sizeof(buf))
    8001ab66:	037f8e63          	beq	t6,s7,8001aba2 <vprintfmt.constprop.1+0x572>
    8001ab6a:	03638c63          	beq	t2,s6,8001aba2 <vprintfmt.constprop.1+0x572>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001ab6e:	00194583          	lbu	a1,1(s2)
    8001ab72:	3efd                	addw	t4,t4,-1
    8001ab74:	83f6                	mv	t2,t4
        p++;
    8001ab76:	0905                	add	s2,s2,1
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001ab78:	00058f9b          	sext.w	t6,a1
    8001ab7c:	1a058463          	beqz	a1,8001ad24 <vprintfmt.constprop.1+0x6f4>
    8001ab80:	100e4563          	bltz	t3,8001ac8a <vprintfmt.constprop.1+0x65a>
    8001ab84:	8e66                	mv	t3,s9
    8001ab86:	fc0e53e3          	bgez	t3,8001ab4c <vprintfmt.constprop.1+0x51c>
  buf[buflen++] = ch;
    8001ab8a:	0002aa83          	lw	s5,0(t0)
    8001ab8e:	8cf2                	mv	s9,t3
    8001ab90:	001a839b          	addw	t2,s5,1
    8001ab94:	9ad2                	add	s5,s5,s4
    8001ab96:	0072a023          	sw	t2,0(t0)
    8001ab9a:	00ba8023          	sb	a1,0(s5)
  if (ch == '\n' || buflen == sizeof(buf))
    8001ab9e:	fd7f96e3          	bne	t6,s7,8001ab6a <vprintfmt.constprop.1+0x53a>
  magic_mem[0] = which;
    8001aba2:	21673023          	sd	s6,512(a4)
  magic_mem[1] = arg0;
    8001aba6:	21a73423          	sd	s10,520(a4)
  magic_mem[2] = arg1;
    8001abaa:	21473823          	sd	s4,528(a4)
  magic_mem[3] = arg2;
    8001abae:	20773c23          	sd	t2,536(a4)
  __sync_synchronize();
    8001abb2:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001abb6:	6fa2                	ld	t6,8(sp)
    8001abb8:	0000b597          	auipc	a1,0xb
    8001abbc:	44858593          	add	a1,a1,1096 # 80026000 <tohost>
    8001abc0:	01f5b023          	sd	t6,0(a1)
  while (fromhost == 0)
    8001abc4:	0009b583          	ld	a1,0(s3)
    8001abc8:	ddf5                	beqz	a1,8001abc4 <vprintfmt.constprop.1+0x594>
  fromhost = 0;
    8001abca:	0000b597          	auipc	a1,0xb
    8001abce:	4605bb23          	sd	zero,1142(a1) # 80026040 <fromhost>
  __sync_synchronize();
    8001abd2:	0ff0000f          	fence
  return magic_mem[0];
    8001abd6:	20073583          	ld	a1,512(a4)
    buflen = 0;
    8001abda:	00022597          	auipc	a1,0x22
    8001abde:	4e05ad23          	sw	zero,1274(a1) # 8003d0d4 <buflen.2>
    8001abe2:	b771                	j	8001ab6e <vprintfmt.constprop.1+0x53e>
      if (width < 0)
    8001abe4:	fffecf93          	not	t6,t4
    8001abe8:	43ffdf93          	sra	t6,t6,0x3f
    8001abec:	01fefeb3          	and	t4,t4,t6
        ch = *fmt;
    8001abf0:	0012c903          	lbu	s2,1(t0)
      if (width < 0)
    8001abf4:	2e81                	sext.w	t4,t4
    switch (ch = *(unsigned char *) fmt++) {
    8001abf6:	82aa                	mv	t0,a0
      goto reswitch;
    8001abf8:	b625                	j	8001a720 <vprintfmt.constprop.1+0xf0>
  buf[buflen++] = ch;
    8001abfa:	00022297          	auipc	t0,0x22
    8001abfe:	4da28293          	add	t0,t0,1242 # 8003d0d4 <buflen.2>
    8001ac02:	0002ae83          	lw	t4,0(t0)
      putch(va_arg(ap, int), putdat);
    8001ac06:	0005af83          	lw	t6,0(a1)
  buf[buflen++] = ch;
    8001ac0a:	00022397          	auipc	t2,0x22
    8001ac0e:	47638393          	add	t2,t2,1142 # 8003d080 <buf.1>
    8001ac12:	001e8e1b          	addw	t3,t4,1
    8001ac16:	9e9e                	add	t4,t4,t2
    8001ac18:	01fe8023          	sb	t6,0(t4)
    8001ac1c:	01c2a023          	sw	t3,0(t0)
  if (ch == '\n' || buflen == sizeof(buf))
    8001ac20:	4ea9                	li	t4,10
    8001ac22:	01df8863          	beq	t6,t4,8001ac32 <vprintfmt.constprop.1+0x602>
    8001ac26:	04000e93          	li	t4,64
    8001ac2a:	01de0463          	beq	t3,t4,8001ac32 <vprintfmt.constprop.1+0x602>
      putch(va_arg(ap, int), putdat);
    8001ac2e:	05a1                	add	a1,a1,8
    8001ac30:	b4b5                	j	8001a69c <vprintfmt.constprop.1+0x6c>
  magic_mem[0] = which;
    8001ac32:	04000e93          	li	t4,64
    8001ac36:	29d73023          	sd	t4,640(a4)
  magic_mem[1] = arg0;
    8001ac3a:	4e85                	li	t4,1
    8001ac3c:	29d73423          	sd	t4,648(a4)
  magic_mem[2] = arg1;
    8001ac40:	28773823          	sd	t2,656(a4)
  magic_mem[3] = arg2;
    8001ac44:	29c73c23          	sd	t3,664(a4)
  __sync_synchronize();
    8001ac48:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001ac4c:	28070e13          	add	t3,a4,640
    8001ac50:	0000be97          	auipc	t4,0xb
    8001ac54:	3bceb823          	sd	t3,944(t4) # 80026000 <tohost>
  while (fromhost == 0)
    8001ac58:	0000be17          	auipc	t3,0xb
    8001ac5c:	3e8e0e13          	add	t3,t3,1000 # 80026040 <fromhost>
    8001ac60:	000e3e83          	ld	t4,0(t3)
    8001ac64:	fe0e8ee3          	beqz	t4,8001ac60 <vprintfmt.constprop.1+0x630>
  fromhost = 0;
    8001ac68:	0000be17          	auipc	t3,0xb
    8001ac6c:	3c0e3c23          	sd	zero,984(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001ac70:	0ff0000f          	fence
    buflen = 0;
    8001ac74:	00022e17          	auipc	t3,0x22
    8001ac78:	460e2023          	sw	zero,1120(t3) # 8003d0d4 <buflen.2>
  return magic_mem[0];
    8001ac7c:	28073e03          	ld	t3,640(a4)
      putch(va_arg(ap, int), putdat);
    8001ac80:	05a1                	add	a1,a1,8
    8001ac82:	bc29                	j	8001a69c <vprintfmt.constprop.1+0x6c>
    8001ac84:	04000413          	li	s0,64
    8001ac88:	bbe5                	j	8001aa80 <vprintfmt.constprop.1+0x450>
        p++;
    8001ac8a:	89ca                	mv	s3,s2
  if (ch == '\n' || buflen == sizeof(buf))
    8001ac8c:	4b29                	li	s6,10
  magic_mem[0] = which;
    8001ac8e:	04000a93          	li	s5,64
  magic_mem[1] = arg0;
    8001ac92:	4c85                	li	s9,1
  tohost = (uintptr_t)magic_mem;
    8001ac94:	20070c13          	add	s8,a4,512
    8001ac98:	0000bb97          	auipc	s7,0xb
    8001ac9c:	368b8b93          	add	s7,s7,872 # 80026000 <tohost>
    8001aca0:	0000be97          	auipc	t4,0xb
    8001aca4:	3a0e8e93          	add	t4,t4,928 # 80026040 <fromhost>
    8001aca8:	a039                	j	8001acb6 <vprintfmt.constprop.1+0x686>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001acaa:	0019c583          	lbu	a1,1(s3)
        p++;
    8001acae:	0985                	add	s3,s3,1
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001acb0:	00058f9b          	sext.w	t6,a1
    8001acb4:	c5a5                	beqz	a1,8001ad1c <vprintfmt.constprop.1+0x6ec>
  buf[buflen++] = ch;
    8001acb6:	0002ad03          	lw	s10,0(t0)
    8001acba:	001d0e1b          	addw	t3,s10,1
    8001acbe:	9d52                	add	s10,s10,s4
    8001acc0:	01c2a023          	sw	t3,0(t0)
    8001acc4:	00bd0023          	sb	a1,0(s10)
  if (ch == '\n' || buflen == sizeof(buf))
    8001acc8:	016f8463          	beq	t6,s6,8001acd0 <vprintfmt.constprop.1+0x6a0>
    8001accc:	fd5e1fe3          	bne	t3,s5,8001acaa <vprintfmt.constprop.1+0x67a>
  magic_mem[0] = which;
    8001acd0:	21573023          	sd	s5,512(a4)
  magic_mem[1] = arg0;
    8001acd4:	21973423          	sd	s9,520(a4)
  magic_mem[2] = arg1;
    8001acd8:	21473823          	sd	s4,528(a4)
  magic_mem[3] = arg2;
    8001acdc:	21c73c23          	sd	t3,536(a4)
  __sync_synchronize();
    8001ace0:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001ace4:	018bb023          	sd	s8,0(s7)
  while (fromhost == 0)
    8001ace8:	000eb583          	ld	a1,0(t4)
    8001acec:	ddf5                	beqz	a1,8001ace8 <vprintfmt.constprop.1+0x6b8>
  fromhost = 0;
    8001acee:	0000b597          	auipc	a1,0xb
    8001acf2:	3405b923          	sd	zero,850(a1) # 80026040 <fromhost>
  __sync_synchronize();
    8001acf6:	0ff0000f          	fence
  return magic_mem[0];
    8001acfa:	20073583          	ld	a1,512(a4)
    buflen = 0;
    8001acfe:	00022597          	auipc	a1,0x22
    8001ad02:	3c05ab23          	sw	zero,982(a1) # 8003d0d4 <buflen.2>
    8001ad06:	b755                	j	8001acaa <vprintfmt.constprop.1+0x67a>
    return va_arg(*ap, unsigned long long);
    8001ad08:	0005bf83          	ld	t6,0(a1)
    8001ad0c:	00022397          	auipc	t2,0x22
    8001ad10:	37438393          	add	t2,t2,884 # 8003d080 <buf.1>
    8001ad14:	85a2                	mv	a1,s0
    8001ad16:	b9b9                	j	8001a974 <vprintfmt.constprop.1+0x344>
      if ((p = va_arg(ap, char *)) == NULL)
    8001ad18:	85a2                	mv	a1,s0
    8001ad1a:	b249                	j	8001a69c <vprintfmt.constprop.1+0x6c>
    8001ad1c:	01238ebb          	addw	t4,t2,s2
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001ad20:	413e8ebb          	subw	t4,t4,s3
      for (; width > 0; width--)
    8001ad24:	ffd05ae3          	blez	t4,8001ad18 <vprintfmt.constprop.1+0x6e8>
  buf[buflen++] = ch;
    8001ad28:	00022997          	auipc	s3,0x22
    8001ad2c:	3ac98993          	add	s3,s3,940 # 8003d0d4 <buflen.2>
    8001ad30:	0009a583          	lw	a1,0(s3)
    8001ad34:	00022397          	auipc	t2,0x22
    8001ad38:	34c38393          	add	t2,t2,844 # 8003d080 <buf.1>
    8001ad3c:	02000913          	li	s2,32
  if (ch == '\n' || buflen == sizeof(buf))
    8001ad40:	04000293          	li	t0,64
  magic_mem[1] = arg0;
    8001ad44:	4b05                	li	s6,1
  tohost = (uintptr_t)magic_mem;
    8001ad46:	1c070a93          	add	s5,a4,448
    8001ad4a:	0000ba17          	auipc	s4,0xb
    8001ad4e:	2b6a0a13          	add	s4,s4,694 # 80026000 <tohost>
    8001ad52:	0000bf97          	auipc	t6,0xb
    8001ad56:	2eef8f93          	add	t6,t6,750 # 80026040 <fromhost>
    8001ad5a:	a021                	j	8001ad62 <vprintfmt.constprop.1+0x732>
      for (; width > 0; width--)
    8001ad5c:	3efd                	addw	t4,t4,-1
    8001ad5e:	fa0e8de3          	beqz	t4,8001ad18 <vprintfmt.constprop.1+0x6e8>
  buf[buflen++] = ch;
    8001ad62:	00158e1b          	addw	t3,a1,1
    8001ad66:	959e                	add	a1,a1,t2
    8001ad68:	01258023          	sb	s2,0(a1)
    8001ad6c:	01c9a023          	sw	t3,0(s3)
    8001ad70:	000e059b          	sext.w	a1,t3
  if (ch == '\n' || buflen == sizeof(buf))
    8001ad74:	fe5594e3          	bne	a1,t0,8001ad5c <vprintfmt.constprop.1+0x72c>
  magic_mem[0] = which;
    8001ad78:	1c573023          	sd	t0,448(a4)
  magic_mem[1] = arg0;
    8001ad7c:	1d673423          	sd	s6,456(a4)
  magic_mem[2] = arg1;
    8001ad80:	1c773823          	sd	t2,464(a4)
  magic_mem[3] = arg2;
    8001ad84:	1c573c23          	sd	t0,472(a4)
  __sync_synchronize();
    8001ad88:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001ad8c:	015a3023          	sd	s5,0(s4)
  while (fromhost == 0)
    8001ad90:	000fb583          	ld	a1,0(t6)
    8001ad94:	ddf5                	beqz	a1,8001ad90 <vprintfmt.constprop.1+0x760>
  fromhost = 0;
    8001ad96:	0000b597          	auipc	a1,0xb
    8001ad9a:	2a05b523          	sd	zero,682(a1) # 80026040 <fromhost>
  __sync_synchronize();
    8001ad9e:	0ff0000f          	fence
  return magic_mem[0];
    8001ada2:	1c073583          	ld	a1,448(a4)
    buflen = 0;
    8001ada6:	00022597          	auipc	a1,0x22
    8001adaa:	3205a723          	sw	zero,814(a1) # 8003d0d4 <buflen.2>
    8001adae:	4581                	li	a1,0
    8001adb0:	b775                	j	8001ad5c <vprintfmt.constprop.1+0x72c>
    if (num < base)
    8001adb2:	4a81                	li	s5,0
    8001adb4:	b6dd                	j	8001a99a <vprintfmt.constprop.1+0x36a>
  magic_mem[0] = which;
    8001adb6:	01c73023          	sd	t3,0(a4)
  magic_mem[1] = arg0;
    8001adba:	4505                	li	a0,1
    8001adbc:	e708                	sd	a0,8(a4)
  magic_mem[2] = arg1;
    8001adbe:	00773823          	sd	t2,16(a4)
  magic_mem[3] = arg2;
    8001adc2:	01c73c23          	sd	t3,24(a4)
  __sync_synchronize();
    8001adc6:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001adca:	0000be17          	auipc	t3,0xb
    8001adce:	276e0e13          	add	t3,t3,630 # 80026040 <fromhost>
    8001add2:	0000b517          	auipc	a0,0xb
    8001add6:	22e53723          	sd	a4,558(a0) # 80026000 <tohost>
  while (fromhost == 0)
    8001adda:	000e3503          	ld	a0,0(t3)
    8001adde:	dd75                	beqz	a0,8001adda <vprintfmt.constprop.1+0x7aa>
  fromhost = 0;
    8001ade0:	0000b517          	auipc	a0,0xb
    8001ade4:	26053023          	sd	zero,608(a0) # 80026040 <fromhost>
  __sync_synchronize();
    8001ade8:	0ff0000f          	fence
  return magic_mem[0];
    8001adec:	6308                	ld	a0,0(a4)
    buflen = 0;
    8001adee:	00022517          	auipc	a0,0x22
    8001adf2:	2e052323          	sw	zero,742(a0) # 8003d0d4 <buflen.2>
      fmt = last_fmt;
    8001adf6:	8522                	mv	a0,s0
    8001adf8:	b055                	j	8001a69c <vprintfmt.constprop.1+0x6c>
    return va_arg(*ap, int);
    8001adfa:	0005af83          	lw	t6,0(a1)
    8001adfe:	bea9                	j	8001a958 <vprintfmt.constprop.1+0x328>
    8001ae00:	42c1                	li	t0,16
    8001ae02:	00858413          	add	s0,a1,8
    return va_arg(*ap, unsigned long);
    8001ae06:	0005bf83          	ld	t6,0(a1)
    8001ae0a:	85a2                	mv	a1,s0
    8001ae0c:	b6a5                	j	8001a974 <vprintfmt.constprop.1+0x344>
    switch (ch = *(unsigned char *) fmt++) {
    8001ae0e:	42a9                	li	t0,10
    8001ae10:	b95d                	j	8001aac6 <vprintfmt.constprop.1+0x496>
    8001ae12:	42a1                	li	t0,8
    8001ae14:	b94d                	j	8001aac6 <vprintfmt.constprop.1+0x496>
  buf[buflen++] = ch;
    8001ae16:	001e059b          	addw	a1,t3,1
    8001ae1a:	00022397          	auipc	t2,0x22
    8001ae1e:	26638393          	add	t2,t2,614 # 8003d080 <buf.1>
    8001ae22:	01c38433          	add	s0,t2,t3
    8001ae26:	00b9a023          	sw	a1,0(s3)
    8001ae2a:	00058e1b          	sext.w	t3,a1
    8001ae2e:	02d00593          	li	a1,45
    8001ae32:	00b40023          	sb	a1,0(s0)
  if (ch == '\n' || buflen == sizeof(buf))
    8001ae36:	04000593          	li	a1,64
    8001ae3a:	12be0d63          	beq	t3,a1,8001af74 <vprintfmt.constprop.1+0x944>
        num = -(long long) num;
    8001ae3e:	8596                	mv	a1,t0
    8001ae40:	41f00fb3          	neg	t6,t6
    8001ae44:	42a9                	li	t0,10
    8001ae46:	b63d                	j	8001a974 <vprintfmt.constprop.1+0x344>
  magic_mem[0] = which;
    8001ae48:	15c73023          	sd	t3,320(a4)
  magic_mem[1] = arg0;
    8001ae4c:	4f85                	li	t6,1
    8001ae4e:	15f73423          	sd	t6,328(a4)
  magic_mem[2] = arg1;
    8001ae52:	14773823          	sd	t2,336(a4)
  magic_mem[3] = arg2;
    8001ae56:	15c73c23          	sd	t3,344(a4)
  __sync_synchronize();
    8001ae5a:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001ae5e:	14070e13          	add	t3,a4,320
    8001ae62:	0000bf97          	auipc	t6,0xb
    8001ae66:	19cfbf23          	sd	t3,414(t6) # 80026000 <tohost>
  while (fromhost == 0)
    8001ae6a:	0000be17          	auipc	t3,0xb
    8001ae6e:	1d6e0e13          	add	t3,t3,470 # 80026040 <fromhost>
    8001ae72:	000e3f83          	ld	t6,0(t3)
    8001ae76:	fe0f8ee3          	beqz	t6,8001ae72 <vprintfmt.constprop.1+0x842>
  fromhost = 0;
    8001ae7a:	0000be17          	auipc	t3,0xb
    8001ae7e:	1c0e3323          	sd	zero,454(t3) # 80026040 <fromhost>
  __sync_synchronize();
    8001ae82:	0ff0000f          	fence
  return magic_mem[0];
    8001ae86:	14073e03          	ld	t3,320(a4)
  buf[buflen++] = ch;
    8001ae8a:	42c1                	li	t0,16
    8001ae8c:	4e05                	li	t3,1
    8001ae8e:	01c9a023          	sw	t3,0(s3)
    8001ae92:	07800e13          	li	t3,120
    8001ae96:	01c38023          	sb	t3,0(t2)
  if (ch == '\n' || buflen == sizeof(buf))
    8001ae9a:	00858413          	add	s0,a1,8
  buf[buflen++] = ch;
    8001ae9e:	4e05                	li	t3,1
    8001aea0:	b79d                	j	8001ae06 <vprintfmt.constprop.1+0x7d6>
      if (width > 0 && padc != '-')
    8001aea2:	01d05663          	blez	t4,8001aeae <vprintfmt.constprop.1+0x87e>
    8001aea6:	02d00593          	li	a1,45
    8001aeaa:	10ba1b63          	bne	s4,a1,8001afc0 <vprintfmt.constprop.1+0x990>
        p = "(null)";
    8001aeae:	00008917          	auipc	s2,0x8
    8001aeb2:	6ca90913          	add	s2,s2,1738 # 80023578 <__func__.1+0x68e8>
      for (; (ch = *p) != '\0' && (precision < 0 || --precision >= 0); width--) {
    8001aeb6:	02800593          	li	a1,40
    8001aeba:	02800f93          	li	t6,40
    8001aebe:	b18d                	j	8001ab20 <vprintfmt.constprop.1+0x4f0>
        for (width -= strnlen(p, precision); width > 0; width--)
    8001aec0:	000e8f9b          	sext.w	t6,t4
  while (n-- && *p)
    8001aec4:	020e0363          	beqz	t3,8001aeea <vprintfmt.constprop.1+0x8ba>
        p = "(null)";
    8001aec8:	85ca                	mv	a1,s2
  while (n-- && *p)
    8001aeca:	01c902b3          	add	t0,s2,t3
    8001aece:	a021                	j	8001aed6 <vprintfmt.constprop.1+0x8a6>
    p++;
    8001aed0:	0585                	add	a1,a1,1
  while (n-- && *p)
    8001aed2:	00558663          	beq	a1,t0,8001aede <vprintfmt.constprop.1+0x8ae>
    8001aed6:	0005ce83          	lbu	t4,0(a1)
    8001aeda:	fe0e9be3          	bnez	t4,8001aed0 <vprintfmt.constprop.1+0x8a0>
  return p - s;
    8001aede:	412585b3          	sub	a1,a1,s2
        for (width -= strnlen(p, precision); width > 0; width--)
    8001aee2:	40bf8ebb          	subw	t4,t6,a1
    8001aee6:	c3d057e3          	blez	t4,8001ab14 <vprintfmt.constprop.1+0x4e4>
  buf[buflen++] = ch;
    8001aeea:	00022997          	auipc	s3,0x22
    8001aeee:	1ea98993          	add	s3,s3,490 # 8003d0d4 <buflen.2>
    8001aef2:	0009a583          	lw	a1,0(s3)
    8001aef6:	00022397          	auipc	t2,0x22
    8001aefa:	18a38393          	add	t2,t2,394 # 8003d080 <buf.1>
  if (ch == '\n' || buflen == sizeof(buf))
    8001aefe:	04000a93          	li	s5,64
  magic_mem[1] = arg0;
    8001af02:	4c05                	li	s8,1
  tohost = (uintptr_t)magic_mem;
    8001af04:	24070b93          	add	s7,a4,576
    8001af08:	0000bb17          	auipc	s6,0xb
    8001af0c:	0f8b0b13          	add	s6,s6,248 # 80026000 <tohost>
    8001af10:	0000bf97          	auipc	t6,0xb
    8001af14:	130f8f93          	add	t6,t6,304 # 80026040 <fromhost>
    8001af18:	a021                	j	8001af20 <vprintfmt.constprop.1+0x8f0>
        for (width -= strnlen(p, precision); width > 0; width--)
    8001af1a:	3efd                	addw	t4,t4,-1
    8001af1c:	be0e8ce3          	beqz	t4,8001ab14 <vprintfmt.constprop.1+0x4e4>
  buf[buflen++] = ch;
    8001af20:	0015829b          	addw	t0,a1,1
    8001af24:	959e                	add	a1,a1,t2
    8001af26:	01458023          	sb	s4,0(a1)
    8001af2a:	0059a023          	sw	t0,0(s3)
    8001af2e:	0002859b          	sext.w	a1,t0
  if (ch == '\n' || buflen == sizeof(buf))
    8001af32:	ff5594e3          	bne	a1,s5,8001af1a <vprintfmt.constprop.1+0x8ea>
  magic_mem[0] = which;
    8001af36:	25573023          	sd	s5,576(a4)
  magic_mem[1] = arg0;
    8001af3a:	25873423          	sd	s8,584(a4)
  magic_mem[2] = arg1;
    8001af3e:	24773823          	sd	t2,592(a4)
  magic_mem[3] = arg2;
    8001af42:	25573c23          	sd	s5,600(a4)
  __sync_synchronize();
    8001af46:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001af4a:	017b3023          	sd	s7,0(s6)
  while (fromhost == 0)
    8001af4e:	000fb583          	ld	a1,0(t6)
    8001af52:	ddf5                	beqz	a1,8001af4e <vprintfmt.constprop.1+0x91e>
  fromhost = 0;
    8001af54:	0000b597          	auipc	a1,0xb
    8001af58:	0e05b623          	sd	zero,236(a1) # 80026040 <fromhost>
  __sync_synchronize();
    8001af5c:	0ff0000f          	fence
  return magic_mem[0];
    8001af60:	24073583          	ld	a1,576(a4)
    buflen = 0;
    8001af64:	00022597          	auipc	a1,0x22
    8001af68:	1605a823          	sw	zero,368(a1) # 8003d0d4 <buflen.2>
    8001af6c:	4581                	li	a1,0
    8001af6e:	b775                	j	8001af1a <vprintfmt.constprop.1+0x8ea>
    switch (ch = *(unsigned char *) fmt++) {
    8001af70:	82aa                	mv	t0,a0
    8001af72:	b869                	j	8001a80c <vprintfmt.constprop.1+0x1dc>
  magic_mem[0] = which;
    8001af74:	19c73023          	sd	t3,384(a4)
  magic_mem[1] = arg0;
    8001af78:	4585                	li	a1,1
    8001af7a:	18b73423          	sd	a1,392(a4)
  magic_mem[2] = arg1;
    8001af7e:	18773823          	sd	t2,400(a4)
  magic_mem[3] = arg2;
    8001af82:	19c73c23          	sd	t3,408(a4)
  __sync_synchronize();
    8001af86:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001af8a:	18070593          	add	a1,a4,384
    8001af8e:	0000be17          	auipc	t3,0xb
    8001af92:	06be3923          	sd	a1,114(t3) # 80026000 <tohost>
  while (fromhost == 0)
    8001af96:	0000be17          	auipc	t3,0xb
    8001af9a:	0aae0e13          	add	t3,t3,170 # 80026040 <fromhost>
    8001af9e:	000e3583          	ld	a1,0(t3)
    8001afa2:	ddf5                	beqz	a1,8001af9e <vprintfmt.constprop.1+0x96e>
  fromhost = 0;
    8001afa4:	0000b597          	auipc	a1,0xb
    8001afa8:	0805be23          	sd	zero,156(a1) # 80026040 <fromhost>
  __sync_synchronize();
    8001afac:	0ff0000f          	fence
  return magic_mem[0];
    8001afb0:	18073583          	ld	a1,384(a4)
    buflen = 0;
    8001afb4:	4e01                	li	t3,0
    8001afb6:	00022597          	auipc	a1,0x22
    8001afba:	1005af23          	sw	zero,286(a1) # 8003d0d4 <buflen.2>
    8001afbe:	b541                	j	8001ae3e <vprintfmt.constprop.1+0x80e>
        for (width -= strnlen(p, precision); width > 0; width--)
    8001afc0:	000e8f9b          	sext.w	t6,t4
        p = "(null)";
    8001afc4:	00008917          	auipc	s2,0x8
    8001afc8:	5b490913          	add	s2,s2,1460 # 80023578 <__func__.1+0x68e8>
  while (n-- && *p)
    8001afcc:	ee0e1ee3          	bnez	t3,8001aec8 <vprintfmt.constprop.1+0x898>
    8001afd0:	bf29                	j	8001aeea <vprintfmt.constprop.1+0x8ba>
    8001afd2:	00022397          	auipc	t2,0x22
    8001afd6:	0ae38393          	add	t2,t2,174 # 8003d080 <buf.1>
    8001afda:	b535                	j	8001ae06 <vprintfmt.constprop.1+0x7d6>

000000008001afdc <strlen>:
  while (*p)
    8001afdc:	00054783          	lbu	a5,0(a0)
    8001afe0:	cb89                	beqz	a5,8001aff2 <strlen+0x16>
  const char *p = s;
    8001afe2:	87aa                	mv	a5,a0
  while (*p)
    8001afe4:	0017c703          	lbu	a4,1(a5)
    p++;
    8001afe8:	0785                	add	a5,a5,1
  while (*p)
    8001afea:	ff6d                	bnez	a4,8001afe4 <strlen+0x8>
  return p - s;
    8001afec:	40a78533          	sub	a0,a5,a0
    8001aff0:	8082                	ret
  while (*p)
    8001aff2:	4501                	li	a0,0
}
    8001aff4:	8082                	ret

000000008001aff6 <strnlen>:
  while (n-- && *p)
    8001aff6:	00b506b3          	add	a3,a0,a1
  const char *p = s;
    8001affa:	87aa                	mv	a5,a0
  while (n-- && *p)
    8001affc:	e589                	bnez	a1,8001b006 <strnlen+0x10>
    8001affe:	a829                	j	8001b018 <strnlen+0x22>
    p++;
    8001b000:	0785                	add	a5,a5,1
  while (n-- && *p)
    8001b002:	00f68863          	beq	a3,a5,8001b012 <strnlen+0x1c>
    8001b006:	0007c703          	lbu	a4,0(a5)
    8001b00a:	fb7d                	bnez	a4,8001b000 <strnlen+0xa>
  return p - s;
    8001b00c:	40a78533          	sub	a0,a5,a0
}
    8001b010:	8082                	ret
  return p - s;
    8001b012:	40a68533          	sub	a0,a3,a0
    8001b016:	8082                	ret
  while (n-- && *p)
    8001b018:	4501                	li	a0,0
    8001b01a:	8082                	ret

000000008001b01c <setStats>:
  READ_CTR(mcycle);
    8001b01c:	b0002773          	csrr	a4,mcycle
    8001b020:	00022797          	auipc	a5,0x22
    8001b024:	06078793          	add	a5,a5,96 # 8003d080 <buf.1>
    8001b028:	c511                	beqz	a0,8001b034 <setStats+0x18>
    8001b02a:	e3b8                	sd	a4,64(a5)
  READ_CTR(minstret);
    8001b02c:	b0202773          	csrr	a4,minstret
    8001b030:	e7b8                	sd	a4,72(a5)
}
    8001b032:	8082                	ret
  READ_CTR(mcycle);
    8001b034:	63b4                	ld	a3,64(a5)
    8001b036:	8f15                	sub	a4,a4,a3
    8001b038:	e3b8                	sd	a4,64(a5)
  READ_CTR(minstret);
    8001b03a:	b0202773          	csrr	a4,minstret
    8001b03e:	67b4                	ld	a3,72(a5)
    8001b040:	8f15                	sub	a4,a4,a3
    8001b042:	e7b8                	sd	a4,72(a5)
}
    8001b044:	8082                	ret

000000008001b046 <tohost_exit>:
  tohost = (code << 1) | 1;
    8001b046:	00151793          	sll	a5,a0,0x1
    8001b04a:	0017e793          	or	a5,a5,1
    8001b04e:	0000b717          	auipc	a4,0xb
    8001b052:	faf73923          	sd	a5,-78(a4) # 80026000 <tohost>
  while (1);
    8001b056:	a001                	j	8001b056 <tohost_exit+0x10>

000000008001b058 <handle_trap>:
  tohost = (code << 1) | 1;
    8001b058:	6785                	lui	a5,0x1
    8001b05a:	a7378793          	add	a5,a5,-1421 # a73 <_test_table_size+0xa72>
    8001b05e:	0000b717          	auipc	a4,0xb
    8001b062:	faf73123          	sd	a5,-94(a4) # 80026000 <tohost>
  while (1);
    8001b066:	a001                	j	8001b066 <handle_trap+0xe>

000000008001b068 <exit>:
{
    8001b068:	1141                	add	sp,sp,-16
    8001b06a:	e406                	sd	ra,8(sp)
  tohost_exit(code);
    8001b06c:	fdbff0ef          	jal	8001b046 <tohost_exit>

000000008001b070 <abort>:
  tohost = (code << 1) | 1;
    8001b070:	10d00793          	li	a5,269
    8001b074:	0000b717          	auipc	a4,0xb
    8001b078:	f8f73623          	sd	a5,-116(a4) # 80026000 <tohost>
  while (1);
    8001b07c:	a001                	j	8001b07c <abort+0xc>

000000008001b07e <printstr>:
  while (*p)
    8001b07e:	00054783          	lbu	a5,0(a0)
{
    8001b082:	7159                	add	sp,sp,-112
    8001b084:	03f10693          	add	a3,sp,63
    8001b088:	fc06f693          	and	a3,a3,-64
  while (*p)
    8001b08c:	c3b9                	beqz	a5,8001b0d2 <printstr+0x54>
  const char *p = s;
    8001b08e:	87aa                	mv	a5,a0
  while (*p)
    8001b090:	0017c703          	lbu	a4,1(a5)
    p++;
    8001b094:	0785                	add	a5,a5,1
  while (*p)
    8001b096:	ff6d                	bnez	a4,8001b090 <printstr+0x12>
  return p - s;
    8001b098:	8f89                	sub	a5,a5,a0
  magic_mem[0] = which;
    8001b09a:	04000713          	li	a4,64
    8001b09e:	e298                	sd	a4,0(a3)
  magic_mem[1] = arg0;
    8001b0a0:	4705                	li	a4,1
    8001b0a2:	e698                	sd	a4,8(a3)
  magic_mem[2] = arg1;
    8001b0a4:	ea88                	sd	a0,16(a3)
  magic_mem[3] = arg2;
    8001b0a6:	ee9c                	sd	a5,24(a3)
  __sync_synchronize();
    8001b0a8:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001b0ac:	0000b717          	auipc	a4,0xb
    8001b0b0:	f9470713          	add	a4,a4,-108 # 80026040 <fromhost>
    8001b0b4:	0000b797          	auipc	a5,0xb
    8001b0b8:	f4d7b623          	sd	a3,-180(a5) # 80026000 <tohost>
  while (fromhost == 0)
    8001b0bc:	631c                	ld	a5,0(a4)
    8001b0be:	dffd                	beqz	a5,8001b0bc <printstr+0x3e>
  fromhost = 0;
    8001b0c0:	0000b797          	auipc	a5,0xb
    8001b0c4:	f807b023          	sd	zero,-128(a5) # 80026040 <fromhost>
  __sync_synchronize();
    8001b0c8:	0ff0000f          	fence
  return magic_mem[0];
    8001b0cc:	629c                	ld	a5,0(a3)
}
    8001b0ce:	6165                	add	sp,sp,112
    8001b0d0:	8082                	ret
  while (*p)
    8001b0d2:	4781                	li	a5,0
    8001b0d4:	b7d9                	j	8001b09a <printstr+0x1c>

000000008001b0d6 <puts>:
    8001b0d6:	00054783          	lbu	a5,0(a0)
{
    8001b0da:	7171                	add	sp,sp,-176
    8001b0dc:	03f10693          	add	a3,sp,63
    8001b0e0:	fc06f693          	and	a3,a3,-64
  while (*p)
    8001b0e4:	c7d9                	beqz	a5,8001b172 <puts+0x9c>
  const char *p = s;
    8001b0e6:	87aa                	mv	a5,a0
  while (*p)
    8001b0e8:	0017c703          	lbu	a4,1(a5)
    p++;
    8001b0ec:	0785                	add	a5,a5,1
  while (*p)
    8001b0ee:	ff6d                	bnez	a4,8001b0e8 <puts+0x12>
  return p - s;
    8001b0f0:	8f89                	sub	a5,a5,a0
  magic_mem[0] = which;
    8001b0f2:	04000713          	li	a4,64
    8001b0f6:	e2b8                	sd	a4,64(a3)
  magic_mem[1] = arg0;
    8001b0f8:	4705                	li	a4,1
    8001b0fa:	e6b8                	sd	a4,72(a3)
  magic_mem[2] = arg1;
    8001b0fc:	eaa8                	sd	a0,80(a3)
  magic_mem[3] = arg2;
    8001b0fe:	eebc                	sd	a5,88(a3)
  __sync_synchronize();
    8001b100:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001b104:	0000b617          	auipc	a2,0xb
    8001b108:	efc60613          	add	a2,a2,-260 # 80026000 <tohost>
    8001b10c:	04068793          	add	a5,a3,64
    8001b110:	e21c                	sd	a5,0(a2)
  while (fromhost == 0)
    8001b112:	0000b797          	auipc	a5,0xb
    8001b116:	f2e78793          	add	a5,a5,-210 # 80026040 <fromhost>
    8001b11a:	6398                	ld	a4,0(a5)
    8001b11c:	df7d                	beqz	a4,8001b11a <puts+0x44>
  fromhost = 0;
    8001b11e:	0000b717          	auipc	a4,0xb
    8001b122:	f2073123          	sd	zero,-222(a4) # 80026040 <fromhost>
  __sync_synchronize();
    8001b126:	0ff0000f          	fence
  return magic_mem[0];
    8001b12a:	62b8                	ld	a4,64(a3)
  magic_mem[0] = which;
    8001b12c:	04000593          	li	a1,64
    8001b130:	e28c                	sd	a1,0(a3)
  magic_mem[1] = arg0;
    8001b132:	4705                	li	a4,1
    8001b134:	e698                	sd	a4,8(a3)
  syscall(SYS_write, 1, (uintptr_t)s, strlen(s));
    8001b136:	00002597          	auipc	a1,0x2
    8001b13a:	12a58593          	add	a1,a1,298 # 8001d260 <__func__.1+0x5d0>
  magic_mem[2] = arg1;
    8001b13e:	ea8c                	sd	a1,16(a3)
  magic_mem[3] = arg2;
    8001b140:	ee98                	sd	a4,24(a3)
  __sync_synchronize();
    8001b142:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001b146:	e214                	sd	a3,0(a2)
  while (fromhost == 0)
    8001b148:	6398                	ld	a4,0(a5)
    8001b14a:	df7d                	beqz	a4,8001b148 <puts+0x72>
  fromhost = 0;
    8001b14c:	0000b797          	auipc	a5,0xb
    8001b150:	ee07ba23          	sd	zero,-268(a5) # 80026040 <fromhost>
  __sync_synchronize();
    8001b154:	0ff0000f          	fence
  while (*p)
    8001b158:	00054783          	lbu	a5,0(a0)
  return magic_mem[0];
    8001b15c:	6298                	ld	a4,0(a3)
  while (*p)
    8001b15e:	cf81                	beqz	a5,8001b176 <puts+0xa0>
  const char *p = s;
    8001b160:	87aa                	mv	a5,a0
  while (*p)
    8001b162:	0017c703          	lbu	a4,1(a5)
    p++;
    8001b166:	0785                	add	a5,a5,1
  while (*p)
    8001b168:	ff6d                	bnez	a4,8001b162 <puts+0x8c>
  return strlen(s);
    8001b16a:	40a7853b          	subw	a0,a5,a0
}
    8001b16e:	614d                	add	sp,sp,176
    8001b170:	8082                	ret
  while (*p)
    8001b172:	4781                	li	a5,0
    8001b174:	bfbd                	j	8001b0f2 <puts+0x1c>
    8001b176:	4501                	li	a0,0
}
    8001b178:	614d                	add	sp,sp,176
    8001b17a:	8082                	ret

000000008001b17c <thread_entry>:
  while (cid != 0);
    8001b17c:	c111                	beqz	a0,8001b180 <thread_entry+0x4>
    8001b17e:	a001                	j	8001b17e <thread_entry+0x2>
}
    8001b180:	8082                	ret

000000008001b182 <printhex>:
{
    8001b182:	7131                	add	sp,sp,-192
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b184:	00f57713          	and	a4,a0,15
{
    8001b188:	05f10693          	add	a3,sp,95
    8001b18c:	fd22                	sd	s0,184(sp)
    8001b18e:	f926                	sd	s1,176(sp)
    8001b190:	f54a                	sd	s2,168(sp)
    8001b192:	f14e                	sd	s3,160(sp)
    8001b194:	ed52                	sd	s4,152(sp)
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b196:	47a5                	li	a5,9
{
    8001b198:	fc06f693          	and	a3,a3,-64
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b19c:	85ba                	mv	a1,a4
    8001b19e:	03000393          	li	t2,48
    8001b1a2:	00e7f463          	bgeu	a5,a4,8001b1aa <printhex+0x28>
    8001b1a6:	05700393          	li	t2,87
    x >>= 4;
    8001b1aa:	00455793          	srl	a5,a0,0x4
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b1ae:	00f7f613          	and	a2,a5,15
    8001b1b2:	4725                	li	a4,9
    8001b1b4:	93ae                	add	t2,t2,a1
    8001b1b6:	87b2                	mv	a5,a2
    8001b1b8:	05700293          	li	t0,87
    8001b1bc:	00c76463          	bltu	a4,a2,8001b1c4 <printhex+0x42>
    8001b1c0:	03000293          	li	t0,48
    x >>= 4;
    8001b1c4:	00855f93          	srl	t6,a0,0x8
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b1c8:	00fff613          	and	a2,t6,15
    8001b1cc:	4725                	li	a4,9
    8001b1ce:	92be                	add	t0,t0,a5
    8001b1d0:	8fb2                	mv	t6,a2
    8001b1d2:	05700793          	li	a5,87
    8001b1d6:	00c76463          	bltu	a4,a2,8001b1de <printhex+0x5c>
    8001b1da:	03000793          	li	a5,48
    x >>= 4;
    8001b1de:	00c55f13          	srl	t5,a0,0xc
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b1e2:	00ff7613          	and	a2,t5,15
    8001b1e6:	4725                	li	a4,9
    8001b1e8:	9fbe                	add	t6,t6,a5
    8001b1ea:	8f32                	mv	t5,a2
    8001b1ec:	05700793          	li	a5,87
    8001b1f0:	00c76463          	bltu	a4,a2,8001b1f8 <printhex+0x76>
    8001b1f4:	03000793          	li	a5,48
    x >>= 4;
    8001b1f8:	01055e93          	srl	t4,a0,0x10
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b1fc:	00fef613          	and	a2,t4,15
    8001b200:	4725                	li	a4,9
    8001b202:	9f3e                	add	t5,t5,a5
    8001b204:	8eb2                	mv	t4,a2
    8001b206:	05700793          	li	a5,87
    8001b20a:	00c76463          	bltu	a4,a2,8001b212 <printhex+0x90>
    8001b20e:	03000793          	li	a5,48
    x >>= 4;
    8001b212:	01455e13          	srl	t3,a0,0x14
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b216:	00fe7613          	and	a2,t3,15
    8001b21a:	4725                	li	a4,9
    8001b21c:	9ebe                	add	t4,t4,a5
    8001b21e:	8e32                	mv	t3,a2
    8001b220:	05700793          	li	a5,87
    8001b224:	00c76463          	bltu	a4,a2,8001b22c <printhex+0xaa>
    8001b228:	03000793          	li	a5,48
    x >>= 4;
    8001b22c:	01855313          	srl	t1,a0,0x18
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b230:	00f37593          	and	a1,t1,15
    8001b234:	4625                	li	a2,9
    8001b236:	9e3e                	add	t3,t3,a5
    8001b238:	832e                	mv	t1,a1
    8001b23a:	05700713          	li	a4,87
    8001b23e:	00b66463          	bltu	a2,a1,8001b246 <printhex+0xc4>
    8001b242:	03000713          	li	a4,48
    8001b246:	01c5579b          	srlw	a5,a0,0x1c
    8001b24a:	4625                	li	a2,9
    8001b24c:	933a                	add	t1,t1,a4
    8001b24e:	843e                	mv	s0,a5
    8001b250:	05700713          	li	a4,87
    8001b254:	00f66463          	bltu	a2,a5,8001b25c <printhex+0xda>
    8001b258:	03000713          	li	a4,48
    x >>= 4;
    8001b25c:	02055893          	srl	a7,a0,0x20
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b260:	00f8f593          	and	a1,a7,15
    8001b264:	4625                	li	a2,9
    8001b266:	943a                	add	s0,s0,a4
    8001b268:	88ae                	mv	a7,a1
    8001b26a:	05700793          	li	a5,87
    8001b26e:	00b66463          	bltu	a2,a1,8001b276 <printhex+0xf4>
    8001b272:	03000793          	li	a5,48
    x >>= 4;
    8001b276:	02455813          	srl	a6,a0,0x24
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b27a:	00f87593          	and	a1,a6,15
    8001b27e:	4625                	li	a2,9
    8001b280:	98be                	add	a7,a7,a5
    8001b282:	882e                	mv	a6,a1
    8001b284:	05700713          	li	a4,87
    8001b288:	00b66463          	bltu	a2,a1,8001b290 <printhex+0x10e>
    8001b28c:	03000713          	li	a4,48
    x >>= 4;
    8001b290:	02855793          	srl	a5,a0,0x28
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b294:	00f7f493          	and	s1,a5,15
    8001b298:	45a5                	li	a1,9
    8001b29a:	983a                	add	a6,a6,a4
    8001b29c:	05700613          	li	a2,87
    8001b2a0:	8726                	mv	a4,s1
    8001b2a2:	0095e463          	bltu	a1,s1,8001b2aa <printhex+0x128>
    8001b2a6:	03000613          	li	a2,48
    x >>= 4;
    8001b2aa:	02c55793          	srl	a5,a0,0x2c
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b2ae:	00f7f913          	and	s2,a5,15
    8001b2b2:	45a5                	li	a1,9
    8001b2b4:	00c704b3          	add	s1,a4,a2
    8001b2b8:	874a                	mv	a4,s2
    8001b2ba:	05700613          	li	a2,87
    8001b2be:	0125e463          	bltu	a1,s2,8001b2c6 <printhex+0x144>
    8001b2c2:	03000613          	li	a2,48
    x >>= 4;
    8001b2c6:	03055793          	srl	a5,a0,0x30
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b2ca:	00f7f993          	and	s3,a5,15
    8001b2ce:	4925                	li	s2,9
    8001b2d0:	00c705b3          	add	a1,a4,a2
    8001b2d4:	874e                	mv	a4,s3
    8001b2d6:	05700613          	li	a2,87
    8001b2da:	01396463          	bltu	s2,s3,8001b2e2 <printhex+0x160>
    8001b2de:	03000613          	li	a2,48
    x >>= 4;
    8001b2e2:	03455793          	srl	a5,a0,0x34
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b2e6:	00f7fa13          	and	s4,a5,15
    8001b2ea:	49a5                	li	s3,9
    8001b2ec:	963a                	add	a2,a2,a4
    8001b2ee:	05700913          	li	s2,87
    8001b2f2:	8752                	mv	a4,s4
    8001b2f4:	0149e463          	bltu	s3,s4,8001b2fc <printhex+0x17a>
    8001b2f8:	03000913          	li	s2,48
    x >>= 4;
    8001b2fc:	03855793          	srl	a5,a0,0x38
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b300:	00f7fa13          	and	s4,a5,15
    8001b304:	49a5                	li	s3,9
    8001b306:	974a                	add	a4,a4,s2
    8001b308:	87d2                	mv	a5,s4
    8001b30a:	05700913          	li	s2,87
    8001b30e:	0149e463          	bltu	s3,s4,8001b316 <printhex+0x194>
    8001b312:	03000913          	li	s2,48
    x >>= 4;
    8001b316:	03c55a13          	srl	s4,a0,0x3c
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b31a:	49a5                	li	s3,9
    8001b31c:	97ca                	add	a5,a5,s2
    8001b31e:	0b49f163          	bgeu	s3,s4,8001b3c0 <printhex+0x23e>
    8001b322:	057a0513          	add	a0,s4,87
  syscall(SYS_write, 1, (uintptr_t)s, strlen(s));
    8001b326:	00810913          	add	s2,sp,8
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b32a:	00f104a3          	sb	a5,9(sp)
    8001b32e:	00710ba3          	sb	t2,23(sp)
    8001b332:	00510b23          	sb	t0,22(sp)
    8001b336:	01f10aa3          	sb	t6,21(sp)
    8001b33a:	01e10a23          	sb	t5,20(sp)
    8001b33e:	01d109a3          	sb	t4,19(sp)
    8001b342:	01c10923          	sb	t3,18(sp)
    8001b346:	006108a3          	sb	t1,17(sp)
    8001b34a:	00810823          	sb	s0,16(sp)
    8001b34e:	011107a3          	sb	a7,15(sp)
    8001b352:	01010723          	sb	a6,14(sp)
    8001b356:	009106a3          	sb	s1,13(sp)
    8001b35a:	00b10623          	sb	a1,12(sp)
    8001b35e:	00c105a3          	sb	a2,11(sp)
    8001b362:	00e10523          	sb	a4,10(sp)
    8001b366:	00a10423          	sb	a0,8(sp)
  str[16] = 0;
    8001b36a:	00010c23          	sb	zero,24(sp)
  const char *p = s;
    8001b36e:	87ca                	mv	a5,s2
  while (*p)
    8001b370:	0017c703          	lbu	a4,1(a5)
    p++;
    8001b374:	0785                	add	a5,a5,1
  while (*p)
    8001b376:	ff6d                	bnez	a4,8001b370 <printhex+0x1ee>
  magic_mem[0] = which;
    8001b378:	04000713          	li	a4,64
    8001b37c:	e298                	sd	a4,0(a3)
  magic_mem[1] = arg0;
    8001b37e:	4705                	li	a4,1
    8001b380:	e698                	sd	a4,8(a3)
  magic_mem[2] = arg1;
    8001b382:	0126b823          	sd	s2,16(a3)
  return p - s;
    8001b386:	412787b3          	sub	a5,a5,s2
  magic_mem[3] = arg2;
    8001b38a:	ee9c                	sd	a5,24(a3)
  __sync_synchronize();
    8001b38c:	0ff0000f          	fence
  tohost = (uintptr_t)magic_mem;
    8001b390:	0000b717          	auipc	a4,0xb
    8001b394:	cb070713          	add	a4,a4,-848 # 80026040 <fromhost>
    8001b398:	0000b797          	auipc	a5,0xb
    8001b39c:	c6d7b423          	sd	a3,-920(a5) # 80026000 <tohost>
  while (fromhost == 0)
    8001b3a0:	631c                	ld	a5,0(a4)
    8001b3a2:	dffd                	beqz	a5,8001b3a0 <printhex+0x21e>
  fromhost = 0;
    8001b3a4:	0000b797          	auipc	a5,0xb
    8001b3a8:	c807be23          	sd	zero,-868(a5) # 80026040 <fromhost>
  __sync_synchronize();
    8001b3ac:	0ff0000f          	fence
}
    8001b3b0:	746a                	ld	s0,184(sp)
    8001b3b2:	74ca                	ld	s1,176(sp)
    8001b3b4:	792a                	ld	s2,168(sp)
    8001b3b6:	798a                	ld	s3,160(sp)
    8001b3b8:	6a6a                	ld	s4,152(sp)
  return magic_mem[0];
    8001b3ba:	629c                	ld	a5,0(a3)
}
    8001b3bc:	6129                	add	sp,sp,192
    8001b3be:	8082                	ret
    str[15-i] = (x & 0xF) + ((x & 0xF) < 10 ? '0' : 'a'-10);
    8001b3c0:	030a0513          	add	a0,s4,48
  syscall(SYS_write, 1, (uintptr_t)s, strlen(s));
    8001b3c4:	00810913          	add	s2,sp,8
  while (*p)
    8001b3c8:	b78d                	j	8001b32a <printhex+0x1a8>

000000008001b3ca <printf>:
{
    8001b3ca:	711d                	add	sp,sp,-96
  va_start(ap, fmt);
    8001b3cc:	02810313          	add	t1,sp,40
{
    8001b3d0:	f42e                	sd	a1,40(sp)
  vprintfmt((void*)putchar, 0, fmt, ap);
    8001b3d2:	859a                	mv	a1,t1
{
    8001b3d4:	ec06                	sd	ra,24(sp)
    8001b3d6:	f832                	sd	a2,48(sp)
    8001b3d8:	fc36                	sd	a3,56(sp)
    8001b3da:	e0ba                	sd	a4,64(sp)
    8001b3dc:	e4be                	sd	a5,72(sp)
    8001b3de:	e8c2                	sd	a6,80(sp)
    8001b3e0:	ecc6                	sd	a7,88(sp)
  va_start(ap, fmt);
    8001b3e2:	e41a                	sd	t1,8(sp)
  vprintfmt((void*)putchar, 0, fmt, ap);
    8001b3e4:	a4cff0ef          	jal	8001a630 <vprintfmt.constprop.1>
}
    8001b3e8:	60e2                	ld	ra,24(sp)
    8001b3ea:	4501                	li	a0,0
    8001b3ec:	6125                	add	sp,sp,96
    8001b3ee:	8082                	ret

000000008001b3f0 <sprintf>:
{
    8001b3f0:	711d                	add	sp,sp,-96
  va_start(ap, fmt);
    8001b3f2:	03010313          	add	t1,sp,48
{
    8001b3f6:	f022                	sd	s0,32(sp)
    8001b3f8:	e42a                	sd	a0,8(sp)
    8001b3fa:	f832                	sd	a2,48(sp)
  char* str0 = str;
    8001b3fc:	842a                	mv	s0,a0

  vprintfmt(sprintf_putch, (void**)&str, fmt, ap);
    8001b3fe:	861a                	mv	a2,t1
    8001b400:	0028                	add	a0,sp,8
{
    8001b402:	f406                	sd	ra,40(sp)
    8001b404:	fc36                	sd	a3,56(sp)
    8001b406:	e0ba                	sd	a4,64(sp)
    8001b408:	e4be                	sd	a5,72(sp)
    8001b40a:	e8c2                	sd	a6,80(sp)
    8001b40c:	ecc6                	sd	a7,88(sp)
  va_start(ap, fmt);
    8001b40e:	ec1a                	sd	t1,24(sp)
  vprintfmt(sprintf_putch, (void**)&str, fmt, ap);
    8001b410:	f0bfe0ef          	jal	8001a31a <vprintfmt.constprop.0>
  *str = 0;
    8001b414:	6522                	ld	a0,8(sp)
    8001b416:	00050023          	sb	zero,0(a0)

  va_end(ap);
  return str - str0;
}
    8001b41a:	70a2                	ld	ra,40(sp)
    8001b41c:	9d01                	subw	a0,a0,s0
    8001b41e:	7402                	ld	s0,32(sp)
    8001b420:	6125                	add	sp,sp,96
    8001b422:	8082                	ret

000000008001b424 <memcpy>:

void* memcpy(void* dest, const void* src, size_t len)
{
  if ((((uintptr_t)dest | (uintptr_t)src | len) & (sizeof(uintptr_t)-1)) == 0) {
    8001b424:	00b56733          	or	a4,a0,a1
    8001b428:	00c767b3          	or	a5,a4,a2
    8001b42c:	8b9d                	and	a5,a5,7
    while (d < (uintptr_t*)(dest + len))
      *d++ = *s++;
  } else {
    const char* s = src;
    char *d = dest;
    while (d < (char*)(dest + len))
    8001b42e:	00c506b3          	add	a3,a0,a2
  if ((((uintptr_t)dest | (uintptr_t)src | len) & (sizeof(uintptr_t)-1)) == 0) {
    8001b432:	cfcd                	beqz	a5,8001b4ec <memcpy+0xc8>
    while (d < (char*)(dest + len))
    8001b434:	0ed57563          	bgeu	a0,a3,8001b51e <memcpy+0xfa>
    8001b438:	fff60793          	add	a5,a2,-1
    8001b43c:	481d                	li	a6,7
    8001b43e:	0cf87263          	bgeu	a6,a5,8001b502 <memcpy+0xde>
    8001b442:	8b1d                	and	a4,a4,7
    8001b444:	00158793          	add	a5,a1,1
    8001b448:	ef5d                	bnez	a4,8001b506 <memcpy+0xe2>
    8001b44a:	40f50733          	sub	a4,a0,a5
    8001b44e:	00773713          	sltiu	a4,a4,7
    8001b452:	00174713          	xor	a4,a4,1
    8001b456:	0ff77713          	zext.b	a4,a4
    8001b45a:	c755                	beqz	a4,8001b506 <memcpy+0xe2>
    8001b45c:	ff867893          	and	a7,a2,-8
    8001b460:	87ae                	mv	a5,a1
    8001b462:	872a                	mv	a4,a0
    8001b464:	98ae                	add	a7,a7,a1
      *d++ = *s++;
    8001b466:	0007b803          	ld	a6,0(a5)
    8001b46a:	07a1                	add	a5,a5,8
    8001b46c:	0721                	add	a4,a4,8
    8001b46e:	ff073c23          	sd	a6,-8(a4)
    while (d < (char*)(dest + len))
    8001b472:	ff179ae3          	bne	a5,a7,8001b466 <memcpy+0x42>
    8001b476:	ff867793          	and	a5,a2,-8
    8001b47a:	8a1d                	and	a2,a2,7
    8001b47c:	95be                	add	a1,a1,a5
    8001b47e:	97aa                	add	a5,a5,a0
    8001b480:	ce51                	beqz	a2,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b482:	0005c603          	lbu	a2,0(a1)
    8001b486:	00178713          	add	a4,a5,1
    8001b48a:	00c78023          	sb	a2,0(a5)
    while (d < (char*)(dest + len))
    8001b48e:	08d77763          	bgeu	a4,a3,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b492:	0015c603          	lbu	a2,1(a1)
    8001b496:	00278713          	add	a4,a5,2
    8001b49a:	00c780a3          	sb	a2,1(a5)
    while (d < (char*)(dest + len))
    8001b49e:	06d77f63          	bgeu	a4,a3,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b4a2:	0025c603          	lbu	a2,2(a1)
    8001b4a6:	00378713          	add	a4,a5,3
    8001b4aa:	00c78123          	sb	a2,2(a5)
    while (d < (char*)(dest + len))
    8001b4ae:	06d77763          	bgeu	a4,a3,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b4b2:	0035c603          	lbu	a2,3(a1)
    8001b4b6:	00478713          	add	a4,a5,4
    8001b4ba:	00c781a3          	sb	a2,3(a5)
    while (d < (char*)(dest + len))
    8001b4be:	04d77f63          	bgeu	a4,a3,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b4c2:	0045c603          	lbu	a2,4(a1)
    8001b4c6:	00578713          	add	a4,a5,5
    8001b4ca:	00c78223          	sb	a2,4(a5)
    while (d < (char*)(dest + len))
    8001b4ce:	04d77763          	bgeu	a4,a3,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b4d2:	0055c603          	lbu	a2,5(a1)
    8001b4d6:	00678713          	add	a4,a5,6
    8001b4da:	00c782a3          	sb	a2,5(a5)
    while (d < (char*)(dest + len))
    8001b4de:	02d77f63          	bgeu	a4,a3,8001b51c <memcpy+0xf8>
      *d++ = *s++;
    8001b4e2:	0065c703          	lbu	a4,6(a1)
    8001b4e6:	00e78323          	sb	a4,6(a5)
    while (d < (char*)(dest + len))
    8001b4ea:	8082                	ret
    while (d < (uintptr_t*)(dest + len))
    8001b4ec:	02d57863          	bgeu	a0,a3,8001b51c <memcpy+0xf8>
    uintptr_t *d = dest;
    8001b4f0:	87aa                	mv	a5,a0
      *d++ = *s++;
    8001b4f2:	6198                	ld	a4,0(a1)
    8001b4f4:	07a1                	add	a5,a5,8
    8001b4f6:	05a1                	add	a1,a1,8
    8001b4f8:	fee7bc23          	sd	a4,-8(a5)
    while (d < (uintptr_t*)(dest + len))
    8001b4fc:	fed7ebe3          	bltu	a5,a3,8001b4f2 <memcpy+0xce>
    8001b500:	8082                	ret
    8001b502:	00158793          	add	a5,a1,1
    8001b506:	95b2                	add	a1,a1,a2
    char *d = dest;
    8001b508:	872a                	mv	a4,a0
    8001b50a:	a011                	j	8001b50e <memcpy+0xea>
    8001b50c:	0785                	add	a5,a5,1
      *d++ = *s++;
    8001b50e:	fff7c683          	lbu	a3,-1(a5)
    8001b512:	0705                	add	a4,a4,1
    8001b514:	fed70fa3          	sb	a3,-1(a4)
    while (d < (char*)(dest + len))
    8001b518:	feb79ae3          	bne	a5,a1,8001b50c <memcpy+0xe8>
  }
  return dest;
}
    8001b51c:	8082                	ret
    8001b51e:	8082                	ret

000000008001b520 <memset>:

void* memset(void* dest, int byte, size_t len)
{
    8001b520:	1141                	add	sp,sp,-16
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    8001b522:	00c567b3          	or	a5,a0,a2
{
    8001b526:	e022                	sd	s0,0(sp)
    8001b528:	e406                	sd	ra,8(sp)
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    8001b52a:	8b9d                	and	a5,a5,7
{
    8001b52c:	842a                	mv	s0,a0
    uintptr_t *d = dest;
    while (d < (uintptr_t*)(dest + len))
      *d++ = word;
  } else {
    char *d = dest;
    while (d < (char*)(dest + len))
    8001b52e:	00c50733          	add	a4,a0,a2
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
    8001b532:	cf81                	beqz	a5,8001b54a <memset+0x2a>
    while (d < (char*)(dest + len))
    8001b534:	00e57663          	bgeu	a0,a4,8001b540 <memset+0x20>
      *d++ = byte;
    8001b538:	0ff5f593          	zext.b	a1,a1
    8001b53c:	fe5ff0ef          	jal	8001b520 <memset>
  }
  return dest;
}
    8001b540:	60a2                	ld	ra,8(sp)
    8001b542:	8522                	mv	a0,s0
    8001b544:	6402                	ld	s0,0(sp)
    8001b546:	0141                	add	sp,sp,16
    8001b548:	8082                	ret
    uintptr_t word = byte & 0xFF;
    8001b54a:	0ff5f593          	zext.b	a1,a1
    8001b54e:	00008797          	auipc	a5,0x8
    8001b552:	07a7b783          	ld	a5,122(a5) # 800235c8 <__func__.1+0x6938>
    8001b556:	02f585b3          	mul	a1,a1,a5
    while (d < (uintptr_t*)(dest + len))
    8001b55a:	fee573e3          	bgeu	a0,a4,8001b540 <memset+0x20>
    uintptr_t *d = dest;
    8001b55e:	87aa                	mv	a5,a0
      *d++ = word;
    8001b560:	07a1                	add	a5,a5,8
    8001b562:	feb7bc23          	sd	a1,-8(a5)
    while (d < (uintptr_t*)(dest + len))
    8001b566:	fee7ede3          	bltu	a5,a4,8001b560 <memset+0x40>
}
    8001b56a:	60a2                	ld	ra,8(sp)
    8001b56c:	8522                	mv	a0,s0
    8001b56e:	6402                	ld	s0,0(sp)
    8001b570:	0141                	add	sp,sp,16
    8001b572:	8082                	ret

000000008001b574 <strcmp>:
int strcmp(const char* s1, const char* s2)
{
  unsigned char c1, c2;

  do {
    c1 = *s1++;
    8001b574:	00054783          	lbu	a5,0(a0)
    c2 = *s2++;
    8001b578:	0585                	add	a1,a1,1
    c1 = *s1++;
    8001b57a:	0505                	add	a0,a0,1
    c2 = *s2++;
    8001b57c:	fff5c703          	lbu	a4,-1(a1)
  } while (c1 != 0 && c1 == c2);
    8001b580:	c799                	beqz	a5,8001b58e <strcmp+0x1a>
    8001b582:	fee789e3          	beq	a5,a4,8001b574 <strcmp>

  return c1 - c2;
    8001b586:	0007851b          	sext.w	a0,a5
}
    8001b58a:	9d19                	subw	a0,a0,a4
    8001b58c:	8082                	ret
    8001b58e:	4501                	li	a0,0
    8001b590:	bfed                	j	8001b58a <strcmp+0x16>

000000008001b592 <strcpy>:

char* strcpy(char* dest, const char* src)
{
  char* d = dest;
    8001b592:	87aa                	mv	a5,a0
  while ((*d++ = *src++))
    8001b594:	0005c703          	lbu	a4,0(a1)
    8001b598:	0785                	add	a5,a5,1
    8001b59a:	0585                	add	a1,a1,1
    8001b59c:	fee78fa3          	sb	a4,-1(a5)
    8001b5a0:	fb75                	bnez	a4,8001b594 <strcpy+0x2>
    ;
  return dest;
}
    8001b5a2:	8082                	ret

000000008001b5a4 <atol>:
long atol(const char* str)
{
  long res = 0;
  int sign = 0;

  while (*str == ' ')
    8001b5a4:	00054683          	lbu	a3,0(a0)
    8001b5a8:	02000713          	li	a4,32
{
    8001b5ac:	87aa                	mv	a5,a0
  while (*str == ' ')
    8001b5ae:	00e69763          	bne	a3,a4,8001b5bc <atol+0x18>
    8001b5b2:	0017c683          	lbu	a3,1(a5)
    str++;
    8001b5b6:	0785                	add	a5,a5,1
  while (*str == ' ')
    8001b5b8:	fee68de3          	beq	a3,a4,8001b5b2 <atol+0xe>

  if (*str == '-' || *str == '+') {
    8001b5bc:	02d00713          	li	a4,45
    8001b5c0:	04e68063          	beq	a3,a4,8001b600 <atol+0x5c>
    8001b5c4:	02b00713          	li	a4,43
    8001b5c8:	02e68563          	beq	a3,a4,8001b5f2 <atol+0x4e>
  int sign = 0;
    8001b5cc:	4581                	li	a1,0
    sign = *str == '-';
    str++;
  }

  while (*str) {
    8001b5ce:	c69d                	beqz	a3,8001b5fc <atol+0x58>
    sign = *str == '-';
    8001b5d0:	4501                	li	a0,0
    res *= 10;
    res += *str++ - '0';
    8001b5d2:	0785                	add	a5,a5,1
    res *= 10;
    8001b5d4:	00251713          	sll	a4,a0,0x2
    res += *str++ - '0';
    8001b5d8:	fd06861b          	addw	a2,a3,-48
  while (*str) {
    8001b5dc:	0007c683          	lbu	a3,0(a5)
    res *= 10;
    8001b5e0:	972a                	add	a4,a4,a0
    8001b5e2:	0706                	sll	a4,a4,0x1
    res += *str++ - '0';
    8001b5e4:	00e60533          	add	a0,a2,a4
  while (*str) {
    8001b5e8:	f6ed                	bnez	a3,8001b5d2 <atol+0x2e>
  }

  return sign ? -res : res;
    8001b5ea:	c991                	beqz	a1,8001b5fe <atol+0x5a>
    8001b5ec:	40a00533          	neg	a0,a0
    8001b5f0:	8082                	ret
  while (*str) {
    8001b5f2:	0017c683          	lbu	a3,1(a5)
    sign = *str == '-';
    8001b5f6:	4581                	li	a1,0
    str++;
    8001b5f8:	0785                	add	a5,a5,1
  while (*str) {
    8001b5fa:	faf9                	bnez	a3,8001b5d0 <atol+0x2c>
    8001b5fc:	4501                	li	a0,0
}
    8001b5fe:	8082                	ret
  while (*str) {
    8001b600:	0017c683          	lbu	a3,1(a5)
    sign = *str == '-';
    8001b604:	4585                	li	a1,1
    str++;
    8001b606:	0785                	add	a5,a5,1
  while (*str) {
    8001b608:	f6e1                	bnez	a3,8001b5d0 <atol+0x2c>
    8001b60a:	4501                	li	a0,0
    8001b60c:	bfcd                	j	8001b5fe <atol+0x5a>

000000008001b60e <_init>:

void _init(){

    8001b60e:	8082                	ret

000000008001b610 <mhandler_entry>:
.endm

.balign 0x4
.global mhandler_entry
mhandler_entry:
    SAVE_CONTEXT
    8001b610:	f0810113          	add	sp,sp,-248
    8001b614:	e006                	sd	ra,0(sp)
    8001b616:	e80e                	sd	gp,16(sp)
    8001b618:	ec12                	sd	tp,24(sp)
    8001b61a:	f016                	sd	t0,32(sp)
    8001b61c:	f41a                	sd	t1,40(sp)
    8001b61e:	f81e                	sd	t2,48(sp)
    8001b620:	fc22                	sd	s0,56(sp)
    8001b622:	e0a6                	sd	s1,64(sp)
    8001b624:	e4aa                	sd	a0,72(sp)
    8001b626:	e8ae                	sd	a1,80(sp)
    8001b628:	ecb2                	sd	a2,88(sp)
    8001b62a:	f0b6                	sd	a3,96(sp)
    8001b62c:	f4ba                	sd	a4,104(sp)
    8001b62e:	f8be                	sd	a5,112(sp)
    8001b630:	fcc2                	sd	a6,120(sp)
    8001b632:	e146                	sd	a7,128(sp)
    8001b634:	e54a                	sd	s2,136(sp)
    8001b636:	e94e                	sd	s3,144(sp)
    8001b638:	ed52                	sd	s4,152(sp)
    8001b63a:	f156                	sd	s5,160(sp)
    8001b63c:	f55a                	sd	s6,168(sp)
    8001b63e:	f95e                	sd	s7,176(sp)
    8001b640:	fd62                	sd	s8,184(sp)
    8001b642:	e1e6                	sd	s9,192(sp)
    8001b644:	e5ea                	sd	s10,200(sp)
    8001b646:	e9ee                	sd	s11,208(sp)
    8001b648:	edf2                	sd	t3,216(sp)
    8001b64a:	f1f6                	sd	t4,224(sp)
    8001b64c:	f5fa                	sd	t5,232(sp)
    8001b64e:	f5fe                	sd	t6,232(sp)
    jal mhandler
    8001b650:	dcae50ef          	jal	80000c1a <mhandler>
    j _return
    8001b654:	a849                	j	8001b6e6 <_return>
    8001b656:	0001                	nop

000000008001b658 <hshandler_entry>:

.balign 0x4
.global hshandler_entry
hshandler_entry:
    SAVE_CONTEXT
    8001b658:	f0810113          	add	sp,sp,-248
    8001b65c:	e006                	sd	ra,0(sp)
    8001b65e:	e80e                	sd	gp,16(sp)
    8001b660:	ec12                	sd	tp,24(sp)
    8001b662:	f016                	sd	t0,32(sp)
    8001b664:	f41a                	sd	t1,40(sp)
    8001b666:	f81e                	sd	t2,48(sp)
    8001b668:	fc22                	sd	s0,56(sp)
    8001b66a:	e0a6                	sd	s1,64(sp)
    8001b66c:	e4aa                	sd	a0,72(sp)
    8001b66e:	e8ae                	sd	a1,80(sp)
    8001b670:	ecb2                	sd	a2,88(sp)
    8001b672:	f0b6                	sd	a3,96(sp)
    8001b674:	f4ba                	sd	a4,104(sp)
    8001b676:	f8be                	sd	a5,112(sp)
    8001b678:	fcc2                	sd	a6,120(sp)
    8001b67a:	e146                	sd	a7,128(sp)
    8001b67c:	e54a                	sd	s2,136(sp)
    8001b67e:	e94e                	sd	s3,144(sp)
    8001b680:	ed52                	sd	s4,152(sp)
    8001b682:	f156                	sd	s5,160(sp)
    8001b684:	f55a                	sd	s6,168(sp)
    8001b686:	f95e                	sd	s7,176(sp)
    8001b688:	fd62                	sd	s8,184(sp)
    8001b68a:	e1e6                	sd	s9,192(sp)
    8001b68c:	e5ea                	sd	s10,200(sp)
    8001b68e:	e9ee                	sd	s11,208(sp)
    8001b690:	edf2                	sd	t3,216(sp)
    8001b692:	f1f6                	sd	t4,224(sp)
    8001b694:	f5fa                	sd	t5,232(sp)
    8001b696:	f5fe                	sd	t6,232(sp)
    jal hshandler
    8001b698:	f8ee50ef          	jal	80000e26 <hshandler>
    j _return
    8001b69c:	a0a9                	j	8001b6e6 <_return>
    8001b69e:	0001                	nop

000000008001b6a0 <vshandler_entry>:

.balign 0x4
.global vshandler_entry
vshandler_entry:
    SAVE_CONTEXT
    8001b6a0:	f0810113          	add	sp,sp,-248
    8001b6a4:	e006                	sd	ra,0(sp)
    8001b6a6:	e80e                	sd	gp,16(sp)
    8001b6a8:	ec12                	sd	tp,24(sp)
    8001b6aa:	f016                	sd	t0,32(sp)
    8001b6ac:	f41a                	sd	t1,40(sp)
    8001b6ae:	f81e                	sd	t2,48(sp)
    8001b6b0:	fc22                	sd	s0,56(sp)
    8001b6b2:	e0a6                	sd	s1,64(sp)
    8001b6b4:	e4aa                	sd	a0,72(sp)
    8001b6b6:	e8ae                	sd	a1,80(sp)
    8001b6b8:	ecb2                	sd	a2,88(sp)
    8001b6ba:	f0b6                	sd	a3,96(sp)
    8001b6bc:	f4ba                	sd	a4,104(sp)
    8001b6be:	f8be                	sd	a5,112(sp)
    8001b6c0:	fcc2                	sd	a6,120(sp)
    8001b6c2:	e146                	sd	a7,128(sp)
    8001b6c4:	e54a                	sd	s2,136(sp)
    8001b6c6:	e94e                	sd	s3,144(sp)
    8001b6c8:	ed52                	sd	s4,152(sp)
    8001b6ca:	f156                	sd	s5,160(sp)
    8001b6cc:	f55a                	sd	s6,168(sp)
    8001b6ce:	f95e                	sd	s7,176(sp)
    8001b6d0:	fd62                	sd	s8,184(sp)
    8001b6d2:	e1e6                	sd	s9,192(sp)
    8001b6d4:	e5ea                	sd	s10,200(sp)
    8001b6d6:	e9ee                	sd	s11,208(sp)
    8001b6d8:	edf2                	sd	t3,216(sp)
    8001b6da:	f1f6                	sd	t4,224(sp)
    8001b6dc:	f5fa                	sd	t5,232(sp)
    8001b6de:	f5fe                	sd	t6,232(sp)
    jal vshandler
    8001b6e0:	961e50ef          	jal	80001040 <vshandler>
    j _return
    8001b6e4:	a009                	j	8001b6e6 <_return>

000000008001b6e6 <_return>:
    
_return:
    li t0, 4 //make sure PRIV_M is 4
    8001b6e6:	4291                	li	t0,4
    beq a0, t0, _return_from_m 
    8001b6e8:	04550563          	beq	a0,t0,8001b732 <_return_from_m>

000000008001b6ec <_return_from_s>:
_return_from_s:
    RESTORE_CONTEXT
    8001b6ec:	6082                	ld	ra,0(sp)
    8001b6ee:	61c2                	ld	gp,16(sp)
    8001b6f0:	6262                	ld	tp,24(sp)
    8001b6f2:	7282                	ld	t0,32(sp)
    8001b6f4:	7322                	ld	t1,40(sp)
    8001b6f6:	73c2                	ld	t2,48(sp)
    8001b6f8:	7462                	ld	s0,56(sp)
    8001b6fa:	6486                	ld	s1,64(sp)
    8001b6fc:	6526                	ld	a0,72(sp)
    8001b6fe:	65c6                	ld	a1,80(sp)
    8001b700:	6666                	ld	a2,88(sp)
    8001b702:	7686                	ld	a3,96(sp)
    8001b704:	7726                	ld	a4,104(sp)
    8001b706:	77c6                	ld	a5,112(sp)
    8001b708:	7866                	ld	a6,120(sp)
    8001b70a:	688a                	ld	a7,128(sp)
    8001b70c:	692a                	ld	s2,136(sp)
    8001b70e:	69ca                	ld	s3,144(sp)
    8001b710:	6a6a                	ld	s4,152(sp)
    8001b712:	7a8a                	ld	s5,160(sp)
    8001b714:	7b2a                	ld	s6,168(sp)
    8001b716:	7bca                	ld	s7,176(sp)
    8001b718:	7c6a                	ld	s8,184(sp)
    8001b71a:	6c8e                	ld	s9,192(sp)
    8001b71c:	6d2e                	ld	s10,200(sp)
    8001b71e:	6dce                	ld	s11,208(sp)
    8001b720:	6e6e                	ld	t3,216(sp)
    8001b722:	7e8e                	ld	t4,224(sp)
    8001b724:	7f2e                	ld	t5,232(sp)
    8001b726:	7fce                	ld	t6,240(sp)
    8001b728:	0f810113          	add	sp,sp,248
    sret
    8001b72c:	10200073          	sret
    j   .
    8001b730:	a001                	j	8001b730 <_return_from_s+0x44>

000000008001b732 <_return_from_m>:
_return_from_m:
    RESTORE_CONTEXT
    8001b732:	6082                	ld	ra,0(sp)
    8001b734:	61c2                	ld	gp,16(sp)
    8001b736:	6262                	ld	tp,24(sp)
    8001b738:	7282                	ld	t0,32(sp)
    8001b73a:	7322                	ld	t1,40(sp)
    8001b73c:	73c2                	ld	t2,48(sp)
    8001b73e:	7462                	ld	s0,56(sp)
    8001b740:	6486                	ld	s1,64(sp)
    8001b742:	6526                	ld	a0,72(sp)
    8001b744:	65c6                	ld	a1,80(sp)
    8001b746:	6666                	ld	a2,88(sp)
    8001b748:	7686                	ld	a3,96(sp)
    8001b74a:	7726                	ld	a4,104(sp)
    8001b74c:	77c6                	ld	a5,112(sp)
    8001b74e:	7866                	ld	a6,120(sp)
    8001b750:	688a                	ld	a7,128(sp)
    8001b752:	692a                	ld	s2,136(sp)
    8001b754:	69ca                	ld	s3,144(sp)
    8001b756:	6a6a                	ld	s4,152(sp)
    8001b758:	7a8a                	ld	s5,160(sp)
    8001b75a:	7b2a                	ld	s6,168(sp)
    8001b75c:	7bca                	ld	s7,176(sp)
    8001b75e:	7c6a                	ld	s8,184(sp)
    8001b760:	6c8e                	ld	s9,192(sp)
    8001b762:	6d2e                	ld	s10,200(sp)
    8001b764:	6dce                	ld	s11,208(sp)
    8001b766:	6e6e                	ld	t3,216(sp)
    8001b768:	7e8e                	ld	t4,224(sp)
    8001b76a:	7f2e                	ld	t5,232(sp)
    8001b76c:	7fce                	ld	t6,240(sp)
    8001b76e:	0f810113          	add	sp,sp,248
    mret
    8001b772:	30200073          	mret

Disassembly of section .text.startup:

000000008001b776 <main>:

void main(){
    8001b776:	1101                	add	sp,sp,-32

    INFO("risc-v hypervisor extension tests");
    8001b778:	00002517          	auipc	a0,0x2
    8001b77c:	8e850513          	add	a0,a0,-1816 # 8001d060 <__func__.1+0x3d0>
void main(){
    8001b780:	ec06                	sd	ra,24(sp)
    8001b782:	e822                	sd	s0,16(sp)
    8001b784:	e426                	sd	s1,8(sp)
    8001b786:	e04a                	sd	s2,0(sp)
    INFO("risc-v hypervisor extension tests");
    8001b788:	c43ff0ef          	jal	8001b3ca <printf>
    8001b78c:	4529                	li	a0,10
    8001b78e:	b0ffe0ef          	jal	8001a29c <putchar>
    // printf("%f\n",CSRR(CSR_SSCRATCH));
    if(check_misa_h()){
    8001b792:	d7be40ef          	jal	8000050c <check_misa_h>
    8001b796:	c539                	beqz	a0,8001b7e4 <main+0x6e>
        
        reset_state();
        for(int i = 0; i < test_table_size; i++){
    8001b798:	0000a497          	auipc	s1,0xa
    8001b79c:	e5048493          	add	s1,s1,-432 # 800255e8 <test_table_size>
        reset_state();
    8001b7a0:	b87e50ef          	jal	80001326 <reset_state>
        for(int i = 0; i < test_table_size; i++){
    8001b7a4:	609c                	ld	a5,0(s1)
    8001b7a6:	4401                	li	s0,0
    8001b7a8:	0000a917          	auipc	s2,0xa
    8001b7ac:	e4890913          	add	s2,s2,-440 # 800255f0 <test_table>
    8001b7b0:	cf91                	beqz	a5,8001b7cc <main+0x56>
            reset_state();
    8001b7b2:	b75e50ef          	jal	80001326 <reset_state>
            test_table[i]();
    8001b7b6:	00093783          	ld	a5,0(s2)
    8001b7ba:	00341713          	sll	a4,s0,0x3
        for(int i = 0; i < test_table_size; i++){
    8001b7be:	0405                	add	s0,s0,1
            test_table[i]();
    8001b7c0:	97ba                	add	a5,a5,a4
    8001b7c2:	639c                	ld	a5,0(a5)
    8001b7c4:	9782                	jalr	a5
        for(int i = 0; i < test_table_size; i++){
    8001b7c6:	609c                	ld	a5,0(s1)
    8001b7c8:	fef465e3          	bltu	s0,a5,8001b7b2 <main+0x3c>
            
    }else{
        printf("hypervisor extension is not supported!\n");
    }

    INFO("end");
    8001b7cc:	00002517          	auipc	a0,0x2
    8001b7d0:	8e450513          	add	a0,a0,-1820 # 8001d0b0 <__func__.1+0x420>
    8001b7d4:	bf7ff0ef          	jal	8001b3ca <printf>
    8001b7d8:	4529                	li	a0,10
    8001b7da:	ac3fe0ef          	jal	8001a29c <putchar>
    exit(0);
    8001b7de:	4501                	li	a0,0
    8001b7e0:	889ff0ef          	jal	8001b068 <exit>
        printf("hypervisor extension is not supported!\n");
    8001b7e4:	00002517          	auipc	a0,0x2
    8001b7e8:	8a450513          	add	a0,a0,-1884 # 8001d088 <__func__.1+0x3f8>
    8001b7ec:	8ebff0ef          	jal	8001b0d6 <puts>
    8001b7f0:	bff1                	j	8001b7cc <main+0x56>
{
    8001b7f2:	1141                	add	sp,sp,-16
  printstr("Implement main(), foo!\n");
    8001b7f4:	00008517          	auipc	a0,0x8
    8001b7f8:	d8c50513          	add	a0,a0,-628 # 80023580 <__func__.1+0x68f0>
{
    8001b7fc:	e406                	sd	ra,8(sp)
  printstr("Implement main(), foo!\n");
    8001b7fe:	881ff0ef          	jal	8001b07e <printstr>
}
    8001b802:	60a2                	ld	ra,8(sp)
    8001b804:	557d                	li	a0,-1
    8001b806:	0141                	add	sp,sp,16
    8001b808:	8082                	ret
