
### Available commands
report_level 3 
	### define reporting level
	### 0(Error,Warning), 
	### 1(Error,Warning,Info. DEFAULT level), 
	### 2(Error,Warning,Info lists modifications in pin_hash), 
	### 3(print only command Description, but do not run it)

d <pin_name>
	### delete pin

r <related_pin_name> <pin_name>
	### remove timing arc

s <old_pin_name> <new_pin_name>
	### rename pin

m <old_related_pin_name> <new_related_pin_name> <pin_name>
	### rename related pin

delete_min_delay <true/false>
	### delete all timing arcs where min_delay_flag is true/false

add_pin <pin_name> <direction>  <capacitance> <max_capacitance> <min_capacitance> <max_transition> <min_transition> [*_capacitance_range_en]
	### add pin
        ### use NONE value if <capacitance> <max_capacitance> <min_capacitance> 
        ### <max_transition> <min_transition> values are unknown
        ### The last switch is optional, se it to cap_range_en to have 
	### rise_capacitance_range,fall_capacitance_range attributes extracted to out .lib	
	
add_bus <pin_name> <left_bit> <right_bit> <direction>  <capacitance> <max_capacitance> <min_capacitance> <max_transition> <min_transition> 
	### add bus(array) of pins
        ### use NONE value if <capacitance> <max_capacitance> <min_capacitance> 
        ### <max_transition> <min_transition> values are unknown
        ### The last switch is optional, se it to cap_range_en to have 
	### rise_capacitance_range,fall_capacitance_range attributes extracted to out .lib	

change_dir <pin_name> <direction>
	### change pin direction

mark_clock <pin_name>
	### mark pin as a clock pin

	#############################################################################################
	### use NONE value if timing_type or timing_sense attribute is missing in timing arc
	### eg. mod_timing_type_sense rx_ana_word_clk rx_m  rising_edge NONE falling_edge NONE
	#############################################################################################
u <pin_name> <related_pin_name>  <timing_type2> <timing_sense2>  <timing_type1> <timing_sense1>  <new_timing_type> <new_timing_sense>
	### combine two timing arcs into one timing arc, 
	### use NONE value if timing_type or timing_sense attribute is missing in timing arc
	### timing arc will be deleted if <timing_type2> == <timing_type1>, and <timing_sense2> == <timing_sense1>   

split_arc <in_pin> <rel_pin> <old_timing_type> <old_timing_sense> <new_rise_timing_type> <new_rise_timing_sense> <new_fall_timing_type> <new_fall_timing_sense>
	### split one timing arc into two timing arcs
	### use NONE value if timing_type or timing_sense attribute is missing in timing arc

mod_timing_type_sense <pin_name> <related_pin_name>  <old_timing_type> <old_timing_sense> <new_timing_type> <new_timing_sense>
	### modify timing_type, timing_sense attributes in timing arc
	### use NONE value if timing_type or timing_sense attribute is missing in timing arc

copy_lut <pin_name> <related_pin_name>  <timing_type> <timing_sense> <rise/fall>
	### copy rise lookup tables to fall tables, and visa versa 
	### use NONE value if timing_type or timing_sense attribute is missing in timing arc

copy_pin <source_pin_name> <new_pin_name> <dont_copy_timing/copy_timing>
	### Copy <source_pin_name> pin block to <new_pin_name>,  if <source_pin_name> exists.
	### The whole content of <new_pin_name> will be overwritten if it already exists
        ### Do not copy pin timing blocks when timing_copy_option is dont_copy_timing.  
        ### Copy timing blocks when copy_timing.

pg_pin <pin_name> <PWR/GND>
        ### Change power pin from regular pin port to pg_pin
	
cell_area <cell_area_umsq>
        ### Add area in cell information
	
add_pin_info <pin_name> <related_pwr_pin> <related_gnd_pin>
        ## Add related power or ground pin information to each pin

add_bus_info <bus_name> <msb> <lsb> <direction> <related_pwr_pin> <related_gnd_pin>
        ## Add related information to each bus
	
add_vmap <pin_name> <PWR/GND>
        ### Add voltage map in cell information
