[
#  OPER,               ENCODING, ALUOP, ALU1, ALU2,  WBSEL, WB, CMPOP, BRANCH, JUMP, STORE, ST_MASK
[   LUI, '?????_??_???_0110111',     X,    X,    X,   UIMM,  1,     X,      0,    0,     0,  '0000'],
[ AUIPC, '?????_??_???_0010111',   ADD, UIMM,   PC, ALURES,  1,     X,      0,    0,     0,  '0000'],

[   JAL, '?????_??_???_1101111',   ADD, JIMM,   PC, PC_INC,  1,     X,      0,    1,     0,  '0000'],
[   JAL, '?????_??_000_1100111',   ADD, REG1, IIMM, PC_INC,  1,     X,      0,    1,     0,  '0000'],
[   BEQ, '?????_??_000_1100011',   ADD, BIMM,   PC,      X,  0,   BEQ,      1,    0,     0,  '0000'],
[   BNE, '?????_??_001_1100011',   ADD, BIMM,   PC,      X,  0,   BNE,      1,    0,     0,  '0000'],
[   BLT, '?????_??_100_1100011',   ADD, BIMM,   PC,      X,  0,   BLT,      1,    0,     0,  '0000'],
[   BGE, '?????_??_101_1100011',   ADD, BIMM,   PC,      X,  0,   BGE,      1,    0,     0,  '0000'],
[  BLTU, '?????_??_110_1100011',   ADD, BIMM,   PC,      X,  0,  BLTU,      1,    0,     0,  '0000'],
[  BGEU, '?????_??_111_1100011',   ADD, BIMM,   PC,      X,  0,  BGEU,      1,    0,     0,  '0000'],

# [  LB,
# [  LH,
[    LW, '?????_??_010_0000011',   ADD, REG1, IIMM,    LSU,  1,     X,      0,    0,     0,  '0000'],
# [ LBU,
# [ LHU,
# [  SB,
# [  SH,
[    SW, '?????_??_010_0100011',   ADD, REG1, SIMM,      X,  0,     X,      0,    0,     1,  '1111'],

[  ADDI, '?????_??_000_0010011',   ADD, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,  '0000'],
[  SLTI, '?????_??_010_0010011',   SLT, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,  '0000'],
[ SLTIU, '?????_??_011_0010011',  SLTU, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,  '0000'],
[  XORI, '?????_??_100_0010011',   XOR, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   ORI, '?????_??_110_0010011',    OR, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,  '0000'],
[  ANDI, '?????_??_111_0010011',   AND, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,  '0000'],
# shamt not implemented
# [  SLLI,
# [  SRLI,
# [  SRAI,

[   ADD, '00000_00_000_0110011',   ADD, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   SUB, '01000_00_000_0110011',   SUB, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   SLL, '00000_00_001_0110011',   SLL, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   SLT, '00000_00_010_0110011',   SLT, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[  SLTU, '00000_00_011_0110011',  SLTU, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   XOR, '00000_00_100_0110011',   XOR, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   SRL, '00000_00_101_0110011',   SRL, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   SRA, '01000_00_101_0110011',   SRA, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[    OR, '00000_00_110_0110011',    OR, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
[   AND, '00000_00_111_0110011',   AND, REG1, REG2, ALURES,  1,     X,      0,    0,     0,  '0000'],
]

