{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698184781802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698184781818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 17:59:41 2023 " "Processing started: Tue Oct 24 17:59:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698184781818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184781818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184781818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698184783708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698184783708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab5/part3.v 0 0 " "Found 0 design units, including 0 entities, in source file /lab5/part3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184791863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab5/part2.v 5 5 " "Found 5 design units, including 5 entities, in source file /lab5/part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792128 ""} { "Info" "ISGN_ENTITY_NAME" "2 DisplayCounter " "Found entity 2: DisplayCounter" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792128 ""} { "Info" "ISGN_ENTITY_NAME" "3 part2 " "Found entity 3: part2" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792128 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792128 ""} { "Info" "ISGN_ENTITY_NAME" "5 toplevel " "Found entity 5: toplevel" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184792128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../Lab5/part1.v" "" { Text "W:/Lab5/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698184792331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab5/part1.v 3 3 " "Found 3 design units, including 3 entities, in source file /lab5/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "../Lab5/part1.v" "" { Text "W:/Lab5/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792410 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop " "Found entity 2: D_flip_flop" {  } { { "../Lab5/part1.v" "" { Text "W:/Lab5/part1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792410 ""} { "Info" "ISGN_ENTITY_NAME" "3 part1 " "Found entity 3: part1" {  } { { "../Lab5/part1.v" "" { Text "W:/Lab5/part1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698184792410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184792410 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EnableDC part2.v(78) " "Verilog HDL Implicit Net warning at part2.v(78): created implicit net for \"EnableDC\"" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698184792410 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY part2.v(119) " "Verilog HDL error at part2.v(119): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698184792425 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX1 part2.v(119) " "Verilog HDL error at part2.v(119): object \"HEX1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698184792425 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX2 part2.v(119) " "Verilog HDL error at part2.v(119): object \"HEX2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698184792425 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX3 part2.v(119) " "Verilog HDL error at part2.v(119): object \"HEX3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698184792425 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CLOCK_50 part2.v(121) " "Verilog HDL Module Declaration error at part2.v(121): top module port \"CLOCK_50\" is not found in the port list" {  } { { "../Lab5/part2.v" "" { Text "W:/Lab5/part2.v" 121 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1698184792425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698184794331 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 17:59:54 2023 " "Processing ended: Tue Oct 24 17:59:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698184794331 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698184794331 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698184794331 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184794331 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698184796097 ""}
