{"hands_on_practices": [{"introduction": "Our journey into hands-on fault detection begins with a fundamental task: verifying the presence of a single, specific error. This exercise [@problem_id:1934735] grounds us in the core principle of fault testing, where we design an input that forces a different output in a faulty circuit compared to a correct one. By focusing on a stuck-at-0 fault in a standard half-adder, we practice the essential skill of comparing expected and actual circuit behavior to create a valid test vector.", "problem": "A standard half-adder is a fundamental digital logic circuit with two inputs, denoted as A and B, and two outputs, a Sum and a Carry. The behavior of a fault-free half-adder is described by the Boolean expressions:\n$$ \\text{Sum} = A \\oplus B $$\n$$ \\text{Carry} = A \\land B $$\nwhere $\\oplus$ denotes the exclusive-OR (XOR) operation and $\\land$ denotes the logical AND operation.\n\nNow, consider a manufacturing defect that causes a **stuck-at-0 fault** on the Sum output line. This means the Sum output is permanently fixed at a logic value of 0, irrespective of the inputs A and B. The Carry output remains unaffected.\n\nA test vector is defined as a specific input combination (A, B) that can detect the fault. A fault is detected if at least one of the outputs of the faulty circuit is different from the corresponding output of a fault-free circuit for that given input vector.\n\nWhich of the following options lists the complete set of all possible test vectors (A, B) that can detect this specific stuck-at-0 fault on the Sum output?\n\nA. (0, 0) only\n\nB. (1, 1) only\n\nC. (0, 1) only\n\nD. (0, 1) and (1, 0)\n\nE. (0, 0), (0, 1), (1, 0), and (1, 1)", "solution": "A fault-free half-adder has outputs given by\n$$\\text{Sum}_{g}=A \\oplus B,\\qquad \\text{Carry}_{g}=A \\land B.$$\nWith a stuck-at-0 fault on the Sum line, the faulty circuit outputs are\n$$\\text{Sum}_{f}=0,\\qquad \\text{Carry}_{f}=A \\land B.$$\nA test vector detects the fault if at least one output differs, i.e.,\n$$\\text{Sum}_{g} \\neq \\text{Sum}_{f}\\ \\ \\text{or}\\ \\ \\text{Carry}_{g} \\neq \\text{Carry}_{f}.$$\nSince $\\text{Carry}_{f}=\\text{Carry}_{g}$ for all inputs, detection reduces to\n$$\\text{Sum}_{g} \\neq \\text{Sum}_{f}\\ \\Longleftrightarrow\\ A \\oplus B \\neq 0\\ \\Longleftrightarrow\\ A \\oplus B=1.$$\nFor binary inputs, $A \\oplus B=1$ if and only if $A \\neq B$. Enumerating all input pairs:\n- For $(A,B)=(0,0)$: $\\text{Sum}_{g}=0$, $\\text{Carry}_{g}=0$; $\\text{Sum}_{f}=0$, $\\text{Carry}_{f}=0$; no difference.\n- For $(A,B)=(0,1)$: $\\text{Sum}_{g}=1$, $\\text{Carry}_{g}=0$; $\\text{Sum}_{f}=0$, $\\text{Carry}_{f}=0$; outputs differ.\n- For $(A,B)=(1,0)$: $\\text{Sum}_{g}=1$, $\\text{Carry}_{g}=0$; $\\text{Sum}_{f}=0$, $\\text{Carry}_{f}=0$; outputs differ.\n- For $(A,B)=(1,1)$: $\\text{Sum}_{g}=0$, $\\text{Carry}_{g}=1$; $\\text{Sum}_{f}=0$, $\\text{Carry}_{f}=1$; no difference.\nTherefore, the complete set of detecting vectors is $(0,1)$ and $(1,0)$, which corresponds to option D.", "answer": "$$\\boxed{D}$$", "id": "1934735"}, {"introduction": "While detecting a single fault is a crucial first step, a robust testing strategy must account for all potential failures. In this practice [@problem_id:1934760], we elevate our objective to achieving 100% single stuck-at fault coverage for a basic 2-input AND gate. The challenge is not just to find tests for every fault, but to do so with the smallest possible set of inputs, introducing the vital concept of a minimal test set.", "problem": "In a semiconductor manufacturing facility, a quality assurance engineer is tasked with developing a testing procedure for a batch of chips containing a large number of simple 2-input AND gates. The goal is to create the most efficient test possible. To do this, the engineer must find the smallest set of input patterns that can guarantee the detection of any single fault within a gate, based on the widely used single stuck-at fault model.\n\nConsider a single 2-input AND gate with inputs labeled A and B, and an output labeled Y. The function of the gate is $Y = A \\land B$. According to the single stuck-at fault model, a fault can occur at any input (A, B) or the output (Y), causing that line to be permanently \"stuck\" at a logical 0 (stuck-at-0) or a logical 1 (stuck-at-1).\n\nA \"test vector\" is a specific combination of input values (A, B). A set of test vectors achieves 100% fault coverage if, for every possible single stuck-at fault, there is at least one vector in the set that produces a different output at Y than a non-faulty gate would.\n\nWhich of the following represents the minimal set of test vectors, represented as pairs (A, B), required to achieve 100% single stuck-at fault coverage for the 2-input AND gate?\n\nA. {(0, 0), (1, 1)}\n\nB. {(0, 1), (1, 0)}\n\nC. {(0, 1), (1, 0), (1, 1)}\n\nD. {(0, 0), (0, 1), (1, 0)}\n\nE. {(0, 0), (0, 1), (1, 0), (1, 1)}", "solution": "Let the 2-input AND gate implement the Boolean function\n$$Y = A \\land B.$$\nUnder the single stuck-at fault model, a test vector $(A,B)$ detects a fault if it excites the fault (forces the fault-free value on the faulty line to be the opposite of the stuck value) and propagates the resulting error to the primary output so that\n$$Y_{\\text{good}}(A,B) \\neq Y_{\\text{faulty}}(A,B).$$\n\nEnumerate and derive detecting vectors for all single stuck-at faults:\n\n- Fault $A$ stuck-at-$0$:\n  Excite by setting $A=1$. To propagate through the AND, make the output depend on $A$ by setting $B=1$, so that $Y = A \\land 1 = A$.\n  Compute:\n  $$Y_{\\text{good}} = 1 \\land 1 = 1,\\quad Y_{\\text{faulty}} = 0 \\land 1 = 0.$$\n  Detected by $(1,1)$.\n\n- Fault $B$ stuck-at-$0$:\n  Symmetrically, set $B=1$ and $A=1$ to sensitize $Y$ to $B$:\n  $$Y_{\\text{good}} = 1 \\land 1 = 1,\\quad Y_{\\text{faulty}} = 1 \\land 0 = 0.$$\n  Detected by $(1,1)$.\n\n- Fault $A$ stuck-at-$1$:\n  Excite by setting $A=0$, and propagate by setting $B=1$ so $Y$ depends on $A$:\n  $$Y_{\\text{good}} = 0 \\land 1 = 0,\\quad Y_{\\text{faulty}} = 1 \\land 1 = 1.$$\n  Detected by $(0,1)$.\n\n- Fault $B$ stuck-at-$1$:\n  Excite by setting $B=0$, and propagate by setting $A=1$:\n  $$Y_{\\text{good}} = 1 \\land 0 = 0,\\quad Y_{\\text{faulty}} = 1 \\land 1 = 1.$$\n  Detected by $(1,0)$.\n\n- Fault $Y$ stuck-at-$0$:\n  Excite the output to $1$ in the good circuit so the discrepancy appears at $Y$:\n  $$Y_{\\text{good}} = 1 \\land 1 = 1,\\quad Y_{\\text{faulty}} = 0.$$\n  Detected by $(1,1)$.\n\n- Fault $Y$ stuck-at-$1$:\n  Excite the output to $0$ in the good circuit so the discrepancy appears at $Y$. Any input with $A \\land B = 0$ works; notably,\n  $$Y_{\\text{good}} = 0,\\quad Y_{\\text{faulty}} = 1.$$\n  Both $(0,1)$ and $(1,0)$ detect this fault.\n\nFrom the above, the set $\\{(1,1),(0,1),(1,0)\\}$ detects all six single stuck-at faults.\n\nMinimality:\n- Any complete set must include $(1,1)$ to detect $Y$ stuck-at-$0$ and input stuck-at-$0$ faults, since only $(1,1)$ makes $Y_{\\text{good}}=1$.\n- To detect $A$ stuck-at-$1$, the other input must be $1$ so the AND output depends on $A$; thus $(0,1)$ is required (vectors with $B=0$ block propagation).\n- To detect $B$ stuck-at-$1$, symmetrically $(1,0)$ is required.\n\nTherefore, any 100% coverage set must contain $(1,1)$, $(0,1)$, and $(1,0)$, and three vectors suffice. Among the given options, this is option C.", "answer": "$$\\boxed{C}$$", "id": "1934760"}, {"introduction": "In real-world scenarios, testing is often constrained by time and resources, making it impossible to apply every ideal test vector. This exercise [@problem_id:1934725] explores the consequences of such limitations by providing an incomplete set of test vectors for a 3-input OR gate. Your task is to analyze this limited test set and determine which potential stuck-at faults would go unnoticed, highlighting the critical link between test set completeness and fault detection reliability.", "problem": "In a quality control process for digital circuits, a standard 3-input OR gate is being tested. The gate has inputs denoted by $A$, $B$, and $C$, and a single output $Z$. The testing procedure is constrained by time and resources, allowing for the application of only two specific input test vectors: $(A, B, C) = (0, 0, 0)$ and $(A, B, C) = (1, 1, 1)$.\n\nThe analysis considers the possibility of a single stuck-at fault, where one of the input or output lines is permanently fixed to either a logic 0 (stuck-at-0) or a logic 1 (stuck-at-1). A fault is considered \"detected\" if, for at least one of the applied test vectors, the output of the faulty gate differs from the output of a fault-free gate. If a fault is not detected by any of the available test vectors, it \"remains undetected\".\n\nGiven this testing scenario, which of the following single stuck-at faults would remain undetected?\n\nA. Input $A$ is stuck-at-0.\n\nB. Input $A$ is stuck-at-1.\n\nC. Output $Z$ is stuck-at-0.\n\nD. Output $Z$ is stuck-at-1.\n\nE. Input $B$ is stuck-at-1.", "solution": "Let the fault-free 3-input OR gate be described by $Z = A \\lor B \\lor C$. Under the two available test vectors, the fault-free outputs are:\n$$Z(0,0,0) = 0,\\quad Z(1,1,1) = 1.$$\nA fault is detected if there exists at least one applied test vector for which the faulty output $Z_{\\text{f}}$ differs from the fault-free output $Z$.\n\nConsider each listed single stuck-at fault:\n\nOption A: Input $A$ stuck-at-0. For $(A,B,C)=(0,0,0)$, the forced input is $(0,0,0)$, so $Z_{\\text{f}}=0$, which equals $Z=0$. For $(A,B,C)=(1,1,1)$, the forced input becomes $(0,1,1)$ and $Z_{\\text{f}}=1$, which equals $Z=1$. Since $Z_{\\text{f}}$ equals $Z$ for both vectors, this fault remains undetected.\n\nOption B: Input $A$ stuck-at-1. For $(0,0,0)$, the forced input is $(1,0,0)$ and $Z_{\\text{f}}=1$, while $Z=0$, hence detected. (For $(1,1,1)$, both give $1$, but detection already occurs.)\n\nOption C: Output $Z$ stuck-at-0. For $(0,0,0)$, $Z_{\\text{f}}=0$ equals $Z=0$. For $(1,1,1)$, $Z_{\\text{f}}=0$ while $Z=1$, hence detected.\n\nOption D: Output $Z$ stuck-at-1. For $(0,0,0)$, $Z_{\\text{f}}=1$ while $Z=0$, hence detected. (For $(1,1,1)$, both give $1$.)\n\nOption E: Input $B$ stuck-at-1. For $(0,0,0)$, the forced input is $(0,1,0)$ and $Z_{\\text{f}}=1$, while $Z=0$, hence detected. (For $(1,1,1)$, both give $1$.)\n\nTherefore, among the listed faults, only input $A$ stuck-at-0 remains undetected.", "answer": "$$\\boxed{A}$$", "id": "1934725"}]}