{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519549326411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519549326411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 01:02:06 2018 " "Processing started: Sun Feb 25 01:02:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519549326411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549326411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_task2 -c arf32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_task2 -c arf32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549326411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519549326931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519549326931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/arf8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/arf8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arf8-structure " "Found design unit 1: arf8-structure" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341631 ""} { "Info" "ISGN_ENTITY_NAME" "1 arf8 " "Found entity 1: arf8" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_2to4-behavior " "Found design unit 1: dec_2to4-behavior" {  } { { "dec_2to4.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/dec_2to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341631 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_2to4 " "Found entity 1: dec_2to4" {  } { { "dec_2to4.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/dec_2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/mux_4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341631 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/mux_4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1-behavior " "Found design unit 1: mux_8to1-behavior" {  } { { "../task 1/mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_8to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341647 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "../task 1/mux_8to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "../task 1/mux_2to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341647 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../task 1/mux_2to1.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/mux_2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflop-behavior " "Found design unit 1: dflop-behavior" {  } { { "../task 1/dflop.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341647 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflop " "Found entity 1: dflop" {  } { { "../task 1/dflop.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dec_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 8/task 1/dec_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_3to8-behavior " "Found design unit 1: dec_3to8-behavior" {  } { { "../task 1/dec_3to8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dec_3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341662 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_3to8 " "Found entity 1: dec_3to8" {  } { { "../task 1/dec_3to8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/dec_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arf32.vhd 2 1 " "Using design file arf32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arf32-structure " "Found design unit 1: arf32-structure" {  } { { "arf32.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341703 ""} { "Info" "ISGN_ENTITY_NAME" "1 arf32 " "Found entity 1: arf32" {  } { { "arf32.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519549341703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519549341703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arf32 " "Elaborating entity \"arf32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519549341707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dec_3to8 dec_3to8:writingBlock A:behavior " "Elaborating entity \"dec_3to8\" using architecture \"A:behavior\" for hierarchy \"dec_3to8:writingBlock\"" {  } { { "arf32.vhd" "writingBlock" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519549341715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "arf8 arf8:arf_0to7 A:structure " "Elaborating entity \"arf8\" using architecture \"A:structure\" for hierarchy \"arf8:arf_0to7\"" {  } { { "arf32.vhd" "arf_0to7" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519549341719 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "6 4 arf8.vhd(63) " "VHDL expression error at arf8.vhd(63): expression has 6 elements, but must have 4 elements" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 63 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "6 4 arf8.vhd(64) " "VHDL expression error at arf8.vhd(64): expression has 6 elements, but must have 4 elements" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 64 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w0 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w0\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w1 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w1\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w2 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w2\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w3 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w3\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w4 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w4\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w5 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w5\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w6 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w6\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "w7 arf8.vhd(62) " "VHDL error at arf8.vhd(62): formal port or parameter \"w7\" must have actual or default value" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 62 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 6 arf8.vhd(64) " "VHDL expression error at arf8.vhd(64): expression has 4 elements, but must have 6 elements" {  } { { "../task 1/arf8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 1/arf8.vhd" 64 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "arf8:arf_0to7 " "Can't elaborate user hierarchy \"arf8:arf_0to7\"" {  } { { "arf32.vhd" "arf_0to7" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/lab 8/task 2/arf32.vhd" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519549341723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519549341868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 25 01:02:21 2018 " "Processing ended: Sun Feb 25 01:02:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519549341868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519549341868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519549341868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519549341868 ""}
