# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab3/Lab3template {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab3/Lab3template/lab3_task1_inputter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:23 on Feb 03,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab3/Lab3template" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab3/Lab3template/lab3_task1_inputter.sv 
# -- Compiling module lab3_task1_inputter
# -- Compiling module lab3_task1_inputter_testbench
# 
# Top level modules:
# 	lab3_task1_inputter_testbench
# End time: 14:16:23 on Feb 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab3_task1_inputter_testbench
# vsim work.lab3_task1_inputter_testbench 
# Start time: 14:16:28 on Feb 03,2024
# Loading sv_std.std
# Loading work.lab3_task1_inputter_testbench
# Loading work.lab3_task1_inputter
add wave -position end  sim:/lab3_task1_inputter_testbench/x0
add wave -position end  sim:/lab3_task1_inputter_testbench/y0
add wave -position end  sim:/lab3_task1_inputter_testbench/x1
add wave -position end  sim:/lab3_task1_inputter_testbench/y1
run -all
# ** Note: $stop    : C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab3/Lab3template/lab3_task1_inputter.sv(90)
#    Time: 15 ps  Iteration: 0  Instance: /lab3_task1_inputter_testbench
# Break in Module lab3_task1_inputter_testbench at C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab3/Lab3template/lab3_task1_inputter.sv line 90
# End time: 14:36:07 on Feb 03,2024, Elapsed time: 0:19:39
# Errors: 0, Warnings: 0
