Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f97d98cdb0884c8f8f3df1157b85624d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_111060013_Content_Addressable_Memory_t_behav xil_defaultlib.Lab4_111060013_Content_Addressable_Memory_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Content_Addressable_Memory
Compiling module xil_defaultlib.Lab4_111060013_Content_Addressab...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab4_111060013_Content_Addressable_Memory_t_behav
