<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: fifo.structural Architecture Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d7/d8a/classfifo.html">fifo</a></li><li class="navelem"><a class="el" href="../../dd/dec/classfifo_1_1structural.html">structural</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">fifo.structural Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="../../dd/dec/classfifo_1_1structural.html">fifo::structural</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a836a588bee2503d0b00431df0b751bb4" id="r_a836a588bee2503d0b00431df0b751bb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a836a588bee2503d0b00431df0b751bb4">fifo_ctrl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d0/dfd/classfifo__ctrl.html">&lt;Entity fifo_ctrl&gt; </a></em></td></tr>
<tr class="memitem:ad2c653f0e637ddfbcf83b2efe8e40556" id="r_ad2c653f0e637ddfbcf83b2efe8e40556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ad2c653f0e637ddfbcf83b2efe8e40556">reg_file</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="../../d8/d6f/classreg__file.html">&lt;Entity reg_file&gt; </a></em></td></tr>
<tr class="memdesc:ad2c653f0e637ddfbcf83b2efe8e40556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read address output.  <a href="#ad2c653f0e637ddfbcf83b2efe8e40556"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ae014d091fdea9b7180c03636469e2e11" id="r_ae014d091fdea9b7180c03636469e2e11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ae014d091fdea9b7180c03636469e2e11">w_addr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d7/d8a/classfifo.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae014d091fdea9b7180c03636469e2e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data output for reading. Internal write address signal.  <a href="#ae014d091fdea9b7180c03636469e2e11"></a><br /></td></tr>
<tr class="memitem:a8f66b6e6c8608806281aab024978fa6a" id="r_a8f66b6e6c8608806281aab024978fa6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a8f66b6e6c8608806281aab024978fa6a">r_addr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d7/d8a/classfifo.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8f66b6e6c8608806281aab024978fa6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal read address signal.  <a href="#a8f66b6e6c8608806281aab024978fa6a"></a><br /></td></tr>
<tr class="memitem:a668a3ae00d04236b50318437a2028ecc" id="r_a668a3ae00d04236b50318437a2028ecc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a668a3ae00d04236b50318437a2028ecc">wr_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a668a3ae00d04236b50318437a2028ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal write enable signal.  <a href="#a668a3ae00d04236b50318437a2028ecc"></a><br /></td></tr>
<tr class="memitem:a7ceb42cd4cf1d42d79d3d7c7578e4eec" id="r_a7ceb42cd4cf1d42d79d3d7c7578e4eec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a7ceb42cd4cf1d42d79d3d7c7578e4eec">full_tmp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7ceb42cd4cf1d42d79d3d7c7578e4eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal full flag signal.  <a href="#a7ceb42cd4cf1d42d79d3d7c7578e4eec"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ad96bb2323ad696436bccbd33dd3a05ed" id="r_ad96bb2323ad696436bccbd33dd3a05ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ad96bb2323ad696436bccbd33dd3a05ed">fifo_inst</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fifo_ctrl</b>  <em><a class="el" href="../../d0/dfd/classfifo__ctrl.html">&lt;Entity fifo_ctrl&gt;</a></em></td></tr>
<tr class="memitem:ac9227f6405d6ad3fe73aed688342c61a" id="r_ac9227f6405d6ad3fe73aed688342c61a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ac9227f6405d6ad3fe73aed688342c61a">registers</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg_file</b>  <em><a class="el" href="../../d8/d6f/classreg__file.html">&lt;Entity reg_file&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>\architecture structural Structural Architecture of FIFO</p>
<p>This architecture instantiates the FIFO control and register file components and connects them. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a836a588bee2503d0b00431df0b751bb4" name="a836a588bee2503d0b00431df0b751bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836a588bee2503d0b00431df0b751bb4">&#9670;&#160;</a></span>fifo_ctrl</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a836a588bee2503d0b00431df0b751bb4">fifo_ctrl</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>\component <a class="el" href="../../d0/dfd/classfifo__ctrl.html">fifo_ctrl</a> FIFO Control Component</p>
<p>This component handles the control logic for the FIFO buffer, including read and write operations. </p>

</div>
</div>
<a id="ad96bb2323ad696436bccbd33dd3a05ed" name="ad96bb2323ad696436bccbd33dd3a05ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad96bb2323ad696436bccbd33dd3a05ed">&#9670;&#160;</a></span>fifo_inst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ad96bb2323ad696436bccbd33dd3a05ed">fifo_inst</a> <b><span class="vhdlchar">fifo_ctrl</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ceb42cd4cf1d42d79d3d7c7578e4eec" name="a7ceb42cd4cf1d42d79d3d7c7578e4eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ceb42cd4cf1d42d79d3d7c7578e4eec">&#9670;&#160;</a></span>full_tmp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a7ceb42cd4cf1d42d79d3d7c7578e4eec">full_tmp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal full flag signal. </p>

</div>
</div>
<a id="a8f66b6e6c8608806281aab024978fa6a" name="a8f66b6e6c8608806281aab024978fa6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f66b6e6c8608806281aab024978fa6a">&#9670;&#160;</a></span>r_addr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a8f66b6e6c8608806281aab024978fa6a">r_addr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d7/d8a/classfifo.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal read address signal. </p>

</div>
</div>
<a id="ad2c653f0e637ddfbcf83b2efe8e40556" name="ad2c653f0e637ddfbcf83b2efe8e40556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c653f0e637ddfbcf83b2efe8e40556">&#9670;&#160;</a></span>reg_file</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ad2c653f0e637ddfbcf83b2efe8e40556">reg_file</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read address output. </p>

</div>
</div>
<a id="ac9227f6405d6ad3fe73aed688342c61a" name="ac9227f6405d6ad3fe73aed688342c61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9227f6405d6ad3fe73aed688342c61a">&#9670;&#160;</a></span>registers</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ac9227f6405d6ad3fe73aed688342c61a">registers</a> <b><span class="vhdlchar">reg_file</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae014d091fdea9b7180c03636469e2e11" name="ae014d091fdea9b7180c03636469e2e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae014d091fdea9b7180c03636469e2e11">&#9670;&#160;</a></span>w_addr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#ae014d091fdea9b7180c03636469e2e11">w_addr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d7/d8a/classfifo.html#a97ed8c4ac7d6de2665dc3b2d8ab90ea3">ADDR_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data output for reading. Internal write address signal. </p>

</div>
</div>
<a id="a668a3ae00d04236b50318437a2028ecc" name="a668a3ae00d04236b50318437a2028ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668a3ae00d04236b50318437a2028ecc">&#9670;&#160;</a></span>wr_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dec/classfifo_1_1structural.html#a668a3ae00d04236b50318437a2028ecc">wr_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal write enable signal. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/fifo/<a class="el" href="../../d3/d9a/fifo_8vhdl.html">fifo.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
