{
  "module_name": "pinctrl-qcm2290.c",
  "hash_id": "79289ee142a1dc982748783071ace9b1ebd466ce7b59ba1eb8a9762f73518b0f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-qcm2290.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\nstatic const struct pinctrl_pin_desc qcm2290_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(128, \"SDC1_CLK\"),\n\tPINCTRL_PIN(129, \"SDC1_CMD\"),\n\tPINCTRL_PIN(130, \"SDC1_DATA\"),\n\tPINCTRL_PIN(131, \"SDC2_CLK\"),\n\tPINCTRL_PIN(132, \"SDC2_CMD\"),\n\tPINCTRL_PIN(133, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\n\nstatic const unsigned int sdc1_rclk_pins[] = { 127 };\nstatic const unsigned int sdc1_clk_pins[] = { 128 };\nstatic const unsigned int sdc1_cmd_pins[] = { 129 };\nstatic const unsigned int sdc1_data_pins[] = { 130 };\nstatic const unsigned int sdc2_clk_pins[] = { 131 };\nstatic const unsigned int sdc2_cmd_pins[] = { 132 };\nstatic const unsigned int sdc2_data_pins[] = { 133 };\n\nenum qcm2290_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_agera_pll,\n\tmsm_mux_atest,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_char_exec,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dac_calib,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gpio,\n\tmsm_mux_gp_pdm0,\n\tmsm_mux_gp_pdm1,\n\tmsm_mux_gp_pdm2,\n\tmsm_mux_gsm0_tx,\n\tmsm_mux_gsm1_tx,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync_out_0,\n\tmsm_mux_mdp_vsync_out_1,\n\tmsm_mux_mpm_pwr,\n\tmsm_mux_mss_lte,\n\tmsm_mux_m_voc,\n\tmsm_mux_nav_gpio,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pbs0,\n\tmsm_mux_pbs1,\n\tmsm_mux_pbs2,\n\tmsm_mux_pbs3,\n\tmsm_mux_pbs4,\n\tmsm_mux_pbs5,\n\tmsm_mux_pbs6,\n\tmsm_mux_pbs7,\n\tmsm_mux_pbs8,\n\tmsm_mux_pbs9,\n\tmsm_mux_pbs10,\n\tmsm_mux_pbs11,\n\tmsm_mux_pbs12,\n\tmsm_mux_pbs13,\n\tmsm_mux_pbs14,\n\tmsm_mux_pbs15,\n\tmsm_mux_pbs_out,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_reset,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pwm_0,\n\tmsm_mux_pwm_1,\n\tmsm_mux_pwm_2,\n\tmsm_mux_pwm_3,\n\tmsm_mux_pwm_4,\n\tmsm_mux_pwm_5,\n\tmsm_mux_pwm_6,\n\tmsm_mux_pwm_7,\n\tmsm_mux_pwm_8,\n\tmsm_mux_pwm_9,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qup0,\n\tmsm_mux_qup1,\n\tmsm_mux_qup2,\n\tmsm_mux_qup3,\n\tmsm_mux_qup4,\n\tmsm_mux_qup5,\n\tmsm_mux_sdc1_tb,\n\tmsm_mux_sdc2_tb,\n\tmsm_mux_sd_write,\n\tmsm_mux_ssbi_wtr1,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tgu_ch2,\n\tmsm_mux_tgu_ch3,\n\tmsm_mux_tsense_pwm,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux_wlan1_adc0,\n\tmsm_mux_wlan1_adc1,\n\tmsm_mux__,\n};\n\nstatic const char * const qup0_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio82\", \"gpio86\",\n};\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\",\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio22\", \"gpio23\", \"gpio24\",\n\t\"gpio25\", \"gpio26\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\",\n\t\"gpio35\", \"gpio36\", \"gpio43\", \"gpio44\", \"gpio45\", \"gpio63\", \"gpio64\",\n\t\"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio8\", \"gpio9\", \"gpio10\",\n\t\"gpio11\", \"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n\t\"gpio47\", \"gpio48\", \"gpio69\", \"gpio70\", \"gpio87\", \"gpio90\", \"gpio91\",\n\t\"gpio94\", \"gpio95\", \"gpio104\", \"gpio105\", \"gpio106\", \"gpio107\",\n\t\"gpio109\", \"gpio110\",\n};\nstatic const char * const atest_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio29\", \"gpio30\",\n\t\"gpio31\", \"gpio32\", \"gpio33\", \"gpio86\", \"gpio89\", \"gpio100\", \"gpio101\",\n};\nstatic const char * const mpm_pwr_groups[] = {\n\t\"gpio1\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio0\",\n};\nstatic const char * const dac_calib_groups[] = {\n\t\"gpio2\",\n\t\"gpio3\",\n\t\"gpio4\",\n\t\"gpio5\",\n\t\"gpio6\",\n\t\"gpio14\",\n\t\"gpio15\",\n\t\"gpio16\",\n\t\"gpio17\",\n\t\"gpio22\",\n\t\"gpio23\",\n\t\"gpio24\",\n\t\"gpio25\",\n\t\"gpio26\",\n\t\"gpio29\",\n\t\"gpio30\",\n\t\"gpio31\",\n\t\"gpio32\",\n\t\"gpio33\",\n\t\"gpio80\",\n\t\"gpio81\",\n\t\"gpio82\",\n\t\"gpio102\",\n\t\"gpio103\",\n\t\"gpio104\",\n\t\"gpio105\",\n};\nstatic const char * const qup1_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio69\", \"gpio70\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio4\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio5\",\n};\nstatic const char * const qup2_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio71\", \"gpio80\",\n};\nstatic const char * const qup3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const pbs_out_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio52\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio8\", \"gpio9\",\n};\nstatic const char * const tsense_pwm_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const agera_pll_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const pbs0_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const pbs1_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const qup4_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio96\", \"gpio97\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const qup5_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\nstatic const char * const tgu_ch2_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const tgu_ch3_groups[] = {\n\t\"gpio15\",\n};\nstatic const char * const sdc2_tb_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const pbs2_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const pwm_0_groups[] = {\n\t\"gpio18\",\n};\nstatic const char * const sdc1_tb_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const pbs3_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio27\", \"gpio28\",\n};\nstatic const char * const pbs4_groups[] = {\n\t\"gpio20\",\n};\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const pbs5_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio29\", \"gpio30\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio22\", \"gpio23\",\n};\nstatic const char * const pbs6_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const pbs7_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio24\", \"gpio86\",\n};\nstatic const char * const pbs8_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const pbs9_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const pbs10_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio72\", \"gpio73\", \"gpio96\", \"gpio97\",\n};\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const pwm_1_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const gp_pdm0_groups[] = {\n\t\"gpio31\", \"gpio95\",\n};\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const gp_pdm1_groups[] = {\n\t\"gpio32\", \"gpio96\",\n};\nstatic const char * const gp_pdm2_groups[] = {\n\t\"gpio33\", \"gpio97\",\n};\nstatic const char * const char_exec_groups[] = {\n\t\"gpio37\", \"gpio38\",\n};\nstatic const char * const nav_gpio_groups[] = {\n\t\"gpio42\", \"gpio47\", \"gpio52\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio106\",\n\t\"gpio107\", \"gpio108\",\n};\nstatic const char * const pbs14_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const pbs15_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const pwm_2_groups[] = {\n\t\"gpio51\",\n};\nstatic const char * const gsm1_tx_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const ssbi_wtr1_groups[] = {\n\t\"gpio59\", \"gpio60\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio63\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio63\", \"gpio64\",\n};\nstatic const char * const gsm0_tx_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio69\", \"gpio107\",\n};\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio69\", \"gpio70\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio70\", \"gpio106\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const pwm_3_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const pwm_4_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const pwm_5_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio81\", \"gpio96\", \"gpio97\",\n};\nstatic const char * const mdp_vsync_out_0_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const mdp_vsync_out_1_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const pwm_6_groups[] = {\n\t\"gpio82\",\n};\nstatic const char * const pbs11_groups[] = {\n\t\"gpio87\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const pwm_7_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const mss_lte_groups[] = {\n\t\"gpio90\", \"gpio91\",\n};\nstatic const char * const pbs12_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const pbs13_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const wlan1_adc0_groups[] = {\n\t\"gpio94\",\n};\nstatic const char * const wlan1_adc1_groups[] = {\n\t\"gpio95\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio96\", \"gpio97\",\n};\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio102\", \"gpio103\",\n};\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio104\", \"gpio105\",\n};\nstatic const char * const pwm_8_groups[] = {\n\t\"gpio104\",\n};\nstatic const char * const pwm_9_groups[] = {\n\t\"gpio115\",\n};\n\nstatic const struct pinfunction qcm2290_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(agera_pll),\n\tMSM_PIN_FUNCTION(atest),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(char_exec),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dac_calib),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gp_pdm0),\n\tMSM_PIN_FUNCTION(gp_pdm1),\n\tMSM_PIN_FUNCTION(gp_pdm2),\n\tMSM_PIN_FUNCTION(gsm0_tx),\n\tMSM_PIN_FUNCTION(gsm1_tx),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync_out_0),\n\tMSM_PIN_FUNCTION(mdp_vsync_out_1),\n\tMSM_PIN_FUNCTION(mpm_pwr),\n\tMSM_PIN_FUNCTION(mss_lte),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(nav_gpio),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pbs0),\n\tMSM_PIN_FUNCTION(pbs1),\n\tMSM_PIN_FUNCTION(pbs2),\n\tMSM_PIN_FUNCTION(pbs3),\n\tMSM_PIN_FUNCTION(pbs4),\n\tMSM_PIN_FUNCTION(pbs5),\n\tMSM_PIN_FUNCTION(pbs6),\n\tMSM_PIN_FUNCTION(pbs7),\n\tMSM_PIN_FUNCTION(pbs8),\n\tMSM_PIN_FUNCTION(pbs9),\n\tMSM_PIN_FUNCTION(pbs10),\n\tMSM_PIN_FUNCTION(pbs11),\n\tMSM_PIN_FUNCTION(pbs12),\n\tMSM_PIN_FUNCTION(pbs13),\n\tMSM_PIN_FUNCTION(pbs14),\n\tMSM_PIN_FUNCTION(pbs15),\n\tMSM_PIN_FUNCTION(pbs_out),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pwm_0),\n\tMSM_PIN_FUNCTION(pwm_1),\n\tMSM_PIN_FUNCTION(pwm_2),\n\tMSM_PIN_FUNCTION(pwm_3),\n\tMSM_PIN_FUNCTION(pwm_4),\n\tMSM_PIN_FUNCTION(pwm_5),\n\tMSM_PIN_FUNCTION(pwm_6),\n\tMSM_PIN_FUNCTION(pwm_7),\n\tMSM_PIN_FUNCTION(pwm_8),\n\tMSM_PIN_FUNCTION(pwm_9),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qup0),\n\tMSM_PIN_FUNCTION(qup1),\n\tMSM_PIN_FUNCTION(qup2),\n\tMSM_PIN_FUNCTION(qup3),\n\tMSM_PIN_FUNCTION(qup4),\n\tMSM_PIN_FUNCTION(qup5),\n\tMSM_PIN_FUNCTION(sdc1_tb),\n\tMSM_PIN_FUNCTION(sdc2_tb),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(ssbi_wtr1),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tgu_ch2),\n\tMSM_PIN_FUNCTION(tgu_ch3),\n\tMSM_PIN_FUNCTION(tsense_pwm),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n\tMSM_PIN_FUNCTION(wlan1_adc0),\n\tMSM_PIN_FUNCTION(wlan1_adc1),\n};\n\n \nstatic const struct msm_pingroup qcm2290_groups[] = {\n\t[0] = PINGROUP(0, qup0, m_voc, ddr_bist, _, phase_flag, qdss_gpio, atest, _, _),\n\t[1] = PINGROUP(1, qup0, mpm_pwr, ddr_bist, _, phase_flag, qdss_gpio, atest, _, _),\n\t[2] = PINGROUP(2, qup0, ddr_bist, _, phase_flag, qdss_gpio, dac_calib, atest, _, _),\n\t[3] = PINGROUP(3, qup0, ddr_bist, _, phase_flag, qdss_gpio, dac_calib, atest, _, _),\n\t[4] = PINGROUP(4, qup1, cri_trng0, _, phase_flag, dac_calib, atest, _, _, _),\n\t[5] = PINGROUP(5, qup1, cri_trng1, _, phase_flag, dac_calib, atest, _, _, _),\n\t[6] = PINGROUP(6, qup2, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[7] = PINGROUP(7, qup2, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, qup3, pbs_out, pll_bist, _, qdss_gpio, _, tsense_pwm, _, _),\n\t[9] = PINGROUP(9, qup3, pbs_out, pll_bist, _, qdss_gpio, _, _, _, _),\n\t[10] = PINGROUP(10, qup3, agera_pll, _, pbs0, qdss_gpio, _, _, _, _),\n\t[11] = PINGROUP(11, qup3, agera_pll, _, pbs1, qdss_gpio, _, _, _, _),\n\t[12] = PINGROUP(12, qup4, tgu_ch0, _, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, qup4, tgu_ch1, _, _, _, _, _, _, _),\n\t[14] = PINGROUP(14, qup5, tgu_ch2, _, phase_flag, qdss_gpio, dac_calib, _, _, _),\n\t[15] = PINGROUP(15, qup5, tgu_ch3, _, phase_flag, qdss_gpio, dac_calib, _, _, _),\n\t[16] = PINGROUP(16, qup5, _, phase_flag, qdss_gpio, dac_calib, _, _, _, _),\n\t[17] = PINGROUP(17, qup5, _, phase_flag, qdss_gpio, dac_calib, _, _, _, _),\n\t[18] = PINGROUP(18, sdc2_tb, cri_trng, pbs2, qdss_gpio, _, pwm_0, _, _, _),\n\t[19] = PINGROUP(19, sdc1_tb, pbs3, qdss_gpio, _, _, _, _, _, _),\n\t[20] = PINGROUP(20, cam_mclk, pbs4, qdss_gpio, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, cam_mclk, adsp_ext, pbs5, qdss_gpio, _, _, _, _, _),\n\t[22] = PINGROUP(22, cci_i2c, prng_rosc, _, pbs6, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[23] = PINGROUP(23, cci_i2c, prng_rosc, _, pbs7, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[24] = PINGROUP(24, cci_timer1, gcc_gp1, _, pbs8, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[25] = PINGROUP(25, cci_async, cci_timer0, _, pbs9, phase_flag, qdss_gpio, dac_calib, atest, _),\n\t[26] = PINGROUP(26, _, pbs10, phase_flag, qdss_gpio, dac_calib, atest, vsense_trigger, _, _),\n\t[27] = PINGROUP(27, cam_mclk, qdss_cti, _, _, _, _, _, _, _),\n\t[28] = PINGROUP(28, cam_mclk, cci_timer2, qdss_cti, _, pwm_1, _, _, _, _),\n\t[29] = PINGROUP(29, cci_i2c, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[30] = PINGROUP(30, cci_i2c, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[31] = PINGROUP(31, gp_pdm0, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[32] = PINGROUP(32, cci_timer3, gp_pdm1, _, phase_flag, dac_calib, atest, _, _, _),\n\t[33] = PINGROUP(33, gp_pdm2, _, phase_flag, dac_calib, atest, _, _, _, _),\n\t[34] = PINGROUP(34, _, _, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, _, phase_flag, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, _, phase_flag, _, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, _, _, char_exec, _, _, _, _, _, _),\n\t[38] = PINGROUP(38, _, _, _, char_exec, _, _, _, _, _),\n\t[39] = PINGROUP(39, _, _, _, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, _, _, _, _, _, _, _, _, _),\n\t[41] = PINGROUP(41, _, _, _, _, _, _, _, _, _),\n\t[42] = PINGROUP(42, _, nav_gpio, _, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, _, _, phase_flag, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, _, _, phase_flag, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, _, _, phase_flag, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, _, _, _, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, _, nav_gpio, pbs14, qdss_gpio, _, _, _, _, _),\n\t[48] = PINGROUP(48, _, vfr_1, _, pbs15, qdss_gpio, _, _, _, _),\n\t[49] = PINGROUP(49, _, pa_indicator, _, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, _, _, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, _, _, _, pwm_2, _, _, _, _, _),\n\t[52] = PINGROUP(52, _, nav_gpio, pbs_out, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, _, gsm1_tx, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, _, _, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, _, _, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, _, _, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, _, _, _, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, _, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, _, ssbi_wtr1, _, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, _, ssbi_wtr1, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, _, _, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, _, pll_bypassnl, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, pll_reset, _, phase_flag, ddr_pxi0, _, _, _, _, _),\n\t[64] = PINGROUP(64, gsm0_tx, _, phase_flag, ddr_pxi0, _, _, _, _, _),\n\t[65] = PINGROUP(65, _, _, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, _, _, _, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, _, _, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, _, _, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, qup1, gcc_gp2, qdss_gpio, ddr_pxi1, _, _, _, _, _),\n\t[70] = PINGROUP(70, qup1, gcc_gp3, qdss_gpio, ddr_pxi1, _, _, _, _, _),\n\t[71] = PINGROUP(71, qup2, dbg_out, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, uim2_data, qdss_cti, _, pwm_3, _, _, _, _, _),\n\t[73] = PINGROUP(73, uim2_clk, _, qdss_cti, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, uim2_reset, _, _, pwm_4, _, _, _, _, _),\n\t[75] = PINGROUP(75, uim2_present, _, _, pwm_5, _, _, _, _, _),\n\t[76] = PINGROUP(76, uim1_data, _, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, uim1_clk, _, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, uim1_reset, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, uim1_present, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, qup2, dac_calib, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, mdp_vsync_out_0, mdp_vsync_out_1, mdp_vsync, dac_calib, _, _, _, _, _),\n\t[82] = PINGROUP(82, qup0, dac_calib, _, pwm_6, _, _, _, _, _),\n\t[83] = PINGROUP(83, _, _, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, _, _, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, _, _, _, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, qup0, gcc_gp1, atest, _, _, _, _, _, _),\n\t[87] = PINGROUP(87, pbs11, qdss_gpio, _, _, _, _, _, _, _),\n\t[88] = PINGROUP(88, _, _, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, usb_phy, atest, _, pwm_7, _, _, _, _, _),\n\t[90] = PINGROUP(90, mss_lte, pbs12, qdss_gpio, _, _, _, _, _, _),\n\t[91] = PINGROUP(91, mss_lte, pbs13, qdss_gpio, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, _, _, _, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, _, _, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, _, qdss_gpio, wlan1_adc0, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, nav_gpio, gp_pdm0, qdss_gpio, wlan1_adc1, _, _, _, _, _),\n\t[96] = PINGROUP(96, qup4, nav_gpio, mdp_vsync, gp_pdm1, sd_write, jitter_bist, qdss_cti, qdss_cti, _),\n\t[97] = PINGROUP(97, qup4, nav_gpio, mdp_vsync, gp_pdm2, jitter_bist, qdss_cti, qdss_cti, _, _),\n\t[98] = PINGROUP(98, _, _, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, _, _, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, atest, _, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, atest, _, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, _, phase_flag, dac_calib, ddr_pxi2, _, _, _, _, _),\n\t[103] = PINGROUP(103, _, phase_flag, dac_calib, ddr_pxi2, _, _, _, _, _),\n\t[104] = PINGROUP(104, _, phase_flag, qdss_gpio, dac_calib, ddr_pxi3, _, pwm_8, _, _),\n\t[105] = PINGROUP(105, _, phase_flag, qdss_gpio, dac_calib, ddr_pxi3, _, _, _, _),\n\t[106] = PINGROUP(106, nav_gpio, gcc_gp3, qdss_gpio, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, nav_gpio, gcc_gp2, qdss_gpio, _, _, _, _, _, _),\n\t[108] = PINGROUP(108, nav_gpio, _, _, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, _, qdss_gpio, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, _, qdss_gpio, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, _, _, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, _, _, _, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, _, _, _, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, _, _, _, _, _, _, _, _, _),\n\t[115] = PINGROUP(115, _, pwm_9, _, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, _, _, _, _, _, _, _, _, _),\n\t[117] = PINGROUP(117, _, _, _, _, _, _, _, _, _),\n\t[118] = PINGROUP(118, _, _, _, _, _, _, _, _, _),\n\t[119] = PINGROUP(119, _, _, _, _, _, _, _, _, _),\n\t[120] = PINGROUP(120, _, _, _, _, _, _, _, _, _),\n\t[121] = PINGROUP(121, _, _, _, _, _, _, _, _, _),\n\t[122] = PINGROUP(122, _, _, _, _, _, _, _, _, _),\n\t[123] = PINGROUP(123, _, _, _, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, _, _, _, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, _, _, _, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, _, _, _, _, _, _, _, _, _),\n\t[127] = SDC_QDSD_PINGROUP(sdc1_rclk, 0x84004, 0, 0),\n\t[128] = SDC_QDSD_PINGROUP(sdc1_clk, 0x84000, 13, 6),\n\t[129] = SDC_QDSD_PINGROUP(sdc1_cmd, 0x84000, 11, 3),\n\t[130] = SDC_QDSD_PINGROUP(sdc1_data, 0x84000, 9, 0),\n\t[131] = SDC_QDSD_PINGROUP(sdc2_clk, 0x86000, 14, 6),\n\t[132] = SDC_QDSD_PINGROUP(sdc2_cmd, 0x86000, 11, 3),\n\t[133] = SDC_QDSD_PINGROUP(sdc2_data, 0x86000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map qcm2290_mpm_map[] = {\n\t{ 0, 84 }, { 3, 75 }, { 4, 16 }, { 6, 59 }, { 8, 63 }, { 11, 17 },\n\t{ 13, 18 }, { 14, 51 }, { 17, 20 }, { 18, 52 }, { 19, 53 }, { 24, 6 },\n\t{ 25, 71 }, { 27, 73 }, { 28, 41 }, { 31, 27 }, { 32, 54 }, { 33, 55 },\n\t{ 34, 56 }, { 35, 57 }, { 36, 58 }, { 39, 28 }, { 46, 29 }, { 62, 60 },\n\t{ 63, 61 }, { 64, 62 }, { 69, 33 }, { 70, 34 }, { 72, 72 }, { 75, 35 },\n\t{ 79, 36 }, { 80, 21 }, { 81, 38 }, { 86, 19 }, { 87, 42 }, { 88, 43 },\n\t{ 89, 45 }, { 91, 74 }, { 94, 47 }, { 95, 48 }, { 96, 49 }, { 97, 50 },\n};\n\nstatic const struct msm_pinctrl_soc_data qcm2290_pinctrl = {\n\t.pins = qcm2290_pins,\n\t.npins = ARRAY_SIZE(qcm2290_pins),\n\t.functions = qcm2290_functions,\n\t.nfunctions = ARRAY_SIZE(qcm2290_functions),\n\t.groups = qcm2290_groups,\n\t.ngroups = ARRAY_SIZE(qcm2290_groups),\n\t.ngpios = 127,\n\t.wakeirq_map = qcm2290_mpm_map,\n\t.nwakeirq_map = ARRAY_SIZE(qcm2290_mpm_map),\n};\n\nstatic int qcm2290_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &qcm2290_pinctrl);\n}\n\nstatic const struct of_device_id qcm2290_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,qcm2290-tlmm\", },\n\t{ },\n};\n\nstatic struct platform_driver qcm2290_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"qcm2290-pinctrl\",\n\t\t.of_match_table = qcm2290_pinctrl_of_match,\n\t},\n\t.probe = qcm2290_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init qcm2290_pinctrl_init(void)\n{\n\treturn platform_driver_register(&qcm2290_pinctrl_driver);\n}\narch_initcall(qcm2290_pinctrl_init);\n\nstatic void __exit qcm2290_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&qcm2290_pinctrl_driver);\n}\nmodule_exit(qcm2290_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI QCM2290 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, qcm2290_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}