
library ieee;
use ieee.std_logic_1164.all;

entity ControlUnit is
	port(

	);
end ControlUnit;

architecture behav of ControlUnit is

begin

end behav;