
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -2744.25

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.25

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.25

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dbg.axi_arready_ff.dffs.dout$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/CK (DFFR_X1)
     3    4.21    0.01    0.11    0.11 ^ dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/Q (DFFR_X1)
                                         dbg.dmcontrol_dmactive_ff.dffs.dout (net)
                  0.01    0.00    0.11 ^ _116408_/B1 (OAI21_X1)
     1    1.55    0.01    0.02    0.12 v _116408_/ZN (OAI21_X1)
                                         _032672_ (net)
                  0.01    0.00    0.12 v _116409_/A (INV_X1)
   330  586.91    1.34    1.42    1.54 ^ _116409_/ZN (INV_X1)
                                         dbg.axi_arready_ff.dffs.rst_l (net)
                  1.34    0.00    1.54 ^ dbg.axi_arready_ff.dffs.dout$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.54   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dbg.axi_arready_ff.dffs.dout$_DFFE_PN0P_/CK (DFFR_X1)
                          1.86    1.86   library removal time
                                  1.86   data required time
-----------------------------------------------------------------------------
                                  1.86   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)


Startpoint: lsu.lsu_lsc_ctl.misaligned_fault_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dec.tlu.lsu_error_dc4ff.dout[32]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lsu.lsu_lsc_ctl.misaligned_fault_dc3ff.dout$_DFF_PN0_/CK (DFFR_X1)
     1    1.13    0.01    0.06    0.06 ^ lsu.lsu_lsc_ctl.misaligned_fault_dc3ff.dout$_DFF_PN0_/QN (DFFR_X1)
                                         dec.lsu_error_pkt_dc3[32] (net)
                  0.01    0.00    0.06 ^ dec.tlu.lsu_error_dc4ff.dout[32]$_DFF_PN0_/D (DFFR_X1)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dec.tlu.lsu_error_dc4ff.dout[32]$_DFF_PN0_/CK (DFFR_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: dec.arf.gpr_banks_0__gpr_2__gprff.genblock_dff.dout[14]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 ^ input external delay
     9   63.31    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ _116368_/A (INV_X32)
    18   98.13    0.00    0.01    0.41 v _116368_/ZN (INV_X32)
                                         _032636_ (net)
                  0.00    0.00    0.41 v clone6/A (AOI21_X4)
   678 1205.84    1.42    1.56    1.97 ^ clone6/ZN (AOI21_X4)
                                         net6 (net)
                  1.42    0.00    1.97 ^ dec.arf.gpr_banks_0__gpr_2__gprff.genblock_dff.dout[14]$_DFF_PN0_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ dec.arf.gpr_banks_0__gpr_2__gprff.genblock_dff.dout[14]$_DFF_PN0_/CK (DFFR_X1)
                         -0.28    1.72   library recovery time
                                  1.72   data required time
-----------------------------------------------------------------------------
                                  1.72   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dec.instbuff.cinst1ff.genblock_dff.dout[6]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X1)
     1    1.78    0.01    0.10    0.10 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X1)
                                         lsu.addr_in_pic_dc3 (net)
                  0.01    0.00    0.10 ^ _084310_/A (BUF_X2)
     7   12.32    0.02    0.03    0.13 ^ _084310_/Z (BUF_X2)
                                         _005354_ (net)
                  0.02    0.00    0.13 ^ _084311_/A (BUF_X2)
    10   16.07    0.02    0.04    0.17 ^ _084311_/Z (BUF_X2)
                                         _005355_ (net)
                  0.02    0.00    0.17 ^ _084312_/A (BUF_X1)
    10   15.56    0.04    0.06    0.23 ^ _084312_/Z (BUF_X1)
                                         _005356_ (net)
                  0.04    0.00    0.23 ^ _084313_/A (BUF_X1)
    10   15.53    0.04    0.06    0.30 ^ _084313_/Z (BUF_X1)
                                         _005357_ (net)
                  0.04    0.00    0.30 ^ _087958_/B2 (OAI21_X1)
     1    0.90    0.01    0.02    0.32 v _087958_/ZN (OAI21_X1)
                                         _008794_ (net)
                  0.01    0.00    0.32 v _087962_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.37 v _087962_/Z (MUX2_X1)
                                         _008798_ (net)
                  0.01    0.00    0.37 v _087967_/B (MUX2_X1)
     1    1.50    0.01    0.06    0.43 v _087967_/Z (MUX2_X1)
                                         _008803_ (net)
                  0.01    0.00    0.43 v _087968_/A2 (NAND2_X1)
     1    1.67    0.01    0.02    0.45 ^ _087968_/ZN (NAND2_X1)
                                         _008804_ (net)
                  0.01    0.00    0.45 ^ _087978_/A (OAI21_X1)
     1    1.45    0.02    0.02    0.47 v _087978_/ZN (OAI21_X1)
                                         _008814_ (net)
                  0.02    0.00    0.47 v _087982_/B1 (AOI21_X1)
     9   12.14    0.07    0.08    0.55 ^ _087982_/ZN (AOI21_X1)
                                         _008818_ (net)
                  0.07    0.00    0.55 ^ _087983_/A2 (NOR2_X1)
     1    1.54    0.02    0.01    0.56 v _087983_/ZN (NOR2_X1)
                                         _008819_ (net)
                  0.02    0.00    0.56 v _087985_/A (AOI21_X1)
     4   11.82    0.07    0.09    0.66 ^ _087985_/ZN (AOI21_X1)
                                         _079576_ (net)
                  0.07    0.00    0.66 ^ _087986_/A (INV_X1)
     1    3.61    0.02    0.02    0.67 v _087986_/ZN (INV_X1)
                                         _079580_ (net)
                  0.02    0.00    0.67 v _157601_/A (FA_X1)
     2    3.68    0.02    0.08    0.75 v _157601_/CO (FA_X1)
                                         _079582_ (net)
                  0.02    0.00    0.75 v _088023_/A (XNOR2_X1)
     4    6.24    0.02    0.05    0.80 v _088023_/ZN (XNOR2_X1)
                                         lsu.bus_intf.end_addr_dc1[2] (net)
                  0.02    0.00    0.80 v _088025_/A (XNOR2_X1)
     3    4.63    0.02    0.05    0.85 v _088025_/ZN (XNOR2_X1)
                                         _008851_ (net)
                  0.02    0.00    0.85 v _088026_/A3 (NOR3_X1)
     1    3.45    0.04    0.07    0.92 ^ _088026_/ZN (NOR3_X1)
                                         _080726_ (net)
                  0.04    0.00    0.92 ^ _158013_/B (HA_X1)
     1    1.70    0.02    0.05    0.97 ^ _158013_/S (HA_X1)
                                         _080728_ (net)
                  0.02    0.00    0.97 ^ _107488_/A (INV_X1)
     1    2.66    0.01    0.01    0.98 v _107488_/ZN (INV_X1)
                                         _075168_ (net)
                  0.01    0.00    0.98 v _156468_/CI (FA_X1)
     1    1.70    0.01    0.11    1.09 ^ _156468_/S (FA_X1)
                                         _075169_ (net)
                  0.01    0.00    1.09 ^ _106975_/A (INV_X1)
     1    3.61    0.01    0.01    1.10 v _106975_/ZN (INV_X1)
                                         _075180_ (net)
                  0.01    0.00    1.10 v _156471_/A (FA_X1)
     1    3.61    0.02    0.10    1.21 v _156471_/S (FA_X1)
                                         _075183_ (net)
                  0.02    0.00    1.21 v _156474_/A (FA_X1)
     2    6.66    0.02    0.11    1.32 v _156474_/S (FA_X1)
                                         _075196_ (net)
                  0.02    0.00    1.32 v _158016_/A (HA_X1)
     1    1.45    0.01    0.05    1.37 v _158016_/S (HA_X1)
                                         _080735_ (net)
                  0.01    0.00    1.37 v _088133_/B1 (AOI21_X1)
     1    1.70    0.02    0.03    1.40 ^ _088133_/ZN (AOI21_X1)
                                         _008955_ (net)
                  0.02    0.00    1.40 ^ _088134_/A (INV_X1)
     1    1.45    0.01    0.01    1.41 v _088134_/ZN (INV_X1)
                                         _008956_ (net)
                  0.01    0.00    1.41 v _088135_/B1 (AOI21_X1)
     1    2.23    0.02    0.03    1.44 ^ _088135_/ZN (AOI21_X1)
                                         _008957_ (net)
                  0.02    0.00    1.44 ^ _088137_/A (XNOR2_X1)
     1    1.66    0.02    0.04    1.48 ^ _088137_/ZN (XNOR2_X1)
                                         _008959_ (net)
                  0.02    0.00    1.48 ^ _088138_/A2 (NAND2_X1)
     3    4.37    0.01    0.02    1.50 v _088138_/ZN (NAND2_X1)
                                         _008960_ (net)
                  0.01    0.00    1.50 v _090598_/B2 (OAI21_X1)
     2    3.04    0.02    0.04    1.54 ^ _090598_/ZN (OAI21_X1)
                                         _011405_ (net)
                  0.02    0.00    1.54 ^ _124971_/A1 (NAND4_X1)
     1    1.55    0.02    0.03    1.57 v _124971_/ZN (NAND4_X1)
                                         _039513_ (net)
                  0.02    0.00    1.57 v _124972_/A4 (NOR4_X1)
     1    0.94    0.04    0.07    1.64 ^ _124972_/ZN (NOR4_X1)
                                         _039514_ (net)
                  0.04    0.00    1.64 ^ _124973_/A4 (AND4_X1)
     1    1.67    0.01    0.06    1.70 ^ _124973_/ZN (AND4_X1)
                                         _039515_ (net)
                  0.01    0.00    1.70 ^ _124975_/A (OAI21_X1)
     1    3.50    0.02    0.02    1.72 v _124975_/ZN (OAI21_X1)
                                         _039517_ (net)
                  0.02    0.00    1.72 v _124976_/A4 (NOR4_X2)
     3    4.51    0.05    0.09    1.81 ^ _124976_/ZN (NOR4_X2)
                                         _039518_ (net)
                  0.05    0.00    1.81 ^ _124977_/S (MUX2_X1)
     1    0.90    0.01    0.06    1.87 v _124977_/Z (MUX2_X1)
                                         _039519_ (net)
                  0.01    0.00    1.87 v _124978_/B (MUX2_X1)
     2    2.46    0.01    0.06    1.93 v _124978_/Z (MUX2_X1)
                                         _039520_ (net)
                  0.01    0.00    1.93 v _124979_/A3 (OR3_X1)
     3    3.36    0.02    0.09    2.02 v _124979_/ZN (OR3_X1)
                                         _039521_ (net)
                  0.02    0.00    2.02 v _124980_/A (BUF_X2)
    10    9.29    0.01    0.03    2.05 v _124980_/Z (BUF_X2)
                                         _039522_ (net)
                  0.01    0.00    2.05 v _126403_/A (BUF_X1)
    10   15.44    0.02    0.05    2.10 v _126403_/Z (BUF_X1)
                                         _040717_ (net)
                  0.02    0.00    2.10 v _126563_/B2 (OAI221_X1)
     1    1.13    0.03    0.05    2.15 ^ _126563_/ZN (OAI221_X1)
                                         dec.instbuff.cinst1_in[6] (net)
                  0.03    0.00    2.15 ^ dec.instbuff.cinst1ff.genblock_dff.dout[6]$_DFF_PN0_/D (DFFR_X1)
                                  2.15   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ dec.instbuff.cinst1ff.genblock_dff.dout[6]$_DFF_PN0_/CK (DFFR_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_l (input port clocked by core_clock)
Endpoint: dec.arf.gpr_banks_0__gpr_2__gprff.genblock_dff.dout[14]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 ^ input external delay
     9   63.31    0.00    0.00    0.40 ^ rst_l (in)
                                         rst_l (net)
                  0.00    0.00    0.40 ^ _116368_/A (INV_X32)
    18   98.13    0.00    0.01    0.41 v _116368_/ZN (INV_X32)
                                         _032636_ (net)
                  0.00    0.00    0.41 v clone6/A (AOI21_X4)
   678 1205.84    1.42    1.56    1.97 ^ clone6/ZN (AOI21_X4)
                                         net6 (net)
                  1.42    0.00    1.97 ^ dec.arf.gpr_banks_0__gpr_2__gprff.genblock_dff.dout[14]$_DFF_PN0_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ dec.arf.gpr_banks_0__gpr_2__gprff.genblock_dff.dout[14]$_DFF_PN0_/CK (DFFR_X1)
                         -0.28    1.72   library recovery time
                                  1.72   data required time
-----------------------------------------------------------------------------
                                  1.72   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)


Startpoint: lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dec.instbuff.cinst1ff.genblock_dff.dout[6]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X1)
     1    1.78    0.01    0.10    0.10 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X1)
                                         lsu.addr_in_pic_dc3 (net)
                  0.01    0.00    0.10 ^ _084310_/A (BUF_X2)
     7   12.32    0.02    0.03    0.13 ^ _084310_/Z (BUF_X2)
                                         _005354_ (net)
                  0.02    0.00    0.13 ^ _084311_/A (BUF_X2)
    10   16.07    0.02    0.04    0.17 ^ _084311_/Z (BUF_X2)
                                         _005355_ (net)
                  0.02    0.00    0.17 ^ _084312_/A (BUF_X1)
    10   15.56    0.04    0.06    0.23 ^ _084312_/Z (BUF_X1)
                                         _005356_ (net)
                  0.04    0.00    0.23 ^ _084313_/A (BUF_X1)
    10   15.53    0.04    0.06    0.30 ^ _084313_/Z (BUF_X1)
                                         _005357_ (net)
                  0.04    0.00    0.30 ^ _087958_/B2 (OAI21_X1)
     1    0.90    0.01    0.02    0.32 v _087958_/ZN (OAI21_X1)
                                         _008794_ (net)
                  0.01    0.00    0.32 v _087962_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.37 v _087962_/Z (MUX2_X1)
                                         _008798_ (net)
                  0.01    0.00    0.37 v _087967_/B (MUX2_X1)
     1    1.50    0.01    0.06    0.43 v _087967_/Z (MUX2_X1)
                                         _008803_ (net)
                  0.01    0.00    0.43 v _087968_/A2 (NAND2_X1)
     1    1.67    0.01    0.02    0.45 ^ _087968_/ZN (NAND2_X1)
                                         _008804_ (net)
                  0.01    0.00    0.45 ^ _087978_/A (OAI21_X1)
     1    1.45    0.02    0.02    0.47 v _087978_/ZN (OAI21_X1)
                                         _008814_ (net)
                  0.02    0.00    0.47 v _087982_/B1 (AOI21_X1)
     9   12.14    0.07    0.08    0.55 ^ _087982_/ZN (AOI21_X1)
                                         _008818_ (net)
                  0.07    0.00    0.55 ^ _087983_/A2 (NOR2_X1)
     1    1.54    0.02    0.01    0.56 v _087983_/ZN (NOR2_X1)
                                         _008819_ (net)
                  0.02    0.00    0.56 v _087985_/A (AOI21_X1)
     4   11.82    0.07    0.09    0.66 ^ _087985_/ZN (AOI21_X1)
                                         _079576_ (net)
                  0.07    0.00    0.66 ^ _087986_/A (INV_X1)
     1    3.61    0.02    0.02    0.67 v _087986_/ZN (INV_X1)
                                         _079580_ (net)
                  0.02    0.00    0.67 v _157601_/A (FA_X1)
     2    3.68    0.02    0.08    0.75 v _157601_/CO (FA_X1)
                                         _079582_ (net)
                  0.02    0.00    0.75 v _088023_/A (XNOR2_X1)
     4    6.24    0.02    0.05    0.80 v _088023_/ZN (XNOR2_X1)
                                         lsu.bus_intf.end_addr_dc1[2] (net)
                  0.02    0.00    0.80 v _088025_/A (XNOR2_X1)
     3    4.63    0.02    0.05    0.85 v _088025_/ZN (XNOR2_X1)
                                         _008851_ (net)
                  0.02    0.00    0.85 v _088026_/A3 (NOR3_X1)
     1    3.45    0.04    0.07    0.92 ^ _088026_/ZN (NOR3_X1)
                                         _080726_ (net)
                  0.04    0.00    0.92 ^ _158013_/B (HA_X1)
     1    1.70    0.02    0.05    0.97 ^ _158013_/S (HA_X1)
                                         _080728_ (net)
                  0.02    0.00    0.97 ^ _107488_/A (INV_X1)
     1    2.66    0.01    0.01    0.98 v _107488_/ZN (INV_X1)
                                         _075168_ (net)
                  0.01    0.00    0.98 v _156468_/CI (FA_X1)
     1    1.70    0.01    0.11    1.09 ^ _156468_/S (FA_X1)
                                         _075169_ (net)
                  0.01    0.00    1.09 ^ _106975_/A (INV_X1)
     1    3.61    0.01    0.01    1.10 v _106975_/ZN (INV_X1)
                                         _075180_ (net)
                  0.01    0.00    1.10 v _156471_/A (FA_X1)
     1    3.61    0.02    0.10    1.21 v _156471_/S (FA_X1)
                                         _075183_ (net)
                  0.02    0.00    1.21 v _156474_/A (FA_X1)
     2    6.66    0.02    0.11    1.32 v _156474_/S (FA_X1)
                                         _075196_ (net)
                  0.02    0.00    1.32 v _158016_/A (HA_X1)
     1    1.45    0.01    0.05    1.37 v _158016_/S (HA_X1)
                                         _080735_ (net)
                  0.01    0.00    1.37 v _088133_/B1 (AOI21_X1)
     1    1.70    0.02    0.03    1.40 ^ _088133_/ZN (AOI21_X1)
                                         _008955_ (net)
                  0.02    0.00    1.40 ^ _088134_/A (INV_X1)
     1    1.45    0.01    0.01    1.41 v _088134_/ZN (INV_X1)
                                         _008956_ (net)
                  0.01    0.00    1.41 v _088135_/B1 (AOI21_X1)
     1    2.23    0.02    0.03    1.44 ^ _088135_/ZN (AOI21_X1)
                                         _008957_ (net)
                  0.02    0.00    1.44 ^ _088137_/A (XNOR2_X1)
     1    1.66    0.02    0.04    1.48 ^ _088137_/ZN (XNOR2_X1)
                                         _008959_ (net)
                  0.02    0.00    1.48 ^ _088138_/A2 (NAND2_X1)
     3    4.37    0.01    0.02    1.50 v _088138_/ZN (NAND2_X1)
                                         _008960_ (net)
                  0.01    0.00    1.50 v _090598_/B2 (OAI21_X1)
     2    3.04    0.02    0.04    1.54 ^ _090598_/ZN (OAI21_X1)
                                         _011405_ (net)
                  0.02    0.00    1.54 ^ _124971_/A1 (NAND4_X1)
     1    1.55    0.02    0.03    1.57 v _124971_/ZN (NAND4_X1)
                                         _039513_ (net)
                  0.02    0.00    1.57 v _124972_/A4 (NOR4_X1)
     1    0.94    0.04    0.07    1.64 ^ _124972_/ZN (NOR4_X1)
                                         _039514_ (net)
                  0.04    0.00    1.64 ^ _124973_/A4 (AND4_X1)
     1    1.67    0.01    0.06    1.70 ^ _124973_/ZN (AND4_X1)
                                         _039515_ (net)
                  0.01    0.00    1.70 ^ _124975_/A (OAI21_X1)
     1    3.50    0.02    0.02    1.72 v _124975_/ZN (OAI21_X1)
                                         _039517_ (net)
                  0.02    0.00    1.72 v _124976_/A4 (NOR4_X2)
     3    4.51    0.05    0.09    1.81 ^ _124976_/ZN (NOR4_X2)
                                         _039518_ (net)
                  0.05    0.00    1.81 ^ _124977_/S (MUX2_X1)
     1    0.90    0.01    0.06    1.87 v _124977_/Z (MUX2_X1)
                                         _039519_ (net)
                  0.01    0.00    1.87 v _124978_/B (MUX2_X1)
     2    2.46    0.01    0.06    1.93 v _124978_/Z (MUX2_X1)
                                         _039520_ (net)
                  0.01    0.00    1.93 v _124979_/A3 (OR3_X1)
     3    3.36    0.02    0.09    2.02 v _124979_/ZN (OR3_X1)
                                         _039521_ (net)
                  0.02    0.00    2.02 v _124980_/A (BUF_X2)
    10    9.29    0.01    0.03    2.05 v _124980_/Z (BUF_X2)
                                         _039522_ (net)
                  0.01    0.00    2.05 v _126403_/A (BUF_X1)
    10   15.44    0.02    0.05    2.10 v _126403_/Z (BUF_X1)
                                         _040717_ (net)
                  0.02    0.00    2.10 v _126563_/B2 (OAI221_X1)
     1    1.13    0.03    0.05    2.15 ^ _126563_/ZN (OAI221_X1)
                                         dec.instbuff.cinst1_in[6] (net)
                  0.03    0.00    2.15 ^ dec.instbuff.cinst1ff.genblock_dff.dout[6]$_DFF_PN0_/D (DFFR_X1)
                                  2.15   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ dec.instbuff.cinst1ff.genblock_dff.dout[6]$_DFF_PN0_/CK (DFFR_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.19e-02   9.19e-04   9.06e-04   4.38e-02  66.0%
Combinational          1.05e-02   9.83e-03   2.13e-03   2.25e-02  34.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.25e-02   1.07e-02   3.03e-03   6.62e-02 100.0%
                          79.2%      16.2%       4.6%
