#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 19 16:51:02 2019
# Process ID: 27528
# Current directory: C:/Users/George/nnvl/nnvl.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: C:/Users/George/nnvl/nnvl.runs/synth_1/test_env.vds
# Journal file: C:/Users/George/nnvl/nnvl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 446.625 ; gain = 96.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:20]
	Parameter dataset_size bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'data_sample_address' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:57]
WARNING: [Synth 8-614] signal 'sig_final_epoch' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:70]
WARNING: [Synth 8-614] signal 'number_of_epochs' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:70]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/fsm.vhd:21]
	Parameter dataset_size bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fsm' (1#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/fsm.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:16]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:84]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ROM' (2#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:16]
INFO: [Synth 8-638] synthesizing module 'predictor' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:16]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
WARNING: [Synth 8-614] signal 'w1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
WARNING: [Synth 8-614] signal 'x2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
WARNING: [Synth 8-614] signal 'w2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
WARNING: [Synth 8-614] signal 'multiplier_res1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
WARNING: [Synth 8-614] signal 'multiplier_res2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
WARNING: [Synth 8-614] signal 'w3' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'predictor' (3#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:16]
INFO: [Synth 8-638] synthesizing module 'comp_error' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/comp_error.vhd:43]
WARNING: [Synth 8-614] signal 'res' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/comp_error.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'comp_error' (4#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/comp_error.vhd:43]
INFO: [Synth 8-638] synthesizing module 'classifier' [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:16]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'w1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'x2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'w2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'multiplier_res1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'multiplier_res2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'w3' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
WARNING: [Synth 8-614] signal 'result' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'classifier' (5#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:16]
INFO: [Synth 8-638] synthesizing module 'ssd' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/ssd.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ssd' (6#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/ssd.vhd:43]
WARNING: [Synth 8-614] signal 'weight1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:110]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:110]
WARNING: [Synth 8-614] signal 'x2' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:110]
WARNING: [Synth 8-614] signal 'weight3' is read in the process but is not in the sensitivity list [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'test_env' (7#1) [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:20]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.938 ; gain = 152.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.938 ; gain = 152.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.938 ; gain = 152.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/George/nnvl/nnvl.srcs/constrs_1/imports/wetransfer-7cce0c/constr.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn_IBUF[1]'. [C:/Users/George/nnvl/nnvl.srcs/constrs_1/imports/wetransfer-7cce0c/constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/George/nnvl/nnvl.srcs/constrs_1/imports/wetransfer-7cce0c/constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/George/nnvl/nnvl.srcs/constrs_1/imports/wetransfer-7cce0c/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/George/nnvl/nnvl.srcs/constrs_1/imports/wetransfer-7cce0c/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.922 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.922 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 827.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 827.922 ; gain = 477.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 827.922 ; gain = 477.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 827.922 ; gain = 477.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "enable_classifier" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_predictor" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_dataset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    data |                             0010 |                               01
                   train |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'data1_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'data2_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'lbl_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/datasetMem.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:28]
WARNING: [Synth 8-327] inferring latch for variable 'multiplier_res2_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'multiplier_res1_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/predictor.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'clf_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'multiplier_res2_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'multiplier_res1_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/new/classifier.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'weight1_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'weight2_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'weight3_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'sig_final_epoch_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'number_of_epochs_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'data_sample_address_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'epoch_enable_reg' [C:/Users/George/nnvl/nnvl.srcs/sources_1/imports/new/test_env.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 827.922 ; gain = 477.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module predictor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module comp_error 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module classifier 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module ssd 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataset/data_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'dataset/data1_reg[7]' (LD) to 'dataset/data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'weight2_reg[5]' (LD) to 'weight2_reg[6]'
INFO: [Synth 8-3886] merging instance 'weight1_reg[5]' (LD) to 'weight1_reg[6]'
INFO: [Synth 8-3886] merging instance 'weight2_reg[6]' (LD) to 'weight2_reg[7]'
INFO: [Synth 8-3886] merging instance 'weight1_reg[6]' (LD) to 'weight1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dataset/data_out_reg[8] )
WARNING: [Synth 8-3332] Sequential element (dataset/data_out_reg[8]) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 827.922 ; gain = 477.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | p_0_out    | 64x17         | LUT            | 
|test_env    | p_0_out    | 64x17         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 832.414 ; gain = 481.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 833.234 ; gain = 482.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'weight1_reg[4]' (LD) to 'weight1_reg[7]'
INFO: [Synth 8-3886] merging instance 'weight2_reg[4]' (LD) to 'weight2_reg[7]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |    82|
|3     |LUT1   |     6|
|4     |LUT2   |   156|
|5     |LUT3   |    90|
|6     |LUT4   |   108|
|7     |LUT5   |    55|
|8     |LUT6   |   183|
|9     |FDRE   |    19|
|10    |FDSE   |     1|
|11    |LD     |   167|
|12    |LDC    |     1|
|13    |IBUF   |    19|
|14    |OBUF   |    12|
|15    |OBUFT  |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-----------+------+
|      |Instance               |Module     |Cells |
+------+-----------------------+-----------+------+
|1     |top                    |           |   919|
|2     |  classifier_component |classifier |   295|
|3     |  dataset              |ROM        |   272|
|4     |  fsm                  |fsm        |     7|
|5     |  predictor            |predictor  |   181|
|6     |  ssd                  |ssd        |    32|
+------+-----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 848.805 ; gain = 498.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 848.805 ; gain = 173.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 848.805 ; gain = 498.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 852.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  LD => LDCE: 167 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 82 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 852.105 ; gain = 514.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.105 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/George/nnvl/nnvl.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 16:51:42 2019...
