VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/share/raptor/etc/devices/gemini_compact_82x68/gemini_vpr.xml ram_inst_tdp_split_rst_BE_36_post_synth.v --sdc_file ram_inst_tdp_split_rst_BE_36_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_split_rst_BE_36_post_place_timing.rpt --device castor82x68_heterogeneous --allow_unrelated_clustering on --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --route


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2023_09_57_08/share/raptor/etc/devices/gemini_compact_82x68/gemini_vpr.xml
Circuit name: ram_inst_tdp_split_rst_BE_36_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 11.6 MiB, delta_rss +2.1 MiB)

Timing analysis: ON
Circuit netlist file: ram_inst_tdp_split_rst_BE_36_post_synth.net
Circuit placement file: ram_inst_tdp_split_rst_BE_36_post_synth.place
Circuit routing file: ram_inst_tdp_split_rst_BE_36_post_synth.route
Circuit SDC file: ram_inst_tdp_split_rst_BE_36_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_inst_tdp_split_rst_BE_36_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 16.2 MiB, delta_rss +4.6 MiB)
Circuit file: ram_inst_tdp_split_rst_BE_36_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 23.5 MiB, delta_rss +7.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 217
Swept block(s)      : 217
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 324
    .input   :     103
    .output  :      72
    0-LUT    :       2
    6-LUT    :      74
    RS_TDP36K:       1
    dffre    :      72
  Nets  : 323
    Avg Fanout:     2.0
    Max Fanout:    76.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 983
  Timing Graph Edges: 1316
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clkA' Fanout: 38 pins (3.9%), 37 blocks (11.4%)
  Netlist Clock 'clkB' Fanout: 38 pins (3.9%), 37 blocks (11.4%)
# Load Timing Constraints

SDC file 'ram_inst_tdp_split_rst_BE_36_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clkA' Source: 'clkA.inpad[0]'
  Constrained Clock 'clkB' Source: 'clkB.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ram_inst_tdp_split_rst_BE_36_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.06 seconds (max_rss 60.9 MiB, delta_rss +37.4 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 175
   io_output     : 72
    outpad       : 72
   io_input      : 103
    inpad        : 103
  clb            : 6
   clb_lr        : 6
    fle          : 39
     ble5        : 76
      lut5       : 76
       lut       : 76
      ff         : 72
       DFFRE     : 72
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 84 x 70: 5880 grid tiles (castor82x68_heterogeneous)

Resource usage...
	Netlist
		175	blocks of type: io
	Architecture
		5760	blocks of type: io_top
		4896	blocks of type: io_right
		5760	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		6	blocks of type: clb
	Architecture
		4356	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		154	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		154	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.2 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.19 seconds (max_rss 811.8 MiB, delta_rss +750.6 MiB)
  RR Graph Nodes: 2026272
  RR Graph Edges: 11881602
# Create Device took 20.27 seconds (max_rss 811.8 MiB, delta_rss +750.6 MiB)

# Load Placement
Reading ram_inst_tdp_split_rst_BE_36_post_synth.place.

Successfully read ram_inst_tdp_split_rst_BE_36_post_synth.place.

# Load Placement took 0.07 seconds (max_rss 811.8 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 73.65 seconds (max_rss 811.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.21 seconds (max_rss 811.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 73.87 seconds (max_rss 811.8 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 21 (  7.5%) |****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  2 (  0.7%) |**
[      0.3:      0.4) 62 ( 22.1%) |************************************************
[      0.4:      0.5) 38 ( 13.6%) |*****************************
[      0.5:      0.6)  5 (  1.8%) |****
[      0.6:      0.7) 49 ( 17.5%) |**************************************
[      0.7:      0.8) 12 (  4.3%) |*********
[      0.8:      0.9) 30 ( 10.7%) |***********************
[      0.9:        1) 61 ( 21.8%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 811.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   65157     249     272     174 ( 0.009%)    1880 ( 0.1%)    2.010     -431.9     -2.010      0.000      0.000      N/A
   2    0.0     0.5    8   58929     182     205     138 ( 0.007%)    1897 ( 0.1%)    2.010     -434.4     -2.010      0.000      0.000      N/A
   3    0.0     0.6    1   62794     150     167     128 ( 0.006%)    2102 ( 0.1%)    2.010     -450.8     -2.010      0.000      0.000      N/A
   4    0.0     0.8    5   48249     130     151      95 ( 0.005%)    2099 ( 0.1%)    2.010     -451.6     -2.010      0.000      0.000      N/A
   5    0.0     1.1    4   42131     108     131      59 ( 0.003%)    2127 ( 0.1%)    2.010     -453.2     -2.010      0.000      0.000      N/A
   6    0.0     1.4    1   31036      85     105      41 ( 0.002%)    2157 ( 0.1%)    2.010     -452.9     -2.010      0.000      0.000      N/A
   7    0.0     1.9    0   22623      58      75      30 ( 0.001%)    2183 ( 0.1%)    2.010     -456.3     -2.010      0.000      0.000      N/A
   8    0.0     2.4    2   18289      47      59      19 ( 0.001%)    2239 ( 0.1%)    2.010     -458.9     -2.010      0.000      0.000      N/A
   9    0.0     3.1    0    7784      28      29      10 ( 0.000%)    2245 ( 0.1%)    2.010     -459.2     -2.010      0.000      0.000      N/A
  10    0.0     4.1    1    7661      13      13      10 ( 0.000%)    2261 ( 0.1%)    2.010     -460.6     -2.010      0.000      0.000       15
  11    0.0     5.3    1    7650      13      13       4 ( 0.000%)    2255 ( 0.1%)    2.010     -460.4     -2.010      0.000      0.000       15
  12    0.0     6.9    0    5620       7       7       4 ( 0.000%)    2262 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       15
  13    0.0     9.0    0    2021       7       7       3 ( 0.000%)    2265 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       15
  14    0.0    11.6    0    2803       5       5       3 ( 0.000%)    2264 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       15
  15    0.0    15.1    1    1701       7       7       3 ( 0.000%)    2265 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       17
  16    0.0    19.7    0    2879       4       4       3 ( 0.000%)    2266 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       18
  17    0.0    25.6    0    2150       6       6       2 ( 0.000%)    2264 ( 0.1%)    2.010     -460.8     -2.010      0.000      0.000       20
  18    0.0    33.3    1    1564       3       3       2 ( 0.000%)    2266 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       21
  19    0.0    43.3    0    1309       5       5       2 ( 0.000%)    2264 ( 0.1%)    2.010     -460.8     -2.010      0.000      0.000       22
  20    0.0    56.2    0    1431       3       3       2 ( 0.000%)    2263 ( 0.1%)    2.010     -460.7     -2.010      0.000      0.000       23
  21    0.0    73.1    0    2569       5       5       1 ( 0.000%)    2271 ( 0.1%)    2.010     -461.1     -2.010      0.000      0.000       27
  22    0.0    95.0    1     520       1       1       1 ( 0.000%)    2272 ( 0.1%)    2.010     -461.3     -2.010      0.000      0.000       24
  23    0.0   123.5    0     694       3       3       1 ( 0.000%)    2263 ( 0.1%)    2.010     -460.0     -2.010      0.000      0.000       23
  24    0.0   160.6    0    1157       2       2       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       23
  25    0.0   208.8    0     284       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000       23
  26    0.0   271.4    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       24
  27    0.0   352.8    0     284       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000       24
  28    0.0   458.7    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       25
  29    0.0   596.3    0     284       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000       25
  30    0.0   775.1    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       26
  31    0.0  1007.7    0     284       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000       27
  32    0.0  1310.0    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       27
  33    0.0  1703.0    0     284       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000       28
  34    0.0  2213.9    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000       29
  35    0.0  2878.1    0     817       3       3       1 ( 0.000%)    2260 ( 0.1%)    2.010     -460.1     -2.010      0.000      0.000       29
  36    0.0  3741.5    0     195       1       1       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.4     -2.010      0.000      0.000       30
  37    0.0  4863.9    0     948       2       2       1 ( 0.000%)    2271 ( 0.1%)    2.010     -461.1     -2.010      0.000      0.000       31
  38    0.0  6323.1    0     520       1       1       1 ( 0.000%)    2272 ( 0.1%)    2.010     -461.3     -2.010      0.000      0.000       32
  39    0.0  8220.0    0     968       3       3       1 ( 0.000%)    2271 ( 0.1%)    2.010     -461.1     -2.010      0.000      0.000       32
  40    0.0 10686.0    0     520       1       1       1 ( 0.000%)    2272 ( 0.1%)    2.010     -461.3     -2.010      0.000      0.000       33
  41    0.0 13891.9    0     968       3       3       1 ( 0.000%)    2271 ( 0.1%)    2.010     -461.1     -2.010      0.000      0.000      N/A
  42    0.0 18059.4    0     520       1       1       1 ( 0.000%)    2272 ( 0.1%)    2.010     -461.3     -2.010      0.000      0.000      N/A
  43    0.0 23477.2    0     967       3       3       1 ( 0.000%)    2271 ( 0.1%)    2.010     -461.1     -2.010      0.000      0.000      N/A
  44    0.0 30520.4    0     520       1       1       1 ( 0.000%)    2272 ( 0.1%)    2.010     -461.3     -2.010      0.000      0.000      N/A
  45    0.0 39676.5    0    1057       3       3       1 ( 0.000%)    2263 ( 0.1%)    2.010     -460.0     -2.010      0.000      0.000      N/A
  46    0.0 51579.5    0    1861       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000      N/A
  47    0.0 67053.3    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000      N/A
  48    0.0 87169.3    0     284       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000      N/A
  49    0.0 1.1e+05    0     155       1       1       1 ( 0.000%)    2268 ( 0.1%)    2.010     -460.9     -2.010      0.000      0.000      N/A
  50    0.0 1.5e+05    0     292       3       3       1 ( 0.000%)    2265 ( 0.1%)    2.010     -460.5     -2.010      0.000      0.000      N/A
Routing failed.

Failed routing attempt #0
Total number of overused nodes: 1
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0 1294947          2         1    CHANX      DEC_DIR     N/A       3      19       1      19       1

Final Net Connection Criticality Histogram:
[        0:      0.1) 21 (  7.5%) |****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3) 19 (  6.8%) |***************
[      0.3:      0.4) 21 (  7.5%) |****************
[      0.4:      0.5) 46 ( 16.4%) |************************************
[      0.5:      0.6) 25 (  8.9%) |*******************
[      0.6:      0.7) 26 (  9.3%) |********************
[      0.7:      0.8) 62 ( 22.1%) |************************************************
[      0.8:      0.9) 32 ( 11.4%) |*************************
[      0.9:        1) 28 ( 10.0%) |**********************
Router Stats: total_nets_routed: 1174 total_connections_routed: 1331 total_heap_pushes: 411663 total_heap_pops: 136848
# Routing took 0.98 seconds (max_rss 811.8 MiB, delta_rss +0.0 MiB)
Circuit is unroutable with a channel width factor of 160.
For a detailed report on the RR node overuse information (report_overused_nodes.rpt), specify --generate_rr_node_overuse_report on.
VPR failed to implement circuit
The entire flow of VPR took 95.91 seconds (max_rss 811.8 MiB)
Incr Slack updates 51 in 0.00114522 sec
Full Max Req/Worst Slack updates 4 in 9.6678e-05 sec
Incr Max Req/Worst Slack updates 47 in 0.00128833 sec
Incr Criticality updates 42 in 0.00119069 sec
Full Criticality updates 9 in 0.000296822 sec
