-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Cast_to_Union_of_Types.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Cast_to_Union_of_Types
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_separator/Real Divide HDL Optimized/ForEach - Real Divide/Shift 
-- and cast to output type/Cast to Union of Type
-- Hierarchy Level: 6
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Cast_to_Union_of_Types IS
  PORT( Xref                              :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        Cin                               :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En23
        Cout                              :   OUT   std_logic_vector(38 DOWNTO 0)  -- sfix39_En23
        );
END full_rx_ip_src_Cast_to_Union_of_Types;


ARCHITECTURE rtl OF full_rx_ip_src_Cast_to_Union_of_Types IS

  -- Signals
  SIGNAL Xref_signed                      : signed(15 DOWNTO 0);  -- int16
  SIGNAL Cin_signed                       : signed(24 DOWNTO 0);  -- sfix25_En23
  SIGNAL Cout_tmp                         : signed(38 DOWNTO 0);  -- sfix39_En23

BEGIN
  Xref_signed <= signed(Xref);

  Cin_signed <= signed(Cin);

  --castToUnionType Cast second input to union of the two types
  Cout_tmp <= resize(Cin_signed, 39);

  Cout <= std_logic_vector(Cout_tmp);

END rtl;

