#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jun 23 15:49:01 2025
# Process ID: 25464
# Current directory: C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20308 C:\my_pc\desktop\matlab\exp8_io\hdl_prj\vivado_prj\new_7_vivado.xpr
# Log file: C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/vivado.log
# Journal file: C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj\vivado.jou
# Running On: LAPTOP-TCIG5LLE, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 16477 MB
#-----------------------------------------------------------
start_gui
open_project C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
open_bd_design {C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/bd/design_1/design_1.bd}
open_hw_manager
open_bd_design {C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1.5 629 342} [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_cells axi_gpio_0]
undo
undo
undo
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
open_bd_design {C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2 614 392} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_ports clk_enable] [get_bd_pins axi_gpio_0/gpio_io_i]
undo
connect_bd_net [get_bd_ports clk_enable] [get_bd_pins axi_gpio_0/gpio_io_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (96 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_drc -name drc_1 -ruledecks {default}
write_hw_platform -fixed -include_bit -force -file C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/design_1_wrapper_2.xsa
open_bd_design {C:/my_pc/desktop/matlab/exp8_io/hdl_prj/vivado_prj/new_7_vivado.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project C:/my_pc/desktop/project_test_new/project_test_new/project_test_new.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/my_pc/desktop/project_test_new/project_test_new/project_test_new.srcs/sources_1/bd/design_test_board/design_test_board.bd}
startgroup
set_property CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
startgroup
set_property CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {1} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_test_board_zynq_ultra_ps_e_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1
