{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 01:11:46 2020 " "Info: Processing started: Wed Apr 08 01:11:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[4\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[4\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[12\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[12\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[11\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[11\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[0\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[0\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[17\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[17\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[2\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[2\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[3\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[3\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[1\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[1\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~508 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~508\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~380 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~380\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~348 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~348\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~476 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~476\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[7\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[7\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[5\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[5\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[6\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[6\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[8\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[8\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[13\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[13\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[15\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[15\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[16\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[16\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 77 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[14\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[14\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[9\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[9\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM:inst2\|SRAM_ADDR\[10\] " "Warning: Node \"SRAM:inst2\|SRAM_ADDR\[10\]\" is a latch" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~108 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~108\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~124 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~124\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~236 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~236\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~252 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~252\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~187 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~187\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~171 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~171\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~251 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~251\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~219 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~219\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~443 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~443\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~507 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~507\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~491 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~491\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~363 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~363\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~316 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~316\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~444 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~444\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~284 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~284\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~412 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~412\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~396 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~396\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~460 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~460\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~428 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~428\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~492 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~492\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~76 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~76\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~92 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~92\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~220 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~220\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~204 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~204\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~28 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~28\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~60 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~60\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~188 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~188\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~156 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~156\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~155 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~155\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~139 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~139\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~123 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~123\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~91 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~91\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~43 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~43\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~59 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~59\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~235 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~235\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~203 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~203\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~315 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~315\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~379 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~379\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~459 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~459\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~331 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~331\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~475 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~475\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~411 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~411\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~427 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~427\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~299 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~299\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~268 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~268\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~332 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~332\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~364 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~364\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~300 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~300\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~44 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~44\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~12 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~12\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~172 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~172\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~140 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~140\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~107 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~107\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~75 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~75\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~11 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~11\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~27 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~27\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~395 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~395\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~267 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~267\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~347 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~347\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~283 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~283\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~221 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~221\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~253 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~253\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~189 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~189\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~173 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~173\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~509 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~509\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~445 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~445\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~493 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~493\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~365 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~365\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~215 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~215\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~247 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~247\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~183 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~183\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~167 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~167\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~503 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~503\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~439 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~439\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~487 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~487\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~359 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~359\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~504 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~504\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~376 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~376\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~472 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~472\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~344 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~344\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~120 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~120\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~104 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~104\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~248 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~248\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~232 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~232\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~185 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~185\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~169 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~169\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~249 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~249\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~217 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~217\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~505 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~505\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~441 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~441\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~489 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~489\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~361 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~361\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~191 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~191\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~175 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~175\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~255 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~255\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~223 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~223\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~447 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~447\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~511 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~511\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~495 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~495\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~367 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~367\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~496 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~496\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~368 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~368\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~336 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~336\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~464 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~464\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~112 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~112\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~96 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~96\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~224 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~224\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~240 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~240\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~237 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~237\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~205 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~205\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~141 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~141\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~157 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~157\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~125 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~125\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~93 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~93\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~45 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~45\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~61 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~61\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~317 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~317\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~381 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~381\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~301 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~301\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~429 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~429\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~461 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~461\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~333 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~333\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~477 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~477\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~413 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~413\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~177 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~177\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~161 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~161\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~241 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~241\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~209 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~209\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~433 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~433\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~497 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~497\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~481 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~481\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~353 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~353\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~122 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~122\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~106 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~106\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~234 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~234\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~250 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~250\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~506 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~506\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~378 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~378\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~346 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~346\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~474 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~474\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~370 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~370\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~498 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~498\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~338 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~338\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~466 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~466\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~98 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~98\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~114 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~114\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~226 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~226\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~242 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~242\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~499 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~499\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~435 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~435\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~355 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~355\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~483 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~483\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~179 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~179\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~163 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~163\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~243 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~243\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~211 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~211\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~100 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~100\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~116 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~116\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~244 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~244\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~228 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~228\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~372 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~372\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~500 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~500\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~340 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~340\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~468 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~468\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~231 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~231\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~199 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~199\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~87 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~87\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~119 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~119\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~39 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~39\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~55 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~55\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~151 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~151\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~135 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~135\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~375 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~375\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~311 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~311\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~455 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~455\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~327 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~327\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~471 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~471\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~407 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~407\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~423 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~423\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~295 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~295\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~213 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~213\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~245 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~245\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~181 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~181\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~165 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~165\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~437 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~437\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~501 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~501\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~357 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~357\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~485 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~485\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~312 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~312\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~440 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~440\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~408 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~408\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~280 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~280\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~392 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~392\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~456 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~456\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~488 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~488\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~424 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~424\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~72 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~72\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~88 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~88\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~200 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~200\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~216 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~216\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~184 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~184\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~152 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~152\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~24 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~24\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~56 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~56\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~137 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~137\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~153 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~153\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~121 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~121\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~89 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~89\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~41 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~41\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~57 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~57\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~233 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~233\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~201 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~201\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~313 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~313\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~377 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~377\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~457 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~457\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~329 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~329\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~473 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~473\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~409 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~409\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~297 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~297\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~425 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~425\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~159 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~159\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~143 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~143\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~95 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~95\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~127 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~127\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~47 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~47\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~63 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~63\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~239 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~239\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~207 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~207\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~319 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~319\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~383 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~383\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~463 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~463\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~335 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~335\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~479 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~479\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~415 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~415\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~431 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~431\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~303 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~303\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~432 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~432\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~304 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~304\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~448 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~448\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~384 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~384\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~416 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~416\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~480 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~480\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~272 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~272\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~400 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~400\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~80 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~80\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~64 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~64\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~208 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~208\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~192 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~192\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~16 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~16\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~48 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~48\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~176 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~176\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~144 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~144\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~109 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~109\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~77 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~77\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~29 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~29\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~13 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~13\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~397 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~397\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~269 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~269\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~349 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~349\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~285 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~285\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~129 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~129\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~145 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~145\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~225 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~225\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~193 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~193\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~81 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~81\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~113 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~113\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~33 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~33\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~49 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~49\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~369 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~369\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~305 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~305\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~449 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~449\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~321 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~321\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~465 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~465\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~401 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~401\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~417 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~417\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~289 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~289\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~74 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~74\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~90 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~90\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~202 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~202\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~218 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~218\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~154 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~154\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~186 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~186\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~26 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~26\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~58 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~58\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~314 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~314\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~442 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~442\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~282 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~282\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~410 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~410\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~458 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~458\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~394 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~394\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~426 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~426\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~490 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~490\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~306 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~306\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~434 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~434\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~274 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~274\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~402 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~402\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~386 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~386\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~450 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~450\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~482 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~482\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~418 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~418\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~66 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~66\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~82 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~82\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~210 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~210\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~194 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~194\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~18 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~18\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~50 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~50\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~178 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~178\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~146 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~146\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~307 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~307\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~371 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~371\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~419 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~419\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~291 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~291\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~323 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~323\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~451 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~451\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~467 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~467\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~403 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~403\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~131 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~131\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~147 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~147\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~115 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~115\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~83 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~83\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~35 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~35\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~51 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~51\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~227 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~227\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~195 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~195\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~68 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~68\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~84 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~84\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~196 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~196\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~212 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~212\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~20 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~20\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~52 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~52\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~180 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~180\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~148 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~148\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~436 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~436\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~308 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~308\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~404 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~404\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~276 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~276\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~388 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~388\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~452 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~452\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~484 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~484\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~420 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~420\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~103 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~103\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~71 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~71\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~23 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~23\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~7 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~7\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~263 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~263\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~391 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~391\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~279 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~279\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~343 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~343\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~229 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~229\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~197 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~197\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~85 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~85\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~117 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~117\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~37 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~37\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~53 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~53\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~149 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~149\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~133 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~133\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~309 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~309\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~373 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~373\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~453 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~453\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~325 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~325\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~469 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~469\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~405 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~405\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~421 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~421\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~293 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~293\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~118 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~118\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~102 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~102\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~230 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~230\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~246 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~246\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~502 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~502\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~374 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~374\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~470 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~470\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~342 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~342\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~264 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~264\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~328 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~328\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~360 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~360\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~296 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~296\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~136 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~136\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~168 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~168\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~40 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~40\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~8 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~8\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~73 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~73\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~105 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~105\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~25 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~25\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~9 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~9\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~393 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~393\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~265 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~265\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~281 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~281\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~345 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~345\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~111 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~111\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~79 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~79\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~31 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~31\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~15 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~15\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~271 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~271\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~399 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~399\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~287 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~287\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~351 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~351\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~320 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~320\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~256 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~256\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~352 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~352\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~288 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~288\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~32 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~32\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~0 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~0\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~160 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~160\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~128 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~128\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~97 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~97\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~65 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~65\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~17 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~17\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~1 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~1\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~257 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~257\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~385 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~385\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~337 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~337\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~273 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~273\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~170 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~170\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~138 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~138\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~42 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~42\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~10 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~10\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~266 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~266\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~330 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~330\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~362 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~362\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~298 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~298\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~258 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~258\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~322 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~322\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~354 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~354\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~290 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~290\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~34 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~34\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~2 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~2\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~162 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~162\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~130 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~130\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~387 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~387\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~259 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~259\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~275 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~275\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~339 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~339\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~67 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~67\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~99 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~99\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~3 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~3\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~19 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~19\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~36 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~36\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~4 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~4\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~164 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~164\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~132 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~132\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~260 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~260\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~324 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~324\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~356 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~356\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~292 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~292\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~69 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~69\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~101 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~101\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~5 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~5\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~21 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~21\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~389 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~389\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~261 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~261\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~277 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~277\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~341 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~341\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~86 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~86\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~70 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~70\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~214 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~214\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~198 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~198\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~22 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~22\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~54 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~54\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~182 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~182\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~150 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~150\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~438 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~438\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~310 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~310\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~406 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~406\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~278 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~278\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~390 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~390\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~454 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~454\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~422 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~422\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~486 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~486\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~478 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~478\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~350 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~350\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~510 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~510\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~382 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~382\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~238 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~238\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~254 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~254\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~110 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~110\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~126 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~126\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~38 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~38\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~6 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~6\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~166 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~166\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~134 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~134\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~262 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~262\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~326 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~326\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~358 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~358\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~294 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~294\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~286 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~286\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~414 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~414\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~318 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~318\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~446 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~446\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~398 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~398\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~462 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~462\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~494 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~494\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~430 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~430\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~222 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~222\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~206 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~206\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~78 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~78\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~94 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~94\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~30 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~30\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~62 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~62\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~190 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~190\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~158 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~158\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~334 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~334\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~270 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~270\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~366 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~366\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~302 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~302\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~46 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~46\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~14 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~14\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~174 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~174\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CHIP_EMULATOR:inst4\|SRAM~142 " "Warning: Node \"CHIP_EMULATOR:inst4\|SRAM~142\" is a latch" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]~19 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]~19\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[14\]~1 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[14\]~1\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[14\]~82 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~82\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[14\]~129 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~129\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[14\]~81 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~81\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[14\]~143 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~143\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~18 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~18\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[15\]~0 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[15\]~0\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[15\]~142 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[15\]~142\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[15\]~128 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[15\]~128\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[15\]~77 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[15\]~77\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[15\]~78 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[15\]~78\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\]~24 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\]~24\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[9\]~6 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[9\]~6\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[9\]~148 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[9\]~148\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[9\]~134 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[9\]~134\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[9\]~96 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[9\]~96\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[9\]~97 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[9\]~97\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\]~25 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\]~25\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[8\]~7 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[8\]~7\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[8\]~99 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[8\]~99\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[8\]~135 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[8\]~135\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[8\]~100 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[8\]~100\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[8\]~149 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[8\]~149\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\]~27 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\]~27\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[6\]~9 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[6\]~9\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[6\]~151 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[6\]~151\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[6\]~137 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[6\]~137\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[6\]~105 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[6\]~105\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[6\]~106 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[6\]~106\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\]~28 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\]~28\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[5\]~10 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[5\]~10\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[5\]~152 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[5\]~152\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[5\]~138 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[5\]~138\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[5\]~108 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[5\]~108\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[5\]~109 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[5\]~109\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\]~26 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\]~26\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[7\]~8 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[7\]~8\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[7\]~103 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[7\]~103\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[7\]~136 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[7\]~136\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[7\]~150 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[7\]~150\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[7\]~102 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[7\]~102\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "5 " "Warning: Found combinational loop of 5 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\]~29 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\]~29\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[4\]~11 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[4\]~11\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[4\]~112 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[4\]~112\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[4\]~139 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[4\]~139\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[4\]~111 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[4\]~111\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\]~30 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\]~30\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[3\]~12 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[3\]~12\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[3\]~114 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[3\]~114\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[3\]~140 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[3\]~140\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[3\]~115 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[3\]~115\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[3\]~153 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[3\]~153\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\]~31 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\]~31\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[2\]~13 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[2\]~13\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[2\]~117 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[2\]~117\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[2\]~141 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[2\]~141\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[2\]~154 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[2\]~154\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[2\]~118 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[2\]~118\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]~23 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]~23\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[10\]~5 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[10\]~5\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[10\]~147 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~147\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[10\]~133 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~133\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[10\]~94 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~94\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[10\]~93 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~93\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]~16 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]~16\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[1\]~14 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[1\]~14\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[1\]~155 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~155\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[1\]~126 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~126\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[1\]~120 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~120\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[1\]~121 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~121\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\]~20 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\]~20\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[13\]~2 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[13\]~2\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[13\]~85 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[13\]~85\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[13\]~130 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[13\]~130\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[13\]~144 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[13\]~144\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[13\]~84 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[13\]~84\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\]~17 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\]~17\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[0\]~15 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[0\]~15\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[0\]~124 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[0\]~124\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[0\]~127 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[0\]~127\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[0\]~123 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[0\]~123\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[0\]~156 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[0\]~156\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\]~21 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\]~21\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[12\]~3 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[12\]~3\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[12\]~88 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[12\]~88\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[12\]~131 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[12\]~131\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[12\]~87 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[12\]~87\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[12\]~145 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[12\]~145\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "6 " "Warning: Found combinational loop of 6 nodes" { { "Warning" "WTAN_SCC_NODE" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\]~22 " "Warning: Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\]~22\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[11\]~4 " "Warning: Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[11\]~4\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[11\]~146 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[11\]~146\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[11\]~132 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[11\]~132\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[11\]~91 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[11\]~91\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CHIP_EMULATOR:inst4\|DATA\[11\]~90 " "Warning: Node \"CHIP_EMULATOR:inst4\|DATA\[11\]~90\"" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "69 " "Warning: Found 69 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SRAM:inst2\|SRAM_ADDR\[1\] " "Info: Detected ripple clock \"SRAM:inst2\|SRAM_ADDR\[1\]\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|SRAM_ADDR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM:inst2\|SRAM_ADDR\[3\] " "Info: Detected ripple clock \"SRAM:inst2\|SRAM_ADDR\[3\]\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|SRAM_ADDR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM:inst2\|SRAM_ADDR\[2\] " "Info: Detected ripple clock \"SRAM:inst2\|SRAM_ADDR\[2\]\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|SRAM_ADDR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM:inst2\|SRAM_ADDR\[0\] " "Info: Detected ripple clock \"SRAM:inst2\|SRAM_ADDR\[0\]\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|SRAM_ADDR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM:inst2\|SRAM_ADDR\[4\] " "Info: Detected ripple clock \"SRAM:inst2\|SRAM_ADDR\[4\]\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|SRAM_ADDR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~842 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~842\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~842" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~836 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~836\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~836" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~834 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~834\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~834" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~833 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~833\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~833" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~835 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~835\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~835" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~840 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~840\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~840" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~843 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~843\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~843" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~841 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~841\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~841" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~838 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~838\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~838" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~846 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~846\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~846" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~844 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~844\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~844" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~832 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~832\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~832" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~839 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~839\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~839" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~837 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~837\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~837" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~845 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~845\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~845" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CHIP_EMULATOR:inst4\|SRAM~847 " "Info: Detected gated clock \"CHIP_EMULATOR:inst4\|SRAM~847\" as buffer" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHIP_EMULATOR:inst4\|SRAM~847" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IO_CYCLE " "Info: Detected ripple clock \"SCOMP:inst\|IO_CYCLE\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IO_CYCLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst10\|Equal30~1 " "Info: Detected gated clock \"IO_DECODER:inst10\|Equal30~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/IO_DECODER.vhd" 96 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst10\|Equal30~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst10\|Equal30~0 " "Info: Detected gated clock \"IO_DECODER:inst10\|Equal30~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/IO_DECODER.vhd" 96 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst10\|Equal30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM:inst2\|process_1~0 " "Info: Detected gated clock \"SRAM:inst2\|process_1~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM:inst2\|process_0~0 " "Info: Detected gated clock \"SRAM:inst2\|process_0~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM:inst2\|process_1~1 " "Info: Detected gated clock \"SRAM:inst2\|process_1~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|process_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SRAM:inst2\|SRAM_WE_N " "Info: Detected ripple clock \"SRAM:inst2\|SRAM_WE_N\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM:inst2\|SRAM_WE_N" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 register CHIP_EMULATOR:inst4\|SRAM~138 register SCOMP:inst\|AC\[10\] -4.966 ns " "Info: Slack time is -4.966 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source register \"CHIP_EMULATOR:inst4\|SRAM~138\" and destination register \"SCOMP:inst\|AC\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.586 ns + Largest register register " "Info: + Largest register to register requirement is 2.586 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.642 ns + " "Info: + Setup relationship between source and destination is 7.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"clk_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.092 ns + Largest " "Info: + Largest clock skew is -5.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns SCOMP:inst\|AC\[10\] 3 REG LCFF_X28_Y19_N21 14 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y19_N21; Fanout = 14; REG Node = 'SCOMP:inst\|AC\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[10] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[10] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 7.762 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 7.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.787 ns) 3.386 ns SRAM:inst2\|SRAM_WE_N 2 REG LCFF_X32_Y19_N7 36 " "Info: 2: + IC(1.600 ns) + CELL(0.787 ns) = 3.386 ns; Loc. = LCFF_X32_Y19_N7; Fanout = 36; REG Node = 'SRAM:inst2\|SRAM_WE_N'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.387 ns" { clk_50 SRAM:inst2|SRAM_WE_N } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.398 ns) 4.366 ns rtl~2 3 COMB LCCOMB_X31_Y19_N10 1 " "Info: 3: + IC(0.582 ns) + CELL(0.398 ns) = 4.366 ns; Loc. = LCCOMB_X31_Y19_N10; Fanout = 1; COMB Node = 'rtl~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { SRAM:inst2|SRAM_WE_N rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 6.119 ns rtl~2clkctrl 4 COMB CLKCTRL_G11 16 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 6.119 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'rtl~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { rtl~2 rtl~2clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.275 ns) 7.762 ns CHIP_EMULATOR:inst4\|SRAM~138 5 REG LCCOMB_X31_Y14_N6 1 " "Info: 5: + IC(1.368 ns) + CELL(0.275 ns) = 7.762 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~138'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { rtl~2clkctrl CHIP_EMULATOR:inst4|SRAM~138 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.459 ns ( 31.68 % ) " "Info: Total cell delay = 2.459 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.303 ns ( 68.32 % ) " "Info: Total interconnect delay = 5.303 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { clk_50 SRAM:inst2|SRAM_WE_N rtl~2 rtl~2clkctrl CHIP_EMULATOR:inst4|SRAM~138 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { clk_50 {} clk_50~combout {} SRAM:inst2|SRAM_WE_N {} rtl~2 {} rtl~2clkctrl {} CHIP_EMULATOR:inst4|SRAM~138 {} } { 0.000ns 0.000ns 1.600ns 0.582ns 1.753ns 1.368ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[10] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { clk_50 SRAM:inst2|SRAM_WE_N rtl~2 rtl~2clkctrl CHIP_EMULATOR:inst4|SRAM~138 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { clk_50 {} clk_50~combout {} SRAM:inst2|SRAM_WE_N {} rtl~2 {} rtl~2clkctrl {} CHIP_EMULATOR:inst4|SRAM~138 {} } { 0.000ns 0.000ns 1.600ns 0.582ns 1.753ns 1.368ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[10] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { clk_50 SRAM:inst2|SRAM_WE_N rtl~2 rtl~2clkctrl CHIP_EMULATOR:inst4|SRAM~138 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { clk_50 {} clk_50~combout {} SRAM:inst2|SRAM_WE_N {} rtl~2 {} rtl~2clkctrl {} CHIP_EMULATOR:inst4|SRAM~138 {} } { 0.000ns 0.000ns 1.600ns 0.582ns 1.753ns 1.368ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.552 ns - Longest register register " "Info: - Longest register to register delay is 7.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CHIP_EMULATOR:inst4\|SRAM~138 1 REG LCCOMB_X31_Y14_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~138'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|SRAM~138 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 0.400 ns CHIP_EMULATOR:inst4\|SRAM~624 2 COMB LCCOMB_X31_Y14_N12 1 " "Info: 2: + IC(0.250 ns) + CELL(0.150 ns) = 0.400 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~624'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CHIP_EMULATOR:inst4|SRAM~138 CHIP_EMULATOR:inst4|SRAM~624 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 0.985 ns CHIP_EMULATOR:inst4\|SRAM~625 3 COMB LCCOMB_X32_Y14_N14 1 " "Info: 3: + IC(0.435 ns) + CELL(0.150 ns) = 0.985 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~625'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { CHIP_EMULATOR:inst4|SRAM~624 CHIP_EMULATOR:inst4|SRAM~625 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 1.512 ns CHIP_EMULATOR:inst4\|SRAM~628 4 COMB LCCOMB_X32_Y14_N0 1 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 1.512 ns; Loc. = LCCOMB_X32_Y14_N0; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~628'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { CHIP_EMULATOR:inst4|SRAM~625 CHIP_EMULATOR:inst4|SRAM~628 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.907 ns CHIP_EMULATOR:inst4\|SRAM~631 5 COMB LCCOMB_X32_Y14_N2 6 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 1.907 ns; Loc. = LCCOMB_X32_Y14_N2; Fanout = 6; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~631'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { CHIP_EMULATOR:inst4|SRAM~628 CHIP_EMULATOR:inst4|SRAM~631 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.837 ns) 5.744 ns SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]~23 6 COMB LOOP LCCOMB_X28_Y19_N14 3 " "Info: 6: + IC(0.000 ns) + CELL(3.837 ns) = 5.744 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 3; COMB LOOP Node = 'SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]~23'" { { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[10\]~133 LCCOMB_X29_Y15_N6 " "Info: Loc. = LCCOMB_X29_Y15_N6; Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~133\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~133 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[10\]~93 LCCOMB_X28_Y19_N10 " "Info: Loc. = LCCOMB_X28_Y19_N10; Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~93\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~93 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[10\]~147 LCCOMB_X28_Y19_N6 " "Info: Loc. = LCCOMB_X28_Y19_N6; Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~147\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~147 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]~23 LCCOMB_X28_Y19_N14 " "Info: Loc. = LCCOMB_X28_Y19_N14; Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]~23\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[10\]~94 LCCOMB_X28_Y19_N16 " "Info: Loc. = LCCOMB_X28_Y19_N16; Node \"CHIP_EMULATOR:inst4\|DATA\[10\]~94\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~94 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[10\]~5 LCCOMB_X28_Y19_N24 " "Info: Loc. = LCCOMB_X28_Y19_N24; Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[10\]~5\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|lpm_bustri:WRITE_BUS|dout[10]~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~133 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~147 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[10]~94 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|lpm_bustri:WRITE_BUS|dout[10]~5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.837 ns" { CHIP_EMULATOR:inst4|SRAM~631 SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 6.286 ns SCOMP:inst\|Selector17~3 7 COMB LCCOMB_X28_Y19_N28 1 " "Info: 7: + IC(0.271 ns) + CELL(0.271 ns) = 6.286 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector17~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 SCOMP:inst|Selector17~3 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 6.678 ns SCOMP:inst\|Selector17~5 8 COMB LCCOMB_X28_Y19_N26 1 " "Info: 8: + IC(0.243 ns) + CELL(0.149 ns) = 6.678 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector17~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { SCOMP:inst|Selector17~3 SCOMP:inst|Selector17~5 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 7.070 ns SCOMP:inst\|Selector17~7 9 COMB LCCOMB_X28_Y19_N12 1 " "Info: 9: + IC(0.243 ns) + CELL(0.149 ns) = 7.070 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector17~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { SCOMP:inst|Selector17~5 SCOMP:inst|Selector17~7 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 7.468 ns SCOMP:inst\|Selector17~8 10 COMB LCCOMB_X28_Y19_N20 1 " "Info: 10: + IC(0.249 ns) + CELL(0.149 ns) = 7.468 ns; Loc. = LCCOMB_X28_Y19_N20; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector17~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { SCOMP:inst|Selector17~7 SCOMP:inst|Selector17~8 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.552 ns SCOMP:inst\|AC\[10\] 11 REG LCFF_X28_Y19_N21 14 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.552 ns; Loc. = LCFF_X28_Y19_N21; Fanout = 14; REG Node = 'SCOMP:inst\|AC\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector17~8 SCOMP:inst|AC[10] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.364 ns ( 71.03 % ) " "Info: Total cell delay = 5.364 ns ( 71.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 28.97 % ) " "Info: Total interconnect delay = 2.188 ns ( 28.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { CHIP_EMULATOR:inst4|SRAM~138 CHIP_EMULATOR:inst4|SRAM~624 CHIP_EMULATOR:inst4|SRAM~625 CHIP_EMULATOR:inst4|SRAM~628 CHIP_EMULATOR:inst4|SRAM~631 SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 SCOMP:inst|Selector17~3 SCOMP:inst|Selector17~5 SCOMP:inst|Selector17~7 SCOMP:inst|Selector17~8 SCOMP:inst|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { CHIP_EMULATOR:inst4|SRAM~138 {} CHIP_EMULATOR:inst4|SRAM~624 {} CHIP_EMULATOR:inst4|SRAM~625 {} CHIP_EMULATOR:inst4|SRAM~628 {} CHIP_EMULATOR:inst4|SRAM~631 {} SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 {} SCOMP:inst|Selector17~3 {} SCOMP:inst|Selector17~5 {} SCOMP:inst|Selector17~7 {} SCOMP:inst|Selector17~8 {} SCOMP:inst|AC[10] {} } { 0.000ns 0.250ns 0.435ns 0.252ns 0.245ns 0.000ns 0.271ns 0.243ns 0.243ns 0.249ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 3.837ns 0.271ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[10] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.762 ns" { clk_50 SRAM:inst2|SRAM_WE_N rtl~2 rtl~2clkctrl CHIP_EMULATOR:inst4|SRAM~138 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.762 ns" { clk_50 {} clk_50~combout {} SRAM:inst2|SRAM_WE_N {} rtl~2 {} rtl~2clkctrl {} CHIP_EMULATOR:inst4|SRAM~138 {} } { 0.000ns 0.000ns 1.600ns 0.582ns 1.753ns 1.368ns } { 0.000ns 0.999ns 0.787ns 0.398ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { CHIP_EMULATOR:inst4|SRAM~138 CHIP_EMULATOR:inst4|SRAM~624 CHIP_EMULATOR:inst4|SRAM~625 CHIP_EMULATOR:inst4|SRAM~628 CHIP_EMULATOR:inst4|SRAM~631 SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 SCOMP:inst|Selector17~3 SCOMP:inst|Selector17~5 SCOMP:inst|Selector17~7 SCOMP:inst|Selector17~8 SCOMP:inst|AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { CHIP_EMULATOR:inst4|SRAM~138 {} CHIP_EMULATOR:inst4|SRAM~624 {} CHIP_EMULATOR:inst4|SRAM~625 {} CHIP_EMULATOR:inst4|SRAM~628 {} CHIP_EMULATOR:inst4|SRAM~631 {} SCOMP:inst|lpm_bustri:IO_BUS|dout[10]~23 {} SCOMP:inst|Selector17~3 {} SCOMP:inst|Selector17~5 {} SCOMP:inst|Selector17~7 {} SCOMP:inst|Selector17~8 {} SCOMP:inst|AC[10] {} } { 0.000ns 0.250ns 0.435ns 0.252ns 0.245ns 0.000ns 0.271ns 0.243ns 0.243ns 0.249ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.150ns 3.837ns 0.271ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst1\|altpll:altpll_component\|_clk0' 577 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst1\|altpll:altpll_component\|_clk0' along 577 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_50 register SCOMP:inst\|IR\[7\] register SRAM:inst2\|STATE.IDLE -811 ps " "Info: Slack time is -811 ps for clock \"clk_50\" between source register \"SCOMP:inst\|IR\[7\]\" and destination register \"SRAM:inst2\|STATE.IDLE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.171 ns + Largest register register " "Info: + Largest register to register requirement is 2.171 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.642 ns " "Info: - Launch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns + Largest " "Info: + Largest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns SRAM:inst2\|STATE.IDLE 3 REG LCFF_X25_Y21_N9 7 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 7; REG Node = 'SRAM:inst2\|STATE.IDLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_50~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.662 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.662 ns SCOMP:inst\|IR\[7\] 3 REG LCFF_X25_Y21_N3 5 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X25_Y21_N3; Fanout = 5; REG Node = 'SCOMP:inst\|IR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.17 % ) " "Info: Total cell delay = 0.537 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.125 ns ( 79.83 % ) " "Info: Total interconnect delay = 2.125 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.982 ns - Longest register register " "Info: - Longest register to register delay is 2.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|IR\[7\] 1 REG LCFF_X25_Y21_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y21_N3; Fanout = 5; REG Node = 'SCOMP:inst\|IR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.398 ns) 0.918 ns IO_DECODER:inst10\|Equal30~0 2 COMB LCCOMB_X25_Y21_N12 3 " "Info: 2: + IC(0.520 ns) + CELL(0.398 ns) = 0.918 ns; Loc. = LCCOMB_X25_Y21_N12; Fanout = 3; COMB Node = 'IO_DECODER:inst10\|Equal30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/IO_DECODER.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.389 ns) 2.012 ns IO_DECODER:inst10\|Equal30~2 3 COMB LCCOMB_X25_Y21_N16 3 " "Info: 3: + IC(0.705 ns) + CELL(0.389 ns) = 2.012 ns; Loc. = LCCOMB_X25_Y21_N16; Fanout = 3; COMB Node = 'IO_DECODER:inst10\|Equal30~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { IO_DECODER:inst10|Equal30~0 IO_DECODER:inst10|Equal30~2 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/IO_DECODER.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.416 ns) 2.898 ns SRAM:inst2\|Selector4~0 4 COMB LCCOMB_X25_Y21_N8 1 " "Info: 4: + IC(0.470 ns) + CELL(0.416 ns) = 2.898 ns; Loc. = LCCOMB_X25_Y21_N8; Fanout = 1; COMB Node = 'SRAM:inst2\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { IO_DECODER:inst10|Equal30~2 SRAM:inst2|Selector4~0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.982 ns SRAM:inst2\|STATE.IDLE 5 REG LCFF_X25_Y21_N9 7 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.982 ns; Loc. = LCFF_X25_Y21_N9; Fanout = 7; REG Node = 'SRAM:inst2\|STATE.IDLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM:inst2|Selector4~0 SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 43.16 % ) " "Info: Total cell delay = 1.287 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.695 ns ( 56.84 % ) " "Info: Total interconnect delay = 1.695 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 IO_DECODER:inst10|Equal30~2 SRAM:inst2|Selector4~0 SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.982 ns" { SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} IO_DECODER:inst10|Equal30~2 {} SRAM:inst2|Selector4~0 {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 0.520ns 0.705ns 0.470ns 0.000ns } { 0.000ns 0.398ns 0.389ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_50 clk_50~clkctrl SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} } { 0.000ns 1.091ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 IO_DECODER:inst10|Equal30~2 SRAM:inst2|Selector4~0 SRAM:inst2|STATE.IDLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.982 ns" { SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} IO_DECODER:inst10|Equal30~2 {} SRAM:inst2|Selector4~0 {} SRAM:inst2|STATE.IDLE {} } { 0.000ns 0.520ns 0.705ns 0.470ns 0.000ns } { 0.000ns 0.398ns 0.389ns 0.416ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk_50' 20 " "Warning: Can't achieve timing requirement Clock Setup: 'clk_50' along 20 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 register SRAM:inst2\|SRAM_ADDR\[4\] register CHIP_EMULATOR:inst4\|SRAM~417 -4.597 ns " "Info: Minimum slack time is -4.597 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source register \"SRAM:inst2\|SRAM_ADDR\[4\]\" and destination register \"CHIP_EMULATOR:inst4\|SRAM~417\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.144 ns + Shortest register register " "Info: + Shortest register to register delay is 2.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:inst2\|SRAM_ADDR\[4\] 1 REG LCCOMB_X29_Y18_N16 144 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 144; REG Node = 'SRAM:inst2\|SRAM_ADDR\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|SRAM_ADDR[4] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.403 ns) 1.403 ns CHIP_EMULATOR:inst4\|DATA\[1\]~126 2 COMB LOOP LCCOMB_X30_Y18_N30 33 " "Info: 2: + IC(0.000 ns) + CELL(1.403 ns) = 1.403 ns; Loc. = LCCOMB_X30_Y18_N30; Fanout = 33; COMB LOOP Node = 'CHIP_EMULATOR:inst4\|DATA\[1\]~126'" { { "Info" "ITDB_PART_OF_SCC" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]~16 LCCOMB_X29_Y18_N0 " "Info: Loc. = LCCOMB_X29_Y18_N0; Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]~16\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|lpm_bustri:IO_BUS|dout[1]~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[1\]~120 LCCOMB_X29_Y18_N4 " "Info: Loc. = LCCOMB_X29_Y18_N4; Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~120\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~120 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[1\]~14 LCCOMB_X29_Y18_N8 " "Info: Loc. = LCCOMB_X29_Y18_N8; Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[1\]~14\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|lpm_bustri:WRITE_BUS|dout[1]~14 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[1\]~126 LCCOMB_X30_Y18_N30 " "Info: Loc. = LCCOMB_X30_Y18_N30; Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~126\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~126 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[1\]~121 LCCOMB_X29_Y18_N6 " "Info: Loc. = LCCOMB_X29_Y18_N6; Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~121\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~121 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[1\]~155 LCCOMB_X29_Y18_N2 " "Info: Loc. = LCCOMB_X29_Y18_N2; Node \"CHIP_EMULATOR:inst4\|DATA\[1\]~155\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~155 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|lpm_bustri:IO_BUS|dout[1]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~120 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|lpm_bustri:WRITE_BUS|dout[1]~14 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~126 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~121 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[1]~155 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { SRAM:inst2|SRAM_ADDR[4] CHIP_EMULATOR:inst4|DATA[1]~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.419 ns) 2.144 ns CHIP_EMULATOR:inst4\|SRAM~417 3 REG LCCOMB_X30_Y18_N8 1 " "Info: 3: + IC(0.322 ns) + CELL(0.419 ns) = 2.144 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~417'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { CHIP_EMULATOR:inst4|DATA[1]~126 CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 84.98 % ) " "Info: Total cell delay = 1.822 ns ( 84.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 15.02 % ) " "Info: Total interconnect delay = 0.322 ns ( 15.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { SRAM:inst2|SRAM_ADDR[4] CHIP_EMULATOR:inst4|DATA[1]~126 CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.144 ns" { SRAM:inst2|SRAM_ADDR[4] {} CHIP_EMULATOR:inst4|DATA[1]~126 {} CHIP_EMULATOR:inst4|SRAM~417 {} } { 0.000ns 0.000ns 0.322ns } { 0.000ns 1.403ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.741 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.741 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns 37.642 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 37.642 ns " "Info: - Launch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns 37.642 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.741 ns + Smallest " "Info: + Smallest clock skew is 6.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 11.516 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 11.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.912 ns SCOMP:inst\|IR\[7\] 3 REG LCFF_X25_Y21_N3 5 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X25_Y21_N3; Fanout = 5; REG Node = 'SCOMP:inst\|IR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.398 ns) 3.830 ns IO_DECODER:inst10\|Equal30~0 4 COMB LCCOMB_X25_Y21_N12 3 " "Info: 4: + IC(0.520 ns) + CELL(0.398 ns) = 3.830 ns; Loc. = LCCOMB_X25_Y21_N12; Fanout = 3; COMB Node = 'IO_DECODER:inst10\|Equal30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/IO_DECODER.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.275 ns) 4.816 ns SRAM:inst2\|process_1~1 5 COMB LCCOMB_X28_Y21_N0 16 " "Info: 5: + IC(0.711 ns) + CELL(0.275 ns) = 4.816 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 16; COMB Node = 'SRAM:inst2\|process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.413 ns) 6.033 ns SRAM:inst2\|SRAM_ADDR\[1\] 6 REG LCCOMB_X29_Y18_N20 143 " "Info: 6: + IC(0.804 ns) + CELL(0.413 ns) = 6.033 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 143; REG Node = 'SRAM:inst2\|SRAM_ADDR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.275 ns) 7.346 ns CHIP_EMULATOR:inst4\|SRAM~833 7 COMB LCCOMB_X32_Y19_N14 2 " "Info: 7: + IC(1.038 ns) + CELL(0.275 ns) = 7.346 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~833'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~833 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.419 ns) 8.023 ns rtl~17 8 COMB LCCOMB_X32_Y19_N16 1 " "Info: 8: + IC(0.258 ns) + CELL(0.419 ns) = 8.023 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 1; COMB Node = 'rtl~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { CHIP_EMULATOR:inst4|SRAM~833 rtl~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.000 ns) 9.988 ns rtl~17clkctrl 9 COMB CLKCTRL_G4 16 " "Info: 9: + IC(1.965 ns) + CELL(0.000 ns) = 9.988 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'rtl~17clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { rtl~17 rtl~17clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 11.516 ns CHIP_EMULATOR:inst4\|SRAM~417 10 REG LCCOMB_X30_Y18_N8 1 " "Info: 10: + IC(1.378 ns) + CELL(0.150 ns) = 11.516 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~417'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { rtl~17clkctrl CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.717 ns ( 23.59 % ) " "Info: Total cell delay = 2.717 ns ( 23.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.799 ns ( 76.41 % ) " "Info: Total interconnect delay = 8.799 ns ( 76.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~833 rtl~17 rtl~17clkctrl CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[1] {} CHIP_EMULATOR:inst4|SRAM~833 {} rtl~17 {} rtl~17clkctrl {} CHIP_EMULATOR:inst4|SRAM~417 {} } { 0.000ns 1.091ns 1.034ns 0.520ns 0.711ns 0.804ns 1.038ns 0.258ns 1.965ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.413ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 4.775 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 4.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.787 ns) 2.916 ns SCOMP:inst\|IR\[0\] 3 REG LCFF_X28_Y21_N19 40 " "Info: 3: + IC(1.038 ns) + CELL(0.787 ns) = 2.916 ns; Loc. = LCFF_X28_Y21_N19; Fanout = 40; REG Node = 'SCOMP:inst\|IR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[0] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.398 ns) 3.839 ns SRAM:inst2\|process_1~1 4 COMB LCCOMB_X28_Y21_N0 16 " "Info: 4: + IC(0.525 ns) + CELL(0.398 ns) = 3.839 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 16; COMB Node = 'SRAM:inst2\|process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { SCOMP:inst|IR[0] SRAM:inst2|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.150 ns) 4.775 ns SRAM:inst2\|SRAM_ADDR\[4\] 5 REG LCCOMB_X29_Y18_N16 144 " "Info: 5: + IC(0.786 ns) + CELL(0.150 ns) = 4.775 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 144; REG Node = 'SRAM:inst2\|SRAM_ADDR\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[4] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 27.96 % ) " "Info: Total cell delay = 1.335 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.440 ns ( 72.04 % ) " "Info: Total interconnect delay = 3.440 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[0] SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[0] {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[4] {} } { 0.000ns 1.091ns 1.038ns 0.525ns 0.786ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~833 rtl~17 rtl~17clkctrl CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[1] {} CHIP_EMULATOR:inst4|SRAM~833 {} rtl~17 {} rtl~17clkctrl {} CHIP_EMULATOR:inst4|SRAM~417 {} } { 0.000ns 1.091ns 1.034ns 0.520ns 0.711ns 0.804ns 1.038ns 0.258ns 1.965ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.413ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[0] SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[0] {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[4] {} } { 0.000ns 1.091ns 1.038ns 0.525ns 0.786ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~833 rtl~17 rtl~17clkctrl CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[1] {} CHIP_EMULATOR:inst4|SRAM~833 {} rtl~17 {} rtl~17clkctrl {} CHIP_EMULATOR:inst4|SRAM~417 {} } { 0.000ns 1.091ns 1.034ns 0.520ns 0.711ns 0.804ns 1.038ns 0.258ns 1.965ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.413ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[0] SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[0] {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[4] {} } { 0.000ns 1.091ns 1.038ns 0.525ns 0.786ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { SRAM:inst2|SRAM_ADDR[4] CHIP_EMULATOR:inst4|DATA[1]~126 CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.144 ns" { SRAM:inst2|SRAM_ADDR[4] {} CHIP_EMULATOR:inst4|DATA[1]~126 {} CHIP_EMULATOR:inst4|SRAM~417 {} } { 0.000ns 0.000ns 0.322ns } { 0.000ns 1.403ns 0.419ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~833 rtl~17 rtl~17clkctrl CHIP_EMULATOR:inst4|SRAM~417 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[1] {} CHIP_EMULATOR:inst4|SRAM~833 {} rtl~17 {} rtl~17clkctrl {} CHIP_EMULATOR:inst4|SRAM~417 {} } { 0.000ns 1.091ns 1.034ns 0.520ns 0.711ns 0.804ns 1.038ns 0.258ns 1.965ns 1.378ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.413ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[0] SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.775 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[0] {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[4] {} } { 0.000ns 1.091ns 1.038ns 0.525ns 0.786ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst1\|altpll:altpll_component\|_clk0 3905 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst1\|altpll:altpll_component\|_clk0 along 3905 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_50 register SRAM:inst2\|TRI_WRITE register SRAM:inst2\|TRI_WRITE 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk_50\" between source register \"SRAM:inst2\|TRI_WRITE\" and destination register \"SRAM:inst2\|TRI_WRITE\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:inst2\|TRI_WRITE 1 REG LCFF_X29_Y20_N1 97 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y20_N1; Fanout = 97; REG Node = 'SRAM:inst2\|TRI_WRITE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns SRAM:inst2\|Selector2~0 2 COMB LCCOMB_X29_Y20_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y20_N0; Fanout = 1; COMB Node = 'SRAM:inst2\|Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { SRAM:inst2|TRI_WRITE SRAM:inst2|Selector2~0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns SRAM:inst2\|TRI_WRITE 3 REG LCFF_X29_Y20_N1 97 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y20_N1; Fanout = 97; REG Node = 'SRAM:inst2\|TRI_WRITE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM:inst2|Selector2~0 SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SRAM:inst2|TRI_WRITE SRAM:inst2|Selector2~0 SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { SRAM:inst2|TRI_WRITE {} SRAM:inst2|Selector2~0 {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.695 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns SRAM:inst2\|TRI_WRITE 3 REG LCFF_X29_Y20_N1 97 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X29_Y20_N1; Fanout = 97; REG Node = 'SRAM:inst2\|TRI_WRITE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_50 clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.695 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns SRAM:inst2\|TRI_WRITE 3 REG LCFF_X29_Y20_N1 97 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X29_Y20_N1; Fanout = 97; REG Node = 'SRAM:inst2\|TRI_WRITE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_50 clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_50 clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_50 clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { SRAM:inst2|TRI_WRITE SRAM:inst2|Selector2~0 SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { SRAM:inst2|TRI_WRITE {} SRAM:inst2|Selector2~0 {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { clk_50 clk_50~clkctrl SRAM:inst2|TRI_WRITE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} SRAM:inst2|TRI_WRITE {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 SRAM_DQ\[14\] CHIP_EMULATOR:inst4\|SRAM~366 22.760 ns register " "Info: tco from clock \"clk_50\" to destination pin \"SRAM_DQ\[14\]\" through register \"CHIP_EMULATOR:inst4\|SRAM~366\" is 22.760 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } { 488 312 392 504 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 11.405 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 11.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.912 ns SCOMP:inst\|IR\[7\] 3 REG LCFF_X25_Y21_N3 5 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X25_Y21_N3; Fanout = 5; REG Node = 'SCOMP:inst\|IR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.398 ns) 3.830 ns IO_DECODER:inst10\|Equal30~0 4 COMB LCCOMB_X25_Y21_N12 3 " "Info: 4: + IC(0.520 ns) + CELL(0.398 ns) = 3.830 ns; Loc. = LCCOMB_X25_Y21_N12; Fanout = 3; COMB Node = 'IO_DECODER:inst10\|Equal30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/IO_DECODER.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.275 ns) 4.816 ns SRAM:inst2\|process_1~1 5 COMB LCCOMB_X28_Y21_N0 16 " "Info: 5: + IC(0.711 ns) + CELL(0.275 ns) = 4.816 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 16; COMB Node = 'SRAM:inst2\|process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.413 ns) 6.033 ns SRAM:inst2\|SRAM_ADDR\[1\] 6 REG LCCOMB_X29_Y18_N20 143 " "Info: 6: + IC(0.804 ns) + CELL(0.413 ns) = 6.033 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 143; REG Node = 'SRAM:inst2\|SRAM_ADDR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.420 ns) 7.490 ns CHIP_EMULATOR:inst4\|SRAM~832 7 COMB LCCOMB_X32_Y19_N22 2 " "Info: 7: + IC(1.037 ns) + CELL(0.420 ns) = 7.490 ns; Loc. = LCCOMB_X32_Y19_N22; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~832'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~832 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 8.160 ns rtl~16 8 COMB LCCOMB_X32_Y19_N20 1 " "Info: 8: + IC(0.251 ns) + CELL(0.419 ns) = 8.160 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 1; COMB Node = 'rtl~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { CHIP_EMULATOR:inst4|SRAM~832 rtl~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.000 ns) 9.948 ns rtl~16clkctrl 9 COMB CLKCTRL_G8 16 " "Info: 9: + IC(1.788 ns) + CELL(0.000 ns) = 9.948 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'rtl~16clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { rtl~16 rtl~16clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.150 ns) 11.405 ns CHIP_EMULATOR:inst4\|SRAM~366 10 REG LCCOMB_X34_Y13_N16 1 " "Info: 10: + IC(1.307 ns) + CELL(0.150 ns) = 11.405 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~366'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { rtl~16clkctrl CHIP_EMULATOR:inst4|SRAM~366 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.862 ns ( 25.09 % ) " "Info: Total cell delay = 2.862 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.543 ns ( 74.91 % ) " "Info: Total interconnect delay = 8.543 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.405 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~832 rtl~16 rtl~16clkctrl CHIP_EMULATOR:inst4|SRAM~366 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.405 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[1] {} CHIP_EMULATOR:inst4|SRAM~832 {} rtl~16 {} rtl~16clkctrl {} CHIP_EMULATOR:inst4|SRAM~366 {} } { 0.000ns 1.091ns 1.034ns 0.520ns 0.711ns 0.804ns 1.037ns 0.251ns 1.788ns 1.307ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.413ns 0.420ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.713 ns + Longest register pin " "Info: + Longest register to pin delay is 13.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CHIP_EMULATOR:inst4\|SRAM~366 1 REG LCCOMB_X34_Y13_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4\|SRAM~366'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|SRAM~366 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.275 ns) 0.728 ns CHIP_EMULATOR:inst4\|SRAM~534 2 COMB LCCOMB_X33_Y13_N28 1 " "Info: 2: + IC(0.453 ns) + CELL(0.275 ns) = 0.728 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~534'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CHIP_EMULATOR:inst4|SRAM~366 CHIP_EMULATOR:inst4|SRAM~534 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.133 ns CHIP_EMULATOR:inst4\|SRAM~535 3 COMB LCCOMB_X33_Y13_N18 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 1.133 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~535'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { CHIP_EMULATOR:inst4|SRAM~534 CHIP_EMULATOR:inst4|SRAM~535 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.537 ns CHIP_EMULATOR:inst4\|SRAM~538 4 COMB LCCOMB_X33_Y13_N0 1 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.537 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~538'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { CHIP_EMULATOR:inst4|SRAM~535 CHIP_EMULATOR:inst4|SRAM~538 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.930 ns CHIP_EMULATOR:inst4\|SRAM~541 5 COMB LCCOMB_X33_Y13_N10 6 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 1.930 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 6; COMB Node = 'CHIP_EMULATOR:inst4\|SRAM~541'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { CHIP_EMULATOR:inst4|SRAM~538 CHIP_EMULATOR:inst4|SRAM~541 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.387 ns) 7.317 ns CHIP_EMULATOR:inst4\|DATA\[14\]~82 6 COMB LOOP LCCOMB_X32_Y20_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(5.387 ns) = 7.317 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB LOOP Node = 'CHIP_EMULATOR:inst4\|DATA\[14\]~82'" { { "Info" "ITDB_PART_OF_SCC" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]~19 LCCOMB_X29_Y20_N28 " "Info: Loc. = LCCOMB_X29_Y20_N28; Node \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]~19\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|lpm_bustri:IO_BUS|dout[14]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[14\]~129 LCCOMB_X34_Y20_N0 " "Info: Loc. = LCCOMB_X34_Y20_N0; Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~129\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~129 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[14\]~81 LCCOMB_X32_Y20_N10 " "Info: Loc. = LCCOMB_X32_Y20_N10; Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~81\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~81 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[14\]~1 LCCOMB_X32_Y20_N20 " "Info: Loc. = LCCOMB_X32_Y20_N20; Node \"SRAM:inst2\|lpm_bustri:WRITE_BUS\|dout\[14\]~1\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|lpm_bustri:WRITE_BUS|dout[14]~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[14\]~143 LCCOMB_X32_Y20_N4 " "Info: Loc. = LCCOMB_X32_Y20_N4; Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~143\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~143 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CHIP_EMULATOR:inst4\|DATA\[14\]~82 LCCOMB_X32_Y20_N16 " "Info: Loc. = LCCOMB_X32_Y20_N16; Node \"CHIP_EMULATOR:inst4\|DATA\[14\]~82\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~82 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|lpm_bustri:IO_BUS|dout[14]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~129 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~81 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst2|lpm_bustri:WRITE_BUS|dout[14]~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~143 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHIP_EMULATOR:inst4|DATA[14]~82 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { CHIP_EMULATOR:inst4|SRAM~541 CHIP_EMULATOR:inst4|DATA[14]~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.438 ns) 8.045 ns CHIP_EMULATOR:inst4\|DATA\[14\]~83 7 COMB LCCOMB_X32_Y20_N26 1 " "Info: 7: + IC(0.290 ns) + CELL(0.438 ns) = 8.045 ns; Loc. = LCCOMB_X32_Y20_N26; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|DATA\[14\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { CHIP_EMULATOR:inst4|DATA[14]~82 CHIP_EMULATOR:inst4|DATA[14]~83 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.870 ns) + CELL(2.798 ns) 13.713 ns SRAM_DQ\[14\] 8 PIN PIN_AF13 0 " "Info: 8: + IC(2.870 ns) + CELL(2.798 ns) = 13.713 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'SRAM_DQ\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { CHIP_EMULATOR:inst4|DATA[14]~83 SRAM_DQ[14] } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.348 ns ( 68.17 % ) " "Info: Total cell delay = 9.348 ns ( 68.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.365 ns ( 31.83 % ) " "Info: Total interconnect delay = 4.365 ns ( 31.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.713 ns" { CHIP_EMULATOR:inst4|SRAM~366 CHIP_EMULATOR:inst4|SRAM~534 CHIP_EMULATOR:inst4|SRAM~535 CHIP_EMULATOR:inst4|SRAM~538 CHIP_EMULATOR:inst4|SRAM~541 CHIP_EMULATOR:inst4|DATA[14]~82 CHIP_EMULATOR:inst4|DATA[14]~83 SRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.713 ns" { CHIP_EMULATOR:inst4|SRAM~366 {} CHIP_EMULATOR:inst4|SRAM~534 {} CHIP_EMULATOR:inst4|SRAM~535 {} CHIP_EMULATOR:inst4|SRAM~538 {} CHIP_EMULATOR:inst4|SRAM~541 {} CHIP_EMULATOR:inst4|DATA[14]~82 {} CHIP_EMULATOR:inst4|DATA[14]~83 {} SRAM_DQ[14] {} } { 0.000ns 0.453ns 0.255ns 0.254ns 0.243ns 0.000ns 0.290ns 2.870ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 5.387ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.405 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IR[7] IO_DECODER:inst10|Equal30~0 SRAM:inst2|process_1~1 SRAM:inst2|SRAM_ADDR[1] CHIP_EMULATOR:inst4|SRAM~832 rtl~16 rtl~16clkctrl CHIP_EMULATOR:inst4|SRAM~366 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.405 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IR[7] {} IO_DECODER:inst10|Equal30~0 {} SRAM:inst2|process_1~1 {} SRAM:inst2|SRAM_ADDR[1] {} CHIP_EMULATOR:inst4|SRAM~832 {} rtl~16 {} rtl~16clkctrl {} CHIP_EMULATOR:inst4|SRAM~366 {} } { 0.000ns 1.091ns 1.034ns 0.520ns 0.711ns 0.804ns 1.037ns 0.251ns 1.788ns 1.307ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.413ns 0.420ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.713 ns" { CHIP_EMULATOR:inst4|SRAM~366 CHIP_EMULATOR:inst4|SRAM~534 CHIP_EMULATOR:inst4|SRAM~535 CHIP_EMULATOR:inst4|SRAM~538 CHIP_EMULATOR:inst4|SRAM~541 CHIP_EMULATOR:inst4|DATA[14]~82 CHIP_EMULATOR:inst4|DATA[14]~83 SRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.713 ns" { CHIP_EMULATOR:inst4|SRAM~366 {} CHIP_EMULATOR:inst4|SRAM~534 {} CHIP_EMULATOR:inst4|SRAM~535 {} CHIP_EMULATOR:inst4|SRAM~538 {} CHIP_EMULATOR:inst4|SRAM~541 {} CHIP_EMULATOR:inst4|DATA[14]~82 {} CHIP_EMULATOR:inst4|DATA[14]~83 {} SRAM_DQ[14] {} } { 0.000ns 0.453ns 0.255ns 0.254ns 0.243ns 0.000ns 0.290ns 2.870ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 5.387ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 648 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 648 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 01:11:48 2020 " "Info: Processing ended: Wed Apr 08 01:11:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
