<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d2/df6/casper__common__add__sub_8vhd" kind="file" language="VHDL">
    <compoundname>casper_common_add_sub.vhd</compoundname>
    <innerclass refid="de/d7e/classcommon__add__sub" prot="public">common_add_sub</innerclass>
    <innerclass refid="d6/d43/classcommon__add__sub_1_1add__sub" prot="private">common_add_sub::add_sub</innerclass>
    <briefdescription>
<para>Common adder/subtracter for signed/unsigned values. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">!</highlight></codeline>
<codeline lineno="2"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/>@</highlight><highlight class="keywordflow">file</highlight></codeline>
<codeline lineno="3"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/>@</highlight><highlight class="vhdlchar">brief</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Common</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">adder</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">subtracter</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">/</highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">values</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">/</highlight></codeline>
<codeline lineno="4"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="5"><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Copyright</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2020</highlight></codeline>
<codeline lineno="6"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ASTRON</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">Netherlands</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Institute</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Radio</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Astronomy</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;</highlight><highlight class="vhdlchar">http</highlight><highlight class="vhdlchar">:</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">www</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">astron</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">nl</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">&gt;</highlight></codeline>
<codeline lineno="7"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">P</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">O</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">Box</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">7990</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">AA</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Dwingeloo</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">The</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Netherlands</highlight></codeline>
<codeline lineno="8"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="9"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Licensed</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">under</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Apache</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">License</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Version</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">.</highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;License&quot;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="10"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">you</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">may</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">not</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">use</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">this</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">file</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">except</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">compliance</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">with</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">License</highlight><highlight class="vhdlchar">.</highlight></codeline>
<codeline lineno="11"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">You</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">may</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">obtain</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">a</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">copy</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">License</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">at</highlight></codeline>
<codeline lineno="12"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="13"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">http</highlight><highlight class="vhdlchar">:</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">www</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">apache</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">org</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">licenses</highlight><highlight class="vhdlchar">/</highlight><highlight class="vhdlchar">LICENSE</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">.</highlight><highlight class="vhdllogic">0</highlight></codeline>
<codeline lineno="14"><highlight class="normal"><sp/></highlight></codeline>
<codeline lineno="15"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">Unless</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">required</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">by</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">applicable</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">law</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">or</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">agreed</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">to</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">writing</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">software</highlight></codeline>
<codeline lineno="16"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">distributed</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">under</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">License</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">is</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">distributed</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">on</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">an</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;AS<sp/>IS&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">BASIS</highlight><highlight class="vhdlchar">,</highlight></codeline>
<codeline lineno="17"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">WITHOUT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">WARRANTIES</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">CONDITIONS</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ANY</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">KIND</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">either</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">express</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">or</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">implied</highlight><highlight class="vhdlchar">.</highlight></codeline>
<codeline lineno="18"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">See</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">License</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">specific</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">language</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">governing</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">permissions</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">and</highlight></codeline>
<codeline lineno="19"><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">limitations</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">under</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">the</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">License</highlight><highlight class="vhdlchar">.</highlight></codeline>
<codeline lineno="20"><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">/</highlight></codeline>
<codeline lineno="21" refid="de/d7e/classcommon__add__sub_1ac1ebcc4faa34f687aecd1f2ffe111199" refkind="member"></codeline>
<codeline lineno="23" refid="de/d7e/classcommon__add__sub_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib,<sp/>common_components_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="d5/de9/classcommon__add__sub__tb__tb_1a7bf27d4b8ad598a8ac46d00ea9dae0bc" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="25"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">common_pkg_lib.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26"></codeline>
<codeline lineno="33"></codeline>
<codeline lineno="37"></codeline>
<codeline lineno="48" refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" refkind="member"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="49" refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="50" refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STRING</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;ADD&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51" refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STRING</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="52" refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="54" refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight></codeline>
<codeline lineno="56" refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57" refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="58" refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59" refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60" refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" kindref="member">sel_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62" refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" kindref="member">result</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65" refid="d6/d43/classcommon__add__sub_1_1add__sub" refkind="compound"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref>;</highlight></codeline>
<codeline lineno="66"></codeline>
<codeline lineno="67" refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" refkind="member"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d6/d43/classcommon__add__sub_1_1add__sub" kindref="compound">add_sub</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="68"></codeline>
<codeline lineno="69" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">CONSTANT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" refkind="member"></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="keywordflow">RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" refkind="member"></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75" refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76"></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78"></codeline>
<codeline lineno="79"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="80"></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;ADD&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;BOTH&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" kindref="member">sel_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">no_input_reg</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="comment"><sp/>--<sp/>wired<sp/>input</highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_input_reg</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="comment"><sp/>--<sp/>register<sp/>input</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>p_reg<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="90"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a6b7f371b64a9884020f168d4fcc672a9" kindref="member">in_add</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97" refid="d6/d43/classcommon__add__sub_1_1add__sub_1a65ce39d468e78ee3a481904623a08cac" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"></codeline>
<codeline lineno="101"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Where<sp/>the<sp/>addition/subtraction<sp/>actually<sp/>occurs.</highlight></codeline>
<codeline lineno="102"><highlight class="comment"><sp/><sp/><sp/><sp/>--Signed<sp/>addition/subtraction.</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_signed</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ADD_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">SUB_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106"><highlight class="comment"><sp/><sp/><sp/><sp/>--Unsigned<sp/>addition/subtraction.</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;UNSIGNED&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ADD_UVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">WHEN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a1f646b27b9be962e0c14a00fe8cd6d6c" kindref="member">sel_add_p</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">ELSE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">SUB_UVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a43178c409cd87880d23a49ee794540cd" kindref="member">in_a_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1a302dd5fcc3b758399c3ccc5764dd6871" kindref="member">in_b_p</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1ae59dfd3a823ffc6a5a884e9d8d26d66d" kindref="member">c_res_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">GENERATE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/>u_output_pipe<sp/>:<sp/></highlight><highlight class="keywordflow">ENTITY</highlight><highlight class="normal"><sp/>common_components_lib.common_pipeline<sp/>--<sp/>pipeline<sp/>output</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_representation<sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref>,</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_pipeline<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref>,</highlight><highlight class="comment"><sp/>--<sp/>0<sp/>for<sp/>wires,<sp/>&gt;0<sp/>for<sp/>register<sp/>stages</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_in_dat_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>result&apos;LENGTH,</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_out_dat_w<sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>result&apos;LENGTH</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clk<sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clken<sp/><sp/><sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref>,</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>in_dat<sp/><sp/>=&gt;<sp/><ref refid="d6/d43/classcommon__add__sub_1_1add__sub_1af3165996b36a03bc8073c76d5f17b656" kindref="member">result_p</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">result&apos;RANGE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>out_dat<sp/>=&gt;<sp/><ref refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" kindref="member">result</ref></highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="124"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>add_sub;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_adder/casper_common_add_sub.vhd"/>
  </compounddef>
</doxygen>
