C:\lscc\radiant\2023.1\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1   -part LIFCL_40  -package CABGA256C  -grade -7    -RWCheckOnRam 0 -maxfan 1000 -infer_widefn 1 -pack_rst_largeram 1 -use_rename_in_edif 0 -pipe -infer_seqShift  -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synlog\report\Lattice_Project_1_impl_1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  main  -implementation  impl_1  -flow mapping  -mp  4  -prjfile  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\scratchproject.prs  -multisrs  -ovm  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1.vm   -freq 200.000   -tcl  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1_cpe.ldc  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synwork\Lattice_Project_1_impl_1_prem.srd  -devicelib  C:\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v  -devicelib  C:\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\syntmp\Lattice_Project_1_impl_1.plg  -osyn  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1.srm  -prjdir  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\  -prjname  proj_1  -log  C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\synlog\Lattice_Project_1_impl_1_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\lscc\radiant\2023.1\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl_1 -part LIFCL_40 -package CABGA256C -grade -7 -RWCheckOnRam 0 -maxfan 1000 -infer_widefn 1 -pack_rst_largeram 1 -use_rename_in_edif 0 -pipe -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Lattice_Project_1_impl_1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module main -implementation impl_1 -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\Lattice_Project_1_impl_1.vm -freq 200.000 -tcl ..\Lattice_Project_1_impl_1_cpe.ldc ..\synwork\Lattice_Project_1_impl_1_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v -ologparam Lattice_Project_1_impl_1.plg -osyn ..\Lattice_Project_1_impl_1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Lattice_Project_1_impl_1_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:38
file:..\scratchproject.prs|io:o|time:1696227257|size:4430|exec:0|csum:
file:..\lattice_project_1_impl_1.vm|io:o|time:1696227373|size:92366|exec:0|csum:
file:..\lattice_project_1_impl_1_cpe.ldc|io:i|time:1696227255|size:12448|exec:0|csum:6E8DE3D63C15A9988ADDF331E0A73AA2
file:..\synwork\lattice_project_1_impl_1_prem.srd|io:i|time:1696227334|size:1358802|exec:0|csum:6233E294D2B1D786BB67BDA30C707B61
file:..\..\..\..\..\..\..\..\..\lscc\radiant\2023.1\synpbase\lib\lucent\lifcl.v|io:i|time:1686793695|size:1234342|exec:0|csum:C15E719ACBAA5F83EC7C17236C261D98
file:..\..\..\..\..\..\..\..\..\lscc\radiant\2023.1\synpbase\lib\lucent\pmi_def.v|io:i|time:1685564445|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:lattice_project_1_impl_1.plg|io:o|time:1696227375|size:692|exec:0|csum:
file:..\lattice_project_1_impl_1.srm|io:o|time:1696227372|size:10634|exec:0|csum:
file:..\synlog\lattice_project_1_impl_1_fpga_mapper.srr|io:o|time:1696227375|size:35477|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\radiant\2023.1\synpbase\bin64\m_gen_lattice.exe|io:i|time:1686596709|size:46098432|exec:1|csum:8B99E43034C1FA03D057C6F717D14511
