--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml vga_driver.twx vga_driver.ncd -o vga_driver.twr
vga_driver.pcf -ucf vga_driver.ucf

Design file:              vga_driver.ncd
Physical constraint file: vga_driver.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    6.782(R)|   -1.025(R)|CLK_BUFGP         |   0.000|
SW0         |    5.095(R)|   -0.174(R)|CLK_BUFGP         |   0.000|
SW1         |    3.013(R)|   -0.583(R)|CLK_BUFGP         |   0.000|
SW2         |    4.874(R)|    0.505(R)|CLK_BUFGP         |   0.000|
SW3         |    2.809(R)|   -0.534(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Bout<0>     |    8.098(R)|CLK_BUFGP         |   0.000|
Bout<1>     |    7.814(R)|CLK_BUFGP         |   0.000|
Bout<2>     |    8.363(R)|CLK_BUFGP         |   0.000|
Bout<3>     |    7.786(R)|CLK_BUFGP         |   0.000|
Bout<4>     |    8.490(R)|CLK_BUFGP         |   0.000|
Bout<5>     |    8.030(R)|CLK_BUFGP         |   0.000|
Bout<6>     |    8.732(R)|CLK_BUFGP         |   0.000|
Bout<7>     |    8.828(R)|CLK_BUFGP         |   0.000|
DAC_CLK     |    6.990(R)|CLK_BUFGP         |   0.000|
Gout<0>     |    7.350(R)|CLK_BUFGP         |   0.000|
Gout<1>     |    7.350(R)|CLK_BUFGP         |   0.000|
Gout<2>     |    7.662(R)|CLK_BUFGP         |   0.000|
Gout<3>     |    7.346(R)|CLK_BUFGP         |   0.000|
Gout<4>     |    7.369(R)|CLK_BUFGP         |   0.000|
Gout<5>     |    7.243(R)|CLK_BUFGP         |   0.000|
Gout<6>     |    7.611(R)|CLK_BUFGP         |   0.000|
Gout<7>     |    8.074(R)|CLK_BUFGP         |   0.000|
HSYNC       |    5.604(R)|CLK_BUFGP         |   0.000|
Rout<0>     |    8.003(R)|CLK_BUFGP         |   0.000|
Rout<1>     |    7.782(R)|CLK_BUFGP         |   0.000|
Rout<2>     |    7.999(R)|CLK_BUFGP         |   0.000|
Rout<3>     |    8.239(R)|CLK_BUFGP         |   0.000|
Rout<4>     |    9.427(R)|CLK_BUFGP         |   0.000|
Rout<5>     |    8.236(R)|CLK_BUFGP         |   0.000|
Rout<6>     |    9.910(R)|CLK_BUFGP         |   0.000|
Rout<7>     |    8.485(R)|CLK_BUFGP         |   0.000|
VSYNC       |    5.604(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.026|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 25 08:58:06 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



