Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Jairo\Desktop\TallerEmbebidos\taller.qsys --block-symbol-file --output-directory=C:\Users\Jairo\Desktop\TallerEmbebidos\taller --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TallerEmbebidos/taller.qsys
Progress: Reading input file
Progress: Adding BUTTON1 [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTON1
Progress: Adding BUTTON2 [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTON2
Progress: Adding BUTTON3 [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTON3
Progress: Adding CLOCK [clock_source 18.0]
Progress: Parameterizing module CLOCK
Progress: Adding CPU [altera_nios2_gen2 18.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG
Progress: Adding LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding SEG1 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG1
Progress: Adding SEG2 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG2
Progress: Adding SEG3 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG3
Progress: Adding SEG4 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG4
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: taller.BUTTON1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: taller.BUTTON2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: taller.BUTTON3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: taller.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: taller.TIMER: TIMER.external_port must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Jairo\Desktop\TallerEmbebidos\taller.qsys --synthesis=VERILOG --output-directory=C:\Users\Jairo\Desktop\TallerEmbebidos\taller\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TallerEmbebidos/taller.qsys
Progress: Reading input file
Progress: Adding BUTTON1 [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTON1
Progress: Adding BUTTON2 [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTON2
Progress: Adding BUTTON3 [altera_avalon_pio 18.0]
Progress: Parameterizing module BUTTON3
Progress: Adding CLOCK [clock_source 18.0]
Progress: Parameterizing module CLOCK
Progress: Adding CPU [altera_nios2_gen2 18.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG
Progress: Adding LEDS [altera_avalon_pio 18.0]
Progress: Parameterizing module LEDS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Adding SEG1 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG1
Progress: Adding SEG2 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG2
Progress: Adding SEG3 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG3
Progress: Adding SEG4 [altera_avalon_pio 18.0]
Progress: Parameterizing module SEG4
Progress: Adding TIMER [altera_avalon_timer 18.0]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_uart 18.0]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: taller.BUTTON1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: taller.BUTTON2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: taller.BUTTON3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: taller.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: taller.TIMER: TIMER.external_port must be exported, or connected to a matching conduit.
Info: taller: Generating taller "taller" for QUARTUS_SYNTH
Info: BUTTON1: Starting RTL generation for module 'taller_BUTTON1'
Info: BUTTON1:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=taller_BUTTON1 --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0002_BUTTON1_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0002_BUTTON1_gen//taller_BUTTON1_component_configuration.pl  --do_build_sim=0  ]
Info: BUTTON1: Done RTL generation for module 'taller_BUTTON1'
Info: BUTTON1: "taller" instantiated altera_avalon_pio "BUTTON1"
Info: CPU: "taller" instantiated altera_nios2_gen2 "CPU"
Info: JTAG: Starting RTL generation for module 'taller_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=taller_JTAG --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0003_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0003_JTAG_gen//taller_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'taller_JTAG'
Info: JTAG: "taller" instantiated altera_avalon_jtag_uart "JTAG"
Info: LEDS: Starting RTL generation for module 'taller_LEDS'
Info: LEDS:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=taller_LEDS --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0004_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0004_LEDS_gen//taller_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'taller_LEDS'
Info: LEDS: "taller" instantiated altera_avalon_pio "LEDS"
Info: RAM: Starting RTL generation for module 'taller_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=taller_RAM --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0005_RAM_gen//taller_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'taller_RAM'
Info: RAM: "taller" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SEG1: Starting RTL generation for module 'taller_SEG1'
Info: SEG1:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=taller_SEG1 --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0006_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0006_SEG1_gen//taller_SEG1_component_configuration.pl  --do_build_sim=0  ]
Info: SEG1: Done RTL generation for module 'taller_SEG1'
Info: SEG1: "taller" instantiated altera_avalon_pio "SEG1"
Info: SEG2: Starting RTL generation for module 'taller_SEG2'
Info: SEG2:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=taller_SEG2 --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0007_SEG2_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0007_SEG2_gen//taller_SEG2_component_configuration.pl  --do_build_sim=0  ]
Info: SEG2: Done RTL generation for module 'taller_SEG2'
Info: SEG2: "taller" instantiated altera_avalon_pio "SEG2"
Info: TIMER: Starting RTL generation for module 'taller_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=taller_TIMER --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0008_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0008_TIMER_gen//taller_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'taller_TIMER'
Info: TIMER: "taller" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'taller_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=taller_UART --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0009_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0009_UART_gen//taller_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'taller_UART'
Info: UART: "taller" instantiated altera_avalon_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "taller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "taller" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "taller" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'taller_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=taller_CPU_cpu --dir=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Jairo/AppData/Local/Temp/alt8019_8719367723226597512.dir/0012_cpu_gen//taller_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.05.02 21:59:31 (*) Starting Nios II generation
Info: cpu: # 2019.05.02 21:59:31 (*)   Checking for plaintext license.
Info: cpu: # 2019.05.02 21:59:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2019.05.02 21:59:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.05.02 21:59:33 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.05.02 21:59:33 (*)   Plaintext license not found.
Info: cpu: # 2019.05.02 21:59:33 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.05.02 21:59:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.05.02 21:59:33 (*)   Creating all objects for CPU
Info: cpu: # 2019.05.02 21:59:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.05.02 21:59:35 (*)   Creating plain-text RTL
Info: cpu: # 2019.05.02 21:59:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'taller_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Jairo/Desktop/TallerEmbebidos/taller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Jairo/Desktop/TallerEmbebidos/taller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Jairo/Desktop/TallerEmbebidos/taller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: taller: Done "taller" with 32 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
