INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/agustinsilva447/Vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_crazyFunction_top glbl -prj crazyFunction.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s crazyFunction 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fmug8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_fmug8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crazyFunction_top
INFO: [VRFC 10-2458] undeclared symbol bramx_Rst_A, assumed default net type wire [/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.autotb.v:238]
INFO: [VRFC 10-2458] undeclared symbol bramx_Rst_B, assumed default net type wire [/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.autotb.v:245]
INFO: [VRFC 10-2458] undeclared symbol bramres_Rst_A, assumed default net type wire [/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.autotb.v:284]
INFO: [VRFC 10-2458] undeclared symbol bramres_Rst_B, assumed default net type wire [/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.autotb.v:291]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/scaled_fixed2ieee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scaled_fixed2ieee
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_mulncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_mulncg_DSP48_1
INFO: [VRFC 10-311] analyzing module crazyFunction_mulncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/AESL_autobram_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_secdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_secdEe_rom
INFO: [VRFC 10-311] analyzing module crazyFunction_secdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_muxkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_muxkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fsqhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_fsqhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_seceOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_seceOg_rom
INFO: [VRFC 10-311] analyzing module crazyFunction_seceOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_seccud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_seccud_rom
INFO: [VRFC 10-311] analyzing module crazyFunction_seccud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fexibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_fexibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_muxlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_muxlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/AESL_autobram_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_muljbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_muljbC_MulnS_0
INFO: [VRFC 10-311] analyzing module crazyFunction_muljbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_refbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_refbkb_rom
INFO: [VRFC 10-311] analyzing module crazyFunction_refbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_fadfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_fadfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/crazyFunction_mulmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crazyFunction_mulmb6_DSP48_0
INFO: [VRFC 10-311] analyzing module crazyFunction_mulmb6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fsqrt_10_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crazyFunction_ap_fsqrt_10_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fexp_7_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crazyFunction_ap_fexp_7_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crazyFunction_ap_fadd_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/sim/verilog/ip/xil_defaultlib/crazyFunction_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crazyFunction_ap_fmul_2_max_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/crazyFunction_ap_fadd_3_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/crazyFunction_ap_fmul_2_max_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/crazyFunction_ap_fsqrt_10_no_dsp_32.vhd:196]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/crazyFunction_ap_fexp_7_full_dsp_32.vhd:196]
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
