// Seed: 2545499624
module module_0 #(
    parameter id_6 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[-1 : 'h0]
);
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  _id_6 :
  assert property (@(posedge -1) -1) begin : LABEL_0
    $unsigned(29);
    ;
  end
  assign id_3 = id_6;
  tri [id_6 : 1] id_7 = id_6, id_8 = -1, id_9 = 1;
  wire id_10 = id_10;
  logic [-1  -  (  -1  ) : 1 'd0] id_11;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd69
) (
    output wor   id_0
    , id_7,
    input  wand  id_1,
    input  wire  _id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wand  id_5
);
  assign id_7 = id_7;
  always id_7[1] <= {-1'h0};
  logic id_8;
  uwire id_9;
  wire id_10, id_11, id_12;
  wire id_13;
  logic [7:0] id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_15
  );
  assign id_15[id_2] = -1;
  wire id_16;
  ;
  assign id_9 = -1'b0;
endmodule
