
         Lattice Mapping Report File for Design Module 'topconvbcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     bcd00_bcd00.ngd -o bcd00_bcd00_map.ncd -pr bcd00_bcd00.prf -mp
     bcd00_bcd00.mrp -lpf G:/bcd01/bcd00/bcd00_bcd00_synplify.lpf -lpf
     G:/bcd01/bcd00.lpf -c 0 -gui -msgset G:/bcd01/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.2.115
Mapped on:  06/14/18  22:29:42

Design Summary
--------------

   Number of registers:    163 out of  7209 (2%)
      PFU registers:          154 out of  6864 (2%)
      PIO registers:            9 out of   345 (3%)
   Number of SLICEs:       133 out of  3432 (4%)
      SLICEs as Logic/ROM:    133 out of  3432 (4%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        257 out of  6864 (4%)
      Number used as logic LUTs:        235
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 62 + 4(JTAG) out of 115 (57%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net sclk0_0: 75 loads, 74 rising, 1 falling (Driver: U14/outd )
     Net U00.sclk_0_0: 27 loads, 27 rising, 0 falling (Driver: U00/UD00/OSCInst0
     )
   Number of Clock Enables:  9

                                    Page 1




Design:  topconvbcd00                                  Date:  06/14/18  22:29:42

Design Summary (cont)
---------------------
     Net sFlagInst_in: 4 loads, 4 LSLICEs
     Net U02.ACLpA_0_sqmuxa: 8 loads, 0 LSLICEs
     Net U08/outsust_0_sqmuxa: 6 loads, 6 LSLICEs
     Net U06/aux_RNI8N3V1: 4 loads, 4 LSLICEs
     Net G_6: 4 loads, 4 LSLICEs
     Net U10/aux_RNI34902: 6 loads, 6 LSLICEs
     Net U09/N_41: 7 loads, 7 LSLICEs
     Net U09/un2_codopca_2_0_a2: 6 loads, 6 LSLICEs
     Net U07/aux_0_sqmuxa: 6 loads, 6 LSLICEs
   Number of local set/reset loads for net U15/outbcdmux12 merged into GSR:  7
   Number of LSRs:  12
     Net outcodeport_c[1]: 2 loads, 2 LSLICEs
     Net outcodeport_c[0]: 2 loads, 2 LSLICEs
     Net outcodeport_c[2]: 7 loads, 7 LSLICEs
     Net U06/aux: 1 loads, 1 LSLICEs
     Net G_10: 2 loads, 2 LSLICEs
     Net U10/aux: 1 loads, 1 LSLICEs
     Net U07.outFlagac12c: 1 loads, 1 LSLICEs
     Net U09/aux: 1 loads, 1 LSLICEs
     Net U03/un2_resetpc: 2 loads, 2 LSLICEs
     Net enable0_c: 3 loads, 3 LSLICEs
     Net U00/UD01/un1_sdiv69_RNI28M5: 11 loads, 11 LSLICEs
     Net reset1_c: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net soutFlagpc_c: 36 loads
     Net outcodeport_c[0]: 20 loads
     Net outcodeport_c[1]: 15 loads
     Net G_6: 14 loads
     Net outcodeport_c[2]: 14 loads
     Net U08.outAC12bitsu_cl[11]: 13 loads
     Net U09.outBuf12ca_cl[11]: 13 loads
     Net U15/outr_ret: 13 loads
     Net U15/outr_ret_2: 13 loads
     Net outport120_c[0]: 12 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'U15/outbcdmux12' to infer global GSR
     net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topconvbcd00                                  Date:  06/14/18  22:29:42

IO (PIO) Attributes (cont)
--------------------------
| sFlagInst           | BIDIR     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outDisplay[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outTransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outTransist0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outTransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outTransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport8a0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  topconvbcd00                                  Date:  06/14/18  22:29:42

IO (PIO) Attributes (cont)
--------------------------
| outport120[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outport120[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inport8a0[7]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[6]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[5]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[4]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[3]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[2]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[1]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| inport8a0[0]        | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| outcodeport[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcodeport[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcodeport[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcodeport[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outpcport[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outpcport[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outpcport[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outpcport[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soutFlagIt          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soutFlagrom         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sFlag12B            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sFlag12out          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sFlag8out           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soutFlagpc          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  topconvbcd00                                  Date:  06/14/18  22:29:42

IO (PIO) Attributes (cont)
--------------------------
| reset1              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enable0             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sclk0               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block U00/GND undriven or does not drive anything - clipped.
Block U00/VCC undriven or does not drive anything - clipped.
Block U00/UD00/VCC undriven or does not drive anything - clipped.
Block U00/UD01/VCC undriven or does not drive anything - clipped.
Block U03/VCC undriven or does not drive anything - clipped.
Block U03/GND undriven or does not drive anything - clipped.
Block U04/GND undriven or does not drive anything - clipped.
Block U04/VCC undriven or does not drive anything - clipped.
Block U05/GND undriven or does not drive anything - clipped.
Block U05/VCC undriven or does not drive anything - clipped.
Block U07/VCC undriven or does not drive anything - clipped.
Block U07/GND undriven or does not drive anything - clipped.
Block U09/VCC undriven or does not drive anything - clipped.
Block U09/GND undriven or does not drive anything - clipped.
Block U10/VCC undriven or does not drive anything - clipped.
Block U10/GND undriven or does not drive anything - clipped.
Block U11/VCC undriven or does not drive anything - clipped.
Block U11/GND undriven or does not drive anything - clipped.
Block U13/VCC undriven or does not drive anything - clipped.
Block U13/GND undriven or does not drive anything - clipped.
Block U14/VCC undriven or does not drive anything - clipped.
Block U14/GND undriven or does not drive anything - clipped.
Block U15/GND undriven or does not drive anything - clipped.
Block U15/VCC undriven or does not drive anything - clipped.
Block U06/VCC undriven or does not drive anything - clipped.
Block U06/GND undriven or does not drive anything - clipped.
Block U02/VCC undriven or does not drive anything - clipped.
Block U02/GND undriven or does not drive anything - clipped.
Block U01/GND undriven or does not drive anything - clipped.
Block U01/VCC undriven or does not drive anything - clipped.
Block U08/GND undriven or does not drive anything - clipped.
Block U08/VCC undriven or does not drive anything - clipped.
Signal enable0_c_i was merged into signal enable0_c
Signal reset1_c_i was merged into signal reset1_c
Signal U01/CN was merged into signal sclk0_0
Signal outFlagsu_tri_enable_i was merged into signal outFlagsu_tri_enable
Signal U00/UD00/GND undriven or does not drive anything - clipped.
Signal U00/UD01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

                                    Page 5




Design:  topconvbcd00                                  Date:  06/14/18  22:29:42

Removed logic (cont)
--------------------
Signal U00/UD00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal U00/UD01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal U00/UD01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal U00/UD01/N_1 undriven or does not drive anything - clipped.
Block enable0_pad_RNIB6SA was optimized away.
Block reset1_pad_RNI8IQ9 was optimized away.
Block U01/outAC8init_cl_7_.CN was optimized away.
Block U08/outFlagsu_tri_enable_RNIP51C was optimized away.
Block U00/UD00/GND was optimized away.
Block U00/UD01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                U00/UD00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     U00.sclk_0_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: U00/UD00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'U15/outbcdmux12' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'U15/outbcdmux12'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 3 secs  

                                    Page 6




Design:  topconvbcd00                                  Date:  06/14/18  22:29:42

Run Time and Memory Usage (cont)
--------------------------------
   Peak Memory Usage: 60 MB
        























































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
