# Phase 3 Word-Level Stochastic Write Modeling Test Configuration  
# 32-bit word test to validate Phase 3 scales with different word widths
# Alternating pattern but 32-bit instead of 64-bit

-DesignTarget: RAM

-ProcessNode: 90

-Capacity (MB): 8
-WordWidth (bit): 32

-DeviceRoadmap: LOP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: LocalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: non-H-tree
-InternalSensing: false

-MemoryCellInputFile: sample_PCRAM_stochastic.cell

-Temperature (K): 340

-Optimization: latency

-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 4x2, 1x1
-ForceMat (Total AxB, Active CxD): 1x2, 1x2
-ForceMuxSenseAmp: 4
-ForceMuxOutputLev1: 4
-ForceMuxOutputLev2: 1

# NEW: Phase 3 Write Pattern Specification  
-WritePatternType: specific
-CurrentData: 0x55555555
-TargetData: 0xAAAAAAAA

# Expected Results:
# - Current:  0101... (16 ones, 16 zeros)
# - Target:   1010... (16 ones, 16 zeros) 
# - Analysis: All 32 bits transition (16 SET: 0→1, 16 RESET: 1→0)
# - Expected: Mixed timing with both SET (slow) and RESET (moderate) operations
# - Should show similar relative timing to 64-bit version