Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ARM_Control
Compiling module xil_defaultlib.ID_Mux
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.Shift_Left
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.IC
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
