!Device
manufacturer: Canaan Inc.
part_number: K210
architecture: ARM Cortex-M
bit_width: 64
modules:
- !Module
  name: CLINT
  description: Core Local Interruptor
  base_addr: 0x2000000
  size: 0xc000
  registers:
  - !Register
    name: mtime
    addr: 0x200bff8
    size_bits: 64
    description: Timer register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msip[0]
    addr: 0x2000000
    size_bits: 64
    description: Hart software interrupt register
  - !Register
    name: mtimecmp[0]
    addr: 0x2004000
    size_bits: 64
    description: Hart time comparator register
  - !Register
    name: mtimecmp[1]
    addr: 0x2004008
    size_bits: 64
    description: Hart time comparator register
- !Module
  name: PLIC
  description: Platform-Level Interrupt Controller
  base_addr: 0xc000000
  size: 0x204004
  registers:
  - !Register
    name: priority[0]
    addr: 0xc000000
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[2]
    addr: 0xc000008
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[4]
    addr: 0xc000010
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[6]
    addr: 0xc000018
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[8]
    addr: 0xc000020
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[10]
    addr: 0xc000028
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[12]
    addr: 0xc000030
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[14]
    addr: 0xc000038
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[16]
    addr: 0xc000040
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[18]
    addr: 0xc000048
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[20]
    addr: 0xc000050
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[22]
    addr: 0xc000058
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[24]
    addr: 0xc000060
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[26]
    addr: 0xc000068
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[28]
    addr: 0xc000070
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[30]
    addr: 0xc000078
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[32]
    addr: 0xc000080
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[34]
    addr: 0xc000088
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[36]
    addr: 0xc000090
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[38]
    addr: 0xc000098
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[40]
    addr: 0xc0000a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[42]
    addr: 0xc0000a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[44]
    addr: 0xc0000b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[46]
    addr: 0xc0000b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[48]
    addr: 0xc0000c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[50]
    addr: 0xc0000c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[52]
    addr: 0xc0000d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[54]
    addr: 0xc0000d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[56]
    addr: 0xc0000e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[58]
    addr: 0xc0000e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[60]
    addr: 0xc0000f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[62]
    addr: 0xc0000f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[64]
    addr: 0xc000100
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[66]
    addr: 0xc000108
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[68]
    addr: 0xc000110
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[70]
    addr: 0xc000118
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[72]
    addr: 0xc000120
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[74]
    addr: 0xc000128
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[76]
    addr: 0xc000130
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[78]
    addr: 0xc000138
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[80]
    addr: 0xc000140
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[82]
    addr: 0xc000148
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[84]
    addr: 0xc000150
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[86]
    addr: 0xc000158
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[88]
    addr: 0xc000160
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[90]
    addr: 0xc000168
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[92]
    addr: 0xc000170
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[94]
    addr: 0xc000178
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[96]
    addr: 0xc000180
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[98]
    addr: 0xc000188
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[100]
    addr: 0xc000190
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[102]
    addr: 0xc000198
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[104]
    addr: 0xc0001a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[106]
    addr: 0xc0001a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[108]
    addr: 0xc0001b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[110]
    addr: 0xc0001b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[112]
    addr: 0xc0001c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[114]
    addr: 0xc0001c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[116]
    addr: 0xc0001d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[118]
    addr: 0xc0001d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[120]
    addr: 0xc0001e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[122]
    addr: 0xc0001e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[124]
    addr: 0xc0001f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[126]
    addr: 0xc0001f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[128]
    addr: 0xc000200
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[130]
    addr: 0xc000208
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[132]
    addr: 0xc000210
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[134]
    addr: 0xc000218
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[136]
    addr: 0xc000220
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[138]
    addr: 0xc000228
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[140]
    addr: 0xc000230
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[142]
    addr: 0xc000238
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[144]
    addr: 0xc000240
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[146]
    addr: 0xc000248
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[148]
    addr: 0xc000250
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[150]
    addr: 0xc000258
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[152]
    addr: 0xc000260
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[154]
    addr: 0xc000268
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[156]
    addr: 0xc000270
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[158]
    addr: 0xc000278
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[160]
    addr: 0xc000280
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[162]
    addr: 0xc000288
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[164]
    addr: 0xc000290
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[166]
    addr: 0xc000298
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[168]
    addr: 0xc0002a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[170]
    addr: 0xc0002a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[172]
    addr: 0xc0002b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[174]
    addr: 0xc0002b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[176]
    addr: 0xc0002c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[178]
    addr: 0xc0002c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[180]
    addr: 0xc0002d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[182]
    addr: 0xc0002d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[184]
    addr: 0xc0002e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[186]
    addr: 0xc0002e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[188]
    addr: 0xc0002f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[190]
    addr: 0xc0002f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[192]
    addr: 0xc000300
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[194]
    addr: 0xc000308
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[196]
    addr: 0xc000310
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[198]
    addr: 0xc000318
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[200]
    addr: 0xc000320
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[202]
    addr: 0xc000328
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[204]
    addr: 0xc000330
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[206]
    addr: 0xc000338
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[208]
    addr: 0xc000340
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[210]
    addr: 0xc000348
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[212]
    addr: 0xc000350
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[214]
    addr: 0xc000358
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[216]
    addr: 0xc000360
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[218]
    addr: 0xc000368
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[220]
    addr: 0xc000370
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[222]
    addr: 0xc000378
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[224]
    addr: 0xc000380
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[226]
    addr: 0xc000388
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[228]
    addr: 0xc000390
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[230]
    addr: 0xc000398
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[232]
    addr: 0xc0003a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[234]
    addr: 0xc0003a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[236]
    addr: 0xc0003b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[238]
    addr: 0xc0003b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[240]
    addr: 0xc0003c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[242]
    addr: 0xc0003c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[244]
    addr: 0xc0003d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[246]
    addr: 0xc0003d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[248]
    addr: 0xc0003e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[250]
    addr: 0xc0003e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[252]
    addr: 0xc0003f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[254]
    addr: 0xc0003f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[256]
    addr: 0xc000400
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[258]
    addr: 0xc000408
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[260]
    addr: 0xc000410
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[262]
    addr: 0xc000418
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[264]
    addr: 0xc000420
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[266]
    addr: 0xc000428
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[268]
    addr: 0xc000430
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[270]
    addr: 0xc000438
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[272]
    addr: 0xc000440
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[274]
    addr: 0xc000448
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[276]
    addr: 0xc000450
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[278]
    addr: 0xc000458
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[280]
    addr: 0xc000460
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[282]
    addr: 0xc000468
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[284]
    addr: 0xc000470
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[286]
    addr: 0xc000478
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[288]
    addr: 0xc000480
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[290]
    addr: 0xc000488
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[292]
    addr: 0xc000490
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[294]
    addr: 0xc000498
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[296]
    addr: 0xc0004a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[298]
    addr: 0xc0004a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[300]
    addr: 0xc0004b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[302]
    addr: 0xc0004b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[304]
    addr: 0xc0004c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[306]
    addr: 0xc0004c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[308]
    addr: 0xc0004d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[310]
    addr: 0xc0004d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[312]
    addr: 0xc0004e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[314]
    addr: 0xc0004e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[316]
    addr: 0xc0004f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[318]
    addr: 0xc0004f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[320]
    addr: 0xc000500
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[322]
    addr: 0xc000508
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[324]
    addr: 0xc000510
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[326]
    addr: 0xc000518
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[328]
    addr: 0xc000520
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[330]
    addr: 0xc000528
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[332]
    addr: 0xc000530
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[334]
    addr: 0xc000538
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[336]
    addr: 0xc000540
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[338]
    addr: 0xc000548
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[340]
    addr: 0xc000550
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[342]
    addr: 0xc000558
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[344]
    addr: 0xc000560
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[346]
    addr: 0xc000568
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[348]
    addr: 0xc000570
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[350]
    addr: 0xc000578
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[352]
    addr: 0xc000580
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[354]
    addr: 0xc000588
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[356]
    addr: 0xc000590
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[358]
    addr: 0xc000598
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[360]
    addr: 0xc0005a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[362]
    addr: 0xc0005a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[364]
    addr: 0xc0005b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[366]
    addr: 0xc0005b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[368]
    addr: 0xc0005c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[370]
    addr: 0xc0005c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[372]
    addr: 0xc0005d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[374]
    addr: 0xc0005d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[376]
    addr: 0xc0005e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[378]
    addr: 0xc0005e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[380]
    addr: 0xc0005f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[382]
    addr: 0xc0005f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[384]
    addr: 0xc000600
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[386]
    addr: 0xc000608
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[388]
    addr: 0xc000610
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[390]
    addr: 0xc000618
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[392]
    addr: 0xc000620
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[394]
    addr: 0xc000628
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[396]
    addr: 0xc000630
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[398]
    addr: 0xc000638
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[400]
    addr: 0xc000640
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[402]
    addr: 0xc000648
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[404]
    addr: 0xc000650
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[406]
    addr: 0xc000658
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[408]
    addr: 0xc000660
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[410]
    addr: 0xc000668
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[412]
    addr: 0xc000670
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[414]
    addr: 0xc000678
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[416]
    addr: 0xc000680
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[418]
    addr: 0xc000688
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[420]
    addr: 0xc000690
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[422]
    addr: 0xc000698
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[424]
    addr: 0xc0006a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[426]
    addr: 0xc0006a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[428]
    addr: 0xc0006b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[430]
    addr: 0xc0006b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[432]
    addr: 0xc0006c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[434]
    addr: 0xc0006c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[436]
    addr: 0xc0006d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[438]
    addr: 0xc0006d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[440]
    addr: 0xc0006e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[442]
    addr: 0xc0006e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[444]
    addr: 0xc0006f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[446]
    addr: 0xc0006f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[448]
    addr: 0xc000700
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[450]
    addr: 0xc000708
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[452]
    addr: 0xc000710
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[454]
    addr: 0xc000718
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[456]
    addr: 0xc000720
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[458]
    addr: 0xc000728
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[460]
    addr: 0xc000730
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[462]
    addr: 0xc000738
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[464]
    addr: 0xc000740
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[466]
    addr: 0xc000748
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[468]
    addr: 0xc000750
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[470]
    addr: 0xc000758
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[472]
    addr: 0xc000760
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[474]
    addr: 0xc000768
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[476]
    addr: 0xc000770
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[478]
    addr: 0xc000778
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[480]
    addr: 0xc000780
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[482]
    addr: 0xc000788
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[484]
    addr: 0xc000790
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[486]
    addr: 0xc000798
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[488]
    addr: 0xc0007a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[490]
    addr: 0xc0007a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[492]
    addr: 0xc0007b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[494]
    addr: 0xc0007b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[496]
    addr: 0xc0007c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[498]
    addr: 0xc0007c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[500]
    addr: 0xc0007d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[502]
    addr: 0xc0007d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[504]
    addr: 0xc0007e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[506]
    addr: 0xc0007e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[508]
    addr: 0xc0007f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[510]
    addr: 0xc0007f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[512]
    addr: 0xc000800
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[514]
    addr: 0xc000808
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[516]
    addr: 0xc000810
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[518]
    addr: 0xc000818
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[520]
    addr: 0xc000820
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[522]
    addr: 0xc000828
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[524]
    addr: 0xc000830
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[526]
    addr: 0xc000838
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[528]
    addr: 0xc000840
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[530]
    addr: 0xc000848
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[532]
    addr: 0xc000850
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[534]
    addr: 0xc000858
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[536]
    addr: 0xc000860
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[538]
    addr: 0xc000868
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[540]
    addr: 0xc000870
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[542]
    addr: 0xc000878
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[544]
    addr: 0xc000880
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[546]
    addr: 0xc000888
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[548]
    addr: 0xc000890
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[550]
    addr: 0xc000898
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[552]
    addr: 0xc0008a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[554]
    addr: 0xc0008a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[556]
    addr: 0xc0008b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[558]
    addr: 0xc0008b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[560]
    addr: 0xc0008c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[562]
    addr: 0xc0008c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[564]
    addr: 0xc0008d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[566]
    addr: 0xc0008d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[568]
    addr: 0xc0008e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[570]
    addr: 0xc0008e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[572]
    addr: 0xc0008f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[574]
    addr: 0xc0008f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[576]
    addr: 0xc000900
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[578]
    addr: 0xc000908
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[580]
    addr: 0xc000910
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[582]
    addr: 0xc000918
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[584]
    addr: 0xc000920
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[586]
    addr: 0xc000928
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[588]
    addr: 0xc000930
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[590]
    addr: 0xc000938
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[592]
    addr: 0xc000940
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[594]
    addr: 0xc000948
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[596]
    addr: 0xc000950
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[598]
    addr: 0xc000958
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[600]
    addr: 0xc000960
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[602]
    addr: 0xc000968
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[604]
    addr: 0xc000970
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[606]
    addr: 0xc000978
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[608]
    addr: 0xc000980
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[610]
    addr: 0xc000988
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[612]
    addr: 0xc000990
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[614]
    addr: 0xc000998
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[616]
    addr: 0xc0009a0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[618]
    addr: 0xc0009a8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[620]
    addr: 0xc0009b0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[622]
    addr: 0xc0009b8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[624]
    addr: 0xc0009c0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[626]
    addr: 0xc0009c8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[628]
    addr: 0xc0009d0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[630]
    addr: 0xc0009d8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[632]
    addr: 0xc0009e0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[634]
    addr: 0xc0009e8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[636]
    addr: 0xc0009f0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[638]
    addr: 0xc0009f8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[640]
    addr: 0xc000a00
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[642]
    addr: 0xc000a08
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[644]
    addr: 0xc000a10
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[646]
    addr: 0xc000a18
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[648]
    addr: 0xc000a20
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[650]
    addr: 0xc000a28
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[652]
    addr: 0xc000a30
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[654]
    addr: 0xc000a38
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[656]
    addr: 0xc000a40
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[658]
    addr: 0xc000a48
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[660]
    addr: 0xc000a50
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[662]
    addr: 0xc000a58
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[664]
    addr: 0xc000a60
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[666]
    addr: 0xc000a68
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[668]
    addr: 0xc000a70
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[670]
    addr: 0xc000a78
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[672]
    addr: 0xc000a80
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[674]
    addr: 0xc000a88
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[676]
    addr: 0xc000a90
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[678]
    addr: 0xc000a98
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[680]
    addr: 0xc000aa0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[682]
    addr: 0xc000aa8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[684]
    addr: 0xc000ab0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[686]
    addr: 0xc000ab8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[688]
    addr: 0xc000ac0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[690]
    addr: 0xc000ac8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[692]
    addr: 0xc000ad0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[694]
    addr: 0xc000ad8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[696]
    addr: 0xc000ae0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[698]
    addr: 0xc000ae8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[700]
    addr: 0xc000af0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[702]
    addr: 0xc000af8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[704]
    addr: 0xc000b00
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[706]
    addr: 0xc000b08
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[708]
    addr: 0xc000b10
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[710]
    addr: 0xc000b18
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[712]
    addr: 0xc000b20
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[714]
    addr: 0xc000b28
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[716]
    addr: 0xc000b30
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[718]
    addr: 0xc000b38
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[720]
    addr: 0xc000b40
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[722]
    addr: 0xc000b48
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[724]
    addr: 0xc000b50
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[726]
    addr: 0xc000b58
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[728]
    addr: 0xc000b60
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[730]
    addr: 0xc000b68
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[732]
    addr: 0xc000b70
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[734]
    addr: 0xc000b78
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[736]
    addr: 0xc000b80
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[738]
    addr: 0xc000b88
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[740]
    addr: 0xc000b90
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[742]
    addr: 0xc000b98
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[744]
    addr: 0xc000ba0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[746]
    addr: 0xc000ba8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[748]
    addr: 0xc000bb0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[750]
    addr: 0xc000bb8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[752]
    addr: 0xc000bc0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[754]
    addr: 0xc000bc8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[756]
    addr: 0xc000bd0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[758]
    addr: 0xc000bd8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[760]
    addr: 0xc000be0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[762]
    addr: 0xc000be8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[764]
    addr: 0xc000bf0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[766]
    addr: 0xc000bf8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[768]
    addr: 0xc000c00
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[770]
    addr: 0xc000c08
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[772]
    addr: 0xc000c10
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[774]
    addr: 0xc000c18
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[776]
    addr: 0xc000c20
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[778]
    addr: 0xc000c28
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[780]
    addr: 0xc000c30
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[782]
    addr: 0xc000c38
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[784]
    addr: 0xc000c40
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[786]
    addr: 0xc000c48
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[788]
    addr: 0xc000c50
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[790]
    addr: 0xc000c58
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[792]
    addr: 0xc000c60
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[794]
    addr: 0xc000c68
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[796]
    addr: 0xc000c70
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[798]
    addr: 0xc000c78
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[800]
    addr: 0xc000c80
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[802]
    addr: 0xc000c88
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[804]
    addr: 0xc000c90
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[806]
    addr: 0xc000c98
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[808]
    addr: 0xc000ca0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[810]
    addr: 0xc000ca8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[812]
    addr: 0xc000cb0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[814]
    addr: 0xc000cb8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[816]
    addr: 0xc000cc0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[818]
    addr: 0xc000cc8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[820]
    addr: 0xc000cd0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[822]
    addr: 0xc000cd8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[824]
    addr: 0xc000ce0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[826]
    addr: 0xc000ce8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[828]
    addr: 0xc000cf0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[830]
    addr: 0xc000cf8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[832]
    addr: 0xc000d00
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[834]
    addr: 0xc000d08
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[836]
    addr: 0xc000d10
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[838]
    addr: 0xc000d18
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[840]
    addr: 0xc000d20
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[842]
    addr: 0xc000d28
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[844]
    addr: 0xc000d30
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[846]
    addr: 0xc000d38
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[848]
    addr: 0xc000d40
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[850]
    addr: 0xc000d48
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[852]
    addr: 0xc000d50
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[854]
    addr: 0xc000d58
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[856]
    addr: 0xc000d60
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[858]
    addr: 0xc000d68
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[860]
    addr: 0xc000d70
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[862]
    addr: 0xc000d78
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[864]
    addr: 0xc000d80
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[866]
    addr: 0xc000d88
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[868]
    addr: 0xc000d90
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[870]
    addr: 0xc000d98
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[872]
    addr: 0xc000da0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[874]
    addr: 0xc000da8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[876]
    addr: 0xc000db0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[878]
    addr: 0xc000db8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[880]
    addr: 0xc000dc0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[882]
    addr: 0xc000dc8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[884]
    addr: 0xc000dd0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[886]
    addr: 0xc000dd8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[888]
    addr: 0xc000de0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[890]
    addr: 0xc000de8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[892]
    addr: 0xc000df0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[894]
    addr: 0xc000df8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[896]
    addr: 0xc000e00
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[898]
    addr: 0xc000e08
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[900]
    addr: 0xc000e10
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[902]
    addr: 0xc000e18
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[904]
    addr: 0xc000e20
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[906]
    addr: 0xc000e28
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[908]
    addr: 0xc000e30
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[910]
    addr: 0xc000e38
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[912]
    addr: 0xc000e40
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[914]
    addr: 0xc000e48
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[916]
    addr: 0xc000e50
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[918]
    addr: 0xc000e58
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[920]
    addr: 0xc000e60
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[922]
    addr: 0xc000e68
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[924]
    addr: 0xc000e70
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[926]
    addr: 0xc000e78
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[928]
    addr: 0xc000e80
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[930]
    addr: 0xc000e88
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[932]
    addr: 0xc000e90
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[934]
    addr: 0xc000e98
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[936]
    addr: 0xc000ea0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[938]
    addr: 0xc000ea8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[940]
    addr: 0xc000eb0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[942]
    addr: 0xc000eb8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[944]
    addr: 0xc000ec0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[946]
    addr: 0xc000ec8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[948]
    addr: 0xc000ed0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[950]
    addr: 0xc000ed8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[952]
    addr: 0xc000ee0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[954]
    addr: 0xc000ee8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[956]
    addr: 0xc000ef0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[958]
    addr: 0xc000ef8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[960]
    addr: 0xc000f00
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[962]
    addr: 0xc000f08
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[964]
    addr: 0xc000f10
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[966]
    addr: 0xc000f18
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[968]
    addr: 0xc000f20
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[970]
    addr: 0xc000f28
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[972]
    addr: 0xc000f30
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[974]
    addr: 0xc000f38
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[976]
    addr: 0xc000f40
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[978]
    addr: 0xc000f48
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[980]
    addr: 0xc000f50
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[982]
    addr: 0xc000f58
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[984]
    addr: 0xc000f60
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[986]
    addr: 0xc000f68
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[988]
    addr: 0xc000f70
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[990]
    addr: 0xc000f78
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[992]
    addr: 0xc000f80
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[994]
    addr: 0xc000f88
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[996]
    addr: 0xc000f90
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[998]
    addr: 0xc000f98
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1000]
    addr: 0xc000fa0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1002]
    addr: 0xc000fa8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1004]
    addr: 0xc000fb0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1006]
    addr: 0xc000fb8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1008]
    addr: 0xc000fc0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1010]
    addr: 0xc000fc8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1012]
    addr: 0xc000fd0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1014]
    addr: 0xc000fd8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1016]
    addr: 0xc000fe0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1018]
    addr: 0xc000fe8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1020]
    addr: 0xc000ff0
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: priority[1022]
    addr: 0xc000ff8
    size_bits: 64
    description: Interrupt Source Priority Register
  - !Register
    name: pending[0]
    addr: 0xc001000
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[2]
    addr: 0xc001008
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[4]
    addr: 0xc001010
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[6]
    addr: 0xc001018
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[8]
    addr: 0xc001020
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[10]
    addr: 0xc001028
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[12]
    addr: 0xc001030
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[14]
    addr: 0xc001038
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[16]
    addr: 0xc001040
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[18]
    addr: 0xc001048
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[20]
    addr: 0xc001050
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[22]
    addr: 0xc001058
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[24]
    addr: 0xc001060
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[26]
    addr: 0xc001068
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[28]
    addr: 0xc001070
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: pending[30]
    addr: 0xc001078
    size_bits: 64
    description: Interrupt Pending Register
  - !Register
    name: target_enables[0]_enable[%s]
    addr: 0xc002000
    size_bits: 64
    description: Interrupt Enable Register
  - !Register
    name: target_enables[1]_enable[%s]
    addr: 0xc002080
    size_bits: 64
    description: Interrupt Enable Register
  - !Register
    name: target_enables[2]_enable[%s]
    addr: 0xc002100
    size_bits: 64
    description: Interrupt Enable Register
  - !Register
    name: target_enables[3]_enable[%s]
    addr: 0xc002180
    size_bits: 64
    description: Interrupt Enable Register
  - !Register
    name: targets[0]_threshold
    addr: 0xc200000
    size_bits: 64
    description: Priority Threshold Register
    fields:
    - !Field
      name: priority
      bit_offset: 0
      bit_width: 3
      enum_values:
        0: Never
        1: P1
        2: P2
        3: P3
        4: P4
        5: P5
        6: P6
        7: P7
  - !Register
    name: targets[0]__reserved
    addr: 0xc200ffc
    size_bits: 64
    description: Padding to make sure targets is an array
  - !Register
    name: targets[1]_claim
    addr: 0xc201004
    size_bits: 64
    description: Claim/Complete Register
  - !Register
    name: targets[1]__reserved
    addr: 0xc201ffc
    size_bits: 64
    description: Padding to make sure targets is an array
  - !Register
    name: targets[2]_claim
    addr: 0xc202004
    size_bits: 64
    description: Claim/Complete Register
  - !Register
    name: targets[2]__reserved
    addr: 0xc202ffc
    size_bits: 64
    description: Padding to make sure targets is an array
  - !Register
    name: targets[3]_claim
    addr: 0xc203004
    size_bits: 64
    description: Claim/Complete Register
  - !Register
    name: targets[3]__reserved
    addr: 0xc203ffc
    size_bits: 64
    description: Padding to make sure targets is an array
- !Module
  name: UARTHS
  description: High-speed UART
  base_addr: 0x38000000
  size: 0x1c
  registers:
  - !Register
    name: txdata
    addr: 0x38000000
    size_bits: 32
    description: Transmit Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 8
      description: Transmit data
    - !Field
      name: full
      bit_offset: 31
      bit_width: 1
      description: Transmit FIFO full
  - !Register
    name: rxdata
    addr: 0x38000004
    size_bits: 32
    description: Receive Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data
      bit_offset: 0
      bit_width: 8
      description: Received data
    - !Field
      name: empty
      bit_offset: 31
      bit_width: 1
      description: Receive FIFO empty
  - !Register
    name: txctrl
    addr: 0x38000008
    size_bits: 32
    description: Transmit Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: txen
      bit_offset: 0
      bit_width: 1
      description: Transmit enable
    - !Field
      name: nstop
      bit_offset: 1
      bit_width: 1
      description: Number of stop bits
    - !Field
      name: txcnt
      bit_offset: 16
      bit_width: 3
      description: Transmit watermark level
  - !Register
    name: rxctrl
    addr: 0x3800000c
    size_bits: 32
    description: Receive Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxen
      bit_offset: 0
      bit_width: 1
      description: Receive enable
    - !Field
      name: rxcnt
      bit_offset: 16
      bit_width: 3
      description: Receive watermark level
  - !Register
    name: ie
    addr: 0x38000010
    size_bits: 32
    description: Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: txwm
      bit_offset: 0
      bit_width: 1
      description: Transmit watermark interrupt enable
    - !Field
      name: rxwm
      bit_offset: 1
      bit_width: 1
      description: Receive watermark interrupt enable
  - !Register
    name: ip
    addr: 0x38000014
    size_bits: 32
    description: Interrupt Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: txwm
      bit_offset: 0
      bit_width: 1
      description: Transmit watermark interrupt pending
    - !Field
      name: rxwm
      bit_offset: 1
      bit_width: 1
      description: Receive watermark interrupt pending
  - !Register
    name: div
    addr: 0x38000018
    size_bits: 32
    description: Baud Rate Divisor Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: div
      bit_offset: 0
      bit_width: 16
      description: Baud rate divisor
- !Module
  name: GPIOHS
  description: High-speed GPIO
  base_addr: 0x38001000
  size: 0x44
  registers:
  - !Register
    name: input_val
    addr: 0x38001000
    size_bits: 32
    description: Input Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: input_en
    addr: 0x38001004
    size_bits: 32
    description: Pin Input Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: output_en
    addr: 0x38001008
    size_bits: 32
    description: Pin Output Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: output_val
    addr: 0x3800100c
    size_bits: 32
    description: Output Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: pullup_en
    addr: 0x38001010
    size_bits: 32
    description: Internal Pull-Up Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: drive
    addr: 0x38001014
    size_bits: 32
    description: Drive Strength Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: rise_ie
    addr: 0x38001018
    size_bits: 32
    description: Rise Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: rise_ip
    addr: 0x3800101c
    size_bits: 32
    description: Rise Interrupt Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: fall_ie
    addr: 0x38001020
    size_bits: 32
    description: Fall Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: fall_ip
    addr: 0x38001024
    size_bits: 32
    description: Fall Interrupt Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: high_ie
    addr: 0x38001028
    size_bits: 32
    description: High Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: high_ip
    addr: 0x3800102c
    size_bits: 32
    description: High Interrupt Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: low_ie
    addr: 0x38001030
    size_bits: 32
    description: Low Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: low_ip
    addr: 0x38001034
    size_bits: 32
    description: Low Interrupt Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: iof_en
    addr: 0x38001038
    size_bits: 32
    description: HW I/O Function Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: iof_sel
    addr: 0x3800103c
    size_bits: 32
    description: HW I/O Function Select Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: output_xor
    addr: 0x38001040
    size_bits: 32
    description: Output XOR (invert) Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
- !Module
  name: KPU
  description: Neural Network Accelerator
  base_addr: 0x40800000
  size: 0x48
  registers:
  - !Register
    name: layer_argument_fifo
    addr: 0x40800000
    size_bits: 64
    description: 'Layer arguments FIFO: each layer is defined by writing 12 successive
      argument values to this register'
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_status
    addr: 0x40800008
    size_bits: 64
    description: Interrupt status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: calc_done
      bit_offset: 0
      bit_width: 1
      description: Interrupt raised when calculation is done
    - !Field
      name: layer_cfg_almost_empty
      bit_offset: 1
      bit_width: 1
      description: Interrupt raised when layer arguments FIFO almost empty
    - !Field
      name: layer_cfg_almost_full
      bit_offset: 2
      bit_width: 1
      description: Interrupt raised when layer arguments FIFO almost full
  - !Register
    name: interrupt_raw
    addr: 0x40800010
    size_bits: 64
    description: Interrupt raw
  - !Register
    name: interrupt_mask
    addr: 0x40800018
    size_bits: 64
    description: 'Interrupt mask: 0 enables the interrupt, 1 masks the interrupt'
  - !Register
    name: interrupt_clear
    addr: 0x40800020
    size_bits: 64
    description: 'Interrupt clear: write 1 to a bit to clear interrupt'
  - !Register
    name: fifo_threshold
    addr: 0x40800028
    size_bits: 64
    description: FIFO threshold
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: full_threshold
      bit_offset: 0
      bit_width: 4
      description: FIFO full threshold
    - !Field
      name: empty_threshold
      bit_offset: 4
      bit_width: 4
      description: FIFO empty threshold
  - !Register
    name: fifo_data_out
    addr: 0x40800030
    size_bits: 64
    description: FIFO data output
    read_allowed: true
    write_allowed: true
  - !Register
    name: fifo_ctrl
    addr: 0x40800038
    size_bits: 64
    description: FIFO control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dma_fifo_flush_n
      bit_offset: 0
      bit_width: 1
      description: Flush DMA FIFO
    - !Field
      name: gs_fifo_flush_n
      bit_offset: 1
      bit_width: 1
      description: Flush GS FIFO
    - !Field
      name: cfg_fifo_flush_n
      bit_offset: 2
      bit_width: 1
      description: Flush configuration FIFO
    - !Field
      name: cmd_fifo_flush_n
      bit_offset: 3
      bit_width: 1
      description: Flush command FIFO
    - !Field
      name: resp_fifo_flush_n
      bit_offset: 4
      bit_width: 1
      description: Flush response FIFO
  - !Register
    name: eight_bit_mode
    addr: 0x40800040
    size_bits: 64
    description: Eight bit mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: eight_bit_mode
      bit_offset: 0
      bit_width: 1
      description: Use 8-bit instead of 16-bit precision if set
- !Module
  name: FFT
  description: Fast Fourier Transform Accelerator
  base_addr: 0x42000000
  size: 0x40
  registers:
  - !Register
    name: input_fifo
    addr: 0x42000000
    size_bits: 64
    description: FFT input data fifo
    read_allowed: true
    write_allowed: true
  - !Register
    name: ctrl
    addr: 0x42000008
    size_bits: 64
    description: FFT control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: point
      bit_offset: 0
      bit_width: 3
      description: FFT calculation data length
      enum_values:
        0: p512
        1: p256
        2: p128
        3: p64
    - !Field
      name: mode
      bit_offset: 3
      bit_width: 1
      description: FFT mode
      enum_values:
        0: fft
        1: ifft
    - !Field
      name: shift
      bit_offset: 4
      bit_width: 9
      description: 'Corresponding to the nine layer butterfly shift operation, 0x0:
        does not shift; 0x1: shift 1st layer. ...'
    - !Field
      name: enable
      bit_offset: 13
      bit_width: 1
      description: FFT enable
    - !Field
      name: dma_send
      bit_offset: 14
      bit_width: 1
      description: FFT DMA enable
    - !Field
      name: input_mode
      bit_offset: 15
      bit_width: 2
      description: Input data arrangement
      enum_values:
        0: riri
        1: rrrr
        2: rrii
    - !Field
      name: data_mode
      bit_offset: 17
      bit_width: 1
      description: Effective width of input data
      enum_values:
        0: width_64
        1: width_128
  - !Register
    name: fifo_ctrl
    addr: 0x42000010
    size_bits: 64
    description: FIFO control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: resp_fifo_flush
      bit_offset: 0
      bit_width: 1
      description: Response memory initialization flag
    - !Field
      name: cmd_fifo_flush
      bit_offset: 1
      bit_width: 1
      description: Command memory initialization flag
    - !Field
      name: gs_fifo_flush
      bit_offset: 2
      bit_width: 1
      description: Output interface memory initialization flag
  - !Register
    name: intr_mask
    addr: 0x42000018
    size_bits: 64
    description: interrupt mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: fft_done
      bit_offset: 0
      bit_width: 1
      description: FFT done
  - !Register
    name: intr_clear
    addr: 0x42000020
    size_bits: 64
    description: Interrupt clear
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: fft_done
      bit_offset: 0
      bit_width: 1
      description: FFT done
  - !Register
    name: status
    addr: 0x42000028
    size_bits: 64
    description: FFT status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: fft_done
      bit_offset: 0
      bit_width: 1
      description: FFT done
  - !Register
    name: status_raw
    addr: 0x42000030
    size_bits: 64
    description: FFT status raw
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: fft_done
      bit_offset: 0
      bit_width: 1
      description: FFT done
    - !Field
      name: fft_work
      bit_offset: 1
      bit_width: 1
      description: FFT work
  - !Register
    name: output_fifo
    addr: 0x42000038
    size_bits: 64
    description: FFT output FIFO
    read_allowed: true
    write_allowed: true
- !Module
  name: DMAC
  description: Direct Memory Access Controller
  base_addr: 0x50000000
  size: 0x700
  registers:
  - !Register
    name: id
    addr: 0x50000000
    size_bits: 64
    description: ID Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: compver
    addr: 0x50000008
    size_bits: 64
    description: COMPVER Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: cfg
    addr: 0x50000010
    size_bits: 64
    description: Configure Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dmac_en
      bit_offset: 0
      bit_width: 1
      description: Enable DMAC
    - !Field
      name: int_en
      bit_offset: 1
      bit_width: 1
      description: Globally enable interrupt generation
  - !Register
    name: chen
    addr: 0x50000018
    size_bits: 64
    description: Channel Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ch%s_en
      bit_offset: 0
      bit_width: 1
      description: Enable channel %s
    - !Field
      name: ch%s_en_we
      bit_offset: 8
      bit_width: 1
      description: Write enable channel %s
    - !Field
      name: ch%s_susp
      bit_offset: 16
      bit_width: 1
      description: Suspend request channel %s
    - !Field
      name: ch%s_susp_we
      bit_offset: 24
      bit_width: 1
      description: Enable write to ch%s_susp bit
    - !Field
      name: ch%s_abort
      bit_offset: 32
      bit_width: 1
      description: Abort request channel %s
    - !Field
      name: ch%s_abort_we
      bit_offset: 40
      bit_width: 1
      description: Enable write to ch%s_abort bit
  - !Register
    name: intstatus
    addr: 0x50000030
    size_bits: 64
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ch%s_intstat
      bit_offset: 0
      bit_width: 1
      description: Channel %s interrupt bit
    - !Field
      name: commonreg_intstat
      bit_offset: 16
      bit_width: 1
      description: Common register status bit
  - !Register
    name: com_intclear
    addr: 0x50000038
    size_bits: 64
    description: Common Interrupt Clear Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: slvif_dec_err
      bit_offset: 0
      bit_width: 1
      description: Clear slvif_dec_err interrupt in com_intstatus
    - !Field
      name: slvif_wr2ro_err
      bit_offset: 1
      bit_width: 1
      description: Clear slvif_wr2ro_err interrupt in com_intstatus
    - !Field
      name: slvif_rd2wo_err
      bit_offset: 2
      bit_width: 1
      description: Clear slvif_rd2wo_err interrupt in com_intstatus
    - !Field
      name: slvif_wronhold_err
      bit_offset: 3
      bit_width: 1
      description: Clear slvif_wronhold_err interrupt in com_intstatus
    - !Field
      name: slvif_undefinedreg_dec_err
      bit_offset: 8
      bit_width: 1
      description: Clear slvif_undefinedreg_dec_err in com_intstatus
  - !Register
    name: com_intstatus_en
    addr: 0x50000040
    size_bits: 64
    description: Common Interrupt Status Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: slvif_dec_err
      bit_offset: 0
      bit_width: 1
      description: Slave Interface Common Register Decode Error
    - !Field
      name: slvif_wr2ro_err
      bit_offset: 1
      bit_width: 1
      description: Slave Interface Common Register Write to Read only Error
    - !Field
      name: slvif_rd2wo_err
      bit_offset: 2
      bit_width: 1
      description: Slave Interface Common Register Read to Write-only Error
    - !Field
      name: slvif_wronhold_err
      bit_offset: 3
      bit_width: 1
      description: Slave Interface Common Register Write On Hold Error
    - !Field
      name: slvif_undefinedreg_dec_err
      bit_offset: 8
      bit_width: 1
      description: Slave Interface Undefined Register Decode Error
  - !Register
    name: com_intsignal_en
    addr: 0x50000048
    size_bits: 64
    description: Common Interrupt Signal Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: slvif_dec_err
      bit_offset: 0
      bit_width: 1
      description: Slave Interface Common Register Decode Error
    - !Field
      name: slvif_wr2ro_err
      bit_offset: 1
      bit_width: 1
      description: Slave Interface Common Register Write to Read only Error
    - !Field
      name: slvif_rd2wo_err
      bit_offset: 2
      bit_width: 1
      description: Slave Interface Common Register Read to Write-only Error
    - !Field
      name: slvif_wronhold_err
      bit_offset: 3
      bit_width: 1
      description: Slave Interface Common Register Write On Hold Error
    - !Field
      name: slvif_undefinedreg_dec_err
      bit_offset: 8
      bit_width: 1
      description: Slave Interface Undefined Register Decode Error
  - !Register
    name: com_intstatus
    addr: 0x50000050
    size_bits: 64
    description: Common Interrupt Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: slvif_dec_err
      bit_offset: 0
      bit_width: 1
      description: Slave Interface Common Register Decode Error
    - !Field
      name: slvif_wr2ro_err
      bit_offset: 1
      bit_width: 1
      description: Slave Interface Common Register Write to Read only Error
    - !Field
      name: slvif_rd2wo_err
      bit_offset: 2
      bit_width: 1
      description: Slave Interface Common Register Read to Write-only Error
    - !Field
      name: slvif_wronhold_err
      bit_offset: 3
      bit_width: 1
      description: Slave Interface Common Register Write On Hold Error
    - !Field
      name: slvif_undefinedreg_dec_err
      bit_offset: 8
      bit_width: 1
      description: Slave Interface Undefined Register Decode Error
  - !Register
    name: reset
    addr: 0x50000058
    size_bits: 64
    description: Reset register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rst
      bit_offset: 0
      bit_width: 1
      description: DMAC reset request bit
  - !Register
    name: channel[0]_sar
    addr: 0x50000100
    size_bits: 64
    description: SAR Address Register
  - !Register
    name: channel[0]_dar
    addr: 0x50000108
    size_bits: 64
    description: DAR Address Register
  - !Register
    name: channel[0]_block_ts
    addr: 0x50000110
    size_bits: 64
    description: Block Transfer Size Register
    fields:
    - !Field
      name: block_ts
      bit_offset: 0
      bit_width: 22
      description: Block transfer size
  - !Register
    name: channel[0]_ctl
    addr: 0x50000118
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: sms
      bit_offset: 0
      bit_width: 1
      description: Source master select
      enum_values:
        0: axi_master_1
        1: axi_master_2
    - !Field
      name: dms
      bit_offset: 2
      bit_width: 1
      description: Destination master select
    - !Field
      name: sinc
      bit_offset: 4
      bit_width: 1
      description: Source address increment
      enum_values:
        0: increment
        1: nochange
    - !Field
      name: dinc
      bit_offset: 6
      bit_width: 1
      description: Destination address increment
    - !Field
      name: src_tr_width
      bit_offset: 8
      bit_width: 3
      description: Source transfer width
      enum_values:
        0: width_8
        1: width_16
        2: width_32
        3: width_64
        4: width_128
        5: width_256
        6: width_512
    - !Field
      name: dst_tr_width
      bit_offset: 11
      bit_width: 3
      description: Destination transfer width
    - !Field
      name: src_msize
      bit_offset: 14
      bit_width: 4
      description: Source burst transaction length
      enum_values:
        0: length_1
        1: length_4
        2: length_8
        3: length_16
        4: length_32
        5: length_64
        6: length_128
        7: length_256
        8: length_512
        9: length_1024
    - !Field
      name: dst_msize
      bit_offset: 18
      bit_width: 4
      description: Destination burst transaction length
    - !Field
      name: nonposted_lastwrite_en
      bit_offset: 30
      bit_width: 1
      description: Non Posted Last Write Enable (posted writes may be used till the
        end of the block)
    - !Field
      name: arlen_en
      bit_offset: 38
      bit_width: 1
      description: Source burst length enable
    - !Field
      name: arlen
      bit_offset: 39
      bit_width: 8
      description: Source burst length
    - !Field
      name: awlen_en
      bit_offset: 47
      bit_width: 1
      description: Destination burst length enable
    - !Field
      name: awlen
      bit_offset: 48
      bit_width: 8
      description: Destination burst length
    - !Field
      name: src_stat_en
      bit_offset: 56
      bit_width: 1
      description: Source status enable
    - !Field
      name: dst_stat_en
      bit_offset: 57
      bit_width: 1
      description: Destination status enable
    - !Field
      name: ioc_blktfr
      bit_offset: 58
      bit_width: 1
      description: Interrupt completion of block transfer
    - !Field
      name: shadowreg_or_lli_last
      bit_offset: 62
      bit_width: 1
      description: Last shadow linked list item (indicates shadowreg/LLI content is
        the last one)
    - !Field
      name: shadowreg_or_lli_valid
      bit_offset: 63
      bit_width: 1
      description: last shadow linked list item valid (indicate shadowreg/LLI content
        is valid)
  - !Register
    name: channel[0]_cfg
    addr: 0x50000120
    size_bits: 64
    description: Configure Register
    fields:
    - !Field
      name: src_multblk_type
      bit_offset: 0
      bit_width: 2
      description: Source multi-block transfer type
      enum_values:
        0: contiguous
        1: reload
        2: shadow_register
        3: linked_list
    - !Field
      name: dst_multblk_type
      bit_offset: 2
      bit_width: 2
      description: Destination multi-block transfer type
    - !Field
      name: tt_fc
      bit_offset: 32
      bit_width: 3
      description: Transfer type and flow control
      enum_values:
        0: mem2mem_dma
        1: mem2prf_dma
        2: prf2mem_dma
        3: prf2prf_dma
        4: prf2mem_prf
        5: prf2prf_srcprf
        6: mem2prf_prf
        7: prf2prf_dstprf
    - !Field
      name: hs_sel_src
      bit_offset: 35
      bit_width: 1
      description: Source software or hardware handshaking select
      enum_values:
        0: hardware
        1: software
    - !Field
      name: hs_sel_dst
      bit_offset: 36
      bit_width: 1
      description: Destination software or hardware handshaking select
    - !Field
      name: src_hwhs_pol
      bit_offset: 37
      bit_width: 1
      description: Source hardware handshaking interface polarity
      enum_values:
        0: active_high
        1: active_low
    - !Field
      name: dst_hwhs_pol
      bit_offset: 38
      bit_width: 1
      description: Destination hardware handshaking interface polarity
    - !Field
      name: src_per
      bit_offset: 39
      bit_width: 4
      description: Assign a hardware handshaking interface to source of channel
    - !Field
      name: dst_per
      bit_offset: 44
      bit_width: 4
      description: Assign a hardware handshaking interface to destination of channel
    - !Field
      name: ch_prior
      bit_offset: 49
      bit_width: 3
      description: Channel priority (7 is highest, 0 is lowest)
    - !Field
      name: lock_ch
      bit_offset: 52
      bit_width: 1
      description: Channel lock bit
    - !Field
      name: lock_ch_l
      bit_offset: 53
      bit_width: 2
      description: Channel lock level
      enum_values:
        0: dma_transfer
        1: block_transfer
        2: transaction
    - !Field
      name: src_osr_lmt
      bit_offset: 55
      bit_width: 4
      description: Source outstanding request limit
    - !Field
      name: dst_osr_lmt
      bit_offset: 59
      bit_width: 4
      description: Destination outstanding request limit
  - !Register
    name: channel[0]_llp
    addr: 0x50000128
    size_bits: 64
    description: Linked List Pointer register
    fields:
    - !Field
      name: lms
      bit_offset: 0
      bit_width: 1
      description: LLI master select
    - !Field
      name: loc
      bit_offset: 6
      bit_width: 58
      description: Starting address memeory of LLI block
  - !Register
    name: channel[0]_status
    addr: 0x50000130
    size_bits: 64
    description: Channel Status Register
    fields:
    - !Field
      name: cmpltd_blk_size
      bit_offset: 0
      bit_width: 22
      description: Completed block transfer size
  - !Register
    name: channel[0]_swhssrc
    addr: 0x50000138
    size_bits: 64
    description: Channel Software handshake Source Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel source
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel source
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel source
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[0]_swhsdst
    addr: 0x50000140
    size_bits: 64
    description: Channel Software handshake Destination Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel destination
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel destination
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel destination
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[0]_blk_tfr
    addr: 0x50000148
    size_bits: 64
    description: Channel Block Transfer Resume Request Register
    fields:
    - !Field
      name: resumereq
      bit_offset: 0
      bit_width: 1
      description: Block transfer resume request
  - !Register
    name: channel[0]_axi_id
    addr: 0x50000150
    size_bits: 64
    description: Channel AXI ID Register
  - !Register
    name: channel[0]_axi_qos
    addr: 0x50000158
    size_bits: 64
    description: AXI QOS Register
  - !Register
    name: channel[0]_intstatus_en
    addr: 0x50000180
    size_bits: 64
    description: Interrupt Status Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[0]_intstatus
    addr: 0x50000188
    size_bits: 64
    description: Channel Interrupt Status Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[0]_intsignal_en
    addr: 0x50000190
    size_bits: 64
    description: Interrupt Signal Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[0]_intclear
    addr: 0x50000198
    size_bits: 64
    description: Interrupt Clear Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[0]__reserved
    addr: 0x500001f8
    size_bits: 64
    description: Padding to make structure size 256 bytes so that channels[] is an
      array
  - !Register
    name: channel[1]_sar
    addr: 0x50000200
    size_bits: 64
    description: SAR Address Register
  - !Register
    name: channel[1]_dar
    addr: 0x50000208
    size_bits: 64
    description: DAR Address Register
  - !Register
    name: channel[1]_block_ts
    addr: 0x50000210
    size_bits: 64
    description: Block Transfer Size Register
    fields:
    - !Field
      name: block_ts
      bit_offset: 0
      bit_width: 22
      description: Block transfer size
  - !Register
    name: channel[1]_ctl
    addr: 0x50000218
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: sms
      bit_offset: 0
      bit_width: 1
      description: Source master select
      enum_values:
        0: axi_master_1
        1: axi_master_2
    - !Field
      name: dms
      bit_offset: 2
      bit_width: 1
      description: Destination master select
    - !Field
      name: sinc
      bit_offset: 4
      bit_width: 1
      description: Source address increment
      enum_values:
        0: increment
        1: nochange
    - !Field
      name: dinc
      bit_offset: 6
      bit_width: 1
      description: Destination address increment
    - !Field
      name: src_tr_width
      bit_offset: 8
      bit_width: 3
      description: Source transfer width
      enum_values:
        0: width_8
        1: width_16
        2: width_32
        3: width_64
        4: width_128
        5: width_256
        6: width_512
    - !Field
      name: dst_tr_width
      bit_offset: 11
      bit_width: 3
      description: Destination transfer width
    - !Field
      name: src_msize
      bit_offset: 14
      bit_width: 4
      description: Source burst transaction length
      enum_values:
        0: length_1
        1: length_4
        2: length_8
        3: length_16
        4: length_32
        5: length_64
        6: length_128
        7: length_256
        8: length_512
        9: length_1024
    - !Field
      name: dst_msize
      bit_offset: 18
      bit_width: 4
      description: Destination burst transaction length
    - !Field
      name: nonposted_lastwrite_en
      bit_offset: 30
      bit_width: 1
      description: Non Posted Last Write Enable (posted writes may be used till the
        end of the block)
    - !Field
      name: arlen_en
      bit_offset: 38
      bit_width: 1
      description: Source burst length enable
    - !Field
      name: arlen
      bit_offset: 39
      bit_width: 8
      description: Source burst length
    - !Field
      name: awlen_en
      bit_offset: 47
      bit_width: 1
      description: Destination burst length enable
    - !Field
      name: awlen
      bit_offset: 48
      bit_width: 8
      description: Destination burst length
    - !Field
      name: src_stat_en
      bit_offset: 56
      bit_width: 1
      description: Source status enable
    - !Field
      name: dst_stat_en
      bit_offset: 57
      bit_width: 1
      description: Destination status enable
    - !Field
      name: ioc_blktfr
      bit_offset: 58
      bit_width: 1
      description: Interrupt completion of block transfer
    - !Field
      name: shadowreg_or_lli_last
      bit_offset: 62
      bit_width: 1
      description: Last shadow linked list item (indicates shadowreg/LLI content is
        the last one)
    - !Field
      name: shadowreg_or_lli_valid
      bit_offset: 63
      bit_width: 1
      description: last shadow linked list item valid (indicate shadowreg/LLI content
        is valid)
  - !Register
    name: channel[1]_cfg
    addr: 0x50000220
    size_bits: 64
    description: Configure Register
    fields:
    - !Field
      name: src_multblk_type
      bit_offset: 0
      bit_width: 2
      description: Source multi-block transfer type
      enum_values:
        0: contiguous
        1: reload
        2: shadow_register
        3: linked_list
    - !Field
      name: dst_multblk_type
      bit_offset: 2
      bit_width: 2
      description: Destination multi-block transfer type
    - !Field
      name: tt_fc
      bit_offset: 32
      bit_width: 3
      description: Transfer type and flow control
      enum_values:
        0: mem2mem_dma
        1: mem2prf_dma
        2: prf2mem_dma
        3: prf2prf_dma
        4: prf2mem_prf
        5: prf2prf_srcprf
        6: mem2prf_prf
        7: prf2prf_dstprf
    - !Field
      name: hs_sel_src
      bit_offset: 35
      bit_width: 1
      description: Source software or hardware handshaking select
      enum_values:
        0: hardware
        1: software
    - !Field
      name: hs_sel_dst
      bit_offset: 36
      bit_width: 1
      description: Destination software or hardware handshaking select
    - !Field
      name: src_hwhs_pol
      bit_offset: 37
      bit_width: 1
      description: Source hardware handshaking interface polarity
      enum_values:
        0: active_high
        1: active_low
    - !Field
      name: dst_hwhs_pol
      bit_offset: 38
      bit_width: 1
      description: Destination hardware handshaking interface polarity
    - !Field
      name: src_per
      bit_offset: 39
      bit_width: 4
      description: Assign a hardware handshaking interface to source of channel
    - !Field
      name: dst_per
      bit_offset: 44
      bit_width: 4
      description: Assign a hardware handshaking interface to destination of channel
    - !Field
      name: ch_prior
      bit_offset: 49
      bit_width: 3
      description: Channel priority (7 is highest, 0 is lowest)
    - !Field
      name: lock_ch
      bit_offset: 52
      bit_width: 1
      description: Channel lock bit
    - !Field
      name: lock_ch_l
      bit_offset: 53
      bit_width: 2
      description: Channel lock level
      enum_values:
        0: dma_transfer
        1: block_transfer
        2: transaction
    - !Field
      name: src_osr_lmt
      bit_offset: 55
      bit_width: 4
      description: Source outstanding request limit
    - !Field
      name: dst_osr_lmt
      bit_offset: 59
      bit_width: 4
      description: Destination outstanding request limit
  - !Register
    name: channel[1]_llp
    addr: 0x50000228
    size_bits: 64
    description: Linked List Pointer register
    fields:
    - !Field
      name: lms
      bit_offset: 0
      bit_width: 1
      description: LLI master select
    - !Field
      name: loc
      bit_offset: 6
      bit_width: 58
      description: Starting address memeory of LLI block
  - !Register
    name: channel[1]_status
    addr: 0x50000230
    size_bits: 64
    description: Channel Status Register
    fields:
    - !Field
      name: cmpltd_blk_size
      bit_offset: 0
      bit_width: 22
      description: Completed block transfer size
  - !Register
    name: channel[1]_swhssrc
    addr: 0x50000238
    size_bits: 64
    description: Channel Software handshake Source Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel source
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel source
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel source
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[1]_swhsdst
    addr: 0x50000240
    size_bits: 64
    description: Channel Software handshake Destination Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel destination
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel destination
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel destination
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[1]_blk_tfr
    addr: 0x50000248
    size_bits: 64
    description: Channel Block Transfer Resume Request Register
    fields:
    - !Field
      name: resumereq
      bit_offset: 0
      bit_width: 1
      description: Block transfer resume request
  - !Register
    name: channel[1]_axi_id
    addr: 0x50000250
    size_bits: 64
    description: Channel AXI ID Register
  - !Register
    name: channel[1]_axi_qos
    addr: 0x50000258
    size_bits: 64
    description: AXI QOS Register
  - !Register
    name: channel[1]_intstatus_en
    addr: 0x50000280
    size_bits: 64
    description: Interrupt Status Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[1]_intstatus
    addr: 0x50000288
    size_bits: 64
    description: Channel Interrupt Status Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[1]_intsignal_en
    addr: 0x50000290
    size_bits: 64
    description: Interrupt Signal Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[1]_intclear
    addr: 0x50000298
    size_bits: 64
    description: Interrupt Clear Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[1]__reserved
    addr: 0x500002f8
    size_bits: 64
    description: Padding to make structure size 256 bytes so that channels[] is an
      array
  - !Register
    name: channel[2]_sar
    addr: 0x50000300
    size_bits: 64
    description: SAR Address Register
  - !Register
    name: channel[2]_dar
    addr: 0x50000308
    size_bits: 64
    description: DAR Address Register
  - !Register
    name: channel[2]_block_ts
    addr: 0x50000310
    size_bits: 64
    description: Block Transfer Size Register
    fields:
    - !Field
      name: block_ts
      bit_offset: 0
      bit_width: 22
      description: Block transfer size
  - !Register
    name: channel[2]_ctl
    addr: 0x50000318
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: sms
      bit_offset: 0
      bit_width: 1
      description: Source master select
      enum_values:
        0: axi_master_1
        1: axi_master_2
    - !Field
      name: dms
      bit_offset: 2
      bit_width: 1
      description: Destination master select
    - !Field
      name: sinc
      bit_offset: 4
      bit_width: 1
      description: Source address increment
      enum_values:
        0: increment
        1: nochange
    - !Field
      name: dinc
      bit_offset: 6
      bit_width: 1
      description: Destination address increment
    - !Field
      name: src_tr_width
      bit_offset: 8
      bit_width: 3
      description: Source transfer width
      enum_values:
        0: width_8
        1: width_16
        2: width_32
        3: width_64
        4: width_128
        5: width_256
        6: width_512
    - !Field
      name: dst_tr_width
      bit_offset: 11
      bit_width: 3
      description: Destination transfer width
    - !Field
      name: src_msize
      bit_offset: 14
      bit_width: 4
      description: Source burst transaction length
      enum_values:
        0: length_1
        1: length_4
        2: length_8
        3: length_16
        4: length_32
        5: length_64
        6: length_128
        7: length_256
        8: length_512
        9: length_1024
    - !Field
      name: dst_msize
      bit_offset: 18
      bit_width: 4
      description: Destination burst transaction length
    - !Field
      name: nonposted_lastwrite_en
      bit_offset: 30
      bit_width: 1
      description: Non Posted Last Write Enable (posted writes may be used till the
        end of the block)
    - !Field
      name: arlen_en
      bit_offset: 38
      bit_width: 1
      description: Source burst length enable
    - !Field
      name: arlen
      bit_offset: 39
      bit_width: 8
      description: Source burst length
    - !Field
      name: awlen_en
      bit_offset: 47
      bit_width: 1
      description: Destination burst length enable
    - !Field
      name: awlen
      bit_offset: 48
      bit_width: 8
      description: Destination burst length
    - !Field
      name: src_stat_en
      bit_offset: 56
      bit_width: 1
      description: Source status enable
    - !Field
      name: dst_stat_en
      bit_offset: 57
      bit_width: 1
      description: Destination status enable
    - !Field
      name: ioc_blktfr
      bit_offset: 58
      bit_width: 1
      description: Interrupt completion of block transfer
    - !Field
      name: shadowreg_or_lli_last
      bit_offset: 62
      bit_width: 1
      description: Last shadow linked list item (indicates shadowreg/LLI content is
        the last one)
    - !Field
      name: shadowreg_or_lli_valid
      bit_offset: 63
      bit_width: 1
      description: last shadow linked list item valid (indicate shadowreg/LLI content
        is valid)
  - !Register
    name: channel[2]_cfg
    addr: 0x50000320
    size_bits: 64
    description: Configure Register
    fields:
    - !Field
      name: src_multblk_type
      bit_offset: 0
      bit_width: 2
      description: Source multi-block transfer type
      enum_values:
        0: contiguous
        1: reload
        2: shadow_register
        3: linked_list
    - !Field
      name: dst_multblk_type
      bit_offset: 2
      bit_width: 2
      description: Destination multi-block transfer type
    - !Field
      name: tt_fc
      bit_offset: 32
      bit_width: 3
      description: Transfer type and flow control
      enum_values:
        0: mem2mem_dma
        1: mem2prf_dma
        2: prf2mem_dma
        3: prf2prf_dma
        4: prf2mem_prf
        5: prf2prf_srcprf
        6: mem2prf_prf
        7: prf2prf_dstprf
    - !Field
      name: hs_sel_src
      bit_offset: 35
      bit_width: 1
      description: Source software or hardware handshaking select
      enum_values:
        0: hardware
        1: software
    - !Field
      name: hs_sel_dst
      bit_offset: 36
      bit_width: 1
      description: Destination software or hardware handshaking select
    - !Field
      name: src_hwhs_pol
      bit_offset: 37
      bit_width: 1
      description: Source hardware handshaking interface polarity
      enum_values:
        0: active_high
        1: active_low
    - !Field
      name: dst_hwhs_pol
      bit_offset: 38
      bit_width: 1
      description: Destination hardware handshaking interface polarity
    - !Field
      name: src_per
      bit_offset: 39
      bit_width: 4
      description: Assign a hardware handshaking interface to source of channel
    - !Field
      name: dst_per
      bit_offset: 44
      bit_width: 4
      description: Assign a hardware handshaking interface to destination of channel
    - !Field
      name: ch_prior
      bit_offset: 49
      bit_width: 3
      description: Channel priority (7 is highest, 0 is lowest)
    - !Field
      name: lock_ch
      bit_offset: 52
      bit_width: 1
      description: Channel lock bit
    - !Field
      name: lock_ch_l
      bit_offset: 53
      bit_width: 2
      description: Channel lock level
      enum_values:
        0: dma_transfer
        1: block_transfer
        2: transaction
    - !Field
      name: src_osr_lmt
      bit_offset: 55
      bit_width: 4
      description: Source outstanding request limit
    - !Field
      name: dst_osr_lmt
      bit_offset: 59
      bit_width: 4
      description: Destination outstanding request limit
  - !Register
    name: channel[2]_llp
    addr: 0x50000328
    size_bits: 64
    description: Linked List Pointer register
    fields:
    - !Field
      name: lms
      bit_offset: 0
      bit_width: 1
      description: LLI master select
    - !Field
      name: loc
      bit_offset: 6
      bit_width: 58
      description: Starting address memeory of LLI block
  - !Register
    name: channel[2]_status
    addr: 0x50000330
    size_bits: 64
    description: Channel Status Register
    fields:
    - !Field
      name: cmpltd_blk_size
      bit_offset: 0
      bit_width: 22
      description: Completed block transfer size
  - !Register
    name: channel[2]_swhssrc
    addr: 0x50000338
    size_bits: 64
    description: Channel Software handshake Source Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel source
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel source
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel source
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[2]_swhsdst
    addr: 0x50000340
    size_bits: 64
    description: Channel Software handshake Destination Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel destination
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel destination
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel destination
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[2]_blk_tfr
    addr: 0x50000348
    size_bits: 64
    description: Channel Block Transfer Resume Request Register
    fields:
    - !Field
      name: resumereq
      bit_offset: 0
      bit_width: 1
      description: Block transfer resume request
  - !Register
    name: channel[2]_axi_id
    addr: 0x50000350
    size_bits: 64
    description: Channel AXI ID Register
  - !Register
    name: channel[2]_axi_qos
    addr: 0x50000358
    size_bits: 64
    description: AXI QOS Register
  - !Register
    name: channel[2]_intstatus_en
    addr: 0x50000380
    size_bits: 64
    description: Interrupt Status Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[2]_intstatus
    addr: 0x50000388
    size_bits: 64
    description: Channel Interrupt Status Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[2]_intsignal_en
    addr: 0x50000390
    size_bits: 64
    description: Interrupt Signal Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[2]_intclear
    addr: 0x50000398
    size_bits: 64
    description: Interrupt Clear Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[2]__reserved
    addr: 0x500003f8
    size_bits: 64
    description: Padding to make structure size 256 bytes so that channels[] is an
      array
  - !Register
    name: channel[3]_sar
    addr: 0x50000400
    size_bits: 64
    description: SAR Address Register
  - !Register
    name: channel[3]_dar
    addr: 0x50000408
    size_bits: 64
    description: DAR Address Register
  - !Register
    name: channel[3]_block_ts
    addr: 0x50000410
    size_bits: 64
    description: Block Transfer Size Register
    fields:
    - !Field
      name: block_ts
      bit_offset: 0
      bit_width: 22
      description: Block transfer size
  - !Register
    name: channel[3]_ctl
    addr: 0x50000418
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: sms
      bit_offset: 0
      bit_width: 1
      description: Source master select
      enum_values:
        0: axi_master_1
        1: axi_master_2
    - !Field
      name: dms
      bit_offset: 2
      bit_width: 1
      description: Destination master select
    - !Field
      name: sinc
      bit_offset: 4
      bit_width: 1
      description: Source address increment
      enum_values:
        0: increment
        1: nochange
    - !Field
      name: dinc
      bit_offset: 6
      bit_width: 1
      description: Destination address increment
    - !Field
      name: src_tr_width
      bit_offset: 8
      bit_width: 3
      description: Source transfer width
      enum_values:
        0: width_8
        1: width_16
        2: width_32
        3: width_64
        4: width_128
        5: width_256
        6: width_512
    - !Field
      name: dst_tr_width
      bit_offset: 11
      bit_width: 3
      description: Destination transfer width
    - !Field
      name: src_msize
      bit_offset: 14
      bit_width: 4
      description: Source burst transaction length
      enum_values:
        0: length_1
        1: length_4
        2: length_8
        3: length_16
        4: length_32
        5: length_64
        6: length_128
        7: length_256
        8: length_512
        9: length_1024
    - !Field
      name: dst_msize
      bit_offset: 18
      bit_width: 4
      description: Destination burst transaction length
    - !Field
      name: nonposted_lastwrite_en
      bit_offset: 30
      bit_width: 1
      description: Non Posted Last Write Enable (posted writes may be used till the
        end of the block)
    - !Field
      name: arlen_en
      bit_offset: 38
      bit_width: 1
      description: Source burst length enable
    - !Field
      name: arlen
      bit_offset: 39
      bit_width: 8
      description: Source burst length
    - !Field
      name: awlen_en
      bit_offset: 47
      bit_width: 1
      description: Destination burst length enable
    - !Field
      name: awlen
      bit_offset: 48
      bit_width: 8
      description: Destination burst length
    - !Field
      name: src_stat_en
      bit_offset: 56
      bit_width: 1
      description: Source status enable
    - !Field
      name: dst_stat_en
      bit_offset: 57
      bit_width: 1
      description: Destination status enable
    - !Field
      name: ioc_blktfr
      bit_offset: 58
      bit_width: 1
      description: Interrupt completion of block transfer
    - !Field
      name: shadowreg_or_lli_last
      bit_offset: 62
      bit_width: 1
      description: Last shadow linked list item (indicates shadowreg/LLI content is
        the last one)
    - !Field
      name: shadowreg_or_lli_valid
      bit_offset: 63
      bit_width: 1
      description: last shadow linked list item valid (indicate shadowreg/LLI content
        is valid)
  - !Register
    name: channel[3]_cfg
    addr: 0x50000420
    size_bits: 64
    description: Configure Register
    fields:
    - !Field
      name: src_multblk_type
      bit_offset: 0
      bit_width: 2
      description: Source multi-block transfer type
      enum_values:
        0: contiguous
        1: reload
        2: shadow_register
        3: linked_list
    - !Field
      name: dst_multblk_type
      bit_offset: 2
      bit_width: 2
      description: Destination multi-block transfer type
    - !Field
      name: tt_fc
      bit_offset: 32
      bit_width: 3
      description: Transfer type and flow control
      enum_values:
        0: mem2mem_dma
        1: mem2prf_dma
        2: prf2mem_dma
        3: prf2prf_dma
        4: prf2mem_prf
        5: prf2prf_srcprf
        6: mem2prf_prf
        7: prf2prf_dstprf
    - !Field
      name: hs_sel_src
      bit_offset: 35
      bit_width: 1
      description: Source software or hardware handshaking select
      enum_values:
        0: hardware
        1: software
    - !Field
      name: hs_sel_dst
      bit_offset: 36
      bit_width: 1
      description: Destination software or hardware handshaking select
    - !Field
      name: src_hwhs_pol
      bit_offset: 37
      bit_width: 1
      description: Source hardware handshaking interface polarity
      enum_values:
        0: active_high
        1: active_low
    - !Field
      name: dst_hwhs_pol
      bit_offset: 38
      bit_width: 1
      description: Destination hardware handshaking interface polarity
    - !Field
      name: src_per
      bit_offset: 39
      bit_width: 4
      description: Assign a hardware handshaking interface to source of channel
    - !Field
      name: dst_per
      bit_offset: 44
      bit_width: 4
      description: Assign a hardware handshaking interface to destination of channel
    - !Field
      name: ch_prior
      bit_offset: 49
      bit_width: 3
      description: Channel priority (7 is highest, 0 is lowest)
    - !Field
      name: lock_ch
      bit_offset: 52
      bit_width: 1
      description: Channel lock bit
    - !Field
      name: lock_ch_l
      bit_offset: 53
      bit_width: 2
      description: Channel lock level
      enum_values:
        0: dma_transfer
        1: block_transfer
        2: transaction
    - !Field
      name: src_osr_lmt
      bit_offset: 55
      bit_width: 4
      description: Source outstanding request limit
    - !Field
      name: dst_osr_lmt
      bit_offset: 59
      bit_width: 4
      description: Destination outstanding request limit
  - !Register
    name: channel[3]_llp
    addr: 0x50000428
    size_bits: 64
    description: Linked List Pointer register
    fields:
    - !Field
      name: lms
      bit_offset: 0
      bit_width: 1
      description: LLI master select
    - !Field
      name: loc
      bit_offset: 6
      bit_width: 58
      description: Starting address memeory of LLI block
  - !Register
    name: channel[3]_status
    addr: 0x50000430
    size_bits: 64
    description: Channel Status Register
    fields:
    - !Field
      name: cmpltd_blk_size
      bit_offset: 0
      bit_width: 22
      description: Completed block transfer size
  - !Register
    name: channel[3]_swhssrc
    addr: 0x50000438
    size_bits: 64
    description: Channel Software handshake Source Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel source
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel source
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel source
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[3]_swhsdst
    addr: 0x50000440
    size_bits: 64
    description: Channel Software handshake Destination Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel destination
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel destination
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel destination
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[3]_blk_tfr
    addr: 0x50000448
    size_bits: 64
    description: Channel Block Transfer Resume Request Register
    fields:
    - !Field
      name: resumereq
      bit_offset: 0
      bit_width: 1
      description: Block transfer resume request
  - !Register
    name: channel[3]_axi_id
    addr: 0x50000450
    size_bits: 64
    description: Channel AXI ID Register
  - !Register
    name: channel[3]_axi_qos
    addr: 0x50000458
    size_bits: 64
    description: AXI QOS Register
  - !Register
    name: channel[3]_intstatus_en
    addr: 0x50000480
    size_bits: 64
    description: Interrupt Status Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[3]_intstatus
    addr: 0x50000488
    size_bits: 64
    description: Channel Interrupt Status Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[3]_intsignal_en
    addr: 0x50000490
    size_bits: 64
    description: Interrupt Signal Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[3]_intclear
    addr: 0x50000498
    size_bits: 64
    description: Interrupt Clear Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[3]__reserved
    addr: 0x500004f8
    size_bits: 64
    description: Padding to make structure size 256 bytes so that channels[] is an
      array
  - !Register
    name: channel[4]_sar
    addr: 0x50000500
    size_bits: 64
    description: SAR Address Register
  - !Register
    name: channel[4]_dar
    addr: 0x50000508
    size_bits: 64
    description: DAR Address Register
  - !Register
    name: channel[4]_block_ts
    addr: 0x50000510
    size_bits: 64
    description: Block Transfer Size Register
    fields:
    - !Field
      name: block_ts
      bit_offset: 0
      bit_width: 22
      description: Block transfer size
  - !Register
    name: channel[4]_ctl
    addr: 0x50000518
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: sms
      bit_offset: 0
      bit_width: 1
      description: Source master select
      enum_values:
        0: axi_master_1
        1: axi_master_2
    - !Field
      name: dms
      bit_offset: 2
      bit_width: 1
      description: Destination master select
    - !Field
      name: sinc
      bit_offset: 4
      bit_width: 1
      description: Source address increment
      enum_values:
        0: increment
        1: nochange
    - !Field
      name: dinc
      bit_offset: 6
      bit_width: 1
      description: Destination address increment
    - !Field
      name: src_tr_width
      bit_offset: 8
      bit_width: 3
      description: Source transfer width
      enum_values:
        0: width_8
        1: width_16
        2: width_32
        3: width_64
        4: width_128
        5: width_256
        6: width_512
    - !Field
      name: dst_tr_width
      bit_offset: 11
      bit_width: 3
      description: Destination transfer width
    - !Field
      name: src_msize
      bit_offset: 14
      bit_width: 4
      description: Source burst transaction length
      enum_values:
        0: length_1
        1: length_4
        2: length_8
        3: length_16
        4: length_32
        5: length_64
        6: length_128
        7: length_256
        8: length_512
        9: length_1024
    - !Field
      name: dst_msize
      bit_offset: 18
      bit_width: 4
      description: Destination burst transaction length
    - !Field
      name: nonposted_lastwrite_en
      bit_offset: 30
      bit_width: 1
      description: Non Posted Last Write Enable (posted writes may be used till the
        end of the block)
    - !Field
      name: arlen_en
      bit_offset: 38
      bit_width: 1
      description: Source burst length enable
    - !Field
      name: arlen
      bit_offset: 39
      bit_width: 8
      description: Source burst length
    - !Field
      name: awlen_en
      bit_offset: 47
      bit_width: 1
      description: Destination burst length enable
    - !Field
      name: awlen
      bit_offset: 48
      bit_width: 8
      description: Destination burst length
    - !Field
      name: src_stat_en
      bit_offset: 56
      bit_width: 1
      description: Source status enable
    - !Field
      name: dst_stat_en
      bit_offset: 57
      bit_width: 1
      description: Destination status enable
    - !Field
      name: ioc_blktfr
      bit_offset: 58
      bit_width: 1
      description: Interrupt completion of block transfer
    - !Field
      name: shadowreg_or_lli_last
      bit_offset: 62
      bit_width: 1
      description: Last shadow linked list item (indicates shadowreg/LLI content is
        the last one)
    - !Field
      name: shadowreg_or_lli_valid
      bit_offset: 63
      bit_width: 1
      description: last shadow linked list item valid (indicate shadowreg/LLI content
        is valid)
  - !Register
    name: channel[4]_cfg
    addr: 0x50000520
    size_bits: 64
    description: Configure Register
    fields:
    - !Field
      name: src_multblk_type
      bit_offset: 0
      bit_width: 2
      description: Source multi-block transfer type
      enum_values:
        0: contiguous
        1: reload
        2: shadow_register
        3: linked_list
    - !Field
      name: dst_multblk_type
      bit_offset: 2
      bit_width: 2
      description: Destination multi-block transfer type
    - !Field
      name: tt_fc
      bit_offset: 32
      bit_width: 3
      description: Transfer type and flow control
      enum_values:
        0: mem2mem_dma
        1: mem2prf_dma
        2: prf2mem_dma
        3: prf2prf_dma
        4: prf2mem_prf
        5: prf2prf_srcprf
        6: mem2prf_prf
        7: prf2prf_dstprf
    - !Field
      name: hs_sel_src
      bit_offset: 35
      bit_width: 1
      description: Source software or hardware handshaking select
      enum_values:
        0: hardware
        1: software
    - !Field
      name: hs_sel_dst
      bit_offset: 36
      bit_width: 1
      description: Destination software or hardware handshaking select
    - !Field
      name: src_hwhs_pol
      bit_offset: 37
      bit_width: 1
      description: Source hardware handshaking interface polarity
      enum_values:
        0: active_high
        1: active_low
    - !Field
      name: dst_hwhs_pol
      bit_offset: 38
      bit_width: 1
      description: Destination hardware handshaking interface polarity
    - !Field
      name: src_per
      bit_offset: 39
      bit_width: 4
      description: Assign a hardware handshaking interface to source of channel
    - !Field
      name: dst_per
      bit_offset: 44
      bit_width: 4
      description: Assign a hardware handshaking interface to destination of channel
    - !Field
      name: ch_prior
      bit_offset: 49
      bit_width: 3
      description: Channel priority (7 is highest, 0 is lowest)
    - !Field
      name: lock_ch
      bit_offset: 52
      bit_width: 1
      description: Channel lock bit
    - !Field
      name: lock_ch_l
      bit_offset: 53
      bit_width: 2
      description: Channel lock level
      enum_values:
        0: dma_transfer
        1: block_transfer
        2: transaction
    - !Field
      name: src_osr_lmt
      bit_offset: 55
      bit_width: 4
      description: Source outstanding request limit
    - !Field
      name: dst_osr_lmt
      bit_offset: 59
      bit_width: 4
      description: Destination outstanding request limit
  - !Register
    name: channel[4]_llp
    addr: 0x50000528
    size_bits: 64
    description: Linked List Pointer register
    fields:
    - !Field
      name: lms
      bit_offset: 0
      bit_width: 1
      description: LLI master select
    - !Field
      name: loc
      bit_offset: 6
      bit_width: 58
      description: Starting address memeory of LLI block
  - !Register
    name: channel[4]_status
    addr: 0x50000530
    size_bits: 64
    description: Channel Status Register
    fields:
    - !Field
      name: cmpltd_blk_size
      bit_offset: 0
      bit_width: 22
      description: Completed block transfer size
  - !Register
    name: channel[4]_swhssrc
    addr: 0x50000538
    size_bits: 64
    description: Channel Software handshake Source Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel source
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel source
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel source
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[4]_swhsdst
    addr: 0x50000540
    size_bits: 64
    description: Channel Software handshake Destination Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel destination
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel destination
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel destination
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[4]_blk_tfr
    addr: 0x50000548
    size_bits: 64
    description: Channel Block Transfer Resume Request Register
    fields:
    - !Field
      name: resumereq
      bit_offset: 0
      bit_width: 1
      description: Block transfer resume request
  - !Register
    name: channel[4]_axi_id
    addr: 0x50000550
    size_bits: 64
    description: Channel AXI ID Register
  - !Register
    name: channel[4]_axi_qos
    addr: 0x50000558
    size_bits: 64
    description: AXI QOS Register
  - !Register
    name: channel[4]_intstatus_en
    addr: 0x50000580
    size_bits: 64
    description: Interrupt Status Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[4]_intstatus
    addr: 0x50000588
    size_bits: 64
    description: Channel Interrupt Status Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[4]_intsignal_en
    addr: 0x50000590
    size_bits: 64
    description: Interrupt Signal Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[4]_intclear
    addr: 0x50000598
    size_bits: 64
    description: Interrupt Clear Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[4]__reserved
    addr: 0x500005f8
    size_bits: 64
    description: Padding to make structure size 256 bytes so that channels[] is an
      array
  - !Register
    name: channel[5]_sar
    addr: 0x50000600
    size_bits: 64
    description: SAR Address Register
  - !Register
    name: channel[5]_dar
    addr: 0x50000608
    size_bits: 64
    description: DAR Address Register
  - !Register
    name: channel[5]_block_ts
    addr: 0x50000610
    size_bits: 64
    description: Block Transfer Size Register
    fields:
    - !Field
      name: block_ts
      bit_offset: 0
      bit_width: 22
      description: Block transfer size
  - !Register
    name: channel[5]_ctl
    addr: 0x50000618
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: sms
      bit_offset: 0
      bit_width: 1
      description: Source master select
      enum_values:
        0: axi_master_1
        1: axi_master_2
    - !Field
      name: dms
      bit_offset: 2
      bit_width: 1
      description: Destination master select
    - !Field
      name: sinc
      bit_offset: 4
      bit_width: 1
      description: Source address increment
      enum_values:
        0: increment
        1: nochange
    - !Field
      name: dinc
      bit_offset: 6
      bit_width: 1
      description: Destination address increment
    - !Field
      name: src_tr_width
      bit_offset: 8
      bit_width: 3
      description: Source transfer width
      enum_values:
        0: width_8
        1: width_16
        2: width_32
        3: width_64
        4: width_128
        5: width_256
        6: width_512
    - !Field
      name: dst_tr_width
      bit_offset: 11
      bit_width: 3
      description: Destination transfer width
    - !Field
      name: src_msize
      bit_offset: 14
      bit_width: 4
      description: Source burst transaction length
      enum_values:
        0: length_1
        1: length_4
        2: length_8
        3: length_16
        4: length_32
        5: length_64
        6: length_128
        7: length_256
        8: length_512
        9: length_1024
    - !Field
      name: dst_msize
      bit_offset: 18
      bit_width: 4
      description: Destination burst transaction length
    - !Field
      name: nonposted_lastwrite_en
      bit_offset: 30
      bit_width: 1
      description: Non Posted Last Write Enable (posted writes may be used till the
        end of the block)
    - !Field
      name: arlen_en
      bit_offset: 38
      bit_width: 1
      description: Source burst length enable
    - !Field
      name: arlen
      bit_offset: 39
      bit_width: 8
      description: Source burst length
    - !Field
      name: awlen_en
      bit_offset: 47
      bit_width: 1
      description: Destination burst length enable
    - !Field
      name: awlen
      bit_offset: 48
      bit_width: 8
      description: Destination burst length
    - !Field
      name: src_stat_en
      bit_offset: 56
      bit_width: 1
      description: Source status enable
    - !Field
      name: dst_stat_en
      bit_offset: 57
      bit_width: 1
      description: Destination status enable
    - !Field
      name: ioc_blktfr
      bit_offset: 58
      bit_width: 1
      description: Interrupt completion of block transfer
    - !Field
      name: shadowreg_or_lli_last
      bit_offset: 62
      bit_width: 1
      description: Last shadow linked list item (indicates shadowreg/LLI content is
        the last one)
    - !Field
      name: shadowreg_or_lli_valid
      bit_offset: 63
      bit_width: 1
      description: last shadow linked list item valid (indicate shadowreg/LLI content
        is valid)
  - !Register
    name: channel[5]_cfg
    addr: 0x50000620
    size_bits: 64
    description: Configure Register
    fields:
    - !Field
      name: src_multblk_type
      bit_offset: 0
      bit_width: 2
      description: Source multi-block transfer type
      enum_values:
        0: contiguous
        1: reload
        2: shadow_register
        3: linked_list
    - !Field
      name: dst_multblk_type
      bit_offset: 2
      bit_width: 2
      description: Destination multi-block transfer type
    - !Field
      name: tt_fc
      bit_offset: 32
      bit_width: 3
      description: Transfer type and flow control
      enum_values:
        0: mem2mem_dma
        1: mem2prf_dma
        2: prf2mem_dma
        3: prf2prf_dma
        4: prf2mem_prf
        5: prf2prf_srcprf
        6: mem2prf_prf
        7: prf2prf_dstprf
    - !Field
      name: hs_sel_src
      bit_offset: 35
      bit_width: 1
      description: Source software or hardware handshaking select
      enum_values:
        0: hardware
        1: software
    - !Field
      name: hs_sel_dst
      bit_offset: 36
      bit_width: 1
      description: Destination software or hardware handshaking select
    - !Field
      name: src_hwhs_pol
      bit_offset: 37
      bit_width: 1
      description: Source hardware handshaking interface polarity
      enum_values:
        0: active_high
        1: active_low
    - !Field
      name: dst_hwhs_pol
      bit_offset: 38
      bit_width: 1
      description: Destination hardware handshaking interface polarity
    - !Field
      name: src_per
      bit_offset: 39
      bit_width: 4
      description: Assign a hardware handshaking interface to source of channel
    - !Field
      name: dst_per
      bit_offset: 44
      bit_width: 4
      description: Assign a hardware handshaking interface to destination of channel
    - !Field
      name: ch_prior
      bit_offset: 49
      bit_width: 3
      description: Channel priority (7 is highest, 0 is lowest)
    - !Field
      name: lock_ch
      bit_offset: 52
      bit_width: 1
      description: Channel lock bit
    - !Field
      name: lock_ch_l
      bit_offset: 53
      bit_width: 2
      description: Channel lock level
      enum_values:
        0: dma_transfer
        1: block_transfer
        2: transaction
    - !Field
      name: src_osr_lmt
      bit_offset: 55
      bit_width: 4
      description: Source outstanding request limit
    - !Field
      name: dst_osr_lmt
      bit_offset: 59
      bit_width: 4
      description: Destination outstanding request limit
  - !Register
    name: channel[5]_llp
    addr: 0x50000628
    size_bits: 64
    description: Linked List Pointer register
    fields:
    - !Field
      name: lms
      bit_offset: 0
      bit_width: 1
      description: LLI master select
    - !Field
      name: loc
      bit_offset: 6
      bit_width: 58
      description: Starting address memeory of LLI block
  - !Register
    name: channel[5]_status
    addr: 0x50000630
    size_bits: 64
    description: Channel Status Register
    fields:
    - !Field
      name: cmpltd_blk_size
      bit_offset: 0
      bit_width: 22
      description: Completed block transfer size
  - !Register
    name: channel[5]_swhssrc
    addr: 0x50000638
    size_bits: 64
    description: Channel Software handshake Source Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel source
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel source
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel source
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[5]_swhsdst
    addr: 0x50000640
    size_bits: 64
    description: Channel Software handshake Destination Register
    fields:
    - !Field
      name: req
      bit_offset: 0
      bit_width: 1
      description: Software handshake request for channel destination
    - !Field
      name: req_we
      bit_offset: 1
      bit_width: 1
      description: Write enable bit for software handshake request
    - !Field
      name: sglreq
      bit_offset: 2
      bit_width: 1
      description: Software handshake single request for channel destination
    - !Field
      name: sglreq_we
      bit_offset: 3
      bit_width: 1
      description: Write enable bit for software handshake
    - !Field
      name: lst
      bit_offset: 4
      bit_width: 1
      description: Software handshake last request for channel destination
    - !Field
      name: lst_we
      bit_offset: 5
      bit_width: 1
      description: Write enable bit for software handshake last request
  - !Register
    name: channel[5]_blk_tfr
    addr: 0x50000648
    size_bits: 64
    description: Channel Block Transfer Resume Request Register
    fields:
    - !Field
      name: resumereq
      bit_offset: 0
      bit_width: 1
      description: Block transfer resume request
  - !Register
    name: channel[5]_axi_id
    addr: 0x50000650
    size_bits: 64
    description: Channel AXI ID Register
  - !Register
    name: channel[5]_axi_qos
    addr: 0x50000658
    size_bits: 64
    description: AXI QOS Register
  - !Register
    name: channel[5]_intstatus_en
    addr: 0x50000680
    size_bits: 64
    description: Interrupt Status Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[5]_intstatus
    addr: 0x50000688
    size_bits: 64
    description: Channel Interrupt Status Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[5]_intsignal_en
    addr: 0x50000690
    size_bits: 64
    description: Interrupt Signal Enable Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[5]_intclear
    addr: 0x50000698
    size_bits: 64
    description: Interrupt Clear Register
    fields:
    - !Field
      name: block_tfr_done
      bit_offset: 0
      bit_width: 1
      description: Block transfer done
    - !Field
      name: tfr_done
      bit_offset: 1
      bit_width: 1
      description: Transfer done
    - !Field
      name: src_transcomp
      bit_offset: 3
      bit_width: 1
      description: Source transaction complete
    - !Field
      name: dst_transcomp
      bit_offset: 4
      bit_width: 1
      description: Destination transaction complete
    - !Field
      name: src_dec_err
      bit_offset: 5
      bit_width: 1
      description: Source Decode Error
    - !Field
      name: dst_dec_err
      bit_offset: 6
      bit_width: 1
      description: Destination Decode Error
    - !Field
      name: src_slv_err
      bit_offset: 7
      bit_width: 1
      description: Source Slave Error
    - !Field
      name: dst_slv_err
      bit_offset: 8
      bit_width: 1
      description: Destination Slave Error
    - !Field
      name: lli_rd_dec_err
      bit_offset: 9
      bit_width: 1
      description: LLI Read Decode Error Status Enable
    - !Field
      name: lli_wr_dec_err
      bit_offset: 10
      bit_width: 1
      description: LLI WRITE Decode Error
    - !Field
      name: lli_rd_slv_err
      bit_offset: 11
      bit_width: 1
      description: LLI Read Slave Error
    - !Field
      name: lli_wr_slv_err
      bit_offset: 12
      bit_width: 1
      description: LLI WRITE Slave Error
  - !Register
    name: channel[5]__reserved
    addr: 0x500006f8
    size_bits: 64
    description: Padding to make structure size 256 bytes so that channels[] is an
      array
- !Module
  name: GPIO
  description: General Purpose Input/Output Interface
  base_addr: 0x50200000
  size: 0x6c
  registers:
  - !Register
    name: data_output
    addr: 0x50200000
    size_bits: 32
    description: Data (output) registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: direction
    addr: 0x50200004
    size_bits: 32
    description: Data direction registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
      enum_values:
        0: input
        1: output
  - !Register
    name: source
    addr: 0x50200008
    size_bits: 32
    description: Data source registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_enable
    addr: 0x50200030
    size_bits: 32
    description: Interrupt enable/disable registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_mask
    addr: 0x50200034
    size_bits: 32
    description: Interrupt mask registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_level
    addr: 0x50200038
    size_bits: 32
    description: Interrupt level registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_polarity
    addr: 0x5020003c
    size_bits: 32
    description: Interrupt polarity registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_status
    addr: 0x50200040
    size_bits: 32
    description: Interrupt status registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_status_raw
    addr: 0x50200044
    size_bits: 32
    description: Raw interrupt status registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_debounce
    addr: 0x50200048
    size_bits: 32
    description: Interrupt debounce registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_clear
    addr: 0x5020004c
    size_bits: 32
    description: Registers for clearing interrupts
    read_allowed: true
    write_allowed: true
  - !Register
    name: data_input
    addr: 0x50200050
    size_bits: 32
    description: External port (data input) registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pin%s
      bit_offset: 0
      bit_width: 1
  - !Register
    name: sync_level
    addr: 0x50200060
    size_bits: 32
    description: Sync level registers
    read_allowed: true
    write_allowed: true
  - !Register
    name: id_code
    addr: 0x50200064
    size_bits: 32
    description: ID code
    read_allowed: true
    write_allowed: true
  - !Register
    name: interrupt_bothedge
    addr: 0x50200068
    size_bits: 32
    description: Interrupt both edge type
    read_allowed: true
    write_allowed: true
- !Module
  name: UART1
  description: Universal Asynchronous Receiver-Transmitter 1
  base_addr: 0x50210000
  size: 0x100
  registers:
  - !Register
    name: rbr_dll_thr
    addr: 0x50210000
    size_bits: 32
    description: Receive Buffer Register / Divisor Latch (Low) / Transmit Holding
      Register (depending on context and R/W)
    read_allowed: true
    write_allowed: true
  - !Register
    name: dlh_ier
    addr: 0x50210004
    size_bits: 32
    description: Divisor Latch (High) / Interrupt Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: fcr_iir
    addr: 0x50210008
    size_bits: 32
    description: FIFO Control Register / Interrupt Identification Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lcr
    addr: 0x5021000c
    size_bits: 32
    description: Line Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: mcr
    addr: 0x50210010
    size_bits: 32
    description: Modem Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lsr
    addr: 0x50210014
    size_bits: 32
    description: Line Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msr
    addr: 0x50210018
    size_bits: 32
    description: Modem Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: scr
    addr: 0x5021001c
    size_bits: 32
    description: Scratchpad Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lpdll
    addr: 0x50210020
    size_bits: 32
    description: Low Power Divisor Latch (Low) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lpdlh
    addr: 0x50210024
    size_bits: 32
    description: Low Power Divisor Latch (High) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: far
    addr: 0x50210070
    size_bits: 32
    description: FIFO Access Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tfr
    addr: 0x50210074
    size_bits: 32
    description: Transmit FIFO Read Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rfw
    addr: 0x50210078
    size_bits: 32
    description: Receive FIFO Write Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: usr
    addr: 0x5021007c
    size_bits: 32
    description: UART Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tfl
    addr: 0x50210080
    size_bits: 32
    description: Transmit FIFO Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: rfl
    addr: 0x50210084
    size_bits: 32
    description: Receive FIFO Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: srr
    addr: 0x50210088
    size_bits: 32
    description: Software Reset Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: srts
    addr: 0x5021008c
    size_bits: 32
    description: Shadow Request to Send Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sbcr
    addr: 0x50210090
    size_bits: 32
    description: Shadow Break Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sdmam
    addr: 0x50210094
    size_bits: 32
    description: Shadow DMA Mode
    read_allowed: true
    write_allowed: true
  - !Register
    name: sfe
    addr: 0x50210098
    size_bits: 32
    description: Shadow FIFO Enable
    read_allowed: true
    write_allowed: true
  - !Register
    name: srt
    addr: 0x5021009c
    size_bits: 32
    description: Shadow RCVR Trigger Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: stet
    addr: 0x502100a0
    size_bits: 32
    description: Shadow TX Empty Trigger Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: htx
    addr: 0x502100a4
    size_bits: 32
    description: Halt TX Regster
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmasa
    addr: 0x502100a8
    size_bits: 32
    description: DMA Software Acknowledge Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tcr
    addr: 0x502100ac
    size_bits: 32
    description: Transfer Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: de_en
    addr: 0x502100b0
    size_bits: 32
    description: DE Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: re_en
    addr: 0x502100b4
    size_bits: 32
    description: RE Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: det
    addr: 0x502100b8
    size_bits: 32
    description: DE Assertion Time Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tat
    addr: 0x502100bc
    size_bits: 32
    description: Turn-Around Time Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dlf
    addr: 0x502100c0
    size_bits: 32
    description: Divisor Latch (Fractional) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rar
    addr: 0x502100c4
    size_bits: 32
    description: Receive-Mode Address Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tar
    addr: 0x502100c8
    size_bits: 32
    description: Transmit-Mode Address Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lcr_ext
    addr: 0x502100cc
    size_bits: 32
    description: Line Control Register (Extended)
    read_allowed: true
    write_allowed: true
  - !Register
    name: cpr
    addr: 0x502100f4
    size_bits: 32
    description: Component Parameter Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ucv
    addr: 0x502100f8
    size_bits: 32
    description: UART Component Version
    read_allowed: true
    write_allowed: true
  - !Register
    name: ctr
    addr: 0x502100fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: srbr_sthr[0]
    addr: 0x50210030
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[2]
    addr: 0x50210038
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[4]
    addr: 0x50210040
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[6]
    addr: 0x50210048
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[8]
    addr: 0x50210050
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[10]
    addr: 0x50210058
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[12]
    addr: 0x50210060
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[14]
    addr: 0x50210068
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
- !Module
  name: UART2
  description: Universal Asynchronous Receiver-Transmitter 2
  base_addr: 0x50220000
  size: 0x100
  registers:
  - !Register
    name: rbr_dll_thr
    addr: 0x50220000
    size_bits: 32
    description: Receive Buffer Register / Divisor Latch (Low) / Transmit Holding
      Register (depending on context and R/W)
    read_allowed: true
    write_allowed: true
  - !Register
    name: dlh_ier
    addr: 0x50220004
    size_bits: 32
    description: Divisor Latch (High) / Interrupt Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: fcr_iir
    addr: 0x50220008
    size_bits: 32
    description: FIFO Control Register / Interrupt Identification Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lcr
    addr: 0x5022000c
    size_bits: 32
    description: Line Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: mcr
    addr: 0x50220010
    size_bits: 32
    description: Modem Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lsr
    addr: 0x50220014
    size_bits: 32
    description: Line Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msr
    addr: 0x50220018
    size_bits: 32
    description: Modem Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: scr
    addr: 0x5022001c
    size_bits: 32
    description: Scratchpad Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lpdll
    addr: 0x50220020
    size_bits: 32
    description: Low Power Divisor Latch (Low) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lpdlh
    addr: 0x50220024
    size_bits: 32
    description: Low Power Divisor Latch (High) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: far
    addr: 0x50220070
    size_bits: 32
    description: FIFO Access Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tfr
    addr: 0x50220074
    size_bits: 32
    description: Transmit FIFO Read Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rfw
    addr: 0x50220078
    size_bits: 32
    description: Receive FIFO Write Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: usr
    addr: 0x5022007c
    size_bits: 32
    description: UART Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tfl
    addr: 0x50220080
    size_bits: 32
    description: Transmit FIFO Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: rfl
    addr: 0x50220084
    size_bits: 32
    description: Receive FIFO Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: srr
    addr: 0x50220088
    size_bits: 32
    description: Software Reset Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: srts
    addr: 0x5022008c
    size_bits: 32
    description: Shadow Request to Send Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sbcr
    addr: 0x50220090
    size_bits: 32
    description: Shadow Break Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sdmam
    addr: 0x50220094
    size_bits: 32
    description: Shadow DMA Mode
    read_allowed: true
    write_allowed: true
  - !Register
    name: sfe
    addr: 0x50220098
    size_bits: 32
    description: Shadow FIFO Enable
    read_allowed: true
    write_allowed: true
  - !Register
    name: srt
    addr: 0x5022009c
    size_bits: 32
    description: Shadow RCVR Trigger Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: stet
    addr: 0x502200a0
    size_bits: 32
    description: Shadow TX Empty Trigger Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: htx
    addr: 0x502200a4
    size_bits: 32
    description: Halt TX Regster
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmasa
    addr: 0x502200a8
    size_bits: 32
    description: DMA Software Acknowledge Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tcr
    addr: 0x502200ac
    size_bits: 32
    description: Transfer Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: de_en
    addr: 0x502200b0
    size_bits: 32
    description: DE Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: re_en
    addr: 0x502200b4
    size_bits: 32
    description: RE Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: det
    addr: 0x502200b8
    size_bits: 32
    description: DE Assertion Time Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tat
    addr: 0x502200bc
    size_bits: 32
    description: Turn-Around Time Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dlf
    addr: 0x502200c0
    size_bits: 32
    description: Divisor Latch (Fractional) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rar
    addr: 0x502200c4
    size_bits: 32
    description: Receive-Mode Address Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tar
    addr: 0x502200c8
    size_bits: 32
    description: Transmit-Mode Address Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lcr_ext
    addr: 0x502200cc
    size_bits: 32
    description: Line Control Register (Extended)
    read_allowed: true
    write_allowed: true
  - !Register
    name: cpr
    addr: 0x502200f4
    size_bits: 32
    description: Component Parameter Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ucv
    addr: 0x502200f8
    size_bits: 32
    description: UART Component Version
    read_allowed: true
    write_allowed: true
  - !Register
    name: ctr
    addr: 0x502200fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: srbr_sthr[0]
    addr: 0x50220030
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[2]
    addr: 0x50220038
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[4]
    addr: 0x50220040
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[6]
    addr: 0x50220048
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[8]
    addr: 0x50220050
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[10]
    addr: 0x50220058
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[12]
    addr: 0x50220060
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[14]
    addr: 0x50220068
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
- !Module
  name: UART3
  description: Universal Asynchronous Receiver-Transmitter 3
  base_addr: 0x50230000
  size: 0x100
  registers:
  - !Register
    name: rbr_dll_thr
    addr: 0x50230000
    size_bits: 32
    description: Receive Buffer Register / Divisor Latch (Low) / Transmit Holding
      Register (depending on context and R/W)
    read_allowed: true
    write_allowed: true
  - !Register
    name: dlh_ier
    addr: 0x50230004
    size_bits: 32
    description: Divisor Latch (High) / Interrupt Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: fcr_iir
    addr: 0x50230008
    size_bits: 32
    description: FIFO Control Register / Interrupt Identification Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lcr
    addr: 0x5023000c
    size_bits: 32
    description: Line Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: mcr
    addr: 0x50230010
    size_bits: 32
    description: Modem Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lsr
    addr: 0x50230014
    size_bits: 32
    description: Line Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msr
    addr: 0x50230018
    size_bits: 32
    description: Modem Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: scr
    addr: 0x5023001c
    size_bits: 32
    description: Scratchpad Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lpdll
    addr: 0x50230020
    size_bits: 32
    description: Low Power Divisor Latch (Low) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lpdlh
    addr: 0x50230024
    size_bits: 32
    description: Low Power Divisor Latch (High) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: far
    addr: 0x50230070
    size_bits: 32
    description: FIFO Access Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tfr
    addr: 0x50230074
    size_bits: 32
    description: Transmit FIFO Read Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rfw
    addr: 0x50230078
    size_bits: 32
    description: Receive FIFO Write Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: usr
    addr: 0x5023007c
    size_bits: 32
    description: UART Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tfl
    addr: 0x50230080
    size_bits: 32
    description: Transmit FIFO Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: rfl
    addr: 0x50230084
    size_bits: 32
    description: Receive FIFO Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: srr
    addr: 0x50230088
    size_bits: 32
    description: Software Reset Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: srts
    addr: 0x5023008c
    size_bits: 32
    description: Shadow Request to Send Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sbcr
    addr: 0x50230090
    size_bits: 32
    description: Shadow Break Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sdmam
    addr: 0x50230094
    size_bits: 32
    description: Shadow DMA Mode
    read_allowed: true
    write_allowed: true
  - !Register
    name: sfe
    addr: 0x50230098
    size_bits: 32
    description: Shadow FIFO Enable
    read_allowed: true
    write_allowed: true
  - !Register
    name: srt
    addr: 0x5023009c
    size_bits: 32
    description: Shadow RCVR Trigger Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: stet
    addr: 0x502300a0
    size_bits: 32
    description: Shadow TX Empty Trigger Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: htx
    addr: 0x502300a4
    size_bits: 32
    description: Halt TX Regster
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmasa
    addr: 0x502300a8
    size_bits: 32
    description: DMA Software Acknowledge Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tcr
    addr: 0x502300ac
    size_bits: 32
    description: Transfer Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: de_en
    addr: 0x502300b0
    size_bits: 32
    description: DE Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: re_en
    addr: 0x502300b4
    size_bits: 32
    description: RE Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: det
    addr: 0x502300b8
    size_bits: 32
    description: DE Assertion Time Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tat
    addr: 0x502300bc
    size_bits: 32
    description: Turn-Around Time Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dlf
    addr: 0x502300c0
    size_bits: 32
    description: Divisor Latch (Fractional) Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rar
    addr: 0x502300c4
    size_bits: 32
    description: Receive-Mode Address Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: tar
    addr: 0x502300c8
    size_bits: 32
    description: Transmit-Mode Address Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: lcr_ext
    addr: 0x502300cc
    size_bits: 32
    description: Line Control Register (Extended)
    read_allowed: true
    write_allowed: true
  - !Register
    name: cpr
    addr: 0x502300f4
    size_bits: 32
    description: Component Parameter Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ucv
    addr: 0x502300f8
    size_bits: 32
    description: UART Component Version
    read_allowed: true
    write_allowed: true
  - !Register
    name: ctr
    addr: 0x502300fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: srbr_sthr[0]
    addr: 0x50230030
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[2]
    addr: 0x50230038
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[4]
    addr: 0x50230040
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[6]
    addr: 0x50230048
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[8]
    addr: 0x50230050
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[10]
    addr: 0x50230058
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[12]
    addr: 0x50230060
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
  - !Register
    name: srbr_sthr[14]
    addr: 0x50230068
    size_bits: 64
    description: Shadow Receive Buffer Register / Shadow Transmit Holding Register
      (depending on R/W)
- !Module
  name: SPI0
  description: Serial Peripheral Interface 0 (master)
  base_addr: 0x52000000
  size: 0x11c
  registers:
  - !Register
    name: ctrlr0
    addr: 0x52000000
    size_bits: 32
    description: Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: work_mode
      bit_offset: 6
      bit_width: 2
      description: WORK_MODE
      enum_values:
        0: mode0
        1: mode1
        2: mode2
        3: mode3
    - !Field
      name: tmod
      bit_offset: 8
      bit_width: 2
      description: TRANSFER_MODE
      enum_values:
        0: trans_recv
        1: trans
        2: recv
        3: eerom
    - !Field
      name: frame_format
      bit_offset: 21
      bit_width: 2
      description: FRAME_FORMAT
      enum_values:
        0: standard
        1: dual
        2: quad
        3: octal
    - !Field
      name: data_length
      bit_offset: 16
      bit_width: 5
      description: DATA_BIT_LENGTH
  - !Register
    name: ctrlr1
    addr: 0x52000004
    size_bits: 32
    description: Control Register 1
    read_allowed: true
    write_allowed: true
  - !Register
    name: ssienr
    addr: 0x52000008
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: mwcr
    addr: 0x5200000c
    size_bits: 32
    description: Microwire Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ser
    addr: 0x52000010
    size_bits: 32
    description: Slave Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: baudr
    addr: 0x52000014
    size_bits: 32
    description: Baud Rate Select
    read_allowed: true
    write_allowed: true
  - !Register
    name: txftlr
    addr: 0x52000018
    size_bits: 32
    description: Transmit FIFO Threshold Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxftlr
    addr: 0x5200001c
    size_bits: 32
    description: Receive FIFO Threshold Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: txflr
    addr: 0x52000020
    size_bits: 32
    description: Transmit FIFO Level Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxflr
    addr: 0x52000024
    size_bits: 32
    description: Receive FIFO Level Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sr
    addr: 0x52000028
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: imr
    addr: 0x5200002c
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: isr
    addr: 0x52000030
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: risr
    addr: 0x52000034
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: txoicr
    addr: 0x52000038
    size_bits: 32
    description: Transmit FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxoicr
    addr: 0x5200003c
    size_bits: 32
    description: Receive FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxuicr
    addr: 0x52000040
    size_bits: 32
    description: Receive FIFO Underflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msticr
    addr: 0x52000044
    size_bits: 32
    description: Multi-Master Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: icr
    addr: 0x52000048
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmacr
    addr: 0x5200004c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmatdlr
    addr: 0x52000050
    size_bits: 32
    description: DMA Transmit Data Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmardlr
    addr: 0x52000054
    size_bits: 32
    description: DMA Receive Data Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: idr
    addr: 0x52000058
    size_bits: 32
    description: Identification Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ssic_version_id
    addr: 0x5200005c
    size_bits: 32
    description: DWC_ssi component version
    read_allowed: true
    write_allowed: true
  - !Register
    name: rx_sample_delay
    addr: 0x520000f0
    size_bits: 32
    description: RX Sample Delay Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: spi_ctrlr0
    addr: 0x520000f4
    size_bits: 32
    description: SPI Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: aitm
      bit_offset: 0
      bit_width: 2
      description: instruction_address_trans_mode
      enum_values:
        0: standard
        1: addr_standard
        2: as_frame_format
    - !Field
      name: addr_length
      bit_offset: 2
      bit_width: 4
      description: ADDR_LENGTH
    - !Field
      name: inst_length
      bit_offset: 8
      bit_width: 2
      description: INSTRUCTION_LENGTH
    - !Field
      name: wait_cycles
      bit_offset: 11
      bit_width: 5
      description: WAIT_CYCLES
  - !Register
    name: xip_mode_bits
    addr: 0x520000fc
    size_bits: 32
    description: XIP Mode bits
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_incr_inst
    addr: 0x52000100
    size_bits: 32
    description: XIP INCR transfer opcode
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_wrap_inst
    addr: 0x52000104
    size_bits: 32
    description: XIP WRAP transfer opcode
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_ctrl
    addr: 0x52000108
    size_bits: 32
    description: XIP Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_ser
    addr: 0x5200010c
    size_bits: 32
    description: XIP Slave Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xrxoicr
    addr: 0x52000110
    size_bits: 32
    description: XIP Receive FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_cnt_time_out
    addr: 0x52000114
    size_bits: 32
    description: XIP time out register for continuous transfers
    read_allowed: true
    write_allowed: true
  - !Register
    name: endian
    addr: 0x52000118
    size_bits: 32
    description: ENDIAN
    read_allowed: true
    write_allowed: true
  - !Register
    name: dr0
    addr: 0x52000060
    size_bits: 64
    description: Data Register
  - !Register
    name: dr2
    addr: 0x52000068
    size_bits: 64
    description: Data Register
  - !Register
    name: dr4
    addr: 0x52000070
    size_bits: 64
    description: Data Register
  - !Register
    name: dr6
    addr: 0x52000078
    size_bits: 64
    description: Data Register
  - !Register
    name: dr8
    addr: 0x52000080
    size_bits: 64
    description: Data Register
  - !Register
    name: dr10
    addr: 0x52000088
    size_bits: 64
    description: Data Register
  - !Register
    name: dr12
    addr: 0x52000090
    size_bits: 64
    description: Data Register
  - !Register
    name: dr14
    addr: 0x52000098
    size_bits: 64
    description: Data Register
  - !Register
    name: dr16
    addr: 0x520000a0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr18
    addr: 0x520000a8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr20
    addr: 0x520000b0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr22
    addr: 0x520000b8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr24
    addr: 0x520000c0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr26
    addr: 0x520000c8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr28
    addr: 0x520000d0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr30
    addr: 0x520000d8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr32
    addr: 0x520000e0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr34
    addr: 0x520000e8
    size_bits: 64
    description: Data Register
- !Module
  name: SPI1
  description: Serial Peripheral Interface 1 (master)
  base_addr: 0x53000000
  size: 0x11c
  registers:
  - !Register
    name: ctrlr0
    addr: 0x53000000
    size_bits: 32
    description: Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: work_mode
      bit_offset: 6
      bit_width: 2
      description: WORK_MODE
      enum_values:
        0: mode0
        1: mode1
        2: mode2
        3: mode3
    - !Field
      name: tmod
      bit_offset: 8
      bit_width: 2
      description: TRANSFER_MODE
      enum_values:
        0: trans_recv
        1: trans
        2: recv
        3: eerom
    - !Field
      name: frame_format
      bit_offset: 21
      bit_width: 2
      description: FRAME_FORMAT
      enum_values:
        0: standard
        1: dual
        2: quad
        3: octal
    - !Field
      name: data_length
      bit_offset: 16
      bit_width: 5
      description: DATA_BIT_LENGTH
  - !Register
    name: ctrlr1
    addr: 0x53000004
    size_bits: 32
    description: Control Register 1
    read_allowed: true
    write_allowed: true
  - !Register
    name: ssienr
    addr: 0x53000008
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: mwcr
    addr: 0x5300000c
    size_bits: 32
    description: Microwire Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ser
    addr: 0x53000010
    size_bits: 32
    description: Slave Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: baudr
    addr: 0x53000014
    size_bits: 32
    description: Baud Rate Select
    read_allowed: true
    write_allowed: true
  - !Register
    name: txftlr
    addr: 0x53000018
    size_bits: 32
    description: Transmit FIFO Threshold Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxftlr
    addr: 0x5300001c
    size_bits: 32
    description: Receive FIFO Threshold Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: txflr
    addr: 0x53000020
    size_bits: 32
    description: Transmit FIFO Level Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxflr
    addr: 0x53000024
    size_bits: 32
    description: Receive FIFO Level Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sr
    addr: 0x53000028
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: imr
    addr: 0x5300002c
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: isr
    addr: 0x53000030
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: risr
    addr: 0x53000034
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: txoicr
    addr: 0x53000038
    size_bits: 32
    description: Transmit FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxoicr
    addr: 0x5300003c
    size_bits: 32
    description: Receive FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxuicr
    addr: 0x53000040
    size_bits: 32
    description: Receive FIFO Underflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msticr
    addr: 0x53000044
    size_bits: 32
    description: Multi-Master Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: icr
    addr: 0x53000048
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmacr
    addr: 0x5300004c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmatdlr
    addr: 0x53000050
    size_bits: 32
    description: DMA Transmit Data Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmardlr
    addr: 0x53000054
    size_bits: 32
    description: DMA Receive Data Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: idr
    addr: 0x53000058
    size_bits: 32
    description: Identification Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ssic_version_id
    addr: 0x5300005c
    size_bits: 32
    description: DWC_ssi component version
    read_allowed: true
    write_allowed: true
  - !Register
    name: rx_sample_delay
    addr: 0x530000f0
    size_bits: 32
    description: RX Sample Delay Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: spi_ctrlr0
    addr: 0x530000f4
    size_bits: 32
    description: SPI Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: aitm
      bit_offset: 0
      bit_width: 2
      description: instruction_address_trans_mode
      enum_values:
        0: standard
        1: addr_standard
        2: as_frame_format
    - !Field
      name: addr_length
      bit_offset: 2
      bit_width: 4
      description: ADDR_LENGTH
    - !Field
      name: inst_length
      bit_offset: 8
      bit_width: 2
      description: INSTRUCTION_LENGTH
    - !Field
      name: wait_cycles
      bit_offset: 11
      bit_width: 5
      description: WAIT_CYCLES
  - !Register
    name: xip_mode_bits
    addr: 0x530000fc
    size_bits: 32
    description: XIP Mode bits
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_incr_inst
    addr: 0x53000100
    size_bits: 32
    description: XIP INCR transfer opcode
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_wrap_inst
    addr: 0x53000104
    size_bits: 32
    description: XIP WRAP transfer opcode
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_ctrl
    addr: 0x53000108
    size_bits: 32
    description: XIP Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_ser
    addr: 0x5300010c
    size_bits: 32
    description: XIP Slave Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xrxoicr
    addr: 0x53000110
    size_bits: 32
    description: XIP Receive FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_cnt_time_out
    addr: 0x53000114
    size_bits: 32
    description: XIP time out register for continuous transfers
    read_allowed: true
    write_allowed: true
  - !Register
    name: endian
    addr: 0x53000118
    size_bits: 32
    description: ENDIAN
    read_allowed: true
    write_allowed: true
  - !Register
    name: dr0
    addr: 0x53000060
    size_bits: 64
    description: Data Register
  - !Register
    name: dr2
    addr: 0x53000068
    size_bits: 64
    description: Data Register
  - !Register
    name: dr4
    addr: 0x53000070
    size_bits: 64
    description: Data Register
  - !Register
    name: dr6
    addr: 0x53000078
    size_bits: 64
    description: Data Register
  - !Register
    name: dr8
    addr: 0x53000080
    size_bits: 64
    description: Data Register
  - !Register
    name: dr10
    addr: 0x53000088
    size_bits: 64
    description: Data Register
  - !Register
    name: dr12
    addr: 0x53000090
    size_bits: 64
    description: Data Register
  - !Register
    name: dr14
    addr: 0x53000098
    size_bits: 64
    description: Data Register
  - !Register
    name: dr16
    addr: 0x530000a0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr18
    addr: 0x530000a8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr20
    addr: 0x530000b0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr22
    addr: 0x530000b8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr24
    addr: 0x530000c0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr26
    addr: 0x530000c8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr28
    addr: 0x530000d0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr30
    addr: 0x530000d8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr32
    addr: 0x530000e0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr34
    addr: 0x530000e8
    size_bits: 64
    description: Data Register
- !Module
  name: SPI2
  description: Serial Peripheral Interface 2 (slave)
  base_addr: 0x50240000
  size: 0x4
  registers:
  - !Register
    name: dummy
    addr: 0x50240000
    size_bits: 32
    description: 'Dummy register: this peripheral is not implemented yet'
    read_allowed: true
    write_allowed: true
- !Module
  name: SPI3
  description: Serial Peripheral Interface 3 (master)
  base_addr: 0x54000000
  size: 0x11c
  registers:
  - !Register
    name: ctrlr0
    addr: 0x54000000
    size_bits: 32
    description: Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data_length
      bit_offset: 0
      bit_width: 5
      description: DATA_BIT_LENGTH
    - !Field
      name: work_mode
      bit_offset: 8
      bit_width: 2
      description: WORK_MODE
      enum_values:
        0: mode0
        1: mode1
        2: mode2
        3: mode3
    - !Field
      name: tmod
      bit_offset: 10
      bit_width: 2
      description: TRANSFER_MODE
      enum_values:
        0: trans_recv
        1: trans
        2: recv
        3: eerom
    - !Field
      name: frame_format
      bit_offset: 22
      bit_width: 2
      description: FRAME_FORMAT
      enum_values:
        0: standard
        1: dual
        2: quad
        3: octal
  - !Register
    name: ctrlr1
    addr: 0x54000004
    size_bits: 32
    description: Control Register 1
    read_allowed: true
    write_allowed: true
  - !Register
    name: ssienr
    addr: 0x54000008
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: mwcr
    addr: 0x5400000c
    size_bits: 32
    description: Microwire Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ser
    addr: 0x54000010
    size_bits: 32
    description: Slave Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: baudr
    addr: 0x54000014
    size_bits: 32
    description: Baud Rate Select
    read_allowed: true
    write_allowed: true
  - !Register
    name: txftlr
    addr: 0x54000018
    size_bits: 32
    description: Transmit FIFO Threshold Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxftlr
    addr: 0x5400001c
    size_bits: 32
    description: Receive FIFO Threshold Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: txflr
    addr: 0x54000020
    size_bits: 32
    description: Transmit FIFO Level Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxflr
    addr: 0x54000024
    size_bits: 32
    description: Receive FIFO Level Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: sr
    addr: 0x54000028
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: imr
    addr: 0x5400002c
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: isr
    addr: 0x54000030
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: risr
    addr: 0x54000034
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: txoicr
    addr: 0x54000038
    size_bits: 32
    description: Transmit FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxoicr
    addr: 0x5400003c
    size_bits: 32
    description: Receive FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rxuicr
    addr: 0x54000040
    size_bits: 32
    description: Receive FIFO Underflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: msticr
    addr: 0x54000044
    size_bits: 32
    description: Multi-Master Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: icr
    addr: 0x54000048
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmacr
    addr: 0x5400004c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmatdlr
    addr: 0x54000050
    size_bits: 32
    description: DMA Transmit Data Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: dmardlr
    addr: 0x54000054
    size_bits: 32
    description: DMA Receive Data Level
    read_allowed: true
    write_allowed: true
  - !Register
    name: idr
    addr: 0x54000058
    size_bits: 32
    description: Identification Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: ssic_version_id
    addr: 0x5400005c
    size_bits: 32
    description: DWC_ssi component version
    read_allowed: true
    write_allowed: true
  - !Register
    name: rx_sample_delay
    addr: 0x540000f0
    size_bits: 32
    description: RX Sample Delay Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: spi_ctrlr0
    addr: 0x540000f4
    size_bits: 32
    description: SPI Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: aitm
      bit_offset: 0
      bit_width: 2
      description: instruction_address_trans_mode
      enum_values:
        0: standard
        1: addr_standard
        2: as_frame_format
    - !Field
      name: addr_length
      bit_offset: 2
      bit_width: 4
      description: ADDR_LENGTH
    - !Field
      name: inst_length
      bit_offset: 8
      bit_width: 2
      description: INSTRUCTION_LENGTH
    - !Field
      name: wait_cycles
      bit_offset: 11
      bit_width: 5
      description: WAIT_CYCLES
  - !Register
    name: xip_mode_bits
    addr: 0x540000fc
    size_bits: 32
    description: XIP Mode bits
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_incr_inst
    addr: 0x54000100
    size_bits: 32
    description: XIP INCR transfer opcode
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_wrap_inst
    addr: 0x54000104
    size_bits: 32
    description: XIP WRAP transfer opcode
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_ctrl
    addr: 0x54000108
    size_bits: 32
    description: XIP Control Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_ser
    addr: 0x5400010c
    size_bits: 32
    description: XIP Slave Enable Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xrxoicr
    addr: 0x54000110
    size_bits: 32
    description: XIP Receive FIFO Overflow Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: xip_cnt_time_out
    addr: 0x54000114
    size_bits: 32
    description: XIP time out register for continuous transfers
    read_allowed: true
    write_allowed: true
  - !Register
    name: endian
    addr: 0x54000118
    size_bits: 32
    description: ENDIAN
    read_allowed: true
    write_allowed: true
  - !Register
    name: dr0
    addr: 0x54000060
    size_bits: 64
    description: Data Register
  - !Register
    name: dr2
    addr: 0x54000068
    size_bits: 64
    description: Data Register
  - !Register
    name: dr4
    addr: 0x54000070
    size_bits: 64
    description: Data Register
  - !Register
    name: dr6
    addr: 0x54000078
    size_bits: 64
    description: Data Register
  - !Register
    name: dr8
    addr: 0x54000080
    size_bits: 64
    description: Data Register
  - !Register
    name: dr10
    addr: 0x54000088
    size_bits: 64
    description: Data Register
  - !Register
    name: dr12
    addr: 0x54000090
    size_bits: 64
    description: Data Register
  - !Register
    name: dr14
    addr: 0x54000098
    size_bits: 64
    description: Data Register
  - !Register
    name: dr16
    addr: 0x540000a0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr18
    addr: 0x540000a8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr20
    addr: 0x540000b0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr22
    addr: 0x540000b8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr24
    addr: 0x540000c0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr26
    addr: 0x540000c8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr28
    addr: 0x540000d0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr30
    addr: 0x540000d8
    size_bits: 64
    description: Data Register
  - !Register
    name: dr32
    addr: 0x540000e0
    size_bits: 64
    description: Data Register
  - !Register
    name: dr34
    addr: 0x540000e8
    size_bits: 64
    description: Data Register
- !Module
  name: I2S0
  description: Inter-Integrated Sound Interface 0
  base_addr: 0x50250000
  size: 0x200
  registers:
  - !Register
    name: ier
    addr: 0x50250000
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ien
      bit_offset: 0
      bit_width: 1
      description: I2S Enable
  - !Register
    name: irer
    addr: 0x50250004
    size_bits: 32
    description: Receiver Block Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxen
      bit_offset: 0
      bit_width: 1
      description: Receiver block enable
  - !Register
    name: iter
    addr: 0x50250008
    size_bits: 32
    description: Transmitter Block Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: txen
      bit_offset: 0
      bit_width: 1
      description: Transmitter block enable
  - !Register
    name: cer
    addr: 0x5025000c
    size_bits: 32
    description: Clock Generation enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clken
      bit_offset: 0
      bit_width: 1
      description: Transmitter block enable
  - !Register
    name: ccr
    addr: 0x50250010
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clk_gate
      bit_offset: 0
      bit_width: 3
      description: Gating of sclk
      enum_values:
        0: 'no'
        1: cycles12
        2: cycles16
        3: cycles20
        4: cycles24
    - !Field
      name: clk_word_size
      bit_offset: 3
      bit_width: 2
      description: The number of sclk cycles for which the word select line stayd
        in the left aligned or right aligned mode
      enum_values:
        0: cycles16
        1: cycles24
        2: cycles32
    - !Field
      name: align_mode
      bit_offset: 5
      bit_width: 3
      description: Alignment mode setting
      enum_values:
        1: standard
        2: right
        4: left
    - !Field
      name: dma_tx_en
      bit_offset: 8
      bit_width: 1
      description: DMA transmit enable control
    - !Field
      name: dma_rx_en
      bit_offset: 9
      bit_width: 1
      description: DMA receive enable control
    - !Field
      name: dma_divide_16
      bit_offset: 10
      bit_width: 1
      description: Split 32bit data to two 16 bit data and filled in left and right
        channel. Used with dma_tx_en or dma_rx_en
    - !Field
      name: sign_expand_en
      bit_offset: 11
      bit_width: 1
      description: SIGN_EXPAND_EN
  - !Register
    name: rxffr
    addr: 0x50250014
    size_bits: 32
    description: Receiver Block FIFO Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxffr
      bit_offset: 0
      bit_width: 1
      description: Receiver FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: txffr
    addr: 0x50250018
    size_bits: 32
    description: Transmitter Block FIFO Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxffr
      bit_offset: 0
      bit_width: 1
      description: Transmitter FIFO reset
  - !Register
    name: rxdma
    addr: 0x502501c0
    size_bits: 32
    description: Receiver Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rrxdma
    addr: 0x502501c4
    size_bits: 32
    description: Reset Receiver Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: txdma
    addr: 0x502501c8
    size_bits: 32
    description: Transmitter Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rtxdma
    addr: 0x502501cc
    size_bits: 32
    description: Reset Transmitter Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_param_2
    addr: 0x502501f0
    size_bits: 32
    description: Component Parameter Register 2
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_param_1
    addr: 0x502501f4
    size_bits: 32
    description: Component Parameter Register 1
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_version_1
    addr: 0x502501f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_type
    addr: 0x502501fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: channel0_left_rxtx
    addr: 0x50250020
    size_bits: 64
    description: Left Receive or Left Transmit Register
  - !Register
    name: channel0_rer
    addr: 0x50250028
    size_bits: 64
    description: Receive Enable Register
    fields:
    - !Field
      name: rxchenx
      bit_offset: 0
      bit_width: 1
      description: Receive channel enable/disable
  - !Register
    name: channel0_rcr
    addr: 0x50250030
    size_bits: 64
    description: Receive Configuration Register
    fields:
    - !Field
      name: wlen
      bit_offset: 0
      bit_width: 3
      description: Desired data resolution of receiver
      enum_values:
        0: ignore
        1: resolution12
        2: resolution16
        3: resolution20
        4: resolution24
        5: resolution32
  - !Register
    name: channel0_isr
    addr: 0x50250038
    size_bits: 64
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxda
      bit_offset: 0
      bit_width: 1
      description: Status of receiver data avaliable interrupt
    - !Field
      name: rxfo
      bit_offset: 1
      bit_width: 1
      description: Status of data overrun interrupt for RX channel
    - !Field
      name: txfe
      bit_offset: 4
      bit_width: 1
      description: Status of transmit empty triger interrupt
    - !Field
      name: txfo
      bit_offset: 5
      bit_width: 1
      description: Status of data overrun interrupt for the TX channel
  - !Register
    name: channel0_ror
    addr: 0x50250040
    size_bits: 64
    description: Receive Overrun Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxcho
      bit_offset: 0
      bit_width: 1
      description: Read this bit to clear RX FIFO data overrun interrupt. 0x0 for
        RX FIFO write valid, 0x1 for RX FIFO write overrun
  - !Register
    name: channel0_rfcr
    addr: 0x50250048
    size_bits: 64
    description: Receive FIFO Configuration Register
    fields:
    - !Field
      name: rxchdt
      bit_offset: 0
      bit_width: 4
      description: Trigger level in the RX FIFO at which the receiver data available
        interrupt generate
      enum_values:
        0: level1
        1: level2
        2: level3
        3: level4
        4: level5
        5: level6
        6: level7
        7: level8
        8: level9
        9: level10
        10: level11
        11: level12
        12: level13
        13: level14
        14: level15
        15: level16
  - !Register
    name: channel0_rff
    addr: 0x50250050
    size_bits: 64
    description: Receive FIFO Flush Register
    fields:
    - !Field
      name: rxchfr
      bit_offset: 0
      bit_width: 1
      description: Receiver channel FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: channel0__reserved%s
    addr: 0x50250058
    size_bits: 64
    description: _RESERVED0
  - !Register
    name: channel1_left_rxtx
    addr: 0x50250060
    size_bits: 64
    description: Left Receive or Left Transmit Register
  - !Register
    name: channel1_rer
    addr: 0x50250068
    size_bits: 64
    description: Receive Enable Register
    fields:
    - !Field
      name: rxchenx
      bit_offset: 0
      bit_width: 1
      description: Receive channel enable/disable
  - !Register
    name: channel1_rcr
    addr: 0x50250070
    size_bits: 64
    description: Receive Configuration Register
    fields:
    - !Field
      name: wlen
      bit_offset: 0
      bit_width: 3
      description: Desired data resolution of receiver
      enum_values:
        0: ignore
        1: resolution12
        2: resolution16
        3: resolution20
        4: resolution24
        5: resolution32
  - !Register
    name: channel1_isr
    addr: 0x50250078
    size_bits: 64
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxda
      bit_offset: 0
      bit_width: 1
      description: Status of receiver data avaliable interrupt
    - !Field
      name: rxfo
      bit_offset: 1
      bit_width: 1
      description: Status of data overrun interrupt for RX channel
    - !Field
      name: txfe
      bit_offset: 4
      bit_width: 1
      description: Status of transmit empty triger interrupt
    - !Field
      name: txfo
      bit_offset: 5
      bit_width: 1
      description: Status of data overrun interrupt for the TX channel
  - !Register
    name: channel1_ror
    addr: 0x50250080
    size_bits: 64
    description: Receive Overrun Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxcho
      bit_offset: 0
      bit_width: 1
      description: Read this bit to clear RX FIFO data overrun interrupt. 0x0 for
        RX FIFO write valid, 0x1 for RX FIFO write overrun
  - !Register
    name: channel1_rfcr
    addr: 0x50250088
    size_bits: 64
    description: Receive FIFO Configuration Register
    fields:
    - !Field
      name: rxchdt
      bit_offset: 0
      bit_width: 4
      description: Trigger level in the RX FIFO at which the receiver data available
        interrupt generate
      enum_values:
        0: level1
        1: level2
        2: level3
        3: level4
        4: level5
        5: level6
        6: level7
        7: level8
        8: level9
        9: level10
        10: level11
        11: level12
        12: level13
        13: level14
        14: level15
        15: level16
  - !Register
    name: channel1_rff
    addr: 0x50250090
    size_bits: 64
    description: Receive FIFO Flush Register
    fields:
    - !Field
      name: rxchfr
      bit_offset: 0
      bit_width: 1
      description: Receiver channel FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: channel1__reserved%s
    addr: 0x50250098
    size_bits: 64
    description: _RESERVED0
  - !Register
    name: channel2_left_rxtx
    addr: 0x502500a0
    size_bits: 64
    description: Left Receive or Left Transmit Register
  - !Register
    name: channel2_rer
    addr: 0x502500a8
    size_bits: 64
    description: Receive Enable Register
    fields:
    - !Field
      name: rxchenx
      bit_offset: 0
      bit_width: 1
      description: Receive channel enable/disable
  - !Register
    name: channel2_rcr
    addr: 0x502500b0
    size_bits: 64
    description: Receive Configuration Register
    fields:
    - !Field
      name: wlen
      bit_offset: 0
      bit_width: 3
      description: Desired data resolution of receiver
      enum_values:
        0: ignore
        1: resolution12
        2: resolution16
        3: resolution20
        4: resolution24
        5: resolution32
  - !Register
    name: channel2_isr
    addr: 0x502500b8
    size_bits: 64
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxda
      bit_offset: 0
      bit_width: 1
      description: Status of receiver data avaliable interrupt
    - !Field
      name: rxfo
      bit_offset: 1
      bit_width: 1
      description: Status of data overrun interrupt for RX channel
    - !Field
      name: txfe
      bit_offset: 4
      bit_width: 1
      description: Status of transmit empty triger interrupt
    - !Field
      name: txfo
      bit_offset: 5
      bit_width: 1
      description: Status of data overrun interrupt for the TX channel
  - !Register
    name: channel2_ror
    addr: 0x502500c0
    size_bits: 64
    description: Receive Overrun Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxcho
      bit_offset: 0
      bit_width: 1
      description: Read this bit to clear RX FIFO data overrun interrupt. 0x0 for
        RX FIFO write valid, 0x1 for RX FIFO write overrun
  - !Register
    name: channel2_rfcr
    addr: 0x502500c8
    size_bits: 64
    description: Receive FIFO Configuration Register
    fields:
    - !Field
      name: rxchdt
      bit_offset: 0
      bit_width: 4
      description: Trigger level in the RX FIFO at which the receiver data available
        interrupt generate
      enum_values:
        0: level1
        1: level2
        2: level3
        3: level4
        4: level5
        5: level6
        6: level7
        7: level8
        8: level9
        9: level10
        10: level11
        11: level12
        12: level13
        13: level14
        14: level15
        15: level16
  - !Register
    name: channel2_rff
    addr: 0x502500d0
    size_bits: 64
    description: Receive FIFO Flush Register
    fields:
    - !Field
      name: rxchfr
      bit_offset: 0
      bit_width: 1
      description: Receiver channel FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: channel2__reserved%s
    addr: 0x502500d8
    size_bits: 64
    description: _RESERVED0
  - !Register
    name: channel3_left_rxtx
    addr: 0x502500e0
    size_bits: 64
    description: Left Receive or Left Transmit Register
  - !Register
    name: channel3_rer
    addr: 0x502500e8
    size_bits: 64
    description: Receive Enable Register
    fields:
    - !Field
      name: rxchenx
      bit_offset: 0
      bit_width: 1
      description: Receive channel enable/disable
  - !Register
    name: channel3_rcr
    addr: 0x502500f0
    size_bits: 64
    description: Receive Configuration Register
    fields:
    - !Field
      name: wlen
      bit_offset: 0
      bit_width: 3
      description: Desired data resolution of receiver
      enum_values:
        0: ignore
        1: resolution12
        2: resolution16
        3: resolution20
        4: resolution24
        5: resolution32
  - !Register
    name: channel3_isr
    addr: 0x502500f8
    size_bits: 64
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxda
      bit_offset: 0
      bit_width: 1
      description: Status of receiver data avaliable interrupt
    - !Field
      name: rxfo
      bit_offset: 1
      bit_width: 1
      description: Status of data overrun interrupt for RX channel
    - !Field
      name: txfe
      bit_offset: 4
      bit_width: 1
      description: Status of transmit empty triger interrupt
    - !Field
      name: txfo
      bit_offset: 5
      bit_width: 1
      description: Status of data overrun interrupt for the TX channel
  - !Register
    name: channel3_ror
    addr: 0x50250100
    size_bits: 64
    description: Receive Overrun Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rxcho
      bit_offset: 0
      bit_width: 1
      description: Read this bit to clear RX FIFO data overrun interrupt. 0x0 for
        RX FIFO write valid, 0x1 for RX FIFO write overrun
  - !Register
    name: channel3_rfcr
    addr: 0x50250108
    size_bits: 64
    description: Receive FIFO Configuration Register
    fields:
    - !Field
      name: rxchdt
      bit_offset: 0
      bit_width: 4
      description: Trigger level in the RX FIFO at which the receiver data available
        interrupt generate
      enum_values:
        0: level1
        1: level2
        2: level3
        3: level4
        4: level5
        5: level6
        6: level7
        7: level8
        8: level9
        9: level10
        10: level11
        11: level12
        12: level13
        13: level14
        14: level15
        15: level16
  - !Register
    name: channel3_rff
    addr: 0x50250110
    size_bits: 64
    description: Receive FIFO Flush Register
    fields:
    - !Field
      name: rxchfr
      bit_offset: 0
      bit_width: 1
      description: Receiver channel FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: channel3__reserved%s
    addr: 0x50250118
    size_bits: 64
    description: _RESERVED0
- !Module
  name: APU
  description: Audio Processor
  base_addr: 0x50250200
  size: 0x138
  registers:
  - !Register
    name: ch_cfg
    addr: 0x50250200
    size_bits: 32
    description: Channel Config Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: sound_ch_en
      bit_offset: 0
      bit_width: 8
      description: BF unit sound channel enable control bits
    - !Field
      name: target_dir
      bit_offset: 8
      bit_width: 4
      description: Target direction select for valid voice output
    - !Field
      name: audio_gain
      bit_offset: 12
      bit_width: 11
      description: Audio sample gain factor
    - !Field
      name: data_src_mode
      bit_offset: 24
      bit_width: 1
      description: Audio data source configure parameter
    - !Field
      name: we_sound_ch_en
      bit_offset: 28
      bit_width: 1
      description: Write enable for sound_ch_en parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_target_dir
      bit_offset: 29
      bit_width: 1
      description: Write enable for target_dir parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_audio_gain
      bit_offset: 30
      bit_width: 1
      description: Write enable for audio_gain parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_data_src_mode
      bit_offset: 31
      bit_width: 1
      description: Write enable for data_out_mode parameter
      read_allowed: false
      write_allowed: true
  - !Register
    name: ctl
    addr: 0x50250204
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dir_search_en
      bit_offset: 0
      bit_width: 1
      description: Sound direction searching enable bit
    - !Field
      name: search_path_reset
      bit_offset: 1
      bit_width: 1
      description: Reset all control logic on direction search processing path
    - !Field
      name: stream_gen_en
      bit_offset: 4
      bit_width: 1
      description: Valid voice sample stream generation enable bit
    - !Field
      name: voice_gen_path_reset
      bit_offset: 5
      bit_width: 1
      description: Reset all control logic on voice stream generating path
    - !Field
      name: update_voice_dir
      bit_offset: 6
      bit_width: 1
      description: Switch to a new voice source direction
    - !Field
      name: we_dir_search_en
      bit_offset: 8
      bit_width: 1
      description: Write enable for we_dir_search_en parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_search_path_rst
      bit_offset: 9
      bit_width: 1
      description: Write enable for we_search_path_rst parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_stream_gen
      bit_offset: 10
      bit_width: 1
      description: Write enable for we_stream_gen parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_voice_gen_path_rst
      bit_offset: 11
      bit_width: 1
      description: Write enable for we_voice_gen_path_rst parameter
      read_allowed: false
      write_allowed: true
    - !Field
      name: we_update_voice_dir
      bit_offset: 12
      bit_width: 1
      description: Write enable for we_update_voice_dir parameter
      read_allowed: false
      write_allowed: true
  - !Register
    name: dwsz_cfg
    addr: 0x50250318
    size_bits: 32
    description: Downsize Config Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dir_dwn_siz_rate
      bit_offset: 0
      bit_width: 4
      description: Down-sizing ratio used for direction searching
    - !Field
      name: voc_dwn_siz_rate
      bit_offset: 4
      bit_width: 4
      description: Down-sizing ratio used for voice stream generation
    - !Field
      name: smpl_shift_bits
      bit_offset: 8
      bit_width: 5
      description: Sample precision reduction when the source sound sample precision
        is 20/24/32 bits
  - !Register
    name: fft_cfg
    addr: 0x5025031c
    size_bits: 32
    description: FFT Config Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: fft_shift_factor
      bit_offset: 0
      bit_width: 9
      description: FFT shift factor
    - !Field
      name: fft_enable
      bit_offset: 12
      bit_width: 1
      description: FFT enable
  - !Register
    name: sobuf_dma_rdata
    addr: 0x50250320
    size_bits: 32
    description: Read register for DMA to sample-out buffers
    read_allowed: true
    write_allowed: true
  - !Register
    name: vobuf_dma_rdata
    addr: 0x50250324
    size_bits: 32
    description: Read register for DMA to voice-out buffers
    read_allowed: true
    write_allowed: true
  - !Register
    name: int_stat
    addr: 0x50250328
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dir_search_data_rdy
      bit_offset: 0
      bit_width: 1
      description: Sound direction searching data ready interrupt event
    - !Field
      name: voc_buf_data_rdy
      bit_offset: 1
      bit_width: 1
      description: Voice output stream buffer data ready interrupt event
  - !Register
    name: int_mask
    addr: 0x5025032c
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dir_search_data_rdy
      bit_offset: 0
      bit_width: 1
      description: Sound direction searching data ready interrupt event
    - !Field
      name: voc_buf_data_rdy
      bit_offset: 1
      bit_width: 1
      description: Voice output stream buffer data ready interrupt event
  - !Register
    name: sat_counter
    addr: 0x50250330
    size_bits: 32
    description: Saturation Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: counter
      bit_offset: 0
      bit_width: 16
      description: Counter
    - !Field
      name: total
      bit_offset: 16
      bit_width: 16
      description: Total
  - !Register
    name: sat_limits
    addr: 0x50250334
    size_bits: 32
    description: Saturation Limits
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: upper
      bit_offset: 0
      bit_width: 16
      description: Upper limit
    - !Field
      name: bottom
      bit_offset: 16
      bit_width: 16
      description: Bottom limit
  - !Register
    name: dir_bidx[0]
    addr: 0x50250208
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[2]
    addr: 0x50250210
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[4]
    addr: 0x50250218
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[6]
    addr: 0x50250220
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[8]
    addr: 0x50250228
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[10]
    addr: 0x50250230
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[12]
    addr: 0x50250238
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[14]
    addr: 0x50250240
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[16]
    addr: 0x50250248
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[18]
    addr: 0x50250250
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[20]
    addr: 0x50250258
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[22]
    addr: 0x50250260
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[24]
    addr: 0x50250268
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[26]
    addr: 0x50250270
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[28]
    addr: 0x50250278
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: dir_bidx[30]
    addr: 0x50250280
    size_bits: 64
    description: Direction Sample Buffer Read Index Configure Register (16 directions
      * 2 values * 4 indices)
    fields:
    - !Field
      name: rd_idx%s
      bit_offset: 0
      bit_width: 6
      description: rd_idx%s
  - !Register
    name: pre_fir0_coef[0]
    addr: 0x50250288
    size_bits: 64
    description: FIR0 pre-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir0_coef[2]
    addr: 0x50250290
    size_bits: 64
    description: FIR0 pre-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir0_coef[4]
    addr: 0x50250298
    size_bits: 64
    description: FIR0 pre-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir0_coef[6]
    addr: 0x502502a0
    size_bits: 64
    description: FIR0 pre-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir0_coef[8]
    addr: 0x502502a8
    size_bits: 64
    description: FIR0 pre-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir0_coef[1]
    addr: 0x502502b0
    size_bits: 64
    description: FIR0 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir0_coef[3]
    addr: 0x502502b8
    size_bits: 64
    description: FIR0 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir0_coef[5]
    addr: 0x502502c0
    size_bits: 64
    description: FIR0 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir0_coef[7]
    addr: 0x502502c8
    size_bits: 64
    description: FIR0 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir1_coef[0]
    addr: 0x502502d0
    size_bits: 64
    description: FIR1 pre-filter coeffecients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir1_coef[2]
    addr: 0x502502d8
    size_bits: 64
    description: FIR1 pre-filter coeffecients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir1_coef[4]
    addr: 0x502502e0
    size_bits: 64
    description: FIR1 pre-filter coeffecients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir1_coef[6]
    addr: 0x502502e8
    size_bits: 64
    description: FIR1 pre-filter coeffecients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: pre_fir1_coef[8]
    addr: 0x502502f0
    size_bits: 64
    description: FIR1 pre-filter coeffecients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir1_coef[1]
    addr: 0x502502f8
    size_bits: 64
    description: FIR1 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir1_coef[3]
    addr: 0x50250300
    size_bits: 64
    description: FIR1 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir1_coef[5]
    addr: 0x50250308
    size_bits: 64
    description: FIR1 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
  - !Register
    name: post_fir1_coef[7]
    addr: 0x50250310
    size_bits: 64
    description: FIR1 post-filter coefficients
    fields:
    - !Field
      name: tap0
      bit_offset: 0
      bit_width: 16
      description: Tap 0
    - !Field
      name: tap1
      bit_offset: 16
      bit_width: 16
      description: Tap 1
- !Module
  name: I2S1
  description: Inter-Integrated Sound Interface 1
  base_addr: 0x50260000
  size: 0x200
  registers:
  - !Register
    name: ier
    addr: 0x50260000
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ien
      bit_offset: 0
      bit_width: 1
      description: I2S Enable
  - !Register
    name: irer
    addr: 0x50260004
    size_bits: 32
    description: Receiver Block Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxen
      bit_offset: 0
      bit_width: 1
      description: Receiver block enable
  - !Register
    name: iter
    addr: 0x50260008
    size_bits: 32
    description: Transmitter Block Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: txen
      bit_offset: 0
      bit_width: 1
      description: Transmitter block enable
  - !Register
    name: cer
    addr: 0x5026000c
    size_bits: 32
    description: Clock Generation enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clken
      bit_offset: 0
      bit_width: 1
      description: Transmitter block enable
  - !Register
    name: ccr
    addr: 0x50260010
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clk_gate
      bit_offset: 0
      bit_width: 3
      description: Gating of sclk
      enum_values:
        0: 'no'
        1: cycles12
        2: cycles16
        3: cycles20
        4: cycles24
    - !Field
      name: clk_word_size
      bit_offset: 3
      bit_width: 2
      description: The number of sclk cycles for which the word select line stayd
        in the left aligned or right aligned mode
      enum_values:
        0: cycles16
        1: cycles24
        2: cycles32
    - !Field
      name: align_mode
      bit_offset: 5
      bit_width: 3
      description: Alignment mode setting
      enum_values:
        1: standard
        2: right
        4: left
    - !Field
      name: dma_tx_en
      bit_offset: 8
      bit_width: 1
      description: DMA transmit enable control
    - !Field
      name: dma_rx_en
      bit_offset: 9
      bit_width: 1
      description: DMA receive enable control
    - !Field
      name: dma_divide_16
      bit_offset: 10
      bit_width: 1
      description: Split 32bit data to two 16 bit data and filled in left and right
        channel. Used with dma_tx_en or dma_rx_en
    - !Field
      name: sign_expand_en
      bit_offset: 11
      bit_width: 1
      description: SIGN_EXPAND_EN
  - !Register
    name: rxffr
    addr: 0x50260014
    size_bits: 32
    description: Receiver Block FIFO Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxffr
      bit_offset: 0
      bit_width: 1
      description: Receiver FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: txffr
    addr: 0x50260018
    size_bits: 32
    description: Transmitter Block FIFO Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxffr
      bit_offset: 0
      bit_width: 1
      description: Transmitter FIFO reset
  - !Register
    name: rxdma
    addr: 0x502601c0
    size_bits: 32
    description: Receiver Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rrxdma
    addr: 0x502601c4
    size_bits: 32
    description: Reset Receiver Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: txdma
    addr: 0x502601c8
    size_bits: 32
    description: Transmitter Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rtxdma
    addr: 0x502601cc
    size_bits: 32
    description: Reset Transmitter Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_param_2
    addr: 0x502601f0
    size_bits: 32
    description: Component Parameter Register 2
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_param_1
    addr: 0x502601f4
    size_bits: 32
    description: Component Parameter Register 1
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_version_1
    addr: 0x502601f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_type
    addr: 0x502601fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
- !Module
  name: I2S2
  description: Inter-Integrated Sound Interface 2
  base_addr: 0x50270000
  size: 0x200
  registers:
  - !Register
    name: ier
    addr: 0x50270000
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ien
      bit_offset: 0
      bit_width: 1
      description: I2S Enable
  - !Register
    name: irer
    addr: 0x50270004
    size_bits: 32
    description: Receiver Block Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxen
      bit_offset: 0
      bit_width: 1
      description: Receiver block enable
  - !Register
    name: iter
    addr: 0x50270008
    size_bits: 32
    description: Transmitter Block Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: txen
      bit_offset: 0
      bit_width: 1
      description: Transmitter block enable
  - !Register
    name: cer
    addr: 0x5027000c
    size_bits: 32
    description: Clock Generation enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clken
      bit_offset: 0
      bit_width: 1
      description: Transmitter block enable
  - !Register
    name: ccr
    addr: 0x50270010
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clk_gate
      bit_offset: 0
      bit_width: 3
      description: Gating of sclk
      enum_values:
        0: 'no'
        1: cycles12
        2: cycles16
        3: cycles20
        4: cycles24
    - !Field
      name: clk_word_size
      bit_offset: 3
      bit_width: 2
      description: The number of sclk cycles for which the word select line stayd
        in the left aligned or right aligned mode
      enum_values:
        0: cycles16
        1: cycles24
        2: cycles32
    - !Field
      name: align_mode
      bit_offset: 5
      bit_width: 3
      description: Alignment mode setting
      enum_values:
        1: standard
        2: right
        4: left
    - !Field
      name: dma_tx_en
      bit_offset: 8
      bit_width: 1
      description: DMA transmit enable control
    - !Field
      name: dma_rx_en
      bit_offset: 9
      bit_width: 1
      description: DMA receive enable control
    - !Field
      name: dma_divide_16
      bit_offset: 10
      bit_width: 1
      description: Split 32bit data to two 16 bit data and filled in left and right
        channel. Used with dma_tx_en or dma_rx_en
    - !Field
      name: sign_expand_en
      bit_offset: 11
      bit_width: 1
      description: SIGN_EXPAND_EN
  - !Register
    name: rxffr
    addr: 0x50270014
    size_bits: 32
    description: Receiver Block FIFO Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxffr
      bit_offset: 0
      bit_width: 1
      description: Receiver FIFO reset
      enum_values:
        0: not_flush
        1: flush
  - !Register
    name: txffr
    addr: 0x50270018
    size_bits: 32
    description: Transmitter Block FIFO Reset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rxffr
      bit_offset: 0
      bit_width: 1
      description: Transmitter FIFO reset
  - !Register
    name: rxdma
    addr: 0x502701c0
    size_bits: 32
    description: Receiver Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rrxdma
    addr: 0x502701c4
    size_bits: 32
    description: Reset Receiver Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: txdma
    addr: 0x502701c8
    size_bits: 32
    description: Transmitter Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: rtxdma
    addr: 0x502701cc
    size_bits: 32
    description: Reset Transmitter Block DMA Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_param_2
    addr: 0x502701f0
    size_bits: 32
    description: Component Parameter Register 2
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_param_1
    addr: 0x502701f4
    size_bits: 32
    description: Component Parameter Register 1
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_version_1
    addr: 0x502701f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: i2s_comp_type
    addr: 0x502701fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
- !Module
  name: I2C0
  description: Inter-Integrated Circuit Bus 0
  base_addr: 0x50280000
  size: 0x100
  registers:
  - !Register
    name: con
    addr: 0x50280000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: master_mode
      bit_offset: 0
      bit_width: 1
      description: Master Mode
    - !Field
      name: speed
      bit_offset: 1
      bit_width: 2
      description: Speed
      enum_values:
        0: standard
        1: fast
        2: highspeed
    - !Field
      name: addr_slave_width
      bit_offset: 3
      bit_width: 1
      description: Slave address width
      enum_values:
        0: b7
        1: b10
    - !Field
      name: restart_en
      bit_offset: 5
      bit_width: 1
      description: Enable Restart
    - !Field
      name: slave_disable
      bit_offset: 6
      bit_width: 1
      description: Disable Slave
    - !Field
      name: stop_det
      bit_offset: 7
      bit_width: 1
      description: STOP_DET_IFADDRESSED
    - !Field
      name: tx_empty
      bit_offset: 8
      bit_width: 1
      description: TX_EMPTY_CTRL
  - !Register
    name: tar
    addr: 0x50280004
    size_bits: 32
    description: Target Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: address
      bit_offset: 0
      bit_width: 10
      description: Target Address
    - !Field
      name: gc
      bit_offset: 10
      bit_width: 1
      description: GC_OR_START
    - !Field
      name: special
      bit_offset: 11
      bit_width: 1
      description: SPECIAL
    - !Field
      name: addr_master_width
      bit_offset: 12
      bit_width: 1
      description: Master Address
      enum_values:
        0: b7
        1: b10
  - !Register
    name: sar
    addr: 0x50280008
    size_bits: 32
    description: Slave Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: address
      bit_offset: 0
      bit_width: 10
      description: Slave Address
  - !Register
    name: data_cmd
    addr: 0x50280010
    size_bits: 32
    description: Data Buffer and Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cmd
      bit_offset: 8
      bit_width: 1
      description: CMD
    - !Field
      name: data
      bit_offset: 0
      bit_width: 8
      description: Data
  - !Register
    name: ss_scl_hcnt
    addr: 0x50280014
    size_bits: 32
    description: Standard Speed Clock SCL High Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 16
      description: COUNT
  - !Register
    name: ss_scl_lcnt
    addr: 0x50280018
    size_bits: 32
    description: Standard Speed Clock SCL Low Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 16
      description: COUNT
  - !Register
    name: intr_stat
    addr: 0x5028002c
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: intr_mask
    addr: 0x50280030
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: raw_intr_stat
    addr: 0x50280034
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: rx_tl
    addr: 0x50280038
    size_bits: 32
    description: Receive FIFO Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: tx_tl
    addr: 0x5028003c
    size_bits: 32
    description: Transmit FIFO Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: clr_intr
    addr: 0x50280040
    size_bits: 32
    description: Clear Combined and Individual Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_under
    addr: 0x50280044
    size_bits: 32
    description: Clear RX_UNDER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_over
    addr: 0x50280048
    size_bits: 32
    description: Clear RX_OVER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_tx_over
    addr: 0x5028004c
    size_bits: 32
    description: Clear TX_OVER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rd_req
    addr: 0x50280050
    size_bits: 32
    description: Clear RD_REQ Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_tx_abrt
    addr: 0x50280054
    size_bits: 32
    description: Clear TX_ABRT Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_done
    addr: 0x50280058
    size_bits: 32
    description: Clear RX_DONE Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_activity
    addr: 0x5028005c
    size_bits: 32
    description: Clear ACTIVITY Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_stop_det
    addr: 0x50280060
    size_bits: 32
    description: Clear STOP_DET Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_start_det
    addr: 0x50280064
    size_bits: 32
    description: Clear START_DET Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_gen_call
    addr: 0x50280068
    size_bits: 32
    description: I2C Clear GEN_CALL Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: enable
    addr: 0x5028006c
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: ENABLE
    - !Field
      name: abort
      bit_offset: 1
      bit_width: 1
      description: ABORT
    - !Field
      name: tx_cmd_block
      bit_offset: 2
      bit_width: 1
      description: TX_CMD_BLOCK
  - !Register
    name: status
    addr: 0x50280070
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: activity
      bit_offset: 0
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: tfnf
      bit_offset: 1
      bit_width: 1
      description: TFNF
    - !Field
      name: tfe
      bit_offset: 2
      bit_width: 1
      description: TFE
    - !Field
      name: rfne
      bit_offset: 3
      bit_width: 1
      description: RFNE
    - !Field
      name: rff
      bit_offset: 4
      bit_width: 1
      description: RFF
    - !Field
      name: mst_activity
      bit_offset: 5
      bit_width: 1
      description: MST_ACTIVITY
    - !Field
      name: slv_activity
      bit_offset: 6
      bit_width: 1
      description: SLV_ACTIVITY
  - !Register
    name: txflr
    addr: 0x50280074
    size_bits: 32
    description: Transmit FIFO Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: rxflr
    addr: 0x50280078
    size_bits: 32
    description: Receive FIFO Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: sda_hold
    addr: 0x5028007c
    size_bits: 32
    description: SDA Hold Time Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: tx
      bit_offset: 0
      bit_width: 16
      description: TX
    - !Field
      name: rx
      bit_offset: 16
      bit_width: 8
      description: RX
  - !Register
    name: tx_abrt_source
    addr: 0x50280080
    size_bits: 32
    description: Transmit Abort Source Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: addr7_noack
      bit_offset: 0
      bit_width: 1
      description: 7B_ADDR_NOACK
    - !Field
      name: addr1_10_noack
      bit_offset: 1
      bit_width: 1
      description: 10B_ADDR1_NOACK
    - !Field
      name: addr2_10_noack
      bit_offset: 2
      bit_width: 1
      description: 10B_ADDR2_NOACK
    - !Field
      name: txdata_noack
      bit_offset: 3
      bit_width: 1
      description: TXDATA_NOACK
    - !Field
      name: gcall_noack
      bit_offset: 4
      bit_width: 1
      description: GCALL_NOACK
    - !Field
      name: gcall_read
      bit_offset: 5
      bit_width: 1
      description: GCALL_READ
    - !Field
      name: hs_ackdet
      bit_offset: 6
      bit_width: 1
      description: HS_ACKDET
    - !Field
      name: sbyte_ackdet
      bit_offset: 7
      bit_width: 1
      description: SBYTE_ACKDET
    - !Field
      name: hs_norstrt
      bit_offset: 8
      bit_width: 1
      description: HS_NORSTRT
    - !Field
      name: sbyte_norstrt
      bit_offset: 9
      bit_width: 1
      description: SBYTE_NORSTRT
    - !Field
      name: rd_10_norstrt
      bit_offset: 10
      bit_width: 1
      description: 10B_RD_NORSTRT
    - !Field
      name: master_dis
      bit_offset: 11
      bit_width: 1
      description: MASTER_DIS
    - !Field
      name: mst_arblost
      bit_offset: 12
      bit_width: 1
      description: MST_ARBLOST
    - !Field
      name: slvflush_txfifo
      bit_offset: 13
      bit_width: 1
      description: SLVFLUSH_TXFIFO
    - !Field
      name: slv_arblost
      bit_offset: 14
      bit_width: 1
      description: SLV_ARBLOST
    - !Field
      name: slvrd_intx
      bit_offset: 15
      bit_width: 1
      description: SLVRD_INTX
    - !Field
      name: user_abrt
      bit_offset: 16
      bit_width: 1
      description: USER_ABRT
  - !Register
    name: dma_cr
    addr: 0x50280088
    size_bits: 32
    description: I2C DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDMAE
      bit_offset: 0
      bit_width: 1
      description: RDMAE
    - !Field
      name: TDMAE
      bit_offset: 1
      bit_width: 1
      description: TDMAE
  - !Register
    name: dma_tdlr
    addr: 0x5028008c
    size_bits: 32
    description: DMA Transmit Data Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: dma_rdlr
    addr: 0x50280090
    size_bits: 32
    description: DMA Receive Data Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: sda_setup
    addr: 0x50280094
    size_bits: 32
    description: SDA Setup Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: general_call
    addr: 0x50280098
    size_bits: 32
    description: ACK General Call Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: call_enable
      bit_offset: 0
      bit_width: 1
      description: CALL_ENABLE
  - !Register
    name: enable_status
    addr: 0x5028009c
    size_bits: 32
    description: Enable Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ic_enable
      bit_offset: 0
      bit_width: 1
      description: IC_ENABLE
    - !Field
      name: slv_dis_busy
      bit_offset: 1
      bit_width: 1
      description: SLV_DIS_BUSY
    - !Field
      name: slv_rx_data_lost
      bit_offset: 2
      bit_width: 1
      description: SLV_RX_DATA_LOST
  - !Register
    name: fs_spklen
    addr: 0x502800a0
    size_bits: 32
    description: SS, FS or FM+ spike suppression limit
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: comp_param_1
    addr: 0x502800f4
    size_bits: 32
    description: Component Parameter Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: apb_data_width
      bit_offset: 0
      bit_width: 2
      description: APB_DATA_WIDTH
    - !Field
      name: max_speed_mode
      bit_offset: 2
      bit_width: 2
      description: MAX_SPEED_MODE
    - !Field
      name: hc_count_values
      bit_offset: 4
      bit_width: 1
      description: HC_COUNT_VALUES
    - !Field
      name: intr_io
      bit_offset: 5
      bit_width: 1
      description: INTR_IO
    - !Field
      name: has_dma
      bit_offset: 6
      bit_width: 1
      description: HAS_DMA
    - !Field
      name: encoded_params
      bit_offset: 7
      bit_width: 1
      description: ENCODED_PARAMS
    - !Field
      name: rx_buffer_depth
      bit_offset: 8
      bit_width: 8
      description: RX_BUFFER_DEPTH
    - !Field
      name: tx_buffer_depth
      bit_offset: 16
      bit_width: 8
      description: TX_BUFFER_DEPTH
  - !Register
    name: comp_version
    addr: 0x502800f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: comp_type
    addr: 0x502800fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 32
      description: VALUE
- !Module
  name: I2C1
  description: Inter-Integrated Circuit Bus 1
  base_addr: 0x50290000
  size: 0x100
  registers:
  - !Register
    name: con
    addr: 0x50290000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: master_mode
      bit_offset: 0
      bit_width: 1
      description: Master Mode
    - !Field
      name: speed
      bit_offset: 1
      bit_width: 2
      description: Speed
      enum_values:
        0: standard
        1: fast
        2: highspeed
    - !Field
      name: addr_slave_width
      bit_offset: 3
      bit_width: 1
      description: Slave address width
      enum_values:
        0: b7
        1: b10
    - !Field
      name: restart_en
      bit_offset: 5
      bit_width: 1
      description: Enable Restart
    - !Field
      name: slave_disable
      bit_offset: 6
      bit_width: 1
      description: Disable Slave
    - !Field
      name: stop_det
      bit_offset: 7
      bit_width: 1
      description: STOP_DET_IFADDRESSED
    - !Field
      name: tx_empty
      bit_offset: 8
      bit_width: 1
      description: TX_EMPTY_CTRL
  - !Register
    name: tar
    addr: 0x50290004
    size_bits: 32
    description: Target Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: address
      bit_offset: 0
      bit_width: 10
      description: Target Address
    - !Field
      name: gc
      bit_offset: 10
      bit_width: 1
      description: GC_OR_START
    - !Field
      name: special
      bit_offset: 11
      bit_width: 1
      description: SPECIAL
    - !Field
      name: addr_master_width
      bit_offset: 12
      bit_width: 1
      description: Master Address
      enum_values:
        0: b7
        1: b10
  - !Register
    name: sar
    addr: 0x50290008
    size_bits: 32
    description: Slave Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: address
      bit_offset: 0
      bit_width: 10
      description: Slave Address
  - !Register
    name: data_cmd
    addr: 0x50290010
    size_bits: 32
    description: Data Buffer and Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cmd
      bit_offset: 8
      bit_width: 1
      description: CMD
    - !Field
      name: data
      bit_offset: 0
      bit_width: 8
      description: Data
  - !Register
    name: ss_scl_hcnt
    addr: 0x50290014
    size_bits: 32
    description: Standard Speed Clock SCL High Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 16
      description: COUNT
  - !Register
    name: ss_scl_lcnt
    addr: 0x50290018
    size_bits: 32
    description: Standard Speed Clock SCL Low Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 16
      description: COUNT
  - !Register
    name: intr_stat
    addr: 0x5029002c
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: intr_mask
    addr: 0x50290030
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: raw_intr_stat
    addr: 0x50290034
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: rx_tl
    addr: 0x50290038
    size_bits: 32
    description: Receive FIFO Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: tx_tl
    addr: 0x5029003c
    size_bits: 32
    description: Transmit FIFO Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: clr_intr
    addr: 0x50290040
    size_bits: 32
    description: Clear Combined and Individual Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_under
    addr: 0x50290044
    size_bits: 32
    description: Clear RX_UNDER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_over
    addr: 0x50290048
    size_bits: 32
    description: Clear RX_OVER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_tx_over
    addr: 0x5029004c
    size_bits: 32
    description: Clear TX_OVER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rd_req
    addr: 0x50290050
    size_bits: 32
    description: Clear RD_REQ Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_tx_abrt
    addr: 0x50290054
    size_bits: 32
    description: Clear TX_ABRT Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_done
    addr: 0x50290058
    size_bits: 32
    description: Clear RX_DONE Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_activity
    addr: 0x5029005c
    size_bits: 32
    description: Clear ACTIVITY Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_stop_det
    addr: 0x50290060
    size_bits: 32
    description: Clear STOP_DET Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_start_det
    addr: 0x50290064
    size_bits: 32
    description: Clear START_DET Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_gen_call
    addr: 0x50290068
    size_bits: 32
    description: I2C Clear GEN_CALL Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: enable
    addr: 0x5029006c
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: ENABLE
    - !Field
      name: abort
      bit_offset: 1
      bit_width: 1
      description: ABORT
    - !Field
      name: tx_cmd_block
      bit_offset: 2
      bit_width: 1
      description: TX_CMD_BLOCK
  - !Register
    name: status
    addr: 0x50290070
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: activity
      bit_offset: 0
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: tfnf
      bit_offset: 1
      bit_width: 1
      description: TFNF
    - !Field
      name: tfe
      bit_offset: 2
      bit_width: 1
      description: TFE
    - !Field
      name: rfne
      bit_offset: 3
      bit_width: 1
      description: RFNE
    - !Field
      name: rff
      bit_offset: 4
      bit_width: 1
      description: RFF
    - !Field
      name: mst_activity
      bit_offset: 5
      bit_width: 1
      description: MST_ACTIVITY
    - !Field
      name: slv_activity
      bit_offset: 6
      bit_width: 1
      description: SLV_ACTIVITY
  - !Register
    name: txflr
    addr: 0x50290074
    size_bits: 32
    description: Transmit FIFO Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: rxflr
    addr: 0x50290078
    size_bits: 32
    description: Receive FIFO Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: sda_hold
    addr: 0x5029007c
    size_bits: 32
    description: SDA Hold Time Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: tx
      bit_offset: 0
      bit_width: 16
      description: TX
    - !Field
      name: rx
      bit_offset: 16
      bit_width: 8
      description: RX
  - !Register
    name: tx_abrt_source
    addr: 0x50290080
    size_bits: 32
    description: Transmit Abort Source Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: addr7_noack
      bit_offset: 0
      bit_width: 1
      description: 7B_ADDR_NOACK
    - !Field
      name: addr1_10_noack
      bit_offset: 1
      bit_width: 1
      description: 10B_ADDR1_NOACK
    - !Field
      name: addr2_10_noack
      bit_offset: 2
      bit_width: 1
      description: 10B_ADDR2_NOACK
    - !Field
      name: txdata_noack
      bit_offset: 3
      bit_width: 1
      description: TXDATA_NOACK
    - !Field
      name: gcall_noack
      bit_offset: 4
      bit_width: 1
      description: GCALL_NOACK
    - !Field
      name: gcall_read
      bit_offset: 5
      bit_width: 1
      description: GCALL_READ
    - !Field
      name: hs_ackdet
      bit_offset: 6
      bit_width: 1
      description: HS_ACKDET
    - !Field
      name: sbyte_ackdet
      bit_offset: 7
      bit_width: 1
      description: SBYTE_ACKDET
    - !Field
      name: hs_norstrt
      bit_offset: 8
      bit_width: 1
      description: HS_NORSTRT
    - !Field
      name: sbyte_norstrt
      bit_offset: 9
      bit_width: 1
      description: SBYTE_NORSTRT
    - !Field
      name: rd_10_norstrt
      bit_offset: 10
      bit_width: 1
      description: 10B_RD_NORSTRT
    - !Field
      name: master_dis
      bit_offset: 11
      bit_width: 1
      description: MASTER_DIS
    - !Field
      name: mst_arblost
      bit_offset: 12
      bit_width: 1
      description: MST_ARBLOST
    - !Field
      name: slvflush_txfifo
      bit_offset: 13
      bit_width: 1
      description: SLVFLUSH_TXFIFO
    - !Field
      name: slv_arblost
      bit_offset: 14
      bit_width: 1
      description: SLV_ARBLOST
    - !Field
      name: slvrd_intx
      bit_offset: 15
      bit_width: 1
      description: SLVRD_INTX
    - !Field
      name: user_abrt
      bit_offset: 16
      bit_width: 1
      description: USER_ABRT
  - !Register
    name: dma_cr
    addr: 0x50290088
    size_bits: 32
    description: I2C DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDMAE
      bit_offset: 0
      bit_width: 1
      description: RDMAE
    - !Field
      name: TDMAE
      bit_offset: 1
      bit_width: 1
      description: TDMAE
  - !Register
    name: dma_tdlr
    addr: 0x5029008c
    size_bits: 32
    description: DMA Transmit Data Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: dma_rdlr
    addr: 0x50290090
    size_bits: 32
    description: DMA Receive Data Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: sda_setup
    addr: 0x50290094
    size_bits: 32
    description: SDA Setup Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: general_call
    addr: 0x50290098
    size_bits: 32
    description: ACK General Call Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: call_enable
      bit_offset: 0
      bit_width: 1
      description: CALL_ENABLE
  - !Register
    name: enable_status
    addr: 0x5029009c
    size_bits: 32
    description: Enable Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ic_enable
      bit_offset: 0
      bit_width: 1
      description: IC_ENABLE
    - !Field
      name: slv_dis_busy
      bit_offset: 1
      bit_width: 1
      description: SLV_DIS_BUSY
    - !Field
      name: slv_rx_data_lost
      bit_offset: 2
      bit_width: 1
      description: SLV_RX_DATA_LOST
  - !Register
    name: fs_spklen
    addr: 0x502900a0
    size_bits: 32
    description: SS, FS or FM+ spike suppression limit
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: comp_param_1
    addr: 0x502900f4
    size_bits: 32
    description: Component Parameter Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: apb_data_width
      bit_offset: 0
      bit_width: 2
      description: APB_DATA_WIDTH
    - !Field
      name: max_speed_mode
      bit_offset: 2
      bit_width: 2
      description: MAX_SPEED_MODE
    - !Field
      name: hc_count_values
      bit_offset: 4
      bit_width: 1
      description: HC_COUNT_VALUES
    - !Field
      name: intr_io
      bit_offset: 5
      bit_width: 1
      description: INTR_IO
    - !Field
      name: has_dma
      bit_offset: 6
      bit_width: 1
      description: HAS_DMA
    - !Field
      name: encoded_params
      bit_offset: 7
      bit_width: 1
      description: ENCODED_PARAMS
    - !Field
      name: rx_buffer_depth
      bit_offset: 8
      bit_width: 8
      description: RX_BUFFER_DEPTH
    - !Field
      name: tx_buffer_depth
      bit_offset: 16
      bit_width: 8
      description: TX_BUFFER_DEPTH
  - !Register
    name: comp_version
    addr: 0x502900f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: comp_type
    addr: 0x502900fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 32
      description: VALUE
- !Module
  name: I2C2
  description: Inter-Integrated Circuit Bus 2
  base_addr: 0x502a0000
  size: 0x100
  registers:
  - !Register
    name: con
    addr: 0x502a0000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: master_mode
      bit_offset: 0
      bit_width: 1
      description: Master Mode
    - !Field
      name: speed
      bit_offset: 1
      bit_width: 2
      description: Speed
      enum_values:
        0: standard
        1: fast
        2: highspeed
    - !Field
      name: addr_slave_width
      bit_offset: 3
      bit_width: 1
      description: Slave address width
      enum_values:
        0: b7
        1: b10
    - !Field
      name: restart_en
      bit_offset: 5
      bit_width: 1
      description: Enable Restart
    - !Field
      name: slave_disable
      bit_offset: 6
      bit_width: 1
      description: Disable Slave
    - !Field
      name: stop_det
      bit_offset: 7
      bit_width: 1
      description: STOP_DET_IFADDRESSED
    - !Field
      name: tx_empty
      bit_offset: 8
      bit_width: 1
      description: TX_EMPTY_CTRL
  - !Register
    name: tar
    addr: 0x502a0004
    size_bits: 32
    description: Target Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: address
      bit_offset: 0
      bit_width: 10
      description: Target Address
    - !Field
      name: gc
      bit_offset: 10
      bit_width: 1
      description: GC_OR_START
    - !Field
      name: special
      bit_offset: 11
      bit_width: 1
      description: SPECIAL
    - !Field
      name: addr_master_width
      bit_offset: 12
      bit_width: 1
      description: Master Address
      enum_values:
        0: b7
        1: b10
  - !Register
    name: sar
    addr: 0x502a0008
    size_bits: 32
    description: Slave Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: address
      bit_offset: 0
      bit_width: 10
      description: Slave Address
  - !Register
    name: data_cmd
    addr: 0x502a0010
    size_bits: 32
    description: Data Buffer and Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cmd
      bit_offset: 8
      bit_width: 1
      description: CMD
    - !Field
      name: data
      bit_offset: 0
      bit_width: 8
      description: Data
  - !Register
    name: ss_scl_hcnt
    addr: 0x502a0014
    size_bits: 32
    description: Standard Speed Clock SCL High Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 16
      description: COUNT
  - !Register
    name: ss_scl_lcnt
    addr: 0x502a0018
    size_bits: 32
    description: Standard Speed Clock SCL Low Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 16
      description: COUNT
  - !Register
    name: intr_stat
    addr: 0x502a002c
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: intr_mask
    addr: 0x502a0030
    size_bits: 32
    description: Interrupt Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: raw_intr_stat
    addr: 0x502a0034
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rx_under
      bit_offset: 0
      bit_width: 1
      description: RX_UNDER
    - !Field
      name: rx_over
      bit_offset: 1
      bit_width: 1
      description: RX_OVER
    - !Field
      name: rx_full
      bit_offset: 2
      bit_width: 1
      description: RX_FULL
    - !Field
      name: tx_over
      bit_offset: 3
      bit_width: 1
      description: TX_OVER
    - !Field
      name: tx_empty
      bit_offset: 4
      bit_width: 1
      description: TX_EMPTY
    - !Field
      name: rd_req
      bit_offset: 5
      bit_width: 1
      description: RD_REQ
    - !Field
      name: tx_abrt
      bit_offset: 6
      bit_width: 1
      description: TX_ABRT
    - !Field
      name: rx_done
      bit_offset: 7
      bit_width: 1
      description: RX_DONE
    - !Field
      name: activity
      bit_offset: 8
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: stop_det
      bit_offset: 9
      bit_width: 1
      description: STOP_DET
    - !Field
      name: start_det
      bit_offset: 10
      bit_width: 1
      description: START_DET
    - !Field
      name: gen_call
      bit_offset: 11
      bit_width: 1
      description: GEN_CALL
  - !Register
    name: rx_tl
    addr: 0x502a0038
    size_bits: 32
    description: Receive FIFO Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: tx_tl
    addr: 0x502a003c
    size_bits: 32
    description: Transmit FIFO Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: clr_intr
    addr: 0x502a0040
    size_bits: 32
    description: Clear Combined and Individual Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_under
    addr: 0x502a0044
    size_bits: 32
    description: Clear RX_UNDER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_over
    addr: 0x502a0048
    size_bits: 32
    description: Clear RX_OVER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_tx_over
    addr: 0x502a004c
    size_bits: 32
    description: Clear TX_OVER Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rd_req
    addr: 0x502a0050
    size_bits: 32
    description: Clear RD_REQ Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_tx_abrt
    addr: 0x502a0054
    size_bits: 32
    description: Clear TX_ABRT Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_rx_done
    addr: 0x502a0058
    size_bits: 32
    description: Clear RX_DONE Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_activity
    addr: 0x502a005c
    size_bits: 32
    description: Clear ACTIVITY Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_stop_det
    addr: 0x502a0060
    size_bits: 32
    description: Clear STOP_DET Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_start_det
    addr: 0x502a0064
    size_bits: 32
    description: Clear START_DET Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: clr_gen_call
    addr: 0x502a0068
    size_bits: 32
    description: I2C Clear GEN_CALL Interrupt Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: clr
      bit_offset: 0
      bit_width: 1
      description: CLR
  - !Register
    name: enable
    addr: 0x502a006c
    size_bits: 32
    description: Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: ENABLE
    - !Field
      name: abort
      bit_offset: 1
      bit_width: 1
      description: ABORT
    - !Field
      name: tx_cmd_block
      bit_offset: 2
      bit_width: 1
      description: TX_CMD_BLOCK
  - !Register
    name: status
    addr: 0x502a0070
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: activity
      bit_offset: 0
      bit_width: 1
      description: ACTIVITY
    - !Field
      name: tfnf
      bit_offset: 1
      bit_width: 1
      description: TFNF
    - !Field
      name: tfe
      bit_offset: 2
      bit_width: 1
      description: TFE
    - !Field
      name: rfne
      bit_offset: 3
      bit_width: 1
      description: RFNE
    - !Field
      name: rff
      bit_offset: 4
      bit_width: 1
      description: RFF
    - !Field
      name: mst_activity
      bit_offset: 5
      bit_width: 1
      description: MST_ACTIVITY
    - !Field
      name: slv_activity
      bit_offset: 6
      bit_width: 1
      description: SLV_ACTIVITY
  - !Register
    name: txflr
    addr: 0x502a0074
    size_bits: 32
    description: Transmit FIFO Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: rxflr
    addr: 0x502a0078
    size_bits: 32
    description: Receive FIFO Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: sda_hold
    addr: 0x502a007c
    size_bits: 32
    description: SDA Hold Time Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: tx
      bit_offset: 0
      bit_width: 16
      description: TX
    - !Field
      name: rx
      bit_offset: 16
      bit_width: 8
      description: RX
  - !Register
    name: tx_abrt_source
    addr: 0x502a0080
    size_bits: 32
    description: Transmit Abort Source Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: addr7_noack
      bit_offset: 0
      bit_width: 1
      description: 7B_ADDR_NOACK
    - !Field
      name: addr1_10_noack
      bit_offset: 1
      bit_width: 1
      description: 10B_ADDR1_NOACK
    - !Field
      name: addr2_10_noack
      bit_offset: 2
      bit_width: 1
      description: 10B_ADDR2_NOACK
    - !Field
      name: txdata_noack
      bit_offset: 3
      bit_width: 1
      description: TXDATA_NOACK
    - !Field
      name: gcall_noack
      bit_offset: 4
      bit_width: 1
      description: GCALL_NOACK
    - !Field
      name: gcall_read
      bit_offset: 5
      bit_width: 1
      description: GCALL_READ
    - !Field
      name: hs_ackdet
      bit_offset: 6
      bit_width: 1
      description: HS_ACKDET
    - !Field
      name: sbyte_ackdet
      bit_offset: 7
      bit_width: 1
      description: SBYTE_ACKDET
    - !Field
      name: hs_norstrt
      bit_offset: 8
      bit_width: 1
      description: HS_NORSTRT
    - !Field
      name: sbyte_norstrt
      bit_offset: 9
      bit_width: 1
      description: SBYTE_NORSTRT
    - !Field
      name: rd_10_norstrt
      bit_offset: 10
      bit_width: 1
      description: 10B_RD_NORSTRT
    - !Field
      name: master_dis
      bit_offset: 11
      bit_width: 1
      description: MASTER_DIS
    - !Field
      name: mst_arblost
      bit_offset: 12
      bit_width: 1
      description: MST_ARBLOST
    - !Field
      name: slvflush_txfifo
      bit_offset: 13
      bit_width: 1
      description: SLVFLUSH_TXFIFO
    - !Field
      name: slv_arblost
      bit_offset: 14
      bit_width: 1
      description: SLV_ARBLOST
    - !Field
      name: slvrd_intx
      bit_offset: 15
      bit_width: 1
      description: SLVRD_INTX
    - !Field
      name: user_abrt
      bit_offset: 16
      bit_width: 1
      description: USER_ABRT
  - !Register
    name: dma_cr
    addr: 0x502a0088
    size_bits: 32
    description: I2C DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RDMAE
      bit_offset: 0
      bit_width: 1
      description: RDMAE
    - !Field
      name: TDMAE
      bit_offset: 1
      bit_width: 1
      description: TDMAE
  - !Register
    name: dma_tdlr
    addr: 0x502a008c
    size_bits: 32
    description: DMA Transmit Data Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: dma_rdlr
    addr: 0x502a0090
    size_bits: 32
    description: DMA Receive Data Level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 3
      description: VALUE
  - !Register
    name: sda_setup
    addr: 0x502a0094
    size_bits: 32
    description: SDA Setup Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: general_call
    addr: 0x502a0098
    size_bits: 32
    description: ACK General Call Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: call_enable
      bit_offset: 0
      bit_width: 1
      description: CALL_ENABLE
  - !Register
    name: enable_status
    addr: 0x502a009c
    size_bits: 32
    description: Enable Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ic_enable
      bit_offset: 0
      bit_width: 1
      description: IC_ENABLE
    - !Field
      name: slv_dis_busy
      bit_offset: 1
      bit_width: 1
      description: SLV_DIS_BUSY
    - !Field
      name: slv_rx_data_lost
      bit_offset: 2
      bit_width: 1
      description: SLV_RX_DATA_LOST
  - !Register
    name: fs_spklen
    addr: 0x502a00a0
    size_bits: 32
    description: SS, FS or FM+ spike suppression limit
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: comp_param_1
    addr: 0x502a00f4
    size_bits: 32
    description: Component Parameter Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: apb_data_width
      bit_offset: 0
      bit_width: 2
      description: APB_DATA_WIDTH
    - !Field
      name: max_speed_mode
      bit_offset: 2
      bit_width: 2
      description: MAX_SPEED_MODE
    - !Field
      name: hc_count_values
      bit_offset: 4
      bit_width: 1
      description: HC_COUNT_VALUES
    - !Field
      name: intr_io
      bit_offset: 5
      bit_width: 1
      description: INTR_IO
    - !Field
      name: has_dma
      bit_offset: 6
      bit_width: 1
      description: HAS_DMA
    - !Field
      name: encoded_params
      bit_offset: 7
      bit_width: 1
      description: ENCODED_PARAMS
    - !Field
      name: rx_buffer_depth
      bit_offset: 8
      bit_width: 8
      description: RX_BUFFER_DEPTH
    - !Field
      name: tx_buffer_depth
      bit_offset: 16
      bit_width: 8
      description: TX_BUFFER_DEPTH
  - !Register
    name: comp_version
    addr: 0x502a00f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: comp_type
    addr: 0x502a00fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: value
      bit_offset: 0
      bit_width: 32
      description: VALUE
- !Module
  name: FPIOA
  description: Field Programmable IO Array
  base_addr: 0x502b0000
  size: 0x104
  registers:
  - !Register
    name: io[0]
    addr: 0x502b0000
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[2]
    addr: 0x502b0008
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[4]
    addr: 0x502b0010
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[6]
    addr: 0x502b0018
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[8]
    addr: 0x502b0020
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[10]
    addr: 0x502b0028
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[12]
    addr: 0x502b0030
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[14]
    addr: 0x502b0038
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[16]
    addr: 0x502b0040
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[18]
    addr: 0x502b0048
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[20]
    addr: 0x502b0050
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[22]
    addr: 0x502b0058
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[24]
    addr: 0x502b0060
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[26]
    addr: 0x502b0068
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[28]
    addr: 0x502b0070
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[30]
    addr: 0x502b0078
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[32]
    addr: 0x502b0080
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[34]
    addr: 0x502b0088
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[36]
    addr: 0x502b0090
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[38]
    addr: 0x502b0098
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[40]
    addr: 0x502b00a0
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[42]
    addr: 0x502b00a8
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[44]
    addr: 0x502b00b0
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: io[46]
    addr: 0x502b00b8
    size_bits: 64
    description: FPIOA GPIO multiplexer io array
    fields:
    - !Field
      name: ch_sel
      bit_offset: 0
      bit_width: 8
      description: Channel select from 256 input
    - !Field
      name: ds
      bit_offset: 8
      bit_width: 4
      description: Driving selector
    - !Field
      name: oe_en
      bit_offset: 12
      bit_width: 1
      description: Static output enable, will AND with OE_INV
    - !Field
      name: oe_inv
      bit_offset: 13
      bit_width: 1
      description: Invert output enable
    - !Field
      name: do_sel
      bit_offset: 14
      bit_width: 1
      description: 'Data output select: 0 for DO, 1 for OE'
    - !Field
      name: do_inv
      bit_offset: 15
      bit_width: 1
      description: Invert the result of data output select (DO_SEL)
    - !Field
      name: pu
      bit_offset: 16
      bit_width: 1
      description: Pull up enable. 0 for nothing, 1 for pull up
    - !Field
      name: pd
      bit_offset: 17
      bit_width: 1
      description: Pull down enable. 0 for nothing, 1 for pull down
    - !Field
      name: sl
      bit_offset: 19
      bit_width: 1
      description: Slew rate control enable
    - !Field
      name: ie_en
      bit_offset: 20
      bit_width: 1
      description: Static input enable, will AND with IE_INV
    - !Field
      name: ie_inv
      bit_offset: 21
      bit_width: 1
      description: Invert input enable
    - !Field
      name: di_inv
      bit_offset: 22
      bit_width: 1
      description: Invert Data input
    - !Field
      name: st
      bit_offset: 23
      bit_width: 1
      description: Schmitt trigger
    - !Field
      name: pad_di
      bit_offset: 31
      bit_width: 1
      description: Read current IO's data input
  - !Register
    name: tie_en[0]
    addr: 0x502b00c0
    size_bits: 64
    description: FPIOA GPIO multiplexer tie enable array
  - !Register
    name: tie_en[2]
    addr: 0x502b00c8
    size_bits: 64
    description: FPIOA GPIO multiplexer tie enable array
  - !Register
    name: tie_en[4]
    addr: 0x502b00d0
    size_bits: 64
    description: FPIOA GPIO multiplexer tie enable array
  - !Register
    name: tie_en[6]
    addr: 0x502b00d8
    size_bits: 64
    description: FPIOA GPIO multiplexer tie enable array
  - !Register
    name: tie_val[0]
    addr: 0x502b00e0
    size_bits: 64
    description: FPIOA GPIO multiplexer tie value array
  - !Register
    name: tie_val[2]
    addr: 0x502b00e8
    size_bits: 64
    description: FPIOA GPIO multiplexer tie value array
  - !Register
    name: tie_val[4]
    addr: 0x502b00f0
    size_bits: 64
    description: FPIOA GPIO multiplexer tie value array
  - !Register
    name: tie_val[6]
    addr: 0x502b00f8
    size_bits: 64
    description: FPIOA GPIO multiplexer tie value array
- !Module
  name: SHA256
  description: SHA256 Accelerator
  base_addr: 0x502c0000
  size: 0x38
  registers:
  - !Register
    name: data_in
    addr: 0x502c0020
    size_bits: 32
    description: SHA256 input data is written to this register
    read_allowed: true
    write_allowed: true
  - !Register
    name: num_reg
    addr: 0x502c0028
    size_bits: 32
    description: Counters register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data_cnt
      bit_offset: 0
      bit_width: 16
      description: The total amount of data calculated by SHA256 is set by this register,
        and the smallest unit is 512bit
    - !Field
      name: data_num
      bit_offset: 16
      bit_width: 16
      description: Currently calculated block number. 512bit=1block
  - !Register
    name: function_reg_0
    addr: 0x502c002c
    size_bits: 32
    description: Function configuration register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: en
      bit_offset: 0
      bit_width: 1
      description: write:SHA256 enable register. read:Calculation completed flag
    - !Field
      name: overflow
      bit_offset: 8
      bit_width: 1
      description: SHA256 calculation overflow flag
    - !Field
      name: endian
      bit_offset: 16
      bit_width: 1
      description: Endian setting
      enum_values:
        0: le
        1: be
  - !Register
    name: function_reg_1
    addr: 0x502c0034
    size_bits: 32
    description: Function configuration register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dma_en
      bit_offset: 0
      bit_width: 1
      description: SHA and DMA handshake signals enable. 1:enable; 0:disable
    - !Field
      name: fifo_in_full
      bit_offset: 8
      bit_width: 1
      description: 1:SHA256 input fifo is full; 0:not full
  - !Register
    name: result[0]
    addr: 0x502c0000
    size_bits: 64
    description: Calculated SHA256 return value
  - !Register
    name: result[2]
    addr: 0x502c0008
    size_bits: 64
    description: Calculated SHA256 return value
  - !Register
    name: result[4]
    addr: 0x502c0010
    size_bits: 64
    description: Calculated SHA256 return value
  - !Register
    name: result[6]
    addr: 0x502c0018
    size_bits: 64
    description: Calculated SHA256 return value
- !Module
  name: TIMER0
  description: Timer 0
  base_addr: 0x502d0000
  size: 0xc4
  registers:
  - !Register
    name: intr_stat
    addr: 0x502d00a0
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: eoi
    addr: 0x502d00a4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: raw_intr_stat
    addr: 0x502d00a8
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: comp_version
    addr: 0x502d00ac
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: load_count20
    addr: 0x502d00b0
    size_bits: 64
    description: Load Count2 Register
  - !Register
    name: load_count22
    addr: 0x502d00b8
    size_bits: 64
    description: Load Count2 Register
  - !Register
    name: channel0_load_count
    addr: 0x502d0000
    size_bits: 64
    description: Load Count Register
  - !Register
    name: channel0_control
    addr: 0x502d0008
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: ENABLE
    - !Field
      name: mode
      bit_offset: 1
      bit_width: 1
      description: MODE
      enum_values:
        0: free
        1: user
    - !Field
      name: interrupt
      bit_offset: 2
      bit_width: 1
      description: INTERRUPT_MASK
    - !Field
      name: pwm_enable
      bit_offset: 3
      bit_width: 1
      description: PWM_ENABLE
  - !Register
    name: channel0_intr_stat
    addr: 0x502d0010
    size_bits: 64
    description: Interrupt Status Register
  - !Register
    name: channel1_current_value
    addr: 0x502d0018
    size_bits: 64
    description: Current Value Register
  - !Register
    name: channel1_eoi
    addr: 0x502d0020
    size_bits: 64
    description: Interrupt Clear Register
  - !Register
    name: channel2_load_count
    addr: 0x502d0028
    size_bits: 64
    description: Load Count Register
  - !Register
    name: channel2_control
    addr: 0x502d0030
    size_bits: 64
    description: Control Register
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: ENABLE
    - !Field
      name: mode
      bit_offset: 1
      bit_width: 1
      description: MODE
      enum_values:
        0: free
        1: user
    - !Field
      name: interrupt
      bit_offset: 2
      bit_width: 1
      description: INTERRUPT_MASK
    - !Field
      name: pwm_enable
      bit_offset: 3
      bit_width: 1
      description: PWM_ENABLE
  - !Register
    name: channel2_intr_stat
    addr: 0x502d0038
    size_bits: 64
    description: Interrupt Status Register
  - !Register
    name: channel3_current_value
    addr: 0x502d0040
    size_bits: 64
    description: Current Value Register
  - !Register
    name: channel3_eoi
    addr: 0x502d0048
    size_bits: 64
    description: Interrupt Clear Register
- !Module
  name: TIMER1
  description: Timer 1
  base_addr: 0x502e0000
  size: 0xc4
  registers:
  - !Register
    name: intr_stat
    addr: 0x502e00a0
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: eoi
    addr: 0x502e00a4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: raw_intr_stat
    addr: 0x502e00a8
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: comp_version
    addr: 0x502e00ac
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: load_count20
    addr: 0x502e00b0
    size_bits: 64
    description: Load Count2 Register
  - !Register
    name: load_count22
    addr: 0x502e00b8
    size_bits: 64
    description: Load Count2 Register
- !Module
  name: TIMER2
  description: Timer 2
  base_addr: 0x502f0000
  size: 0xc4
  registers:
  - !Register
    name: intr_stat
    addr: 0x502f00a0
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: eoi
    addr: 0x502f00a4
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: raw_intr_stat
    addr: 0x502f00a8
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: comp_version
    addr: 0x502f00ac
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: load_count20
    addr: 0x502f00b0
    size_bits: 64
    description: Load Count2 Register
  - !Register
    name: load_count22
    addr: 0x502f00b8
    size_bits: 64
    description: Load Count2 Register
- !Module
  name: WDT0
  description: Watchdog Timer 0
  base_addr: 0x50400000
  size: 0x100
  registers:
  - !Register
    name: cr
    addr: 0x50400000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: enable
    - !Field
      name: rmod
      bit_offset: 1
      bit_width: 1
      description: rmod
      enum_values:
        0: reset
        1: interrupt
    - !Field
      name: rpl
      bit_offset: 2
      bit_width: 3
      description: rpl
  - !Register
    name: torr
    addr: 0x50400004
    size_bits: 32
    description: Timeout Range Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: top0
      bit_offset: 0
      bit_width: 4
      description: top (lower half)
    - !Field
      name: top1
      bit_offset: 4
      bit_width: 4
      description: top (upper half)
  - !Register
    name: ccvr
    addr: 0x50400008
    size_bits: 32
    description: Current Counter Value Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: crr
    addr: 0x5040000c
    size_bits: 32
    description: Counter Restart Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: stat
    addr: 0x50400010
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: stat
      bit_offset: 0
      bit_width: 1
      description: stat
  - !Register
    name: eoi
    addr: 0x50400014
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: eoi
      bit_offset: 0
      bit_width: 1
      description: eoi
  - !Register
    name: prot_level
    addr: 0x5040001c
    size_bits: 32
    description: Protection level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: prot_level
      bit_offset: 0
      bit_width: 3
      description: prot_level
  - !Register
    name: comp_param_5
    addr: 0x504000e4
    size_bits: 32
    description: Component Parameters Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: user_top_max
      bit_offset: 0
      bit_width: 32
      description: user_top_max
  - !Register
    name: comp_param_4
    addr: 0x504000e8
    size_bits: 32
    description: Component Parameters Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: user_top_init_max
      bit_offset: 0
      bit_width: 32
      description: user_top_init_max
  - !Register
    name: comp_param_3
    addr: 0x504000ec
    size_bits: 32
    description: Component Parameters Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: top_rst
      bit_offset: 0
      bit_width: 32
      description: top_rst
  - !Register
    name: comp_param_2
    addr: 0x504000f0
    size_bits: 32
    description: Component Parameters Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cnt_rst
      bit_offset: 0
      bit_width: 32
      description: cnt_rst
  - !Register
    name: comp_param_1
    addr: 0x504000f4
    size_bits: 32
    description: Component Parameters Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: always_en
      bit_offset: 0
      bit_width: 1
      description: always_en
    - !Field
      name: dflt_rmod
      bit_offset: 1
      bit_width: 1
      description: dflt_rmod
    - !Field
      name: dual_top
      bit_offset: 2
      bit_width: 1
      description: dual_top
    - !Field
      name: hc_rmod
      bit_offset: 3
      bit_width: 1
      description: hc_rmod
    - !Field
      name: hc_rpl
      bit_offset: 4
      bit_width: 1
      description: hc_rpl
    - !Field
      name: hc_top
      bit_offset: 5
      bit_width: 1
      description: hc_top
    - !Field
      name: use_fix_top
      bit_offset: 6
      bit_width: 1
      description: use_fix_top
    - !Field
      name: pause
      bit_offset: 7
      bit_width: 1
      description: pause
    - !Field
      name: apb_data_width
      bit_offset: 8
      bit_width: 2
      description: apb_data_width
    - !Field
      name: dflt_rpl
      bit_offset: 10
      bit_width: 3
      description: dflt_rpl
    - !Field
      name: dflt_top
      bit_offset: 16
      bit_width: 4
      description: dflt_top
    - !Field
      name: dflt_top_init
      bit_offset: 20
      bit_width: 4
      description: dflt_top_init
    - !Field
      name: cnt_width
      bit_offset: 24
      bit_width: 5
      description: cnt_width
  - !Register
    name: comp_version
    addr: 0x504000f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: comp_type
    addr: 0x504000fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
- !Module
  name: WDT1
  description: Watchdog Timer 1
  base_addr: 0x50410000
  size: 0x100
  registers:
  - !Register
    name: cr
    addr: 0x50410000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: enable
      bit_offset: 0
      bit_width: 1
      description: enable
    - !Field
      name: rmod
      bit_offset: 1
      bit_width: 1
      description: rmod
      enum_values:
        0: reset
        1: interrupt
    - !Field
      name: rpl
      bit_offset: 2
      bit_width: 3
      description: rpl
  - !Register
    name: torr
    addr: 0x50410004
    size_bits: 32
    description: Timeout Range Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: top0
      bit_offset: 0
      bit_width: 4
      description: top (lower half)
    - !Field
      name: top1
      bit_offset: 4
      bit_width: 4
      description: top (upper half)
  - !Register
    name: ccvr
    addr: 0x50410008
    size_bits: 32
    description: Current Counter Value Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: crr
    addr: 0x5041000c
    size_bits: 32
    description: Counter Restart Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: stat
    addr: 0x50410010
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: stat
      bit_offset: 0
      bit_width: 1
      description: stat
  - !Register
    name: eoi
    addr: 0x50410014
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: eoi
      bit_offset: 0
      bit_width: 1
      description: eoi
  - !Register
    name: prot_level
    addr: 0x5041001c
    size_bits: 32
    description: Protection level Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: prot_level
      bit_offset: 0
      bit_width: 3
      description: prot_level
  - !Register
    name: comp_param_5
    addr: 0x504100e4
    size_bits: 32
    description: Component Parameters Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: user_top_max
      bit_offset: 0
      bit_width: 32
      description: user_top_max
  - !Register
    name: comp_param_4
    addr: 0x504100e8
    size_bits: 32
    description: Component Parameters Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: user_top_init_max
      bit_offset: 0
      bit_width: 32
      description: user_top_init_max
  - !Register
    name: comp_param_3
    addr: 0x504100ec
    size_bits: 32
    description: Component Parameters Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: top_rst
      bit_offset: 0
      bit_width: 32
      description: top_rst
  - !Register
    name: comp_param_2
    addr: 0x504100f0
    size_bits: 32
    description: Component Parameters Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cnt_rst
      bit_offset: 0
      bit_width: 32
      description: cnt_rst
  - !Register
    name: comp_param_1
    addr: 0x504100f4
    size_bits: 32
    description: Component Parameters Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: always_en
      bit_offset: 0
      bit_width: 1
      description: always_en
    - !Field
      name: dflt_rmod
      bit_offset: 1
      bit_width: 1
      description: dflt_rmod
    - !Field
      name: dual_top
      bit_offset: 2
      bit_width: 1
      description: dual_top
    - !Field
      name: hc_rmod
      bit_offset: 3
      bit_width: 1
      description: hc_rmod
    - !Field
      name: hc_rpl
      bit_offset: 4
      bit_width: 1
      description: hc_rpl
    - !Field
      name: hc_top
      bit_offset: 5
      bit_width: 1
      description: hc_top
    - !Field
      name: use_fix_top
      bit_offset: 6
      bit_width: 1
      description: use_fix_top
    - !Field
      name: pause
      bit_offset: 7
      bit_width: 1
      description: pause
    - !Field
      name: apb_data_width
      bit_offset: 8
      bit_width: 2
      description: apb_data_width
    - !Field
      name: dflt_rpl
      bit_offset: 10
      bit_width: 3
      description: dflt_rpl
    - !Field
      name: dflt_top
      bit_offset: 16
      bit_width: 4
      description: dflt_top
    - !Field
      name: dflt_top_init
      bit_offset: 20
      bit_width: 4
      description: dflt_top_init
    - !Field
      name: cnt_width
      bit_offset: 24
      bit_width: 5
      description: cnt_width
  - !Register
    name: comp_version
    addr: 0x504100f8
    size_bits: 32
    description: Component Version Register
    read_allowed: true
    write_allowed: true
  - !Register
    name: comp_type
    addr: 0x504100fc
    size_bits: 32
    description: Component Type Register
    read_allowed: true
    write_allowed: true
- !Module
  name: OTP
  description: One-Time Programmable Memory Controller
  base_addr: 0x50420000
  size: 0x4
  registers:
  - !Register
    name: dummy
    addr: 0x50420000
    size_bits: 32
    description: 'Dummy register: this peripheral is not implemented yet'
    read_allowed: true
    write_allowed: true
- !Module
  name: DVP
  description: Digital Video Port
  base_addr: 0x50430000
  size: 0x2c
  registers:
  - !Register
    name: dvp_cfg
    addr: 0x50430000
    size_bits: 32
    description: Config Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: start_int_enable
      bit_offset: 0
      bit_width: 1
      description: START_INT_ENABLE
    - !Field
      name: finish_int_enable
      bit_offset: 1
      bit_width: 1
      description: FINISH_INT_ENABLE
    - !Field
      name: ai_output_enable
      bit_offset: 2
      bit_width: 1
      description: AI_OUTPUT_ENABLE
    - !Field
      name: display_output_enable
      bit_offset: 3
      bit_width: 1
      description: DISPLAY_OUTPUT_ENABLE
    - !Field
      name: auto_enable
      bit_offset: 4
      bit_width: 1
      description: AUTO_ENABLE
    - !Field
      name: burst_size_4beats
      bit_offset: 8
      bit_width: 1
      description: BURST_SIZE_4BEATS
    - !Field
      name: format
      bit_offset: 9
      bit_width: 2
      description: FORMAT
      enum_values:
        0: rgb
        1: yuv
        3: y
    - !Field
      name: href_burst_num
      bit_offset: 12
      bit_width: 8
      description: HREF_BURST_NUM
    - !Field
      name: line_num
      bit_offset: 20
      bit_width: 10
      description: LINE_NUM
  - !Register
    name: r_addr
    addr: 0x50430004
    size_bits: 32
    description: R_ADDR
    read_allowed: true
    write_allowed: true
  - !Register
    name: g_addr
    addr: 0x50430008
    size_bits: 32
    description: G_ADDR
    read_allowed: true
    write_allowed: true
  - !Register
    name: b_addr
    addr: 0x5043000c
    size_bits: 32
    description: B_ADDR
    read_allowed: true
    write_allowed: true
  - !Register
    name: cmos_cfg
    addr: 0x50430010
    size_bits: 32
    description: CMOS Config Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clk_div
      bit_offset: 0
      bit_width: 8
      description: CLK_DIV
    - !Field
      name: clk_enable
      bit_offset: 8
      bit_width: 1
      description: CLK_ENABLE
    - !Field
      name: reset
      bit_offset: 16
      bit_width: 1
      description: RESET
    - !Field
      name: power_down
      bit_offset: 24
      bit_width: 1
      description: POWER_DOWN
  - !Register
    name: sccb_cfg
    addr: 0x50430014
    size_bits: 32
    description: SCCB Config Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: byte_num
      bit_offset: 0
      bit_width: 2
      description: BYTE_NUM
      enum_values:
        1: num2
        2: num3
        3: num4
    - !Field
      name: scl_lcnt
      bit_offset: 8
      bit_width: 8
      description: SCL_LCNT
    - !Field
      name: scl_hcnt
      bit_offset: 16
      bit_width: 8
      description: SCL_HCNT
    - !Field
      name: rdata
      bit_offset: 24
      bit_width: 8
      description: RDATA
      read_allowed: true
      write_allowed: false
  - !Register
    name: sccb_ctl
    addr: 0x50430018
    size_bits: 32
    description: SCCB Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: device_address
      bit_offset: 0
      bit_width: 8
      description: DEVICE_ADDRESS
    - !Field
      name: reg_address
      bit_offset: 8
      bit_width: 8
      description: REG_ADDRESS
    - !Field
      name: wdata_byte0
      bit_offset: 16
      bit_width: 8
      description: WDATA_BYTE0
    - !Field
      name: wdata_byte1
      bit_offset: 24
      bit_width: 8
      description: WDATA_BYTE1
  - !Register
    name: axi
    addr: 0x5043001c
    size_bits: 32
    description: AXI Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: gm_mlen
      bit_offset: 0
      bit_width: 8
      description: GM_MLEN
      enum_values:
        0: byte1
        3: byte4
  - !Register
    name: sts
    addr: 0x50430020
    size_bits: 32
    description: STS Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: frame_start
      bit_offset: 0
      bit_width: 1
      description: FRAME_START
    - !Field
      name: frame_start_we
      bit_offset: 1
      bit_width: 1
      description: FRAME_START_WE
    - !Field
      name: frame_finish
      bit_offset: 8
      bit_width: 1
      description: FRAME_FINISH
    - !Field
      name: frame_finish_we
      bit_offset: 9
      bit_width: 1
      description: FRAME_FINISH_WE
    - !Field
      name: dvp_en
      bit_offset: 16
      bit_width: 1
      description: DVP_EN
    - !Field
      name: dvp_en_we
      bit_offset: 17
      bit_width: 1
      description: DVP_EN_WE
    - !Field
      name: sccb_en
      bit_offset: 24
      bit_width: 1
      description: SCCB_EN
    - !Field
      name: sccb_en_we
      bit_offset: 25
      bit_width: 1
      description: SCCB_EN_WE
  - !Register
    name: reverse
    addr: 0x50430024
    size_bits: 32
    description: REVERSE
    read_allowed: true
    write_allowed: true
  - !Register
    name: rgb_addr
    addr: 0x50430028
    size_bits: 32
    description: RGB_ADDR
    read_allowed: true
    write_allowed: true
- !Module
  name: SYSCTL
  description: System Controller
  base_addr: 0x50440000
  size: 0x70
  registers:
  - !Register
    name: git_id
    addr: 0x50440000
    size_bits: 32
    description: Git short commit id
    read_allowed: true
    write_allowed: true
  - !Register
    name: clk_freq
    addr: 0x50440004
    size_bits: 32
    description: System clock base frequency
    read_allowed: true
    write_allowed: true
  - !Register
    name: pll0
    addr: 0x50440008
    size_bits: 32
    description: PLL0 controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clkr
      bit_offset: 0
      bit_width: 4
    - !Field
      name: clkf
      bit_offset: 4
      bit_width: 6
    - !Field
      name: clkod
      bit_offset: 10
      bit_width: 4
    - !Field
      name: bwadj
      bit_offset: 14
      bit_width: 6
    - !Field
      name: reset
      bit_offset: 20
      bit_width: 1
    - !Field
      name: pwrd
      bit_offset: 21
      bit_width: 1
    - !Field
      name: intfb
      bit_offset: 22
      bit_width: 1
    - !Field
      name: bypass
      bit_offset: 23
      bit_width: 1
    - !Field
      name: test
      bit_offset: 24
      bit_width: 1
    - !Field
      name: out_en
      bit_offset: 25
      bit_width: 1
    - !Field
      name: test_en
      bit_offset: 26
      bit_width: 1
  - !Register
    name: pll1
    addr: 0x5044000c
    size_bits: 32
    description: PLL1 controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clkr
      bit_offset: 0
      bit_width: 4
    - !Field
      name: clkf
      bit_offset: 4
      bit_width: 6
    - !Field
      name: clkod
      bit_offset: 10
      bit_width: 4
    - !Field
      name: bwadj
      bit_offset: 14
      bit_width: 6
    - !Field
      name: reset
      bit_offset: 20
      bit_width: 1
    - !Field
      name: pwrd
      bit_offset: 21
      bit_width: 1
    - !Field
      name: intfb
      bit_offset: 22
      bit_width: 1
    - !Field
      name: bypass
      bit_offset: 23
      bit_width: 1
    - !Field
      name: test
      bit_offset: 24
      bit_width: 1
    - !Field
      name: out_en
      bit_offset: 25
      bit_width: 1
  - !Register
    name: pll2
    addr: 0x50440010
    size_bits: 32
    description: PLL2 controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: clkr
      bit_offset: 0
      bit_width: 4
    - !Field
      name: clkf
      bit_offset: 4
      bit_width: 6
    - !Field
      name: clkod
      bit_offset: 10
      bit_width: 4
    - !Field
      name: bwadj
      bit_offset: 14
      bit_width: 6
    - !Field
      name: reset
      bit_offset: 20
      bit_width: 1
    - !Field
      name: pwrd
      bit_offset: 21
      bit_width: 1
    - !Field
      name: intfb
      bit_offset: 22
      bit_width: 1
    - !Field
      name: bypass
      bit_offset: 23
      bit_width: 1
    - !Field
      name: test
      bit_offset: 24
      bit_width: 1
    - !Field
      name: out_en
      bit_offset: 25
      bit_width: 1
    - !Field
      name: ckin_sel
      bit_offset: 26
      bit_width: 2
  - !Register
    name: pll_lock
    addr: 0x50440018
    size_bits: 32
    description: PLL lock tester
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: pll_lock0
      bit_offset: 0
      bit_width: 2
    - !Field
      name: pll_slip_clear0
      bit_offset: 2
      bit_width: 1
    - !Field
      name: test_clk_out0
      bit_offset: 3
      bit_width: 1
    - !Field
      name: pll_lock1
      bit_offset: 8
      bit_width: 2
    - !Field
      name: pll_slip_clear1
      bit_offset: 10
      bit_width: 1
    - !Field
      name: test_clk_out1
      bit_offset: 11
      bit_width: 1
    - !Field
      name: pll_lock2
      bit_offset: 16
      bit_width: 2
    - !Field
      name: pll_slip_clear2
      bit_offset: 18
      bit_width: 1
    - !Field
      name: test_clk_out2
      bit_offset: 19
      bit_width: 1
  - !Register
    name: rom_error
    addr: 0x5044001c
    size_bits: 32
    description: AXI ROM detector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rom_mul_error
      bit_offset: 0
      bit_width: 1
    - !Field
      name: rom_one_error
      bit_offset: 1
      bit_width: 1
  - !Register
    name: clk_sel0
    addr: 0x50440020
    size_bits: 32
    description: Clock select controller 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: aclk_sel
      bit_offset: 0
      bit_width: 1
    - !Field
      name: aclk_divider_sel
      bit_offset: 1
      bit_width: 2
    - !Field
      name: apb0_clk_sel
      bit_offset: 3
      bit_width: 3
    - !Field
      name: apb1_clk_sel
      bit_offset: 6
      bit_width: 3
    - !Field
      name: apb2_clk_sel
      bit_offset: 9
      bit_width: 3
    - !Field
      name: spi3_clk_sel
      bit_offset: 12
      bit_width: 1
    - !Field
      name: timer0_clk_sel
      bit_offset: 13
      bit_width: 1
    - !Field
      name: timer1_clk_sel
      bit_offset: 14
      bit_width: 1
    - !Field
      name: timer2_clk_sel
      bit_offset: 15
      bit_width: 1
  - !Register
    name: clk_sel1
    addr: 0x50440024
    size_bits: 32
    description: Clock select controller 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: spi3_sample_clk_sel
      bit_offset: 0
      bit_width: 1
  - !Register
    name: clk_en_cent
    addr: 0x50440028
    size_bits: 32
    description: Central clock enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cpu_clk_en
      bit_offset: 0
      bit_width: 1
    - !Field
      name: sram0_clk_en
      bit_offset: 1
      bit_width: 1
    - !Field
      name: sram1_clk_en
      bit_offset: 2
      bit_width: 1
    - !Field
      name: apb0_clk_en
      bit_offset: 3
      bit_width: 1
    - !Field
      name: apb1_clk_en
      bit_offset: 4
      bit_width: 1
    - !Field
      name: apb2_clk_en
      bit_offset: 5
      bit_width: 1
  - !Register
    name: clk_en_peri
    addr: 0x5044002c
    size_bits: 32
    description: Peripheral clock enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rom_clk_en
      bit_offset: 0
      bit_width: 1
    - !Field
      name: dma_clk_en
      bit_offset: 1
      bit_width: 1
    - !Field
      name: ai_clk_en
      bit_offset: 2
      bit_width: 1
    - !Field
      name: dvp_clk_en
      bit_offset: 3
      bit_width: 1
    - !Field
      name: fft_clk_en
      bit_offset: 4
      bit_width: 1
    - !Field
      name: gpio_clk_en
      bit_offset: 5
      bit_width: 1
    - !Field
      name: spi0_clk_en
      bit_offset: 6
      bit_width: 1
    - !Field
      name: spi1_clk_en
      bit_offset: 7
      bit_width: 1
    - !Field
      name: spi2_clk_en
      bit_offset: 8
      bit_width: 1
    - !Field
      name: spi3_clk_en
      bit_offset: 9
      bit_width: 1
    - !Field
      name: i2s0_clk_en
      bit_offset: 10
      bit_width: 1
    - !Field
      name: i2s1_clk_en
      bit_offset: 11
      bit_width: 1
    - !Field
      name: i2s2_clk_en
      bit_offset: 12
      bit_width: 1
    - !Field
      name: i2c0_clk_en
      bit_offset: 13
      bit_width: 1
    - !Field
      name: i2c1_clk_en
      bit_offset: 14
      bit_width: 1
    - !Field
      name: i2c2_clk_en
      bit_offset: 15
      bit_width: 1
    - !Field
      name: uart1_clk_en
      bit_offset: 16
      bit_width: 1
    - !Field
      name: uart2_clk_en
      bit_offset: 17
      bit_width: 1
    - !Field
      name: uart3_clk_en
      bit_offset: 18
      bit_width: 1
    - !Field
      name: aes_clk_en
      bit_offset: 19
      bit_width: 1
    - !Field
      name: fpioa_clk_en
      bit_offset: 20
      bit_width: 1
    - !Field
      name: timer0_clk_en
      bit_offset: 21
      bit_width: 1
    - !Field
      name: timer1_clk_en
      bit_offset: 22
      bit_width: 1
    - !Field
      name: timer2_clk_en
      bit_offset: 23
      bit_width: 1
    - !Field
      name: wdt0_clk_en
      bit_offset: 24
      bit_width: 1
    - !Field
      name: wdt1_clk_en
      bit_offset: 25
      bit_width: 1
    - !Field
      name: sha_clk_en
      bit_offset: 26
      bit_width: 1
    - !Field
      name: otp_clk_en
      bit_offset: 27
      bit_width: 1
    - !Field
      name: rtc_clk_en
      bit_offset: 29
      bit_width: 1
  - !Register
    name: soft_reset
    addr: 0x50440030
    size_bits: 32
    description: Soft reset ctrl
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: soft_reset
      bit_offset: 0
      bit_width: 1
  - !Register
    name: peri_reset
    addr: 0x50440034
    size_bits: 32
    description: Peripheral reset controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: rom_reset
      bit_offset: 0
      bit_width: 1
    - !Field
      name: dma_reset
      bit_offset: 1
      bit_width: 1
    - !Field
      name: ai_reset
      bit_offset: 2
      bit_width: 1
    - !Field
      name: dvp_reset
      bit_offset: 3
      bit_width: 1
    - !Field
      name: fft_reset
      bit_offset: 4
      bit_width: 1
    - !Field
      name: gpio_reset
      bit_offset: 5
      bit_width: 1
    - !Field
      name: spi0_reset
      bit_offset: 6
      bit_width: 1
    - !Field
      name: spi1_reset
      bit_offset: 7
      bit_width: 1
    - !Field
      name: spi2_reset
      bit_offset: 8
      bit_width: 1
    - !Field
      name: spi3_reset
      bit_offset: 9
      bit_width: 1
    - !Field
      name: i2s0_reset
      bit_offset: 10
      bit_width: 1
    - !Field
      name: i2s1_reset
      bit_offset: 11
      bit_width: 1
    - !Field
      name: i2s2_reset
      bit_offset: 12
      bit_width: 1
    - !Field
      name: i2c0_reset
      bit_offset: 13
      bit_width: 1
    - !Field
      name: i2c1_reset
      bit_offset: 14
      bit_width: 1
    - !Field
      name: i2c2_reset
      bit_offset: 15
      bit_width: 1
    - !Field
      name: uart1_reset
      bit_offset: 16
      bit_width: 1
    - !Field
      name: uart2_reset
      bit_offset: 17
      bit_width: 1
    - !Field
      name: uart3_reset
      bit_offset: 18
      bit_width: 1
    - !Field
      name: aes_reset
      bit_offset: 19
      bit_width: 1
    - !Field
      name: fpioa_reset
      bit_offset: 20
      bit_width: 1
    - !Field
      name: timer0_reset
      bit_offset: 21
      bit_width: 1
    - !Field
      name: timer1_reset
      bit_offset: 22
      bit_width: 1
    - !Field
      name: timer2_reset
      bit_offset: 23
      bit_width: 1
    - !Field
      name: wdt0_reset
      bit_offset: 24
      bit_width: 1
    - !Field
      name: wdt1_reset
      bit_offset: 25
      bit_width: 1
    - !Field
      name: sha_reset
      bit_offset: 26
      bit_width: 1
    - !Field
      name: rtc_reset
      bit_offset: 29
      bit_width: 1
  - !Register
    name: clk_th0
    addr: 0x50440038
    size_bits: 32
    description: Clock threshold controller 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: sram0_gclk
      bit_offset: 0
      bit_width: 4
    - !Field
      name: sram1_gclk
      bit_offset: 4
      bit_width: 4
    - !Field
      name: ai_gclk
      bit_offset: 8
      bit_width: 4
    - !Field
      name: dvp_gclk
      bit_offset: 12
      bit_width: 4
    - !Field
      name: rom_gclk
      bit_offset: 16
      bit_width: 4
  - !Register
    name: clk_th1
    addr: 0x5044003c
    size_bits: 32
    description: Clock threshold controller 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: spi0_clk
      bit_offset: 0
      bit_width: 8
    - !Field
      name: spi1_clk
      bit_offset: 8
      bit_width: 8
    - !Field
      name: spi2_clk
      bit_offset: 16
      bit_width: 8
    - !Field
      name: spi3_clk
      bit_offset: 24
      bit_width: 8
  - !Register
    name: clk_th2
    addr: 0x50440040
    size_bits: 32
    description: Clock threshold controller 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: timer0_clk
      bit_offset: 0
      bit_width: 8
    - !Field
      name: timer1_clk
      bit_offset: 8
      bit_width: 8
    - !Field
      name: timer2_clk
      bit_offset: 16
      bit_width: 8
  - !Register
    name: clk_th3
    addr: 0x50440044
    size_bits: 32
    description: Clock threshold controller 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: i2s0_clk
      bit_offset: 0
      bit_width: 16
    - !Field
      name: i2s1_clk
      bit_offset: 16
      bit_width: 16
  - !Register
    name: clk_th4
    addr: 0x50440048
    size_bits: 32
    description: Clock threshold controller 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: i2s2_clk
      bit_offset: 0
      bit_width: 16
    - !Field
      name: i2s0_mclk
      bit_offset: 16
      bit_width: 8
    - !Field
      name: i2s1_mclk
      bit_offset: 24
      bit_width: 8
  - !Register
    name: clk_th5
    addr: 0x5044004c
    size_bits: 32
    description: Clock threshold controller 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: i2s2_mclk
      bit_offset: 0
      bit_width: 8
    - !Field
      name: i2c0_clk
      bit_offset: 8
      bit_width: 8
    - !Field
      name: i2c1_clk
      bit_offset: 16
      bit_width: 8
    - !Field
      name: i2c2_clk
      bit_offset: 24
      bit_width: 8
  - !Register
    name: clk_th6
    addr: 0x50440050
    size_bits: 32
    description: Clock threshold controller 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: wdt0_clk
      bit_offset: 0
      bit_width: 8
    - !Field
      name: wdt1_clk
      bit_offset: 8
      bit_width: 8
  - !Register
    name: misc
    addr: 0x50440054
    size_bits: 32
    description: Miscellaneous controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: debug_sel
      bit_offset: 0
      bit_width: 6
    - !Field
      name: spi_dvp_data_enable
      bit_offset: 10
      bit_width: 1
  - !Register
    name: peri
    addr: 0x50440058
    size_bits: 32
    description: Peripheral controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: timer0_pause
      bit_offset: 0
      bit_width: 1
    - !Field
      name: timer1_pause
      bit_offset: 1
      bit_width: 1
    - !Field
      name: timer2_pause
      bit_offset: 2
      bit_width: 1
    - !Field
      name: timer3_pause
      bit_offset: 3
      bit_width: 1
    - !Field
      name: timer4_pause
      bit_offset: 4
      bit_width: 1
    - !Field
      name: timer5_pause
      bit_offset: 5
      bit_width: 1
    - !Field
      name: timer6_pause
      bit_offset: 6
      bit_width: 1
    - !Field
      name: timer7_pause
      bit_offset: 7
      bit_width: 1
    - !Field
      name: timer8_pause
      bit_offset: 8
      bit_width: 1
    - !Field
      name: timer9_pause
      bit_offset: 9
      bit_width: 1
    - !Field
      name: timer10_pause
      bit_offset: 10
      bit_width: 1
    - !Field
      name: timer11_pause
      bit_offset: 11
      bit_width: 1
    - !Field
      name: spi0_xip_en
      bit_offset: 12
      bit_width: 1
    - !Field
      name: spi1_xip_en
      bit_offset: 13
      bit_width: 1
    - !Field
      name: spi2_xip_en
      bit_offset: 14
      bit_width: 1
    - !Field
      name: spi3_xip_en
      bit_offset: 15
      bit_width: 1
    - !Field
      name: spi0_clk_bypass
      bit_offset: 16
      bit_width: 1
    - !Field
      name: spi1_clk_bypass
      bit_offset: 17
      bit_width: 1
    - !Field
      name: spi2_clk_bypass
      bit_offset: 18
      bit_width: 1
    - !Field
      name: i2s0_clk_bypass
      bit_offset: 19
      bit_width: 1
    - !Field
      name: i2s1_clk_bypass
      bit_offset: 20
      bit_width: 1
    - !Field
      name: i2s2_clk_bypass
      bit_offset: 21
      bit_width: 1
    - !Field
      name: jtag_clk_bypass
      bit_offset: 22
      bit_width: 1
    - !Field
      name: dvp_clk_bypass
      bit_offset: 23
      bit_width: 1
    - !Field
      name: debug_clk_bypass
      bit_offset: 24
      bit_width: 1
  - !Register
    name: spi_sleep
    addr: 0x5044005c
    size_bits: 32
    description: SPI sleep controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ssi0_sleep
      bit_offset: 0
      bit_width: 1
    - !Field
      name: ssi1_sleep
      bit_offset: 1
      bit_width: 1
    - !Field
      name: ssi2_sleep
      bit_offset: 2
      bit_width: 1
    - !Field
      name: ssi3_sleep
      bit_offset: 3
      bit_width: 1
  - !Register
    name: reset_status
    addr: 0x50440060
    size_bits: 32
    description: Reset source status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: reset_sts_clr
      bit_offset: 0
      bit_width: 1
    - !Field
      name: pin_reset_sts
      bit_offset: 1
      bit_width: 1
    - !Field
      name: wdt0_reset_sts
      bit_offset: 2
      bit_width: 1
    - !Field
      name: wdt1_reset_sts
      bit_offset: 3
      bit_width: 1
    - !Field
      name: soft_reset_sts
      bit_offset: 4
      bit_width: 1
  - !Register
    name: dma_sel0
    addr: 0x50440064
    size_bits: 32
    description: DMA handshake selector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dma_sel0
      bit_offset: 0
      bit_width: 6
      enum_values:
        0: ssi0_rx_req
        1: ssi0_tx_req
        2: ssi1_rx_req
        3: ssi1_tx_req
        4: ssi2_rx_req
        5: ssi2_tx_req
        6: ssi3_rx_req
        7: ssi3_tx_req
        8: i2c0_rx_req
        9: i2c0_tx_req
        10: i2c1_rx_req
        11: i2c1_tx_req
        12: i2c2_rx_req
        13: i2c2_tx_req
        14: uart1_rx_req
        15: uart1_tx_req
        16: uart2_rx_req
        17: uart2_tx_req
        18: uart3_rx_req
        19: uart3_tx_req
        20: aes_req
        21: sha_rx_req
        22: ai_rx_req
        23: fft_rx_req
        24: fft_tx_req
        25: i2s0_tx_req
        26: i2s0_rx_req
        27: i2s1_tx_req
        28: i2s1_rx_req
        29: i2s2_tx_req
        30: i2s2_rx_req
        31: i2s0_bf_dir_req
        32: i2s0_bf_voice_req
    - !Field
      name: dma_sel1
      bit_offset: 6
      bit_width: 6
    - !Field
      name: dma_sel2
      bit_offset: 12
      bit_width: 6
    - !Field
      name: dma_sel3
      bit_offset: 18
      bit_width: 6
    - !Field
      name: dma_sel4
      bit_offset: 24
      bit_width: 6
  - !Register
    name: dma_sel1
    addr: 0x50440068
    size_bits: 32
    description: DMA handshake selector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dma_sel5
      bit_offset: 0
      bit_width: 6
  - !Register
    name: power_sel
    addr: 0x5044006c
    size_bits: 32
    description: IO Power Mode Select controller
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: power_mode_sel0
      bit_offset: 0
      bit_width: 1
    - !Field
      name: power_mode_sel1
      bit_offset: 1
      bit_width: 1
    - !Field
      name: power_mode_sel2
      bit_offset: 2
      bit_width: 1
    - !Field
      name: power_mode_sel3
      bit_offset: 3
      bit_width: 1
    - !Field
      name: power_mode_sel4
      bit_offset: 4
      bit_width: 1
    - !Field
      name: power_mode_sel5
      bit_offset: 5
      bit_width: 1
    - !Field
      name: power_mode_sel6
      bit_offset: 6
      bit_width: 1
    - !Field
      name: power_mode_sel7
      bit_offset: 7
      bit_width: 1
- !Module
  name: AES
  description: AES Accelerator
  base_addr: 0x50450000
  size: 0x98
  registers:
  - !Register
    name: encrypt_sel
    addr: 0x50450010
    size_bits: 32
    description: Encryption or decryption select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: encrypt_sel
      bit_offset: 0
      bit_width: 1
      description: Select encryption or decryption mode
      enum_values:
        0: encryption
        1: decryption
  - !Register
    name: mode_ctl
    addr: 0x50450014
    size_bits: 32
    description: AES mode register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: cipher_mode
      bit_offset: 0
      bit_width: 3
      description: Cipher mode
      enum_values:
        0: ECB
        1: CBC
        2: GCM
    - !Field
      name: key_mode
      bit_offset: 3
      bit_width: 2
      description: Key mode
      enum_values:
        0: AES128
        1: AES192
        2: AES256
    - !Field
      name: key_order
      bit_offset: 5
      bit_width: 1
      description: Input key order
      enum_values:
        0: be
        1: le
    - !Field
      name: input_order
      bit_offset: 7
      bit_width: 1
      description: Input data order
    - !Field
      name: output_order
      bit_offset: 9
      bit_width: 1
      description: Output data order
  - !Register
    name: endian
    addr: 0x50450028
    size_bits: 32
    description: Endian control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: endian
      bit_offset: 0
      bit_width: 1
      description: Input data endian
  - !Register
    name: finish
    addr: 0x5045002c
    size_bits: 32
    description: Finished status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: finish
      bit_offset: 0
      bit_width: 1
      description: AES operation finished status
      enum_values:
        0: not_finished
        1: finished
  - !Register
    name: dma_sel
    addr: 0x50450030
    size_bits: 32
    description: DMA select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: dma_sel
      bit_offset: 0
      bit_width: 1
      description: Output to DMA if set, to CPU otherwise
  - !Register
    name: aad_num
    addr: 0x50450034
    size_bits: 32
    description: GCM additional authenticated data count in bytes, minus one
    read_allowed: true
    write_allowed: true
  - !Register
    name: pc_num
    addr: 0x5045003c
    size_bits: 32
    description: Plaintext/ciphertext input data count in bytes, minus one
    read_allowed: true
    write_allowed: true
  - !Register
    name: text_data
    addr: 0x50450040
    size_bits: 32
    description: Plaintext/ciphertext input data
    read_allowed: true
    write_allowed: true
  - !Register
    name: aad_data
    addr: 0x50450044
    size_bits: 32
    description: Additional authenticated data
    read_allowed: true
    write_allowed: true
  - !Register
    name: tag_chk
    addr: 0x50450048
    size_bits: 32
    description: Tag check status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: tag_chk
      bit_offset: 0
      bit_width: 2
      description: Tag check status
      enum_values:
        0: busy
        1: fail
        2: success
  - !Register
    name: data_in_flag
    addr: 0x5045004c
    size_bits: 32
    description: Data can input flag
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data_in_flag
      bit_offset: 0
      bit_width: 1
      description: Data can be written to text_data or aad_data when this flag is
        set
      enum_values:
        0: cannot_input
        1: can_input
  - !Register
    name: out_data
    addr: 0x50450060
    size_bits: 32
    description: Plaintext/ciphertext output data
    read_allowed: true
    write_allowed: true
  - !Register
    name: en
    addr: 0x50450064
    size_bits: 32
    description: AES module enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: en
      bit_offset: 0
      bit_width: 1
      description: AES module enable
      enum_values:
        0: disable
        1: enable
  - !Register
    name: data_out_flag
    addr: 0x50450068
    size_bits: 32
    description: Data can output flag
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: data_out_flag
      bit_offset: 0
      bit_width: 1
      description: Data can be read from out_data when this flag is set
      enum_values:
        0: cannot_output
        1: can_output
  - !Register
    name: tag_in_flag
    addr: 0x5045006c
    size_bits: 32
    description: Can input tag (when using GCM)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: tag_in_flag
      bit_offset: 0
      bit_width: 1
      description: GCM tag can be written to gcm_in_tag when this flag is set
  - !Register
    name: tag_clear
    addr: 0x50450070
    size_bits: 32
    description: Tag clear (a write to this register clears the tag_chk status)
    read_allowed: true
    write_allowed: true
  - !Register
    name: key[0]
    addr: 0x50450000
    size_bits: 64
    description: 1st-4th word of key
  - !Register
    name: key[2]
    addr: 0x50450008
    size_bits: 64
    description: 1st-4th word of key
  - !Register
    name: iv[0]
    addr: 0x50450018
    size_bits: 64
    description: Initialisation Vector (96 bit for GCM, 128 bit for CBC)
  - !Register
    name: iv[2]
    addr: 0x50450020
    size_bits: 64
    description: Initialisation Vector (96 bit for GCM, 128 bit for CBC)
  - !Register
    name: gcm_in_tag[0]
    addr: 0x50450050
    size_bits: 64
    description: GCM input tag for comparison with the calculated tag
  - !Register
    name: gcm_in_tag[2]
    addr: 0x50450058
    size_bits: 64
    description: GCM input tag for comparison with the calculated tag
  - !Register
    name: gcm_out_tag[0]
    addr: 0x50450074
    size_bits: 64
    description: Computed GCM output tag
  - !Register
    name: gcm_out_tag[2]
    addr: 0x5045007c
    size_bits: 64
    description: Computed GCM output tag
  - !Register
    name: key_ext[0]
    addr: 0x50450084
    size_bits: 64
    description: 5th-8th word of key
  - !Register
    name: key_ext[2]
    addr: 0x5045008c
    size_bits: 64
    description: 5th-8th word of key
- !Module
  name: RTC
  description: Real Time Clock
  base_addr: 0x50460000
  size: 0x2c
  registers:
  - !Register
    name: date
    addr: 0x50460000
    size_bits: 32
    description: Timer date information
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: week
      bit_offset: 0
      bit_width: 3
      description: Week. Range [0,6]. 0 is Sunday.
    - !Field
      name: day
      bit_offset: 8
      bit_width: 5
      description: Day. Range [1,31] or [1,30] or [1,29] or [1,28]
    - !Field
      name: month
      bit_offset: 16
      bit_width: 4
      description: Month. Range [1,12]
    - !Field
      name: year
      bit_offset: 20
      bit_width: 12
      description: Year. Range [0,99]
  - !Register
    name: time
    addr: 0x50460004
    size_bits: 32
    description: Timer time information
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: second
      bit_offset: 10
      bit_width: 6
      description: Second. Range [0,59]
    - !Field
      name: minute
      bit_offset: 16
      bit_width: 6
      description: Minute. Range [0,59]
    - !Field
      name: hour
      bit_offset: 24
      bit_width: 5
      description: Hour. Range [0,23]
  - !Register
    name: alarm_date
    addr: 0x50460008
    size_bits: 32
    description: Alarm date information
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: week
      bit_offset: 0
      bit_width: 3
      description: Week. Range [0,6]. 0 is Sunday.
    - !Field
      name: day
      bit_offset: 8
      bit_width: 5
      description: Day. Range [1,31] or [1,30] or [1,29] or [1,28]
    - !Field
      name: month
      bit_offset: 16
      bit_width: 4
      description: Month. Range [1,12]
    - !Field
      name: year
      bit_offset: 20
      bit_width: 12
      description: Year. Range [0,99]
  - !Register
    name: alarm_time
    addr: 0x5046000c
    size_bits: 32
    description: Alarm time information
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: second
      bit_offset: 10
      bit_width: 6
      description: Second. Range [0,59]
    - !Field
      name: minute
      bit_offset: 16
      bit_width: 6
      description: Minute. Range [0,59]
    - !Field
      name: hour
      bit_offset: 24
      bit_width: 5
      description: Hour. Range [0,23]
  - !Register
    name: initial_count
    addr: 0x50460010
    size_bits: 32
    description: Timer counter initial value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 32
      description: RTC counter initial value
  - !Register
    name: current_count
    addr: 0x50460014
    size_bits: 32
    description: Timer counter current value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: count
      bit_offset: 0
      bit_width: 32
      description: RTC counter current value
  - !Register
    name: interrupt_ctrl
    addr: 0x50460018
    size_bits: 32
    description: RTC interrupt settings
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: tick_enable
      bit_offset: 0
      bit_width: 1
      description: TICK_ENABLE
    - !Field
      name: alarm_enable
      bit_offset: 1
      bit_width: 1
      description: Alarm interrupt enable
    - !Field
      name: tick_int_mode
      bit_offset: 2
      bit_width: 2
      description: Tick interrupt enable
    - !Field
      name: alarm_compare_mask
      bit_offset: 24
      bit_width: 8
      description: Alarm compare mask for interrupt
  - !Register
    name: register_ctrl
    addr: 0x5046001c
    size_bits: 32
    description: RTC register settings
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: read_enable
      bit_offset: 0
      bit_width: 1
      description: RTC timer read enable
    - !Field
      name: write_enable
      bit_offset: 1
      bit_width: 1
      description: RTC timer write enable
    - !Field
      name: timer_mask
      bit_offset: 13
      bit_width: 8
      description: RTC timer mask
    - !Field
      name: alarm_mask
      bit_offset: 21
      bit_width: 8
      description: RTC alarm mask
    - !Field
      name: initial_count_mask
      bit_offset: 29
      bit_width: 1
      description: RTC counter initial count value mask
    - !Field
      name: interrupt_register_mask
      bit_offset: 30
      bit_width: 1
      description: RTC interrupt register mask
  - !Register
    name: extended
    addr: 0x50460028
    size_bits: 32
    description: Timer extended information
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: century
      bit_offset: 0
      bit_width: 5
      description: Century. Range [0,31]
    - !Field
      name: leap_year
      bit_offset: 5
      bit_width: 1
      description: Is leap year. 1 is leap year, 0 is not leap year
      enum_values:
        0: not_leap
        1: leap
