<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: GPU_CORE_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">GPU_CORE_Type Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1470x.html">DA1470x</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>GPU_CORE registers (GPU_CORE)  
 <a href="struct_g_p_u___c_o_r_e___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af0a27baf89642ae02fd89017f91e5a81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#af0a27baf89642ae02fd89017f91e5a81">D2_CONTROL</a></td></tr>
<tr class="separator:af0a27baf89642ae02fd89017f91e5a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ffe4acf726c79d7b2dddf9714211f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a355ffe4acf726c79d7b2dddf9714211f">D2_CONTROL2</a></td></tr>
<tr class="separator:a355ffe4acf726c79d7b2dddf9714211f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a584ea957f39a4aaea29562381f57d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a2a584ea957f39a4aaea29562381f57d3">D2_CONTROL3</a></td></tr>
<tr class="separator:a2a584ea957f39a4aaea29562381f57d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9934a51842770e3adc98136c191e91d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a9934a51842770e3adc98136c191e91d3">D2_L1START</a></td></tr>
<tr class="separator:a9934a51842770e3adc98136c191e91d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760f067ddbf7745388ffb7c68a54cf9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a760f067ddbf7745388ffb7c68a54cf9e">D2_L2START</a></td></tr>
<tr class="separator:a760f067ddbf7745388ffb7c68a54cf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b15d65038191b7d4dea62a6cd352d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a44b15d65038191b7d4dea62a6cd352d1">D2_L3START</a></td></tr>
<tr class="separator:a44b15d65038191b7d4dea62a6cd352d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac33343c22a3ee511a37d5b0487dfcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#afac33343c22a3ee511a37d5b0487dfcd">D2_L4START</a></td></tr>
<tr class="separator:afac33343c22a3ee511a37d5b0487dfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97e37d921ffac897774790341492d4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ae97e37d921ffac897774790341492d4c">D2_L5START</a></td></tr>
<tr class="separator:ae97e37d921ffac897774790341492d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc55b9015fa021aad9a0ebaf54ce8f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a0cc55b9015fa021aad9a0ebaf54ce8f6">D2_L6START</a></td></tr>
<tr class="separator:a0cc55b9015fa021aad9a0ebaf54ce8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eddbe8c8b28f5881144011fa054b8fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a3eddbe8c8b28f5881144011fa054b8fa">D2_L1XADD</a></td></tr>
<tr class="separator:a3eddbe8c8b28f5881144011fa054b8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb50d97b3704e370bfe692dbf16db12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aafb50d97b3704e370bfe692dbf16db12">D2_L2XADD</a></td></tr>
<tr class="separator:aafb50d97b3704e370bfe692dbf16db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303aa247f13ed82209a281209767a689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a303aa247f13ed82209a281209767a689">D2_L3XADD</a></td></tr>
<tr class="separator:a303aa247f13ed82209a281209767a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5cbe83185567bc45764ef456aa6e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a7e5cbe83185567bc45764ef456aa6e49">D2_L4XADD</a></td></tr>
<tr class="separator:a7e5cbe83185567bc45764ef456aa6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30ec8008c8975aa8da2c79fc30430b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ac30ec8008c8975aa8da2c79fc30430b1">D2_L5XADD</a></td></tr>
<tr class="separator:ac30ec8008c8975aa8da2c79fc30430b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac381f32fa65686e173e2311e5d3405c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ac381f32fa65686e173e2311e5d3405c1">D2_L6XADD</a></td></tr>
<tr class="separator:ac381f32fa65686e173e2311e5d3405c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f263d3294b1c86799ea9c06aca3b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a93f263d3294b1c86799ea9c06aca3b17">D2_L1YADD</a></td></tr>
<tr class="separator:a93f263d3294b1c86799ea9c06aca3b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf570bfb9f5ecbc342f74711b1ee178c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#adf570bfb9f5ecbc342f74711b1ee178c">D2_L2YADD</a></td></tr>
<tr class="separator:adf570bfb9f5ecbc342f74711b1ee178c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588fed1f726249aabdb9ee494d9b19b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a588fed1f726249aabdb9ee494d9b19b5">D2_L3YADD</a></td></tr>
<tr class="separator:a588fed1f726249aabdb9ee494d9b19b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac110995381cd6a42cfdd1e7d34b0a078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ac110995381cd6a42cfdd1e7d34b0a078">D2_L4YADD</a></td></tr>
<tr class="separator:ac110995381cd6a42cfdd1e7d34b0a078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a661ca3df189f2315e959b4c1fde896"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a5a661ca3df189f2315e959b4c1fde896">D2_L5YADD</a></td></tr>
<tr class="separator:a5a661ca3df189f2315e959b4c1fde896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e213b6e2a746f38a45654472b7169c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa0e213b6e2a746f38a45654472b7169c">D2_L6YADD</a></td></tr>
<tr class="separator:aa0e213b6e2a746f38a45654472b7169c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf77eb9922ec9fa0b361e56191c1ddbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#acf77eb9922ec9fa0b361e56191c1ddbb">D2_L1BAND</a></td></tr>
<tr class="separator:acf77eb9922ec9fa0b361e56191c1ddbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d774de262dc8b6cfcfc0be2307201a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ac5d774de262dc8b6cfcfc0be2307201a">D2_L2BAND</a></td></tr>
<tr class="separator:ac5d774de262dc8b6cfcfc0be2307201a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031314201724c3a242dcdb1ba305e64b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a031314201724c3a242dcdb1ba305e64b">D2_COLOR1</a></td></tr>
<tr class="separator:a031314201724c3a242dcdb1ba305e64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d9e87f3b31d2533b9794f9d446aa81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ae7d9e87f3b31d2533b9794f9d446aa81">D2_COLOR2</a></td></tr>
<tr class="separator:ae7d9e87f3b31d2533b9794f9d446aa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7b04639357f07c8749cddd1ea8ac38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aab7b04639357f07c8749cddd1ea8ac38">D2_PATTERN</a></td></tr>
<tr class="separator:aab7b04639357f07c8749cddd1ea8ac38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2003f306a684e9045d8f9d46e1b2f6d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a2003f306a684e9045d8f9d46e1b2f6d6">D2_SIZE</a></td></tr>
<tr class="separator:a2003f306a684e9045d8f9d46e1b2f6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334a44823ef05c55a9ed5c366a9a90c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a334a44823ef05c55a9ed5c366a9a90c7">D2_PITCH</a></td></tr>
<tr class="separator:a334a44823ef05c55a9ed5c366a9a90c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010003d0531a58624698dd781e6d3c3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a010003d0531a58624698dd781e6d3c3e">D2_ORIGIN</a></td></tr>
<tr class="separator:a010003d0531a58624698dd781e6d3c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a18d9108da8b527c3a2a36aa0b4f20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a31a18d9108da8b527c3a2a36aa0b4f20">D2_LUSTART</a></td></tr>
<tr class="separator:a31a18d9108da8b527c3a2a36aa0b4f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d06a37272de98c248ec48530252c2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a5d06a37272de98c248ec48530252c2b7">D2_LUXADD</a></td></tr>
<tr class="separator:a5d06a37272de98c248ec48530252c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21df90271732b5aa3f07a8b21be7486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa21df90271732b5aa3f07a8b21be7486">D2_LUYADD</a></td></tr>
<tr class="separator:aa21df90271732b5aa3f07a8b21be7486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb1e627ce243ae530de954506055ee4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#afeb1e627ce243ae530de954506055ee4">D2_LVSTARTI</a></td></tr>
<tr class="separator:afeb1e627ce243ae530de954506055ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4dbb50183ac6618a91543bdf31a01f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa4dbb50183ac6618a91543bdf31a01f9">D2_LVSTARTF</a></td></tr>
<tr class="separator:aa4dbb50183ac6618a91543bdf31a01f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2a03ce49612249ed1732d7e9004231"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a3d2a03ce49612249ed1732d7e9004231">D2_LVXADDI</a></td></tr>
<tr class="separator:a3d2a03ce49612249ed1732d7e9004231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9666e7a8ca10246e3620468501bb3de3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a9666e7a8ca10246e3620468501bb3de3">D2_LVYADDI</a></td></tr>
<tr class="separator:a9666e7a8ca10246e3620468501bb3de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab477798dbdc4d655156815fdbfaf67a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ab477798dbdc4d655156815fdbfaf67a9">D2_LVYXADDF</a></td></tr>
<tr class="separator:ab477798dbdc4d655156815fdbfaf67a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1357c7712ae8ba40c260facf27be8d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa1357c7712ae8ba40c260facf27be8d8">D2_TEXPITCH</a></td></tr>
<tr class="separator:aa1357c7712ae8ba40c260facf27be8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52d449cdf3b46ae0d333ea60cf5245f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ab52d449cdf3b46ae0d333ea60cf5245f">D2_TEXMASK</a></td></tr>
<tr class="separator:ab52d449cdf3b46ae0d333ea60cf5245f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7727084e07b8d9bd4a8cd4479e2b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a21c7727084e07b8d9bd4a8cd4479e2b0">D2_TEXORIGIN</a></td></tr>
<tr class="separator:a21c7727084e07b8d9bd4a8cd4479e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2579676e97f5ca1517b135d364ff7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#adb2579676e97f5ca1517b135d364ff7e">D2_IRQCTL</a></td></tr>
<tr class="separator:adb2579676e97f5ca1517b135d364ff7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fb0a1152aebe2abacce6ae97e2bc39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa3fb0a1152aebe2abacce6ae97e2bc39">D2_CACHECTL</a></td></tr>
<tr class="separator:aa3fb0a1152aebe2abacce6ae97e2bc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6291b097a90f71f5a9fdfb7be02e6c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#ac6291b097a90f71f5a9fdfb7be02e6c0">D2_DLISTSTART</a></td></tr>
<tr class="separator:ac6291b097a90f71f5a9fdfb7be02e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a915122ef908f93fd708ea0a627a2fd31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a915122ef908f93fd708ea0a627a2fd31">D2_PERFCOUNT1</a></td></tr>
<tr class="separator:a915122ef908f93fd708ea0a627a2fd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60fd5b43f2116614ef833e6631ae3e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a60fd5b43f2116614ef833e6631ae3e3d">D2_PERFCOUNT2</a></td></tr>
<tr class="separator:a60fd5b43f2116614ef833e6631ae3e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06c451dbaf4d6de291c7f5188ce3639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa06c451dbaf4d6de291c7f5188ce3639">D2_PERFTRIGGER</a></td></tr>
<tr class="separator:aa06c451dbaf4d6de291c7f5188ce3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67108e9c1d446404000abad54ac6c0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa67108e9c1d446404000abad54ac6c0c">D2_TEXCLUT</a></td></tr>
<tr class="separator:aa67108e9c1d446404000abad54ac6c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef33fe7c216caa19c6d3ba3387c6033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a3ef33fe7c216caa19c6d3ba3387c6033">D2_TEXCLUT_ADDR</a></td></tr>
<tr class="separator:a3ef33fe7c216caa19c6d3ba3387c6033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5891080f1fce7e422ebf0a3d8637bff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#af5891080f1fce7e422ebf0a3d8637bff">D2_TEXCLUT_DATA</a></td></tr>
<tr class="separator:af5891080f1fce7e422ebf0a3d8637bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acea4b9c9cb74cc54110ea35f74bb0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a6acea4b9c9cb74cc54110ea35f74bb0b">D2_TEXCLUT_OFFSET</a></td></tr>
<tr class="separator:a6acea4b9c9cb74cc54110ea35f74bb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c20fea1e474a4346270df6841fa87d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#aa2c20fea1e474a4346270df6841fa87d">D2_COLKEY</a></td></tr>
<tr class="separator:aa2c20fea1e474a4346270df6841fa87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd697f2bc79f96847319d87f3917910"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a8bd697f2bc79f96847319d87f3917910">D2_HWREVISION</a></td></tr>
<tr class="separator:a8bd697f2bc79f96847319d87f3917910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc1d85f828c35661530bb6ef1029c2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_u___c_o_r_e___type.html#a2dc1d85f828c35661530bb6ef1029c2f">D2_STATUS</a></td></tr>
<tr class="separator:a2dc1d85f828c35661530bb6ef1029c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>GPU_CORE registers (GPU_CORE) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa3fb0a1152aebe2abacce6ae97e2bc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fb0a1152aebe2abacce6ae97e2bc39">&#9670;&nbsp;</a></span>D2_CACHECTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_CACHECTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C4) #49: Cache control register. Internal caches can be enabled/disabled and flushed using this register. Note that caches will be disabled if a value without its enable bits set is written to D2_CACHECTL. <br  />
 </p>

</div>
</div>
<a id="aa2c20fea1e474a4346270df6841fa87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c20fea1e474a4346270df6841fa87d">&#9670;&nbsp;</a></span>D2_COLKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_COLKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E8) #58: Color key value. The R, G, and B components of the internal color representation of a texel is compared with the color key. If the values are equal then A, R, G, and B are set to 0 (transparent), else A is set to 1. Color keying can be enabled by setting bit D2C_COLKEY_ENABLE in D2_CONTROL2 <br  />
 </p>

</div>
</div>
<a id="a031314201724c3a242dcdb1ba305e64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031314201724c3a242dcdb1ba305e64b">&#9670;&nbsp;</a></span>D2_COLOR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_COLOR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) #25: Base color register. All color registers are <em>write only</em>, reading will return undefined results. When using textures the two color registers (D2_COLOR1 and D2_COLOR2) are still used to modify the color value read from texture memory. The equation applied to each of the four color channels (when texture mapping) is: (c2-c1)*tex+c1. To keep the unmodified texture data c1 has to be 0 and c2 has to be 1, meaning 0x00000000 and 0xffffffff for D2_COLOR1 and D2_COLOR2 respectively. Color is <br  />
 </p>

</div>
</div>
<a id="ae7d9e87f3b31d2533b9794f9d446aa81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d9e87f3b31d2533b9794f9d446aa81">&#9670;&nbsp;</a></span>D2_COLOR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_COLOR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) #26: Secondary color register. Secondary color is relevant only when rendering patterns, textures or using a D2C_BC2 blendmode (see D2_CONTROL2). <br  />
 </p>

</div>
</div>
<a id="af0a27baf89642ae02fd89017f91e5a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a27baf89642ae02fd89017f91e5a81">&#9670;&nbsp;</a></span>D2_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_CONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x51001200) GPU_CORE Structure <br  />
 (@ 0x00000000) #0: Geometry control register. This register controls the pixel enumeration and selection units, deciding which pixels are part of the geometry. Each geometry limiter can be enabled (default is disabled) by setting one of the enable bits. Note that disabled limiters are always read as 1.0. Limiters are grouped into three pairs of quadratic limiters, each of which can be coupled to track a quadractic instead of a linear equation. Note that in case of a coupled limiter only the first should ha <br  />
 </p>

</div>
</div>
<a id="a355ffe4acf726c79d7b2dddf9714211f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ffe4acf726c79d7b2dddf9714211f">&#9670;&nbsp;</a></span>D2_CONTROL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_CONTROL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) #1: Surface control register. This register controls the colorization, texturing and blending units, deciding what color a pixel should have. By default, the pixel color source is D2_COLOR1 but setting pattern or texture enable changes this. When using texturemapping filtering and clamping, control bits are used to specify details for the fetching of texels. Texture formats are defined by the read format. Writeback frame buffer formats are defined by the write format. The standard GPU uses a <br  />
 </p>

</div>
</div>
<a id="a2a584ea957f39a4aaea29562381f57d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a584ea957f39a4aaea29562381f57d3">&#9670;&nbsp;</a></span>D2_CONTROL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_CONTROL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) #2: Burst length limit control register. This register controls the burst length limit for the master bus interfaces. Log2 of the burst length limit: 0 - 2^0 = single transfer; 2 - 2^2 = max burst length 4; 3 - 2^3 = max burst length 8; 4 - 2^4 = max burst length 16. Valid values depend on the protocol of the used bus interface. <br  />
 </p>

</div>
</div>
<a id="ac6291b097a90f71f5a9fdfb7be02e6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6291b097a90f71f5a9fdfb7be02e6c0">&#9670;&nbsp;</a></span>D2_DLISTSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_DLISTSTART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C8) #50: Displaylist start address. Setting a new displaylist base address (writing to D2_DLISTSTART) triggers* execution of the new dlist. Execution will stop only when a new list is set or the list terminates. Note that once the display list is started, the display list reader is the master for all register writes to the core: No register write must be done via the slave bus as long as the display list execution is ongoing. Otherwise, commands from the display list may be lost and rendering </p>

</div>
</div>
<a id="a8bd697f2bc79f96847319d87f3917910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd697f2bc79f96847319d87f3917910">&#9670;&nbsp;</a></span>D2_HWREVISION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_HWREVISION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F0) #1: Hardware version and feature set ID. Read this (constant) register to identify the present hardware revision and feature set. HW Revision ID structure: Bits[28..16] HWFEATURES</p><ul>
<li>Features. D/AVE Type: 0 - D/AVE2DT-S, 1 - D/AVE2DT-L. Feature Bits: the feature set is defined by the feature bits. The reset value depends on the hardware configuration. <br  />
 </li>
</ul>

</div>
</div>
<a id="adb2579676e97f5ca1517b135d364ff7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2579676e97f5ca1517b135d364ff7e">&#9670;&nbsp;</a></span>D2_IRQCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_IRQCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000C0) #48: Interrupt control register. The GPU features three sources for interrupts. They can be enabled and cleared individually. Enumeration finished - this interrupt is issued after every enumeration has finished. An enumeration is triggered by writing to D2_ORIGIN. This interrupt can be used if the CPU sets up all registers and waits for the enumeration to finish. It should not be used if the display list reader is active. Dlist finished</p><ul>
<li>this interrupt is issued if the display list reader <br  />
 </li>
</ul>

</div>
</div>
<a id="acf77eb9922ec9fa0b361e56191c1ddbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf77eb9922ec9fa0b361e56191c1ddbb">&#9670;&nbsp;</a></span>D2_L1BAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L1BAND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) #22: Limiter1 band width parameter. Postfilter</p><ul>
<li>first two limiter outputs can be routed through an additional unit before clamping to mirror their gradient and form a 'band' instead of the usual 'halfplane'. When band output filtering is enabled for limiter1 (D2C_BAND1ENABLE see D2_CONTROL), this register stores the 16:16 fixedpoint inner width of band region. <br  />
 </li>
</ul>

</div>
</div>
<a id="a9934a51842770e3adc98136c191e91d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9934a51842770e3adc98136c191e91d3">&#9670;&nbsp;</a></span>D2_L1START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L1START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) #4: Limiter1 start value. All limiter registers are <em>write only</em>, reading will return undefined results. Limiters must be enabled (see D2_CONTROL) to produce an output value. In addition to the 6 geometry limiters there are two special UV-Limiters (see Texture registers). The start value is a 16:16 fixedpoint number valid at the first pixel of the bounding box. <br  />
 </p>

</div>
</div>
<a id="a3eddbe8c8b28f5881144011fa054b8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eddbe8c8b28f5881144011fa054b8fa">&#9670;&nbsp;</a></span>D2_L1XADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L1XADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) #10: Limiter1 X-Axis increment. The xadd value is the 16:16 fixedpoint difference between two samples with a distance of 1 pix along the x axis. <br  />
 </p>

</div>
</div>
<a id="a93f263d3294b1c86799ea9c06aca3b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f263d3294b1c86799ea9c06aca3b17">&#9670;&nbsp;</a></span>D2_L1YADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L1YADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) #16: Limiter1 Y-Axis increment. The yadd value is the 16:16 fixedpoint difference between two samples with a distance of 1 pixel along the y axis. <br  />
 </p>

</div>
</div>
<a id="ac5d774de262dc8b6cfcfc0be2307201a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d774de262dc8b6cfcfc0be2307201a">&#9670;&nbsp;</a></span>D2_L2BAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L2BAND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000005C) #23: Limiter2 band width parameter. See D2_L1BAND <br  />
 </p>

</div>
</div>
<a id="a760f067ddbf7745388ffb7c68a54cf9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760f067ddbf7745388ffb7c68a54cf9e">&#9670;&nbsp;</a></span>D2_L2START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L2START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) #5: Limiter2 start value. See D2_L1START <br  />
 </p>

</div>
</div>
<a id="aafb50d97b3704e370bfe692dbf16db12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb50d97b3704e370bfe692dbf16db12">&#9670;&nbsp;</a></span>D2_L2XADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L2XADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) #11: Limiter2 X-Axis increment. See D2_L1XADD <br  />
 </p>

</div>
</div>
<a id="adf570bfb9f5ecbc342f74711b1ee178c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf570bfb9f5ecbc342f74711b1ee178c">&#9670;&nbsp;</a></span>D2_L2YADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L2YADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) #17: Limiter2 Y-Axis increment. See D2_L1YADD <br  />
 </p>

</div>
</div>
<a id="a44b15d65038191b7d4dea62a6cd352d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b15d65038191b7d4dea62a6cd352d1">&#9670;&nbsp;</a></span>D2_L3START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L3START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) #6: Limiter3 start value. See D2_L1START <br  />
 </p>

</div>
</div>
<a id="a303aa247f13ed82209a281209767a689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303aa247f13ed82209a281209767a689">&#9670;&nbsp;</a></span>D2_L3XADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L3XADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) #12: Limiter3 X-Axis increment <br  />
 </p>

</div>
</div>
<a id="a588fed1f726249aabdb9ee494d9b19b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588fed1f726249aabdb9ee494d9b19b5">&#9670;&nbsp;</a></span>D2_L3YADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L3YADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) #18: Limiter3 Y-Axis increment. See D2_L1YADD <br  />
 </p>

</div>
</div>
<a id="afac33343c22a3ee511a37d5b0487dfcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac33343c22a3ee511a37d5b0487dfcd">&#9670;&nbsp;</a></span>D2_L4START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L4START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) #7: Limiter4 start value. See D2_L1START <br  />
 </p>

</div>
</div>
<a id="a7e5cbe83185567bc45764ef456aa6e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5cbe83185567bc45764ef456aa6e49">&#9670;&nbsp;</a></span>D2_L4XADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L4XADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) #13: Limiter4 X-Axis increment. See D2_L1XADD <br  />
 </p>

</div>
</div>
<a id="ac110995381cd6a42cfdd1e7d34b0a078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac110995381cd6a42cfdd1e7d34b0a078">&#9670;&nbsp;</a></span>D2_L4YADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L4YADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) #19: Limiter4 Y-Axis increment. See D2_L1YADD <br  />
 </p>

</div>
</div>
<a id="ae97e37d921ffac897774790341492d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae97e37d921ffac897774790341492d4c">&#9670;&nbsp;</a></span>D2_L5START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L5START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) #8: Limiter5 start value. See D2_L1START <br  />
 </p>

</div>
</div>
<a id="ac30ec8008c8975aa8da2c79fc30430b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30ec8008c8975aa8da2c79fc30430b1">&#9670;&nbsp;</a></span>D2_L5XADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L5XADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) #14: Limiter5 X-Axis increment. See D2_L1XADD <br  />
 </p>

</div>
</div>
<a id="a5a661ca3df189f2315e959b4c1fde896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a661ca3df189f2315e959b4c1fde896">&#9670;&nbsp;</a></span>D2_L5YADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L5YADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) #20: Limiter5 Y-Axis increment. See D2_L1YADD <br  />
 </p>

</div>
</div>
<a id="a0cc55b9015fa021aad9a0ebaf54ce8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc55b9015fa021aad9a0ebaf54ce8f6">&#9670;&nbsp;</a></span>D2_L6START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L6START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) #9: Limiter6 start value. See D2_L1START <br  />
 </p>

</div>
</div>
<a id="ac381f32fa65686e173e2311e5d3405c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac381f32fa65686e173e2311e5d3405c1">&#9670;&nbsp;</a></span>D2_L6XADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L6XADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) #15: Limiter6 X-Axis increment. See D2_L1XADD <br  />
 </p>

</div>
</div>
<a id="aa0e213b6e2a746f38a45654472b7169c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e213b6e2a746f38a45654472b7169c">&#9670;&nbsp;</a></span>D2_L6YADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_L6YADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) #21: Limiter6 Y-Axis increment. See D2_L1YADD <br  />
 </p>

</div>
</div>
<a id="a31a18d9108da8b527c3a2a36aa0b4f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a18d9108da8b527c3a2a36aa0b4f20">&#9670;&nbsp;</a></span>D2_LUSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LUSTART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000090) #36: U Limiter start value. The start value is a 16:16 fixedpoint number valid at the first pixel of the bounding box. <br  />
 </p>

</div>
</div>
<a id="a5d06a37272de98c248ec48530252c2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d06a37272de98c248ec48530252c2b7">&#9670;&nbsp;</a></span>D2_LUXADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LUXADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000094) #37: U Limiter X-Axis increment. The add value for U is the 16:16 fixedpoint difference between two samples with a distance of 1 pixel along the x axis. <br  />
 </p>

</div>
</div>
<a id="aa21df90271732b5aa3f07a8b21be7486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21df90271732b5aa3f07a8b21be7486">&#9670;&nbsp;</a></span>D2_LUYADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LUYADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000098) #38: U Limiter Y-Axis increment. The add value for U is the 16:16 fixedpoint difference between two samples with a distance of 1 pixel along the y axis. <br  />
 </p>

</div>
</div>
<a id="aa4dbb50183ac6618a91543bdf31a01f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4dbb50183ac6618a91543bdf31a01f9">&#9670;&nbsp;</a></span>D2_LVSTARTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LVSTARTF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A0) #40: V Limiter start value fractional part. The start value is a 32:16 fixedpoint number valid at the first pixel of the bounding box. <br  />
 </p>

</div>
</div>
<a id="afeb1e627ce243ae530de954506055ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb1e627ce243ae530de954506055ee4">&#9670;&nbsp;</a></span>D2_LVSTARTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LVSTARTI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000009C) #39: V Limiter start value integer part <br  />
 </p>

</div>
</div>
<a id="a3d2a03ce49612249ed1732d7e9004231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2a03ce49612249ed1732d7e9004231">&#9670;&nbsp;</a></span>D2_LVXADDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LVXADDI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A4) #41: V Limiter X-Axis increment integer part. The add value for V is the 32:16 fixedpoint difference between two samples with a distance of 1 pixel along the x axis. <br  />
 </p>

</div>
</div>
<a id="a9666e7a8ca10246e3620468501bb3de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9666e7a8ca10246e3620468501bb3de3">&#9670;&nbsp;</a></span>D2_LVYADDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LVYADDI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A8) #42: V Limiter Y-Axis increment integer part. The add value for V is the 32:16 fixedpoint difference between two samples with a distance of 1 pixel along the y axis. <br  />
 </p>

</div>
</div>
<a id="ab477798dbdc4d655156815fdbfaf67a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab477798dbdc4d655156815fdbfaf67a9">&#9670;&nbsp;</a></span>D2_LVYXADDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_LVYXADDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000AC) #43: V Limiter X and Y increment fractional parts <br  />
 </p>

</div>
</div>
<a id="a010003d0531a58624698dd781e6d3c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010003d0531a58624698dd781e6d3c3e">&#9670;&nbsp;</a></span>D2_ORIGIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_ORIGIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) #32: Address of the first pixel in framebuffer. Writing to D2_ORIGIN will trigger GPU to start rendering. <br  />
 </p>

</div>
</div>
<a id="aab7b04639357f07c8749cddd1ea8ac38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7b04639357f07c8749cddd1ea8ac38">&#9670;&nbsp;</a></span>D2_PATTERN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_PATTERN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000074) #29: Pattern register. Each bit in the pattern register is interpreted as a reference to one of two color registers (0bit = D2_COLOR1, 1bit = D2_COLOR2 ). <br  />
 </p>

</div>
</div>
<a id="a915122ef908f93fd708ea0a627a2fd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915122ef908f93fd708ea0a627a2fd31">&#9670;&nbsp;</a></span>D2_PERFCOUNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_PERFCOUNT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000CC) #51: Performance counter. Writing to the D2_PERFCOUNT1 register resets the first internal performance counter to the specified value. Reading returns the actual performance count. GPU will increment the count every time the event selected by D2_PERFTRIGGER lower 16 bits triggers. <br  />
 </p>

</div>
</div>
<a id="a60fd5b43f2116614ef833e6631ae3e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60fd5b43f2116614ef833e6631ae3e3d">&#9670;&nbsp;</a></span>D2_PERFCOUNT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_PERFCOUNT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000D0) #52: Performance counter. Writing to the D2_PERFCOUNT2 register resets the second internal performance counter to the specified value. GPU will increment the count every time the event selected by D2_PERFTRIGGER upper 16 bits triggers. <br  />
 </p>

</div>
</div>
<a id="aa06c451dbaf4d6de291c7f5188ce3639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06c451dbaf4d6de291c7f5188ce3639">&#9670;&nbsp;</a></span>D2_PERFTRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_PERFTRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000D4) #53: Performance counters control register. Select the internal event that will increment D2_PERFCOUNT1 respectively D2_PERFCOUNT2 register. Possible event values: D2PC_NONE - disable performance counter (0), D2PC_GPUCYCLES - GPU active cycles (1), D2PC_FBREADS - framebuffer read access (2), D2PC_FBWRITES - framebuffer write access (3), D2PC_TXREADS - texture read access (4), D2PC_INVPIXELS - invisible pixels (enumerated but selected with alpha 0%) (5), D2PC_INVPIXELS_MISS - invisible pixels <br  />
 </p>

</div>
</div>
<a id="a334a44823ef05c55a9ed5c366a9a90c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334a44823ef05c55a9ed5c366a9a90c7">&#9670;&nbsp;</a></span>D2_PITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_PITCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000007C) #31: Framebuffer pitch and spanstore delay <br  />
 </p>

</div>
</div>
<a id="a2003f306a684e9045d8f9d46e1b2f6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2003f306a684e9045d8f9d46e1b2f6d6">&#9670;&nbsp;</a></span>D2_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000078) #30: Bounding box dimension <br  />
 </p>

</div>
</div>
<a id="a2dc1d85f828c35661530bb6ef1029c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc1d85f828c35661530bb6ef1029c2f">&#9670;&nbsp;</a></span>D2_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000F4) #0: Status control register. The current GPU status can be polled by reading this register. It contains a combination of the following bits. Source interface bus error: 001 - MFB interface, 010 - MTX interface, 100</p><ul>
<li>MDL interface. Depending on the hardware featureset (see D2_HWREVISION) some bits might be irrelevant on a specific HW platform. <br  />
 </li>
</ul>

</div>
</div>
<a id="aa67108e9c1d446404000abad54ac6c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67108e9c1d446404000abad54ac6c0c">&#9670;&nbsp;</a></span>D2_TEXCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXCLUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000D8) #54: Color Lookup Table for the indexed texture format 16x24bit&amp;Triggers a write into the CLUT if CLUT size is 16 x 24bit. <br  />
 </p>

</div>
</div>
<a id="a3ef33fe7c216caa19c6d3ba3387c6033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef33fe7c216caa19c6d3ba3387c6033">&#9670;&nbsp;</a></span>D2_TEXCLUT_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXCLUT_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000DC) #55: Color Lookup Table write address for the indexed texture format 256x32 bit. Start address for consecutive writes to D2_TEXCLUT_DATA if CLUT size is 256x32 bit. <br  />
 </p>

</div>
</div>
<a id="af5891080f1fce7e422ebf0a3d8637bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5891080f1fce7e422ebf0a3d8637bff">&#9670;&nbsp;</a></span>D2_TEXCLUT_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXCLUT_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E0) #56: Color Lookup Table write data for the indexed texture format 256x32 bit. Writes one 32 bit color value into the CLUT if CLUT size is 256x32 bit. The write address is given by D2_TEXCLUT_ADDR and increments by 1 after each data write. bits[15..0] - first color value RGB565 if CLUTFORMAT = rgb565 for index*2. bits[31..16] - second color value RGB565 if CLUTFORMAT = rgb565 for index*2+1. See also D2_CONTROL2 <br  />
 </p>

</div>
</div>
<a id="a6acea4b9c9cb74cc54110ea35f74bb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6acea4b9c9cb74cc54110ea35f74bb0b">&#9670;&nbsp;</a></span>D2_TEXCLUT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXCLUT_OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E4) #57: Offset to the texture index for the indexed texture formats i8, i4, i2 and i1. The index offset is combined with the texture index by a bitwise OR operation. For subbyte texture formats the CLUT can be divided into parts with different color sets. <br  />
 </p>

</div>
</div>
<a id="ab52d449cdf3b46ae0d333ea60cf5245f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52d449cdf3b46ae0d333ea60cf5245f">&#9670;&nbsp;</a></span>D2_TEXMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000B8) #46: Texture size or texture address mask. Depending on the clamping mode this register encodes the clamp limit or wrap mask. <br  />
 </p>

</div>
</div>
<a id="a21c7727084e07b8d9bd4a8cd4479e2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c7727084e07b8d9bd4a8cd4479e2b0">&#9670;&nbsp;</a></span>D2_TEXORIGIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXORIGIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000BC) #47: Texture base address. All texture registers are <em>write only</em>, reading will return undefined results. Patterns and textures require a 1D or 2D index (UV Coordinate) at every pixel. Specialized UV-Limiters are available to generate these. Address of the upper left corner texel. Addresses inside the framebuffer can be used as valid texture origin as well. <br  />
 </p>

</div>
</div>
<a id="aa1357c7712ae8ba40c260facf27be8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1357c7712ae8ba40c260facf27be8d8">&#9670;&nbsp;</a></span>D2_TEXPITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GPU_CORE_Type::D2_TEXPITCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000B4) #45: Texels per texture line&amp;Pitch is equal or bigger than texture width. <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
