<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003679A1-20030102-P00001.TIF SYSTEM "US20030003679A1-20030102-P00001.TIF" NDATA TIF>
<!ENTITY US20030003679A1-20030102-D00000.TIF SYSTEM "US20030003679A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003679A1-20030102-D00001.TIF SYSTEM "US20030003679A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003679A1-20030102-D00002.TIF SYSTEM "US20030003679A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003679A1-20030102-D00003.TIF SYSTEM "US20030003679A1-20030102-D00003.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003679</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09895579</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010629</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/76</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>406000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Creation of high mobility channels in thin-body SOI devices</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Brian</given-name>
<middle-name>S.</middle-name>
<family-name>Doyle</family-name>
</name>
<residence>
<residence-us>
<city>Portland</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Brian</given-name>
<middle-name>E.</middle-name>
<family-name>Roberds</family-name>
</name>
<residence>
<residence-us>
<city>Escondido</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>BLAKELY SOKOLOFF TAYLOR &amp; ZAFMAN</name-1>
<name-2></name-2>
<address>
<address-1>12400 WILSHIRE BOULEVARD, SEVENTH FLOOR</address-1>
<city>LOS ANGELES</city>
<state>CA</state>
<postalcode>90025</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A method for fabricating a strained silicon film to a silicon on insulation (SOI) wafer. A layer of oxide is deposited onto a wafer that has a stack structure of a first base substrate, a layer of relaxed film and a second layer of strained film. The SOI wafer has a stack structure of a second base substrate and a layer of oxidized film. The SOI wafer is attached to the wafer and is heated at a first temperature. This causes a silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) dangling bond to form on the second base substrate of the SOI wafer, transferring the strained film from one wafer to the other. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This invention relates to a method for fabricating strain on a wafer. In particular, the invention relates to a method for fabricating strain on a silicon-on-insulator (SOI) wafer. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The mobility of the carriers in a device is directly related to the its current. The higher the current the faster the device is operated. Devices can be built as bulk devices, devices on silicon on insulator (SOI) or any other types. Each type has its own characteristics that make it attractive. As these devices are scaled down, one of the characteristics that may be of interest is the speed of metal oxide semiconductor (MOS) transistors. One way to make a speedier transistor is to create a thinner gate oxide and therefore create more capacitance, which results more charge. Another way is to create a high mobility channel. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> To have a high mobility channel is to have high carriers mobility in the device. Straining the channel region of the MOS devices produces higher mobility of the carriers since tensile strained silicon causes increases in the mobility of both electrons and holes. Higher the mobility of these carriers means higher current; therefore faster devices or faster chips. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The method of growing strained silicon film on top of Silicon Germanium (SiGe) layer in bulk devices (e.g., silicon substrate) is standard and is well known in the art. Growing strained silicon film onto silicon-on-insulator wafer, however, is difficult since it would thicken the active silicon layer on the SOI beyond the range of useful interest. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> A method of fabrication of a thin film strained silicon layer on an oxide substrate (i.e., thin body SOI) is described.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which: </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagram illustrating a sectional view of a wafer having a stack structure of a conventional substrate with a relaxed layer and a strained layer. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 1</cross-reference> with an implantation of hydrogen onto the substrate to create stress according to one embodiment of the invention. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 2</cross-reference> with a deposition of oxide layer onto the strained layer according of one embodiment of the invention. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 3</cross-reference> brought in contact with oxidized silicon wafer according to one embodiment of the invention. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 4</cross-reference> having a heat treatment to bond the two wafers according to one embodiment of the invention. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 5</cross-reference> with further heat treatment to transfers the strained layer to the oxidized wafer according to one embodiment of the invention. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> In the following, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that theses specific details are not required in order to practice the present invention. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagram illustrating a sectional view of a wafer having a stack structure of a conventional substrate with a strained silicon layer. The wafer <highlight><bold>100</bold></highlight> may includes heteroepitaxial layers of a starting silicon platform (e.g., substrate) <highlight><bold>101</bold></highlight>, a silicon germanium (SiGe) alloy graded relaxed buffer layer <highlight><bold>102</bold></highlight>, and a strained silicon layer <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The relaxed SiGe layer <highlight><bold>102</bold></highlight> is formed upon or deposited on top the silicon substrate <highlight><bold>101</bold></highlight>. The strained silicon layer <highlight><bold>104</bold></highlight> is then formed on the relaxed SiGe layer <highlight><bold>102</bold></highlight>. In one embodiment, the relaxed SiGe layer <highlight><bold>102</bold></highlight>, and the strained silicon layer <highlight><bold>104</bold></highlight> are formed by an epitaxial growth process. In other words, the process includes epitaxial growth of relaxed SiGe on the silicon wafer <highlight><bold>101</bold></highlight> to create the relaxed SiGe layer <highlight><bold>102</bold></highlight>, epitaxial growth of a thin silicon film on the stack structure of the silicon wafer <highlight><bold>101</bold></highlight> to create the strained silicon film <highlight><bold>104</bold></highlight>. The relaxed SiGe layer has the thickness in the range of approximately from 0.1 to 3.0. It is contemplated that the forming of these layers in the stack structure may be done in any other process other than the epitaxial growth process. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 1</cross-reference> with an implantation of an ion onto the substrate to create stress according to one embodiment of the invention. With the stack structure of the silicon wafer <highlight><bold>101</bold></highlight> discussed in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in one embodiment, hydrogen ions are implanted into the silicon wafer <highlight><bold>101</bold></highlight> to create stress on the wafer. The implanting of the hydrogen ions is performed to result in an embrittled region in one of the layers in the stack structure of the wafer <highlight><bold>101</bold></highlight>. In other words, the stress creates an embrittled region on one of the layers in the stack structure of the silicon wafer <highlight><bold>101</bold></highlight>. The location of the embrittled region depends of the energy used in the implanting process. The energy level used in the implanting process is in the range from approximately 1 keV to 20 keV and the dose used is in the range from approximately 1E116/cm<highlight><superscript>3 </superscript></highlight>to 1E18/cm<highlight><superscript>3</superscript></highlight>. It is contemplated that the other type of ions may be used in place of hydrogen in the implanting process to create the embrittled region in the wafer <highlight><bold>101</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 2</cross-reference> with a deposition of oxide layer onto the strained silicon layer <highlight><bold>104</bold></highlight> according of one embodiment of the invention. A thin oxide layer <highlight><bold>301</bold></highlight> is deposited (i.e., grown) onto the strained silicon layer <highlight><bold>104</bold></highlight>. The deposition of oxide layer <highlight><bold>301</bold></highlight> on the strained silicon film <highlight><bold>104</bold></highlight> is used for adhesion purpose. After the deposition process, a plasma treatment is applied on the surface of the silicon wafer <highlight><bold>101</bold></highlight>. This plasma treatment is performed at low temperatures to ensure the bonding of the stack structures. The temperature may be in the range of approximately from 100&deg; C. to 400&deg; C. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 3</cross-reference> brought into contact with the SOI substrate wafer (e.g., oxidized wafer) <highlight><bold>401</bold></highlight> according to one embodiment of the invention. The silicon wafer <highlight><bold>101</bold></highlight> as described in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is brought into contact with the SOI substrate wafer <highlight><bold>401</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The oxidized wafer <highlight><bold>401</bold></highlight> is a SOI substrate wafer and is plasma treated before making contact with the silicon wafer <highlight><bold>101</bold></highlight>. The strained silicon film <highlight><bold>104</bold></highlight> is later transferred to this oxidized wafer <highlight><bold>401</bold></highlight>. Any well-known process may fabricate the SOI substrate <highlight><bold>401</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 4</cross-reference> having a heat treatment to bond the two wafers according to one embodiment of the invention. Once the silicon wafer <highlight><bold>101</bold></highlight> and the oxidized wafer <highlight><bold>401</bold></highlight> are in contact, a heat treatment is performed on the two contacted wafers. The temperature used in the heat treatment is in the range of approximately 100&deg; C. to 300&deg; C. This heat treatment results in the bonding of the two wafers <highlight><bold>101</bold></highlight> and <highlight><bold>401</bold></highlight>. In other words, the heat treatment on the two wafers causes the SiO<highlight><subscript>2 </subscript></highlight>dangling bond on both of the wafer surfaces to bond to each other. It is noted that this technique is also well known in the art. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a diagram illustrating <cross-reference target="DRAWINGS">FIG. 5</cross-reference> with further heat treatment to transfer the strained layer to the oxidized wafer according to one embodiment of the invention. After the lower heat treatment to result the bonding of silicon wafer <highlight><bold>101</bold></highlight> and oxidized wafer <highlight><bold>401</bold></highlight>, higher temperature heat treatment is applied. This temperature used in this further heat treatment ranges from approximately 400&deg; C. to 600&deg; C. The higher temperature heat treatment results in the bonding of surface <highlight><bold>104</bold></highlight> to wafer <highlight><bold>101</bold></highlight> at the SiO2 interface <highlight><bold>601</bold></highlight>. The further heat treatment also results in the separation of the two wafers at the embrittled region (described in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). After the further heat treatment, the two wafers <highlight><bold>101</bold></highlight> and <highlight><bold>401</bold></highlight> are delaminated along the embrittled implanted region (i.e., H-implanted SiGe region). This effectively separates the two wafers and the strained silicon film <highlight><bold>104</bold></highlight> is transferred to the SOI-like wafer <highlight><bold>401</bold></highlight>. In one embodiment, the embrittled region resides on the relaxed SiGe layer <highlight><bold>102</bold></highlight>. When the two wafers <highlight><bold>101</bold></highlight> and <highlight><bold>401</bold></highlight> separate, the strained silicon layer <highlight><bold>104</bold></highlight> and the part of the relaxed SiGe layer <highlight><bold>102</bold></highlight> are transferred to the SOI wafer <highlight><bold>401</bold></highlight>. Part of relaxed SiGe layer <highlight><bold>102</bold></highlight> is then etched off to result the wafer <highlight><bold>401</bold></highlight> with the strained silicon layer <highlight><bold>104</bold></highlight> on top of the SiO<highlight><subscript>2 </subscript></highlight>layer. This results in the transfer of the strained silicon layer <highlight><bold>104</bold></highlight> to the SOI wafer <highlight><bold>401</bold></highlight>(e.g., oxidized wafer <highlight><bold>401</bold></highlight>). It is contemplated that the etching may be wet or plasma etching; however, wet etching is used to better remove the entire SiGe residue on the strained silicon film. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In one embodiment where there is no implanting step (i.e., hydrogen implant), the embrittled region is not formed. The strained silicon layer <highlight><bold>103</bold></highlight> is transferred to the SOI wafer <highlight><bold>401</bold></highlight> by a bonded-etchback process on the silicon wafer <highlight><bold>101</bold></highlight> and the strained SiGe <highlight><bold>103</bold></highlight>. This gives the strained silicon film on the SOI wafer <highlight><bold>401</bold></highlight>. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention. 
<image file="US20030003679A1-20030102-P00001.TIF" id="EMI-00001"></image>
</paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method comprising: 
<claim-text>providing a first wafer having a stack structure of a first base substrate, a layer of relaxed film, and a first layer of strained film, </claim-text>
<claim-text>depositing a layer of oxide onto the layer of strained film to provide an adhesion surface to the first wafer; </claim-text>
<claim-text>providing a second wafer, the second wafer being a silicon on insulation (SOI) wafer having a stack structure of a second base substrate and a layer of oxidized film; </claim-text>
<claim-text>attaching the first and second wafers; and </claim-text>
<claim-text>heating the first and second wafers at a first temperature to cause a silicon dioxide (SiO<highlight><subscript>2</subscript></highlight>) adhesion of the first substrate to the second substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising: 
<claim-text>implanting hydrogen onto the first wafer before depositing the layer of oxide onto the second layer of strained film to create an embrittled region in the layer of relaxed film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> further comprising: 
<claim-text>heating the first and second wafers at a second temperature to delaminate the two wafers along the embrittled region to form the second wafer having the layer of relaxed film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> further comprising: 
<claim-text>etching the relaxed film on the surface of the second wafer to expose the strained film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first and second base substrates are made of silicon material. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the layer of relaxed film is a relaxed Silicon Germanium (SiGe) layer having a thickness in a range of approximately 0.1 to 3.0 um. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the layer of oxide is deposited at a thickness range of approximately 50 to 3000 A. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein the hydrogen is implanted at an energy range of approximately 1 to 20 keV. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> wherein the second temperature is higher than the first temperature. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> wherein the first temperature is in a range of approximately 100&deg; C. to 300&deg; C. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> wherein the second temperature is in a range of 400&deg; C. to 600&deg; C. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising: 
<claim-text>etching the first base substrate, and the layer of relaxed film to result in the strain of film on the surface of the SOI wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> wherein the etching of the first layer of strained film comprises wet etching the layer of relaxed film. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A wafer comprising: 
<claim-text>a silicon layer; </claim-text>
<claim-text>a relaxed SiGe layer; and </claim-text>
<claim-text>a strained silicon layer in contact with the relaxed SiGe layer, the strained silicon layer being transferred to the top of the relaxed SiGe layer by a heat treatment. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference> wherein the relaxed SiGe layer contains an embrittled region. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference> wherein the embrittled report is created by implanting hydrogen ions. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A wafer comprising: 
<claim-text>a silicon layer; </claim-text>
<claim-text>a SiO<highlight><subscript>2 </subscript></highlight>layer in contact with the silicon layer; and </claim-text>
<claim-text>a strained silicon layer on top of the SiO<highlight><subscript>2 </subscript></highlight>layer, the strained silicon layer being transferred to an oxidized wafer by a heat treatment. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein the oxidized wafer contains a relaxed SiGe layer. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference> wherein the relaxed SiGe layer contains an embrittled region.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003679A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003679A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003679A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003679A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
