clock synchron repeaterless low swing chip link naveen kadayinti maryam shojaei baghini senior member ieee dinesh sharma senior member ieee abstract clock synchron circuit repeaterless low swing interconnect present paper circuit delay lock loop dll generat multipl phase clock closest center eye pick phase detector loop pick phase fine tune analog voltag control delay posit sampl clock center eye clock domain transfer circuit transfer sampl data receiv clock domain maximum latenc three clock cycl propos synchron design fabric umc cmos technolog circuit consum suppli data rate gbps propos synchron design simul tsmc cmos technolog post layout simul synchron consum suppli data rate gbps technolog term current mode interconnect low swing inter connect repeat insert clock data recoveri mesochron synchron introduct well establish perform digitalprocess system limit throughput power consumpt global interconnect repeat inser tion allevi problem extent increas power consumpt link bring addi tional constraint placement rout limit lot interest scienc academi indian publish pramana board editori serv iet fellow ieee member senior style design technolog impact technolog interconnect design signal mix includ interest current professor current bombay iit deptt design circuit mode mix devic technolog mos carolina north center microelectron franc grenobl leti mumbai iitb tifr work mumbai fundament institut tata sharma dinesh ieee member senior award recipi joint shojaei assc ieee member tpc design electron qualiti symposium asia design vlsi confer intern ieee includ confer ieee committe program technic serv shojaei system circuit harvest energi technolog ing emerg design circuit devic network sensor healthcar includ applic test design signal mix analog energi low perform high communic data chip chip link speed high includ interest current applic patent file patent indian grant patent grant coinventor inventor paper confer journal intern coauthor author professor current fellow postdoctor bombay iit engin trical elec depart join analog design industri year work tehran 