Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Feb 23 22:15:47 2025
| Host         : admin1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (16)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (245)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[39]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[40]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[41]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[42]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[43]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[47]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/FSM_onehot_ps_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/div_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_LCD_4BIT/line2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (16)
-------------------------------
 There are 16 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.983        0.000                      0                   16        0.143        0.000                      0                   16        3.000        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
osc_clk_in                         {0.000 5.000}      10.000          100.000         
  clk_out3_design_1_clk_wiz_0_0    {0.000 41.667}     83.333          12.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out3_design_1_clk_wiz_0_0_1  {0.000 41.667}     83.333          12.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
osc_clk_in                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out3_design_1_clk_wiz_0_0         79.983        0.000                      0                   16        0.254        0.000                      0                   16       41.167        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out3_design_1_clk_wiz_0_0_1       79.987        0.000                      0                   16        0.254        0.000                      0                   16       41.167        0.000                       0                    18  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_design_1_clk_wiz_0_0_1  clk_out3_design_1_clk_wiz_0_0         79.983        0.000                      0                   16        0.143        0.000                      0                   16  
clk_out3_design_1_clk_wiz_0_0    clk_out3_design_1_clk_wiz_0_0_1       79.983        0.000                      0                   16        0.143        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  osc_clk_in
  To Clock:  osc_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.993ns (29.661%)  route 2.355ns (70.339%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[15]/Q
                         net (fo=1, routed)           0.568     0.349    lcd_en_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.445 r  lcd_en_OBUF_BUFG_inst/O
                         net (fo=51, routed)          1.787     2.232    Inst_LCD_4BIT/CLK
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     2.611 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.611    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.611    82.597    
                         clock uncertainty           -0.112    82.485    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.594    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                         82.594    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 79.983    

Slack (MET) :             81.033ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.536 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.536    Inst_LCD_4BIT/div_reg[12]_i_1_n_6
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[13]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 81.033    

Slack (MET) :             81.117ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.452 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.452    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 81.117    

Slack (MET) :             81.137ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.432 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 81.137    

Slack (MET) :             81.150ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.419    Inst_LCD_4BIT/div_reg[8]_i_1_n_6
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[9]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 81.150    

Slack (MET) :             81.158ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.411 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.411    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 81.158    

Slack (MET) :             81.234ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.335 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.335    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 81.234    

Slack (MET) :             81.254ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.315 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    Inst_LCD_4BIT/div_reg[8]_i_1_n_7
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[8]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 81.254    

Slack (MET) :             81.267ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.302 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.302    Inst_LCD_4BIT/div_reg[4]_i_1_n_6
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[5]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 81.267    

Slack (MET) :             81.275ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.294 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 81.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[4]_i_1_n_5
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  Inst_LCD_4BIT/div_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.212    Inst_LCD_4BIT/div_reg_n_0_[0]
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  Inst_LCD_4BIT/div[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    Inst_LCD_4BIT/div[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Inst_LCD_4BIT/div_reg[0]_i_1_n_7
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[12]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[4]_i_1_n_7
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.201    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.090 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[0]_i_1_n_6
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    INST_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    INST_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc_clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.987ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.993ns (29.661%)  route 2.355ns (70.339%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[15]/Q
                         net (fo=1, routed)           0.568     0.349    lcd_en_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.445 r  lcd_en_OBUF_BUFG_inst/O
                         net (fo=51, routed)          1.787     2.232    Inst_LCD_4BIT/CLK
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     2.611 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.611    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.611    82.597    
                         clock uncertainty           -0.108    82.489    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.598    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                         82.598    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 79.987    

Slack (MET) :             81.037ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.536 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.536    Inst_LCD_4BIT/div_reg[12]_i_1_n_6
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[13]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 81.037    

Slack (MET) :             81.121ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.452 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.452    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 81.121    

Slack (MET) :             81.141ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.432 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 81.141    

Slack (MET) :             81.154ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.419    Inst_LCD_4BIT/div_reg[8]_i_1_n_6
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[9]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 81.154    

Slack (MET) :             81.162ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.411 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.411    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 81.162    

Slack (MET) :             81.238ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.335 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.335    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 81.238    

Slack (MET) :             81.258ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.315 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    Inst_LCD_4BIT/div_reg[8]_i_1_n_7
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[8]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 81.258    

Slack (MET) :             81.271ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.302 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.302    Inst_LCD_4BIT/div_reg[4]_i_1_n_6
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[5]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 81.271    

Slack (MET) :             81.279ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.294 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.108    82.464    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.573    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                         82.573    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 81.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[4]_i_1_n_5
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  Inst_LCD_4BIT/div_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.212    Inst_LCD_4BIT/div_reg_n_0_[0]
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  Inst_LCD_4BIT/div[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    Inst_LCD_4BIT/div[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Inst_LCD_4BIT/div_reg[0]_i_1_n_7
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[12]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[4]_i_1_n_7
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.201    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.090 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[0]_i_1_n_6
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
                         clock pessimism              0.233    -0.539    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.405    Inst_LCD_4BIT/div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    INST_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y45     Inst_LCD_4BIT/div_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y46     Inst_LCD_4BIT/div_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X18Y43     Inst_LCD_4BIT/div_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    INST_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  INST_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.993ns (29.661%)  route 2.355ns (70.339%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[15]/Q
                         net (fo=1, routed)           0.568     0.349    lcd_en_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.445 r  lcd_en_OBUF_BUFG_inst/O
                         net (fo=51, routed)          1.787     2.232    Inst_LCD_4BIT/CLK
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     2.611 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.611    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.611    82.597    
                         clock uncertainty           -0.112    82.485    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.594    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                         82.594    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 79.983    

Slack (MET) :             81.033ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.536 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.536    Inst_LCD_4BIT/div_reg[12]_i_1_n_6
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[13]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 81.033    

Slack (MET) :             81.117ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.452 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.452    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 81.117    

Slack (MET) :             81.137ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.432 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 81.137    

Slack (MET) :             81.150ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.419    Inst_LCD_4BIT/div_reg[8]_i_1_n_6
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[9]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 81.150    

Slack (MET) :             81.158ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.411 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.411    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 81.158    

Slack (MET) :             81.234ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.335 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.335    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 81.234    

Slack (MET) :             81.254ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.315 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    Inst_LCD_4BIT/div_reg[8]_i_1_n_7
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[8]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 81.254    

Slack (MET) :             81.267ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.302 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.302    Inst_LCD_4BIT/div_reg[4]_i_1_n_6
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[5]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 81.267    

Slack (MET) :             81.275ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.294 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 81.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[4]_i_1_n_5
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  Inst_LCD_4BIT/div_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.212    Inst_LCD_4BIT/div_reg_n_0_[0]
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  Inst_LCD_4BIT/div[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    Inst_LCD_4BIT/div[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Inst_LCD_4BIT/div_reg[0]_i_1_n_7
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[12]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[4]_i_1_n_7
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.201    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.090 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[0]_i_1_n_6
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.993ns (29.661%)  route 2.355ns (70.339%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[15]/Q
                         net (fo=1, routed)           0.568     0.349    lcd_en_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.445 r  lcd_en_OBUF_BUFG_inst/O
                         net (fo=51, routed)          1.787     2.232    Inst_LCD_4BIT/CLK
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     2.611 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.611    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.611    82.597    
                         clock uncertainty           -0.112    82.485    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.594    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                         82.594    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 79.983    

Slack (MET) :             81.033ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.536 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.536    Inst_LCD_4BIT/div_reg[12]_i_1_n_6
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[13]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[13]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 81.033    

Slack (MET) :             81.117ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.452 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.452    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 81.117    

Slack (MET) :             81.137ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.213 r  Inst_LCD_4BIT/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.213    Inst_LCD_4BIT/div_reg[8]_i_1_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.432 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.432    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                 81.137    

Slack (MET) :             81.150ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.419 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.419    Inst_LCD_4BIT/div_reg[8]_i_1_n_6
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[9]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[9]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 81.150    

Slack (MET) :             81.158ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.411 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.411    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 81.158    

Slack (MET) :             81.234ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.335 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.335    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 81.234    

Slack (MET) :             81.254ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.096 r  Inst_LCD_4BIT/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.096    Inst_LCD_4BIT/div_reg[4]_i_1_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.315 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    Inst_LCD_4BIT/div_reg[8]_i_1_n_7
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[8]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y45         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[8]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 81.254    

Slack (MET) :             81.267ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.498ns (73.480%)  route 0.541ns (26.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.302 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.302    Inst_LCD_4BIT/div_reg[4]_i_1_n_6
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[5]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[5]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 81.267    

Slack (MET) :             81.275ns  (required time - arrival time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@83.333ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.376%)  route 0.541ns (26.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 81.985 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.740    -4.075 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.622    -2.452    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.356 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.619    -0.737    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518    -0.219 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.541     0.322    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.979 r  Inst_LCD_4BIT/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.979    Inst_LCD_4BIT/div_reg[0]_i_1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.294 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    G11                                               0.000    83.333 r  osc_clk_in (IN)
                         net (fo=0)                   0.000    83.333    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         1.362    84.695 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.857    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.005    78.852 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.543    80.395    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.486 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          1.499    81.985    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.586    82.572    
                         clock uncertainty           -0.112    82.460    
    SLICE_X18Y44         FDCE (Setup_fdce_C_D)        0.109    82.569    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                         82.569    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 81.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[8]_i_1_n_5
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[12]_i_1_n_5
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.151 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.151    Inst_LCD_4BIT/div_reg[4]_i_1_n_5
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[10]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[8]_i_1_n_4
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y45         FDCE                                         r  Inst_LCD_4BIT/div_reg[11]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y45         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[14]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[12]_i_1_n_4
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[15]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.261    Inst_LCD_4BIT/div_reg_n_0_[6]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.115 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.115    Inst_LCD_4BIT/div_reg[4]_i_1_n_4
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[7]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 f  Inst_LCD_4BIT/div_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.212    Inst_LCD_4BIT/div_reg_n_0_[0]
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.167 r  Inst_LCD_4BIT/div[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    Inst_LCD_4BIT/div[0]_i_2_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.097 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.097    Inst_LCD_4BIT/div_reg[0]_i_1_n_7
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[0]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[12]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[12]_i_1_n_7
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y46         FDCE                                         r  Inst_LCD_4BIT/div_reg[12]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[12]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.205    Inst_LCD_4BIT/div_reg_n_0_[4]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.090 r  Inst_LCD_4BIT/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[4]_i_1_n_7
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y44         FDCE                                         r  Inst_LCD_4BIT/div_reg[4]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y44         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_LCD_4BIT/div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Inst_LCD_4BIT/div_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.641    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.230    -1.589 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.462    -1.127    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.562    -0.539    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  Inst_LCD_4BIT/div_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.201    Inst_LCD_4BIT/div_reg_n_0_[1]
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.090 r  Inst_LCD_4BIT/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    Inst_LCD_4BIT/div_reg[0]_i_1_n_6
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    G11                                               0.000     0.000 r  osc_clk_in (IN)
                         net (fo=0)                   0.000     0.000    INST_clk_wiz/inst/clk_in1
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  INST_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.868    INST_clk_wiz/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.004    -2.136 r  INST_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.505    -1.632    INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.603 r  INST_clk_wiz/inst/clkout3_buf/O
                         net (fo=16, routed)          0.831    -0.772    Inst_LCD_4BIT/clk_out3
    SLICE_X18Y43         FDCE                                         r  Inst_LCD_4BIT/div_reg[1]/C
                         clock pessimism              0.233    -0.539    
                         clock uncertainty            0.112    -0.428    
    SLICE_X18Y43         FDCE (Hold_fdce_C_D)         0.134    -0.294    Inst_LCD_4BIT/div_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.204    





