16:34:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\temp_xsdb_launch_script.tcl
16:34:52 INFO  : Registering command handlers for Vitis TCF services
16:34:54 INFO  : XSCT server has started successfully.
16:34:54 INFO  : Successfully done setting XSCT server connection channel  
16:34:54 INFO  : plnx-install-location is set to ''
16:34:55 INFO  : Successfully done setting workspace for the tool. 
16:34:55 INFO  : Successfully done query RDI_DATADIR 
16:34:55 INFO  : Platform repository initialization has completed.
16:35:44 INFO  : Result from executing command 'getProjects': 008_platform
16:35:44 INFO  : Result from executing command 'getPlatforms': 
16:38:52 INFO  : Result from executing command 'getProjects': 008_platform
16:38:52 INFO  : Result from executing command 'getPlatforms': 
16:43:10 INFO  : Result from executing command 'getProjects': 008_platform
16:43:10 INFO  : Result from executing command 'getPlatforms': 008_platform|C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/008_platform.xpfm
16:43:10 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
16:43:23 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
16:46:31 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
16:46:55 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
16:49:05 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
16:51:12 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
16:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
16:52:26 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vivado/design_1_wrapper.bit"
16:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:41 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
16:53:41 INFO  : 'jtag frequency' command is executed.
16:53:41 INFO  : Context for 'APU' is selected.
16:53:41 INFO  : System reset is completed.
16:53:44 INFO  : 'after 3000' command is executed.
16:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
16:53:46 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
16:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
16:53:47 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:53:47 ERROR : Memory read error at 0xE0001034. AP transaction timeout
16:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
16:54:20 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\temp_xsdb_launch_script.tcl
16:59:27 INFO  : XSCT server has started successfully.
16:59:27 INFO  : Successfully done setting XSCT server connection channel  
16:59:27 INFO  : plnx-install-location is set to ''
16:59:27 INFO  : Successfully done setting workspace for the tool. 
16:59:31 INFO  : Platform repository initialization has completed.
16:59:32 INFO  : Registering command handlers for Vitis TCF services
16:59:35 INFO  : Successfully done query RDI_DATADIR 
16:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
16:59:48 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vivado/design_1_wrapper.bit"
17:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:00 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
17:00:00 INFO  : 'jtag frequency' command is executed.
17:00:00 INFO  : Context for 'APU' is selected.
17:00:00 INFO  : System reset is completed.
17:00:03 INFO  : 'after 3000' command is executed.
17:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
17:00:06 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
17:00:06 INFO  : Context for 'APU' is selected.
17:00:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
17:00:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:06 INFO  : Context for 'APU' is selected.
17:00:06 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
17:00:06 INFO  : 'ps7_init' command is executed.
17:00:06 INFO  : 'ps7_post_config' command is executed.
17:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:08 INFO  : The application 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:08 INFO  : 'con' command is executed.
17:00:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:08 INFO  : Launch script is exported to file 'C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\.sdk\launch_scripts\single_application_debug\systemdebugger_008_helloworld_uart_vitis_system_standalone.tcl'
17:00:14 INFO  : Disconnected from the channel tcfchan#1.
17:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:15 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
17:00:15 INFO  : 'jtag frequency' command is executed.
17:00:15 INFO  : Context for 'APU' is selected.
17:00:15 INFO  : System reset is completed.
17:00:18 INFO  : 'after 3000' command is executed.
17:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
17:00:20 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
17:00:21 INFO  : Context for 'APU' is selected.
17:00:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
17:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:22 INFO  : Context for 'APU' is selected.
17:00:22 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
17:00:23 INFO  : 'ps7_init' command is executed.
17:00:23 INFO  : 'ps7_post_config' command is executed.
17:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:24 INFO  : The application 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:24 INFO  : 'con' command is executed.
17:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:24 INFO  : Launch script is exported to file 'C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\.sdk\launch_scripts\single_application_debug\systemdebugger_008_helloworld_uart_vitis_system_standalone.tcl'
17:03:01 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
17:03:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa is already opened

17:03:27 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
17:03:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa is already opened

17:03:36 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
17:03:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa is already opened

17:09:25 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
17:09:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa is already opened

17:09:53 INFO  : Disconnected from the channel tcfchan#2.
17:09:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:54 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
17:09:54 INFO  : 'jtag frequency' command is executed.
17:09:54 INFO  : Context for 'APU' is selected.
17:09:54 INFO  : System reset is completed.
17:09:57 INFO  : 'after 3000' command is executed.
17:09:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
17:09:59 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
17:09:59 INFO  : Context for 'APU' is selected.
17:10:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
17:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:02 INFO  : Context for 'APU' is selected.
17:10:02 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
17:10:02 INFO  : 'ps7_init' command is executed.
17:10:02 INFO  : 'ps7_post_config' command is executed.
17:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:03 INFO  : The application 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:03 INFO  : 'con' command is executed.
17:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:03 INFO  : Launch script is exported to file 'C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\.sdk\launch_scripts\single_application_debug\systemdebugger_008_helloworld_uart_vitis_system_standalone.tcl'
17:10:31 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
17:10:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa is already opened

17:10:42 INFO  : Disconnected from the channel tcfchan#7.
17:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:43 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
17:10:43 INFO  : 'jtag frequency' command is executed.
17:10:43 INFO  : Context for 'APU' is selected.
17:10:43 INFO  : System reset is completed.
17:10:46 INFO  : 'after 3000' command is executed.
17:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
17:10:48 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
17:10:48 INFO  : Context for 'APU' is selected.
17:10:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
17:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:50 INFO  : Context for 'APU' is selected.
17:10:50 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
17:10:51 INFO  : 'ps7_init' command is executed.
17:10:51 INFO  : 'ps7_post_config' command is executed.
17:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:52 INFO  : The application 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:52 INFO  : 'con' command is executed.
17:10:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:52 INFO  : Launch script is exported to file 'C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\.sdk\launch_scripts\single_application_debug\systemdebugger_008_helloworld_uart_vitis_system_standalone.tcl'
17:11:05 INFO  : Disconnected from the channel tcfchan#9.
17:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:05 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
17:11:05 INFO  : 'jtag frequency' command is executed.
17:11:05 INFO  : Context for 'APU' is selected.
17:11:06 INFO  : System reset is completed.
17:11:09 INFO  : 'after 3000' command is executed.
17:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
17:11:11 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
17:11:11 INFO  : Context for 'APU' is selected.
17:11:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
17:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:13 INFO  : Context for 'APU' is selected.
17:11:13 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
17:11:14 INFO  : 'ps7_init' command is executed.
17:11:14 INFO  : 'ps7_post_config' command is executed.
17:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:14 ERROR : Cannot halt processor core, timeout
17:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf
----------------End of Script----------------

17:11:14 ERROR : Cannot halt processor core, timeout
17:11:21 INFO  : Checking for BSP changes to sync application flags for project '008_HelloWorld_UART_vitis'...
17:11:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa is already opened

17:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:35 INFO  : Jtag cable 'Digilent Zed 210248AC8994' is selected.
17:11:35 INFO  : 'jtag frequency' command is executed.
17:11:35 INFO  : Context for 'APU' is selected.
17:11:35 INFO  : System reset is completed.
17:11:38 INFO  : 'after 3000' command is executed.
17:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}' command is executed.
17:11:41 INFO  : FPGA configured successfully with bitstream "C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit"
17:11:41 INFO  : Context for 'APU' is selected.
17:11:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa'.
17:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:41 INFO  : Context for 'APU' is selected.
17:11:41 INFO  : Sourcing of 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl' is done.
17:11:41 INFO  : 'ps7_init' command is executed.
17:11:41 INFO  : 'ps7_post_config' command is executed.
17:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:43 INFO  : The application 'C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AC8994" && level==0 && jtag_device_ctx=="jsn-Zed-210248AC8994-23727093-0"}
fpga -file C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_platform/export/008_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/Training/008_HelloWorld_UART_vitis/Debug/008_HelloWorld_UART_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:43 INFO  : 'con' command is executed.
17:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:43 INFO  : Launch script is exported to file 'C:\Users\hohai\OneDrive\Desktop\Code\ZedBoard_Zynq7000\Training\.sdk\launch_scripts\single_application_debug\systemdebugger_008_helloworld_uart_vitis_system_standalone.tcl'
