<stg><name>dog</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="6">
<condition id="69">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="73">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="2">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="17" op_0_bw="32">
<![CDATA[
:0  %tmp_V = alloca i17

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i256* %out_V_data_V), !map !159

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_V), !map !235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dog_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="17" op_0_bw="64">
<![CDATA[
:4  %buffer_0_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_0_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="17" op_0_bw="64">
<![CDATA[
:5  %buffer_1_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_1_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="17" op_0_bw="64">
<![CDATA[
:6  %buffer_2_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_2_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="17" op_0_bw="64">
<![CDATA[
:7  %buffer_3_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_3_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="17" op_0_bw="64">
<![CDATA[
:8  %buffer_4_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_4_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="17" op_0_bw="64">
<![CDATA[
:9  %buffer_5_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_5_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="17" op_0_bw="64">
<![CDATA[
:10  %buffer_6_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_6_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="17" op_0_bw="64">
<![CDATA[
:11  %buffer_7_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_7_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="17" op_0_bw="64">
<![CDATA[
:12  %buffer_8_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_8_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="17" op_0_bw="64">
<![CDATA[
:13  %buffer_9_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_9_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="17" op_0_bw="64">
<![CDATA[
:14  %buffer_10_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_10_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="17" op_0_bw="64">
<![CDATA[
:15  %buffer_11_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_11_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="17" op_0_bw="64">
<![CDATA[
:16  %buffer_12_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_12_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="17" op_0_bw="64">
<![CDATA[
:17  %buffer_13_V = alloca [1024 x i17], align 4

]]></node>
<StgValue><ssdm name="buffer_13_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [5 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i256* %out_V_data_V, [5 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, [1 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2073)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %indvars_iv = phi i10 [ -384, %0 ], [ %indvars_iv_mid2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %p_s = phi i10 [ 0, %0 ], [ %p_mid2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:3  %p_1 = phi i10 [ 384, %0 ], [ %p_1_mid2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:4  %p_2 = phi i9 [ 0, %0 ], [ %p_2_mid2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:5  %p_0178_1 = phi i10 [ 0, %0 ], [ %tmp_7, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_0178_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:6  %p_0279_1 = phi i10 [ 384, %0 ], [ %tmp_8, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_0279_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7  %exitcond_flatten = icmp eq i19 %indvar_flatten, -212608

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond_flatten, label %3, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:1  %exitcond = icmp eq i10 %p_0178_1, %indvars_iv

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:2  %wp_V = add i10 %p_s, -384

]]></node>
<StgValue><ssdm name="wp_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:3  %p_0178_1_mid2 = select i1 %exitcond, i10 %wp_V, i10 %p_0178_1

]]></node>
<StgValue><ssdm name="p_0178_1_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:4  %rp_V = add i10 %p_1, -384

]]></node>
<StgValue><ssdm name="rp_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:5  %p_0279_1_mid2 = select i1 %exitcond, i10 %rp_V, i10 %p_0279_1

]]></node>
<StgValue><ssdm name="p_0279_1_mid2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %i_V = add i9 %p_2, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:7  %tmp_mid1 = icmp ult i9 %i_V, -32

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:8  %tmp = icmp ult i9 %p_2, -32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:10  %indvars_iv_next_dup2 = add i10 %indvars_iv, -384

]]></node>
<StgValue><ssdm name="indvars_iv_next_dup2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:11  %indvars_iv_mid2 = select i1 %exitcond, i10 %indvars_iv_next_dup2, i10 %indvars_iv

]]></node>
<StgValue><ssdm name="indvars_iv_mid2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:12  %p_mid2 = select i1 %exitcond, i10 %wp_V, i10 %p_s

]]></node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:13  %p_1_mid2 = select i1 %exitcond, i10 %rp_V, i10 %p_1

]]></node>
<StgValue><ssdm name="p_1_mid2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:14  %p_2_mid2 = select i1 %exitcond, i9 %i_V, i9 %p_2

]]></node>
<StgValue><ssdm name="p_2_mid2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 311680, i64 311680, i64 311680)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:9  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:15  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2075)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:16  call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str2073) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:17  br i1 %tmp_mid2, label %2, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge:4  %tmp_5 = zext i10 %p_0279_1_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %buffer_0_V_addr_1 = getelementptr [1024 x i17]* %buffer_0_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_0_V_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:6  %buffer_0_V_load = load i17* %buffer_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_0_V_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %buffer_1_V_addr_1 = getelementptr [1024 x i17]* %buffer_1_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_1_V_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:11  %buffer_1_V_load = load i17* %buffer_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_1_V_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:16  %buffer_2_V_addr_1 = getelementptr [1024 x i17]* %buffer_2_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_2_V_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:17  %buffer_2_V_load = load i17* %buffer_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_2_V_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:22  %buffer_3_V_addr_1 = getelementptr [1024 x i17]* %buffer_3_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_3_V_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:23  %buffer_3_V_load = load i17* %buffer_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_3_V_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:28  %buffer_4_V_addr_1 = getelementptr [1024 x i17]* %buffer_4_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_4_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:29  %buffer_4_V_load = load i17* %buffer_4_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_4_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:34  %buffer_5_V_addr_1 = getelementptr [1024 x i17]* %buffer_5_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_5_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:35  %buffer_5_V_load = load i17* %buffer_5_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_5_V_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:40  %buffer_6_V_addr_1 = getelementptr [1024 x i17]* %buffer_6_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_6_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:41  %buffer_6_V_load = load i17* %buffer_6_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_6_V_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:46  %buffer_7_V_addr_1 = getelementptr [1024 x i17]* %buffer_7_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_7_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:47  %p_Val2_s = load i17* %buffer_7_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:52  %buffer_8_V_addr_1 = getelementptr [1024 x i17]* %buffer_8_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_8_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:53  %buffer_8_V_load = load i17* %buffer_8_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_8_V_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:58  %buffer_9_V_addr_1 = getelementptr [1024 x i17]* %buffer_9_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_9_V_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:59  %buffer_9_V_load = load i17* %buffer_9_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_9_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:64  %buffer_10_V_addr_1 = getelementptr [1024 x i17]* %buffer_10_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_10_V_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:65  %buffer_10_V_load = load i17* %buffer_10_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_10_V_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:70  %buffer_11_V_addr_1 = getelementptr [1024 x i17]* %buffer_11_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_11_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:71  %buffer_11_V_load = load i17* %buffer_11_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_11_V_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:76  %buffer_12_V_addr_1 = getelementptr [1024 x i17]* %buffer_12_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buffer_12_V_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:77  %buffer_12_V_load = load i17* %buffer_12_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_12_V_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:86  %tmp_8 = add i10 %p_0279_1_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %in_V_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %in_V_V)

]]></node>
<StgValue><ssdm name="in_V_V_read"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="17" op_0_bw="24">
<![CDATA[
:1  %tmp_V_1 = trunc i24 %in_V_V_read to i17

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  store i17 %tmp_V_1, i17* %tmp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:6  %buffer_0_V_load = load i17* %buffer_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_0_V_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:11  %buffer_1_V_load = load i17* %buffer_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_1_V_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:17  %buffer_2_V_load = load i17* %buffer_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_2_V_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:23  %buffer_3_V_load = load i17* %buffer_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_3_V_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:29  %buffer_4_V_load = load i17* %buffer_4_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_4_V_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:35  %buffer_5_V_load = load i17* %buffer_5_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_5_V_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:41  %buffer_6_V_load = load i17* %buffer_6_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_6_V_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:47  %p_Val2_s = load i17* %buffer_7_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:53  %buffer_8_V_load = load i17* %buffer_8_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_8_V_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:59  %buffer_9_V_load = load i17* %buffer_9_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_9_V_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:65  %buffer_10_V_load = load i17* %buffer_10_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_10_V_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:71  %buffer_11_V_load = load i17* %buffer_11_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_11_V_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="17" op_0_bw="10">
<![CDATA[
._crit_edge:77  %buffer_12_V_load = load i17* %buffer_12_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="buffer_12_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge:0  %tmp_V_load = load i17* %tmp_V

]]></node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge:1  %tmp_4 = zext i10 %p_0178_1_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %buffer_0_V_addr = getelementptr [1024 x i17]* %buffer_0_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_0_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:3  store i17 %tmp_V_load, i17* %buffer_0_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %buffer_1_V_addr = getelementptr [1024 x i17]* %buffer_1_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_1_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:9  store i17 %buffer_0_V_load, i17* %buffer_1_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:12  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:13  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:14  %buffer_2_V_addr = getelementptr [1024 x i17]* %buffer_2_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_2_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:15  store i17 %buffer_1_V_load, i17* %buffer_2_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:18  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_6)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:19  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:20  %buffer_3_V_addr = getelementptr [1024 x i17]* %buffer_3_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_3_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:21  store i17 %buffer_2_V_load, i17* %buffer_3_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:24  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:25  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:26  %buffer_4_V_addr = getelementptr [1024 x i17]* %buffer_4_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_4_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:27  store i17 %buffer_3_V_load, i17* %buffer_4_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:30  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:31  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %buffer_5_V_addr = getelementptr [1024 x i17]* %buffer_5_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_5_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:33  store i17 %buffer_4_V_load, i17* %buffer_5_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:36  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:37  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:38  %buffer_6_V_addr = getelementptr [1024 x i17]* %buffer_6_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_6_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:39  store i17 %buffer_5_V_load, i17* %buffer_6_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:42  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_10)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:43  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:44  %buffer_7_V_addr = getelementptr [1024 x i17]* %buffer_7_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_7_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:45  store i17 %buffer_6_V_load, i17* %buffer_7_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:48  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_11)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:49  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:50  %buffer_8_V_addr = getelementptr [1024 x i17]* %buffer_8_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_8_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:51  store i17 %p_Val2_s, i17* %buffer_8_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:54  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_12)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:55  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:56  %buffer_9_V_addr = getelementptr [1024 x i17]* %buffer_9_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_9_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:57  store i17 %buffer_8_V_load, i17* %buffer_9_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:60  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_13)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:61  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:62  %buffer_10_V_addr = getelementptr [1024 x i17]* %buffer_10_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_10_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:63  store i17 %buffer_9_V_load, i17* %buffer_10_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:66  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_14)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:67  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:68  %buffer_11_V_addr = getelementptr [1024 x i17]* %buffer_11_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_11_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:69  store i17 %buffer_10_V_load, i17* %buffer_11_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:72  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:73  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:74  %buffer_12_V_addr = getelementptr [1024 x i17]* %buffer_12_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_12_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:75  store i17 %buffer_11_V_load, i17* %buffer_12_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:78  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_16)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:79  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:80  %buffer_13_V_addr = getelementptr [1024 x i17]* %buffer_13_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="buffer_13_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
._crit_edge:81  store i17 %buffer_12_V_load, i17* %buffer_13_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:82  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_17)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:83  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2076)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:84  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2076, i32 %tmp_18)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:85  %tmp_7 = add i10 %p_0178_1_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:87  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2075, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:88  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
