// Seed: 1428856881
module module_0 #(
    parameter id_1 = 32'd23,
    parameter id_3 = 32'd24
) (
    _id_1,
    id_2
);
  output reg id_2;
  input wire _id_1;
  assign id_2 = id_1;
  assign id_2 = 1;
  assign id_2 = id_1;
  assign id_2 = id_2++;
  localparam integer id_3 = 1;
  tri [id_1] id_4;
  logic id_5;
  logic [-1 : -1  *  id_3] id_6 = 1'h0;
  assign id_4 = -1;
  wire [id_3 : 1] id_7;
  logic id_8 = -1;
  always begin : LABEL_0
    if (1) begin : LABEL_1
      id_2 <= id_8;
    end
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output reg id_6;
  inout wire id_5;
  output wire id_4;
  inout reg id_3;
  input wire _id_2;
  output wire id_1;
  tri0 [1 : id_2] id_7;
  always id_6 = (id_2 && id_2);
  logic id_8;
  ;
  always begin : LABEL_0
    id_3 <= 1;
  end
  localparam id_9 = 1, id_10 = id_8, id_11 = id_10, id_12 = 1;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_12,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
