// Generated by CIRCT firtool-1.62.0
module AlignmentNetwork(	// src/main/scala/common/AlignmentNetwork.scala:8:7
  input  [31:0] io_data_in,	// src/main/scala/common/AlignmentNetwork.scala:9:14
                io_dmem_addr,	// src/main/scala/common/AlignmentNetwork.scala:9:14
  input  [2:0]  io_control,	// src/main/scala/common/AlignmentNetwork.scala:9:14
  output [31:0] io_data_out	// src/main/scala/common/AlignmentNetwork.scala:9:14
);

  wire [2:0]       rw_address_type =
    (|(io_dmem_addr[31:28])) & io_dmem_addr < 32'h10001000
      ? 3'h0
      : io_dmem_addr > 32'hEFFFFFF & io_dmem_addr < 32'h10000000
          ? 3'h1
          : io_dmem_addr > 32'h2FFFFFFF & io_dmem_addr < 32'h40000000
              ? 3'h2
              : io_dmem_addr > 32'h10000FFF & io_dmem_addr < 32'h10002000
                  ? 3'h3
                  : io_dmem_addr[31] & io_dmem_addr < 32'hA0000000
                      ? 3'h4
                      : io_dmem_addr > 32'h9FFFFFFF & io_dmem_addr[31:30] != 2'h3
                          ? 3'h5
                          : 3'h6;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/common/AlignmentNetwork.scala:26:{20,39,56}, :27:{20,34,51}, :28:{20,35,52}, :29:{20,33,50}, :30:{20,35,52}, :31:{20,35,52}
  wire [31:0]      shifted_data = io_data_in >> {27'h0, io_dmem_addr[1:0], 3'h0};	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/common/AlignmentNetwork.scala:35:34, :36:33
  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{16'h0, shifted_data[15:0]}},
     {{24'h0, shifted_data[7:0]}},
     {32'h0},
     {io_data_in},
     {{{16{shifted_data[15]}}, shifted_data[15:0]}},
     {{{24{shifted_data[7]}}, shifted_data[7:0]}}};	// src/main/scala/common/AlignmentNetwork.scala:36:33, :39:{26,50}, :40:{26,50}, :41:{26,31,48}, :42:{26,31,48}, :44:52
  assign io_data_out =
    rw_address_type == 3'h5 | rw_address_type == 3'h4 | rw_address_type == 3'h3
    | rw_address_type == 3'h1 | (|rw_address_type)
      ? _GEN[io_control]
      : io_data_in;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/common/AlignmentNetwork.scala:8:7, :44:52, :53:62
endmodule

