Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2eba99a824d740d587cebecb167d99da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_behav xil_defaultlib.RISC_V_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD_out' [C:/Users/Calin/Desktop/Facultate/Anul 3/Sem 1/Calculatoare Numerice 2/Lucrari/Lucrarea 3/Lucrarea 3.srcs/sources_1/imports/sources_1/imports/IF_ID/risc_v.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD_in' [C:/Users/Calin/Desktop/Facultate/Anul 3/Sem 1/Calculatoare Numerice 2/Lucrari/Lucrarea 3/Lucrarea 3.srcs/sources_1/imports/sources_1/imports/IF_ID/risc_v.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ex_mem_rd' [C:/Users/Calin/Desktop/Facultate/Anul 3/Sem 1/Calculatoare Numerice 2/Lucrari/Lucrarea 3/Lucrarea 3.srcs/sources_1/imports/sources_1/imports/IF_ID/risc_v.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.MUX_CTRL_2_1
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX_pipe
Compiling module xil_defaultlib.MUX_3_1_EX
Compiling module xil_defaultlib.MUX_2_1_EX
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.Adder_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM_pipe
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB_pipe
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_behav
