<div id="pf57" class="pf w0 h0" data-page-no="57"><div class="pc pc57 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg57.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">3.8.1.4<span class="_ _b"> </span>Global Timebase</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">Each TPM has a global timebase feature controlled by the TPMx_CONF[GTBEEN] bit.</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">TPM1 is configured as the global time when this option is enabled.</div><div class="t m0 x9 h1b y68e ff1 fsc fc0 sc0 ls0 ws0">3.8.1.5<span class="_ _b"> </span>TPM Interrupts</div><div class="t m0 x9 hf y68f ff3 fs5 fc0 sc0 ls0 ws0">The TPM has multiple sources of interrupt. However, these sources are OR&apos;d together to</div><div class="t m0 x9 hf y690 ff3 fs5 fc0 sc0 ls0 ws0">generate a single interrupt request to the interrupt controller. When an TPM interrupt</div><div class="t m0 x9 hf y691 ff3 fs5 fc0 sc0 ls0 ws0">occurs, read the TPM status registers to determine the exact interrupt source.</div><div class="t m0 x9 he y692 ff1 fs1 fc0 sc0 ls0 ws0">3.8.2<span class="_ _b"> </span>PIT Configuration</div><div class="t m0 x9 hf y693 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y694 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x8c y695 w8 h20"><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x3d h19 y3a8 ff2 fsa fc0 sc0 ls0 ws0">Periodic interrupt</div><div class="t m0 xad h19 y3a9 ff2 fsa fc0 sc0 ls0">timer</div></div><div class="t m0 x86 h9 y696 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-25. PIT configuration</div><div class="t m0 x8 h9 y697 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-39.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y698 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y699 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _100"> </span>PIT<span class="_ _c0"> </span><span class="fc1">PIT</span></div><div class="t m0 x4b h7 y69a ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y69b ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x88 h7 y69c ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x9 h1b y69d ff1 fsc fc0 sc0 ls0 ws0">3.8.2.1<span class="_ _b"> </span>PIT/DMA Periodic Trigger Assignments</div><div class="t m0 x9 hf y69e ff3 fs5 fc0 sc0 ls0 ws0">The PIT generates periodic trigger events to the DMA channel mux as shown in the table</div><div class="t m0 x9 hf y69f ff3 fs5 fc0 sc0 ls0">below.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>87</div><a class="l" href="#pf23d" data-dest-detail='[573,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:399.798000px;bottom:245.539000px;width:14.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:230.039000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:214.539000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:199.039000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
